============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 10:56:03 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.346104s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (67.3%)

RUN-1004 : used memory is 296 MB, reserved memory is 273 MB, peak memory is 302 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75445395521536"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4196183048192"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75445395521536"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P3[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P3[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14062 instances
RUN-0007 : 8561 luts, 2565 seqs, 1869 mslices, 943 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 24145 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 14044 nets have 2 pins
RUN-1001 : 8750 nets have [3 - 5] pins
RUN-1001 : 746 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     215     
RUN-1001 :   No   |  No   |  Yes  |    1169     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     378     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  50   |     9      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 63
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14060 instances, 8561 luts, 2565 seqs, 2812 slices, 863 macros(2812 instances: 1869 mslices 943 lslices)
PHY-0007 : Cell area utilization is 72%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77728, tnet num: 15695, tinst num: 14060, tnode num: 89738, tedge num: 127113.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15695 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.236460s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (61.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.19128e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14060.
PHY-3001 : Level 1 #clusters 1784.
PHY-3001 : End clustering;  0.117793s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (79.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 72%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.05655e+06, overlap = 778.875
PHY-3002 : Step(2): len = 948399, overlap = 847.844
PHY-3002 : Step(3): len = 611888, overlap = 1153.25
PHY-3002 : Step(4): len = 537135, overlap = 1237.06
PHY-3002 : Step(5): len = 420071, overlap = 1445.56
PHY-3002 : Step(6): len = 362658, overlap = 1541.53
PHY-3002 : Step(7): len = 290299, overlap = 1606.69
PHY-3002 : Step(8): len = 247434, overlap = 1657.19
PHY-3002 : Step(9): len = 214340, overlap = 1714.38
PHY-3002 : Step(10): len = 193060, overlap = 1750.03
PHY-3002 : Step(11): len = 165656, overlap = 1767.56
PHY-3002 : Step(12): len = 152539, overlap = 1793.72
PHY-3002 : Step(13): len = 137941, overlap = 1829.44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.40106e-07
PHY-3002 : Step(14): len = 149054, overlap = 1778.75
PHY-3002 : Step(15): len = 182521, overlap = 1738.97
PHY-3002 : Step(16): len = 168128, overlap = 1765.66
PHY-3002 : Step(17): len = 165700, overlap = 1723.25
PHY-3002 : Step(18): len = 144484, overlap = 1706.44
PHY-3002 : Step(19): len = 141926, overlap = 1721.28
PHY-3002 : Step(20): len = 131194, overlap = 1746.75
PHY-3002 : Step(21): len = 130641, overlap = 1735.28
PHY-3002 : Step(22): len = 124824, overlap = 1735.31
PHY-3002 : Step(23): len = 124622, overlap = 1742.75
PHY-3002 : Step(24): len = 120811, overlap = 1731.97
PHY-3002 : Step(25): len = 120026, overlap = 1737.72
PHY-3002 : Step(26): len = 117736, overlap = 1783.38
PHY-3002 : Step(27): len = 117207, overlap = 1803.31
PHY-3002 : Step(28): len = 116598, overlap = 1805.19
PHY-3002 : Step(29): len = 117489, overlap = 1802.5
PHY-3002 : Step(30): len = 115119, overlap = 1803.44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.80212e-07
PHY-3002 : Step(31): len = 128025, overlap = 1761.19
PHY-3002 : Step(32): len = 145035, overlap = 1706.25
PHY-3002 : Step(33): len = 149882, overlap = 1662.97
PHY-3002 : Step(34): len = 153267, overlap = 1668.62
PHY-3002 : Step(35): len = 151340, overlap = 1664.47
PHY-3002 : Step(36): len = 153097, overlap = 1661.47
PHY-3002 : Step(37): len = 149718, overlap = 1668.47
PHY-3002 : Step(38): len = 149893, overlap = 1666.41
PHY-3002 : Step(39): len = 146614, overlap = 1658.34
PHY-3002 : Step(40): len = 146428, overlap = 1638.28
PHY-3002 : Step(41): len = 144195, overlap = 1636.84
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.36042e-06
PHY-3002 : Step(42): len = 164647, overlap = 1627.22
PHY-3002 : Step(43): len = 175131, overlap = 1585.69
PHY-3002 : Step(44): len = 181164, overlap = 1460.91
PHY-3002 : Step(45): len = 185668, overlap = 1435.47
PHY-3002 : Step(46): len = 183794, overlap = 1419.5
PHY-3002 : Step(47): len = 184099, overlap = 1421.38
PHY-3002 : Step(48): len = 180754, overlap = 1434
PHY-3002 : Step(49): len = 179719, overlap = 1408.22
PHY-3002 : Step(50): len = 177049, overlap = 1409.31
PHY-3002 : Step(51): len = 177805, overlap = 1389.84
PHY-3002 : Step(52): len = 177741, overlap = 1356.72
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.72085e-06
PHY-3002 : Step(53): len = 199063, overlap = 1274.94
PHY-3002 : Step(54): len = 208092, overlap = 1279.28
PHY-3002 : Step(55): len = 212629, overlap = 1299.53
PHY-3002 : Step(56): len = 214400, overlap = 1294.97
PHY-3002 : Step(57): len = 212356, overlap = 1306.47
PHY-3002 : Step(58): len = 211819, overlap = 1333.41
PHY-3002 : Step(59): len = 208603, overlap = 1343.25
PHY-3002 : Step(60): len = 207728, overlap = 1366.47
PHY-3002 : Step(61): len = 207397, overlap = 1312.19
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.4417e-06
PHY-3002 : Step(62): len = 223971, overlap = 1253.84
PHY-3002 : Step(63): len = 234259, overlap = 1197.09
PHY-3002 : Step(64): len = 240322, overlap = 1094.5
PHY-3002 : Step(65): len = 244887, overlap = 1029.69
PHY-3002 : Step(66): len = 244921, overlap = 1016.03
PHY-3002 : Step(67): len = 245407, overlap = 978.125
PHY-3002 : Step(68): len = 244123, overlap = 1014.62
PHY-3002 : Step(69): len = 244035, overlap = 1031.34
PHY-3002 : Step(70): len = 243512, overlap = 1024.22
PHY-3002 : Step(71): len = 244416, overlap = 970.344
PHY-3002 : Step(72): len = 243711, overlap = 981.344
PHY-3002 : Step(73): len = 244609, overlap = 989.688
PHY-3002 : Step(74): len = 243629, overlap = 1025.16
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.08834e-05
PHY-3002 : Step(75): len = 260781, overlap = 937.5
PHY-3002 : Step(76): len = 273550, overlap = 889.688
PHY-3002 : Step(77): len = 277252, overlap = 874.969
PHY-3002 : Step(78): len = 280879, overlap = 861.125
PHY-3002 : Step(79): len = 285250, overlap = 861.094
PHY-3002 : Step(80): len = 286665, overlap = 854.219
PHY-3002 : Step(81): len = 283639, overlap = 861.469
PHY-3002 : Step(82): len = 282895, overlap = 868.562
PHY-3002 : Step(83): len = 282431, overlap = 892.688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.17668e-05
PHY-3002 : Step(84): len = 299592, overlap = 844.219
PHY-3002 : Step(85): len = 311892, overlap = 779.812
PHY-3002 : Step(86): len = 314183, overlap = 756.094
PHY-3002 : Step(87): len = 315132, overlap = 716.094
PHY-3002 : Step(88): len = 317824, overlap = 693.375
PHY-3002 : Step(89): len = 320292, overlap = 657.969
PHY-3002 : Step(90): len = 320624, overlap = 706.594
PHY-3002 : Step(91): len = 321987, overlap = 705.875
PHY-3002 : Step(92): len = 321778, overlap = 694.062
PHY-3002 : Step(93): len = 322255, overlap = 691.688
PHY-3002 : Step(94): len = 321194, overlap = 689.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.35336e-05
PHY-3002 : Step(95): len = 334292, overlap = 646.625
PHY-3002 : Step(96): len = 342936, overlap = 640.969
PHY-3002 : Step(97): len = 345634, overlap = 615.469
PHY-3002 : Step(98): len = 346421, overlap = 625.188
PHY-3002 : Step(99): len = 346907, overlap = 635.219
PHY-3002 : Step(100): len = 347165, overlap = 641.844
PHY-3002 : Step(101): len = 346093, overlap = 611.688
PHY-3002 : Step(102): len = 346128, overlap = 593.156
PHY-3002 : Step(103): len = 346668, overlap = 597.625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.70671e-05
PHY-3002 : Step(104): len = 356785, overlap = 612.656
PHY-3002 : Step(105): len = 363646, overlap = 600.406
PHY-3002 : Step(106): len = 365358, overlap = 584.938
PHY-3002 : Step(107): len = 366105, overlap = 593.938
PHY-3002 : Step(108): len = 367696, overlap = 581.875
PHY-3002 : Step(109): len = 369614, overlap = 579.781
PHY-3002 : Step(110): len = 370894, overlap = 552.75
PHY-3002 : Step(111): len = 372216, overlap = 553.375
PHY-3002 : Step(112): len = 373221, overlap = 535.625
PHY-3002 : Step(113): len = 374364, overlap = 551.281
PHY-3002 : Step(114): len = 374470, overlap = 552.656
PHY-3002 : Step(115): len = 374229, overlap = 561.156
PHY-3002 : Step(116): len = 373518, overlap = 560.688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000166005
PHY-3002 : Step(117): len = 378793, overlap = 561
PHY-3002 : Step(118): len = 383713, overlap = 546.375
PHY-3002 : Step(119): len = 386885, overlap = 540.344
PHY-3002 : Step(120): len = 388134, overlap = 529.406
PHY-3002 : Step(121): len = 388474, overlap = 518.469
PHY-3002 : Step(122): len = 388651, overlap = 528.812
PHY-3002 : Step(123): len = 388671, overlap = 527.719
PHY-3002 : Step(124): len = 389553, overlap = 534.906
PHY-3002 : Step(125): len = 390857, overlap = 536.719
PHY-3002 : Step(126): len = 391743, overlap = 542.75
PHY-3002 : Step(127): len = 391936, overlap = 556.062
PHY-3002 : Step(128): len = 392138, overlap = 560.125
PHY-3002 : Step(129): len = 392182, overlap = 573.812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000327688
PHY-3002 : Step(130): len = 395721, overlap = 566.25
PHY-3002 : Step(131): len = 399500, overlap = 559.062
PHY-3002 : Step(132): len = 401022, overlap = 541.406
PHY-3002 : Step(133): len = 401514, overlap = 530.5
PHY-3002 : Step(134): len = 402013, overlap = 554.938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000543524
PHY-3002 : Step(135): len = 403930, overlap = 556.312
PHY-3002 : Step(136): len = 405147, overlap = 556.438
PHY-3002 : Step(137): len = 405591, overlap = 556.812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011902s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24145.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 576344, over cnt = 1629(4%), over = 14303, worst = 217
PHY-1001 : End global iterations;  0.419158s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.5%)

PHY-1001 : Congestion index: top1 = 145.15, top5 = 96.90, top10 = 75.55, top15 = 63.64.
PHY-3001 : End congestion estimation;  0.614135s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (50.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15695 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.359866s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (73.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.24815e-05
PHY-3002 : Step(138): len = 449343, overlap = 424.406
PHY-3002 : Step(139): len = 446779, overlap = 358.688
PHY-3002 : Step(140): len = 442354, overlap = 362.656
PHY-3002 : Step(141): len = 430567, overlap = 337.344
PHY-3002 : Step(142): len = 430864, overlap = 333.562
PHY-3002 : Step(143): len = 418172, overlap = 336.281
PHY-3002 : Step(144): len = 418677, overlap = 335.594
PHY-3002 : Step(145): len = 409375, overlap = 331.5
PHY-3002 : Step(146): len = 409375, overlap = 331.5
PHY-3002 : Step(147): len = 406177, overlap = 330.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000104963
PHY-3002 : Step(148): len = 414892, overlap = 321.812
PHY-3002 : Step(149): len = 417868, overlap = 316.406
PHY-3002 : Step(150): len = 426810, overlap = 328.906
PHY-3002 : Step(151): len = 430827, overlap = 324.719
PHY-3002 : Step(152): len = 433526, overlap = 323.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000209926
PHY-3002 : Step(153): len = 432072, overlap = 320.656
PHY-3002 : Step(154): len = 432370, overlap = 314.719
PHY-3002 : Step(155): len = 433547, overlap = 306.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000355025
PHY-3002 : Step(156): len = 437525, overlap = 295.688
PHY-3002 : Step(157): len = 445150, overlap = 288.156
PHY-3002 : Step(158): len = 453914, overlap = 296.438
PHY-3002 : Step(159): len = 463041, overlap = 281
PHY-3002 : Step(160): len = 467342, overlap = 270.156
PHY-3002 : Step(161): len = 466284, overlap = 266.469
PHY-3002 : Step(162): len = 465064, overlap = 286.406
PHY-3002 : Step(163): len = 465725, overlap = 294.281
PHY-3002 : Step(164): len = 463694, overlap = 294.844
PHY-3002 : Step(165): len = 461359, overlap = 296.062
PHY-3002 : Step(166): len = 458904, overlap = 300.875
PHY-3002 : Step(167): len = 456706, overlap = 299.281
PHY-3002 : Step(168): len = 454437, overlap = 300.375
PHY-3002 : Step(169): len = 452023, overlap = 305.156
PHY-3002 : Step(170): len = 450152, overlap = 301.594
PHY-3002 : Step(171): len = 447559, overlap = 315.5
PHY-3002 : Step(172): len = 445777, overlap = 318
PHY-3002 : Step(173): len = 444299, overlap = 318.781
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 120/24145.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 576832, over cnt = 2187(6%), over = 15589, worst = 172
PHY-1001 : End global iterations;  0.508477s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (43.0%)

PHY-1001 : Congestion index: top1 = 117.67, top5 = 85.60, top10 = 70.87, top15 = 62.14.
PHY-3001 : End congestion estimation;  0.755404s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (45.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15695 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.372048s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (25.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.4258e-05
PHY-3002 : Step(174): len = 450470, overlap = 704.969
PHY-3002 : Step(175): len = 456252, overlap = 667.375
PHY-3002 : Step(176): len = 446079, overlap = 615.938
PHY-3002 : Step(177): len = 443607, overlap = 604.906
PHY-3002 : Step(178): len = 437551, overlap = 479.875
PHY-3002 : Step(179): len = 430209, overlap = 456.938
PHY-3002 : Step(180): len = 427694, overlap = 456.656
PHY-3002 : Step(181): len = 422078, overlap = 442.375
PHY-3002 : Step(182): len = 416265, overlap = 450.188
PHY-3002 : Step(183): len = 412291, overlap = 447.844
PHY-3002 : Step(184): len = 410832, overlap = 442.156
PHY-3002 : Step(185): len = 403060, overlap = 449.719
PHY-3002 : Step(186): len = 402431, overlap = 453.25
PHY-3002 : Step(187): len = 396443, overlap = 447.344
PHY-3002 : Step(188): len = 395860, overlap = 445.375
PHY-3002 : Step(189): len = 393772, overlap = 455.312
PHY-3002 : Step(190): len = 389834, overlap = 440.062
PHY-3002 : Step(191): len = 388114, overlap = 433.312
PHY-3002 : Step(192): len = 383016, overlap = 440.625
PHY-3002 : Step(193): len = 380523, overlap = 441.688
PHY-3002 : Step(194): len = 378047, overlap = 456.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.8516e-05
PHY-3002 : Step(195): len = 382006, overlap = 436.219
PHY-3002 : Step(196): len = 383403, overlap = 419.125
PHY-3002 : Step(197): len = 394754, overlap = 393.5
PHY-3002 : Step(198): len = 390593, overlap = 396.094
PHY-3002 : Step(199): len = 390241, overlap = 399.594
PHY-3002 : Step(200): len = 389184, overlap = 409.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.38674e-05
PHY-3002 : Step(201): len = 399443, overlap = 378.969
PHY-3002 : Step(202): len = 401311, overlap = 376.062
PHY-3002 : Step(203): len = 407353, overlap = 375.969
PHY-3002 : Step(204): len = 409319, overlap = 371.281
PHY-3002 : Step(205): len = 415622, overlap = 331.406
PHY-3002 : Step(206): len = 416621, overlap = 328.094
PHY-3002 : Step(207): len = 416889, overlap = 327.844
PHY-3002 : Step(208): len = 416444, overlap = 327.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000187735
PHY-3002 : Step(209): len = 419082, overlap = 320.375
PHY-3002 : Step(210): len = 420529, overlap = 318.625
PHY-3002 : Step(211): len = 424807, overlap = 309.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000325781
PHY-3002 : Step(212): len = 427082, overlap = 306.406
PHY-3002 : Step(213): len = 430064, overlap = 304.406
PHY-3002 : Step(214): len = 437943, overlap = 300.75
PHY-3002 : Step(215): len = 444613, overlap = 288.594
PHY-3002 : Step(216): len = 447507, overlap = 282.156
PHY-3002 : Step(217): len = 447780, overlap = 281.094
PHY-3002 : Step(218): len = 447301, overlap = 274.062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000651562
PHY-3002 : Step(219): len = 447969, overlap = 267.688
PHY-3002 : Step(220): len = 448963, overlap = 266.5
PHY-3002 : Step(221): len = 450718, overlap = 265.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77728, tnet num: 15695, tinst num: 14060, tnode num: 89738, tedge num: 127113.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.017520s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (47.6%)

RUN-1004 : used memory is 527 MB, reserved memory is 514 MB, peak memory is 563 MB
OPT-1001 : Total overflow 828.41 peak overflow 5.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 212/24145.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634224, over cnt = 2894(8%), over = 15522, worst = 56
PHY-1001 : End global iterations;  0.782983s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (61.9%)

PHY-1001 : Congestion index: top1 = 74.25, top5 = 62.90, top10 = 56.19, top15 = 52.22.
PHY-1001 : End incremental global routing;  0.980633s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (63.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15695 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.398469s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (47.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.658116s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (61.3%)

OPT-1001 : Current memory(MB): used = 546, reserve = 532, peak = 563.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16205/24145.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634224, over cnt = 2894(8%), over = 15522, worst = 56
PHY-1002 : len = 765536, over cnt = 2630(7%), over = 8030, worst = 45
PHY-1002 : len = 847152, over cnt = 1406(3%), over = 3352, worst = 45
PHY-1002 : len = 905176, over cnt = 407(1%), over = 757, worst = 40
PHY-1002 : len = 926608, over cnt = 29(0%), over = 160, worst = 14
PHY-1001 : End global iterations;  1.491996s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (76.4%)

PHY-1001 : Congestion index: top1 = 61.96, top5 = 55.79, top10 = 52.46, top15 = 50.14.
OPT-1001 : End congestion update;  1.721798s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (71.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15695 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.380625s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (57.5%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.102575s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (69.1%)

OPT-1001 : Current memory(MB): used = 553, reserve = 540, peak = 563.
OPT-1001 : End physical optimization;  4.917723s wall, 2.984375s user + 0.062500s system = 3.046875s CPU (62.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8561 LUT to BLE ...
SYN-4008 : Packed 8561 LUT and 1168 SEQ to BLE.
SYN-4003 : Packing 1397 remaining SEQ's ...
SYN-4005 : Packed 1221 SEQ with LUT/SLICE
SYN-4006 : 6236 single LUT's are left
SYN-4006 : 176 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8737/12067 primitive instances ...
PHY-3001 : End packing;  0.604415s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (49.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7562 instances
RUN-1001 : 3719 mslices, 3719 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 23183 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 12830 nets have 2 pins
RUN-1001 : 8924 nets have [3 - 5] pins
RUN-1001 : 805 nets have [6 - 10] pins
RUN-1001 : 320 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 65 nets have 100+ pins
PHY-3001 : design contains 7560 instances, 7438 slices, 863 macros(2812 instances: 1869 mslices 943 lslices)
PHY-3001 : Cell area utilization is 80%
PHY-3001 : After packing: Len = 459371, Over = 400.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11723/23183.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 877720, over cnt = 1957(5%), over = 3066, worst = 8
PHY-1002 : len = 878312, over cnt = 1360(3%), over = 1850, worst = 8
PHY-1002 : len = 891216, over cnt = 672(1%), over = 821, worst = 7
PHY-1002 : len = 901168, over cnt = 292(0%), over = 350, worst = 6
PHY-1002 : len = 911816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.263006s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (39.6%)

PHY-1001 : Congestion index: top1 = 62.31, top5 = 55.59, top10 = 51.99, top15 = 49.57.
PHY-3001 : End congestion estimation;  1.563411s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (44.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75197, tnet num: 14733, tinst num: 7560, tnode num: 85358, tedge num: 125419.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.195028s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (39.2%)

RUN-1004 : used memory is 582 MB, reserved memory is 572 MB, peak memory is 582 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.631435s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (38.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.47248e-05
PHY-3002 : Step(222): len = 445359, overlap = 412.25
PHY-3002 : Step(223): len = 441756, overlap = 417.75
PHY-3002 : Step(224): len = 433477, overlap = 429.5
PHY-3002 : Step(225): len = 429637, overlap = 433.25
PHY-3002 : Step(226): len = 425170, overlap = 444.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.94496e-05
PHY-3002 : Step(227): len = 428605, overlap = 433.75
PHY-3002 : Step(228): len = 430227, overlap = 430.5
PHY-3002 : Step(229): len = 435930, overlap = 417.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.88993e-05
PHY-3002 : Step(230): len = 445082, overlap = 405.75
PHY-3002 : Step(231): len = 449468, overlap = 394.5
PHY-3002 : Step(232): len = 459898, overlap = 381.25
PHY-3002 : Step(233): len = 462488, overlap = 374
PHY-3002 : Step(234): len = 465169, overlap = 367.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000117799
PHY-3002 : Step(235): len = 476174, overlap = 348.75
PHY-3002 : Step(236): len = 482766, overlap = 340.75
PHY-3002 : Step(237): len = 495948, overlap = 326.75
PHY-3002 : Step(238): len = 492715, overlap = 320.5
PHY-3002 : Step(239): len = 491007, overlap = 317.25
PHY-3002 : Step(240): len = 488250, overlap = 320.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.586308s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 602358
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 522/23183.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 824640, over cnt = 3335(9%), over = 5984, worst = 8
PHY-1002 : len = 851616, over cnt = 1984(5%), over = 2937, worst = 7
PHY-1002 : len = 874304, over cnt = 852(2%), over = 1248, worst = 7
PHY-1002 : len = 891920, over cnt = 84(0%), over = 104, worst = 5
PHY-1002 : len = 894176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.501734s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 58.06, top5 = 53.19, top10 = 49.83, top15 = 47.50.
PHY-3001 : End congestion estimation;  2.834196s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (61.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439558s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.44036e-05
PHY-3002 : Step(241): len = 536777, overlap = 114
PHY-3002 : Step(242): len = 518259, overlap = 162.5
PHY-3002 : Step(243): len = 509994, overlap = 177
PHY-3002 : Step(244): len = 507346, overlap = 181.75
PHY-3002 : Step(245): len = 504777, overlap = 188.5
PHY-3002 : Step(246): len = 501702, overlap = 192.75
PHY-3002 : Step(247): len = 501125, overlap = 195
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000147552
PHY-3002 : Step(248): len = 512097, overlap = 181.5
PHY-3002 : Step(249): len = 521351, overlap = 177
PHY-3002 : Step(250): len = 526328, overlap = 175
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000295103
PHY-3002 : Step(251): len = 535370, overlap = 162.75
PHY-3002 : Step(252): len = 546356, overlap = 157
PHY-3002 : Step(253): len = 553629, overlap = 156.5
PHY-3002 : Step(254): len = 556977, overlap = 156.75
PHY-3002 : Step(255): len = 559944, overlap = 151.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 589144, Over = 0
PHY-3001 : Spreading special nets. 52 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.041793s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 75 instances has been re-located, deltaX = 33, deltaY = 44, maxDist = 3.
PHY-3001 : Final: Len = 590860, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75197, tnet num: 14733, tinst num: 7560, tnode num: 85358, tedge num: 125419.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.313517s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (45.2%)

RUN-1004 : used memory is 585 MB, reserved memory is 578 MB, peak memory is 614 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2874/23183.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 833648, over cnt = 3105(8%), over = 5273, worst = 8
PHY-1002 : len = 857400, over cnt = 1761(5%), over = 2373, worst = 6
PHY-1002 : len = 876928, over cnt = 560(1%), over = 730, worst = 6
PHY-1002 : len = 884536, over cnt = 131(0%), over = 162, worst = 4
PHY-1002 : len = 888256, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  2.237694s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (44.7%)

PHY-1001 : Congestion index: top1 = 57.13, top5 = 52.16, top10 = 49.09, top15 = 46.77.
PHY-1001 : End incremental global routing;  2.550957s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (44.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.458519s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (40.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.336260s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (42.2%)

OPT-1001 : Current memory(MB): used = 596, reserve = 590, peak = 614.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13832/23183.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 888256, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 888256, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 888272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.383183s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (53.0%)

PHY-1001 : Congestion index: top1 = 57.13, top5 = 52.16, top10 = 49.09, top15 = 46.77.
OPT-1001 : End congestion update;  0.681319s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (52.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331557s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (61.3%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.013011s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (55.5%)

OPT-1001 : Current memory(MB): used = 604, reserve = 596, peak = 614.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.309652s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (55.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13832/23183.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 888272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.8%)

PHY-1001 : Congestion index: top1 = 57.13, top5 = 52.16, top10 = 49.09, top15 = 46.77.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.322014s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (48.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.857430s wall, 3.109375s user + 0.000000s system = 3.109375s CPU (45.3%)

RUN-1003 : finish command "place" in  32.092792s wall, 14.421875s user + 1.015625s system = 15.437500s CPU (48.1%)

RUN-1004 : used memory is 550 MB, reserved memory is 544 MB, peak memory is 614 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.304081s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (71.9%)

RUN-1004 : used memory is 550 MB, reserved memory is 545 MB, peak memory is 614 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7562 instances
RUN-1001 : 3719 mslices, 3719 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 23183 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 12830 nets have 2 pins
RUN-1001 : 8924 nets have [3 - 5] pins
RUN-1001 : 805 nets have [6 - 10] pins
RUN-1001 : 320 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 65 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75197, tnet num: 14733, tinst num: 7560, tnode num: 85358, tedge num: 125419.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.173312s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (53.3%)

RUN-1004 : used memory is 567 MB, reserved memory is 564 MB, peak memory is 614 MB
PHY-1001 : 3719 mslices, 3719 lslices, 101 pads, 15 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 808584, over cnt = 3293(9%), over = 5940, worst = 8
PHY-1002 : len = 835184, over cnt = 2113(6%), over = 3139, worst = 8
PHY-1002 : len = 855568, over cnt = 1069(3%), over = 1622, worst = 7
PHY-1002 : len = 875464, over cnt = 176(0%), over = 246, worst = 5
PHY-1002 : len = 878880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.109507s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (54.1%)

PHY-1001 : Congestion index: top1 = 57.07, top5 = 51.73, top10 = 48.61, top15 = 46.32.
PHY-1001 : End global routing;  2.427933s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (53.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 613, reserve = 606, peak = 615.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net PENABLE is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 882, reserve = 878, peak = 882.
PHY-1001 : End build detailed router design. 2.993763s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (51.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 150712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.237510s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (35.4%)

PHY-1001 : Current memory(MB): used = 916, reserve = 913, peak = 916.
PHY-1001 : End phase 1; 1.243116s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (35.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1022 : len = 2.88294e+06, over cnt = 2681(0%), over = 2691, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 927, reserve = 922, peak = 927.
PHY-1001 : End initial routed; 29.402092s wall, 13.250000s user + 0.046875s system = 13.296875s CPU (45.2%)

PHY-1001 : Update timing.....
TMR-6524 Similar messages will be suppressed.
PHY-1001 : 0/14254(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.958774s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (25.5%)

PHY-1001 : Current memory(MB): used = 943, reserve = 939, peak = 943.
PHY-1001 : End phase 2; 31.360955s wall, 13.750000s user + 0.046875s system = 13.796875s CPU (44.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.88294e+06, over cnt = 2681(0%), over = 2691, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.076552s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (81.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.79078e+06, over cnt = 1281(0%), over = 1283, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.811578s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (78.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.77204e+06, over cnt = 390(0%), over = 390, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.160902s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (61.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.7727e+06, over cnt = 95(0%), over = 95, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.627368s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (54.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.77372e+06, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.385977s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (52.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.77437e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.285381s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (60.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.77487e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.277553s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.77496e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.322019s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (77.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.77498e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.157107s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (59.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.77502e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.150557s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (51.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14254(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.963153s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (40.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 748 feed throughs used by 381 nets
PHY-1001 : End commit to database; 1.746053s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (34.0%)

PHY-1001 : Current memory(MB): used = 1040, reserve = 1040, peak = 1040.
PHY-1001 : End phase 3; 10.190682s wall, 5.687500s user + 0.046875s system = 5.734375s CPU (56.3%)

PHY-1003 : Routed, final wirelength = 2.77502e+06
PHY-1001 : Current memory(MB): used = 1045, reserve = 1045, peak = 1045.
PHY-1001 : End export database. 0.117424s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (66.5%)

PHY-1001 : End detail routing;  46.224182s wall, 21.609375s user + 0.125000s system = 21.734375s CPU (47.0%)

RUN-1003 : finish command "route" in  50.386604s wall, 23.875000s user + 0.125000s system = 24.000000s CPU (47.6%)

RUN-1004 : used memory is 978 MB, reserved memory is 979 MB, peak memory is 1045 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14547   out of  19600   74.22%
#reg                     2624   out of  19600   13.39%
#le                     14723
  #lut only             12099   out of  14723   82.18%
  #reg only               176   out of  14723    1.20%
  #lut&reg               2448   out of  14723   16.63%
#dsp                        3   out of     29   10.34%
#bram                       7   out of     64   10.94%
  #bram9k                   7
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2028
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    245
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    203
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 70
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54
#6        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |14723  |14039   |508     |2640    |15      |3       |
|  ISP                       |AHBISP                                      |8115   |7823    |202     |537     |2       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |7652   |7538    |76      |283     |2       |0       |
|      u_fifo_1              |fifo_buf                                    |1784   |1778    |6       |25      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |1772   |1766    |6       |25      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |1786   |1780    |6       |28      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |44     |38      |6       |26      |2       |0       |
|    u_demosaic              |demosaic                                    |370    |204     |114     |195     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |111    |50      |34      |67      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |79     |36      |27      |51      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |158    |108     |45      |67      |0       |0       |
|    u_gamma                 |gamma                                       |5      |5       |0       |5       |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |5      |5       |0       |5       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                        |12     |12      |0       |7       |0       |0       |
|    Decoder                 |AHBlite_Decoder                             |8      |8       |0       |3       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                            |4      |4       |0       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |12     |12      |0       |12      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |34     |34      |0       |18      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |4      |4       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |6      |6       |0       |2       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                    |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                          |31     |21      |0       |29      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |14     |14      |0       |13      |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                 |sd_reader                                   |641    |541     |99      |312     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |284    |249     |34      |145     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |661    |505     |91      |340     |5       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |318    |205     |48      |218     |5       |0       |
|      rd_fifo_data          |fifo_data                                   |136    |85      |18      |111     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |16     |10      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |34     |26      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |32     |25      |0       |32      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |86     |48      |6       |78      |3       |0       |
|        ram_inst            |ram_infer_fifo_data                         |18     |11      |0       |18      |3       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |16     |10      |0       |16      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |29     |18      |0       |29      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |343    |300     |43      |122     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |48     |39      |9       |19      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |72     |72      |0       |17      |0       |0       |
|      sdram_init_inst       |sdram_init                                  |44     |40      |4       |23      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |107    |89      |18      |36      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |72     |60      |12      |27      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |5024   |4963    |51      |1323    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                    |147    |82      |65      |24      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       12783  
    #2          2       7778   
    #3          3        555   
    #4          4        591   
    #5        5-10       861   
    #6        11-50      460   
    #7       51-100      22    
    #8       101-500     43    
    #9        >500       16    
  Average     3.10             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.712100s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (86.7%)

RUN-1004 : used memory is 978 MB, reserved memory is 980 MB, peak memory is 1045 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75197, tnet num: 14733, tinst num: 7560, tnode num: 85358, tedge num: 125419.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.177784s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (58.4%)

RUN-1004 : used memory is 982 MB, reserved memory is 983 MB, peak memory is 1045 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 6 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 94009254f9079e0ee6cde644216dcd335aa3fb1fd9fa0f32720a548e0a070804 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7560
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23183, pip num: 179669
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 748
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3175 valid insts, and 472493 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001111000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  26.526867s wall, 106.234375s user + 1.203125s system = 107.437500s CPU (405.0%)

RUN-1004 : used memory is 1076 MB, reserved memory is 1084 MB, peak memory is 1248 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_105603.log"
