#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000889d80 .scope module, "labM" "labM" 2 1;
 .timescale 0 0;
v00000000008732d0_0 .var "address", 31 0;
v0000000000872e70_0 .var "clk", 0 0;
v0000000000872f10_0 .var "memIn", 31 0;
v0000000000872fb0_0 .net "memOut", 31 0, v0000000000872bf0_0;  1 drivers
v0000000000873050_0 .var "read", 0 0;
v0000000000873230_0 .var "write", 0 0;
S_0000000000884ba0 .scope module, "data" "mem" 2 6, 3 14 0, S_0000000000889d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "memOut";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "memIn";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
P_0000000000895090 .param/l "CAPACITY" 0 3 22, C4<1111111111111111>;
P_00000000008950c8 .param/l "DEBUG" 0 3 20, +C4<00000000000000000000000000000000>;
v0000000000872b50_0 .net *"_s3", 31 0, L_00000000008e73a0;  1 drivers
v00000000008730f0_0 .net "address", 31 0, v00000000008732d0_0;  1 drivers
v0000000000873550 .array "arr", 65535 0, 31 0;
v0000000000873870_0 .net "clk", 0 0, v0000000000872e70_0;  1 drivers
v0000000000872a10_0 .var "fresh", 0 0;
v0000000000872ab0_0 .net "memIn", 31 0, v0000000000872f10_0;  1 drivers
v0000000000872bf0_0 .var "memOut", 31 0;
v0000000000872c90_0 .net "read", 0 0, v0000000000873050_0;  1 drivers
v0000000000872d30_0 .net "write", 0 0, v0000000000873230_0;  1 drivers
E_0000000000891270 .event posedge, v0000000000873870_0;
E_0000000000891bf0 .event edge, L_00000000008e73a0, v00000000008730f0_0, v0000000000872c90_0;
L_00000000008e73a0 .array/port v0000000000873550, v00000000008732d0_0;
S_0000000000889f10 .scope module, "register" "register" 3 79;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 2 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
P_0000000000891c70 .param/l "SIZE" 0 3 85, +C4<00000000000000000000000000000010>;
o0000000000896278 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008e8f20_0 .net "clk", 0 0, o0000000000896278;  0 drivers
o0000000000896518 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000008e7800_0 .net "d", 1 0, o0000000000896518;  0 drivers
o00000000008962d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008e8b60_0 .net "enable", 0 0, o00000000008962d8;  0 drivers
v00000000008e8480_0 .net "q", 1 0, L_00000000008e7260;  1 drivers
L_00000000008e7260 .concat [ 1 1 0 0], v00000000008e85c0_0, v00000000008e7580_0;
L_00000000008e8160 .part o0000000000896518, 0, 1;
L_00000000008e71c0 .part o0000000000896518, 1, 1;
S_0000000000884d30 .scope module, "myFF[0]" "ff" 3 90, 3 1 0, S_0000000000889f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
v00000000008e8520_0 .net "clk", 0 0, o0000000000896278;  alias, 0 drivers
v00000000008e88e0_0 .net "d", 0 0, L_00000000008e8160;  1 drivers
v00000000008e8ac0_0 .net "enable", 0 0, o00000000008962d8;  alias, 0 drivers
v00000000008e85c0_0 .var "q", 0 0;
E_0000000000891b70 .event posedge, v00000000008e8520_0;
S_0000000000875460 .scope module, "myFF[1]" "ff" 3 90, 3 1 0, S_0000000000889f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
v00000000008e8e80_0 .net "clk", 0 0, o0000000000896278;  alias, 0 drivers
v00000000008e87a0_0 .net "d", 0 0, L_00000000008e71c0;  1 drivers
v00000000008e80c0_0 .net "enable", 0 0, o00000000008962d8;  alias, 0 drivers
v00000000008e7580_0 .var "q", 0 0;
S_00000000008850d0 .scope module, "rf" "rf" 3 94;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RD1";
    .port_info 1 /OUTPUT 32 "RD2";
    .port_info 2 /INPUT 5 "RN1";
    .port_info 3 /INPUT 5 "RN2";
    .port_info 4 /INPUT 5 "WN";
    .port_info 5 /INPUT 32 "WD";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "W";
P_00000000008914f0 .param/l "DEBUG" 0 3 99, +C4<00000000000000000000000000000000>;
v00000000008e7f80_0 .var "RD1", 31 0;
v00000000008e76c0_0 .var "RD2", 31 0;
o0000000000896698 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000008e8d40_0 .net "RN1", 4 0, o0000000000896698;  0 drivers
o00000000008966c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000008e7c60_0 .net "RN2", 4 0, o00000000008966c8;  0 drivers
o00000000008966f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008e7080_0 .net "W", 0 0, o00000000008966f8;  0 drivers
o0000000000896728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008e78a0_0 .net "WD", 31 0, o0000000000896728;  0 drivers
o0000000000896758 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000008e82a0_0 .net "WN", 4 0, o0000000000896758;  0 drivers
v00000000008e7d00_0 .net *"_s10", 6 0, L_00000000008e74e0;  1 drivers
v00000000008e7620_0 .net *"_s15", 31 0, L_00000000008e8de0;  1 drivers
v00000000008e8980_0 .net *"_s17", 6 0, L_00000000008e8340;  1 drivers
v00000000008e7760_0 .net *"_s2", 31 0, L_00000000008e8200;  1 drivers
L_0000000001090118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008e8840_0 .net *"_s20", 1 0, L_0000000001090118;  1 drivers
L_0000000001090160 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000000008e7440_0 .net/2u *"_s21", 6 0, L_0000000001090160;  1 drivers
v00000000008e7ee0_0 .net *"_s23", 6 0, L_00000000008e8ca0;  1 drivers
v00000000008e8660_0 .net *"_s4", 6 0, L_00000000008e7300;  1 drivers
L_0000000001090088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008e7b20_0 .net *"_s7", 1 0, L_0000000001090088;  1 drivers
L_00000000010900d0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000000008e7bc0_0 .net/2u *"_s8", 6 0, L_00000000010900d0;  1 drivers
v00000000008e7940 .array "arr", 31 1, 31 0;
o0000000000896968 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008e79e0_0 .net "clk", 0 0, o0000000000896968;  0 drivers
E_0000000000891df0 .event posedge, v00000000008e79e0_0;
E_0000000000891730 .event edge, L_00000000008e8de0, v00000000008e7c60_0;
E_0000000000891cb0 .event edge, L_00000000008e8200, v00000000008e8d40_0;
L_00000000008e8200 .array/port v00000000008e7940, L_00000000008e74e0;
L_00000000008e7300 .concat [ 5 2 0 0], o0000000000896698, L_0000000001090088;
L_00000000008e74e0 .arith/sub 7, L_00000000008e7300, L_00000000010900d0;
L_00000000008e8de0 .array/port v00000000008e7940, L_00000000008e8ca0;
L_00000000008e8340 .concat [ 5 2 0 0], o00000000008966c8, L_0000000001090118;
L_00000000008e8ca0 .arith/sub 7, L_00000000008e8340, L_0000000001090160;
S_0000000000885260 .scope module, "sk" "sk" 3 137;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "upper";
    .port_info 1 /OUTPUT 1 "lower";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
    .port_info 5 /INPUT 1 "d";
o0000000000896b18 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000896b48 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000896b78 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000896ba8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000086f0b0 .functor OR 1, o0000000000896b18, o0000000000896b48, o0000000000896b78, o0000000000896ba8;
L_000000000086f3c0 .functor NOT 1, o0000000000896b78, C4<0>, C4<0>, C4<0>;
L_000000000086f270 .functor XOR 1, o0000000000896b18, o0000000000896b48, L_000000000086f3c0, o0000000000896ba8;
v00000000008e8a20_0 .net "a", 0 0, o0000000000896b18;  0 drivers
v00000000008e7da0_0 .net "b", 0 0, o0000000000896b48;  0 drivers
v00000000008e7120_0 .net "c", 0 0, o0000000000896b78;  0 drivers
v00000000008e7a80_0 .net "d", 0 0, o0000000000896ba8;  0 drivers
v00000000008e7e40_0 .net "lower", 0 0, L_000000000086f270;  1 drivers
v00000000008e8c00_0 .net "notC", 0 0, L_000000000086f3c0;  1 drivers
v00000000008e8020_0 .net "upper", 0 0, L_000000000086f0b0;  1 drivers
    .scope S_0000000000884ba0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000872a10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000000884ba0;
T_1 ;
    %wait E_0000000000891bf0;
    %load/vec4 v0000000000872a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000872a10_0, 0, 1;
    %vpi_call 3 35 "$readmemh", "ram.dat", v0000000000873550 {0 0 0};
T_1.0 ;
    %load/vec4 v0000000000872c90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000000008730f0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000000872bf0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000008730f0_0;
    %cmpi/u 65535, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000000872bf0_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %ix/getv 4, v00000000008730f0_0;
    %load/vec4a v0000000000873550, 4;
    %store/vec4 v0000000000872bf0_0, 0, 32;
T_1.7 ;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000884ba0;
T_2 ;
    %wait E_0000000000891270;
    %load/vec4 v0000000000872d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000000008730f0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000008730f0_0;
    %cmpi/u 65535, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %vpi_call 3 67 "$display", "Address %d out of range %d", v00000000008730f0_0, P_0000000000895090 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000000000872ab0_0;
    %ix/getv 3, v00000000008730f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000873550, 0, 4;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000889d80;
T_3 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v00000000008732d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000873230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000873050_0, 0, 1;
    %pushi/vec4 11, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000000000872fb0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 15 "$display", "funct7=%h rs2=%h rs1=%h funct3=%h rd=%h opcode=%h", &PV<v0000000000872fb0_0, 25, 7>, &PV<v0000000000872fb0_0, 20, 5>, &PV<v0000000000872fb0_0, 15, 5>, &PV<v0000000000872fb0_0, 12, 3>, &PV<v0000000000872fb0_0, 7, 5>, &PV<v0000000000872fb0_0, 0, 7> {0 0 0};
T_3.2 ;
    %load/vec4 v0000000000872fb0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 20 "$display", "imm=%h rd=%h opcode=%h", &PV<v0000000000872fb0_0, 12, 20>, &PV<v0000000000872fb0_0, 7, 5>, &PV<v0000000000872fb0_0, 0, 7> {0 0 0};
T_3.4 ;
    %load/vec4 v0000000000872fb0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0000000000872fb0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_3.6, 4;
    %vpi_call 2 25 "$display", "imm=%h rs1=%h funct3=%h rd=%h opcode=%h", &PV<v0000000000872fb0_0, 20, 12>, &PV<v0000000000872fb0_0, 15, 5>, &PV<v0000000000872fb0_0, 12, 3>, &PV<v0000000000872fb0_0, 7, 5>, &PV<v0000000000872fb0_0, 0, 7> {0 0 0};
T_3.6 ;
    %load/vec4 v0000000000872fb0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.8, 4;
    %vpi_call 2 30 "$display", "imm=%h rs1=%h funct3=%h imm4_0=%h opcode=%h", &PV<v0000000000872fb0_0, 20, 12>, &PV<v0000000000872fb0_0, 15, 5>, &PV<v0000000000872fb0_0, 12, 3>, &PV<v0000000000872fb0_0, 7, 5>, &PV<v0000000000872fb0_0, 0, 7> {0 0 0};
T_3.8 ;
    %load/vec4 v0000000000872fb0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.10, 4;
    %vpi_call 2 35 "$display", "imm12=%h rs2=%h rs1=%h funct3=%h imm4=%h opcode=%h", &PV<v0000000000872fb0_0, 25, 7>, &PV<v0000000000872fb0_0, 20, 5>, &PV<v0000000000872fb0_0, 15, 5>, &PV<v0000000000872fb0_0, 12, 3>, &PV<v0000000000872fb0_0, 7, 5>, &PV<v0000000000872fb0_0, 0, 7> {0 0 0};
T_3.10 ;
    %delay 4, 0;
    %load/vec4 v00000000008732d0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000008732d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000000889d80;
T_4 ;
    %delay 4, 0;
    %load/vec4 v0000000000872e70_0;
    %inv;
    %store/vec4 v0000000000872e70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000884d30;
T_5 ;
    %wait E_0000000000891b70;
    %load/vec4 v00000000008e8ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000008e88e0_0;
    %assign/vec4 v00000000008e85c0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000875460;
T_6 ;
    %wait E_0000000000891b70;
    %load/vec4 v00000000008e80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000000008e87a0_0;
    %assign/vec4 v00000000008e7580_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008850d0;
T_7 ;
    %wait E_0000000000891cb0;
    %load/vec4 v00000000008e8d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008e7f80_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000008e8d40_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000008e7940, 4;
    %store/vec4 v00000000008e7f80_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008850d0;
T_8 ;
    %wait E_0000000000891730;
    %load/vec4 v00000000008e7c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008e76c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000008e7c60_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000008e7940, 4;
    %store/vec4 v00000000008e76c0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000008850d0;
T_9 ;
    %wait E_0000000000891df0;
    %load/vec4 v00000000008e7080_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008e82a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000008e78a0_0;
    %load/vec4 v00000000008e82a0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v00000000008e7940, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LabM6.v";
    "modules.v";
