Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto be8f51f863254513a2902598d4300098 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot controlador_vga_tb_behav xil_defaultlib.controlador_vga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture comportamiento of entity xil_defaultlib.contador_horizontal [contador_horizontal_default]
Compiling architecture comportamiento of entity xil_defaultlib.generador_hsync [generador_hsync_default]
Compiling architecture comportamiento of entity xil_defaultlib.contador_vertical [contador_vertical_default]
Compiling architecture comportamiento of entity xil_defaultlib.generador_vsync [generador_vsync_default]
Compiling architecture behavioral of entity xil_defaultlib.generador_blank [generador_blank_default]
Compiling architecture behavioral of entity xil_defaultlib.image_generator [image_generator_default]
Compiling architecture main_controler of entity xil_defaultlib.controlador_vga [controlador_vga_default]
Compiling architecture tb_arch of entity xil_defaultlib.controlador_vga_tb
Built simulation snapshot controlador_vga_tb_behav
