

================================================================
== Vitis HLS Report for 'sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10'
================================================================
* Date:           Sat Nov  1 16:09:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.656 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      135|      135|  1.215 us|  1.215 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_636_10  |      133|      133|         7|          2|          2|    64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 10 'alloca' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%g_1 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 11 'alloca' 'g_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 12 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tt = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 13 'alloca' 'tt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln653_318 = alloca i32 1"   --->   Operation 14 'alloca' 'add_ln653_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_ln653_219 = alloca i32 1"   --->   Operation 15 'alloca' 'add_ln653_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_ln653_120 = alloca i32 1"   --->   Operation 16 'alloca' 'add_ln653_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_ln65321 = alloca i32 1"   --->   Operation 17 'alloca' 'add_ln65321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln652_322 = alloca i32 1"   --->   Operation 18 'alloca' 'add_ln652_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln652_223 = alloca i32 1"   --->   Operation 19 'alloca' 'add_ln652_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln652_124 = alloca i32 1"   --->   Operation 20 'alloca' 'add_ln652_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln65225 = alloca i32 1"   --->   Operation 21 'alloca' 'add_ln65225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%d_2 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 22 'alloca' 'd_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 23 'alloca' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_1 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 24 'alloca' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%f_1 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 25 'alloca' 'f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 26 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%W = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 27 'alloca' 'W' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%W_16 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 28 'alloca' 'W_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%W_17 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 29 'alloca' 'W_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%W_18 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 30 'alloca' 'W_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%W_19 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 31 'alloca' 'W_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%W_20 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 32 'alloca' 'W_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%W_21 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 33 'alloca' 'W_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%W_22 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 34 'alloca' 'W_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%W_23 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 35 'alloca' 'W_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%W_24 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 36 'alloca' 'W_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%W_25 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 37 'alloca' 'W_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%W_26 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 38 'alloca' 'W_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%W_27 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 39 'alloca' 'W_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%W_28 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 40 'alloca' 'W_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%W_29 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 41 'alloca' 'W_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%W_30 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 42 'alloca' 'W_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%d_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %d" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:568]   --->   Operation 45 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%c_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:568]   --->   Operation 46 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:568]   --->   Operation 47 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:568]   --->   Operation 48 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%e_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %e_s" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:568]   --->   Operation 49 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%f_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %f" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:568]   --->   Operation 50 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%g_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %g" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:568]   --->   Operation 51 'read' 'g_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %h" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:568]   --->   Operation 52 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln620 = store i32 %g_read, i32 %h_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 53 'store' 'store_ln620' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln620 = store i32 %e_read, i32 %f_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 54 'store' 'store_ln620' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln619 = store i32 %a_read, i32 %b_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 55 'store' 'store_ln619' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln619 = store i32 %b_read, i32 %c_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 56 'store' 'store_ln619' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln619 = store i32 %c_read, i32 %d_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 57 'store' 'store_ln619' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln636 = store i7 0, i7 %tt" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 58 'store' 'store_ln636' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln620 = store i32 %h_read, i32 %h_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 59 'store' 'store_ln620' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln620 = store i32 %f_read, i32 %g_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 60 'store' 'store_ln620' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln619 = store i32 %d_read, i32 %d_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 61 'store' 'store_ln619' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln636 = br void %for.body43" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 62 'br' 'br_ln636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tt_1 = load i7 %tt" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:640]   --->   Operation 63 'load' 'tt_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.87ns)   --->   "%icmp_ln636 = icmp_eq  i7 %tt_1, i7 64" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 64 'icmp' 'icmp_ln636' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln636 = br i1 %icmp_ln636, void %new.body.for.body43, void %xcl_latency.VITIS_LOOP_628_8.0_end.exitStub" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 65 'br' 'br_ln636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.87ns)   --->   "%first_iter_0 = icmp_eq  i7 %tt_1, i7 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:640]   --->   Operation 66 'icmp' 'first_iter_0' <Predicate = (!icmp_ln636)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 67 [1/1] (1.87ns)   --->   "%add_ln636 = add i7 %tt_1, i7 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 67 'add' 'add_ln636' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] ( I:3.72ns O:3.72ns )   --->   "%blk_strm_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %blk_strm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 68 'read' 'blk_strm_read' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 3.72> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 32> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%W_31 = trunc i512 %blk_strm_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 69 'trunc' 'W_31' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%W_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 32, i32 63" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 70 'partselect' 'W_1' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%W_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 64, i32 95" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 71 'partselect' 'W_2' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%W_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 96, i32 127" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 72 'partselect' 'W_3' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%W_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 128, i32 159" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 73 'partselect' 'W_4' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%W_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 160, i32 191" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 74 'partselect' 'W_5' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%W_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 192, i32 223" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 75 'partselect' 'W_6' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%W_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 224, i32 255" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 76 'partselect' 'W_7' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%W_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 256, i32 287" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 77 'partselect' 'W_8' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%W_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 288, i32 319" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 78 'partselect' 'W_9' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%W_49 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 320, i32 351" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 79 'partselect' 'W_49' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%W_50 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 352, i32 383" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 80 'partselect' 'W_50' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%W_51 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 384, i32 415" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 81 'partselect' 'W_51' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%W_52 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 416, i32 447" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 82 'partselect' 'W_52' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%W_53 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 448, i32 479" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 83 'partselect' 'W_53' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%W_54 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 480, i32 511" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614]   --->   Operation 84 'partselect' 'W_54' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln636 = br void %for.body43.split" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 85 'br' 'br_ln636' <Predicate = (!icmp_ln636 & first_iter_0)> <Delay = 1.58>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln636 = store i7 %add_ln636, i7 %tt" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 86 'store' 'store_ln636' <Predicate = (!icmp_ln636)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.35>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%W_55 = load i32 %W"   --->   Operation 87 'load' 'W_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%W_56 = load i32 %W_16"   --->   Operation 88 'load' 'W_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%W_57 = load i32 %W_17"   --->   Operation 89 'load' 'W_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%W_58 = load i32 %W_18"   --->   Operation 90 'load' 'W_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%W_59 = load i32 %W_19"   --->   Operation 91 'load' 'W_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%W_60 = load i32 %W_20"   --->   Operation 92 'load' 'W_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%W_61 = load i32 %W_21"   --->   Operation 93 'load' 'W_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%W_62 = load i32 %W_22"   --->   Operation 94 'load' 'W_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%W_63 = load i32 %W_23"   --->   Operation 95 'load' 'W_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%W_64 = load i32 %W_24"   --->   Operation 96 'load' 'W_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%W_65 = load i32 %W_25"   --->   Operation 97 'load' 'W_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%W_66 = load i32 %W_26"   --->   Operation 98 'load' 'W_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%W_67 = load i32 %W_27"   --->   Operation 99 'load' 'W_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%W_68 = load i32 %W_28"   --->   Operation 100 'load' 'W_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%W_69 = load i32 %W_29"   --->   Operation 101 'load' 'W_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%W_70 = load i32 %W_30"   --->   Operation 102 'load' 'W_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln636 = br i1 %first_iter_0, void %for.body43.split, void %for.first.iter.for.body43" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 103 'br' 'br_ln636' <Predicate = (!icmp_ln636)> <Delay = 1.58>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%W17 = phi i32 %W_55, void %new.body.for.body43, i32 %W_31, void %for.first.iter.for.body43"   --->   Operation 104 'phi' 'W17' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%W_116 = phi i32 %W_56, void %new.body.for.body43, i32 %W_1, void %for.first.iter.for.body43"   --->   Operation 105 'phi' 'W_116' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%W_214 = phi i32 %W_57, void %new.body.for.body43, i32 %W_2, void %for.first.iter.for.body43"   --->   Operation 106 'phi' 'W_214' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%W_313 = phi i32 %W_58, void %new.body.for.body43, i32 %W_3, void %for.first.iter.for.body43"   --->   Operation 107 'phi' 'W_313' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%W_412 = phi i32 %W_59, void %new.body.for.body43, i32 %W_4, void %for.first.iter.for.body43"   --->   Operation 108 'phi' 'W_412' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%W_511 = phi i32 %W_60, void %new.body.for.body43, i32 %W_5, void %for.first.iter.for.body43"   --->   Operation 109 'phi' 'W_511' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%W_610 = phi i32 %W_61, void %new.body.for.body43, i32 %W_6, void %for.first.iter.for.body43"   --->   Operation 110 'phi' 'W_610' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%W_79 = phi i32 %W_62, void %new.body.for.body43, i32 %W_7, void %for.first.iter.for.body43"   --->   Operation 111 'phi' 'W_79' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%W_88 = phi i32 %W_63, void %new.body.for.body43, i32 %W_8, void %for.first.iter.for.body43"   --->   Operation 112 'phi' 'W_88' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%W_97 = phi i32 %W_64, void %new.body.for.body43, i32 %W_9, void %for.first.iter.for.body43"   --->   Operation 113 'phi' 'W_97' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%W_106 = phi i32 %W_65, void %new.body.for.body43, i32 %W_49, void %for.first.iter.for.body43"   --->   Operation 114 'phi' 'W_106' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%W_115 = phi i32 %W_66, void %new.body.for.body43, i32 %W_50, void %for.first.iter.for.body43"   --->   Operation 115 'phi' 'W_115' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%W_124 = phi i32 %W_67, void %new.body.for.body43, i32 %W_51, void %for.first.iter.for.body43"   --->   Operation 116 'phi' 'W_124' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%W_133 = phi i32 %W_68, void %new.body.for.body43, i32 %W_52, void %for.first.iter.for.body43"   --->   Operation 117 'phi' 'W_133' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%W_142 = phi i32 %W_69, void %new.body.for.body43, i32 %W_53, void %for.first.iter.for.body43"   --->   Operation 118 'phi' 'W_142' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%W_151 = phi i32 %W_70, void %new.body.for.body43, i32 %W_54, void %for.first.iter.for.body43"   --->   Operation 119 'phi' 'W_151' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln636 = trunc i7 %tt_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 120 'trunc' 'trunc_ln636' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln637 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:637]   --->   Operation 121 'specpipeline' 'specpipeline_ln637' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln623 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln636 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 123 'specloopname' 'specloopname_ln636' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%idx = trunc i7 %tt_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:640]   --->   Operation 124 'trunc' 'idx' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %tt_1, i32 4, i32 5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:641]   --->   Operation 125 'partselect' 'tmp' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.56ns)   --->   "%icmp_ln641 = icmp_eq  i2 %tmp, i2 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:641]   --->   Operation 126 'icmp' 'icmp_ln641' <Predicate = (!icmp_ln636)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (1.58ns)   --->   "%br_ln641 = br i1 %icmp_ln641, void %if.then, void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:641]   --->   Operation 127 'br' 'br_ln641' <Predicate = (!icmp_ln636)> <Delay = 1.58>
ST_3 : Operation 128 [1/1] (2.06ns)   --->   "%w0 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %W17, i4 1, i32 %W_116, i4 2, i32 %W_214, i4 3, i32 %W_313, i4 4, i32 %W_412, i4 5, i32 %W_511, i4 6, i32 %W_610, i4 7, i32 %W_79, i4 8, i32 %W_88, i4 9, i32 %W_97, i4 10, i32 %W_106, i4 11, i32 %W_115, i4 12, i32 %W_124, i4 13, i32 %W_133, i4 14, i32 %W_142, i4 15, i32 %W_151, i32 0, i4 %idx" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:526->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 128 'sparsemux' 'w0' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (1.73ns)   --->   "%add_ln527 = add i4 %idx, i4 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:527->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 129 'add' 'add_ln527' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (2.06ns)   --->   "%w1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %W17, i4 1, i32 %W_116, i4 2, i32 %W_214, i4 3, i32 %W_313, i4 4, i32 %W_412, i4 5, i32 %W_511, i4 6, i32 %W_610, i4 7, i32 %W_79, i4 8, i32 %W_88, i4 9, i32 %W_97, i4 10, i32 %W_106, i4 11, i32 %W_115, i4 12, i32 %W_124, i4 13, i32 %W_133, i4 14, i32 %W_142, i4 15, i32 %W_151, i32 0, i4 %add_ln527" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:527->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 130 'sparsemux' 'w1' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (1.73ns)   --->   "%add_ln528 = add i4 %idx, i4 9" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:528->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 131 'add' 'add_ln528' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (2.06ns)   --->   "%w9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %W17, i4 1, i32 %W_116, i4 2, i32 %W_214, i4 3, i32 %W_313, i4 4, i32 %W_412, i4 5, i32 %W_511, i4 6, i32 %W_610, i4 7, i32 %W_79, i4 8, i32 %W_88, i4 9, i32 %W_97, i4 10, i32 %W_106, i4 11, i32 %W_115, i4 12, i32 %W_124, i4 13, i32 %W_133, i4 14, i32 %W_142, i4 15, i32 %W_151, i32 0, i4 %add_ln528" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:528->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 132 'sparsemux' 'w9' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln529 = add i4 %idx, i4 14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:529->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 133 'add' 'add_ln529' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (2.06ns)   --->   "%w14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %W17, i4 1, i32 %W_116, i4 2, i32 %W_214, i4 3, i32 %W_313, i4 4, i32 %W_412, i4 5, i32 %W_511, i4 6, i32 %W_610, i4 7, i32 %W_79, i4 8, i32 %W_88, i4 9, i32 %W_97, i4 10, i32 %W_106, i4 11, i32 %W_115, i4 12, i32 %W_124, i4 13, i32 %W_133, i4 14, i32 %W_142, i4 15, i32 %W_151, i32 0, i4 %add_ln529" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:529->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 134 'sparsemux' 'w14' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln530_1)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %w14, i32 17, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 135 'partselect' 'lshr_ln' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln530_1)   --->   "%trunc_ln530 = trunc i32 %w14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 136 'trunc' 'trunc_ln530' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln530_1)   --->   "%lshr_ln530_1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %w14, i32 19, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 137 'partselect' 'lshr_ln530_1' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln530_1)   --->   "%trunc_ln530_1 = trunc i32 %w14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 138 'trunc' 'trunc_ln530_1' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln530_1)   --->   "%lshr_ln530_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %w14, i32 10, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 139 'partselect' 'lshr_ln530_2' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln530_1)   --->   "%zext_ln530 = zext i22 %lshr_ln530_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 140 'zext' 'zext_ln530' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln530_3)   --->   "%lshr_ln530_3 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %w1, i32 7, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 141 'partselect' 'lshr_ln530_3' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln530_3)   --->   "%trunc_ln530_2 = trunc i32 %w1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 142 'trunc' 'trunc_ln530_2' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln530_3)   --->   "%lshr_ln530_4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %w1, i32 18, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 143 'partselect' 'lshr_ln530_4' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln530_3)   --->   "%trunc_ln530_3 = trunc i32 %w1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 144 'trunc' 'trunc_ln530_3' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln530_3)   --->   "%lshr_ln530_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %w1, i32 3, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 145 'partselect' 'lshr_ln530_5' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln530_3)   --->   "%zext_ln530_1 = zext i29 %lshr_ln530_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 146 'zext' 'zext_ln530_1' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln530_1)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln530, i15 %lshr_ln" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 147 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln530_1)   --->   "%or_ln530_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln530_1, i13 %lshr_ln530_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 148 'bitconcatenate' 'or_ln530_1' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln530_3)   --->   "%or_ln530_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln530_2, i25 %lshr_ln530_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 149 'bitconcatenate' 'or_ln530_2' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln530_3)   --->   "%or_ln530_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln530_3, i14 %lshr_ln530_4" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 150 'bitconcatenate' 'or_ln530_3' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln530_1)   --->   "%xor_ln530 = xor i32 %or_ln, i32 %zext_ln530" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 151 'xor' 'xor_ln530' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln530_1)   --->   "%xor_ln530_1 = xor i32 %xor_ln530, i32 %or_ln530_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 152 'xor' 'xor_ln530_1' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln530_3)   --->   "%xor_ln530_2 = xor i32 %or_ln530_2, i32 %zext_ln530_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 153 'xor' 'xor_ln530_2' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln530_3 = xor i32 %xor_ln530_2, i32 %or_ln530_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 154 'xor' 'xor_ln530_3' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln530_1 = add i32 %xor_ln530_1, i32 %w9" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 155 'add' 'add_ln530_1' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.10>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln530 = add i32 %add_ln530_1, i32 %w0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 156 'add' 'add_ln530' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%W_71 = add i32 %add_ln530, i32 %xor_ln530_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 157 'add' 'W_71' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/1] (1.73ns)   --->   "%switch_ln642 = switch i4 %idx, void %arrayidx51.case.15, i4 0, void %arrayidx51.case.0, i4 1, void %arrayidx51.case.1, i4 2, void %arrayidx51.case.2, i4 3, void %arrayidx51.case.3, i4 4, void %arrayidx51.case.4, i4 5, void %arrayidx51.case.5, i4 6, void %arrayidx51.case.6, i4 7, void %arrayidx51.case.7, i4 8, void %arrayidx51.case.8, i4 9, void %arrayidx51.case.9, i4 10, void %arrayidx51.case.10, i4 11, void %arrayidx51.case.11, i4 12, void %arrayidx51.case.12, i4 13, void %arrayidx51.case.13, i4 14, void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 158 'switch' 'switch_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641)> <Delay = 1.73>
ST_4 : Operation 159 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 159 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 13)> <Delay = 1.58>
ST_4 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 160 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 12)> <Delay = 1.58>
ST_4 : Operation 161 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 161 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 11)> <Delay = 1.58>
ST_4 : Operation 162 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 162 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 10)> <Delay = 1.58>
ST_4 : Operation 163 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 163 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 9)> <Delay = 1.58>
ST_4 : Operation 164 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 164 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 8)> <Delay = 1.58>
ST_4 : Operation 165 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 165 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 7)> <Delay = 1.58>
ST_4 : Operation 166 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 166 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 6)> <Delay = 1.58>
ST_4 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 167 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 5)> <Delay = 1.58>
ST_4 : Operation 168 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 168 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 4)> <Delay = 1.58>
ST_4 : Operation 169 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 169 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 3)> <Delay = 1.58>
ST_4 : Operation 170 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 170 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 2)> <Delay = 1.58>
ST_4 : Operation 171 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 171 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 1)> <Delay = 1.58>
ST_4 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 172 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 0)> <Delay = 1.58>
ST_4 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln642 = br void %fpga_resource_hint.for.inc54.1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642]   --->   Operation 173 'br' 'br_ln642' <Predicate = (!icmp_ln636 & !icmp_ln641 & idx == 15)> <Delay = 1.58>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%W_48 = phi i32 %W_71, void %arrayidx51.case.15, i32 %W_151, void %arrayidx51.case.13, i32 %W_151, void %arrayidx51.case.12, i32 %W_151, void %arrayidx51.case.11, i32 %W_151, void %arrayidx51.case.10, i32 %W_151, void %arrayidx51.case.9, i32 %W_151, void %arrayidx51.case.8, i32 %W_151, void %arrayidx51.case.7, i32 %W_151, void %arrayidx51.case.6, i32 %W_151, void %arrayidx51.case.5, i32 %W_151, void %arrayidx51.case.4, i32 %W_151, void %arrayidx51.case.3, i32 %W_151, void %arrayidx51.case.2, i32 %W_151, void %arrayidx51.case.1, i32 %W_151, void %arrayidx51.case.0, i32 %W_151, void %for.body43.split, i32 %W_151, void %if.then"   --->   Operation 174 'phi' 'W_48' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%W_47 = phi i32 %W_142, void %arrayidx51.case.15, i32 %W_142, void %arrayidx51.case.13, i32 %W_142, void %arrayidx51.case.12, i32 %W_142, void %arrayidx51.case.11, i32 %W_142, void %arrayidx51.case.10, i32 %W_142, void %arrayidx51.case.9, i32 %W_142, void %arrayidx51.case.8, i32 %W_142, void %arrayidx51.case.7, i32 %W_142, void %arrayidx51.case.6, i32 %W_142, void %arrayidx51.case.5, i32 %W_142, void %arrayidx51.case.4, i32 %W_142, void %arrayidx51.case.3, i32 %W_142, void %arrayidx51.case.2, i32 %W_142, void %arrayidx51.case.1, i32 %W_142, void %arrayidx51.case.0, i32 %W_142, void %for.body43.split, i32 %W_71, void %if.then"   --->   Operation 175 'phi' 'W_47' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%W_46 = phi i32 %W_133, void %arrayidx51.case.15, i32 %W_71, void %arrayidx51.case.13, i32 %W_133, void %arrayidx51.case.12, i32 %W_133, void %arrayidx51.case.11, i32 %W_133, void %arrayidx51.case.10, i32 %W_133, void %arrayidx51.case.9, i32 %W_133, void %arrayidx51.case.8, i32 %W_133, void %arrayidx51.case.7, i32 %W_133, void %arrayidx51.case.6, i32 %W_133, void %arrayidx51.case.5, i32 %W_133, void %arrayidx51.case.4, i32 %W_133, void %arrayidx51.case.3, i32 %W_133, void %arrayidx51.case.2, i32 %W_133, void %arrayidx51.case.1, i32 %W_133, void %arrayidx51.case.0, i32 %W_133, void %for.body43.split, i32 %W_133, void %if.then"   --->   Operation 176 'phi' 'W_46' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%W_45 = phi i32 %W_124, void %arrayidx51.case.15, i32 %W_124, void %arrayidx51.case.13, i32 %W_71, void %arrayidx51.case.12, i32 %W_124, void %arrayidx51.case.11, i32 %W_124, void %arrayidx51.case.10, i32 %W_124, void %arrayidx51.case.9, i32 %W_124, void %arrayidx51.case.8, i32 %W_124, void %arrayidx51.case.7, i32 %W_124, void %arrayidx51.case.6, i32 %W_124, void %arrayidx51.case.5, i32 %W_124, void %arrayidx51.case.4, i32 %W_124, void %arrayidx51.case.3, i32 %W_124, void %arrayidx51.case.2, i32 %W_124, void %arrayidx51.case.1, i32 %W_124, void %arrayidx51.case.0, i32 %W_124, void %for.body43.split, i32 %W_124, void %if.then"   --->   Operation 177 'phi' 'W_45' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%W_44 = phi i32 %W_115, void %arrayidx51.case.15, i32 %W_115, void %arrayidx51.case.13, i32 %W_115, void %arrayidx51.case.12, i32 %W_71, void %arrayidx51.case.11, i32 %W_115, void %arrayidx51.case.10, i32 %W_115, void %arrayidx51.case.9, i32 %W_115, void %arrayidx51.case.8, i32 %W_115, void %arrayidx51.case.7, i32 %W_115, void %arrayidx51.case.6, i32 %W_115, void %arrayidx51.case.5, i32 %W_115, void %arrayidx51.case.4, i32 %W_115, void %arrayidx51.case.3, i32 %W_115, void %arrayidx51.case.2, i32 %W_115, void %arrayidx51.case.1, i32 %W_115, void %arrayidx51.case.0, i32 %W_115, void %for.body43.split, i32 %W_115, void %if.then"   --->   Operation 178 'phi' 'W_44' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%W_43 = phi i32 %W_106, void %arrayidx51.case.15, i32 %W_106, void %arrayidx51.case.13, i32 %W_106, void %arrayidx51.case.12, i32 %W_106, void %arrayidx51.case.11, i32 %W_71, void %arrayidx51.case.10, i32 %W_106, void %arrayidx51.case.9, i32 %W_106, void %arrayidx51.case.8, i32 %W_106, void %arrayidx51.case.7, i32 %W_106, void %arrayidx51.case.6, i32 %W_106, void %arrayidx51.case.5, i32 %W_106, void %arrayidx51.case.4, i32 %W_106, void %arrayidx51.case.3, i32 %W_106, void %arrayidx51.case.2, i32 %W_106, void %arrayidx51.case.1, i32 %W_106, void %arrayidx51.case.0, i32 %W_106, void %for.body43.split, i32 %W_106, void %if.then"   --->   Operation 179 'phi' 'W_43' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%W_42 = phi i32 %W_97, void %arrayidx51.case.15, i32 %W_97, void %arrayidx51.case.13, i32 %W_97, void %arrayidx51.case.12, i32 %W_97, void %arrayidx51.case.11, i32 %W_97, void %arrayidx51.case.10, i32 %W_71, void %arrayidx51.case.9, i32 %W_97, void %arrayidx51.case.8, i32 %W_97, void %arrayidx51.case.7, i32 %W_97, void %arrayidx51.case.6, i32 %W_97, void %arrayidx51.case.5, i32 %W_97, void %arrayidx51.case.4, i32 %W_97, void %arrayidx51.case.3, i32 %W_97, void %arrayidx51.case.2, i32 %W_97, void %arrayidx51.case.1, i32 %W_97, void %arrayidx51.case.0, i32 %W_97, void %for.body43.split, i32 %W_97, void %if.then"   --->   Operation 180 'phi' 'W_42' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%W_41 = phi i32 %W_88, void %arrayidx51.case.15, i32 %W_88, void %arrayidx51.case.13, i32 %W_88, void %arrayidx51.case.12, i32 %W_88, void %arrayidx51.case.11, i32 %W_88, void %arrayidx51.case.10, i32 %W_88, void %arrayidx51.case.9, i32 %W_71, void %arrayidx51.case.8, i32 %W_88, void %arrayidx51.case.7, i32 %W_88, void %arrayidx51.case.6, i32 %W_88, void %arrayidx51.case.5, i32 %W_88, void %arrayidx51.case.4, i32 %W_88, void %arrayidx51.case.3, i32 %W_88, void %arrayidx51.case.2, i32 %W_88, void %arrayidx51.case.1, i32 %W_88, void %arrayidx51.case.0, i32 %W_88, void %for.body43.split, i32 %W_88, void %if.then"   --->   Operation 181 'phi' 'W_41' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%W_40 = phi i32 %W_79, void %arrayidx51.case.15, i32 %W_79, void %arrayidx51.case.13, i32 %W_79, void %arrayidx51.case.12, i32 %W_79, void %arrayidx51.case.11, i32 %W_79, void %arrayidx51.case.10, i32 %W_79, void %arrayidx51.case.9, i32 %W_79, void %arrayidx51.case.8, i32 %W_71, void %arrayidx51.case.7, i32 %W_79, void %arrayidx51.case.6, i32 %W_79, void %arrayidx51.case.5, i32 %W_79, void %arrayidx51.case.4, i32 %W_79, void %arrayidx51.case.3, i32 %W_79, void %arrayidx51.case.2, i32 %W_79, void %arrayidx51.case.1, i32 %W_79, void %arrayidx51.case.0, i32 %W_79, void %for.body43.split, i32 %W_79, void %if.then"   --->   Operation 182 'phi' 'W_40' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%W_39 = phi i32 %W_610, void %arrayidx51.case.15, i32 %W_610, void %arrayidx51.case.13, i32 %W_610, void %arrayidx51.case.12, i32 %W_610, void %arrayidx51.case.11, i32 %W_610, void %arrayidx51.case.10, i32 %W_610, void %arrayidx51.case.9, i32 %W_610, void %arrayidx51.case.8, i32 %W_610, void %arrayidx51.case.7, i32 %W_71, void %arrayidx51.case.6, i32 %W_610, void %arrayidx51.case.5, i32 %W_610, void %arrayidx51.case.4, i32 %W_610, void %arrayidx51.case.3, i32 %W_610, void %arrayidx51.case.2, i32 %W_610, void %arrayidx51.case.1, i32 %W_610, void %arrayidx51.case.0, i32 %W_610, void %for.body43.split, i32 %W_610, void %if.then"   --->   Operation 183 'phi' 'W_39' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%W_38 = phi i32 %W_511, void %arrayidx51.case.15, i32 %W_511, void %arrayidx51.case.13, i32 %W_511, void %arrayidx51.case.12, i32 %W_511, void %arrayidx51.case.11, i32 %W_511, void %arrayidx51.case.10, i32 %W_511, void %arrayidx51.case.9, i32 %W_511, void %arrayidx51.case.8, i32 %W_511, void %arrayidx51.case.7, i32 %W_511, void %arrayidx51.case.6, i32 %W_71, void %arrayidx51.case.5, i32 %W_511, void %arrayidx51.case.4, i32 %W_511, void %arrayidx51.case.3, i32 %W_511, void %arrayidx51.case.2, i32 %W_511, void %arrayidx51.case.1, i32 %W_511, void %arrayidx51.case.0, i32 %W_511, void %for.body43.split, i32 %W_511, void %if.then"   --->   Operation 184 'phi' 'W_38' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%W_37 = phi i32 %W_412, void %arrayidx51.case.15, i32 %W_412, void %arrayidx51.case.13, i32 %W_412, void %arrayidx51.case.12, i32 %W_412, void %arrayidx51.case.11, i32 %W_412, void %arrayidx51.case.10, i32 %W_412, void %arrayidx51.case.9, i32 %W_412, void %arrayidx51.case.8, i32 %W_412, void %arrayidx51.case.7, i32 %W_412, void %arrayidx51.case.6, i32 %W_412, void %arrayidx51.case.5, i32 %W_71, void %arrayidx51.case.4, i32 %W_412, void %arrayidx51.case.3, i32 %W_412, void %arrayidx51.case.2, i32 %W_412, void %arrayidx51.case.1, i32 %W_412, void %arrayidx51.case.0, i32 %W_412, void %for.body43.split, i32 %W_412, void %if.then"   --->   Operation 185 'phi' 'W_37' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%W_36 = phi i32 %W_313, void %arrayidx51.case.15, i32 %W_313, void %arrayidx51.case.13, i32 %W_313, void %arrayidx51.case.12, i32 %W_313, void %arrayidx51.case.11, i32 %W_313, void %arrayidx51.case.10, i32 %W_313, void %arrayidx51.case.9, i32 %W_313, void %arrayidx51.case.8, i32 %W_313, void %arrayidx51.case.7, i32 %W_313, void %arrayidx51.case.6, i32 %W_313, void %arrayidx51.case.5, i32 %W_313, void %arrayidx51.case.4, i32 %W_71, void %arrayidx51.case.3, i32 %W_313, void %arrayidx51.case.2, i32 %W_313, void %arrayidx51.case.1, i32 %W_313, void %arrayidx51.case.0, i32 %W_313, void %for.body43.split, i32 %W_313, void %if.then"   --->   Operation 186 'phi' 'W_36' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%W_35 = phi i32 %W_214, void %arrayidx51.case.15, i32 %W_214, void %arrayidx51.case.13, i32 %W_214, void %arrayidx51.case.12, i32 %W_214, void %arrayidx51.case.11, i32 %W_214, void %arrayidx51.case.10, i32 %W_214, void %arrayidx51.case.9, i32 %W_214, void %arrayidx51.case.8, i32 %W_214, void %arrayidx51.case.7, i32 %W_214, void %arrayidx51.case.6, i32 %W_214, void %arrayidx51.case.5, i32 %W_214, void %arrayidx51.case.4, i32 %W_214, void %arrayidx51.case.3, i32 %W_71, void %arrayidx51.case.2, i32 %W_214, void %arrayidx51.case.1, i32 %W_214, void %arrayidx51.case.0, i32 %W_214, void %for.body43.split, i32 %W_214, void %if.then"   --->   Operation 187 'phi' 'W_35' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%W_34 = phi i32 %W_116, void %arrayidx51.case.15, i32 %W_116, void %arrayidx51.case.13, i32 %W_116, void %arrayidx51.case.12, i32 %W_116, void %arrayidx51.case.11, i32 %W_116, void %arrayidx51.case.10, i32 %W_116, void %arrayidx51.case.9, i32 %W_116, void %arrayidx51.case.8, i32 %W_116, void %arrayidx51.case.7, i32 %W_116, void %arrayidx51.case.6, i32 %W_116, void %arrayidx51.case.5, i32 %W_116, void %arrayidx51.case.4, i32 %W_116, void %arrayidx51.case.3, i32 %W_116, void %arrayidx51.case.2, i32 %W_71, void %arrayidx51.case.1, i32 %W_116, void %arrayidx51.case.0, i32 %W_116, void %for.body43.split, i32 %W_116, void %if.then"   --->   Operation 188 'phi' 'W_34' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%W_33 = phi i32 %W17, void %arrayidx51.case.15, i32 %W17, void %arrayidx51.case.13, i32 %W17, void %arrayidx51.case.12, i32 %W17, void %arrayidx51.case.11, i32 %W17, void %arrayidx51.case.10, i32 %W17, void %arrayidx51.case.9, i32 %W17, void %arrayidx51.case.8, i32 %W17, void %arrayidx51.case.7, i32 %W17, void %arrayidx51.case.6, i32 %W17, void %arrayidx51.case.5, i32 %W17, void %arrayidx51.case.4, i32 %W17, void %arrayidx51.case.3, i32 %W17, void %arrayidx51.case.2, i32 %W17, void %arrayidx51.case.1, i32 %W_71, void %arrayidx51.case.0, i32 %W17, void %for.body43.split, i32 %W17, void %if.then"   --->   Operation 189 'phi' 'W_33' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%h_1_load = load i32 %h_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 190 'load' 'h_1_load' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_2)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.64i32.i32.i6, i6 0, i32 1116352408, i6 1, i32 1899447441, i6 2, i32 3049323471, i6 3, i32 3921009573, i6 4, i32 961987163, i6 5, i32 1508970993, i6 6, i32 2453635748, i6 7, i32 2870763221, i6 8, i32 3624381080, i6 9, i32 310598401, i6 10, i32 607225278, i6 11, i32 1426881987, i6 12, i32 1925078388, i6 13, i32 2162078206, i6 14, i32 2614888103, i6 15, i32 3248222580, i6 16, i32 3835390401, i6 17, i32 4022224774, i6 18, i32 264347078, i6 19, i32 604807628, i6 20, i32 770255983, i6 21, i32 1249150122, i6 22, i32 1555081692, i6 23, i32 1996064986, i6 24, i32 2554220882, i6 25, i32 2821834349, i6 26, i32 2952996808, i6 27, i32 3210313671, i6 28, i32 3336571891, i6 29, i32 3584528711, i6 30, i32 113926993, i6 31, i32 338241895, i6 32, i32 666307205, i6 33, i32 773529912, i6 34, i32 1294757372, i6 35, i32 1396182291, i6 36, i32 1695183700, i6 37, i32 1986661051, i6 38, i32 2177026350, i6 39, i32 2456956037, i6 40, i32 2730485921, i6 41, i32 2820302411, i6 42, i32 3259730800, i6 43, i32 3345764771, i6 44, i32 3516065817, i6 45, i32 3600352804, i6 46, i32 4094571909, i6 47, i32 275423344, i6 48, i32 430227734, i6 49, i32 506948616, i6 50, i32 659060556, i6 51, i32 883997877, i6 52, i32 958139571, i6 53, i32 1322822218, i6 54, i32 1537002063, i6 55, i32 1747873779, i6 56, i32 1955562222, i6 57, i32 2024104815, i6 58, i32 2227730452, i6 59, i32 2361852424, i6 60, i32 2428436474, i6 61, i32 2756734187, i6 62, i32 3204031479, i6 63, i32 3329325298, i32 0, i6 %trunc_ln636" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 191 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (3.13ns) (out node of the LUT)   --->   "%add_ln546_2 = add i32 %h_1_load, i32 %tmp_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 192 'add' 'add_ln546_2' <Predicate = (!icmp_ln636)> <Delay = 3.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_48, i32 %W_30" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 193 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_47, i32 %W_29" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 194 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_46, i32 %W_28" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 195 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_45, i32 %W_27" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 196 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_44, i32 %W_26" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 197 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_43, i32 %W_25" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 198 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_42, i32 %W_24" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 199 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_41, i32 %W_23" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 200 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_40, i32 %W_22" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 201 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_39, i32 %W_21" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 202 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_38, i32 %W_20" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 203 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_37, i32 %W_19" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 204 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_36, i32 %W_18" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 205 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_35, i32 %W_17" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 206 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_34, i32 %W_16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 207 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln623 = store i32 %W_33, i32 %W" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:623]   --->   Operation 208 'store' 'store_ln623' <Predicate = (!icmp_ln636)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%f_2 = load i32 %f_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:540->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 209 'load' 'f_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%h_3 = load i32 %h_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:653]   --->   Operation 210 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (2.06ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %W_33, i4 1, i32 %W_34, i4 2, i32 %W_35, i4 3, i32 %W_36, i4 4, i32 %W_37, i4 5, i32 %W_38, i4 6, i32 %W_39, i4 7, i32 %W_40, i4 8, i32 %W_41, i4 9, i32 %W_42, i4 10, i32 %W_43, i4 11, i32 %W_44, i4 12, i32 %W_45, i4 13, i32 %W_46, i4 14, i32 %W_47, i4 15, i32 %W_48, i32 0, i4 %idx" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 211 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln636)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%lshr_ln1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %f_2, i32 6, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:540->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 212 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%trunc_ln540 = trunc i32 %f_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:540->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 213 'trunc' 'trunc_ln540' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%lshr_ln540_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %f_2, i32 11, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:540->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 214 'partselect' 'lshr_ln540_1' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%trunc_ln540_1 = trunc i32 %f_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:540->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 215 'trunc' 'trunc_ln540_1' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%lshr_ln540_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %f_2, i32 25, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:540->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 216 'partselect' 'lshr_ln540_2' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%trunc_ln540_2 = trunc i32 %f_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:540->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 217 'trunc' 'trunc_ln540_2' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (2.55ns)   --->   "%add_ln546 = add i32 %add_ln546_2, i32 %tmp_s" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 218 'add' 'add_ln546' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%specfucore_ln547 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln546, i64 8, i64 4, i64 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:547->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 219 'specfucore' 'specfucore_ln547' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln540, i26 %lshr_ln1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 220 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%or_ln546_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln540_1, i21 %lshr_ln540_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 221 'bitconcatenate' 'or_ln546_1' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%or_ln546_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln540_2, i7 %lshr_ln540_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 222 'bitconcatenate' 'or_ln546_2' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%xor_ln546 = xor i32 %or_ln546_1, i32 %or_ln546_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 223 'xor' 'xor_ln546' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%xor_ln546_1 = xor i32 %xor_ln546, i32 %or_ln1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 224 'xor' 'xor_ln546_1' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln546_1 = add i32 %add_ln546, i32 %xor_ln546_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 225 'add' 'add_ln546_1' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%specfucore_ln547 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln546_1, i64 8, i64 4, i64 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:547->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 226 'specfucore' 'specfucore_ln547' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (2.55ns)   --->   "%add_ln653_1 = add i32 %f_2, i32 %f_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:653]   --->   Operation 227 'add' 'add_ln653_1' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (2.55ns)   --->   "%add_ln653_3 = add i32 %h_3, i32 %h_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:653]   --->   Operation 228 'add' 'add_ln653_3' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln653 = store i32 %add_ln653_1, i32 %add_ln653_120" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:653]   --->   Operation 229 'store' 'store_ln653' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln653 = store i32 %add_ln653_3, i32 %add_ln653_318" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:653]   --->   Operation 230 'store' 'store_ln653' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (1.58ns)   --->   "%store_ln620 = store i32 %h_3, i32 %h_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 231 'store' 'store_ln620' <Predicate = (!icmp_ln636)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 7.65>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%d_3 = load i32 %d_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652]   --->   Operation 232 'load' 'd_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%c_3 = load i32 %c_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652]   --->   Operation 233 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%b_3 = load i32 %b_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:541->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 234 'load' 'b_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%d_1_load = load i32 %d_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:553->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 235 'load' 'd_1_load' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%g_1_load = load i32 %g_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 236 'load' 'g_1_load' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_3)   --->   "%lshr_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_3, i32 2, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:541->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 237 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_3)   --->   "%trunc_ln541 = trunc i32 %b_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:541->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 238 'trunc' 'trunc_ln541' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_3)   --->   "%lshr_ln541_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %b_3, i32 13, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:541->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 239 'partselect' 'lshr_ln541_1' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_3)   --->   "%trunc_ln541_1 = trunc i32 %b_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:541->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 240 'trunc' 'trunc_ln541_1' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_3)   --->   "%lshr_ln541_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %b_3, i32 22, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:541->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 241 'partselect' 'lshr_ln541_2' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_3)   --->   "%trunc_ln541_2 = trunc i32 %b_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:541->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 242 'trunc' 'trunc_ln541_2' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node T1)   --->   "%xor_ln546_2 = xor i32 %g_1_load, i32 %h_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 243 'xor' 'xor_ln546_2' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node T1)   --->   "%and_ln546 = and i32 %f_2, i32 %xor_ln546_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 244 'and' 'and_ln546' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node T1)   --->   "%xor_ln546_3 = xor i32 %and_ln546, i32 %h_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 245 'xor' 'xor_ln546_3' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (2.55ns) (out node of the LUT)   --->   "%T1 = add i32 %add_ln546_1, i32 %xor_ln546_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 246 'add' 'T1' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%specfucore_ln547 = specfucore void @_ssdm_op_SpecFUCore, i32 %T1, i64 8, i64 4, i64 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:547->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 247 'specfucore' 'specfucore_ln547' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (2.55ns)   --->   "%e_2 = add i32 %T1, i32 %d_1_load" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:553->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 248 'add' 'e_2' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_1)   --->   "%xor_ln557 = xor i32 %d_3, i32 %c_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 249 'xor' 'xor_ln557' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_1)   --->   "%and_ln557 = and i32 %xor_ln557, i32 %b_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 250 'and' 'and_ln557' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_1)   --->   "%and_ln557_1 = and i32 %d_3, i32 %c_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 251 'and' 'and_ln557_1' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_3)   --->   "%or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln541, i30 %lshr_ln2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 252 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_3)   --->   "%or_ln557_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln541_1, i19 %lshr_ln541_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 253 'bitconcatenate' 'or_ln557_1' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln557_1 = xor i32 %and_ln557, i32 %and_ln557_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 254 'xor' 'xor_ln557_1' <Predicate = (!icmp_ln636)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_3)   --->   "%or_ln557_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln541_2, i10 %lshr_ln541_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 255 'bitconcatenate' 'or_ln557_2' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln557_3)   --->   "%xor_ln557_2 = xor i32 %or_ln557_1, i32 %or_ln557_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 256 'xor' 'xor_ln557_2' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln557_3 = xor i32 %xor_ln557_2, i32 %or_ln2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 257 'xor' 'xor_ln557_3' <Predicate = (!icmp_ln636)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln557 = add i32 %xor_ln557_3, i32 %T1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 258 'add' 'add_ln557' <Predicate = (!icmp_ln636)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%a_2 = add i32 %add_ln557, i32 %xor_ln557_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:557->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 259 'add' 'a_2' <Predicate = (!icmp_ln636)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 260 [1/1] (2.55ns)   --->   "%add_ln652_1 = add i32 %b_3, i32 %b_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652]   --->   Operation 260 'add' 'add_ln652_1' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (2.55ns)   --->   "%add_ln652_2 = add i32 %c_3, i32 %c_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652]   --->   Operation 261 'add' 'add_ln652_2' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (2.55ns)   --->   "%add_ln652_3 = add i32 %d_3, i32 %d_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652]   --->   Operation 262 'add' 'add_ln652_3' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (2.55ns)   --->   "%add_ln653 = add i32 %e_2, i32 %e_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:653]   --->   Operation 263 'add' 'add_ln653' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (2.55ns)   --->   "%add_ln653_2 = add i32 %g_1_load, i32 %g_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:653]   --->   Operation 264 'add' 'add_ln653_2' <Predicate = (!icmp_ln636)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (1.58ns)   --->   "%store_ln620 = store i32 %g_1_load, i32 %h_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 265 'store' 'store_ln620' <Predicate = (!icmp_ln636)> <Delay = 1.58>
ST_6 : Operation 266 [1/1] (1.58ns)   --->   "%store_ln620 = store i32 %e_2, i32 %f_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 266 'store' 'store_ln620' <Predicate = (!icmp_ln636)> <Delay = 1.58>
ST_6 : Operation 267 [1/1] (1.58ns)   --->   "%store_ln619 = store i32 %b_3, i32 %c_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 267 'store' 'store_ln619' <Predicate = (!icmp_ln636)> <Delay = 1.58>
ST_6 : Operation 268 [1/1] (1.58ns)   --->   "%store_ln619 = store i32 %c_3, i32 %d_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 268 'store' 'store_ln619' <Predicate = (!icmp_ln636)> <Delay = 1.58>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln652 = store i32 %add_ln652_1, i32 %add_ln652_124" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652]   --->   Operation 269 'store' 'store_ln652' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln652 = store i32 %add_ln652_2, i32 %add_ln652_223" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652]   --->   Operation 270 'store' 'store_ln652' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln652 = store i32 %add_ln652_3, i32 %add_ln652_322" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652]   --->   Operation 271 'store' 'store_ln652' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%store_ln653 = store i32 %add_ln653, i32 %add_ln65321" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:653]   --->   Operation 272 'store' 'store_ln653' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln653 = store i32 %add_ln653_2, i32 %add_ln653_219" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:653]   --->   Operation 273 'store' 'store_ln653' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (1.58ns)   --->   "%store_ln620 = store i32 %f_2, i32 %g_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620]   --->   Operation 274 'store' 'store_ln620' <Predicate = (!icmp_ln636)> <Delay = 1.58>
ST_6 : Operation 275 [1/1] (1.58ns)   --->   "%store_ln619 = store i32 %d_3, i32 %d_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 275 'store' 'store_ln619' <Predicate = (!icmp_ln636)> <Delay = 1.58>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%add_ln653_318_load = load i32 %add_ln653_318"   --->   Operation 282 'load' 'add_ln653_318_load' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%add_ln653_219_load = load i32 %add_ln653_219"   --->   Operation 283 'load' 'add_ln653_219_load' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%add_ln653_120_load = load i32 %add_ln653_120"   --->   Operation 284 'load' 'add_ln653_120_load' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%add_ln65321_load = load i32 %add_ln65321"   --->   Operation 285 'load' 'add_ln65321_load' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%add_ln652_322_load = load i32 %add_ln652_322"   --->   Operation 286 'load' 'add_ln652_322_load' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%add_ln652_223_load = load i32 %add_ln652_223"   --->   Operation 287 'load' 'add_ln652_223_load' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%add_ln652_124_load = load i32 %add_ln652_124"   --->   Operation 288 'load' 'add_ln652_124_load' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%add_ln65225_load = load i32 %add_ln65225"   --->   Operation 289 'load' 'add_ln65225_load' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln65225_out, i32 %add_ln65225_load"   --->   Operation 290 'write' 'write_ln0' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln652_124_out, i32 %add_ln652_124_load"   --->   Operation 291 'write' 'write_ln0' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln652_223_out, i32 %add_ln652_223_load"   --->   Operation 292 'write' 'write_ln0' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln652_322_out, i32 %add_ln652_322_load"   --->   Operation 293 'write' 'write_ln0' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln65321_out, i32 %add_ln65321_load"   --->   Operation 294 'write' 'write_ln0' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln653_120_out, i32 %add_ln653_120_load"   --->   Operation 295 'write' 'write_ln0' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln653_219_out, i32 %add_ln653_219_load"   --->   Operation 296 'write' 'write_ln0' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln653_318_out, i32 %add_ln653_318_load"   --->   Operation 297 'write' 'write_ln0' <Predicate = (icmp_ln636)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 298 'ret' 'ret_ln0' <Predicate = (icmp_ln636)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 276 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646]   --->   Operation 277 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (2.55ns)   --->   "%add_ln652 = add i32 %a_2, i32 %a_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652]   --->   Operation 278 'add' 'add_ln652' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/1] (1.58ns)   --->   "%store_ln619 = store i32 %a_2, i32 %b_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:619]   --->   Operation 279 'store' 'store_ln619' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln652 = store i32 %add_ln652, i32 %add_ln65225" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652]   --->   Operation 280 'store' 'store_ln652' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln636 = br void %for.body43" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636]   --->   Operation 281 'br' 'br_ln636' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.000ns, clock uncertainty: 0.900ns.

 <State 1>: 3.458ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln636', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636) of constant 0 on local variable 'tt', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636 [66]  (1.588 ns)
	'load' operation 7 bit ('tt', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:640) on local variable 'tt', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:636 [72]  (0.000 ns)
	'icmp' operation 1 bit ('first_iter_0', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:640) [98]  (1.870 ns)

 <State 2>: 3.726ns
The critical path consists of the following:
	fifo read operation ('blk_strm_read', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614) on port 'blk_strm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614) [101]  (3.726 ns)

 <State 3>: 6.351ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln528', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:528->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642) [148]  (1.735 ns)
	'sparsemux' operation 32 bit ('w9', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:528->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642) [149]  (2.064 ns)
	'add' operation 32 bit ('add_ln530_1', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642) [172]  (2.552 ns)

 <State 4>: 6.106ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln530', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642) [173]  (0.000 ns)
	'add' operation 32 bit ('W', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642) [174]  (4.371 ns)
	multiplexor before 'phi' operation 32 bit ('W') with incoming values : ('W') ('W', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614) ('W', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642) [208]  (1.735 ns)
	'phi' operation 32 bit ('W') with incoming values : ('W') ('W', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:614) ('W', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:530->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:642) [208]  (0.000 ns)

 <State 5>: 7.168ns
The critical path consists of the following:
	'sparsemux' operation 32 bit ('tmp_s', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646) [226]  (2.064 ns)
	'add' operation 32 bit ('add_ln546', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646) [242]  (2.552 ns)
	'add' operation 32 bit ('add_ln546_1', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646) [249]  (2.552 ns)

 <State 6>: 7.656ns
The critical path consists of the following:
	'load' operation 32 bit ('g_1_load', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620) on local variable 'g', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:620 [224]  (0.000 ns)
	'xor' operation 32 bit ('xor_ln546_2', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646) [251]  (0.000 ns)
	'and' operation 32 bit ('and_ln546', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646) [252]  (0.000 ns)
	'xor' operation 32 bit ('xor_ln546_3', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646) [253]  (0.000 ns)
	'add' operation 32 bit ('T1', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:546->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646) [254]  (2.552 ns)
	'add' operation 32 bit ('e_', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:553->/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:646) [257]  (2.552 ns)
	'add' operation 32 bit ('add_ln653', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:653) [273]  (2.552 ns)

 <State 7>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln652', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:652) [269]  (2.552 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
