From dff5f448a691d57ff1c608113c3c09b3a982bd0b Mon Sep 17 00:00:00 2001
From: Prabhu Sundararaj <prabhu.sundararaj@nxp.com>
Date: Thu, 23 Mar 2017 16:49:50 -0500
Subject: [PATCH 1420/5242] MGS-2133 GPU kernel driver bring-up on i.MX8QM
 dtsi

commit  849174f5ec696691d6e0111b0453f0b898dd6ed3 from
https://source.codeaurora.org/external/imx/linux-imx.git

Add GPU support for i.M8QM.

Signed-off-by Meng Mingming <mingming.meng@nxp.com>
Signed-off-by: Prabhu Sundararaj <prabhu.sundararaj@nxp.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi |   73 +++++++++++++++++--------
 1 file changed, 51 insertions(+), 22 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi b/arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi
index 2d578e0..fdd9c6b 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi
@@ -648,6 +648,26 @@
 				power-domains = <&pd_dma>;
 			};
 		};
+		pd_gpu: gpu-power-domain {
+			compatible = "nxp,imx8-pd";
+			reg = <SC_R_LAST>;
+			#power-domain-cells = <0>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			pd_gpu0: gpu0 {
+				name = "gpu0";
+				reg = <SC_R_GPU_0_PID0>;
+				#power-domain-cells = <0>;
+				power-domains =<&pd_gpu>;
+			};
+			pd_gpu1: gpu1 {
+				name = "gpu1";
+				reg = <SC_R_GPU_1_PID0>;
+				#power-domain-cells = <0>;
+				power-domains =<&pd_gpu>;
+			};
+		};
 
 		pd_vpu: vpu-power-domain {
 			compatible = "nxp,imx8-pd";
@@ -995,28 +1015,37 @@
 		power-domains = <&pd_lsio_gpt0>;
 	};
 
-	gpu: gpu@53100000 {
-		compatible = "fsl,imx8qm-gpu", "fsl,imx8x-gpu";
-		reg = <0x0 0x53100000 0 0x40000>,
-			<0x0 0x54100000 0x0 0x40000>,
-			<0x0 0x80000000 0x0 0x08000000>,
-			<0x0 0x0 0x0 0x2000000>;
-		reg-names = "iobase_3d_0","iobase_3d_1",
-			"phys_baseaddr", "contiguous_mem";
-		interrupts = <0 64 0x4>, <0 65 0x4>;
-		interrupt-names = "irq_3d_0", "irq_3d_1";
-		clocks = <&clk IMX8QM_GPU0_CORE_CLK>,
-			<&clk IMX8QM_GPU0_SHADER_CLK>,
-			<&clk IMX8QM_GPU1_CORE_CLK>,
-			<&clk IMX8QM_GPU1_SHADER_CLK>;
-		clock-names = "clk_core_3d_0", "clk_shader_3d_0",
-			"clk_core_3d_1", "clk_shader_3d_1";
-		assigned-clocks = <&clk IMX8QM_GPU0_CORE_CLK>,
-			<&clk IMX8QM_GPU0_SHADER_CLK>,
-			<&clk IMX8QM_GPU1_CORE_CLK>,
-			<&clk IMX8QM_GPU1_SHADER_CLK>;
-		assigned-clock-rates = <800000000>, <100000000>,
-			<800000000>, <100000000>;
+	gpu_3d0: gpu@53100000 {
+		compatible = "fsl,imx8-gpu";
+		reg = <0x0 0x53100000 0 0x40000>;
+		interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clk IMX8QM_GPU0_CORE_CLK>, <&clk IMX8QM_GPU0_SHADER_CLK>;
+		clock-names = "core", "shader";
+		assigned-clocks = <&clk IMX8QM_GPU0_CORE_CLK>, <&clk IMX8QM_GPU0_SHADER_CLK>;
+		assigned-clock-rates = <800000000>, <1000000000>;
+		fsl,sc_gpu_pid = <SC_R_GPU_0_PID0>;
+		power-domains = <&pd_gpu0>;
+		status = "disabled";
+	};
+
+	gpu_3d1: gpu@54100000 {
+		compatible = "fsl,imx8-gpu";
+		reg = <0x0 0x54100000 0x0 0x40000>;
+		interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clk IMX8QM_GPU1_CORE_CLK>, <&clk IMX8QM_GPU1_SHADER_CLK>;
+		clock-names = "core", "shader";
+		assigned-clocks = <&clk IMX8QM_GPU1_CORE_CLK>, <&clk IMX8QM_GPU1_SHADER_CLK>;
+		assigned-clock-rates = <800000000>, <1000000000>;
+		fsl,sc_gpu_pid = <SC_R_GPU_1_PID0>;
+		power-domains = <&pd_gpu1>;
+		status = "disabled";
+	};
+
+	imx8_gpu_ss: imx8_gpu_ss {
+		compatible = "fsl,imx8qm-gpu", "fsl,imx8-gpu-ss";
+		cores = <&gpu_3d0>, <&gpu_3d1>;
+		reg = <0x0 0x80000000 0x0 0x80000000>, <0x0 0x0 0x0 0x8000000>;
+		reg-names = "phys_baseaddr", "contiguous_mem";
 		status = "disabled";
 	};
 
-- 
1.7.9.5

