			'cap_3x[0:3]'	,[[28,29,28,29], 0]]
		self.dev_fgs = smDictFromList(dev_fgs_sm)

###########################################
#   CAB2 stats 
###########################################   
class cab2Stats(stats):
	def __init__(self):
		self.num_inputs = 13
		self.num_outputs = 8
		self.pin_order =['I0','I1','I2','I3','I4','I5','I6','I7','I8','I9','I10','I11','I12','I13','I14','I15','O0','O1','O0','O1','O2','O3','O4','O5','O6','O7']

		#CHANX--C BLOCK ---y axis of adjacent CAB
		# these are the decoder mapped addrs
		#chanx_sm = ['T[0:16]', [range(22,13,-1)+range(12,8,-1)+range(7,3,-1),0],### flipping chanx and chany ####
		chanx_sm = ['T[0:16]', [range(22,15,-1)+range(14,8,-1)+range(7,3,-1),0],
			'I8',   [ 0,36],     #pin names
			'I9',   [ 0,37],
			'I13',  [ 0,38],
			'I14',  [ 0,39],
			'I15',  [ 0,40],
			'O4',   [ 0,41],
			'XI10', [ 0,42],
			'XI11', [ 0,43],
			'XI12', [ 0,44],
			'XO5',  [ 0,45],
			'XO6',  [ 0,46],
			'XO7',  [ 0,47]]
		self.chanx = smDictFromList(chanx_sm, 'remBrak')

		# CHANY  --x axis block of original  
		#chany_sm = ['T[0:16]', [range(22,13,-1)+range(12,8,-1)+range(7,3,-1),0],
		chany_sm = ['T[0:16]', [range(22,15,-1)+range(14,8,-1)+range(7,3,-1),0],
			'I4',   [ 0,65],    #pin names
			'I5',   [ 0,66],
			'I6',   [ 0,67],
			'I7',   [ 0,68],
			'O2',   [ 0,69],
			'O3',   [ 0,70],
			'XO0',  [ 0,63],
			'XO1',  [ 0,64],
			'XI0',  [ 0,59],
			'XI1',  [ 0,60],
			'XI2',  [ 0,61],## problem conflict
			'XI3',  [ 0,62],
			'DXI2', [ 0,65],#------to match w/ dif DIgital tile NAME BUT ANALOG TILE MAPPING
			'DXI6',  [ 0,66], #to match w/ dif tile
			'DXI10', [ 0,67],#to match w/ dif tile
			'DXI14', [ 0,68],
			'DXO2',  [ 0,69],
			'DXO6',  [ 0,70]]
		self.chany = smDictFromList(chany_sm, 'remBrak')

		# SBLOCK            
		#sb_sw = ['T[0:16]', [range(22,13,-1)+range(12,8,-1)+range(7,3,-1), 0],
		sb_sw = ['T[0:16]', [range(22,15,-1)+range(14,8,-1)+range(7,3,-1), 0],
			'we',   [ 0,54],#actual ns    #track direction (these are rotated 90deg ccw from schematic name: ww->W)
			'wn',   [ 0,51],#ne                     
			'ws',   [ 0,50],#nw                     
			'ns',   [ 0,52], #ew                     
			'ne',   [ 0,53],#es                     
			'es',   [ 0,49],                     
			'ew',   [ 0,54],#ns                     
			'nw',   [ 0,51],                     
			'sw',   [ 0,50],                     
			'sn',   [ 0,52],                     
			'en',   [ 0,53],                     
			'se',   [ 0,49]]    
		self.sblock = smDictFromList(sb_sw, 'remBrak')  

		#Local Interconnect
		li_sm_0a = ['gnd','vcc','cab2.I[0:15]']
		# outputs order into the CAB
		li_sm_0b = ['ota_buffer.out[0]','tgate[0:2].out[0]','cap2[0:2].out[0]','tgate2[0:2].out[0]','mite[0:2].out[0]','mite2.out[0:1]','mult[0:1].out[0:1]','meas_volt_mite[0:1].out','ota2.out','current_ref.out[0]']
		# defining the inputs order into the CAB #?? last term to connect i/ps to o/ps?
		li_sm_1 = ['ota_buffer.in[0]','tgate[0:2].in[0:1]','cap2[0:2].in[0]','tgate2[0:2].in[0:1]','mite[0:2].in[0:2]','mite2.in[0:1]','mult[0:1].in[0:3]','meas_volt_mite[0:1].in','ota2.in[0:1]','current_ref.in[0:1]','cab2.O[0:5]'] 
		#O/PS        
		li_sm = ['gnd'           ,[0,  0],     #inputs from CAB and device outputs
			'vcc'                ,[0,  1],#y
			'cab2.I[0:12]'       ,[0, range( 2, 15)],#y to be shifted for the decoder
			#O/PS OF CAB DEVICES
			'ota2.out[0]'         ,[0, 15],#y
			'ota_buffer.out[0]'  ,[0, 15],#y
			'current_ref.out[0]'  ,[0, 25],#y need to figure out the switch numbers
			'tgate[0:2].out[0]'  ,[0,range(16,19)],
			'cap2[0:2].out[0]'    ,[0,range(19, 22)],#y                                
			'tgate2[0:2].out[0]' ,[0,range(22, 25)],#y numbering chnge for nFET0(24) and nFET1(23)
			'mite[0:2].out[0]'   ,[0,[25,26,31]],# out<10,11,16>
			'mite2.out[0:1]'  	 ,[0,[32,18]],# out<17>,out<3> --it's a 2 i/p 2o/p mite
			'mult[0:1].out[0:1]' ,[0,range(27,31)],# out<12:14>
			'meas_volt_mite[0:1].out',[0,[[25,26],[31,32,18]]], # we don't want to connect the outout
			'ota2.in[0:1]'  	 ,[range(33,31,-1), 0],# in<0:1> y
			'ota_buffer.in[0]'  	 ,[33, 0],# in<0:1> y
			'tgate[0:2].out'     ,[range(31,27,-1), 0],# in<2:7> y
			'current_ref.in[0:1]'  ,[[13,12], 0],#y
			'cap2[0:2].in[0]'     ,[range(27,22,-1), 0],# in<8:10> y
			'tgate2[0:1].in[0:1]',[range(17,13,-1)+[15,22], 0],# in<> y 21, 17,-1) it's flipped
			'mite[0:2].in[0:2]'  ,[[13,12,11,10,9,8,31,29,15], 0],# in<16:19> n---change (17, 13,-1) it;s flipped
			'mite2.in[0:1]' 	 ,[[27,17], 0],# in<6,16> y
			'mult[0:1].in[0:3]'  ,[range(7,3,-1)+range(21,17,-1), 0],# in<26:29> +in<12:15>
			'meas_volt_mite[0:1].in',[[[13,12,10,9],[31,29,27,17]],0],
			'cab2.O[0:5]'        ,[range( 29, 23, -1), 21]] ##its 21 
		self.li = smDictFromList(li_sm)
		li0b = recStrExpand(li_sm_0b)
		li0b.reverse()
		self.li0 = recStrExpand(li_sm_0a) + li0b #$$$$
		self.li1 = recStrExpand(li_sm_1)

		#CAB Devices ## to check
		self.dev_types = ['ota_buffer']*1 + ['tgate']*3+['cap2']*3 + ['tgate2']*3 + ['mite']*3 + ['mite2']*1 +['mult']*2+['meas_volt_mite']*2+['ota2']*1+['current_ref']*1
		self.dev_pins = {'tgate_in':2,'tgate_out':1, 'cap2_in':1,'cap2_out':1, 'tgate2_in':2,'tgate2_out':1,'ota2_out':1, 'mite_in':3,'mite_out':1,'current_ref_out':1, 'mite2_in':2, 'mite2_out':2,'mult_in':4, 'mult_out':2,'meas_volt_mite_in':1,'meas_volt_mite_out':1,'ota_buffer_in':1, 'ota2_in':2,'ota_buffer_out':1,'current_ref_in':2}  
		dev_fgs_sm = ['meas_volt_mite[0:1]',[0, [61, 63]],
			'mite2[0]'	,[0,63],
			'ota2[0]'	,[0,0],
			'mite[0:2]',[0, [0,0,0]],
			'current_ref[0]',[0, 0],
			#'mite[0]'	,[0,61],
			'mult[0]'	,[0,0],
			'mult[1]'	,[1,0],
			'ota_buffer[0]',[[3,4]],
			'cap2[0:3]',[0, [57,60,57,60]],
			'mite_fg[0:2]'   ,[[31,31,31], 0],
			'mite_fg0[0]'   ,[[31, 61]],
			'mite2_fg[0]'  ,[[31, 0]],
			'current_ref_fg[0]' ,[[31, 61]],
			'current_ref_bias1[0]' ,[[31, 62]],
			'current_ref_bias2[0]' ,[[32, 62]],
			'ota_bias',[[1, 0],[2,0]],
			'ota2_bias[0]',[[33,62]], #ota in CAB2
			'ota_biasfb',[[1, 0],[2,0]],
			'meas_fg[1]', [[31, 0],[15,-60],[18,-60]], ## check again
			'meas_fg[0]', [[31, 0],[11,-60],[8,-60]],
			'mult_fg[0]',[[32,58]],
			'mult_v1p[0]',[[32,59]],
			'mult_v1n[0]',[[32,60]],
			'cap2_1x[0:3]',[[28,29,28,29], 0],
			'cap2_2x[0:3]',[[28,29,28,29], 1],
			'cap2_3x[0:3]',[[28,29,28,29], 2]]
		self.dev_fgs = smDictFromList(dev_fgs_sm)

###########################################
#   CLB stats 
###########################################      
class clbStats(stats):
	def __init__(self):
		self.num_inputs = 16
		self.num_outputs = 8
		self.pin_order =['I0','I1','I2','I3','I4','I5','I6','I7','I8','I9','I10','I11','I12','I13','I14','I15','O0','O1','O2','O3','O4','O5','O6','O7']

		chanx_sm = ['T[0:16]', [range(20,13,-1)+range(12,6,-1)+range(5,1,-1),0],
			'I3',   [ 0,46],     #pin names
			'I7',   [ 0,47],
			'I11',  [ 0,48],
			'I15',  [ 0,49],
			'O3',   [ 0,50],
			'O7',   [ 0,51],
			'XI1',  [ 0,52],
			'XI5',  [ 0,53],
			'XI9',  [ 0,54],
			'XI13', [ 0,55],
			'XO1',  [ 0,56],
			'XO5',  [ 0,57]]
		self.chanx = smDictFromList(chanx_sm, 'remBrak')

		# CHANY    
		chany_sm = ['T[0:16]', [range(20,13,-1)+range(12,6,-1)+range(5,1,-1),0],
			'I2',   [ 0,39],    #pin names $$ south side right?
			'I6',   [ 0,40],
			'I10',  [ 0,41],
			'I14',  [ 0,42],
			'O2',   [ 0,43],
			'O6',   [ 0,44],
			'XI0',  [ 0,33],
			'XI4',  [ 0,34],
			'XI8',  [ 0,35],
			'XI12', [ 0,36],
			'XO0',  [ 0,37],
			'XO4',  [ 0,38],
			'AXI4',  [ 0,39],#&&& problem AS THIS BLOCK IS IN CLB
			'AXI5',  [ 0,40], #extra pin for D|A|D case 
			'AXI6',  [ 0,41], #extra pin for D|A|D case 
			'AXI7',  [ 0,42], #extra pin for D|A|D case 
			'AXO2',  [ 0,43],#extra guy
			'AXO3',  [ 0,44]] #@@dummy need IA(4,5,6,7)==ID(2,6,10,14)
		self.chany = smDictFromList(chany_sm, 'remBrak')

		# SBLOCK      
		#track direction (these are rotated 90deg ccw from schematic name: ww->W)
		sb_sw = ['T[0:16]', [range(20,13,-1)+range(12,6,-1)+range(5,1,-1),0],
			'we',[ 0,64],
			'wn',[ 0,61],
			'ws',[ 0,60],
			'ns',[ 0,62],
			'ne',[ 0,63],
			'es',[ 0,59],
			'ew',[ 0,64],
			'nw',[ 0,61],
			'sw',[ 0,60],
			'sn',[ 0,62],
			'en',[ 0,63],
			'se',[ 0,59]]    
		self.sblock = smDictFromList(sb_sw, 'remBrak')  

		#Local Interconnect -- new numbers as of 8/17/14
		li_sm_0 = ['clb.I[0:15]', 'ble[0:7].out[0]']
		li_sm_1 = ['ble[0:7].in[0:3]']
		li_sm = [
			'clb.I[0:15]'        ,[range(21,5,-1), 0],
			'ble[0:7].out[0]'    ,[range(7,-1,-1), 0],
			'ble[0:7].in[0:3]'   ,[0, range(0,32)]]
		self.li0 = recStrExpand(li_sm_0)
		self.li1 = recStrExpand(li_sm_1)
		self.li = smDictFromList(li_sm)

		#CLB Devices
		self.dev_types = ['ble']*8
		self.dev_pins = {'ble':5}          
		dev_fgs_sm = ['ble[0]', [0,0], ## 0 4 8 instead of 2 1 0 as that's the diff btw rsel
			'ble[1]',	[4,0],
			'ble[2]',	[8,0],
			'ble[3]',	[0,22],
			'ble[4]',	[4,22],
			'ble[5]',	[8,22],
			'ble[6]',	[0,44],
			'ble[7]',	[4,44], #offsets
			'0000',     [[22, 3], [25, 0]], #pFET #nFET
			'0001',     [[22, 11], [25, 8]],
			'0010',     [[22, 7], [25, 4]],
			'0011',     [[22, 15], [25, 12]],
			'0100',     [[22, 1], [25, 2]],
			'0101',     [[22, 9], [25, 10]],
			'0110',     [[22, 5], [25, 6]],
			'0111',     [[22, 13], [25, 14]],
			'1000',     [[22, 2], [25, 1]],
			'1001',     [[22, 10], [25, 9]],
			'1010',     [[22, 6], [25, 5]],
			'1011',     [[22, 14], [25, 13]],
			'1100',     [[22, 0], [25, 3]],
			'1101',     [[22, 8], [25, 11]],
			'1110',     [[22, 4], [25, 7]],
			'1111',     [[22, 12], [25, 15]],
			'clk_r',    [0, 0], #default condition after tunnel, probably do need this address
			'clk_g',    [[22, 16], [25,16]],
			'clk_a',    [[22, 17], [25,16]], #used for counter macroblock to chain flipflops
			'res_r',    [0, 0], #default condition after tunnel, probably do need this address
			'res_g',    [[22, 19], [25,18]],#[22, 19], [25,18]
			'res_a',    [0, 0], #does not exist
			'ff_out',   [[22, 20], [25,19]],
			'lut_out',  [0, 0], #default condition after tunnel, probably do need this address
			'ff_in',	[[22,18], [25,17]]] #used for counter macroblock
		self.dev_fgs = smDictFromList(dev_fgs_sm)

class iowStats(stats):
	def __init__(self):
		self.num_inputs = 12
		self.num_outputs = 6
		self.pin_order = [
			'I2','I2','I2','I6','I6','I6','I10','I10','I10','I14','I14','I14','O2','O2','O2','O6','O6','O6']

class ioeStats(stats):
	""" needs real fg numbers --  --done now-sg """
	def __init__(self):
		self.num_inputs = 12 # as we have 4 i/ps...each can be i/p or o/p or clk (thus 4x3 options)
		self.num_outputs = 6 # as we have 2 o/ps (2x3)
		self.pin_order = [
			'E0','E1','E2','E3','E4','E5','E6','IE6','E8','E9','E10','E11','E12','E13','E14','OE3','E16','E17']

		chany_sm = ['T[0:16]', [0,range(1,8)+range(9,15)+range(16,20)],
			'E0' ,  [6,21],
			'E1' ,  [6,21],
			'E2' ,  [0,21],
			'E3' ,  [5,21],
			'E4' ,  [5,21],
			'E5' ,  [0,21],
			'E6' ,  [4,21],
			'E7' ,  [4,21],
			'E8' ,  [0,21],
			'E9' ,  [3,21],
			'E10' ,  [3,21],
			'E11' ,  [0,21],
			'E12' ,  [2,21],
			'E13' ,  [2,21],
			'E14' ,  [0,21],
			'E15' ,  [1,21],
			'E16' ,  [1,21],
			'E17' ,  [0,21],
			'E18' ,  [0,21],
			'E19' ,  [0,21],
			'I4',   [ 6,0],    #pin names
			'I5',   [ 5,0],
			'I6',   [ 4,0],
			'I7',   [ 3,0],
			'O2',   [ 2,0],
			'O3',   [ 1,0],
			'XO0',  [ 2,21], ### to be seen
			'XO1',  [ 1,21],
			'XI0',  [ 6,21],
			'XI1',  [ 5,21],
			'XI2',  [ 4,21],## problem conflict
			'XI3',  [ 3,21], # $$$$
			'IE6',  [4,21], #$$$$ TO BE RESOLVED
			'OE3',  [1,21],
			### To be updated
			'XI2',  [ 0,39],#------to match w/ dif DIgital tile
			'XI6',  [ 0,40], #to match w/ dif tile
			'XI10', [ 0,41],#to match w/ dif tile
			'XI14', [ 0,42],
			'XI4',  [ 0,59],#IO BLOCK io_e
			'XI5',  [ 0,60], #to match w/ dif tile
			#'XI6',  [ 0,61],#to match w/ dif tile
			'XI7',  [ 0,62], # $$might have to include more?? hmmm XI<0,4,8,12?> # $$might have to include more?? hmmm XI<0,4,8,12?>
			'XO2',  [ 0,69], ### PROBLEM FROM i/o same as O2
			'XO3',  [ 0,70],
			'XO2',  [ 0,43],
			'XO6',  [ 0,44]]  # $$ XO<0,4>??
		self.chany = smDictFromList(chany_sm, 'remBrak')	

		self.sblock = {
			'T0':   [ 5, 0],    #track names
			'T1':   [ 4, 0],    
			'T2':   [ 3, 0],
			'T3':   [ 2, 0],
			'T4':   [ 1, 0],
			'T5':   [ 0, 0],
			'T6':   [ 5, 0],
			'T7':   [ 4, 10],
			'T8':   [ 3, 10],
			'T9':   [ 2, 10],
			'T10':  [ 1, 10],
			'T11':  [ 0, 10],
			'T12':  [ 6, 20],
			'T13':  [ 4, 20],
			'T14':  [ 3, 20],
			'T15':  [ 2, 20],
			'T16':  [ 1, 20],
			'ns':   [ 0,3+42], #actual ew  #track direction++ ADDING +14 for this row
			'ne':   [ 0,4+42], #es
			'nw':   [ 0,2+42], #en
			'ew':   [ 0,5+42], #sn
			'es':   [ 0,0+42], #sw
			'sw':   [ 0,1+42], #wn
			'sn':   [ 0,3+42], #we
			'en':   [ 0,4+42], #se
			'wn':   [ 0,2+42], #ne
			'we':   [ 0,5+42], #ns
			'se':   [ 0,0+42], #ws
			'ws':   [ 0,1+42]} #nw

		self.dev_fgs = {
			'c4_out[0]':          [[22,13],[18,13]],
			'tgate_in[0]':    	  [[ 21, 13],[ 9, 11]],    #last switch is for bias
			'c4_out[1]':    	  [[26,13],[25,13]],
			'tgate_in[1]':    	  [[27,13]],
			'tgate[0]':			  [[8,25],[7,26]],
			'tgate[1]':			  [[8,26],[7,25]],
			'int[0]':             [[7,27]],              #offsets were wrong--ss
			'int[1]':             [[8,27]],
			'int[2]':             [[7,28]],
			'int[3]':             [[8,28]],
			'int[4]':             [[7,29]],
			'int[5]':             [[8,29]]}

		##row address for local interconnect    
		self.li = {
			'I4':				[7,38],
			'I5':				[7,36],
			'I6':				[7,34],
			'I7':				[8,38],
			'O2':				[8,36],
			'O3':				[8,34],
			'tgate[0]':			[0,0],
			'tgate[1]':			[0,0],
			'c4_out[0]':        [ 0, 7],    #io pin names
			'tgate_in[0]':   	[ 0, 6],
			'c4_out[1]':        [ 0,13],
			'tgate_in[1]':	[ 0,12]}   

class ioelStats(stats):
	""" needs real fg numbers --  --done now-sg """
	def __init__(self):
		self.num_inputs = 12 # as we have 4 i/ps...each can be i/p or o/p or clk (thus 4x3 options)
		self.num_outputs = 6 # as we have 2 o/ps (2x3)
		self.pin_order = [
			'I4','I4','I4','I5','I5','I5','I6','I6','I6','I7','I7','I7','O2','O2','O2','O3','O3','O3']

		chany_sm = ['T[0:16]', [0,range(1,8)+range(9,15)+range(16,20)],
			'I4',   [ 6,0],    #pin names
			'I5',   [ 5,0],
			'I6',   [ 4,0],
			'I7',   [ 3,0],
			'O2',   [ 2,0],
			'O3',   [ 1,0],
			'XO0',  [ 2,21], ### to be seen
			'XO1',  [ 1,21],
			'XI0',  [ 6,21],
			'XI1',  [ 5,21],
			'XI2',  [ 4,21],## problem conflict
			'XI3',  [ 3,21],
			### To be updated
			'XI2',  [ 0,39],#------to match w/ dif DIgital tile
			'XI6',  [ 0,40], #to match w/ dif tile
			'XI10', [ 0,41],#to match w/ dif tile
			'XI14', [ 0,42],
			'XI4',  [ 0,59],#IO BLOCK io_e
			'XI5',  [ 0,60], #to match w/ dif tile
			'XI6',  [ 0,61],#to match w/ dif tile
			'XI7',  [ 0,62], # $$might have to include more?? hmmm XI<0,4,8,12?> # $$might have to include more?? hmmm XI<0,4,8,12?>
			'XO2',  [ 0,69], ### PROBLEM FROM i/o same as O2
			'XO3',  [ 0,70],
			'XO2',  [ 0,43],
			'XO6',  [ 0,44]]  # $$ XO<0,4>??
		self.chany = smDictFromList(chany_sm, 'remBrak')	

		self.sblock = {
			'T0':   [ 5, 12],    #track names
			'T1':   [ 4, 12],    
			'T2':   [ 3, 12],
			'T3':   [ 2, 12],
			'T4':   [ 1, 12],
			'T5':   [ 0, 12],
			'T6':   [ 5, 12],
			'T7':   [ 4, 6],
			'T8':   [ 3, 6],
			'T9':   [ 2, 6],
			'T10':  [ 1, 6],
			'T11':  [ 0, 6],
			'T12':  [ 6, 0],
			'T13':  [ 4, 0],
			'T14':  [ 3, 0],
			'T15':  [ 2, 0],
			'T16':  [ 1, 0],
			'ns':   [ 0,3+14], #actual ew  #track direction++ ADDING +14 for this row
			'ne':   [ 0,4+14], #es
			'nw':   [ 0,2+14], #en
			'ew':   [ 0,5+14], #sn
			'es':   [ 0,0+14], #sw
			'sw':   [ 0,1+14], #wn
			'sn':   [ 0,3+14], #we
			'en':   [ 0,4+14], #se
			'wn':   [ 0,2+14], #ne
			'we':   [ 0,5+14], #ns
			'se':   [ 0,0+14], #ws
			'ws':   [ 0,1+14]} #nw     
 
class ioeStats11(stats):
	""" needs real fg numbers --  --done now-sg """
	def __init__(self):
		self.num_inputs = 12 # as we have 4 i/ps...each can be i/p or o/p or clk (thus 4x3 options)
		self.num_outputs = 6 # as we have 2 o/ps (2x3)
		self.pin_order = [
			'I4','I4','I4','I5','I5','I5','I6','I6','I6','I7','I7','I7','O2','O2','O2','O3','O3','O3']

		chany_sm = ['T[0:16]', [range(32,26,-1)+range(32,26,-1)+[33]+range(31,27,-1),0],
			'I4',   [ 0,65],    #pin names
			'I5',   [ 0,66],
			'I6',   [ 0,67],
			'I7',   [ 0,68],
			'O2',   [ 0,69],
			'O3',   [ 0,70],
			'XO0',  [ 0,63],
			'XO1',  [ 0,64],
			'XI0',  [ 0,59],
			'XI1',  [ 0,60],
			'XI2',  [ 0,61],## problem conflict
			'XI3',  [ 0,62],
			'XI2',  [ 0,39],#------to match w/ dif DIgital tile
			'XI6',  [ 0,40], #to match w/ dif tile
			'XI10', [ 0,41],#to match w/ dif tile
			'XI14', [ 0,42],
			'XI4',  [ 0,59],#IO BLOCK io_e
			'XI5',  [ 0,60], #to match w/ dif tile
			'XI6',  [ 0,61],#to match w/ dif tile
			'XI7',  [ 0,62], # $$might have to include more?? hmmm XI<0,4,8,12?> # $$might have to include more?? hmmm XI<0,4,8,12?>
			'XO2',  [ 0,69], ### PROBLEM FROM i/o same as O2
			'XO3',  [ 0,70],
			'XO2',  [ 0,43],
			'XO6',  [ 0,44]]  # $$ XO<0,4>??
		self.chany = smDictFromList(chany_sm, 'remBrak')	

		self.sblock = {
			'T0':   [ 32, 42],    #track names # 42 is the vd offset..inside cab vd<0:5>
			'T1':   [ 31, 42],    
			'T2':   [ 30, 42],
			'T3':   [ 29, 42],
			'T4':   [ 28, 42],
			'T5':   [ 27, 42],
			'T6':   [ 32, 52],	#track names # 52 is the vd offset..inside cab vd<10:15>
			'T7':   [ 31, 52],
			'T8':   [ 30, 52],
			'T9':   [ 29, 52],
			'T10':  [ 28, 52],
			'T11':  [ 27, 52],
			'T12':  [ 33, 62],	#track names # 62 is the vd offset..inside cab vd<20:25>
			'T13':  [ 31, 62],
			'T14':  [ 30, 62],
			'T15':  [ 29, 62],
			'T16':  [ 28, 62],
			'ns':   [ 0,3], #actual ne   #track direction++ ADDING +14 for this row
			'ne':   [ 0,4], #se
			'nw':   [ 0,2], #ne
			'ew':   [ 0,5], # ns
			'es':   [ 0,0], #sw
			'sw':   [ 0,1], #nw
			'sn':   [ 0,3], #en
			'en':   [ 0,4],
			'wn':   [ 0,2],
			'we':   [ 0,5],
			'se':   [ 0,0],
			'ws':   [ 0,1]}

		self.dev_fgs = {
			'c4_out[0]':          [[22,13],[18,13]],
			'tgate_in[0]':    	  [[ 21, 13],[ 9, 11]],    #last switch is for bias
			'c4_out[1]':    	  [[26,13],[25,13]],
			'tgate_in[1]':    	  [[27,13]],
			'int[0]':             [[16, 8]],
			'int[1]':             [[16, 9]],
			'int[2]':             [[16,10]],
			'int[3]':             [[16,11]],
			'int[4]':             [[16,12]],
			'int[5]':             [[16,13]]}

		##row address for local interconnect    
		self.li = {
			'I0':               [13, 0],    #pin names from self.array
			'I1':               [14, 0],
			'I2':               [15, 0],
			'I3':               [13, 0],
			'O0':               [14, 0],
			'O1':               [15, 0],
			'c4_out[0]':        [ 0, 7],    #io pin names
			'tgate_in[0]':   	[ 0, 6],
			'c4_out[1]':        [ 0,13],
			'tgate_in[1]':	[ 0,12]}   

class iosdStats(stats):
	def __init__(self):
		self.num_inputs = 12
		self.num_outputs = 6
		self.pin_order = [
			'I3','I3','I3','I7','I7','I7','I11','I11','I11','I15','I15','I15','O3','O3','O3','O7','O7','O7']

		chanx_sm = ['T[0:16]', [[31,30,28,27,26,24,23,21,20,19,18,17,16,14,13,12,11], 0],
			'I3'   ,[ 0,17], #pin names
			'I7'   ,[ 0,18], #physical le<0:5>
			'I11'  ,[ 0,19],
			'I15'  ,[ 0,20],
			'O3'   ,[ 0,21],
			'O7'   ,[ 0,22],
			'XI1'  ,[ 0,23], #physical lw<0:5>
			'XI5'  ,[ 0,24],
			'XI9'  ,[ 0,25],
			'XI13' ,[ 0,26],
			'XO1'  ,[ 0,27],
			'XO5'  ,[ 0,28]]   
		self.chanx = smDictFromList(chanx_sm, 'remBrak')

		self.sblock = {
			'T0':   [ 8, 6],    #track names +3 as vd<0> inside translates to vd<3> thus vd<6:13>~ vd<9:16>
			'T1':   [ 7, 6],    
			'T2':   [ 6, 6],
			'T3':   [ 5, 6],
			'T4':   [ 4, 6],
			'T5':   [ 1, 6],
			'T6':   [ 2, 6],
			'T7':   [ 0, 6],
			'T8':   [ 9, 0],
			'T9':   [ 8, 0],
			'T10':  [ 7, 0],
			'T11':  [ 6, 0],
			'T12':  [ 5, 0],
			'T13':  [ 3, 0],
			'T14':  [ 2, 0],
			'T15':  [ 1, 0],
			'T16':  [ 0, 0],
			'ns':   [ 0,20],    #track direction
			'ne':   [ 0,21],
			'nw':   [ 0,19],
			'ew':   [ 0,22],
			'es':   [ 0,17],
			'sw':   [ 0,18],
			'sn':   [ 0,20],
			'en':   [ 0,21],
			'wn':   [ 0,19],
			'we':   [ 0,22],  	
			'se':   [ 0,17],
			'ws':   [ 0,18]}
		#these are specific FGs (for Tgate) to be turned on
		#starting io_pad pin
		self.dev_fgs = {
			'tgate[0]':          [[18,13],[14,13]],
			'ana_buff_in[0]':    [[17, 13],[ 5, 11]],    #last switch is for bias
			'ana_buff_out[0]':   [[16, 13],[ 7, 13]],
			'ana_buff_out2[0]':  [[16, 13],[ 7, 13],[ 9, 1]],
			'dig_buff_in[0]':    [[19,13],[20,13]],
			'dig_buff_out[0]':   [[15,13]],
			'tgate[1]':          [[26,13],[27,13]],
			'ana_buff_in[1]':    [[30,13],[5, 2]],
			'ana_buff_out[1]':   [[24,13],[28,13]],
			'ana_buff_out2[1]':  [[24,13],[28,13],[9,0]],
			'dig_buff_in[1]':    [[22,13],[21,13]],
			'dig_buff_out[1]':   [[23,13]],
			'int[0]':            [[12, 8]],
			'int[1]':            [[12, 9]],
			'int[2]':            [[12,10]],
			'int[3]':            [[12,11]],
			'int[4]':            [[12,12]],
			'int[5]':            [[12,13]]}

		self.li = {
			'I3':                [ 9, 0],    #pin names from self.array
			'I7':                [10, 0],
			'I11':               [11, 0],
			'I15':               [ 9, 0],
			'O3':                [10, 0],
			'O7':                [11, 0],
			'tgate[0]':          [ 0, 7],    #io pin names
			'ana_buff_in[0]':    [ 0, 6],
			'ana_buff_out[0]':   [ 0, 5],
			'dig_buff_in[0]':    [ 0, 4],
			'dig_buff_out[0]':   [ 0, 3],
			'tgate[1]':          [ 0,13],
			'ana_buff_in[1]':    [ 0,12],
			'ana_buff_out[1]':   [ 0,11],
			'dig_buff_in[1]':    [ 0,10],
			'dig_buff_out[1]':   [ 0, 9]}

class iosaStats(stats):
	""" needs real fg numbers -- just copied from iosd --done now-sg """
	def __init__(self):
		self.num_inputs = 12 # as we have 4 i/ps...each can be i/p or o/p or clk (thus 4x3 options)
		self.num_outputs = 6 # as we have 2 o/ps (2x3) KInda irrelevant as all of these are I/Os
		self.pin_order = [
			'I8','I8','I8','I9','I9','I9','I13','I13','I13','I14','I14','I14','I15','I15','I15','O4','O4','O4']

		chanx_sm = ['T[0:16]', [ [32,31,30,29,28,27,26,24,23,22,21,20,19,17,16,15,14], 0],
			'I8'   ,[ 0,17],    #pin names # 14(COL_OFFSET)+3(OFFSET)
			'I9'   ,[ 0,18],
			'I13'  ,[ 0,19],
			'I14'  ,[ 0,20],
			'I15'  ,[ 0,21],
			'O4'   ,[ 0,22],
			'XI10' ,[ 0,23],
			'XI11' ,[ 0,24],
			'XI12' ,[ 0,25],
			'XO5'  ,[ 0,26],
			'XO6'  ,[ 0,27],
			'XO7'  ,[ 0,28]]  
		self.chanx = smDictFromList(chanx_sm, 'remBrak')

		self.sblock = {
			'T0':   [ 12, 6],    #track names
			'T1':   [ 11, 6],    
			'T2':   [ 10, 6],
			'T3':   [ 9, 6],
			'T4':   [ 8, 6],
			'T5':   [ 5, 6],
			'T6':   [ 6, 6],
			'T7':   [ 4, 6],
			'T8':   [ 13, 0],
			'T9':   [ 12, 0],
			'T10':  [ 11, 0],
			'T11':  [ 10, 0],
			'T12':  [ 9, 0],
			'T13':  [ 7, 0],
			'T14':  [ 6, 0],
			'T15':  [ 5, 0],
			'T16':  [ 4, 0],
			'ns':   [ 0,20], #actual ne   #track direction++ ADDING +14 for this row
			'ne':   [ 0,21], #se
			'nw':   [ 0,19], #ne
			'ew':   [ 0,22], # ns
			'es':   [ 0,17], #sw
			'sw':   [ 0,18], #nw
			'sn':   [ 0,20], #en
			'en':   [ 0,21],
			'wn':   [ 0,19],
			'we':   [ 0,22],
			'se':   [ 0,17],
			'ws':   [ 0,18]}

		self.dev_fgs = {
			'tgate[0]':           [[22,13],[18,13]],
			'ana_buff_in[0]':     [[ 21, 13],[ 9, 11]],    #last switch is for bias
			'ana_buff_out[0]':    [[ 20, 13],[ 11, 13]],
			'ana_buff_out2[0]':   [[ 20, 13],[ 13, 1]],
			'dig_buff_in[0]':     [[23,13],[19,13]],
			'dig_buff_out[0]':    [[19,13]],
			'tgate[1]':           [[30,13],[31,13]],
			'ana_buff_in[1]':     [[29, 13],[9, 2]], #$$ no3rd switch
			'ana_buff_out[1]':    [[28, 13],[32,13]],
			'ana_buff_out2[1]':   [[28, 13],[ 13, 0]],
			'dig_buff_in[1]':     [[26,13],[25,13]],
			'dig_buff_out[1]':    [[27,13]],
			'int[0]':             [[16, 8]],
			'int[1]':             [[16, 9]],
			'int[2]':             [[16,10]],
			'int[3]':             [[16,11]],
			'int[4]':             [[16,12]],
			'int[5]':             [[16,13]]}

		##row address for local interconnect    
		self.li = {
			'I8':               [13, 0],    #pin names from self.array
			'I9':               [14, 0],
			'I13':              [15, 0],
			'I14':              [13, 0],
			'I15':              [14, 0],
			'O4':               [15, 0],
			'tgate[0]':         [ 0, 7],    #io pin names
			'ana_buff_in[0]':   [ 0, 6],
			'ana_buff_out[0]':  [ 0, 5],
			'dig_buff_in[0]':   [ 0, 4],
			'dig_buff_out[0]':  [ 0, 3],
			'tgate[1]':         [ 0,13],
			'ana_buff_in[1]':   [ 0,12],
			'ana_buff_out[1]':  [ 0,11],
			'dig_buff_in[1]':   [ 0,10],
			'dig_buff_out[1]':  [ 0, 9]}        
        
class array(pbarray):
	def __init__(self):
		xsize = len(arrayStats.pattern)
		ysize = len(arrayStats.pattern[0])
		super(array, self).__init__(xsize, ysize)
		self.name = 'rasp30_array'

class clb(complexBlock):
	def __init__(self, name):
		self.name = name
		self.type = 'CLB'
		self.stats = clbStats()
		self.array_stats = arrayStats()
		self.subblocks = []

		#CLB ports
		self.inputs = ['open']*self.stats.num_inputs
		self.outputs = ['open']*self.stats.num_outputs

		#CLB Devices
		dev_types = self.stats.dev_types
		dev_pins = self.stats.dev_pins    
		self.addSubs(dev_types, dev_pins)

	def genLI(self, *var):
		verbose = 0
		if len(var) == 1: verbose = 1

		self.swcs = []        

		# inputs to local interconnect--
		# inputs to CAB + outputs from DEVs
		self.li_in_in = self.inputs
		self.li_in_dev = []
		for i in range(len(self.subblocks)):
			self.li_in_dev.append(self.getSub(i).outputs)
		self.li_in = self.li_in_in + self.li_in_dev

		# outputs from local interconnect--
		# inputs to DEVs + outputs from CAB
		self.li_out_out = self.outputs
		self.li_out_dev = []
		for i in range(len(self.subblocks)):
			for j in range(len(self.getSub(i).inputs)):
				self.li_out_dev.append(self.getSub(i).inputs[j])

		self.li_out = self.li_out_dev + self.li_out_out

		self.li = [[0]*len(self.li_in) for x in self.li_out]

		#printing connectivity matrix
		x = 2
		for i in range(len(self.li_in)):
			print '%s'%str(i).ljust(2),
		print

		for i in range(len(self.li_in)):
			if self.li_in[i] != 'open':
				if verbose: print '%s'%self.li_in[i].ljust(x),
			else:
				if verbose: print ''.ljust(x),
		if verbose: print

		for i in range(len(self.li_out_dev)):
			if self.li_out[i] != 'open':
				for j in range(len(self.li_in)):
					if self.li_out[i] == self.li_in[j]:
						if verbose: print str('X').ljust(x),
						self.li[i][j] = 1
					else:
						if verbose: print str('.').ljust(x),
				if verbose: 
					print self.li_out[i].ljust(2), 
					print str(i).ljust(2)
			else:
				for j in range(len(self.li_in)):
					if verbose: print str('.').ljust(x),
				if verbose: print '%s%s'%(''.ljust(3), str(i).ljust(2))    

		#actually generating the switch addresses here    
		self.swcsFromLi()

	def dispLI(self):
		self.genLI('verbose')

	########################################## gen dev fgs for bles!!    
	def genDevFgs(self): 
		verbose = 1
		for i in range(len(self.subblocks)):
			sb = self.getSub(i)
			## set initial conditions
			TT=['0000','0001','0010','0011','0100','0101','0110','0111','1000','1001','1010','1011','1100','1101','1110','1111']
			KK=[]
			TT=set(TT)

			# add if counter8
			# make ble[0] then variable containing ble[1-7]
			# for each ble make a kk list of clb.dev_fgs for counter support
			# run through similar switch generation as normal lut/ff

			if sb.outputs != 'open':
                
				#this generates the FG addresses for the LUT states
				# need to add the FG addresses for BLE configuration
				# LUT -> out, FF -> out, clk and reset select, etc
				#pdb.set_trace()
				ex_fgs_orig = sb.ex_fgs
				p0 = sb.inputs_orig
				#p0.reverse() #need to reverse ble input order, not sure why, but it works
				p1 = sb.inputs 
				print "ble input re-ordered"
				print p0
				print p1
				if ex_fgs_orig[0] == 'ff_in': #counter lut hack
					kk = ex_fgs_orig              
				elif ex_fgs_orig[-1] == 'ff_out': #flip flop lut hack
					kk = lutExpand(ex_fgs_orig[:-2], p0, p1) 
					KK=set(kk)
					kk=TT.difference(KK)
					kk=list(kk) # return as list
					kk.append('res_g')
					kk.append('ff_out')
				else:
					kk = lutExpand(ex_fgs_orig, p0, p1)
					KK=set(kk)
					kk=TT.difference(KK) ## take difference of list
					kk=list(kk) # return as list
				sb.ex_fgs = kk
				swc_name0 = sb.name
				swc0 = self.stats.dev_fgs[swc_name0]
				for j in kk: ##all truth table values
					swc_name1 = j
					swc2 = self.stats.dev_fgs[swc_name1]
					for n in range(len(swc2)):
						if isinstance(swc2[0],int):
							swc1=swc2
						else:
							swc1=swc2[n]
						swc = [swc0[0]+swc1[0], swc0[1]+swc1[1]]
						swcx = self.array_stats.getTileOffset(swc, self.grid_loc)
						if verbose: print '999%s %s -> (%g %g) -> (%g %g)'%(swc_name0, swc_name1, swc[0], swc[1], swcx[0], swcx[1])
						self.swcs.append(swcx)

class cab(complexBlock):
	def __init__(self, name):

		self.name = name
		self.type = 'CAB'
		self.stats = cabStats()     
		self.array_stats = arrayStats()
		self.subblocks = []

		#CAB ports
		self.inputs = ['open']*self.stats.num_inputs
		self.outputs = ['open']*self.stats.num_outputs

		#CAB Devices
		dev_types = self.stats.dev_types
		dev_pins = self.stats.dev_pins 
		self.addSubs(dev_types, dev_pins)

	def genLI(self, *var):
		self.swcs = []
		verbose = 0
		if len(var) == 1: verbose = 1

		# inputs to local interconnect--
		# inputs to CAB + outputs from DEVs
		for pwr in range(len(self.inputs)):
			if self.inputs[pwr] in ['gnd','vcc']:
				self.inputs[pwr]='open'

		self.li_in_in = ['gnd','vcc']+self.inputs
		self.li_in_dev = []
		for i in range(len(self.subblocks)):
			if isinstance(self.getSub(i).outputs,str):
				self.getSub(i).outputs= self.getSub(i).outputs.split()
			for j in range(len(self.getSub(i).outputs)):
				self.li_in_dev.append(self.getSub(i).outputs[j])
		self.li_in_dev.reverse()
		self.li_in = self.li_in_in + self.li_in_dev

		# outputs from local interconnect--
		# inputs to DEVs + outputs from CAB
		self.li_out_out = self.outputs
		self.li_out_dev = []
		for i in range(len(self.subblocks)):
			for j in range(len(self.getSub(i).inputs)):
				self.li_out_dev.append(self.getSub(i).inputs[j])      
		self.li_out = self.li_out_dev+self.li_out_out 
		self.li = [[0]*len(self.li_in) for x in self.li_out]
		#printing connectivity matrix and filling the local interconnect matrix
		x = 2
		for i in range(len(self.li_in)):
			if verbose: print '%s'%str(i).ljust(2),
		if verbose: print
		for i in range(len(self.li_in)):
			if self.li_in[i] != 'open':
				if verbose: print '%s'%self.li_in[i].ljust(x),
			else:
				if verbose: print ''.ljust(x),
		if verbose: print
		for i in range(len(self.li_out_dev)):
			if self.li_out[i] != 'open':
				for j in range(len(self.li_in)):
					if self.li_out[i] == self.li_in[j]:
						if verbose: print str('X').ljust(x),
						self.li[i][j] = 1
					else:
						if verbose: print str('.').ljust(x),
				if verbose: 
					print self.li_out[i].ljust(2), 
					print str(i).ljust(2)
			else:
				for j in range(len(self.li_in)):
					if verbose: print str('.').ljust(x),
				if verbose: print '%s%s'%(''.ljust(3), str(i).ljust(2))
		for i in range(len(self.li_out_out)):
			for j in range(len(self.li_in_in)):
				if verbose: print ''.ljust(x),
			for j in range(len(self.li_in_dev)):
				if self.li_out_out[i] == self.li_in_dev[j] and self.li_out_out[i] != 'open':
					if verbose: print 'X'.ljust(x),
					self.li[i+len(self.li_out_dev)][j+len(self.li_in_in)] = 1
				else:
					if verbose: print '.'.ljust(x),
			if self.li_out_out[i] == 'open':
				if verbose: print self.li_out_out[i]
			else:
				if verbose: print self.li_out_out[i]
		#actually generating the switches addresses here  
		self.swcsFromLi()    

	def dispLI(self):
		self.genLI('verbose')

	def genDevFgs(self):
		print "getting here!"
		verbose = 1
		for i in range(len(self.subblocks)):
			sb = self.getSub(i)
			if sb.outputs != 'open':
				swc_name0 = sb.name
				if sb.ex_fgs:
					ex_fg=sb.ex_fgs.split("&")
					for s in range(len(ex_fg)):
						for j in ex_fg[s].split()[::2]:
							if swc_name0 in["ladder_blk[0]","c4_blk[0]","TIA_blk[0]","Algo_ADC[0]","mux4_1[0]","Nagating_blk[0]","speech[0]","ladder_filter[0]","INFneuron[0]","lpf[0]","hhneuron[0]","ramp_fe[0]",'sigma_delta_fe[0]',"h_rect[0]",'nmirror[0]','ichar_nfet[0]','bias_gen[0]',"Adaptive_receptor[0]"]:
								swc_name1 = j
							elif swc_name0 in ["dendiff[0]"]:
								swc_name1 = j+'['+sb.name.split('[')[1]
								swc_name = j+'['+sb.name.split('[')[1]
								if swc_name1 == 'dendiff_vmem[0]':
									den_size=1
									swc_name2=swc_name1
								else:
									den_size=5
								if swc_name1 in ['dendiff_synapse[0]','dendiff_axial[0]','dendiff_leak[0]','dendiff_vmem[0]']:
									targets=list(ex_fg[s].split("=")[1].split(","))
								for h in range(0,den_size):
									if swc_name1 == 'dendiff_synapse[0]':
										swc_name2='dendiff_synapse'+'['+str(h)+']'
									elif swc_name1 == 'dendiff_axial[0]':
										swc_name2='dendiff_axial'+'['+str(h)+']'
									elif swc_name1 == 'dendiff_leak[0]':
										swc_name2='dendiff_leak'+'['+str(h)+']'
									swc2 = self.stats.dev_fgs[swc_name2]
									swcx = self.array_stats.getTileOffset(swc2, self.grid_loc)
									swcx.append(targets[h])
									swcx.append(1)
									self.swcs.append(swcx)
									if verbose: print '%s %s -> (%g %g) -> (%g %g)'%(swc_name0, swc_name2, swc2[0], swc2[1], swcx[0], swcx[1])
								continue
							elif swc_name0 in ["vmm4x4_SR[0]","vmm4x4_SR2[0]","vmm8x4_SR[0]",'vmm4x4[0]','vmm8x4[0]','vmm8x4_in[0]','vmm12x1[0]','vmm12x1_wowta[0]','DAC_sftreg[0]','vmm8inx8in[0]']:
								swc_name1 = j+'['+sb.name.split('[')[1]
								if swc_name0 in ['vmm4x4_SR[0]','vmm4x4_SR2[0]','vmm4x4[0]']:
									vmm_size=16
									vmm_str='vmm4x4_target'
								elif swc_name0 in ['vmm12x1[0]','vmm12x1_wowta[0]']:
									vmm_size=12
									vmm_str='vmm12x1_target'
								elif swc_name0 in ['dendrite_4x4[0]']:
									vmm_size=15
									vmm_str='dendrite_4x4_target'
								elif swc_name0 in ['DAC_sftreg[0]']:
									vmm_size=16
									vmm_str='DAC_sftreg_target'
								elif swc_name0 in ['vmm8x4_in[0]']:
									vmm_size=32
									vmm_str='vmm8x4_in_target'
								elif swc_name0 in ['vmm8x4[0]']:
									vmm_size=32
									vmm_str='vmm8x4_target'
								elif swc_name0 in ['vmm8inx8in[0]']:
									vmm_size=64
									vmm_str='vmm8inx8in_target'
								if swc_name1 in ['vmm4x4_target[0]','vmm8x4_target[0]','vmm8x4_in_target[0]','vmm12x1_target[0]','DAC_sftreg_target[0]','vmm8inx8in_target[0]']:
									targets=list(ex_fg[s].split("=")[1].split(","))
									for h in range(0,vmm_size):
										swc_name1=vmm_str+'['+str(h)+']'
										swc2 = self.stats.dev_fgs[swc_name1]
										swcx = self.array_stats.getTileOffset(swc2, self.grid_loc)
										swcx.append(targets[h])
										swcx.append(1)
										self.swcs.append(swcx)
										if verbose: print '%s %s -> (%g %g) -> (%g %g)'%(swc_name0, swc_name1, swc2[0], swc2[1], swcx[0], swcx[1])
									continue
								elif swc_name1=='vmm_bias[0]':
									targets=list(ex_fg[s].split("=")[1].split(","))
									for h in range(0,4):
										swc_name1='vmm_bias['+str(h)+']'
										swc2 = self.stats.dev_fgs[swc_name1]
										swcx = self.array_stats.getTileOffset(swc2, self.grid_loc)
										swcx.append(targets[h])
										swcx.append(1)
										self.swcs.append(swcx)
										if verbose: print '%s %s -> (%g %g) -> (%g %g)'%(swc_name0, swc_name1, swc2[0], swc2[1], swcx[0], swcx[1])
									continue
								else:
									swc_name1 = j+'['+sb.name.split('[')[1]
							else:
								swc_name1 = j+'['+sb.name.split('[')[1]
							swc0 = self.stats.dev_fgs[swc_name0]
							swc2 = self.stats.dev_fgs[swc_name1]
							for n in range(len(swc2)):
								if isinstance(swc2[0],int):
									swc1=swc2
								else:
									swc1=swc2[n]
								swc = [swc0[0]+swc1[0], swc0[1]+swc1[1]]
								swcx = self.array_stats.getTileOffset(swc, self.grid_loc)
								if verbose: print '%s %s -> (%g %g) -> (%g %g)'%(swc_name0, swc_name1, swc[0], swc[1], swcx[0], swcx[1])
								if n==0 and swc_name1 not in ['sftreg_fg[0]', 'DAC_sftreg_fg[0]','sftreg2_fg[0]','sftreg3_fg[0]','sftreg4_fg[0]','nfet_i2v_fg[0]','pfet_i2v_fg[0]','nmirror_w_bias_fg[0]','i2v_pfet_gatefgota_fg[0]','mismatch_meas_fg[0]','mmap_ls_fg[0]','mmap_ls_in_r0_vdd[0]','mmap_ls_in_r0[0]','mmap_ls_in_r1_vdd[0]','mmap_ls_in_r1[0]','mmap_ls_in_r2_vdd[0]','mmap_ls_in_r2[0]','mmap_ls_in_r3_vdd[0]','mmap_ls_in_r3[0]','mmap_ls_in_r4_vdd[0]','mmap_ls_in_r4[0]','mmap_ls_in_r5_vdd[0]','mmap_ls_in_r5[0]','mmap_ls_in_r6_vdd[0]','mmap_ls_in_r6[0]','mmap_ls_in_r7_vdd[0]','mmap_ls_in_r7[0]','mmap_ls_in_r8_vdd[0]','mmap_ls_in_r8[0]','mmap_ls_in_r9_vdd[0]','mmap_ls_in_r9[0]','mmap_ls_in_r10_vdd[0]','mmap_ls_in_r10[0]','mmap_ls_in_r11_vdd[0]','mmap_ls_in_r11[0]','mmap_ls_in_r12_vdd[0]','mmap_ls_in_r12[0]','mmap_ls_in_r13_vdd[0]','mmap_ls_in_r13[0]','mmap_ls_in_r14_vdd[0]','mmap_ls_in_r14[0]','mmap_ls_in_r15_vdd[0]','mmap_ls_in_r15[0]','mmap_ls_in_r16_vdd[0]','mmap_ls_in_r16[0]','mmap_ls_in_r17_vdd[0]','mmap_ls_in_r17[0]','mmap_ls_in_r18_vdd[0]','mmap_ls_in_r18[0]','mmap_ls_in_r19_vdd[0]','mmap_ls_in_r19[0]','mmap_ls_in_r20_vdd[0]','mmap_ls_in_r20[0]','mmap_ls_in_r21_vdd[0]','mmap_ls_in_r21[0]','mmap_ls_in_r22_vdd[0]','mmap_ls_in_r22[0]','mmap_ls_in_r23_vdd[0]','mmap_ls_in_r23[0]','mmap_ls_in_r24_vdd[0]','mmap_ls_in_r24[0]','mmap_ls_in_r25_vdd[0]','mmap_ls_in_r25[0]','mmap_ls_in_r26_vdd[0]','mmap_ls_in_r26[0]','mmap_ls_in_r27_vdd[0]','mmap_ls_in_r27[0]','mmap_ls_in_r28_vdd[0]','mmap_ls_in_r28[0]','mmap_ls_in_r29_vdd[0]','mmap_ls_in_r29[0]','mmap_ls_in_vdd1_vdd[0]','mmap_ls_in_vdd1[0]','mmap_ls_in_vdd2_vdd[0]','mmap_ls_in_vdd2[0]','mmap_ls_in_vdd3_vdd[0]','mmap_ls_in_vdd3[0]','mmap_ls_in_in12_1_vdd[0]','mmap_ls_in_in12_1[0]','mmap_ls_in_in12_2_vdd[0]','mmap_ls_in_in12_2[0]','mmap_ls_in_in12_3_vdd[0]','mmap_ls_in_in12_3[0]',"Adaptive_receptor_fg[0]"]: 
									swcx.append(ex_fg[s].split('=')[1])
								if ex_fg[s].split('=')[0] in ['ota_p_bias ','ota_n_bias ','fgota0nbias ','fgota0pbias ','fgota1nbias ','fgota1pbias ','i2v_pfet_gatefgota_fgotapbias[0]','i2v_pfet_gatefgota_fgotanbias[0]','mismatch_meas_pfetg_fgotapbias[0]','mismatch_meas_pfetg_fgotanbias[0]','mismatch_meas_out_fgotapbias[0]','mismatch_meas_out_fgotanbias[0]','vd_fgota_pbias[0]','vd_fgota_nbias[0]']:
									swcx.append(3)
								elif swc_name1 in ['c4_ota_p_bias[0]','c4_ota_n_bias[0]','c4_ota_p_bias[1]','c4_ota_n_bias[1]','TIA_ota_p_bias[0]','TIA_ota_n_bias[0]','TIA_ota_p_bias[1]','TIA_ota_n_bias[1]','Algo_ADC_p_bias[0]','Algo_ADC_n_bias[0]','Algo_ADC_p_bias[1]','Algo_ADC_n_bias[1]','Nagating_ota_p_bias[0]','Nagating_ota_n_bias[0]','sd_ota_p_bias[0]','sd_ota_n_bias[0]','sd_ota_p_bias[1]','sd_ota_n_bias[1]','vd_fgota_pbias[0]','vd_fgota_nbias[0]','hh_ota_p_bias[0]','hh_ota_n_bias[0]','hh_ota_p_bias[1]','hh_ota_n_bias[1]','i2v_pfet_gatefgota_fgotapbias[0]','i2v_pfet_gatefgota_fgotanbias[0]','mismatch_meas_pfetg_fgotapbias[0]','mismatch_meas_pfetg_fgotanbias[0]','mismatch_meas_out_fgotapbias[0]','mismatch_meas_out_fgotanbias[0]']:
									swcx.append(3)
								elif swc_name1 in ['hh_nabias','hh_kbias','hh_vinbias','hh_voutbias','c4_ota_bias[0]','c4_ota_bias[1]','TIA_fgota_bias[0]','TIA_fgota_bias[1]','TIA_ota_bias[0]','TIA_ota_buf_out[0]','Algo_ADC_fgota_bias[0]','Algo_ADC_fgota_bias[1]','Algo_ADC_ota_bias[0]','Algo_ADC_ota_bias[1]','Nagating_ota_bias[0]','Nagating_ota_bias[1]','h_rect_bias[0]','speech_peakotabias[0]','speech_peakotabias[1]','sd_ota_bias[0]','sd_ota_bias[1]','sd_ota_bias[2]','sd_ota_bias[3]','integrator_ota0[0]','integrator_ota1[0]','integrator_nmirror_ota0[0]','integrator_nmirror_ota1[0]','nfet_i2v_otabias[0]','pfet_i2v_otabias[0]','i2v_pfet_gatefgota_ota0bias[0]','i2v_pfet_gatefgota_fgotabias[0]','mismatch_meas_pfetg_fgotabias[0]','mismatch_meas_out_fgotabias[0]','vd_fgota_bias[0]','vd_ota_bias[0]']:
									swcx.append(2)
								elif swc_name1 == 'fgota_biasfb[0] 'and n==0:
									swcx.append(2)
								elif swc_name1 == 'fgota_biasfb[1] 'and n==0:
									swcx.append(2)
								elif swc_name1 in ['hh_leak','Nagating_fbpfetbias','INF_bias[0]','hh_fbpfetbias','vd_target[0]','vd_target[1]','ramp_pfetinput[0]','ramp_pfetinput[1]','speech_pfetbias[0]','speech_pfetbias[1]','vmm12x1_pfetbias[0]','integrator_nmirror_ota2[0]','DAC_bias_pfet[0]','nmirror_bias[0]','vmm12x1_offsetbias[0]','cs_bias[0]','mismatch_meas_cal_bias[0]','Vref_res[0]','Vref_res[1]','comp_res[0]','comp_res[1]','nmirror_w_bias_bias[0]','fgswc_nmirror_w_bias1[0]','fgswc_nmirror_w_bias2[0]','bias_gen_current1','bias_gen_current2','Adaptive_receptor_pfetbias[0]']:
									swcx.append(1)
								elif sb.name.split('[')[0] in ['ota','ota_vmm','ota_buf','fgota','ladder_blk','h_rect','c4_blk','INFneuron','lpf','ramp_fe','sigma_delta_fe'] and swc_name1[0:6]!="c4_cap" and  swc_name1[0:5]!="c4_fg" and n==0 and swc_name1 not in ['INF_fg[0]','lpf_fg[0]'] and swc_name1[0:7] not in ['lpf_cap','ramp_fe','sigma_d','ota_sma'] :
									swcx.append(2)
								elif swc_name1 in ['mmap_ls_in_r0[0]','mmap_ls_in_r1[0]','mmap_ls_in_r2[0]','mmap_ls_in_r3[0]','mmap_ls_in_r4[0]','mmap_ls_in_r5[0]','mmap_ls_in_r6[0]','mmap_ls_in_r7[0]','mmap_ls_in_r8[0]','mmap_ls_in_r9[0]','mmap_ls_in_r10[0]','mmap_ls_in_r11[0]','mmap_ls_in_r12[0]','mmap_ls_in_r13[0]','mmap_ls_in_r14[0]','mmap_ls_in_r15[0]','mmap_ls_in_r16[0]','mmap_ls_in_r17[0]','mmap_ls_in_r18[0]','mmap_ls_in_r19[0]','mmap_ls_in_r20[0]','mmap_ls_in_r21[0]','mmap_ls_in_r22[0]','mmap_ls_in_r23[0]','mmap_ls_in_r24[0]','mmap_ls_in_r25[0]','mmap_ls_in_r26[0]','mmap_ls_in_r27[0]','mmap_ls_in_r28[0]','mmap_ls_in_r29[0]','mmap_ls_in_vdd1[0]','mmap_ls_in_vdd2[0]','mmap_ls_in_vdd3[0]','mmap_ls_in_in12_1[0]','mmap_ls_in_in12_2[0]','mmap_ls_in_in12_3[0]']:
									swcx.append(ex_fg[s].split('=')[1])
									swcx.append(11)
								elif swc_name1 in ['Hyst_diff_ota1_ibias[0]']:
									swcx.append(2)
								elif swc_name1 in ['Max_detect_fgswc_ibias[0]']:
									swcx.append(1)
								elif swc_name1 in ['Max_detect_ota0_ibias[0]']:
									swcx.append(2)
								elif swc_name1 in ['Min_detect_fgswc_ibias[0]']:
									swcx.append(1)
								elif swc_name1 in ['Min_detect_ota0_ibias[0]']:
									swcx.append(2)
								elif swc_name1 in ['wta_w_bias_wta_bias[0]']:
									swcx.append(1)
								elif swc_name1 in ['wta_w_bias_buf_bias[0]']:
									swcx.append(2)
								elif swc_name1 in ['hhn_fgswc_ibias[0]']:
									swcx.append(1)
								elif swc_name1 in ['hhn_ota0_ibias[0]','hhn_ota1_ibias[0]','hhn_fgota1_ibias[0]','hhn_fgota0_ibias[0]']:
									swcx.append(2)
								elif swc_name1 in ['hhn_fgota1_pbias[0]','hhn_fgota1_nbias[0]','hhn_fgota0_pbias[0]','hhn_fgota0_nbias[0]']:
									swcx.append(3)
								elif swc_name1 in ['fgswitch_fgswc_ibias[0]']:
									swcx.append(1)
								elif swc_name1 in ['common_drain_fgswc_ibias[0]']:
									swcx.append(1)
								elif swc_name1 in ['common_drain_nfet_ibias[0]']:
									swcx.append(1)
								elif swc_name1 in ['hhn_debug_fgswc_ibias[0]']:
									swcx.append(1)
								elif swc_name1 in ['hhn_debug_ota0_ibias[0]','hhn_debug_ota1_ibias[0]','hhn_debug_fgota1_ibias[0]','hhn_debug_fgota0_ibias[0]']:
									swcx.append(2)
								elif swc_name1 in ['hhn_debug_fgota1_pbias[0]','hhn_debug_fgota1_nbias[0]','hhn_debug_fgota0_pbias[0]','hhn_debug_fgota0_nbias[0]']:
									swcx.append(3)
								elif swc_name1 in ['vd_2ota_ota0_ibias[0]','vd_2ota_fgota0_ibias[0]']:
									swcx.append(2)
								elif swc_name1 in ['vd_2ota_fgota0_pbias[0]','vd_2ota_fgota0_nbias[0]']:
									swcx.append(3)
