Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o U:/GitHub/college_work/Comp_Arch/Project_2/Project_2/register_file_64_tb_isim_beh.exe -prj U:/GitHub/college_work/Comp_Arch/Project_2/Project_2/register_file_64_tb_beh.prj register_file_64_tb 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/Project_2/Project_2/Register.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/Project_2/Project_2/mux8_16bit.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/Project_2/Project_2/decoder_3to8.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/Project_2/Project_2/register_file_8.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/Project_2/Project_2/register_file_64.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/Project_2/Project_2/register_file_64_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity register_file_8 [register_file_8_default]
Compiling architecture behavioral of entity register_file_64 [register_file_64_default]
Compiling architecture behavior of entity register_file_64_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable U:/GitHub/college_work/Comp_Arch/Project_2/Project_2/register_file_64_tb_isim_beh.exe
Fuse Memory Usage: 26332 KB
Fuse CPU Usage: 249 ms
