{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587441241791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587441241798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 09:24:01 2020 " "Processing started: Tue Apr 21 09:24:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587441241798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441241798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ccct -c ccct " "Command: quartus_map --read_settings_files=on --write_settings_files=off ccct -c ccct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441241798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587441242083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587441242083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ccct.v(156) " "Verilog HDL information at ccct.v(156): always construct contains both blocking and non-blocking assignments" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 156 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587441252585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccct.v 6 6 " "Found 6 design units, including 6 entities, in source file ccct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441252587 ""} { "Info" "ISGN_ENTITY_NAME" "2 park " "Found entity 2: park" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441252587 ""} { "Info" "ISGN_ENTITY_NAME" "3 clarke " "Found entity 3: clarke" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441252587 ""} { "Info" "ISGN_ENTITY_NAME" "4 parkClarkeInverse " "Found entity 4: parkClarkeInverse" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441252587 ""} { "Info" "ISGN_ENTITY_NAME" "5 ccct " "Found entity 5: ccct" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441252587 ""} { "Info" "ISGN_ENTITY_NAME" "6 qmult " "Found entity 6: qmult" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441252587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441252587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ccct " "Elaborating entity \"ccct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587441252640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarke clarke:u1 " "Elaborating entity \"clarke\" for hierarchy \"clarke:u1\"" {  } { { "ccct.v" "u1" { Text "D:/intelFPGA_lite/ccct/ccct.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441252666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult clarke:u1\|qmult:u1 " "Elaborating entity \"qmult\" for hierarchy \"clarke:u1\|qmult:u1\"" {  } { { "ccct.v" "u1" { Text "D:/intelFPGA_lite/ccct/ccct.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441252716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ovr ccct.v(115) " "Verilog HDL or VHDL warning at ccct.v(115): object \"ovr\" assigned a value but never read" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587441252716 "|ccct|clarke:u1|qmult:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplicand ccct.v(157) " "Verilog HDL Always Construct warning at ccct.v(157): variable \"multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587441252718 "|ccct|clarke:u1|qmult:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplier ccct.v(157) " "Verilog HDL Always Construct warning at ccct.v(157): variable \"multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587441252718 "|ccct|clarke:u1|qmult:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "park park:u2 " "Elaborating entity \"park\" for hierarchy \"park:u2\"" {  } { { "ccct.v" "u2" { Text "D:/intelFPGA_lite/ccct/ccct.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441252743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parkClarkeInverse parkClarkeInverse:u3 " "Elaborating entity \"parkClarkeInverse\" for hierarchy \"parkClarkeInverse:u3\"" {  } { { "ccct.v" "u3" { Text "D:/intelFPGA_lite/ccct/ccct.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441252765 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "parkClarkeInverse:u3\|qmult:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"parkClarkeInverse:u3\|qmult:u2\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "park:u2\|qmult:u1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"park:u2\|qmult:u1\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "park:u2\|qmult:u1\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"park:u2\|qmult:u1\|Add2\"" {  } { { "ccct.v" "Add2" { Text "D:/intelFPGA_lite/ccct/ccct.v" 163 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "parkClarkeInverse:u3\|qmult:u5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"parkClarkeInverse:u3\|qmult:u5\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "parkClarkeInverse:u3\|qmult:u1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"parkClarkeInverse:u3\|qmult:u1\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "parkClarkeInverse:u3\|qmult:u1\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"parkClarkeInverse:u3\|qmult:u1\|Add2\"" {  } { { "ccct.v" "Add2" { Text "D:/intelFPGA_lite/ccct/ccct.v" 163 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "parkClarkeInverse:u3\|qmult:u3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"parkClarkeInverse:u3\|qmult:u3\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "park:u2\|qmult:u4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"park:u2\|qmult:u4\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "clarke:u1\|qmult:u4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"clarke:u1\|qmult:u4\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clarke:u1\|qmult:u4\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clarke:u1\|qmult:u4\|Add2\"" {  } { { "ccct.v" "Add2" { Text "D:/intelFPGA_lite/ccct/ccct.v" 163 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "clarke:u1\|qmult:u1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"clarke:u1\|qmult:u1\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clarke:u1\|qmult:u1\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clarke:u1\|qmult:u1\|Add2\"" {  } { { "ccct.v" "Add2" { Text "D:/intelFPGA_lite/ccct/ccct.v" 163 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "parkClarkeInverse:u3\|qmult:u4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"parkClarkeInverse:u3\|qmult:u4\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "clarke:u1\|qmult:u5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"clarke:u1\|qmult:u5\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "clarke:u1\|qmult:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"clarke:u1\|qmult:u2\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "park:u2\|qmult:u3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"park:u2\|qmult:u3\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "park:u2\|qmult:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"park:u2\|qmult:u2\|Mult0\"" {  } { { "ccct.v" "Mult0" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587441253382 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1587441253382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parkClarkeInverse:u3\|qmult:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"parkClarkeInverse:u3\|qmult:u2\|lpm_mult:Mult0\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441253414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parkClarkeInverse:u3\|qmult:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"parkClarkeInverse:u3\|qmult:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 62 " "Parameter \"LPM_WIDTHR\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253414 ""}  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587441253414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3dt " "Found entity 1: mult_3dt" {  } { { "db/mult_3dt.tdf" "" { Text "D:/intelFPGA_lite/ccct/db/mult_3dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441253453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441253453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "park:u2\|qmult:u1\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"park:u2\|qmult:u1\|lpm_add_sub:Add2\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441253478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "park:u2\|qmult:u1\|lpm_add_sub:Add2 " "Instantiated megafunction \"park:u2\|qmult:u1\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253478 ""}  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587441253478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "D:/intelFPGA_lite/ccct/db/add_sub_pvi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441253519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441253519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parkClarkeInverse:u3\|qmult:u5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"parkClarkeInverse:u3\|qmult:u5\|lpm_mult:Mult0\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441253526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parkClarkeInverse:u3\|qmult:u5\|lpm_mult:Mult0 " "Instantiated megafunction \"parkClarkeInverse:u3\|qmult:u5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 28 " "Parameter \"LPM_WIDTHB\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 59 " "Parameter \"LPM_WIDTHR\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253526 ""}  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587441253526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3ht " "Found entity 1: mult_3ht" {  } { { "db/mult_3ht.tdf" "" { Text "D:/intelFPGA_lite/ccct/db/mult_3ht.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587441253569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441253569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarke:u1\|qmult:u4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clarke:u1\|qmult:u4\|lpm_mult:Mult0\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441253590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarke:u1\|qmult:u4\|lpm_mult:Mult0 " "Instantiated megafunction \"clarke:u1\|qmult:u4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 28 " "Parameter \"LPM_WIDTHB\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 59 " "Parameter \"LPM_WIDTHR\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253591 ""}  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587441253591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarke:u1\|qmult:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clarke:u1\|qmult:u1\|lpm_mult:Mult0\"" {  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441253598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarke:u1\|qmult:u1\|lpm_mult:Mult0 " "Instantiated megafunction \"clarke:u1\|qmult:u1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 28 " "Parameter \"LPM_WIDTHB\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 59 " "Parameter \"LPM_WIDTHR\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587441253598 ""}  } { { "ccct.v" "" { Text "D:/intelFPGA_lite/ccct/ccct.v" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587441253598 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2559 " "Ignored 2559 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2559 " "Ignored 2559 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1587441254079 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1587441254079 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587441254476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/ccct/output_files/ccct.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/ccct/output_files/ccct.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441255305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587441255625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587441255625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2596 " "Implemented 2596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "160 " "Implemented 160 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587441255803 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587441255803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2236 " "Implemented 2236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587441255803 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "104 " "Implemented 104 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1587441255803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587441255803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587441255851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 09:24:15 2020 " "Processing ended: Tue Apr 21 09:24:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587441255851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587441255851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587441255851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587441255851 ""}
