

================================================================
== Vitis HLS Report for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT'
================================================================
* Date:           Thu Oct  2 22:21:41 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.049 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- XB_INIT  |      768|      768|         1|          1|          1|   768|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 4 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.39ns)   --->   "%store_ln116 = store i10 0, i10 %i_14" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 21 'store' 'store_ln116' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc137.i.i.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i10 %i_14" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%add_ln116 = add i10 %i, i10 1" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 24 'add' 'add_ln116' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.60ns)   --->   "%icmp_ln116 = icmp_eq  i10 %i, i10 768" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 25 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.inc137.split.i.i.i, void %LOAD_V_CACHE.i.i.i.i.preheader.exitStub" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 26 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i10 %i" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 27 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_MHSA.cpp:117->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 28 'specpipeline' 'specpipeline_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_96" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 30 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 31 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i6 %lshr_ln7" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 32 'zext' 'zext_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%xb_0_addr = getelementptr i32 %xb_0, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 33 'getelementptr' 'xb_0_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%xb_1_addr = getelementptr i32 %xb_1, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 34 'getelementptr' 'xb_1_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%xb_2_addr = getelementptr i32 %xb_2, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 35 'getelementptr' 'xb_2_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%xb_3_addr = getelementptr i32 %xb_3, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 36 'getelementptr' 'xb_3_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%xb_4_addr = getelementptr i32 %xb_4, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 37 'getelementptr' 'xb_4_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%xb_5_addr = getelementptr i32 %xb_5, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 38 'getelementptr' 'xb_5_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%xb_6_addr = getelementptr i32 %xb_6, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 39 'getelementptr' 'xb_6_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%xb_7_addr = getelementptr i32 %xb_7, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 40 'getelementptr' 'xb_7_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%xb_8_addr = getelementptr i32 %xb_8, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 41 'getelementptr' 'xb_8_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%xb_9_addr = getelementptr i32 %xb_9, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 42 'getelementptr' 'xb_9_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%xb_10_addr = getelementptr i32 %xb_10, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 43 'getelementptr' 'xb_10_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%xb_11_addr = getelementptr i32 %xb_11, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 44 'getelementptr' 'xb_11_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%xb_12_addr = getelementptr i32 %xb_12, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 45 'getelementptr' 'xb_12_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%xb_13_addr = getelementptr i32 %xb_13, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 46 'getelementptr' 'xb_13_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%xb_14_addr = getelementptr i32 %xb_14, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 47 'getelementptr' 'xb_14_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%xb_15_addr = getelementptr i32 %xb_15, i64 0, i64 %zext_ln116" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 48 'getelementptr' 'xb_15_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.43ns)   --->   "%switch_ln118 = switch i4 %trunc_ln116, void %arrayidx136.case.15.i.i.i, i4 0, void %arrayidx136.case.0.i.i.i, i4 1, void %arrayidx136.case.1.i.i.i, i4 2, void %arrayidx136.case.2.i.i.i, i4 3, void %arrayidx136.case.3.i.i.i, i4 4, void %arrayidx136.case.4.i.i.i, i4 5, void %arrayidx136.case.5.i.i.i, i4 6, void %arrayidx136.case.6.i.i.i, i4 7, void %arrayidx136.case.7.i.i.i, i4 8, void %arrayidx136.case.8.i.i.i, i4 9, void %arrayidx136.case.9.i.i.i, i4 10, void %arrayidx136.case.10.i.i.i, i4 11, void %arrayidx136.case.11.i.i.i, i4 12, void %arrayidx136.case.12.i.i.i, i4 13, void %arrayidx136.case.13.i.i.i, i4 14, void %arrayidx136.case.14.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 49 'switch' 'switch_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.43>
ST_1 : Operation 50 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 50 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 14)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_14_addr"   --->   Operation 51 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 14)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_14_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 52 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 53 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 14)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 54 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 13)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_13_addr"   --->   Operation 55 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 13)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_13_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 56 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 57 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 13)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 58 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 12)> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_12_addr"   --->   Operation 59 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 12)> <Delay = 0.42>
ST_1 : Operation 60 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_12_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 60 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 61 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 12)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 62 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 11)> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_11_addr"   --->   Operation 63 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 11)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_11_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 64 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 65 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 11)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 66 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 10)> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_10_addr"   --->   Operation 67 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 10)> <Delay = 0.42>
ST_1 : Operation 68 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_10_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 68 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 69 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 10)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 70 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 9)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_9_addr"   --->   Operation 71 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 9)> <Delay = 0.42>
ST_1 : Operation 72 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_9_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 72 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 73 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 9)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 74 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 8)> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_8_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 8)> <Delay = 0.42>
ST_1 : Operation 76 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_8_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 76 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 77 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 8)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 78 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 7)> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_7_addr"   --->   Operation 79 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 7)> <Delay = 0.42>
ST_1 : Operation 80 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_7_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 80 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 81 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 7)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 82 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 6)> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_6_addr"   --->   Operation 83 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 6)> <Delay = 0.42>
ST_1 : Operation 84 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_6_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 84 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 85 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 6)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 86 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 5)> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_5_addr"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 5)> <Delay = 0.42>
ST_1 : Operation 88 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_5_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 88 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 89 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 5)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 90 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 4)> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_4_addr"   --->   Operation 91 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 4)> <Delay = 0.42>
ST_1 : Operation 92 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_4_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 92 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 93 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 4)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 94 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 3)> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_3_addr"   --->   Operation 95 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 3)> <Delay = 0.42>
ST_1 : Operation 96 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_3_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 96 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 97 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 3)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 98 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 2)> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_2_addr"   --->   Operation 99 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 2)> <Delay = 0.42>
ST_1 : Operation 100 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_2_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 100 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 101 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 2)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 102 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 1)> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_1_addr"   --->   Operation 103 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 1)> <Delay = 0.42>
ST_1 : Operation 104 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_1_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 104 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 105 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 1)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 106 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 0)> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_0_addr"   --->   Operation 107 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 0)> <Delay = 0.42>
ST_1 : Operation 108 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_0_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 108 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 109 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 0)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln118 = muxlogic i32 0"   --->   Operation 110 'muxlogic' 'muxLogicRAMData_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 15)> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln118 = muxlogic i6 %xb_15_addr"   --->   Operation 111 'muxlogic' 'muxLogicRAMAddr_to_store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 15)> <Delay = 0.42>
ST_1 : Operation 112 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln118 = store i32 0, i6 %xb_15_addr" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 112 'store' 'store_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln118 = br void %arrayidx136.exit.i.i.i" [kernel_MHSA.cpp:118->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 113 'br' 'br_ln118' <Predicate = (!icmp_ln116 & trunc_ln116 == 15)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.39ns)   --->   "%store_ln116 = store i10 %add_ln116, i10 %i_14" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 114 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.39>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc137.i.i.i" [kernel_MHSA.cpp:116->kernel_MHSA.cpp:116->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 115 'br' 'br_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln116)> <Delay = 0.28>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xb_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ xb_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_14                           (alloca           ) [ 01]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
specmemcore_ln0                (specmemcore      ) [ 00]
store_ln116                    (store            ) [ 00]
br_ln0                         (br               ) [ 00]
i                              (load             ) [ 00]
add_ln116                      (add              ) [ 00]
icmp_ln116                     (icmp             ) [ 01]
br_ln116                       (br               ) [ 00]
trunc_ln116                    (trunc            ) [ 01]
specpipeline_ln117             (specpipeline     ) [ 00]
speclooptripcount_ln116        (speclooptripcount) [ 00]
specloopname_ln116             (specloopname     ) [ 00]
lshr_ln7                       (partselect       ) [ 00]
zext_ln116                     (zext             ) [ 00]
xb_0_addr                      (getelementptr    ) [ 00]
xb_1_addr                      (getelementptr    ) [ 00]
xb_2_addr                      (getelementptr    ) [ 00]
xb_3_addr                      (getelementptr    ) [ 00]
xb_4_addr                      (getelementptr    ) [ 00]
xb_5_addr                      (getelementptr    ) [ 00]
xb_6_addr                      (getelementptr    ) [ 00]
xb_7_addr                      (getelementptr    ) [ 00]
xb_8_addr                      (getelementptr    ) [ 00]
xb_9_addr                      (getelementptr    ) [ 00]
xb_10_addr                     (getelementptr    ) [ 00]
xb_11_addr                     (getelementptr    ) [ 00]
xb_12_addr                     (getelementptr    ) [ 00]
xb_13_addr                     (getelementptr    ) [ 00]
xb_14_addr                     (getelementptr    ) [ 00]
xb_15_addr                     (getelementptr    ) [ 00]
switch_ln118                   (switch           ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
muxLogicRAMData_to_store_ln118 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln118 (muxlogic         ) [ 00]
store_ln118                    (store            ) [ 00]
br_ln118                       (br               ) [ 00]
store_ln116                    (store            ) [ 00]
br_ln116                       (br               ) [ 00]
ret_ln0                        (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xb_15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xb_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xb_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xb_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xb_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xb_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xb_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xb_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xb_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xb_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xb_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="xb_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="xb_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="xb_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="xb_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="xb_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_96"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="i_14_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="xb_0_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_0_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="xb_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_1_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="xb_2_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_2_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="xb_3_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_3_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="xb_4_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_4_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="xb_5_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_5_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="xb_6_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_6_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="xb_7_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_7_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="xb_8_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_8_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="xb_9_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_9_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xb_10_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_10_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xb_11_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_11_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xb_12_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_12_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="xb_13_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_13_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xb_14_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_14_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xb_15_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_15_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln118_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="6" slack="0"/>
<pin id="224" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="226" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln118_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="0"/>
<pin id="234" dir="0" index="4" bw="6" slack="0"/>
<pin id="235" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="237" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln118_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="0"/>
<pin id="245" dir="0" index="4" bw="6" slack="0"/>
<pin id="246" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="248" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln118_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="0"/>
<pin id="256" dir="0" index="4" bw="6" slack="0"/>
<pin id="257" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="259" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln118_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="6" slack="0"/>
<pin id="268" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln118_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="0"/>
<pin id="278" dir="0" index="4" bw="6" slack="0"/>
<pin id="279" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="281" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln118_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="0"/>
<pin id="289" dir="0" index="4" bw="6" slack="0"/>
<pin id="290" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="292" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln118_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="0"/>
<pin id="300" dir="0" index="4" bw="6" slack="0"/>
<pin id="301" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="303" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln118_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="0"/>
<pin id="311" dir="0" index="4" bw="6" slack="0"/>
<pin id="312" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="314" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln118_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="319" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="0"/>
<pin id="322" dir="0" index="4" bw="6" slack="0"/>
<pin id="323" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="325" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln118_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="0"/>
<pin id="333" dir="0" index="4" bw="6" slack="0"/>
<pin id="334" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="336" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln118_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="0" slack="0"/>
<pin id="344" dir="0" index="4" bw="6" slack="0"/>
<pin id="345" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="347" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln118_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="0" slack="0"/>
<pin id="355" dir="0" index="4" bw="6" slack="0"/>
<pin id="356" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="358" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln118_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="363" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="0" slack="0"/>
<pin id="366" dir="0" index="4" bw="6" slack="0"/>
<pin id="367" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="369" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln118_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="0"/>
<pin id="377" dir="0" index="4" bw="6" slack="0"/>
<pin id="378" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="380" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln118_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="0" slack="0"/>
<pin id="388" dir="0" index="4" bw="6" slack="0"/>
<pin id="389" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="391" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 muxLogicRAMData_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln116_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln116_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln116_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="9" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln116_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="lshr_ln7_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="10" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="0" index="3" bw="5" slack="0"/>
<pin id="427" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln116_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="switch_ln118_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="3" slack="0"/>
<pin id="457" dir="0" index="4" bw="3" slack="0"/>
<pin id="458" dir="0" index="5" bw="4" slack="0"/>
<pin id="459" dir="0" index="6" bw="4" slack="0"/>
<pin id="460" dir="0" index="7" bw="4" slack="0"/>
<pin id="461" dir="0" index="8" bw="4" slack="0"/>
<pin id="462" dir="0" index="9" bw="4" slack="0"/>
<pin id="463" dir="0" index="10" bw="4" slack="0"/>
<pin id="464" dir="0" index="11" bw="4" slack="0"/>
<pin id="465" dir="0" index="12" bw="4" slack="0"/>
<pin id="466" dir="0" index="13" bw="3" slack="0"/>
<pin id="467" dir="0" index="14" bw="3" slack="0"/>
<pin id="468" dir="0" index="15" bw="2" slack="0"/>
<pin id="469" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln118/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="muxLogicRAMAddr_to_store_ln118_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln118/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln116_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="0" index="1" bw="10" slack="0"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="i_14_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="0"/>
<pin id="557" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="68" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="68" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="68" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="68" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="68" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="68" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="227"><net_src comp="100" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="228"><net_src comp="204" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="238"><net_src comp="100" pin="0"/><net_sink comp="229" pin=4"/></net>

<net id="239"><net_src comp="197" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="249"><net_src comp="100" pin="0"/><net_sink comp="240" pin=4"/></net>

<net id="250"><net_src comp="190" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="260"><net_src comp="100" pin="0"/><net_sink comp="251" pin=4"/></net>

<net id="261"><net_src comp="183" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="271"><net_src comp="100" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="272"><net_src comp="176" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="282"><net_src comp="100" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="283"><net_src comp="169" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="293"><net_src comp="100" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="294"><net_src comp="162" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="304"><net_src comp="100" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="305"><net_src comp="155" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="315"><net_src comp="100" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="316"><net_src comp="148" pin="3"/><net_sink comp="306" pin=2"/></net>

<net id="326"><net_src comp="100" pin="0"/><net_sink comp="317" pin=4"/></net>

<net id="327"><net_src comp="141" pin="3"/><net_sink comp="317" pin=2"/></net>

<net id="337"><net_src comp="100" pin="0"/><net_sink comp="328" pin=4"/></net>

<net id="338"><net_src comp="134" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="348"><net_src comp="100" pin="0"/><net_sink comp="339" pin=4"/></net>

<net id="349"><net_src comp="127" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="359"><net_src comp="100" pin="0"/><net_sink comp="350" pin=4"/></net>

<net id="360"><net_src comp="120" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="370"><net_src comp="100" pin="0"/><net_sink comp="361" pin=4"/></net>

<net id="371"><net_src comp="113" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="381"><net_src comp="100" pin="0"/><net_sink comp="372" pin=4"/></net>

<net id="382"><net_src comp="106" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="392"><net_src comp="100" pin="0"/><net_sink comp="383" pin=4"/></net>

<net id="393"><net_src comp="211" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="397"><net_src comp="100" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="44" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="403" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="403" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="403" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="422" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="443"><net_src comp="432" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="444"><net_src comp="432" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="445"><net_src comp="432" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="446"><net_src comp="432" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="447"><net_src comp="432" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="448"><net_src comp="432" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="449"><net_src comp="432" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="450"><net_src comp="432" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="451"><net_src comp="432" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="470"><net_src comp="418" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="472"><net_src comp="72" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="473"><net_src comp="74" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="474"><net_src comp="76" pin="0"/><net_sink comp="452" pin=4"/></net>

<net id="475"><net_src comp="78" pin="0"/><net_sink comp="452" pin=5"/></net>

<net id="476"><net_src comp="80" pin="0"/><net_sink comp="452" pin=6"/></net>

<net id="477"><net_src comp="82" pin="0"/><net_sink comp="452" pin=7"/></net>

<net id="478"><net_src comp="84" pin="0"/><net_sink comp="452" pin=8"/></net>

<net id="479"><net_src comp="86" pin="0"/><net_sink comp="452" pin=9"/></net>

<net id="480"><net_src comp="88" pin="0"/><net_sink comp="452" pin=10"/></net>

<net id="481"><net_src comp="90" pin="0"/><net_sink comp="452" pin=11"/></net>

<net id="482"><net_src comp="92" pin="0"/><net_sink comp="452" pin=12"/></net>

<net id="483"><net_src comp="94" pin="0"/><net_sink comp="452" pin=13"/></net>

<net id="484"><net_src comp="96" pin="0"/><net_sink comp="452" pin=14"/></net>

<net id="485"><net_src comp="98" pin="0"/><net_sink comp="452" pin=15"/></net>

<net id="489"><net_src comp="204" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="197" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="190" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="183" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="176" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="169" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="162" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="155" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="148" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="141" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="134" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="127" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="120" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="113" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="106" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="211" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="406" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="102" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="550" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xb_15 | {1 }
	Port: xb_14 | {1 }
	Port: xb_13 | {1 }
	Port: xb_12 | {1 }
	Port: xb_11 | {1 }
	Port: xb_10 | {1 }
	Port: xb_9 | {1 }
	Port: xb_8 | {1 }
	Port: xb_7 | {1 }
	Port: xb_6 | {1 }
	Port: xb_5 | {1 }
	Port: xb_4 | {1 }
	Port: xb_3 | {1 }
	Port: xb_2 | {1 }
	Port: xb_1 | {1 }
	Port: xb_0 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln116 : 1
		i : 1
		add_ln116 : 2
		icmp_ln116 : 2
		br_ln116 : 3
		trunc_ln116 : 2
		lshr_ln7 : 2
		zext_ln116 : 3
		xb_0_addr : 4
		xb_1_addr : 4
		xb_2_addr : 4
		xb_3_addr : 4
		xb_4_addr : 4
		xb_5_addr : 4
		xb_6_addr : 4
		xb_7_addr : 4
		xb_8_addr : 4
		xb_9_addr : 4
		xb_10_addr : 4
		xb_11_addr : 4
		xb_12_addr : 4
		xb_13_addr : 4
		xb_14_addr : 4
		xb_15_addr : 4
		switch_ln118 : 3
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		muxLogicRAMAddr_to_store_ln118 : 5
		store_ln118 : 5
		store_ln116 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|    add   |            add_ln116_fu_406           |    0    |    10   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln116_fu_412           |    0    |    4    |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_394              |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_486 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_490 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_494 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_498 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_502 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_506 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_510 |    0    |    0    |
| muxlogic | muxLogicRAMAddr_to_store_ln118_fu_514 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_518 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_522 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_526 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_530 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_534 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_538 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_542 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln118_fu_546 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln116_fu_418          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|            lshr_ln7_fu_422            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |           zext_ln116_fu_432           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|  switch  |          switch_ln118_fu_452          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    14   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i_14_reg_555|   10   |
+------------+--------+
|    Total   |   10   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   10   |   14   |
+-----------+--------+--------+
