// Seed: 1002748941
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input wor id_2,
    output supply1 id_3,
    input tri id_4,
    input wire id_5,
    output tri1 id_6,
    id_18 = -1,
    input supply1 id_7,
    input tri0 id_8,
    output uwire id_9,
    output supply0 id_10,
    input tri1 id_11,
    output uwire id_12,
    input wor id_13,
    input tri0 void id_14,
    output wor id_15,
    input wire id_16
);
  wire id_19;
  wire id_20;
  assign module_1.type_18 = 0;
  always id_19 = id_18.id_20;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    output wor id_5,
    output supply0 id_6,
    output supply0 id_7,
    input wor id_8,
    output wire id_9,
    input wand id_10
);
  logic [7:0] id_12;
  wire id_13 = id_3, id_14 = id_12[1];
  id_15(
      .id_0(id_12)
  ); id_16(
      -1
  );
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_14,
      id_3,
      id_5,
      id_4,
      id_13,
      id_13,
      id_13,
      id_8,
      id_6,
      id_10,
      id_2,
      id_1,
      id_13
  );
endmodule
