
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, i686-w64-mingw32.static-gcc 4.9.3 -Os)


yosys> read_verilog -sv myALU2.sv
1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `myALU2.sv' to AST representation.
Generating RTLIL representation for module `\myALU2'.
Note: Assuming pure combinatorial block at myALU2.sv:17 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

yosys> synth -auto-top

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Finding top of design hierarchy..
root of   0 design levels: myALU2
Automatically selected myALU2 as design top module.

2.1.2. Analyzing design hierarchy..
Top module:  \myALU2

2.1.3. Analyzing design hierarchy..
Top module:  \myALU2
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_INIT pass (extract init attributes).

2.2.4. Executing PROC_ARST pass (detect async resets in processes).

2.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\myALU2.$proc$myALU2.sv:17$15'.
     1/2: $1\w[15:0]
     2/2: $0\w[15:0]

2.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\myALU2.\w' from process `\myALU2.$proc$myALU2.sv:17$15'.

2.2.7. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\myALU2.$proc$myALU2.sv:17$15'.
Removing empty process `myALU2.$proc$myALU2.sv:17$15'.
Cleaned up 1 empty switch.

2.3. Executing OPT_EXPR pass (perform const folding).
Replacing $sshr cell `$sshr$myALU2.sv:23$16' (B=2, SHR=2) in module `myALU2' with fixed wiring: { 2'00 $add$myALU2.sv:14$14_Y [15:2] }
Replacing $eq cell `$procmux$28_CMP0' in module `myALU2' with $logic_not.
Replacing $eq cell `$eq$myALU2.sv:8$3' in module `myALU2' with $logic_not.
Replacing $sshl cell `$sshl$myALU2.sv:9$5' (B=1, SHR=-1) in module `myALU2' with fixed wiring: { \inA [14:0] 1'0 }
Replacing $sshr cell `$sshr$myALU2.sv:10$7' (B=1, SHR=1) in module `myALU2' with fixed wiring: { 1'0 \inB [15:1] }

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..
  removing unused `$logic_not' cell `$eq$myALU2.sv:8$3'.
  removing unused `$eq' cell `$eq$myALU2.sv:9$4'.
  removing unused `$eq' cell `$eq$myALU2.sv:10$6'.
  removing unused `$mux' cell `$ternary$myALU2.sv:10$8'.
  removing unused `$mux' cell `$ternary$myALU2.sv:10$9'.
  removing unused `$mux' cell `$ternary$myALU2.sv:10$10'.
  removing unused non-port wire \temp1.
  removed 1 unused temporary wires.

2.5. Executing CHECK pass (checking for obvious problems).
checking module myALU2..
found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myALU2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$21 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myALU2.
    New input vector for $reduce_or cell $reduce_or$myALU2.sv:6$1: { \w [0] \w [1] \w [2] \w [3] \w [4] \w [5] \w [6] \w [7] \w [8] \w [9] \w [10] \w [11] \w [12] \w [13] \w [14] \w [15] }
    New input vector for $reduce_or cell $reduce_or$myALU2.sv:14$11: { \opc [0] \opc [1] \opc [2] }
    New ctrl vector for $pmux cell $procmux$21: { $auto$opt_reduce.cc:132:opt_mux$30 $procmux$25_CMP $procmux$24_CMP $procmux$23_CMP $procmux$22_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$29: { $procmux$26_CMP $procmux$27_CMP $procmux$28_CMP }
  Optimizing cells in module \myALU2.
Performed a total of 4 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
Removed a total of 0 cells.

2.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..

2.6.8. Executing OPT_EXPR pass (perform const folding).

2.6.9. Rerunning OPT passes. (Maybe there is more to do..)

2.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myALU2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$21 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myALU2.
Performed a total of 0 changes.

2.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
Removed a total of 0 cells.

2.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..

2.6.15. Executing OPT_EXPR pass (perform const folding).

2.6.16. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 15 bits (of 16) from port A of cell myALU2.$and$myALU2.sv:14$13 ($and).
Removed top 15 bits (of 16) from port Y of cell myALU2.$and$myALU2.sv:14$13 ($and).
Removed top 15 bits (of 16) from port B of cell myALU2.$add$myALU2.sv:14$14 ($add).
Removed top 1 bits (of 3) from port B of cell myALU2.$procmux$25_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell myALU2.$procmux$26_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell myALU2.$procmux$27_CMP0 ($eq).
Removed top 15 bits (of 16) from wire myALU2.$and$myALU2.sv:14$13_Y.
Removed top 15 bits (of 16) from wire myALU2.$logic_not$myALU2.sv:14$12_Y.

2.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module myALU2:
  creating $macc model for $add$myALU2.sv:14$14 ($add).
  creating $alu model for $macc $add$myALU2.sv:14$14.
  creating $alu cell for $add$myALU2.sv:14$14: $auto$alumacc.cc:470:replace_alu$33
  created 1 $alu and 0 $macc cells.

2.9. Executing SHARE pass (SAT-based resource sharing).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
Removed a total of 0 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myALU2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$21 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myALU2.
Performed a total of 0 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
Removed a total of 0 cells.

2.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..

2.10.8. Executing OPT_EXPR pass (perform const folding).

2.10.9. Finished OPT passes. (There is nothing left to do.)

2.11. Executing FSM pass (extract and optimize FSM).

2.11.1. Executing FSM_DETECT pass (finding FSMs in design).

2.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..

2.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
Removed a total of 0 cells.

2.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..

2.12.5. Finished fast OPT passes.

2.13. Executing MEMORY pass.

2.13.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

2.13.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..

2.13.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..

2.13.5. Executing MEMORY_COLLECT pass (generating $mem cells).

2.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..

2.15. Executing OPT pass (performing simple optimizations).

2.15.1. Executing OPT_EXPR pass (perform const folding).

2.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
Removed a total of 0 cells.

2.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..

2.15.5. Finished fast OPT passes.

2.16. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

2.17. Executing OPT pass (performing simple optimizations).

2.17.1. Executing OPT_EXPR pass (perform const folding).

2.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
Removed a total of 0 cells.

2.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myALU2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$21 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myALU2.
Performed a total of 0 changes.

2.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
Removed a total of 0 cells.

2.17.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..

2.17.8. Executing OPT_EXPR pass (perform const folding).

2.17.9. Finished OPT passes. (There is nothing left to do.)

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping myALU2.$reduce_or$myALU2.sv:6$1 ($reduce_or) with simplemap.
Mapping myALU2.$logic_not$myALU2.sv:6$2 ($logic_not) with simplemap.
Mapping myALU2.$reduce_or$myALU2.sv:14$11 ($reduce_or) with simplemap.
Mapping myALU2.$logic_not$myALU2.sv:14$12 ($logic_not) with simplemap.
Mapping myALU2.$and$myALU2.sv:14$13 ($and) with simplemap.

2.18.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 16
Parameter \Y_WIDTH = 16
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16'.

2.18.3. Continuing TECHMAP pass.
Mapping myALU2.$auto$alumacc.cc:470:replace_alu$33 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16.
Mapping myALU2.$and$myALU2.sv:24$17 ($and) with simplemap.
Mapping myALU2.$or$myALU2.sv:25$18 ($or) with simplemap.
Mapping myALU2.$not$myALU2.sv:26$19 ($not) with simplemap.
Mapping myALU2.$procmux$22_CMP0 ($eq) with simplemap.
Mapping myALU2.$auto$opt_reduce.cc:126:opt_mux$29 ($reduce_or) with simplemap.

2.18.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 16
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=16\S_WIDTH=5'.

2.18.5. Continuing TECHMAP pass.
Mapping myALU2.$procmux$21 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=5.
Mapping myALU2.$procmux$23_CMP0 ($eq) with simplemap.
Mapping myALU2.$procmux$24_CMP0 ($eq) with simplemap.
Mapping myALU2.$procmux$25_CMP0 ($eq) with simplemap.
Mapping myALU2.$procmux$26_CMP0 ($eq) with simplemap.
Mapping myALU2.$procmux$27_CMP0 ($eq) with simplemap.
Mapping myALU2.$procmux$28_CMP0 ($logic_not) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109 ($xor) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:263$110 ($xor) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108 ($and) with simplemap.

2.18.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 16
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=16'.

2.18.7. Executing PROC pass (convert processes to netlists).

2.18.7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.18.7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.18.7.3. Executing PROC_INIT pass (extract init attributes).

2.18.7.4. Executing PROC_ARST pass (detect async resets in processes).

2.18.7.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$352'.
     1/32: $0\p[15:0] [14]
     2/32: $0\g[15:0] [14]
     3/32: $0\p[15:0] [12]
     4/32: $0\g[15:0] [12]
     5/32: $0\p[15:0] [10]
     6/32: $0\g[15:0] [10]
     7/32: $0\p[15:0] [8]
     8/32: $0\g[15:0] [8]
     9/32: $0\p[15:0] [6]
    10/32: $0\g[15:0] [6]
    11/32: $0\p[15:0] [4]
    12/32: $0\g[15:0] [4]
    13/32: $0\p[15:0] [2]
    14/32: $0\g[15:0] [2]
    15/32: $0\p[15:0] [13]
    16/32: $0\g[15:0] [13]
    17/32: $0\p[15:0] [9]
    18/32: $0\g[15:0] [9]
    19/32: $0\p[15:0] [5]
    20/32: $0\g[15:0] [5]
    21/32: $0\p[15:0] [11]
    22/32: $0\g[15:0] [11]
    23/32: $0\p[15:0] [15]
    24/32: $0\g[15:0] [15]
    25/32: $0\p[15:0] [7]
    26/32: $0\g[15:0] [7]
    27/32: $0\p[15:0] [3]
    28/32: $0\g[15:0] [3]
    29/32: $0\p[15:0] [1]
    30/32: $0\g[15:0] [1]
    31/32: $0\g[15:0] [0]
    32/32: $0\p[15:0] [0]

2.18.7.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=16.\p' from process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$352'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=16.\g' from process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$352'.

2.18.7.7. Executing PROC_DFF pass (convert process syncs to FFs).

2.18.7.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$352'.
Cleaned up 0 empty switches.

2.18.8. Executing OPT pass (performing simple optimizations).

2.18.8.1. Executing OPT_EXPR pass (perform const folding).

2.18.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=16'.
Removed a total of 0 cells.

2.18.8.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.18.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=16..
  removing unused `$and' cell `$and$<techmap.v>:222$357'.
  removing unused `$and' cell `$and$<techmap.v>:222$381'.
  removing unused `$and' cell `$and$<techmap.v>:222$393'.
  removing unused `$and' cell `$and$<techmap.v>:222$399'.
  removing unused `$and' cell `$and$<techmap.v>:230$402'.
  removing unused `$and' cell `$and$<techmap.v>:230$405'.
  removing unused `$and' cell `$and$<techmap.v>:230$408'.
  removing unused `$and' cell `$and$<techmap.v>:230$411'.
  removing unused `$and' cell `$and$<techmap.v>:230$414'.
  removing unused `$and' cell `$and$<techmap.v>:230$417'.
  removing unused `$and' cell `$and$<techmap.v>:230$420'.
  removing unused `$and' cell `$and$<techmap.v>:230$423'.
  removing unused `$and' cell `$and$<techmap.v>:230$426'.
  removing unused `$and' cell `$and$<techmap.v>:230$429'.
  removing unused `$and' cell `$and$<techmap.v>:230$432'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

2.18.8.5. Finished fast OPT passes.

2.18.9. Continuing TECHMAP pass.
Mapping myALU2.$auto$alumacc.cc:470:replace_alu$33.lcu using $paramod\_90_lcu\WIDTH=16.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107 ($mux) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106 ($not) with simplemap.
Mapping myALU2.$auto$alumacc.cc:470:replace_alu$33.B_conv ($pos) with simplemap.
Mapping myALU2.$auto$alumacc.cc:470:replace_alu$33.A_conv ($pos) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$197 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$198 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$196 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$195 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$194 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$193 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$192 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$191 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$190 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$189 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$188 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$187 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$186 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$185 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$184 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:441$183 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$procmux$21.$and$<techmap.v>:434$182 ($and) with simplemap.
Mapping myALU2.$techmap$procmux$21.$and$<techmap.v>:434$181 ($and) with simplemap.
Mapping myALU2.$techmap$procmux$21.$and$<techmap.v>:434$180 ($and) with simplemap.
Mapping myALU2.$techmap$procmux$21.$and$<techmap.v>:434$179 ($and) with simplemap.
Mapping myALU2.$techmap$procmux$21.$and$<techmap.v>:434$178 ($and) with simplemap.
Mapping myALU2.$techmap$procmux$21.$ternary$<techmap.v>:445$177 ($mux) with simplemap.
Mapping myALU2.$techmap$procmux$21.$reduce_or$<techmap.v>:445$176 ($reduce_or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$376 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$373 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$370 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$367 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$364 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$361 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$358 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$355 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:212$353 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$379 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$382 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$385 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$388 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$391 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$394 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$397 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$360 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$363 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$366 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$369 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$372 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$375 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$378 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$384 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$387 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$390 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:222$396 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$400 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$403 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$406 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$409 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$412 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$415 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$418 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$421 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$424 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$427 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$430 ($and) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:212$354 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$356 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$359 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$362 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$365 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$368 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$371 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$374 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$377 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$380 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$383 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$386 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$389 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$392 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$395 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$398 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$401 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$404 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$407 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$410 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$413 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$416 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$419 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$422 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$425 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$428 ($or) with simplemap.
Mapping myALU2.$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:229$431 ($or) with simplemap.
No more expansions possible.

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$434' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [1] = \inB [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$433' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [0] = \inB [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$435' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [2] = \inB [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$202' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$199 [1] = \opc [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$161' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$159 [0] = \opc [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$229' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$225 [2] = \opc [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$607' (const_and) in module `\myALU2' with constant driver `$techmap$procmux$21.$and$<techmap.v>:434$181_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$214' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$212 [0] = \opc [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$215' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$212 [1] = \opc [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$467' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$465 [1] = $techmap$procmux$21.$and$<techmap.v>:434$180_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$255' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$251 [2] = \opc [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$254' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$251 [1] = \opc [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$242' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$238 [2] = \opc [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$240' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$238 [0] = \opc [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$447' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [14] = \inB [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$283' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [14] = \inB [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$445' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [12] = \inB [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$281' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [12] = \inB [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$446' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [13] = \inB [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$282' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [13] = \inB [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$441' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [8] = \inB [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$277' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [8] = \inB [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$442' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [9] = \inB [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$278' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [9] = \inB [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$443' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [10] = \inB [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$279' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [10] = \inB [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$444' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [11] = \inB [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$280' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [11] = \inB [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$437' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [4] = \inB [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$273' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [4] = \inB [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$438' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [5] = \inB [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$274' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [5] = \inB [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$439' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [6] = \inB [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$275' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [6] = \inB [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$440' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [7] = \inB [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$276' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [7] = \inB [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$271' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [2] = \inB [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$436' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [3] = \inB [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$272' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [3] = \inB [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$303' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$270' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [1] = \inB [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$688' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:212$353_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$718' (?0) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [0] = $techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$719' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [1] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$355_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$305' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$304' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$686' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$358_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$720' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$359_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$727' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [3] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$379_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$307' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$306' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$685' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$361_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$721' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$362_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$690' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$382_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$309' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$308' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$684' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$364_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$722' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$365_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$728' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$383_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$731' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [7] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$391_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$311' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$310' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$683' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$367_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$723' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$368_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$691' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$385_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$313' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$312' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$682' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$370_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$724' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$371_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$729' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$386_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$734' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [11] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$400_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$315' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$314' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$681' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$373_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$725' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$374_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$737' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [13] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$409_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$608' (const_and) in module `\myALU2' with constant driver `$techmap$procmux$21.$and$<techmap.v>:434$181_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$474' (?0) in module `\myALU2' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$472 [1] = $techmap$procmux$21.$and$<techmap.v>:434$180_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$448' (??0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$ternary$<techmap.v>:258$107_Y [15] = \inB [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$284' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [15] = \inB [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$316' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$744' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [14] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$430_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$743' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [12] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$427_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$736' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [9] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$406_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$742' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [10] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$424_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$741' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [8] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$421_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$735' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [5] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$403_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$740' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [6] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$418_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$739' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [4] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$415_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$738' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [2] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:229$412_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$285' (?0) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:263$110_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:262$109_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$694' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$394_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$692' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$388_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$317' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$and$<techmap.v>:260$108_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$680' (const_and) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$376_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$726' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$377_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$730' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$389_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$732' (00) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$or$<techmap.v>:221$395_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$733' (0?) in module `\myALU2' with constant driver `$auto$alumacc.cc:484:replace_alu$35 [15] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$397_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$301' (0?) in module `\myALU2' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$33.$xor$<techmap.v>:263$110_Y [16] = $techmap$auto$alumacc.cc:470:replace_alu$33.lcu.$and$<techmap.v>:221$397_Y'.

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$228' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$241'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$225 [1] = $auto$simplemap.cc:250:simplemap_eqne$238 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$228' from module `\myALU2'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$227' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$253'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$225 [0] = $auto$simplemap.cc:250:simplemap_eqne$251 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$227' from module `\myALU2'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$220' is identical to cell `$auto$simplemap.cc:177:logic_reduce$265'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$219 = $auto$simplemap.cc:168:logic_reduce$264
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$220' from module `\myALU2'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$201' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$253'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$199 [0] = $auto$simplemap.cc:250:simplemap_eqne$251 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$201' from module `\myALU2'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$203' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$216'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$199 [2] = $auto$simplemap.cc:250:simplemap_eqne$212 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$203' from module `\myALU2'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$162' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$241'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$159 [1] = $auto$simplemap.cc:250:simplemap_eqne$238 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$162' from module `\myALU2'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$163' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$216'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$159 [2] = $auto$simplemap.cc:250:simplemap_eqne$212 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$163' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$155' is identical to cell `$auto$simplemap.cc:37:simplemap_not$461'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$155' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$154' is identical to cell `$auto$simplemap.cc:37:simplemap_not$460'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$154' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$153' is identical to cell `$auto$simplemap.cc:37:simplemap_not$459'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$153' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$152' is identical to cell `$auto$simplemap.cc:37:simplemap_not$458'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$152' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$151' is identical to cell `$auto$simplemap.cc:37:simplemap_not$457'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$151' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$150' is identical to cell `$auto$simplemap.cc:37:simplemap_not$456'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$150' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$149' is identical to cell `$auto$simplemap.cc:37:simplemap_not$455'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$149' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$148' is identical to cell `$auto$simplemap.cc:37:simplemap_not$454'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$148' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$147' is identical to cell `$auto$simplemap.cc:37:simplemap_not$453'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$147' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$146' is identical to cell `$auto$simplemap.cc:37:simplemap_not$452'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$146' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$145' is identical to cell `$auto$simplemap.cc:37:simplemap_not$451'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$145' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$144' is identical to cell `$auto$simplemap.cc:37:simplemap_not$450'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$144' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$143' is identical to cell `$auto$simplemap.cc:37:simplemap_not$449'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$143' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$463' is identical to cell `$auto$simplemap.cc:37:simplemap_not$157'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [14] = $not$myALU2.sv:26$19_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$463' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$462' is identical to cell `$auto$simplemap.cc:37:simplemap_not$156'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [13] = $not$myALU2.sv:26$19_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$462' from module `\myALU2'.
  Cell `$auto$simplemap.cc:37:simplemap_not$158' is identical to cell `$auto$simplemap.cc:37:simplemap_not$464'.
    Redirecting output \Y: $not$myALU2.sv:26$19_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$33.$not$<techmap.v>:258$106_Y [15]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$158' from module `\myALU2'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$207' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$259'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$206 = $auto$simplemap.cc:127:simplemap_reduce$258
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$207' from module `\myALU2'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$167' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$246'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$166 = $auto$simplemap.cc:127:simplemap_reduce$245
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$167' from module `\myALU2'.
Removed a total of 25 cells.

2.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$695'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$702'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$705'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$706'.

2.19.5. Finished fast OPT passes.

2.20. Executing ABC pass (technology mapping using ABC).

2.20.1. Extracting gate netlist of module `\myALU2' to `<abc-temp-dir>/input.blif'..
Extracted 290 gates and 328 wires to a netlist network with 36 inputs and 17 outputs.

2.20.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o
ABC: + map
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif

2.20.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       29
ABC RESULTS:              AOI3 cells:       29
ABC RESULTS:              AOI4 cells:        5
ABC RESULTS:              NAND cells:       25
ABC RESULTS:               NOR cells:       38
ABC RESULTS:               NOT cells:       15
ABC RESULTS:              OAI3 cells:       22
ABC RESULTS:              OAI4 cells:       11
ABC RESULTS:                OR cells:       12
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:      275
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       17
Removing temp directory.

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myALU2'.
Removed a total of 0 cells.

2.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myALU2..
  removing unused non-port wire \temp2.
  removed 1 unused temporary wires.

2.21.5. Finished fast OPT passes.

2.22. Executing HIERARCHY pass (managing design hierarchy).

2.22.1. Analyzing design hierarchy..
Top module:  \myALU2

2.22.2. Analyzing design hierarchy..
Top module:  \myALU2
Removed 0 unused modules.

2.23. Printing statistics.

=== myALU2 ===

   Number of wires:                193
   Number of wire bits:            240
   Number of public wires:           7
   Number of public wire bits:      54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                203
     $_AND_                         29
     $_AOI3_                        29
     $_AOI4_                         5
     $_NAND_                        25
     $_NOR_                         38
     $_NOT_                         15
     $_OAI3_                        22
     $_OAI4_                        11
     $_OR_                          12
     $_XNOR_                        15
     $_XOR_                          2

2.24. Executing CHECK pass (checking for obvious problems).
checking module myALU2..
found and reported 0 problems.

yosys> dfflibmap -liberty mycells.lib

3. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFF_PP0 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_PP0_.
  cell DFF_PP1 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_PP1_.
  create mapping for $_DFF_PN0_ from mapping for $_DFF_PP0_.
  create mapping for $_DFF_PN1_ from mapping for $_DFF_PP1_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  final dff cell mappings:
    DFF _DFF_N_ (.C(~C), .D( D), .Q( Q));
    DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    DFF_PP0 _DFF_NN0_ (.C(~C), .D( D), .Q( Q), .R(~R));
    DFF_PP0 _DFF_NN1_ (.C(~C), .D(~D), .Q(~Q), .R(~R));
    DFF_PP0 _DFF_NP0_ (.C(~C), .D( D), .Q( Q), .R( R));
    DFF_PP0 _DFF_NP1_ (.C(~C), .D(~D), .Q(~Q), .R( R));
    DFF_PP0 _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R(~R));
    DFF_PP1 _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R(~R));
    DFF_PP0 _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R));
    DFF_PP1 _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( R));
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_
Mapping DFF cells in module `\myALU2':

yosys> abc -liberty mycells.lib

4. Executing ABC pass (technology mapping using ABC).

4.1. Extracting gate netlist of module `\myALU2' to `<abc-temp-dir>/input.blif'..
Extracted 203 gates and 239 wires to a netlist network with 36 inputs and 17 outputs.

4.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lib -w C:\Yosys/mycells.lib
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_PP0".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_PP1".
ABC: Library "demo" from "C:\Yosys/mycells.lib" has 4 cells (3 skipped: 3 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash
ABC: + dc2
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig
ABC: + retime -o
ABC: + strash
ABC: + dch -f
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

4.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:      120
ABC RESULTS:               NOR cells:      158
ABC RESULTS:               NOT cells:       49
ABC RESULTS:        internal signals:      186
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       17
Removing temp directory.

yosys> write_verilog q2_alu_yosys.v

5. Executing Verilog backend.
Dumping module `\myALU2'.

yosys>