#! /Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7f91597352a0 .scope module, "DMATestBench" "DMATestBench" 2 13;
 .timescale -12 -12;
v0x7f915974e2c0_0 .var "ciN", 7 0;
v0x7f915974e390_0 .var "clock", 0 0;
v0x7f915974e420_0 .net "done", 0 0, L_0x7f915974f5d0;  1 drivers
v0x7f915974e4b0_0 .var "reset", 0 0;
v0x7f915974e560_0 .net "result", 31 0, L_0x7f915974f6c0;  1 drivers
v0x7f915974e630_0 .var "start", 0 0;
v0x7f915974e6e0_0 .var "valueA", 31 0;
v0x7f915974e790_0 .var "valueB", 31 0;
S_0x7f9159731fa0 .scope module, "DUT" "ramDmaCi" 2 26, 3 10 0, S_0x7f91597352a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busOut_request";
    .port_info 9 /INPUT 1 "busIn_grants";
    .port_info 10 /INPUT 32 "busIn_address_data";
    .port_info 11 /INPUT 1 "busIn_end_transaction";
    .port_info 12 /INPUT 1 "busIn_data_valid";
    .port_info 13 /INPUT 1 "busIn_busy";
    .port_info 14 /INPUT 1 "busIn_error";
    .port_info 15 /OUTPUT 32 "busOut_address_data";
    .port_info 16 /OUTPUT 8 "busOut_burst_size";
    .port_info 17 /OUTPUT 1 "busOut_read_n_write";
    .port_info 18 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 19 /OUTPUT 1 "busOut_end_transaction";
    .port_info 20 /OUTPUT 1 "busOut_data_valid";
    .port_info 21 /OUTPUT 1 "busOut_busy";
    .port_info 22 /OUTPUT 1 "busOut_error";
P_0x7f91597322e0 .param/l "customId" 0 3 10, C4<00001011>;
L_0x7f915974f080 .functor AND 1, L_0x7f915974ef00, L_0x7f915974e980, C4<1>, C4<1>;
L_0x7f915974f210 .functor AND 1, L_0x7f915974f170, L_0x7f915974f080, C4<1>, C4<1>;
L_0x7f915974f340 .functor NOT 1, L_0x7f915974f080, C4<0>, C4<0>, C4<0>;
L_0x7f915974f3b0 .functor OR 1, L_0x7f915974f210, L_0x7f915974f340, C4<0>, C4<0>;
L_0x7f915974f5d0 .functor AND 1, L_0x7f915974f4a0, L_0x7f915974e980, C4<1>, C4<1>;
L_0x7f915974f7e0 .functor NOT 1, v0x7f915974e390_0, C4<0>, C4<0>, C4<0>;
L_0x7f9160088008 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x7f915974a6d0_0 .net/2u *"_ivl_0", 7 0, L_0x7f9160088008;  1 drivers
v0x7f915974a760_0 .net *"_ivl_13", 21 0, L_0x7f915974ec60;  1 drivers
v0x7f915974a7f0_0 .net *"_ivl_14", 31 0, L_0x7f915974edb0;  1 drivers
L_0x7f9160088098 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7f915974a880_0 .net *"_ivl_17", 9 0, L_0x7f9160088098;  1 drivers
L_0x7f91600880e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f915974a920_0 .net/2u *"_ivl_18", 31 0, L_0x7f91600880e0;  1 drivers
v0x7f915974aa10_0 .net *"_ivl_2", 0 0, L_0x7f915974e840;  1 drivers
v0x7f915974aab0_0 .net *"_ivl_20", 0 0, L_0x7f915974ef00;  1 drivers
v0x7f915974ab50_0 .net *"_ivl_25", 0 0, L_0x7f915974f170;  1 drivers
v0x7f915974ac00_0 .net *"_ivl_28", 0 0, L_0x7f915974f340;  1 drivers
v0x7f915974ad10_0 .net *"_ivl_30", 0 0, L_0x7f915974f3b0;  1 drivers
L_0x7f9160088128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f915974adc0_0 .net/2u *"_ivl_32", 0 0, L_0x7f9160088128;  1 drivers
v0x7f915974ae70_0 .net *"_ivl_34", 0 0, L_0x7f915974f4a0;  1 drivers
L_0x7f9160088170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f915974af20_0 .net/2u *"_ivl_38", 31 0, L_0x7f9160088170;  1 drivers
L_0x7f9160088050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f915974afd0_0 .net/2u *"_ivl_4", 0 0, L_0x7f9160088050;  1 drivers
L_0x7f9160088290 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7f915974b080_0 .net/2u *"_ivl_52", 2 0, L_0x7f9160088290;  1 drivers
v0x7f915974b130_0 .net "block_size", 9 0, L_0x7f915974fb30;  1 drivers
v0x7f915974b1f0_0 .net "burst_size", 7 0, L_0x7f915974fc00;  1 drivers
o0x7f91600500c8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f915974b380_0 .net "busIn_address_data", 31 0, o0x7f91600500c8;  0 drivers
o0x7f91600500f8 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974b410_0 .net "busIn_busy", 0 0, o0x7f91600500f8;  0 drivers
o0x7f9160050128 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974b4a0_0 .net "busIn_data_valid", 0 0, o0x7f9160050128;  0 drivers
o0x7f9160050158 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974b530_0 .net "busIn_end_transaction", 0 0, o0x7f9160050158;  0 drivers
o0x7f9160050188 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974b5c0_0 .net "busIn_error", 0 0, o0x7f9160050188;  0 drivers
o0x7f91600501b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974b650_0 .net "busIn_grants", 0 0, o0x7f91600501b8;  0 drivers
o0x7f91600501e8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f915974b700_0 .net "busOut_address_data", 31 0, o0x7f91600501e8;  0 drivers
o0x7f9160050218 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x7f915974b7b0_0 .net "busOut_burst_size", 7 0, o0x7f9160050218;  0 drivers
o0x7f9160050248 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974b860_0 .net "busOut_busy", 0 0, o0x7f9160050248;  0 drivers
o0x7f9160050278 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974b910_0 .net "busOut_data_valid", 0 0, o0x7f9160050278;  0 drivers
o0x7f91600502a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974b9c0_0 .net "busOut_end_transaction", 0 0, o0x7f91600502a8;  0 drivers
o0x7f91600502d8 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974ba70_0 .net "busOut_error", 0 0, o0x7f91600502d8;  0 drivers
o0x7f9160050308 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974bb20_0 .net "busOut_read_n_write", 0 0, o0x7f9160050308;  0 drivers
v0x7f915974bbd0_0 .net "busOut_request", 0 0, v0x7f9159748ec0_0;  1 drivers
v0x7f915974bc80_0 .net "bus_start_address", 31 0, L_0x7f915974fa50;  1 drivers
o0x7f91600503c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f915974bd30_0 .net "butOut_begin_transaction", 0 0, o0x7f91600503c8;  0 drivers
v0x7f915974b2a0_0 .net "ciN", 7 0, v0x7f915974e2c0_0;  1 drivers
v0x7f915974bfc0_0 .net "clock", 0 0, v0x7f915974e390_0;  1 drivers
v0x7f915974c050_0 .net "control_register", 1 0, L_0x7f915974fcb0;  1 drivers
v0x7f915974c0e0_0 .net "done", 0 0, L_0x7f915974f5d0;  alias, 1 drivers
v0x7f915974c170_0 .net "enWR", 0 0, L_0x7f915974f080;  1 drivers
v0x7f915974c200_0 .net "memory_start_address", 8 0, L_0x7f915974fac0;  1 drivers
v0x7f915974c2b0_0 .net "read_b", 0 0, L_0x7f915974ebc0;  1 drivers
v0x7f915974c340_0 .var "read_done", 0 0;
v0x7f915974c3d0_0 .var "resTemp", 31 0;
v0x7f915974c460_0 .net "reset", 0 0, v0x7f915974e4b0_0;  1 drivers
v0x7f915974c4f0_0 .net "result", 31 0, L_0x7f915974f6c0;  alias, 1 drivers
v0x7f915974c580_0 .net "resultSRAM_CPU", 31 0, v0x7f915974a240_0;  1 drivers
v0x7f915974c630_0 .net "resultSRAM_DMA", 31 0, v0x7f915974a2d0_0;  1 drivers
v0x7f915974c6e0_0 .net "s_isMyCi", 0 0, L_0x7f915974e980;  1 drivers
v0x7f915974c770_0 .net "start", 0 0, v0x7f915974e630_0;  1 drivers
v0x7f915974c800_0 .net "state", 2 0, L_0x7f915974eae0;  1 drivers
v0x7f915974c8a0_0 .net "status_register", 1 0, L_0x7f915974fd90;  1 drivers
v0x7f915974c960_0 .net "valueA", 31 0, v0x7f915974e6e0_0;  1 drivers
v0x7f915974ca00_0 .net "valueB", 31 0, v0x7f915974e790_0;  1 drivers
v0x7f915974cae0_0 .net "writeEnableA", 0 0, L_0x7f915974f210;  1 drivers
L_0x7f915974e840 .cmp/eq 8, v0x7f915974e2c0_0, L_0x7f9160088008;
L_0x7f915974e980 .functor MUXZ 1, L_0x7f9160088050, v0x7f915974e630_0, L_0x7f915974e840, C4<>;
L_0x7f915974eae0 .part v0x7f915974e6e0_0, 10, 3;
L_0x7f915974ebc0 .part v0x7f915974e6e0_0, 9, 1;
L_0x7f915974ec60 .part v0x7f915974e6e0_0, 10, 22;
L_0x7f915974edb0 .concat [ 22 10 0 0], L_0x7f915974ec60, L_0x7f9160088098;
L_0x7f915974ef00 .cmp/eq 32, L_0x7f915974edb0, L_0x7f91600880e0;
L_0x7f915974f170 .part v0x7f915974e6e0_0, 9, 1;
L_0x7f915974f4a0 .functor MUXZ 1, v0x7f915974c340_0, L_0x7f9160088128, L_0x7f915974f3b0, C4<>;
L_0x7f915974f6c0 .functor MUXZ 32, L_0x7f9160088170, v0x7f915974a240_0, L_0x7f915974f5d0, C4<>;
L_0x7f915974f8d0 .part v0x7f915974e6e0_0, 0, 9;
L_0x7f915974fe40 .functor MUXZ 3, L_0x7f9160088290, L_0x7f915974eae0, L_0x7f915974ebc0, C4<>;
S_0x7f9159733c00 .scope module, "DMA" "DMAController" 3 161, 4 4 0, S_0x7f9159731fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "state";
    .port_info 1 /INPUT 32 "data_valueB";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "busOut_request";
    .port_info 4 /INPUT 1 "busIn_grants";
    .port_info 5 /OUTPUT 32 "bus_start_address_out";
    .port_info 6 /OUTPUT 9 "memory_start_address_out";
    .port_info 7 /OUTPUT 10 "block_size_out";
    .port_info 8 /OUTPUT 8 "burst_size_out";
    .port_info 9 /OUTPUT 2 "control_register_out";
    .port_info 10 /OUTPUT 2 "status_register_out";
    .port_info 11 /INPUT 32 "busIn_address_data";
    .port_info 12 /INPUT 1 "busIn_end_transaction";
    .port_info 13 /INPUT 1 "busIn_data_valid";
    .port_info 14 /INPUT 1 "busIn_busy";
    .port_info 15 /INPUT 1 "busIn_error";
    .port_info 16 /OUTPUT 32 "busOut_address_data";
    .port_info 17 /OUTPUT 8 "busOut_burst_size";
    .port_info 18 /OUTPUT 1 "busOut_read_n_write";
    .port_info 19 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 20 /OUTPUT 1 "busOut_end_transaction";
    .port_info 21 /OUTPUT 1 "busOut_data_valid";
    .port_info 22 /OUTPUT 1 "busOut_busy";
    .port_info 23 /OUTPUT 1 "busOut_error";
P_0x7f9159732980 .param/l "RW_BLOCK_SIZE" 0 4 47, C4<011>;
P_0x7f91597329c0 .param/l "RW_BURST_SIZE" 0 4 48, C4<100>;
P_0x7f9159732a00 .param/l "RW_BUS_START_ADD" 0 4 45, C4<001>;
P_0x7f9159732a40 .param/l "RW_MEMORY_START_ADD" 0 4 46, C4<010>;
P_0x7f9159732a80 .param/l "RW_STATUS_CTRL_REG" 0 4 49, C4<101>;
L_0x7f915974fa50 .functor BUFZ 32, v0x7f9159748f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f915974fac0 .functor BUFZ 9, v0x7f91597493e0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x7f915974fb30 .functor BUFZ 10, v0x7f9159731d90_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x7f915974fc00 .functor BUFZ 8, v0x7f9159748370_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f915974fcb0 .functor BUFZ 2, v0x7f91597491d0_0, C4<00>, C4<00>, C4<00>;
L_0x7f915974fd90 .functor BUFZ 2, v0x7f91597495f0_0, C4<00>, C4<00>, C4<00>;
v0x7f9159731d90_0 .var "block_size", 9 0;
v0x7f91597482c0_0 .net "block_size_out", 9 0, L_0x7f915974fb30;  alias, 1 drivers
v0x7f9159748370_0 .var "burst_size", 7 0;
v0x7f9159748430_0 .net "burst_size_out", 7 0, L_0x7f915974fc00;  alias, 1 drivers
v0x7f91597484e0_0 .net "busIn_address_data", 31 0, o0x7f91600500c8;  alias, 0 drivers
v0x7f91597485d0_0 .net "busIn_busy", 0 0, o0x7f91600500f8;  alias, 0 drivers
v0x7f9159748670_0 .net "busIn_data_valid", 0 0, o0x7f9160050128;  alias, 0 drivers
v0x7f9159748710_0 .net "busIn_end_transaction", 0 0, o0x7f9160050158;  alias, 0 drivers
v0x7f91597487b0_0 .net "busIn_error", 0 0, o0x7f9160050188;  alias, 0 drivers
v0x7f91597488c0_0 .net "busIn_grants", 0 0, o0x7f91600501b8;  alias, 0 drivers
v0x7f9159748950_0 .net "busOut_address_data", 31 0, o0x7f91600501e8;  alias, 0 drivers
v0x7f9159748a00_0 .net "busOut_burst_size", 7 0, o0x7f9160050218;  alias, 0 drivers
v0x7f9159748ab0_0 .net "busOut_busy", 0 0, o0x7f9160050248;  alias, 0 drivers
v0x7f9159748b50_0 .net "busOut_data_valid", 0 0, o0x7f9160050278;  alias, 0 drivers
v0x7f9159748bf0_0 .net "busOut_end_transaction", 0 0, o0x7f91600502a8;  alias, 0 drivers
v0x7f9159748c90_0 .net "busOut_error", 0 0, o0x7f91600502d8;  alias, 0 drivers
v0x7f9159748d30_0 .net "busOut_read_n_write", 0 0, o0x7f9160050308;  alias, 0 drivers
v0x7f9159748ec0_0 .var "busOut_request", 0 0;
v0x7f9159748f50_0 .var "bus_start_address", 31 0;
v0x7f9159748fe0_0 .net "bus_start_address_out", 31 0, L_0x7f915974fa50;  alias, 1 drivers
v0x7f9159749090_0 .net "butOut_begin_transaction", 0 0, o0x7f91600503c8;  alias, 0 drivers
v0x7f9159749130_0 .net "clock", 0 0, v0x7f915974e390_0;  alias, 1 drivers
v0x7f91597491d0_0 .var "control_register", 1 0;
v0x7f9159749280_0 .net "control_register_out", 1 0, L_0x7f915974fcb0;  alias, 1 drivers
v0x7f9159749330_0 .net "data_valueB", 31 0, v0x7f915974e790_0;  alias, 1 drivers
v0x7f91597493e0_0 .var "memory_start_address", 8 0;
v0x7f9159749490_0 .net "memory_start_address_out", 8 0, L_0x7f915974fac0;  alias, 1 drivers
v0x7f9159749540_0 .net "state", 2 0, L_0x7f915974fe40;  1 drivers
v0x7f91597495f0_0 .var "status_register", 1 0;
v0x7f91597496a0_0 .net "status_register_out", 1 0, L_0x7f915974fd90;  alias, 1 drivers
E_0x7f915972a3a0 .event posedge, v0x7f9159749130_0;
S_0x7f9159749990 .scope module, "SSRAM" "dualPortSSRAM" 3 146, 5 2 0, S_0x7f9159731fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x7f9159731cd0 .param/l "bitwidth" 0 5 2, +C4<00000000000000000000000000100000>;
P_0x7f9159731d10 .param/l "nrOfEntries" 0 5 3, +C4<00000000000000000000001000000000>;
P_0x7f9159731d50 .param/l "readAfterWrite" 0 5 4, +C4<00000000000000000000000000000000>;
v0x7f9159749e60_0 .net "addressA", 8 0, L_0x7f915974f8d0;  1 drivers
L_0x7f9160088200 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9159749f20_0 .net "addressB", 8 0, L_0x7f9160088200;  1 drivers
v0x7f9159749fc0_0 .net "clockA", 0 0, v0x7f915974e390_0;  alias, 1 drivers
v0x7f915974a050_0 .net "clockB", 0 0, L_0x7f915974f7e0;  1 drivers
v0x7f915974a0e0_0 .net "dataInA", 31 0, v0x7f915974e790_0;  alias, 1 drivers
L_0x7f9160088248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f915974a1b0_0 .net "dataInB", 31 0, L_0x7f9160088248;  1 drivers
v0x7f915974a240_0 .var "dataOutA", 31 0;
v0x7f915974a2d0_0 .var "dataOutB", 31 0;
v0x7f915974a380 .array "memoryContent", 0 511, 31 0;
v0x7f915974a4a0_0 .net "writeEnableA", 0 0, L_0x7f915974f210;  alias, 1 drivers
L_0x7f91600881b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f915974a540_0 .net "writeEnableB", 0 0, L_0x7f91600881b8;  1 drivers
E_0x7f9159749e10 .event posedge, v0x7f915974a050_0;
S_0x7f915974cd90 .scope task, "read_block_size" "read_block_size" 2 98, 2 98 0, S_0x7f91597352a0;
 .timescale -12 -12;
TD_DMATestBench.read_block_size ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %wait E_0x7f915972a3a0;
    %vpi_call 2 104 "$display", "[BLOCK_SIZE] Reading block_size via resTemp = %0d", v0x7f915974c3d0_0 {0 0 0};
    %end;
S_0x7f915974cf60 .scope task, "read_burst_size" "read_burst_size" 2 121, 2 121 0, S_0x7f91597352a0;
 .timescale -12 -12;
TD_DMATestBench.read_burst_size ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %wait E_0x7f915972a3a0;
    %vpi_call 2 127 "$display", "[BURST_SIZE] Reading burst_size via resTemp = %0d", v0x7f915974c3d0_0 {0 0 0};
    %end;
S_0x7f915974d0d0 .scope task, "read_bus_start_address" "read_bus_start_address" 2 52, 2 52 0, S_0x7f91597352a0;
 .timescale -12 -12;
TD_DMATestBench.read_bus_start_address ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %wait E_0x7f915972a3a0;
    %vpi_call 2 58 "$display", "[BUS_START] Reading bus_start_address via resTemp = %0d", v0x7f915974c3d0_0 {0 0 0};
    %end;
S_0x7f915974d240 .scope task, "read_memory_start_address" "read_memory_start_address" 2 75, 2 75 0, S_0x7f91597352a0;
 .timescale -12 -12;
TD_DMATestBench.read_memory_start_address ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %wait E_0x7f915972a3a0;
    %vpi_call 2 81 "$display", "[MEMORY_START] Reading memory_start_address via resTemp = %0d", v0x7f915974c3d0_0 {0 0 0};
    %end;
S_0x7f915974d440 .scope task, "read_status_register" "read_status_register" 2 144, 2 144 0, S_0x7f91597352a0;
 .timescale -12 -12;
TD_DMATestBench.read_status_register ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %wait E_0x7f915972a3a0;
    %vpi_call 2 150 "$display", "[STAT_REG] Reading status_register via resTemp = [%0b %0b]", &PV<v0x7f915974c3d0_0, 1, 1>, &PV<v0x7f915974c3d0_0, 0, 1> {0 0 0};
    %end;
S_0x7f915974d600 .scope task, "set_block_size" "set_block_size" 2 86, 2 86 0, S_0x7f91597352a0;
 .timescale -12 -12;
v0x7f915974d7c0_0 .var "new_block_size", 9 0;
TD_DMATestBench.set_block_size ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %load/vec4 v0x7f915974d7c0_0;
    %pad/u 32;
    %store/vec4 v0x7f915974e790_0, 0, 32;
    %vpi_call 2 93 "$display", "[BLOCK_SIZE] Setting block_size to %0d", v0x7f915974d7c0_0 {0 0 0};
    %end;
S_0x7f915974d860 .scope task, "set_burst_size" "set_burst_size" 2 109, 2 109 0, S_0x7f91597352a0;
 .timescale -12 -12;
v0x7f915974da20_0 .var "new_burst_size", 7 0;
TD_DMATestBench.set_burst_size ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %load/vec4 v0x7f915974da20_0;
    %pad/u 32;
    %store/vec4 v0x7f915974e790_0, 0, 32;
    %vpi_call 2 116 "$display", "[BURST_SIZE] Setting burst_size to %0d", v0x7f915974da20_0 {0 0 0};
    %end;
S_0x7f915974dae0 .scope task, "set_bus_start_address" "set_bus_start_address" 2 40, 2 40 0, S_0x7f91597352a0;
 .timescale -12 -12;
v0x7f915974dd20_0 .var "new_address", 31 0;
TD_DMATestBench.set_bus_start_address ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %load/vec4 v0x7f915974dd20_0;
    %store/vec4 v0x7f915974e790_0, 0, 32;
    %vpi_call 2 47 "$display", "[BUS_START] Setting bus_start_address to %0d", v0x7f915974dd20_0 {0 0 0};
    %end;
S_0x7f915974ddc0 .scope task, "set_control_register" "set_control_register" 2 132, 2 132 0, S_0x7f91597352a0;
 .timescale -12 -12;
v0x7f915974df80_0 .var "new_control_register", 1 0;
TD_DMATestBench.set_control_register ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %load/vec4 v0x7f915974df80_0;
    %pad/u 32;
    %store/vec4 v0x7f915974e790_0, 0, 32;
    %vpi_call 2 139 "$display", "[CTRL_REG] Setting control_register to [%0b %0b]", &PV<v0x7f915974df80_0, 1, 1>, &PV<v0x7f915974df80_0, 0, 1> {0 0 0};
    %end;
S_0x7f915974e040 .scope task, "set_memory_start_address" "set_memory_start_address" 2 63, 2 63 0, S_0x7f91597352a0;
 .timescale -12 -12;
v0x7f915974e200_0 .var "new_address", 8 0;
TD_DMATestBench.set_memory_start_address ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %load/vec4 v0x7f915974e200_0;
    %pad/u 32;
    %store/vec4 v0x7f915974e790_0, 0, 32;
    %vpi_call 2 70 "$display", "[MEMORY_START] Setting memory_start_address to %0d", v0x7f915974e200_0 {0 0 0};
    %end;
    .scope S_0x7f9159749990;
T_10 ;
    %wait E_0x7f915972a3a0;
    %load/vec4 v0x7f915974a4a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7f915974a0e0_0;
    %load/vec4 v0x7f9159749e60_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7f915974a380, 4, 0;
T_10.0 ;
    %load/vec4 v0x7f9159749e60_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7f915974a380, 4;
    %store/vec4 v0x7f915974a240_0, 0, 32;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f9159749990;
T_11 ;
    %wait E_0x7f9159749e10;
    %load/vec4 v0x7f915974a540_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7f915974a1b0_0;
    %load/vec4 v0x7f9159749f20_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7f915974a380, 4, 0;
T_11.0 ;
    %load/vec4 v0x7f9159749f20_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7f915974a380, 4;
    %store/vec4 v0x7f915974a2d0_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f9159733c00;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9159748f50_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f91597493e0_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f9159731d90_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9159748370_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91597491d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91597495f0_0, 0, 2;
    %end;
    .thread T_12;
    .scope S_0x7f9159733c00;
T_13 ;
    %wait E_0x7f915972a3a0;
    %load/vec4 v0x7f9159749330_0;
    %store/vec4 v0x7f9159748f50_0, 0, 32;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f9159731fa0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f915974c340_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974c3d0_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x7f9159731fa0;
T_15 ;
    %wait E_0x7f915972a3a0;
    %load/vec4 v0x7f915974c170_0;
    %assign/vec4 v0x7f915974c340_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f91597352a0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e790_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x7f91597352a0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f915974e390_0, 0, 1;
T_17.0 ;
    %delay 5, 0;
    %load/vec4 v0x7f915974e390_0;
    %inv;
    %store/vec4 v0x7f915974e390_0, 0, 1;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x7f91597352a0;
T_18 ;
    %vpi_call 2 165 "$dumpfile", "dma_tb.vcd" {0 0 0};
    %vpi_call 2 166 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f9159731fa0 {0 0 0};
    %vpi_call 2 167 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f9159749990 {0 0 0};
    %vpi_call 2 168 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f9159733c00 {0 0 0};
    %vpi_call 2 171 "$display", "\012" {0 0 0};
    %vpi_call 2 172 "$display", "[LOG] Resetting the DUT" {0 0 0};
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x7f915974e2c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f915974e630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f915974e4b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f915974e4b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 179 "$display", "[LOG] DUT reset complete at %0tps", $time {0 0 0};
    %pushi/vec4 2, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f915972a3a0;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %vpi_call 2 183 "$display", "\012" {0 0 0};
    %vpi_call 2 221 "$display", "[DMA_SETUP] Setting up the DMA controller\012" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7f915974dd20_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x7f915974dae0;
    %join;
    %wait E_0x7f915972a3a0;
    %vpi_call 2 229 "$display", "\012" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x7f915974dd20_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x7f915974dae0;
    %join;
    %wait E_0x7f915972a3a0;
    %vpi_call 2 237 "$display", "\012" {0 0 0};
    %pushi/vec4 220, 0, 9;
    %store/vec4 v0x7f915974e200_0, 0, 9;
    %fork TD_DMATestBench.set_memory_start_address, S_0x7f915974e040;
    %join;
    %vpi_call 2 244 "$display", "\012" {0 0 0};
    %pushi/vec4 100, 0, 10;
    %store/vec4 v0x7f915974d7c0_0, 0, 10;
    %fork TD_DMATestBench.set_block_size, S_0x7f915974d600;
    %join;
    %pushi/vec4 2, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f915972a3a0;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %vpi_call 2 251 "$display", "\012" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x7f915974da20_0, 0, 8;
    %fork TD_DMATestBench.set_burst_size, S_0x7f915974d860;
    %join;
    %pushi/vec4 2, 0, 32;
T_18.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.5, 5;
    %jmp/1 T_18.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f915972a3a0;
    %jmp T_18.4;
T_18.5 ;
    %pop/vec4 1;
    %vpi_call 2 258 "$display", "\012" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f915974df80_0, 0, 2;
    %fork TD_DMATestBench.set_control_register, S_0x7f915974ddc0;
    %join;
    %pushi/vec4 2, 0, 32;
T_18.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.7, 5;
    %jmp/1 T_18.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f915972a3a0;
    %jmp T_18.6;
T_18.7 ;
    %pop/vec4 1;
    %vpi_call 2 265 "$display", "\012" {0 0 0};
    %vpi_call 2 268 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x7f9159748fe0_0 {0 0 0};
    %vpi_call 2 269 "$display", "            mem_start_address: \011%0d", v0x7f915974c200_0 {0 0 0};
    %vpi_call 2 270 "$display", "            block_size: \011%0d", v0x7f915974b130_0 {0 0 0};
    %vpi_call 2 271 "$display", "            burst_size: \011%0d", v0x7f915974b1f0_0 {0 0 0};
    %vpi_call 2 272 "$display", "            control_register: \011%0b   %0b", &PV<v0x7f915974c050_0, 1, 1>, &PV<v0x7f915974c050_0, 0, 1> {0 0 0};
    %vpi_call 2 273 "$display", "            status_register: \011%0b   %0b", &PV<v0x7f915974c8a0_0, 1, 1>, &PV<v0x7f915974c8a0_0, 0, 1> {0 0 0};
    %vpi_call 2 269 "$display", "\012" {0 0 0};
    %vpi_call 2 271 "$display", "[DMA_ERROR] Test an error case. Normally the DMA controller should not respond to this operation" {0 0 0};
    %vpi_call 2 272 "$display", "            Setting valueA[12:10] = 3'b111 and valueA[9] = 1'b1 and valueB = 32'd17n" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f915974e6e0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f915974e6e0_0, 4, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x7f915974e790_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_18.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.9, 5;
    %jmp/1 T_18.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f915972a3a0;
    %jmp T_18.8;
T_18.9 ;
    %pop/vec4 1;
    %vpi_call 2 279 "$display", "\012" {0 0 0};
    %vpi_call 2 282 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x7f9159748fe0_0 {0 0 0};
    %vpi_call 2 283 "$display", "            mem_start_address: \011%0d", v0x7f915974c200_0 {0 0 0};
    %vpi_call 2 284 "$display", "            block_size: \011%0d", v0x7f915974b130_0 {0 0 0};
    %vpi_call 2 285 "$display", "            burst_size: \011%0d", v0x7f915974b1f0_0 {0 0 0};
    %vpi_call 2 286 "$display", "            control_register: \011%0b   %0b", &PV<v0x7f915974c050_0, 1, 1>, &PV<v0x7f915974c050_0, 0, 1> {0 0 0};
    %vpi_call 2 287 "$display", "            status_register: \011%0b   %0b", &PV<v0x7f915974c8a0_0, 1, 1>, &PV<v0x7f915974c8a0_0, 0, 1> {0 0 0};
    %vpi_call 2 284 "$display", "\012" {0 0 0};
    %vpi_call 2 285 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "DMA_tb.v";
    "ramDmaCi.v";
    "DMAController.v";
    "dualPortSSRAM.v";
