{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523453877395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523453877401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 15:37:57 2018 " "Processing started: Wed Apr 11 15:37:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523453877401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523453877401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2S_IN -c I2S_IN " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2S_IN -c I2S_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523453877401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523453877810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musicbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file musicbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 musicbuffer-rtl " "Found design unit 1: musicbuffer-rtl" {  } { { "musicbuffer.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/musicbuffer.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886987 ""} { "Info" "ISGN_ENTITY_NAME" "1 musicbuffer " "Found entity 1: musicbuffer" {  } { { "musicbuffer.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/musicbuffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453886987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firfilter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file firfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_RI-behaivioral " "Found design unit 1: FIR_RI-behaivioral" {  } { { "firfilter.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/firfilter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886989 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 N_bit_Reg-Behavioral " "Found design unit 2: N_bit_Reg-Behavioral" {  } { { "firfilter.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/firfilter.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886989 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_RI " "Found entity 1: FIR_RI" {  } { { "firfilter.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/firfilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886989 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_bit_Reg " "Found entity 2: N_bit_Reg" {  } { { "firfilter.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/firfilter.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453886989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossoverfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crossoverfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crossoverfilter-connect " "Found design unit 1: crossoverfilter-connect" {  } { { "crossoverfilter.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/crossoverfilter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886991 ""} { "Info" "ISGN_ENTITY_NAME" "1 crossoverfilter " "Found entity 1: crossoverfilter" {  } { { "crossoverfilter.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/crossoverfilter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453886991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossovercoef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crossovercoef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crossovercoef-crossover " "Found design unit 1: crossovercoef-crossover" {  } { { "crossovercoef.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/crossovercoef.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886992 ""} { "Info" "ISGN_ENTITY_NAME" "1 crossovercoef " "Found entity 1: crossovercoef" {  } { { "crossovercoef.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/crossovercoef.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453886992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cf_entity.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cf_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_coefficients " "Found design unit 1: filter_coefficients" {  } { { "cf_entity.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/cf_entity.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cf_entity-filterstructure " "Found design unit 2: cf_entity-filterstructure" {  } { { "cf_entity.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/cf_entity.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886994 ""} { "Info" "ISGN_ENTITY_NAME" "1 cf_entity " "Found entity 1: cf_entity" {  } { { "cf_entity.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/cf_entity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453886994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_out-rtl " "Found design unit 1: i2s_out-rtl" {  } { { "I2S_OUT.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/I2S_OUT.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886995 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_out " "Found entity 1: i2s_out" {  } { { "I2S_OUT.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/I2S_OUT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453886995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gen-rtl " "Found design unit 1: clk_gen-rtl" {  } { { "CLK_GEN.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/CLK_GEN.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886997 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "CLK_GEN.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/CLK_GEN.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453886997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volume_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volume_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 volume_control-bhv " "Found design unit 1: volume_control-bhv" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886999 ""} { "Info" "ISGN_ENTITY_NAME" "1 volume_control " "Found entity 1: volume_control" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453886999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453886999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/audio_interface.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453887001 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/audio_interface.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453887001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453887001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_in-rtl " "Found design unit 1: i2s_in-rtl" {  } { { "I2S_IN.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/I2S_IN.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453887003 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_in " "Found entity 1: i2s_in" {  } { { "I2S_IN.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/I2S_IN.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453887003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453887003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Overall-structure " "Found design unit 1: Overall-structure" {  } { { "Overall.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/Overall.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453887004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Overall " "Found entity 1: Overall" {  } { { "Overall.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/Overall.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453887004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453887004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_async-behav " "Found design unit 1: spi_async-behav" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453887006 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_async " "Found entity 1: spi_async" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523453887006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523453887006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Overall " "Elaborating entity \"Overall\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523453887046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_in i2s_in:i2sin " "Elaborating entity \"i2s_in\" for hierarchy \"i2s_in:i2sin\"" {  } { { "Overall.vhd" "i2sin" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/Overall.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523453887075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "musicbuffer musicbuffer:buff " "Elaborating entity \"musicbuffer\" for hierarchy \"musicbuffer:buff\"" {  } { { "Overall.vhd" "buff" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/Overall.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523453887076 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET musicbuffer.vhd(61) " "VHDL Process Statement warning at musicbuffer.vhd(61): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musicbuffer.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/musicbuffer.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523453887077 "|Overall|musicbuffer:buff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:audioout " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:audioout\"" {  } { { "Overall.vhd" "audioout" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/Overall.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523453887077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_async spi_async:spi " "Elaborating entity \"spi_async\" for hierarchy \"spi_async:spi\"" {  } { { "Overall.vhd" "spi" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/Overall.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523453887080 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDATA_register spi_async.vhd(55) " "VHDL Process Statement warning at spi_async.vhd(55): signal \"SDATA_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BYTE0 spi_async.vhd(43) " "VHDL Process Statement warning at spi_async.vhd(43): inferring latch(es) for signal or variable \"BYTE0\", which holds its previous value in one or more paths through the process" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dig0 spi_async.vhd(43) " "VHDL Process Statement warning at spi_async.vhd(43): inferring latch(es) for signal or variable \"dig0\", which holds its previous value in one or more paths through the process" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dig1 spi_async.vhd(43) " "VHDL Process Statement warning at spi_async.vhd(43): inferring latch(es) for signal or variable \"dig1\", which holds its previous value in one or more paths through the process" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[0\] spi_async.vhd(43) " "Inferred latch for \"dig1\[0\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[1\] spi_async.vhd(43) " "Inferred latch for \"dig1\[1\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[2\] spi_async.vhd(43) " "Inferred latch for \"dig1\[2\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[3\] spi_async.vhd(43) " "Inferred latch for \"dig1\[3\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[4\] spi_async.vhd(43) " "Inferred latch for \"dig1\[4\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[5\] spi_async.vhd(43) " "Inferred latch for \"dig1\[5\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[6\] spi_async.vhd(43) " "Inferred latch for \"dig1\[6\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[0\] spi_async.vhd(43) " "Inferred latch for \"dig0\[0\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[1\] spi_async.vhd(43) " "Inferred latch for \"dig0\[1\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[2\] spi_async.vhd(43) " "Inferred latch for \"dig0\[2\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[3\] spi_async.vhd(43) " "Inferred latch for \"dig0\[3\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[4\] spi_async.vhd(43) " "Inferred latch for \"dig0\[4\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[5\] spi_async.vhd(43) " "Inferred latch for \"dig0\[5\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[6\] spi_async.vhd(43) " "Inferred latch for \"dig0\[6\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BYTE0\[0\] spi_async.vhd(43) " "Inferred latch for \"BYTE0\[0\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BYTE0\[1\] spi_async.vhd(43) " "Inferred latch for \"BYTE0\[1\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BYTE0\[2\] spi_async.vhd(43) " "Inferred latch for \"BYTE0\[2\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BYTE0\[3\] spi_async.vhd(43) " "Inferred latch for \"BYTE0\[3\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BYTE0\[4\] spi_async.vhd(43) " "Inferred latch for \"BYTE0\[4\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BYTE0\[5\] spi_async.vhd(43) " "Inferred latch for \"BYTE0\[5\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887081 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BYTE0\[6\] spi_async.vhd(43) " "Inferred latch for \"BYTE0\[6\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887082 "|Overall|spi_async:spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BYTE0\[7\] spi_async.vhd(43) " "Inferred latch for \"BYTE0\[7\]\" at spi_async.vhd(43)" {  } { { "spi_async.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/spi_async.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523453887082 "|Overall|spi_async:spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volume_control volume_control:volume " "Elaborating entity \"volume_control\" for hierarchy \"volume_control:volume\"" {  } { { "Overall.vhd" "volume" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/Overall.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523453887082 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "volume volume_control.vhd(40) " "VHDL Process Statement warning at volume_control.vhd(40): signal \"volume\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523453887083 "|Overall|volume_control:volume"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "volume volume_control.vhd(41) " "VHDL Process Statement warning at volume_control.vhd(41): signal \"volume\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523453887083 "|Overall|volume_control:volume"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:meinclock " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:meinclock\"" {  } { { "Overall.vhd" "meinclock" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/Overall.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523453887084 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_clk CLK_GEN.vhd(103) " "VHDL Process Statement warning at CLK_GEN.vhd(103): signal \"s_bit_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLK_GEN.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/CLK_GEN.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523453887084 "|Overall|clk_gen:meinclock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_lr_clk CLK_GEN.vhd(104) " "VHDL Process Statement warning at CLK_GEN.vhd(104): signal \"s_lr_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLK_GEN.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/CLK_GEN.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523453887085 "|Overall|clk_gen:meinclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_out i2s_out:tootherdac " "Elaborating entity \"i2s_out\" for hierarchy \"i2s_out:tootherdac\"" {  } { { "Overall.vhd" "tootherdac" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/Overall.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523453887104 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "volume_control:volume\|scaled_vol\[0\] volume_control:volume\|scaled_vol\[0\]~_emulated volume_control:volume\|scaled_vol\[0\]~1 " "Register \"volume_control:volume\|scaled_vol\[0\]\" is converted into an equivalent circuit using register \"volume_control:volume\|scaled_vol\[0\]~_emulated\" and latch \"volume_control:volume\|scaled_vol\[0\]~1\"" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1523453887835 "|Overall|volume_control:volume|scaled_vol[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "volume_control:volume\|scaled_vol\[1\] volume_control:volume\|scaled_vol\[1\]~_emulated volume_control:volume\|scaled_vol\[1\]~5 " "Register \"volume_control:volume\|scaled_vol\[1\]\" is converted into an equivalent circuit using register \"volume_control:volume\|scaled_vol\[1\]~_emulated\" and latch \"volume_control:volume\|scaled_vol\[1\]~5\"" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1523453887835 "|Overall|volume_control:volume|scaled_vol[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "volume_control:volume\|scaled_vol\[2\] volume_control:volume\|scaled_vol\[2\]~_emulated volume_control:volume\|scaled_vol\[2\]~9 " "Register \"volume_control:volume\|scaled_vol\[2\]\" is converted into an equivalent circuit using register \"volume_control:volume\|scaled_vol\[2\]~_emulated\" and latch \"volume_control:volume\|scaled_vol\[2\]~9\"" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1523453887835 "|Overall|volume_control:volume|scaled_vol[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "volume_control:volume\|scaled_vol\[3\] volume_control:volume\|scaled_vol\[3\]~_emulated volume_control:volume\|scaled_vol\[3\]~13 " "Register \"volume_control:volume\|scaled_vol\[3\]\" is converted into an equivalent circuit using register \"volume_control:volume\|scaled_vol\[3\]~_emulated\" and latch \"volume_control:volume\|scaled_vol\[3\]~13\"" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1523453887835 "|Overall|volume_control:volume|scaled_vol[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "volume_control:volume\|scaled_vol\[4\] volume_control:volume\|scaled_vol\[4\]~_emulated volume_control:volume\|scaled_vol\[4\]~17 " "Register \"volume_control:volume\|scaled_vol\[4\]\" is converted into an equivalent circuit using register \"volume_control:volume\|scaled_vol\[4\]~_emulated\" and latch \"volume_control:volume\|scaled_vol\[4\]~17\"" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1523453887835 "|Overall|volume_control:volume|scaled_vol[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "volume_control:volume\|scaled_vol\[5\] volume_control:volume\|scaled_vol\[5\]~_emulated volume_control:volume\|scaled_vol\[5\]~21 " "Register \"volume_control:volume\|scaled_vol\[5\]\" is converted into an equivalent circuit using register \"volume_control:volume\|scaled_vol\[5\]~_emulated\" and latch \"volume_control:volume\|scaled_vol\[5\]~21\"" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1523453887835 "|Overall|volume_control:volume|scaled_vol[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "volume_control:volume\|scaled_vol\[6\] volume_control:volume\|scaled_vol\[6\]~_emulated volume_control:volume\|scaled_vol\[6\]~25 " "Register \"volume_control:volume\|scaled_vol\[6\]\" is converted into an equivalent circuit using register \"volume_control:volume\|scaled_vol\[6\]~_emulated\" and latch \"volume_control:volume\|scaled_vol\[6\]~25\"" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1523453887835 "|Overall|volume_control:volume|scaled_vol[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1523453887835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1523453888021 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audioout\|Bcount\[3\] High " "Register audio_interface:audioout\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/audio_interface.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523453888169 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audioout\|Bcount\[4\] High " "Register audio_interface:audioout\|Bcount\[4\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/audio_interface.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523453888169 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audioout\|Bcount\[2\] High " "Register audio_interface:audioout\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/audio_interface.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523453888169 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audioout\|Bcount\[1\] High " "Register audio_interface:audioout\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/audio_interface.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523453888169 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audioout\|Bcount\[0\] High " "Register audio_interface:audioout\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/audio_interface.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523453888169 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "volume_control:volume\|scalar\[7\] High " "Register volume_control:volume\|scalar\[7\] will power up to High" {  } { { "volume_control.vhd" "" { Text "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/volume_control.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523453888169 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1523453888169 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523453888257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523453888525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523453888525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "457 " "Implemented 457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523453888675 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523453888675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "421 " "Implemented 421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523453888675 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1523453888675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523453888675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523453888747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 15:38:08 2018 " "Processing ended: Wed Apr 11 15:38:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523453888747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523453888747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523453888747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523453888747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523453890984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523453890988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 15:38:10 2018 " "Processing started: Wed Apr 11 15:38:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523453890988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523453890988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I2S_IN -c I2S_IN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off I2S_IN -c I2S_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523453890989 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1523453891096 ""}
{ "Info" "0" "" "Project  = I2S_IN" {  } {  } 0 0 "Project  = I2S_IN" 0 0 "Fitter" 0 0 1523453891097 ""}
{ "Info" "0" "" "Revision = I2S_IN" {  } {  } 0 0 "Revision = I2S_IN" 0 0 "Fitter" 0 0 1523453891097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1523453891259 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "I2S_IN 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"I2S_IN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523453891269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523453891314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523453891314 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523453891846 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523453891865 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523453891954 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1523453903410 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "3 " "3 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver reset~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver reset~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset PIN_AA14 " "Refclk input I/O pad reset is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1523453903485 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1523453903485 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver SCLK~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver SCLK~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad SCLK PIN_AG18 " "Refclk input I/O pad SCLK is placed onto PIN_AG18" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1523453903485 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1523453903485 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver BIT_CLK~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver BIT_CLK~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad BIT_CLK PIN_AG20 " "Refclk input I/O pad BIT_CLK is placed onto PIN_AG20" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1523453903485 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1523453903485 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1523453903485 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 197 global CLKCTRL_G6 " "clk~inputCLKENA0 with 197 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1523453903486 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 291 global CLKCTRL_G7 " "reset~inputCLKENA0 with 291 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1523453903486 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1523453903486 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "BIT_CLK~inputCLKENA0 50 global CLKCTRL_G5 " "BIT_CLK~inputCLKENA0 with 50 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1523453903486 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1523453903486 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SCLK~inputCLKENA0 8 global CLKCTRL_G4 " "SCLK~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1523453903486 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1523453903486 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1523453903486 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523453903545 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523453903551 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523453903552 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523453903554 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523453903555 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1523453904232 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2S_IN.sdc " "Synopsys Design Constraints File file not found: 'I2S_IN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523453904233 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523453904234 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1523453904243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1523453904245 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523453904245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523453904253 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523453904254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523453904318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1523453904319 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523453904319 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523453904388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523453910290 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1523453910573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523453911768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523453912982 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523453914416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523453914416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523453916014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1523453921881 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523453921881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523453939496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1523453939497 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523453939497 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523453941242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523453941422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523453941996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523453942131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523453942684 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523453947076 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/output_files/I2S_IN.fit.smsg " "Generated suppressed messages file C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/output_files/I2S_IN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523453947427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2497 " "Peak virtual memory: 2497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523453948282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 15:39:08 2018 " "Processing ended: Wed Apr 11 15:39:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523453948282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523453948282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523453948282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523453948282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523453950580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523453950587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 15:39:10 2018 " "Processing started: Wed Apr 11 15:39:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523453950587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523453950587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off I2S_IN -c I2S_IN " "Command: quartus_asm --read_settings_files=off --write_settings_files=off I2S_IN -c I2S_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523453950587 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523453957507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "808 " "Peak virtual memory: 808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523453960732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 15:39:20 2018 " "Processing ended: Wed Apr 11 15:39:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523453960732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523453960732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523453960732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523453960732 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523453961425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523453963023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523453963029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 15:39:22 2018 " "Processing started: Wed Apr 11 15:39:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523453963029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523453963029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta I2S_IN -c I2S_IN " "Command: quartus_sta I2S_IN -c I2S_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523453963029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1523453963132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523453963777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523453963819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523453963819 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1523453964771 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2S_IN.sdc " "Synopsys Design Constraints File file not found: 'I2S_IN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1523453964946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1523453964947 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964950 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CS CS " "create_clock -period 1.000 -name CS CS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964950 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCLK SCLK " "create_clock -period 1.000 -name SCLK SCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964950 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964950 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2s_in:i2sin\|DATA_RDY_R i2s_in:i2sin\|DATA_RDY_R " "create_clock -period 1.000 -name i2s_in:i2sin\|DATA_RDY_R i2s_in:i2sin\|DATA_RDY_R" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964950 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BIT_CLK BIT_CLK " "create_clock -period 1.000 -name BIT_CLK BIT_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964950 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2s_in:i2sin\|DATA_RDY_L i2s_in:i2sin\|DATA_RDY_L " "create_clock -period 1.000 -name i2s_in:i2sin\|DATA_RDY_L i2s_in:i2sin\|DATA_RDY_L" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964950 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:meinclock\|s_bit_clk clk_gen:meinclock\|s_bit_clk " "create_clock -period 1.000 -name clk_gen:meinclock\|s_bit_clk clk_gen:meinclock\|s_bit_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964950 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_interface:audioout\|i2c_counter\[9\] audio_interface:audioout\|i2c_counter\[9\] " "create_clock -period 1.000 -name audio_interface:audioout\|i2c_counter\[9\] audio_interface:audioout\|i2c_counter\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964950 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964950 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1523453964954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1523453964960 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1523453964961 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1523453964976 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1523453965033 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1523453965033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.702 " "Worst-case setup slack is -9.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.702            -152.017 i2s_in:i2sin\|DATA_RDY_L  " "   -9.702            -152.017 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.610            -187.759 CS  " "   -9.610            -187.759 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.533            -151.056 i2s_in:i2sin\|DATA_RDY_R  " "   -9.533            -151.056 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.742             -61.816 SCLK  " "   -7.742             -61.816 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.537            -566.157 clk  " "   -7.537            -566.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.513             -78.519 BIT_CLK  " "   -6.513             -78.519 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.503             -27.418 clk_gen:meinclock\|s_bit_clk  " "   -6.503             -27.418 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.134             -29.840 reset  " "   -5.134             -29.840 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.499             -16.544 audio_interface:audioout\|i2c_counter\[9\]  " "   -4.499             -16.544 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453965044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.735 " "Worst-case hold slack is -0.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735              -5.784 SCLK  " "   -0.735              -5.784 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -2.547 clk  " "   -0.304              -2.547 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk_gen:meinclock\|s_bit_clk  " "    0.452               0.000 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 BIT_CLK  " "    0.493               0.000 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 audio_interface:audioout\|i2c_counter\[9\]  " "    0.700               0.000 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 reset  " "    0.924               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.705               0.000 CS  " "    1.705               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.977               0.000 i2s_in:i2sin\|DATA_RDY_R  " "    4.977               0.000 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.071               0.000 i2s_in:i2sin\|DATA_RDY_L  " "    5.071               0.000 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453965060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.084 " "Worst-case recovery slack is -7.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.084            -112.072 i2s_in:i2sin\|DATA_RDY_R  " "   -7.084            -112.072 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.064            -112.812 i2s_in:i2sin\|DATA_RDY_L  " "   -7.064            -112.812 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.933             -41.497 clk_gen:meinclock\|s_bit_clk  " "   -6.933             -41.497 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.875            -124.284 CS  " "   -6.875            -124.284 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.577            -114.547 BIT_CLK  " "   -5.577            -114.547 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.984            -966.072 clk  " "   -4.984            -966.072 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.269             -16.451 audio_interface:audioout\|i2c_counter\[9\]  " "   -4.269             -16.451 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.972             -15.734 SCLK  " "   -1.972             -15.734 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453965074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.582 " "Worst-case removal slack is -4.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.582            -228.322 BIT_CLK  " "   -4.582            -228.322 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.511             -36.000 SCLK  " "   -4.511             -36.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460              -2.460 CS  " "   -2.460              -2.460 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 clk  " "    0.758               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.439               0.000 audio_interface:audioout\|i2c_counter\[9\]  " "    2.439               0.000 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.915               0.000 clk_gen:meinclock\|s_bit_clk  " "    3.915               0.000 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.040               0.000 i2s_in:i2sin\|DATA_RDY_R  " "    4.040               0.000 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.155               0.000 i2s_in:i2sin\|DATA_RDY_L  " "    4.155               0.000 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453965088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -228.894 clk  " "   -2.225            -228.894 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -31.411 BIT_CLK  " "   -0.394             -31.411 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.812 i2s_in:i2sin\|DATA_RDY_L  " "   -0.394              -8.812 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.483 i2s_in:i2sin\|DATA_RDY_R  " "   -0.394              -8.483 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.630 SCLK  " "   -0.394              -4.630 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.211 clk_gen:meinclock\|s_bit_clk  " "   -0.394              -3.211 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.218 audio_interface:audioout\|i2c_counter\[9\]  " "   -0.394              -2.218 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 CS  " "    0.004               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 reset  " "    0.009               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453965099 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1523453965151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1523453965200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1523453966320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1523453966457 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1523453966457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.548 " "Worst-case setup slack is -9.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.548            -149.434 i2s_in:i2sin\|DATA_RDY_L  " "   -9.548            -149.434 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.479            -184.961 CS  " "   -9.479            -184.961 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.424            -149.309 i2s_in:i2sin\|DATA_RDY_R  " "   -9.424            -149.309 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.335            -536.687 clk  " "   -7.335            -536.687 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.285             -58.180 SCLK  " "   -7.285             -58.180 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.617             -27.957 clk_gen:meinclock\|s_bit_clk  " "   -6.617             -27.957 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.489             -75.511 BIT_CLK  " "   -6.489             -75.511 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.996             -29.303 reset  " "   -4.996             -29.303 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.548             -16.797 audio_interface:audioout\|i2c_counter\[9\]  " "   -4.548             -16.797 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453966468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.069 " "Worst-case hold slack is -1.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.069              -8.452 SCLK  " "   -1.069              -8.452 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631             -15.224 clk  " "   -0.631             -15.224 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 BIT_CLK  " "    0.299               0.000 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 clk_gen:meinclock\|s_bit_clk  " "    0.568               0.000 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 audio_interface:audioout\|i2c_counter\[9\]  " "    0.660               0.000 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 reset  " "    0.871               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.631               0.000 CS  " "    1.631               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.036               0.000 i2s_in:i2sin\|DATA_RDY_R  " "    5.036               0.000 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.063               0.000 i2s_in:i2sin\|DATA_RDY_L  " "    5.063               0.000 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453966495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.080 " "Worst-case recovery slack is -7.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.080            -112.029 i2s_in:i2sin\|DATA_RDY_R  " "   -7.080            -112.029 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.007            -111.925 i2s_in:i2sin\|DATA_RDY_L  " "   -7.007            -111.925 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.875             -41.209 clk_gen:meinclock\|s_bit_clk  " "   -6.875             -41.209 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.609            -120.054 CS  " "   -6.609            -120.054 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.390            -110.847 BIT_CLK  " "   -5.390            -110.847 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.855            -927.446 clk  " "   -4.855            -927.446 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.288             -16.758 audio_interface:audioout\|i2c_counter\[9\]  " "   -4.288             -16.758 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915             -15.286 SCLK  " "   -1.915             -15.286 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453966508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.416 " "Worst-case removal slack is -4.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.416            -219.993 BIT_CLK  " "   -4.416            -219.993 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.329             -34.552 SCLK  " "   -4.329             -34.552 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390              -2.390 CS  " "   -2.390              -2.390 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 clk  " "    0.716               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.451               0.000 audio_interface:audioout\|i2c_counter\[9\]  " "    2.451               0.000 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.983               0.000 clk_gen:meinclock\|s_bit_clk  " "    3.983               0.000 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.115               0.000 i2s_in:i2sin\|DATA_RDY_R  " "    4.115               0.000 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 i2s_in:i2sin\|DATA_RDY_L  " "    4.164               0.000 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453966522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -234.758 clk  " "   -2.225            -234.758 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410             -29.218 BIT_CLK  " "   -0.410             -29.218 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.346 i2s_in:i2sin\|DATA_RDY_R  " "   -0.394              -8.346 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.242 i2s_in:i2sin\|DATA_RDY_L  " "   -0.394              -8.242 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.218 SCLK  " "   -0.394              -4.218 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.190 clk_gen:meinclock\|s_bit_clk  " "   -0.394              -3.190 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.439 audio_interface:audioout\|i2c_counter\[9\]  " "   -0.394              -2.439 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 CS  " "    0.018               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 reset  " "    0.047               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453966533 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1523453966580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1523453966764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1523453967770 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1523453967883 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1523453967883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.850 " "Worst-case setup slack is -5.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.850             -46.746 SCLK  " "   -5.850             -46.746 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.197             -81.643 i2s_in:i2sin\|DATA_RDY_L  " "   -5.197             -81.643 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.160             -81.510 i2s_in:i2sin\|DATA_RDY_R  " "   -5.160             -81.510 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.920             -94.106 CS  " "   -4.920             -94.106 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.540            -291.832 clk  " "   -4.540            -291.832 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.350             -30.934 BIT_CLK  " "   -4.350             -30.934 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.730             -14.747 clk_gen:meinclock\|s_bit_clk  " "   -3.730             -14.747 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.164             -17.848 reset  " "   -3.164             -17.848 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.405              -8.750 audio_interface:audioout\|i2c_counter\[9\]  " "   -2.405              -8.750 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453967895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.306 " "Worst-case hold slack is -0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -4.292 clk  " "   -0.306              -4.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 SCLK  " "    0.115               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 BIT_CLK  " "    0.270               0.000 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 clk_gen:meinclock\|s_bit_clk  " "    0.274               0.000 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 audio_interface:audioout\|i2c_counter\[9\]  " "    0.375               0.000 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 CS  " "    0.732               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 reset  " "    1.141               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.827               0.000 i2s_in:i2sin\|DATA_RDY_R  " "    2.827               0.000 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.884               0.000 i2s_in:i2sin\|DATA_RDY_L  " "    2.884               0.000 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453967910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.426 " "Worst-case recovery slack is -4.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.426             -78.365 CS  " "   -4.426             -78.365 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.217             -76.326 BIT_CLK  " "   -4.217             -76.326 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.809             -59.971 i2s_in:i2sin\|DATA_RDY_R  " "   -3.809             -59.971 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.755             -60.017 i2s_in:i2sin\|DATA_RDY_L  " "   -3.755             -60.017 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.682             -22.053 clk_gen:meinclock\|s_bit_clk  " "   -3.682             -22.053 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.799            -536.309 clk  " "   -2.799            -536.309 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.263              -8.643 audio_interface:audioout\|i2c_counter\[9\]  " "   -2.263              -8.643 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266             -10.108 SCLK  " "   -1.266             -10.108 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453967936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.526 " "Worst-case removal slack is -2.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.526            -125.871 BIT_CLK  " "   -2.526            -125.871 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.450             -19.556 SCLK  " "   -2.450             -19.556 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542              -1.542 CS  " "   -1.542              -1.542 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 clk  " "    0.366               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 audio_interface:audioout\|i2c_counter\[9\]  " "    1.545               0.000 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.440               0.000 clk_gen:meinclock\|s_bit_clk  " "    2.440               0.000 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.501               0.000 i2s_in:i2sin\|DATA_RDY_R  " "    2.501               0.000 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.565               0.000 i2s_in:i2sin\|DATA_RDY_L  " "    2.565               0.000 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453967961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -131.609 clk  " "   -1.702            -131.609 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446             -15.362 BIT_CLK  " "   -0.446             -15.362 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -2.151 SCLK  " "   -0.265              -2.151 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -5.737 CS  " "   -0.195              -5.737 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -1.813 reset  " "   -0.158              -1.813 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 clk_gen:meinclock\|s_bit_clk  " "    0.061               0.000 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 i2s_in:i2sin\|DATA_RDY_R  " "    0.103               0.000 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 audio_interface:audioout\|i2c_counter\[9\]  " "    0.122               0.000 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 i2s_in:i2sin\|DATA_RDY_L  " "    0.127               0.000 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453967972 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1523453968020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1523453968516 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1523453968516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.103 " "Worst-case setup slack is -5.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.103             -80.143 i2s_in:i2sin\|DATA_RDY_L  " "   -5.103             -80.143 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.054             -79.955 i2s_in:i2sin\|DATA_RDY_R  " "   -5.054             -79.955 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.018             -40.104 SCLK  " "   -5.018             -40.104 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.674             -89.953 CS  " "   -4.674             -89.953 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.247            -247.803 clk  " "   -4.247            -247.803 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658             -25.069 BIT_CLK  " "   -3.658             -25.069 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.574             -14.428 clk_gen:meinclock\|s_bit_clk  " "   -3.574             -14.428 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.971             -17.004 reset  " "   -2.971             -17.004 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.323              -8.468 audio_interface:audioout\|i2c_counter\[9\]  " "   -2.323              -8.468 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453968530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.592 " "Worst-case hold slack is -0.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592             -20.535 clk  " "   -0.592             -20.535 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310              -2.438 SCLK  " "   -0.310              -2.438 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 BIT_CLK  " "    0.238               0.000 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 clk_gen:meinclock\|s_bit_clk  " "    0.256               0.000 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 audio_interface:audioout\|i2c_counter\[9\]  " "    0.344               0.000 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709               0.000 CS  " "    0.709               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 reset  " "    1.089               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.781               0.000 i2s_in:i2sin\|DATA_RDY_R  " "    2.781               0.000 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.836               0.000 i2s_in:i2sin\|DATA_RDY_L  " "    2.836               0.000 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453968546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.767 " "Worst-case recovery slack is -3.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.767             -66.427 CS  " "   -3.767             -66.427 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.739             -58.984 i2s_in:i2sin\|DATA_RDY_R  " "   -3.739             -58.984 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.700             -74.575 BIT_CLK  " "   -3.700             -74.575 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.699             -59.096 i2s_in:i2sin\|DATA_RDY_L  " "   -3.699             -59.096 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.634             -21.756 clk_gen:meinclock\|s_bit_clk  " "   -3.634             -21.756 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.711            -517.963 clk  " "   -2.711            -517.963 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.181              -8.382 audio_interface:audioout\|i2c_counter\[9\]  " "   -2.181              -8.382 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236              -9.864 SCLK  " "   -1.236              -9.864 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453968560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.502 " "Worst-case removal slack is -2.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.502            -124.722 BIT_CLK  " "   -2.502            -124.722 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.445             -19.520 SCLK  " "   -2.445             -19.520 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509              -1.509 CS  " "   -1.509              -1.509 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 clk  " "    0.264               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.515               0.000 audio_interface:audioout\|i2c_counter\[9\]  " "    1.515               0.000 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.422               0.000 clk_gen:meinclock\|s_bit_clk  " "    2.422               0.000 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.477               0.000 i2s_in:i2sin\|DATA_RDY_R  " "    2.477               0.000 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.539               0.000 i2s_in:i2sin\|DATA_RDY_L  " "    2.539               0.000 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453968576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -131.585 clk  " "   -1.702            -131.585 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431             -14.389 BIT_CLK  " "   -0.431             -14.389 BIT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251              -2.038 SCLK  " "   -0.251              -2.038 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -5.025 CS  " "   -0.167              -5.025 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -1.532 reset  " "   -0.135              -1.532 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 clk_gen:meinclock\|s_bit_clk  " "    0.066               0.000 clk_gen:meinclock\|s_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 i2s_in:i2sin\|DATA_RDY_R  " "    0.102               0.000 i2s_in:i2sin\|DATA_RDY_R " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 i2s_in:i2sin\|DATA_RDY_L  " "    0.133               0.000 i2s_in:i2sin\|DATA_RDY_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 audio_interface:audioout\|i2c_counter\[9\]  " "    0.135               0.000 audio_interface:audioout\|i2c_counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523453968590 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523453970154 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523453970154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1153 " "Peak virtual memory: 1153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523453970343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 15:39:30 2018 " "Processing ended: Wed Apr 11 15:39:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523453970343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523453970343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523453970343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523453970343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523453972626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523453972632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 15:39:32 2018 " "Processing started: Wed Apr 11 15:39:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523453972632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523453972632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off I2S_IN -c I2S_IN " "Command: quartus_eda --read_settings_files=off --write_settings_files=off I2S_IN -c I2S_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523453972632 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1523453973624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2S_IN.vho C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/simulation/modelsim/ simulation " "Generated file I2S_IN.vho in folder \"C:/Users/Rick/Desktop/PCM3168-master/I2S_IN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1523453973882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523453974018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 15:39:34 2018 " "Processing ended: Wed Apr 11 15:39:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523453974018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523453974018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523453974018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523453974018 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523453974730 ""}
