// Seed: 2811936860
module module_0 (
    output wire id_0,
    input tri id_1,
    input wor id_2,
    output wire id_3,
    output supply0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    input wand id_9,
    input tri id_10,
    output supply1 id_11
);
  wire id_13;
  assign id_4 = id_10;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6
);
  assign id_1 = 1;
  assign id_5 = 1;
  always id_1 <= #1 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_3,
      id_5,
      id_0,
      id_6,
      id_0,
      id_2,
      id_4,
      id_0,
      id_3
  );
endmodule
