Analysis & Elaboration report for ipm_ID1000500B_convolution_coprocessor
Sat May 18 16:04:30 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |ipm_ID1000500B_convolution_coprocessor
  5. Parameter Settings for User Entity Instance: convolution_coprocessor_realAdder:i_adder
  6. Parameter Settings for User Entity Instance: convolution_coprocessor_mux:i_mux
  7. Parameter Settings for User Entity Instance: convolution_coprocessor_register:i_reg
  8. Parameter Settings for User Entity Instance: convolution_coprocessor_realAdder:j_adder
  9. Parameter Settings for User Entity Instance: convolution_coprocessor_mux:j_mux
 10. Parameter Settings for User Entity Instance: convolution_coprocessor_register:j_reg
 11. Parameter Settings for User Entity Instance: convolution_coprocessor_realAdder:sizeZ_adder
 12. Parameter Settings for User Entity Instance: convolution_coprocessor_realAdder:sizeZ_substractor
 13. Parameter Settings for User Entity Instance: convolution_coprocessor_substractor:i_minus_j
 14. Parameter Settings for User Entity Instance: convolution_coprocessor_comparatorLessThan:i_comp
 15. Parameter Settings for User Entity Instance: convolution_coprocessor_comparatorLessThan:j_comp
 16. Parameter Settings for User Entity Instance: convolution_coprocessor_comparatorLessThan:indexH_less_than_sizeH
 17. Parameter Settings for User Entity Instance: convolution_coprocessor_comparatorLessThan:indexH_less_than_zero
 18. Parameter Settings for User Entity Instance: convolution_coprocessor_simple_rom_sv:memoryH
 19. Parameter Settings for User Entity Instance: convolution_coprocessor_mult:currentZ_mult
 20. Parameter Settings for User Entity Instance: convolution_coprocessor_realAdder:currentZ_sum
 21. Parameter Settings for User Entity Instance: convolution_coprocessor_register:currentZ_reg
 22. Parameter Settings for User Entity Instance: convolution_coprocessor_comparatorLessThan:size_comp
 23. Parameter Settings for User Entity Instance: convolution_coprocessor_mux:upper_limit_mux
 24. Parameter Settings for User Entity Instance: convolution_coprocessor_mux:index_comp_mux
 25. Parameter Settings for User Entity Instance: convolution_coprocessor_mux:memY_addr_mux
 26. Parameter Settings for User Entity Instance: convolution_coprocessor_mux:memH_addr_mux
 27. Analysis & Elaboration Settings
 28. Port Connectivity Checks: "convolution_coprocessor_comparatorLessThan:indexH_less_than_zero"
 29. Port Connectivity Checks: "convolution_coprocessor_comparatorLessThan:indexH_less_than_sizeH"
 30. Port Connectivity Checks: "convolution_coprocessor_substractor:i_minus_j"
 31. Port Connectivity Checks: "convolution_coprocessor_realAdder:sizeZ_substractor"
 32. Port Connectivity Checks: "convolution_coprocessor_realAdder:sizeZ_adder"
 33. Port Connectivity Checks: "convolution_coprocessor_register:j_reg"
 34. Port Connectivity Checks: "convolution_coprocessor_mux:j_mux"
 35. Port Connectivity Checks: "convolution_coprocessor_realAdder:j_adder"
 36. Port Connectivity Checks: "convolution_coprocessor_register:i_reg"
 37. Port Connectivity Checks: "convolution_coprocessor_mux:i_mux"
 38. Port Connectivity Checks: "convolution_coprocessor_realAdder:i_adder"
 39. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat May 18 16:04:30 2024       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; ipm_ID1000500B_convolution_coprocessor      ;
; Top-level Entity Name         ; ipm_ID1000500B_convolution_coprocessor      ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ipm_ID1000500B_convolution_coprocessor ;
+-----------------+-------+------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------+
; DATA_WIDTH_MEMH ; 8     ; Signed Integer                                                               ;
; ADDR_WIDTH_MEMH ; 5     ; Signed Integer                                                               ;
; DATA_WIDTH_MEMZ ; 16    ; Signed Integer                                                               ;
; ADDR_WIDTH_MEMZ ; 6     ; Signed Integer                                                               ;
; DATA_WIDTH_J    ; 5     ; Signed Integer                                                               ;
; DATA_WIDTH_I    ; 6     ; Signed Integer                                                               ;
+-----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_realAdder:i_adder ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_mux:i_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_register:i_reg ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_realAdder:j_adder ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_mux:j_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_register:j_reg ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_realAdder:sizeZ_adder ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_realAdder:sizeZ_substractor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_substractor:i_minus_j ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_comparatorLessThan:i_comp ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_comparatorLessThan:j_comp ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_comparatorLessThan:indexH_less_than_sizeH ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_comparatorLessThan:indexH_less_than_zero ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_simple_rom_sv:memoryH                    ;
+----------------+-----------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                       ; Type           ;
+----------------+-----------------------------------------------------------------------------+----------------+
; DATA_WIDTH     ; 8                                                                           ; Signed Integer ;
; ADDR_WIDTH     ; 5                                                                           ; Signed Integer ;
; TXT_FILE       ; /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/sw/MemoryH.txt ; String         ;
+----------------+-----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_mult:currentZ_mult ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_realAdder:currentZ_sum ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_register:currentZ_reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_comparatorLessThan:size_comp ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_mux:upper_limit_mux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_mux:index_comp_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_mux:memY_addr_mux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_coprocessor_mux:memH_addr_mux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                                                   ;
+---------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+
; Option                                                                          ; Setting                                ; Default Value                          ;
+---------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+
; Device                                                                          ; 5CGXFC7C7F23C8                         ;                                        ;
; Top-level entity name                                                           ; ipm_ID1000500B_convolution_coprocessor ; ipm_ID1000500B_convolution_coprocessor ;
; Family name                                                                     ; Cyclone V                              ; Cyclone V                              ;
; Use smart compilation                                                           ; Off                                    ; Off                                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                                     ; On                                     ;
; Enable compact report table                                                     ; Off                                    ; Off                                    ;
; Restructure Multiplexers                                                        ; Auto                                   ; Auto                                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                                    ; Off                                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                                    ; Off                                    ;
; Preserve fewer node names                                                       ; On                                     ; On                                     ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                                 ; Enable                                 ;
; Verilog Version                                                                 ; Verilog_2001                           ; Verilog_2001                           ;
; VHDL Version                                                                    ; VHDL_1993                              ; VHDL_1993                              ;
; State Machine Processing                                                        ; Auto                                   ; Auto                                   ;
; Safe State Machine                                                              ; Off                                    ; Off                                    ;
; Extract Verilog State Machines                                                  ; On                                     ; On                                     ;
; Extract VHDL State Machines                                                     ; On                                     ; On                                     ;
; Ignore Verilog initial constructs                                               ; Off                                    ; Off                                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                                   ; 5000                                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                                    ; 250                                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                                     ; On                                     ;
; Infer RAMs from Raw Logic                                                       ; On                                     ; On                                     ;
; Parallel Synthesis                                                              ; On                                     ; On                                     ;
; DSP Block Balancing                                                             ; Auto                                   ; Auto                                   ;
; NOT Gate Push-Back                                                              ; On                                     ; On                                     ;
; Power-Up Don't Care                                                             ; On                                     ; On                                     ;
; Remove Redundant Logic Cells                                                    ; Off                                    ; Off                                    ;
; Remove Duplicate Registers                                                      ; On                                     ; On                                     ;
; Ignore CARRY Buffers                                                            ; Off                                    ; Off                                    ;
; Ignore CASCADE Buffers                                                          ; Off                                    ; Off                                    ;
; Ignore GLOBAL Buffers                                                           ; Off                                    ; Off                                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                                    ; Off                                    ;
; Ignore LCELL Buffers                                                            ; Off                                    ; Off                                    ;
; Ignore SOFT Buffers                                                             ; On                                     ; On                                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                                    ; Off                                    ;
; Optimization Technique                                                          ; Balanced                               ; Balanced                               ;
; Carry Chain Length                                                              ; 70                                     ; 70                                     ;
; Auto Carry Chains                                                               ; On                                     ; On                                     ;
; Auto Open-Drain Pins                                                            ; On                                     ; On                                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                                    ; Off                                    ;
; Auto ROM Replacement                                                            ; On                                     ; On                                     ;
; Auto RAM Replacement                                                            ; On                                     ; On                                     ;
; Auto DSP Block Replacement                                                      ; On                                     ; On                                     ;
; Auto Shift Register Replacement                                                 ; Auto                                   ; Auto                                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                                   ; Auto                                   ;
; Auto Clock Enable Replacement                                                   ; On                                     ; On                                     ;
; Strict RAM Replacement                                                          ; Off                                    ; Off                                    ;
; Allow Synchronous Control Signals                                               ; On                                     ; On                                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                                    ; Off                                    ;
; Auto Resource Sharing                                                           ; Off                                    ; Off                                    ;
; Allow Any RAM Size For Recognition                                              ; Off                                    ; Off                                    ;
; Allow Any ROM Size For Recognition                                              ; Off                                    ; Off                                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                                    ; Off                                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                                     ; On                                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                                    ; Off                                    ;
; Timing-Driven Synthesis                                                         ; On                                     ; On                                     ;
; Report Parameter Settings                                                       ; On                                     ; On                                     ;
; Report Source Assignments                                                       ; On                                     ; On                                     ;
; Report Connectivity Checks                                                      ; On                                     ; On                                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                                    ; Off                                    ;
; Synchronization Register Chain Length                                           ; 3                                      ; 3                                      ;
; Power Optimization During Synthesis                                             ; Normal compilation                     ; Normal compilation                     ;
; HDL message level                                                               ; Level2                                 ; Level2                                 ;
; Suppress Register Optimization Related Messages                                 ; Off                                    ; Off                                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                                   ; 5000                                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                                   ; 5000                                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                                    ; 100                                    ;
; Clock MUX Protection                                                            ; On                                     ; On                                     ;
; Auto Gated Clock Conversion                                                     ; Off                                    ; Off                                    ;
; Block Design Naming                                                             ; Auto                                   ; Auto                                   ;
; SDC constraint protection                                                       ; Off                                    ; Off                                    ;
; Synthesis Effort                                                                ; Auto                                   ; Auto                                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                                     ; On                                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                                    ; Off                                    ;
; Analysis & Synthesis Message Level                                              ; Medium                                 ; Medium                                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                                   ; Auto                                   ;
; Resource Aware Inference For Block RAM                                          ; On                                     ; On                                     ;
; Automatic Parallel Synthesis                                                    ; On                                     ; On                                     ;
; Partial Reconfiguration Bitstream ID                                            ; Off                                    ; Off                                    ;
+---------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_comparatorLessThan:indexH_less_than_zero" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; B_i  ; Input ; Info     ; Stuck at GND                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_comparatorLessThan:indexH_less_than_sizeH" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; B_i[5] ; Input ; Info     ; Stuck at GND                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_substractor:i_minus_j" ;
+---------+-------+----------+----------------------------------------------+
; Port    ; Type  ; Severity ; Details                                      ;
+---------+-------+----------+----------------------------------------------+
; re_B[5] ; Input ; Info     ; Stuck at GND                                 ;
+---------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_realAdder:sizeZ_substractor" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; re_B ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_realAdder:sizeZ_adder" ;
+------------+-------+----------+-------------------------------------------+
; Port       ; Type  ; Severity ; Details                                   ;
+------------+-------+----------+-------------------------------------------+
; re_A[5]    ; Input ; Info     ; Stuck at GND                              ;
; re_B[5..3] ; Input ; Info     ; Stuck at GND                              ;
; re_B[2]    ; Input ; Info     ; Stuck at VCC                              ;
; re_B[1]    ; Input ; Info     ; Stuck at GND                              ;
; re_B[0]    ; Input ; Info     ; Stuck at VCC                              ;
+------------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_register:j_reg" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; clrh ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_mux:j_mux" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; re_B ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_realAdder:j_adder" ;
+------------+-------+----------+---------------------------------------+
; Port       ; Type  ; Severity ; Details                               ;
+------------+-------+----------+---------------------------------------+
; re_B[4..1] ; Input ; Info     ; Stuck at GND                          ;
; re_B[0]    ; Input ; Info     ; Stuck at VCC                          ;
+------------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_register:i_reg" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; clrh ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_mux:i_mux" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; re_B ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "convolution_coprocessor_realAdder:i_adder" ;
+------------+-------+----------+---------------------------------------+
; Port       ; Type  ; Severity ; Details                               ;
+------------+-------+----------+---------------------------------------+
; re_B[5..1] ; Input ; Info     ; Stuck at GND                          ;
; re_B[0]    ; Input ; Info     ; Stuck at VCC                          ;
+------------+-------+----------+---------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 18 16:04:23 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/sequential/convolution_coprocessor_register.v
    Info (12023): Found entity 1: convolution_coprocessor_register File: /home/joserodriguez/basicblocks/sequential/convolution_coprocessor_register.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/simple_dual_port_ram_single_clk_sv.sv
    Info (12023): Found entity 1: simple_dual_port_ram_single_clk_sv File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/simple_dual_port_ram_single_clk_sv.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/convolution_coprocessor_TB.sv
    Info (12023): Found entity 1: convolution_coprocessor_TB File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/convolution_coprocessor_TB.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv
    Info (12023): Found entity 1: convolution_coprocessor_simple_rom_sv File: /home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_realAdder.v
    Info (12023): Found entity 1: convolution_coprocessor_realAdder File: /home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_realAdder.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_comparatorLessThan.sv
    Info (12023): Found entity 1: convolution_coprocessor_comparatorLessThan File: /home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_comparatorLessThan.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_substractor.sv
    Info (12023): Found entity 1: convolution_coprocessor_substractor File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_substractor.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_not.sv
    Info (12023): Found entity 1: convolution_coprocessor_not File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_not.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mux.sv
    Info (12023): Found entity 1: convolution_coprocessor_mux File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mux.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mult.sv
    Info (12023): Found entity 1: convolution_coprocessor_mult File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mult.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_fsm.sv
    Info (12023): Found entity 1: convolution_coprocessor_fsm File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_fsm.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_and.sv
    Info (12023): Found entity 1: convolution_coprocessor_and File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_and.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv
    Info (12023): Found entity 1: ipm_ID1000500B_convolution_coprocessor File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 13
Info (12127): Elaborating entity "ipm_ID1000500B_convolution_coprocessor" for the top level hierarchy
Info (12128): Elaborating entity "convolution_coprocessor_fsm" for hierarchy "convolution_coprocessor_fsm:FSM" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 115
Info (12128): Elaborating entity "convolution_coprocessor_realAdder" for hierarchy "convolution_coprocessor_realAdder:i_adder" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 126
Info (12128): Elaborating entity "convolution_coprocessor_mux" for hierarchy "convolution_coprocessor_mux:i_mux" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 134
Info (12128): Elaborating entity "convolution_coprocessor_register" for hierarchy "convolution_coprocessor_register:i_reg" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 146
Info (12128): Elaborating entity "convolution_coprocessor_realAdder" for hierarchy "convolution_coprocessor_realAdder:j_adder" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 157
Info (12128): Elaborating entity "convolution_coprocessor_mux" for hierarchy "convolution_coprocessor_mux:j_mux" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 165
Info (12128): Elaborating entity "convolution_coprocessor_register" for hierarchy "convolution_coprocessor_register:j_reg" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 177
Info (12128): Elaborating entity "convolution_coprocessor_substractor" for hierarchy "convolution_coprocessor_substractor:i_minus_j" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 206
Info (12128): Elaborating entity "convolution_coprocessor_comparatorLessThan" for hierarchy "convolution_coprocessor_comparatorLessThan:i_comp" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 217
Info (12128): Elaborating entity "convolution_coprocessor_comparatorLessThan" for hierarchy "convolution_coprocessor_comparatorLessThan:j_comp" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 228
Info (12128): Elaborating entity "convolution_coprocessor_not" for hierarchy "convolution_coprocessor_not:indexH_greater_or_equal_to_zero" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 251
Info (12128): Elaborating entity "convolution_coprocessor_and" for hierarchy "convolution_coprocessor_and:indexH" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 257
Info (12128): Elaborating entity "convolution_coprocessor_simple_rom_sv" for hierarchy "convolution_coprocessor_simple_rom_sv:memoryH" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 271
Warning (10850): Verilog HDL warning at convolution_coprocessor_simple_rom_sv.sv(30): number of words (5) in memory file does not match the number of elements in the address range [0:31] File: /home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv Line: 30
Warning (10030): Net "ROM_structure.data_a" at convolution_coprocessor_simple_rom_sv.sv(27) has no driver or initial value, using a default initial value '0' File: /home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv Line: 27
Warning (10030): Net "ROM_structure.waddr_a" at convolution_coprocessor_simple_rom_sv.sv(27) has no driver or initial value, using a default initial value '0' File: /home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv Line: 27
Warning (10030): Net "ROM_structure.we_a" at convolution_coprocessor_simple_rom_sv.sv(27) has no driver or initial value, using a default initial value '0' File: /home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv Line: 27
Info (12128): Elaborating entity "convolution_coprocessor_mult" for hierarchy "convolution_coprocessor_mult:currentZ_mult" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 282
Warning (10230): Verilog HDL assignment warning at convolution_coprocessor_mult.sv(71): truncated value with size 17 to match size of target (16) File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mult.sv Line: 71
Info (12128): Elaborating entity "convolution_coprocessor_realAdder" for hierarchy "convolution_coprocessor_realAdder:currentZ_sum" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 289
Info (12128): Elaborating entity "convolution_coprocessor_register" for hierarchy "convolution_coprocessor_register:currentZ_reg" File: /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor.sv Line: 301
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 730 megabytes
    Info: Processing ended: Sat May 18 16:04:30 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:21


