Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Oct 11 14:03:04 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file PCM_Transmitter_ROM_2Chan_methodology_drc_routed.rpt -pb PCM_Transmitter_ROM_2Chan_methodology_drc_routed.pb -rpx PCM_Transmitter_ROM_2Chan_methodology_drc_routed.rpx
| Design       : PCM_Transmitter_ROM_2Chan
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 351
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 159        |
| LUTAR-1   | Warning          | LUT drives async reset alert | 128        |
| TIMING-20 | Warning          | Non-clocked latch            | 64         |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin Address_Logic/Addr_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[32]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[32]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[33]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[33]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[34]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[34]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[35]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[35]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[36]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[36]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[37]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[37]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[38]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[38]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[39]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[39]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[40]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[40]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[41]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[41]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[42]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[42]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[43]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[43]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[44]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[44]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[45]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[45]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[46]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[46]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[47]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[47]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[48]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[48]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[49]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[49]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[50]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[50]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[51]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[51]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[52]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[52]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[53]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[53]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[54]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[54]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[55]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[55]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[56]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[56]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[57]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[57]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[58]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[58]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[59]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[59]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[60]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[60]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[61]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[61]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[62]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[62]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[63]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[63]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin FIFO_A/Data_Out_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[10]_C/CLR, FIFO_A/Data_Out_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[11]_C/CLR, FIFO_A/Data_Out_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[12]_C/CLR, FIFO_A/Data_Out_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[13]_C/CLR, FIFO_A/Data_Out_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[14]_C/CLR, FIFO_A/Data_Out_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[15]_C/CLR, FIFO_A/Data_Out_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[16]_C/CLR, FIFO_A/Data_Out_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[17]_C/CLR, FIFO_A/Data_Out_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[18]_C/CLR, FIFO_A/Data_Out_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[19]_C/CLR, FIFO_A/Data_Out_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[1]_C/CLR, FIFO_A/Data_Out_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[20]_C/CLR, FIFO_A/Data_Out_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[21]_C/CLR, FIFO_A/Data_Out_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[22]_C/CLR, FIFO_A/Data_Out_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[23]_C/CLR, FIFO_A/Data_Out_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[24]_C/CLR, FIFO_A/Data_Out_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[25]_C/CLR, FIFO_A/Data_Out_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[26]_C/CLR, FIFO_A/Data_Out_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[27]_C/CLR, FIFO_A/Data_Out_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[28]_C/CLR, FIFO_A/Data_Out_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[29]_C/CLR, FIFO_A/Data_Out_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[2]_C/CLR, FIFO_A/Data_Out_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[30]_C/CLR, FIFO_A/Data_Out_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[31]_C/CLR, FIFO_A/Data_Out_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[32]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[32]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[32]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[32]_C/CLR, FIFO_A/Data_Out_reg[32]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[33]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[33]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[33]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[33]_C/CLR, FIFO_A/Data_Out_reg[33]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[34]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[34]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[34]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[34]_C/CLR, FIFO_A/Data_Out_reg[34]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[35]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[35]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[35]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[35]_C/CLR, FIFO_A/Data_Out_reg[35]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[36]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[36]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[36]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[36]_C/CLR, FIFO_A/Data_Out_reg[36]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[37]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[37]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[37]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[37]_C/CLR, FIFO_A/Data_Out_reg[37]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[38]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[38]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[38]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[38]_C/CLR, FIFO_A/Data_Out_reg[38]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[39]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[39]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[39]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[39]_C/CLR, FIFO_A/Data_Out_reg[39]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[3]_C/CLR, FIFO_A/Data_Out_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[40]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[40]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[40]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[40]_C/CLR, FIFO_A/Data_Out_reg[40]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[41]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[41]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[41]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[41]_C/CLR, FIFO_A/Data_Out_reg[41]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[42]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[42]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[42]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[42]_C/CLR, FIFO_A/Data_Out_reg[42]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[43]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[43]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[43]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[43]_C/CLR, FIFO_A/Data_Out_reg[43]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[44]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[44]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[44]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[44]_C/CLR, FIFO_A/Data_Out_reg[44]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[45]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[45]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[45]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[45]_C/CLR, FIFO_A/Data_Out_reg[45]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[46]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[46]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[46]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[46]_C/CLR, FIFO_A/Data_Out_reg[46]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[47]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[47]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[47]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[47]_C/CLR, FIFO_A/Data_Out_reg[47]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[48]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[48]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[48]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[48]_C/CLR, FIFO_A/Data_Out_reg[48]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[49]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[49]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[49]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[49]_C/CLR, FIFO_A/Data_Out_reg[49]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[4]_C/CLR, FIFO_A/Data_Out_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[50]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[50]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[50]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[50]_C/CLR, FIFO_A/Data_Out_reg[50]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[51]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[51]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[51]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[51]_C/CLR, FIFO_A/Data_Out_reg[51]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[52]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[52]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[52]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[52]_C/CLR, FIFO_A/Data_Out_reg[52]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[53]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[53]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[53]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[53]_C/CLR, FIFO_A/Data_Out_reg[53]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[54]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[54]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[54]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[54]_C/CLR, FIFO_A/Data_Out_reg[54]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[55]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[55]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[55]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[55]_C/CLR, FIFO_A/Data_Out_reg[55]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[56]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[56]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[56]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[56]_C/CLR, FIFO_A/Data_Out_reg[56]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[57]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[57]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[57]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[57]_C/CLR, FIFO_A/Data_Out_reg[57]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[58]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[58]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[58]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[58]_C/CLR, FIFO_A/Data_Out_reg[58]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[59]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[59]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[59]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[59]_C/CLR, FIFO_A/Data_Out_reg[59]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[5]_C/CLR, FIFO_A/Data_Out_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[60]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[60]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[60]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[60]_C/CLR, FIFO_A/Data_Out_reg[60]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[61]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[61]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[61]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[61]_C/CLR, FIFO_A/Data_Out_reg[61]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[62]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[62]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[62]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[62]_C/CLR, FIFO_A/Data_Out_reg[62]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[63]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[63]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[63]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[63]_C/CLR, FIFO_A/Data_Out_reg[63]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[6]_C/CLR, FIFO_A/Data_Out_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[7]_C/CLR, FIFO_A/Data_Out_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[8]_C/CLR, FIFO_A/Data_Out_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell FIFO_A/Data_Out_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_A/Data_Out_reg[9]_C/CLR, FIFO_A/Data_Out_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[0]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[10]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[11]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[12]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[13]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[14]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[15]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[16]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[17]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[18]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[19]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[1]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[20]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[21]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[22]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[23]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[24]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[25]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[26]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[27]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[28]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[29]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[2]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[30]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[31]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[32]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[32]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[33]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[33]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[34]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[34]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[35]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[35]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[36]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[36]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[37]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[37]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[38]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[38]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[39]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[39]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[3]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[40]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[40]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[41]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[41]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[42]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[42]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[43]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[43]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[44]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[44]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[45]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[45]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[46]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[46]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[47]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[47]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[48]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[48]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[49]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[49]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[4]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[50]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[50]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[51]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[51]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[52]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[52]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[53]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[53]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[54]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[54]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[55]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[55]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[56]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[56]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[57]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[57]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[58]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[58]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[59]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[59]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[5]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[60]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[60]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[61]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[61]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[62]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[62]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[63]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[63]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[6]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[7]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[8]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch FIFO_A/Data_Out_reg[9]_LDC cannot be properly analyzed as its control pin FIFO_A/Data_Out_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


