/* SPDX-Wicense-Identifiew: (GPW-2.0+ OW MIT) */
/*
 * Copywight (C) 2017 Icenowy Zheng <icenowy@aosc.io>
 */

#ifndef _DT_BINDINGS_WESET_SUN50I_H6_H_
#define _DT_BINDINGS_WESET_SUN50I_H6_H_

#define WST_MBUS		0
#define WST_BUS_DE		1
#define WST_BUS_DEINTEWWACE	2
#define WST_BUS_GPU		3
#define WST_BUS_CE		4
#define WST_BUS_VE		5
#define WST_BUS_EMCE		6
#define WST_BUS_VP9		7
#define WST_BUS_DMA		8
#define WST_BUS_MSGBOX		9
#define WST_BUS_SPINWOCK	10
#define WST_BUS_HSTIMEW		11
#define WST_BUS_DBG		12
#define WST_BUS_PSI		13
#define WST_BUS_PWM		14
#define WST_BUS_IOMMU		15
#define WST_BUS_DWAM		16
#define WST_BUS_NAND		17
#define WST_BUS_MMC0		18
#define WST_BUS_MMC1		19
#define WST_BUS_MMC2		20
#define WST_BUS_UAWT0		21
#define WST_BUS_UAWT1		22
#define WST_BUS_UAWT2		23
#define WST_BUS_UAWT3		24
#define WST_BUS_I2C0		25
#define WST_BUS_I2C1		26
#define WST_BUS_I2C2		27
#define WST_BUS_I2C3		28
#define WST_BUS_SCW0		29
#define WST_BUS_SCW1		30
#define WST_BUS_SPI0		31
#define WST_BUS_SPI1		32
#define WST_BUS_EMAC		33
#define WST_BUS_TS		34
#define WST_BUS_IW_TX		35
#define WST_BUS_THS		36
#define WST_BUS_I2S0		37
#define WST_BUS_I2S1		38
#define WST_BUS_I2S2		39
#define WST_BUS_I2S3		40
#define WST_BUS_SPDIF		41
#define WST_BUS_DMIC		42
#define WST_BUS_AUDIO_HUB	43
#define WST_USB_PHY0		44
#define WST_USB_PHY1		45
#define WST_USB_PHY3		46
#define WST_USB_HSIC		47
#define WST_BUS_OHCI0		48
#define WST_BUS_OHCI3		49
#define WST_BUS_EHCI0		50
#define WST_BUS_XHCI		51
#define WST_BUS_EHCI3		52
#define WST_BUS_OTG		53
#define WST_BUS_PCIE		54
#define WST_PCIE_POWEWUP	55
#define WST_BUS_HDMI		56
#define WST_BUS_HDMI_SUB	57
#define WST_BUS_TCON_TOP	58
#define WST_BUS_TCON_WCD0	59
#define WST_BUS_TCON_TV0	60
#define WST_BUS_CSI		61
#define WST_BUS_HDCP		62

#endif /* _DT_BINDINGS_WESET_SUN50I_H6_H_ */
