// Seed: 2482409285
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wand id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    output wor id_13,
    input wire id_14,
    input wand id_15,
    input wand id_16,
    output tri id_17,
    input tri id_18,
    input tri0 id_19,
    output tri id_20,
    output wand id_21,
    output tri id_22,
    input tri0 id_23,
    input tri1 id_24,
    input wor id_25
);
  always @(posedge 1);
endmodule
module module_1 (
    input  wand  id_0,
    output tri   id_1,
    input  uwire id_2,
    output wor   id_3
);
  wire id_5 = id_2 && 1;
  module_0(
      id_0,
      id_2,
      id_2,
      id_3,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0,
      id_2,
      id_2
  );
endmodule
