
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 200 MT/s
CPU 0 runs traces/SPEC2017/654.roms_s-523B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 2873036 heartbeat IPC: 3.48064 cumulative IPC: 3.48064 (Simulation time: 0 hr 19 min 20 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2873036 (Simulation time: 0 hr 19 min 21 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 37237236 heartbeat IPC: 0.291 cumulative IPC: 0.291 (Simulation time: 0 hr 49 min 47 sec) 
