
ATMEL_0507.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .BOOT         00000044  00008000  00008000  00002ee6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00002e04  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         0000002e  00802000  00002e04  00002eb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000159  0080202e  0080202e  00002f2a  2**0
                  ALLOC
  4 .comment      00000030  00000000  00000000  00002f2a  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002f5c  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000570  00000000  00000000  00002fa0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001561e  00000000  00000000  00003510  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004f53  00000000  00000000  00018b2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000bcb5  00000000  00000000  0001da81  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001140  00000000  00000000  00029738  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0002f966  00000000  00000000  0002a878  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006644  00000000  00000000  0005a1de  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000490  00000000  00000000  00060828  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0000d477  00000000  00000000  00060cb8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .BOOT:

00008000 <nvm_common_spm>:
	/**
	 * For GCC:
	 * \param address uint32_t r22:r25
	 * \param nvm_cmd uint8_t  r20
	 */
	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
    8000:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
    8002:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
    8004:	fb 01       	movw	r30, r22
	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
    8006:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r20      ; Load prepared command into NVM Command register.
    800a:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r23, CCP_SPM_gc   ; Prepare Protect SPM signature (r23 is no longer needed)
    800e:	7d e9       	ldi	r23, 0x9D	; 157
	sts CCP, r23          ; Enable SPM operation (this disables interrupts for 4 cycles).
    8010:	70 93 34 00 	sts	0x0034, r23	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	spm                   ; Self-program.
    8014:	e8 95       	spm
	sts NVM_CMD, r24      ; Restore NVM command register
    8016:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
    801a:	9b bf       	out	0x3b, r25	; 59
	spm                   ; Self-program.
	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
    801c:	08 95       	ret

0000801e <nvm_flash_load_word_to_buffer>:
	 * For GCC:
	 * \param word_addr uint32_t r22:r25
	 * \param data      uint16_t r20:r21
	 */
wait_nvm:
	lds r18, NVM_STATUS
    801e:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
	sbrc r18, NVM_NVMBUSY_bp
    8022:	27 fd       	sbrc	r18, 7
	rjmp wait_nvm
    8024:	fc cf       	rjmp	.-8      	; 0x801e <nvm_flash_load_word_to_buffer>

	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
    8026:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
    8028:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
    802a:	fb 01       	movw	r30, r22

	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
    802c:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r18, NVM_CMD_LOAD_FLASH_BUFFER_gc
    8030:	23 e2       	ldi	r18, 0x23	; 35
	sts NVM_CMD, r18      ; Load prepared command into NVM Command register.
    8032:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>

	movw r0, r20          ; Load R20:R21 into R0:R1
    8036:	0a 01       	movw	r0, r20
	spm                   ; Self-program.
    8038:	e8 95       	spm

	clr r1                ; Clear R1 for GCC _zero_reg_ to function properly.
    803a:	11 24       	eor	r1, r1
	sts NVM_CMD, r24      ; Restore NVM command register
    803c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
    8040:	9b bf       	out	0x3b, r25	; 59

	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
    8042:	08 95       	ret

Disassembly of section .text:

00000000 <__vectors>:
       0:	69 c0       	rjmp	.+210    	; 0xd4 <__ctors_end>
       2:	00 00       	nop
       4:	83 c0       	rjmp	.+262    	; 0x10c <__bad_interrupt>
       6:	00 00       	nop
       8:	81 c0       	rjmp	.+258    	; 0x10c <__bad_interrupt>
       a:	00 00       	nop
       c:	7f c0       	rjmp	.+254    	; 0x10c <__bad_interrupt>
       e:	00 00       	nop
      10:	7d c0       	rjmp	.+250    	; 0x10c <__bad_interrupt>
      12:	00 00       	nop
      14:	7b c0       	rjmp	.+246    	; 0x10c <__bad_interrupt>
      16:	00 00       	nop
      18:	79 c0       	rjmp	.+242    	; 0x10c <__bad_interrupt>
      1a:	00 00       	nop
      1c:	77 c0       	rjmp	.+238    	; 0x10c <__bad_interrupt>
      1e:	00 00       	nop
      20:	75 c0       	rjmp	.+234    	; 0x10c <__bad_interrupt>
      22:	00 00       	nop
      24:	73 c0       	rjmp	.+230    	; 0x10c <__bad_interrupt>
      26:	00 00       	nop
      28:	71 c0       	rjmp	.+226    	; 0x10c <__bad_interrupt>
      2a:	00 00       	nop
      2c:	6f c0       	rjmp	.+222    	; 0x10c <__bad_interrupt>
      2e:	00 00       	nop
      30:	6d c0       	rjmp	.+218    	; 0x10c <__bad_interrupt>
      32:	00 00       	nop
      34:	6b c0       	rjmp	.+214    	; 0x10c <__bad_interrupt>
      36:	00 00       	nop
      38:	69 c0       	rjmp	.+210    	; 0x10c <__bad_interrupt>
      3a:	00 00       	nop
      3c:	67 c0       	rjmp	.+206    	; 0x10c <__bad_interrupt>
      3e:	00 00       	nop
      40:	65 c0       	rjmp	.+202    	; 0x10c <__bad_interrupt>
      42:	00 00       	nop
      44:	63 c0       	rjmp	.+198    	; 0x10c <__bad_interrupt>
      46:	00 00       	nop
      48:	61 c0       	rjmp	.+194    	; 0x10c <__bad_interrupt>
      4a:	00 00       	nop
      4c:	5f c0       	rjmp	.+190    	; 0x10c <__bad_interrupt>
      4e:	00 00       	nop
      50:	5d c0       	rjmp	.+186    	; 0x10c <__bad_interrupt>
      52:	00 00       	nop
      54:	5b c0       	rjmp	.+182    	; 0x10c <__bad_interrupt>
      56:	00 00       	nop
      58:	59 c0       	rjmp	.+178    	; 0x10c <__bad_interrupt>
      5a:	00 00       	nop
      5c:	57 c0       	rjmp	.+174    	; 0x10c <__bad_interrupt>
      5e:	00 00       	nop
      60:	55 c0       	rjmp	.+170    	; 0x10c <__bad_interrupt>
      62:	00 00       	nop
      64:	53 c0       	rjmp	.+166    	; 0x10c <__bad_interrupt>
      66:	00 00       	nop
      68:	51 c0       	rjmp	.+162    	; 0x10c <__bad_interrupt>
      6a:	00 00       	nop
      6c:	4f c0       	rjmp	.+158    	; 0x10c <__bad_interrupt>
      6e:	00 00       	nop
      70:	4d c0       	rjmp	.+154    	; 0x10c <__bad_interrupt>
      72:	00 00       	nop
      74:	4b c0       	rjmp	.+150    	; 0x10c <__bad_interrupt>
      76:	00 00       	nop
      78:	49 c0       	rjmp	.+146    	; 0x10c <__bad_interrupt>
      7a:	00 00       	nop
      7c:	47 c0       	rjmp	.+142    	; 0x10c <__bad_interrupt>
      7e:	00 00       	nop
      80:	45 c0       	rjmp	.+138    	; 0x10c <__bad_interrupt>
      82:	00 00       	nop
      84:	43 c0       	rjmp	.+134    	; 0x10c <__bad_interrupt>
      86:	00 00       	nop
      88:	0c 94 09 0c 	jmp	0x1812	; 0x1812 <__vector_34>
      8c:	3f c0       	rjmp	.+126    	; 0x10c <__bad_interrupt>
      8e:	00 00       	nop
      90:	3d c0       	rjmp	.+122    	; 0x10c <__bad_interrupt>
      92:	00 00       	nop
      94:	3b c0       	rjmp	.+118    	; 0x10c <__bad_interrupt>
      96:	00 00       	nop
      98:	39 c0       	rjmp	.+114    	; 0x10c <__bad_interrupt>
      9a:	00 00       	nop
      9c:	37 c0       	rjmp	.+110    	; 0x10c <__bad_interrupt>
      9e:	00 00       	nop
      a0:	36 c0       	rjmp	.+108    	; 0x10e <__vector_40>
      a2:	00 00       	nop
      a4:	33 c0       	rjmp	.+102    	; 0x10c <__bad_interrupt>
      a6:	00 00       	nop
      a8:	31 c0       	rjmp	.+98     	; 0x10c <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8d 08       	sbc	r8, r13
      ae:	c1 08       	sbc	r12, r1
      b0:	a7 08       	sbc	r10, r7
      b2:	f6 08       	sbc	r15, r6
      b4:	f6 08       	sbc	r15, r6
      b6:	f6 08       	sbc	r15, r6
      b8:	f6 08       	sbc	r15, r6
      ba:	f6 08       	sbc	r15, r6
      bc:	f6 08       	sbc	r15, r6
      be:	f6 08       	sbc	r15, r6
      c0:	d9 08       	sbc	r13, r9
      c2:	24 08       	sbc	r2, r4
      c4:	26 08       	sbc	r2, r6
      c6:	e8 07       	cpc	r30, r24
      c8:	f6 07       	cpc	r31, r22
      ca:	0a 08       	sbc	r0, r10
      cc:	f6 08       	sbc	r15, r6
      ce:	f6 08       	sbc	r15, r6
      d0:	f6 08       	sbc	r15, r6
      d2:	82 08       	sbc	r8, r2

000000d4 <__ctors_end>:
      d4:	11 24       	eor	r1, r1
      d6:	1f be       	out	0x3f, r1	; 63
      d8:	cf ef       	ldi	r28, 0xFF	; 255
      da:	cd bf       	out	0x3d, r28	; 61
      dc:	df e2       	ldi	r29, 0x2F	; 47
      de:	de bf       	out	0x3e, r29	; 62

000000e0 <__do_copy_data>:
      e0:	10 e2       	ldi	r17, 0x20	; 32
      e2:	a0 e0       	ldi	r26, 0x00	; 0
      e4:	b0 e2       	ldi	r27, 0x20	; 32
      e6:	e4 e0       	ldi	r30, 0x04	; 4
      e8:	fe e2       	ldi	r31, 0x2E	; 46
      ea:	02 c0       	rjmp	.+4      	; 0xf0 <__do_copy_data+0x10>
      ec:	05 90       	lpm	r0, Z+
      ee:	0d 92       	st	X+, r0
      f0:	ae 32       	cpi	r26, 0x2E	; 46
      f2:	b1 07       	cpc	r27, r17
      f4:	d9 f7       	brne	.-10     	; 0xec <__do_copy_data+0xc>

000000f6 <__do_clear_bss>:
      f6:	21 e2       	ldi	r18, 0x21	; 33
      f8:	ae e2       	ldi	r26, 0x2E	; 46
      fa:	b0 e2       	ldi	r27, 0x20	; 32
      fc:	01 c0       	rjmp	.+2      	; 0x100 <.do_clear_bss_start>

000000fe <.do_clear_bss_loop>:
      fe:	1d 92       	st	X+, r1

00000100 <.do_clear_bss_start>:
     100:	a7 38       	cpi	r26, 0x87	; 135
     102:	b2 07       	cpc	r27, r18
     104:	e1 f7       	brne	.-8      	; 0xfe <.do_clear_bss_loop>
     106:	48 d1       	rcall	.+656    	; 0x398 <main>
     108:	0c 94 00 17 	jmp	0x2e00	; 0x2e00 <_exit>

0000010c <__bad_interrupt>:
     10c:	79 cf       	rjmp	.-270    	; 0x0 <__vectors>

0000010e <__vector_40>:

 
void Correct_Mode(void);

ISR(USART_RX_Vect)
{	
     10e:	1f 92       	push	r1
     110:	0f 92       	push	r0
     112:	0f b6       	in	r0, 0x3f	; 63
     114:	0f 92       	push	r0
     116:	11 24       	eor	r1, r1
     118:	2f 93       	push	r18
     11a:	3f 93       	push	r19
     11c:	4f 93       	push	r20
     11e:	5f 93       	push	r21
     120:	6f 93       	push	r22
     122:	7f 93       	push	r23
     124:	8f 93       	push	r24
     126:	9f 93       	push	r25
     128:	af 93       	push	r26
     12a:	bf 93       	push	r27
     12c:	cf 93       	push	r28
     12e:	df 93       	push	r29
     130:	ef 93       	push	r30
     132:	ff 93       	push	r31
	if (rx_buff_cnt < RX_BUFF_LEN)
     134:	c0 91 6d 21 	lds	r28, 0x216D	; 0x80216d <rx_buff_cnt>
     138:	d0 91 6e 21 	lds	r29, 0x216E	; 0x80216e <rx_buff_cnt+0x1>
     13c:	c6 30       	cpi	r28, 0x06	; 6
     13e:	21 e0       	ldi	r18, 0x01	; 1
     140:	d2 07       	cpc	r29, r18
     142:	48 f5       	brcc	.+82     	; 0x196 <__vector_40+0x88>
		{
			*((unsigned char *)(&ReceiveData)+rx_buff_cnt) = usart_getchar(USART_SERIAL_EXAMPLE);
     144:	80 ec       	ldi	r24, 0xC0	; 192
     146:	99 e0       	ldi	r25, 0x09	; 9
     148:	0e 94 00 11 	call	0x2200	; 0x2200 <usart_getchar>
     14c:	ce 59       	subi	r28, 0x9E	; 158
     14e:	df 4d       	sbci	r29, 0xDF	; 223
     150:	88 83       	st	Y, r24
			 
			if(ReceiveData.Head == 0x7E)
     152:	80 91 62 20 	lds	r24, 0x2062	; 0x802062 <ReceiveData>
     156:	8e 37       	cpi	r24, 0x7E	; 126
     158:	d1 f4       	brne	.+52     	; 0x18e <__vector_40+0x80>
			{
				if(rx_buff_cnt == RX_BUFF_LEN-1)  //计数满一个定长
     15a:	80 91 6d 21 	lds	r24, 0x216D	; 0x80216d <rx_buff_cnt>
     15e:	90 91 6e 21 	lds	r25, 0x216E	; 0x80216e <rx_buff_cnt+0x1>
     162:	85 30       	cpi	r24, 0x05	; 5
     164:	21 e0       	ldi	r18, 0x01	; 1
     166:	92 07       	cpc	r25, r18
     168:	61 f4       	brne	.+24     	; 0x182 <__vector_40+0x74>
				{
					if(ReceiveData.Tail==0xAA)
     16a:	80 91 67 21 	lds	r24, 0x2167	; 0x802167 <ReceiveData+0x105>
     16e:	8a 3a       	cpi	r24, 0xAA	; 170
     170:	91 f4       	brne	.+36     	; 0x196 <__vector_40+0x88>
					{
						flag_uart=1;
     172:	81 e0       	ldi	r24, 0x01	; 1
     174:	80 93 5f 20 	sts	0x205F, r24	; 0x80205f <flag_uart>
						rx_buff_cnt=0;
     178:	10 92 6d 21 	sts	0x216D, r1	; 0x80216d <rx_buff_cnt>
     17c:	10 92 6e 21 	sts	0x216E, r1	; 0x80216e <rx_buff_cnt+0x1>
     180:	0a c0       	rjmp	.+20     	; 0x196 <__vector_40+0x88>
						
					}
				}
				else
				{
					rx_buff_cnt++;
     182:	01 96       	adiw	r24, 0x01	; 1
     184:	80 93 6d 21 	sts	0x216D, r24	; 0x80216d <rx_buff_cnt>
     188:	90 93 6e 21 	sts	0x216E, r25	; 0x80216e <rx_buff_cnt+0x1>
     18c:	04 c0       	rjmp	.+8      	; 0x196 <__vector_40+0x88>
				}
			}
			else
			{
				rx_buff_cnt=0;
     18e:	10 92 6d 21 	sts	0x216D, r1	; 0x80216d <rx_buff_cnt>
     192:	10 92 6e 21 	sts	0x216E, r1	; 0x80216e <rx_buff_cnt+0x1>
			}  	    	
		   
		}		 
	 

}
     196:	ff 91       	pop	r31
     198:	ef 91       	pop	r30
     19a:	df 91       	pop	r29
     19c:	cf 91       	pop	r28
     19e:	bf 91       	pop	r27
     1a0:	af 91       	pop	r26
     1a2:	9f 91       	pop	r25
     1a4:	8f 91       	pop	r24
     1a6:	7f 91       	pop	r23
     1a8:	6f 91       	pop	r22
     1aa:	5f 91       	pop	r21
     1ac:	4f 91       	pop	r20
     1ae:	3f 91       	pop	r19
     1b0:	2f 91       	pop	r18
     1b2:	0f 90       	pop	r0
     1b4:	0f be       	out	0x3f, r0	; 63
     1b6:	0f 90       	pop	r0
     1b8:	1f 90       	pop	r1
     1ba:	18 95       	reti

000001bc <Correct_Mode>:
	}			
}

#if CORRECT_MODE
void Correct_Mode(void)
{
     1bc:	2f 92       	push	r2
     1be:	3f 92       	push	r3
     1c0:	4f 92       	push	r4
     1c2:	5f 92       	push	r5
     1c4:	6f 92       	push	r6
     1c6:	7f 92       	push	r7
     1c8:	8f 92       	push	r8
     1ca:	9f 92       	push	r9
     1cc:	af 92       	push	r10
     1ce:	bf 92       	push	r11
     1d0:	cf 92       	push	r12
     1d2:	df 92       	push	r13
     1d4:	ef 92       	push	r14
     1d6:	ff 92       	push	r15
     1d8:	0f 93       	push	r16
     1da:	1f 93       	push	r17
     1dc:	cf 93       	push	r28
     1de:	df 93       	push	r29
     1e0:	cd b7       	in	r28, 0x3d	; 61
     1e2:	de b7       	in	r29, 0x3e	; 62
     1e4:	66 97       	sbiw	r28, 0x16	; 22
     1e6:	cd bf       	out	0x3d, r28	; 61
     1e8:	de bf       	out	0x3e, r29	; 62
     1ea:	8e 01       	movw	r16, r28
     1ec:	0f 5f       	subi	r16, 0xFF	; 255
     1ee:	1f 4f       	sbci	r17, 0xFF	; 255
     1f0:	7e 01       	movw	r14, r28
     1f2:	25 e1       	ldi	r18, 0x15	; 21
     1f4:	e2 0e       	add	r14, r18
     1f6:	f1 1c       	adc	r15, r1
     1f8:	68 01       	movw	r12, r16
	signed int  vpp_PWM,diff_last=0,tmp_last=0,diff=0,correct_y,correct_x;
	
	
	for(i=0;i<10;i++)
		{
			if(flag_uart == 1)
     1fa:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <flag_uart>
     1fe:	81 30       	cpi	r24, 0x01	; 1
     200:	09 f4       	brne	.+2      	; 0x204 <Correct_Mode+0x48>
			{
				uart_op();
     202:	cb d6       	rcall	.+3478   	; 0xf9a <uart_op>
			}

			tmp[i]=Temp_Collect();			
     204:	5c d1       	rcall	.+696    	; 0x4be <Temp_Collect>
     206:	f6 01       	movw	r30, r12
     208:	81 93       	st	Z+, r24
     20a:	91 93       	st	Z+, r25
     20c:	6f 01       	movw	r12, r30
//	unsigned int table[5];
	uint16_t tmp_sum=0,vcp_sum=0,correct_f3,vpp;
	signed int  vpp_PWM,diff_last=0,tmp_last=0,diff=0,correct_y,correct_x;
	
	
	for(i=0;i<10;i++)
     20e:	ee 15       	cp	r30, r14
     210:	ff 05       	cpc	r31, r15
     212:	99 f7       	brne	.-26     	; 0x1fa <Correct_Mode+0x3e>
			}

			tmp[i]=Temp_Collect();			
		}

		Insert_Sort (tmp,10);
     214:	6a e0       	ldi	r22, 0x0A	; 10
     216:	70 e0       	ldi	r23, 0x00	; 0
     218:	ce 01       	movw	r24, r28
     21a:	01 96       	adiw	r24, 0x01	; 1
     21c:	be d2       	rcall	.+1404   	; 0x79a <Insert_Sort>
		tmp_sum=(unsigned int)((tmp[4]+tmp[5]+tmp[6]+tmp[7])>>2);
     21e:	ab 84       	ldd	r10, Y+11	; 0x0b
     220:	bc 84       	ldd	r11, Y+12	; 0x0c
     222:	89 85       	ldd	r24, Y+9	; 0x09
     224:	9a 85       	ldd	r25, Y+10	; 0x0a
     226:	a8 0e       	add	r10, r24
     228:	b9 1e       	adc	r11, r25
     22a:	8d 85       	ldd	r24, Y+13	; 0x0d
     22c:	9e 85       	ldd	r25, Y+14	; 0x0e
     22e:	a8 0e       	add	r10, r24
     230:	b9 1e       	adc	r11, r25
     232:	8f 85       	ldd	r24, Y+15	; 0x0f
     234:	98 89       	ldd	r25, Y+16	; 0x10
     236:	a8 0e       	add	r10, r24
     238:	b9 1e       	adc	r11, r25
     23a:	b6 94       	lsr	r11
     23c:	a7 94       	ror	r10
     23e:	b6 94       	lsr	r11
     240:	a7 94       	ror	r10

       	correct_f3=Flash_Read_Int(Correct_Addr+(tmp_sum-TMP_AD_H)*2);
     242:	15 01       	movw	r2, r10
     244:	fd ec       	ldi	r31, 0xCD	; 205
     246:	3f 1a       	sub	r3, r31
     248:	22 0c       	add	r2, r2
     24a:	33 1c       	adc	r3, r3
     24c:	21 01       	movw	r4, r2
     24e:	61 2c       	mov	r6, r1
     250:	71 2c       	mov	r7, r1
     252:	c3 01       	movw	r24, r6
     254:	b2 01       	movw	r22, r4
     256:	5d d4       	rcall	.+2234   	; 0xb12 <Flash_Read_Int>
#if CORRECT_DEBUG
				UART_printf("  correct_f3: ");
				printn(correct_f3,10);
#endif

	    if(correct_f3==0xffff)
     258:	01 96       	adiw	r24, 0x01	; 1
     25a:	09 f0       	breq	.+2      	; 0x25e <Correct_Mode+0xa2>
     25c:	87 c0       	rjmp	.+270    	; 0x36c <Correct_Mode+0x1b0>
        {
	        correct_f3=0;
        if((tmp_sum<TMP_AD_L)&&(tmp_sum>TMP_AD_H ))
     25e:	c5 01       	movw	r24, r10
     260:	81 50       	subi	r24, 0x01	; 1
     262:	95 40       	sbci	r25, 0x05	; 5
     264:	8f 3f       	cpi	r24, 0xFF	; 255
     266:	97 40       	sbci	r25, 0x07	; 7
     268:	08 f0       	brcs	.+2      	; 0x26c <Correct_Mode+0xb0>
     26a:	80 c0       	rjmp	.+256    	; 0x36c <Correct_Mode+0x1b0>
       	{
        	vpp=Flash_Read_Int(WORK_STAR_BASE+(tmp_sum-TMP_AD_H)*2);
     26c:	b1 01       	movw	r22, r2
     26e:	70 52       	subi	r23, 0x20	; 32
     270:	80 e0       	ldi	r24, 0x00	; 0
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	4e d4       	rcall	.+2204   	; 0xb12 <Flash_Read_Int>
     276:	4c 01       	movw	r8, r24
{
	uint8_t i;
	uint16_t tmp[10];
//	unsigned int table[5];
	uint16_t tmp_sum=0,vcp_sum=0,correct_f3,vpp;
	signed int  vpp_PWM,diff_last=0,tmp_last=0,diff=0,correct_y,correct_x;
     278:	c1 2c       	mov	r12, r1
     27a:	d1 2c       	mov	r13, r1
void Correct_Mode(void)
{
	uint8_t i;
	uint16_t tmp[10];
//	unsigned int table[5];
	uint16_t tmp_sum=0,vcp_sum=0,correct_f3,vpp;
     27c:	80 e0       	ldi	r24, 0x00	; 0
     27e:	90 e0       	ldi	r25, 0x00	; 0
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     280:	0d 8b       	std	Y+21, r16	; 0x15
     282:	1e 8b       	std	Y+22, r17	; 0x16
	        correct_f3=0;
        if((tmp_sum<TMP_AD_L)&&(tmp_sum>TMP_AD_H ))
       	{
        	vpp=Flash_Read_Int(WORK_STAR_BASE+(tmp_sum-TMP_AD_H)*2);

			while(((signed int)(vpp-vcp_sum)<-1)||((signed int)(vpp-vcp_sum)>1))  
     284:	41 c0       	rjmp	.+130    	; 0x308 <Correct_Mode+0x14c>
			{      
				vpp_PWM=(int)((vpp+diff)*K)+Badd;
     286:	c8 0c       	add	r12, r8
     288:	d9 1c       	adc	r13, r9
     28a:	b6 01       	movw	r22, r12
     28c:	80 e0       	ldi	r24, 0x00	; 0
     28e:	90 e0       	ldi	r25, 0x00	; 0
     290:	0e 94 37 14 	call	0x286e	; 0x286e <__floatunsisf>
     294:	20 91 59 20 	lds	r18, 0x2059	; 0x802059 <K>
     298:	30 91 5a 20 	lds	r19, 0x205A	; 0x80205a <K+0x1>
     29c:	40 91 5b 20 	lds	r20, 0x205B	; 0x80205b <K+0x2>
     2a0:	50 91 5c 20 	lds	r21, 0x205C	; 0x80205c <K+0x3>
     2a4:	0e 94 c5 14 	call	0x298a	; 0x298a <__mulsf3>
     2a8:	0e 94 06 14 	call	0x280c	; 0x280c <__fixsfsi>
     2ac:	20 91 69 21 	lds	r18, 0x2169	; 0x802169 <Badd>
     2b0:	30 91 6a 21 	lds	r19, 0x216A	; 0x80216a <Badd+0x1>
     2b4:	c9 01       	movw	r24, r18
     2b6:	86 0f       	add	r24, r22
     2b8:	97 1f       	adc	r25, r23
				DAC_Output(vpp_PWM);		
     2ba:	6d d2       	rcall	.+1242   	; 0x796 <DAC_Output>
     2bc:	8b ea       	ldi	r24, 0xAB	; 171
     2be:	96 e4       	ldi	r25, 0x46	; 70
     2c0:	a0 e1       	ldi	r26, 0x10	; 16
     2c2:	b0 e0       	ldi	r27, 0x00	; 0
		barrier();
     2c4:	01 97       	sbiw	r24, 0x01	; 1
     2c6:	a1 09       	sbc	r26, r1
     2c8:	b1 09       	sbc	r27, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     2ca:	e1 f7       	brne	.-8      	; 0x2c4 <Correct_Mode+0x108>
     2cc:	0d 89       	ldd	r16, Y+21	; 0x15
     2ce:	1e 89       	ldd	r17, Y+22	; 0x16

	            delay_ms(200);
	
	            for(i=0;i<10;i++)
				{
					tmp[i]=Vcp_Collect();					
     2d0:	78 d1       	rcall	.+752    	; 0x5c2 <Vcp_Collect>
     2d2:	f8 01       	movw	r30, r16
     2d4:	81 93       	st	Z+, r24
     2d6:	91 93       	st	Z+, r25
     2d8:	8f 01       	movw	r16, r30
				vpp_PWM=(int)((vpp+diff)*K)+Badd;
				DAC_Output(vpp_PWM);		

	            delay_ms(200);
	
	            for(i=0;i<10;i++)
     2da:	ee 15       	cp	r30, r14
     2dc:	ff 05       	cpc	r31, r15
     2de:	c1 f7       	brne	.-16     	; 0x2d0 <Correct_Mode+0x114>
				{
					tmp[i]=Vcp_Collect();					
				}
//				Insert_Sort(tmp,10);

	        	vcp_sum=(tmp[3]+tmp[4]+tmp[5]+tmp[6])/4; 		 	
     2e0:	29 85       	ldd	r18, Y+9	; 0x09
     2e2:	3a 85       	ldd	r19, Y+10	; 0x0a
     2e4:	8f 81       	ldd	r24, Y+7	; 0x07
     2e6:	98 85       	ldd	r25, Y+8	; 0x08
     2e8:	82 0f       	add	r24, r18
     2ea:	93 1f       	adc	r25, r19
     2ec:	2b 85       	ldd	r18, Y+11	; 0x0b
     2ee:	3c 85       	ldd	r19, Y+12	; 0x0c
     2f0:	82 0f       	add	r24, r18
     2f2:	93 1f       	adc	r25, r19
     2f4:	2d 85       	ldd	r18, Y+13	; 0x0d
     2f6:	3e 85       	ldd	r19, Y+14	; 0x0e
     2f8:	82 0f       	add	r24, r18
     2fa:	93 1f       	adc	r25, r19
     2fc:	96 95       	lsr	r25
     2fe:	87 95       	ror	r24
     300:	96 95       	lsr	r25
     302:	87 95       	ror	r24

				diff =diff+vpp-vcp_sum;
     304:	c8 1a       	sub	r12, r24
     306:	d9 0a       	sbc	r13, r25
	        correct_f3=0;
        if((tmp_sum<TMP_AD_L)&&(tmp_sum>TMP_AD_H ))
       	{
        	vpp=Flash_Read_Int(WORK_STAR_BASE+(tmp_sum-TMP_AD_H)*2);

			while(((signed int)(vpp-vcp_sum)<-1)||((signed int)(vpp-vcp_sum)>1))  
     308:	94 01       	movw	r18, r8
     30a:	28 1b       	sub	r18, r24
     30c:	39 0b       	sbc	r19, r25
     30e:	c9 01       	movw	r24, r18
     310:	8f 3f       	cpi	r24, 0xFF	; 255
     312:	3f ef       	ldi	r19, 0xFF	; 255
     314:	93 07       	cpc	r25, r19
     316:	0c f4       	brge	.+2      	; 0x31a <Correct_Mode+0x15e>
     318:	b6 cf       	rjmp	.-148    	; 0x286 <Correct_Mode+0xca>
     31a:	02 97       	sbiw	r24, 0x02	; 2
     31c:	0c f0       	brlt	.+2      	; 0x320 <Correct_Mode+0x164>
     31e:	b3 cf       	rjmp	.-154    	; 0x286 <Correct_Mode+0xca>

				diff =diff+vpp-vcp_sum;
								
	 		 }	
	 		       
	        	diff =diff+1024;
     320:	8c ef       	ldi	r24, 0xFC	; 252
     322:	d8 1a       	sub	r13, r24
	        	if(first_correct==0)
     324:	80 91 68 21 	lds	r24, 0x2168	; 0x802168 <first_correct>
     328:	81 11       	cpse	r24, r1
     32a:	08 c0       	rjmp	.+16     	; 0x33c <Correct_Mode+0x180>
	        	{
		        	first_correct = 1;
     32c:	81 e0       	ldi	r24, 0x01	; 1
     32e:	80 93 68 21 	sts	0x2168, r24	; 0x802168 <first_correct>
					VPP2_Last = diff;
     332:	c0 92 6b 21 	sts	0x216B, r12	; 0x80216b <VPP2_Last>
     336:	d0 92 6c 21 	sts	0x216C, r13	; 0x80216c <VPP2_Last+0x1>
     33a:	18 c0       	rjmp	.+48     	; 0x36c <Correct_Mode+0x1b0>
	        	{
	
		        	correct_y=diff-diff_last;
		        	correct_x=tmp_sum-tmp_last;
	
		        	if(((correct_y<-20)||(correct_y>20))&&((correct_x>-3)&&(correct_x<3)))
     33c:	c6 01       	movw	r24, r12
     33e:	44 96       	adiw	r24, 0x14	; 20
     340:	89 97       	sbiw	r24, 0x29	; 41
     342:	48 f0       	brcs	.+18     	; 0x356 <Correct_Mode+0x19a>
     344:	e2 e0       	ldi	r30, 0x02	; 2
     346:	ae 0e       	add	r10, r30
     348:	b1 1c       	adc	r11, r1
     34a:	f5 e0       	ldi	r31, 0x05	; 5
     34c:	af 16       	cp	r10, r31
     34e:	b1 04       	cpc	r11, r1
     350:	10 f4       	brcc	.+4      	; 0x356 <Correct_Mode+0x19a>
		        	{
			        	diff=diff_last;
     352:	c1 2c       	mov	r12, r1
     354:	d1 2c       	mov	r13, r1
#if CORRECT_DEBUG
				UART_printf("  diff: ");
				printn(diff,10);
			 	UART_printf("  \n"); 
#endif
	    		Flash_Write(Correct_Addr+(tmp_sum-TMP_AD_H)*2,diff>>8);
     356:	4d 2d       	mov	r20, r13
     358:	c3 01       	movw	r24, r6
     35a:	b2 01       	movw	r22, r4
     35c:	f8 d3       	rcall	.+2032   	; 0xb4e <Flash_Write>
				Flash_Write(Correct_Addr+(tmp_sum-TMP_AD_H)*2+1,diff&0xff);
     35e:	b1 01       	movw	r22, r2
     360:	6f 5f       	subi	r22, 0xFF	; 255
     362:	7f 4f       	sbci	r23, 0xFF	; 255
     364:	80 e0       	ldi	r24, 0x00	; 0
     366:	90 e0       	ldi	r25, 0x00	; 0
     368:	4c 2d       	mov	r20, r12
     36a:	f1 d3       	rcall	.+2018   	; 0xb4e <Flash_Write>
		        diff_last=diff;
		       	tmp_last = tmp_sum;
	
	    }
        }
}
     36c:	66 96       	adiw	r28, 0x16	; 22
     36e:	cd bf       	out	0x3d, r28	; 61
     370:	de bf       	out	0x3e, r29	; 62
     372:	df 91       	pop	r29
     374:	cf 91       	pop	r28
     376:	1f 91       	pop	r17
     378:	0f 91       	pop	r16
     37a:	ff 90       	pop	r15
     37c:	ef 90       	pop	r14
     37e:	df 90       	pop	r13
     380:	cf 90       	pop	r12
     382:	bf 90       	pop	r11
     384:	af 90       	pop	r10
     386:	9f 90       	pop	r9
     388:	8f 90       	pop	r8
     38a:	7f 90       	pop	r7
     38c:	6f 90       	pop	r6
     38e:	5f 90       	pop	r5
     390:	4f 90       	pop	r4
     392:	3f 90       	pop	r3
     394:	2f 90       	pop	r2
     396:	08 95       	ret

00000398 <main>:
	 

}

int main(void)
{	 
     398:	cf 93       	push	r28
     39a:	df 93       	push	r29
     39c:	1f 92       	push	r1
     39e:	cd b7       	in	r28, 0x3d	; 61
     3a0:	de b7       	in	r29, 0x3e	; 62
	
#endif


//	int16_t tpa,tpb,tpc;
	board_init();
     3a2:	0e 94 8f 0b 	call	0x171e	; 0x171e <board_init>
	sysclk_init();
     3a6:	0e 94 dd 0a 	call	0x15ba	; 0x15ba <sysclk_init>
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
     3aa:	87 e0       	ldi	r24, 0x07	; 7
     3ac:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	pmic_init();
	cpu_irq_enable();
     3b0:	78 94       	sei
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
     3b2:	ef e6       	ldi	r30, 0x6F	; 111
     3b4:	f1 e2       	ldi	r31, 0x21	; 33
     3b6:	10 82       	st	Z, r1
     3b8:	11 82       	std	Z+1, r1	; 0x01
     3ba:	12 82       	std	Z+2, r1	; 0x02
     3bc:	13 82       	std	Z+3, r1	; 0x03
     3be:	14 82       	std	Z+4, r1	; 0x04
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
     3c0:	81 e0       	ldi	r24, 0x01	; 1
     3c2:	85 83       	std	Z+5, r24	; 0x05

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     3c4:	8f b7       	in	r24, 0x3f	; 63
     3c6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     3c8:	f8 94       	cli
	return flags;
     3ca:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     3cc:	84 81       	ldd	r24, Z+4	; 0x04
     3ce:	8f 5f       	subi	r24, 0xFF	; 255
     3d0:	84 83       	std	Z+4, r24	; 0x04
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     3d2:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_init();
	sleepmgr_lock_mode(SLEEPMGR_STDBY);
	
	delay_init(F_CPU);
	main_dac_init();	
     3d4:	4a d3       	rcall	.+1684   	; 0xa6a <main_dac_init>
	main_adc_init();
     3d6:	05 d2       	rcall	.+1034   	; 0x7e2 <main_adc_init>
	nvm_init(INT_FLASH);
     3d8:	80 e0       	ldi	r24, 0x00	; 0
     3da:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <nvm_init>
	Uart_Init();
     3de:	bd d7       	rcall	.+3962   	; 0x135a <Uart_Init>
     3e0:	86 e5       	ldi	r24, 0x56	; 86
     3e2:	91 e6       	ldi	r25, 0x61	; 97
     3e4:	a1 e5       	ldi	r26, 0x51	; 81
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
		barrier();
     3e8:	01 97       	sbiw	r24, 0x01	; 1
     3ea:	a1 09       	sbc	r26, r1
     3ec:	b1 09       	sbc	r27, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     3ee:	e1 f7       	brne	.-8      	; 0x3e8 <main+0x50>
	delay_s(1);
//	main_adc_correction_start();	
	write_info();
     3f0:	28 d7       	rcall	.+3664   	; 0x1242 <write_info>
//	Calc_K_B();
	K = 1.0;
     3f2:	80 e0       	ldi	r24, 0x00	; 0
     3f4:	90 e0       	ldi	r25, 0x00	; 0
     3f6:	a0 e8       	ldi	r26, 0x80	; 128
     3f8:	bf e3       	ldi	r27, 0x3F	; 63
     3fa:	80 93 59 20 	sts	0x2059, r24	; 0x802059 <K>
     3fe:	90 93 5a 20 	sts	0x205A, r25	; 0x80205a <K+0x1>
     402:	a0 93 5b 20 	sts	0x205B, r26	; 0x80205b <K+0x2>
     406:	b0 93 5c 20 	sts	0x205C, r27	; 0x80205c <K+0x3>
	Badd=0;
     40a:	10 92 69 21 	sts	0x2169, r1	; 0x802169 <Badd>
     40e:	10 92 6a 21 	sts	0x216A, r1	; 0x80216a <Badd+0x1>

	flag_mode = Flash_Read(FLAG_ADDR);
     412:	60 e0       	ldi	r22, 0x00	; 0
     414:	70 e4       	ldi	r23, 0x40	; 64
     416:	80 e0       	ldi	r24, 0x00	; 0
     418:	90 e0       	ldi	r25, 0x00	; 0
     41a:	6a d3       	rcall	.+1748   	; 0xaf0 <Flash_Read>
     41c:	90 e0       	ldi	r25, 0x00	; 0
     41e:	80 93 5d 20 	sts	0x205D, r24	; 0x80205d <flag_mode>
     422:	90 93 5e 20 	sts	0x205E, r25	; 0x80205e <flag_mode+0x1>
	if (flag_mode==0xff)
     426:	8f 3f       	cpi	r24, 0xFF	; 255
     428:	91 05       	cpc	r25, r1
     42a:	21 f4       	brne	.+8      	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
	{
		dac_disable(&DACA);
     42c:	80 e0       	ldi	r24, 0x00	; 0
     42e:	93 e0       	ldi	r25, 0x03	; 3
     430:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <dac_disable>

//	if(flag_mode!=0xff)
//	{	
		
#if CORRECT_MODE	
	tmp_sum = Temp_Collect();	
     434:	44 d0       	rcall	.+136    	; 0x4be <Temp_Collect>
	VPP2_Last=Flash_Read_Int(Correct_Addr+(tmp_sum-TMP_AD_H)*2);
     436:	9d 5c       	subi	r25, 0xCD	; 205
     438:	bc 01       	movw	r22, r24
     43a:	66 0f       	add	r22, r22
     43c:	77 1f       	adc	r23, r23
     43e:	80 e0       	ldi	r24, 0x00	; 0
     440:	90 e0       	ldi	r25, 0x00	; 0
     442:	67 d3       	rcall	.+1742   	; 0xb12 <Flash_Read_Int>
     444:	80 93 6b 21 	sts	0x216B, r24	; 0x80216b <VPP2_Last>
     448:	90 93 6c 21 	sts	0x216C, r25	; 0x80216c <VPP2_Last+0x1>
#endif
//	}

	first_correct = 0;
     44c:	10 92 68 21 	sts	0x2168, r1	; 0x802168 <first_correct>
	rx_buff_cnt= 0;
     450:	10 92 6d 21 	sts	0x216D, r1	; 0x80216d <rx_buff_cnt>
     454:	10 92 6e 21 	sts	0x216E, r1	; 0x80216e <rx_buff_cnt+0x1>
	flag_uart=0;
     458:	10 92 5f 20 	sts	0x205F, r1	; 0x80205f <flag_uart>
	lock_b=0;
     45c:	10 92 61 20 	sts	0x2061, r1	; 0x802061 <lock_b>
		printf("TP Value: %4u\t", tpa);
		printf("CP Value: %4u\t", tpb);
		printf("VP Value: %4u\n", tpc);
		delay_ms(500);
*/
		if(flag_uart == 1)
     460:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <flag_uart>
     464:	81 30       	cpi	r24, 0x01	; 1
     466:	09 f4       	brne	.+2      	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
		{
 			uart_op(); 
     468:	98 d5       	rcall	.+2864   	; 0xf9a <uart_op>
		}
		
		if((flag_mode == 0))
     46a:	80 91 5d 20 	lds	r24, 0x205D	; 0x80205d <flag_mode>
     46e:	90 91 5e 20 	lds	r25, 0x205E	; 0x80205e <flag_mode+0x1>
     472:	00 97       	sbiw	r24, 0x00	; 0
     474:	19 f4       	brne	.+6      	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
		{
#if CORRECT_MODE		        
			Correct_Mode();	
     476:	a2 de       	rcall	.-700    	; 0x1bc <Correct_Mode>
#endif			 			
			work_mode();
     478:	7d d3       	rcall	.+1786   	; 0xb74 <work_mode>
     47a:	f2 cf       	rjmp	.-28     	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
		}

		else if((flag_mode == 1))
     47c:	01 97       	sbiw	r24, 0x01	; 1
     47e:	81 f7       	brne	.-32     	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
		{
#if CORRECT_MODE
			Correct_Mode();	
     480:	9d de       	rcall	.-710    	; 0x1bc <Correct_Mode>
#endif		
			vpull_mode2();
     482:	00 d4       	rcall	.+2048   	; 0xc84 <vpull_mode2>
     484:	ed cf       	rjmp	.-38     	; 0x460 <__LOCK_REGION_LENGTH__+0x60>

00000486 <MCU_Temp>:
输出：采集后的10位温度
功能：采集来自晶体的温度对应的电压值,得到数字量
****************************************/
#if MCU_temperture
unsigned int MCU_Temp(void)
{
     486:	cf 93       	push	r28
     488:	df 93       	push	r29
     48a:	1f 92       	push	r1
     48c:	cd b7       	in	r28, 0x3d	; 61
     48e:	de b7       	in	r29, 0x3e	; 62
    uint16_t adcVal=0;  
	adc_tempsense_select();
     490:	fa d1       	rcall	.+1012   	; 0x886 <adc_tempsense_select>
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     492:	e0 e0       	ldi	r30, 0x00	; 0
     494:	f2 e0       	ldi	r31, 0x02	; 2
     496:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     498:	80 ff       	sbrs	r24, 0
     49a:	fd cf       	rjmp	.-6      	; 0x496 <MCU_Temp+0x10>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     49c:	e0 e0       	ldi	r30, 0x00	; 0
     49e:	f2 e0       	ldi	r31, 0x02	; 2
     4a0:	81 e0       	ldi	r24, 0x01	; 1
     4a2:	86 83       	std	Z+6, r24	; 0x06

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     4a4:	8f b7       	in	r24, 0x3f	; 63
     4a6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     4a8:	f8 94       	cli
	return flags;
     4aa:	29 81       	ldd	r18, Y+1	; 0x01
	ADC_CH_t *adc_ch;

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();
	val = adc_ch->RES;
     4ac:	84 a1       	ldd	r24, Z+36	; 0x24
     4ae:	95 a1       	ldd	r25, Z+37	; 0x25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     4b0:	2f bf       	out	0x3f, r18	; 63
	adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);
	adcVal = adc_get_unsigned_result(&ADCA, ADC_CH0);
	return	adcVal;

}
     4b2:	0f 90       	pop	r0
     4b4:	df 91       	pop	r29
     4b6:	cf 91       	pop	r28
     4b8:	08 95       	ret

000004ba <Temp_ADC>:

#endif
unsigned int  Temp_ADC(void)
{
    #if MCU_temperture
    	return MCU_Temp();
     4ba:	e5 cf       	rjmp	.-54     	; 0x486 <MCU_Temp>
   	#else
   		return KDS_Temp();
   	#endif
}
     4bc:	08 95       	ret

000004be <Temp_Collect>:

unsigned int Temp_Collect(void)
{
     4be:	8f 92       	push	r8
     4c0:	9f 92       	push	r9
     4c2:	af 92       	push	r10
     4c4:	bf 92       	push	r11
     4c6:	df 92       	push	r13
     4c8:	ef 92       	push	r14
     4ca:	ff 92       	push	r15
     4cc:	0f 93       	push	r16
     4ce:	1f 93       	push	r17
     4d0:	cf 93       	push	r28
     4d2:	df 93       	push	r29
     4d4:	68 94       	set
     4d6:	dd 24       	eor	r13, r13
     4d8:	d3 f8       	bld	r13, 3
	uint8_t i,j;
	uint16_t Data;
	long Sum=0;
     4da:	81 2c       	mov	r8, r1
     4dc:	91 2c       	mov	r9, r1
     4de:	54 01       	movw	r10, r8
     4e0:	0f 2e       	mov	r0, r31
     4e2:	f1 e3       	ldi	r31, 0x31	; 49
     4e4:	ef 2e       	mov	r14, r31
     4e6:	f0 e2       	ldi	r31, 0x20	; 32
     4e8:	ff 2e       	mov	r15, r31
     4ea:	f0 2d       	mov	r31, r0
     4ec:	09 e5       	ldi	r16, 0x59	; 89
     4ee:	10 e2       	ldi	r17, 0x20	; 32
     4f0:	36 c0       	rjmp	.+108    	; 0x55e <Temp_Collect+0xa0>

#endif
unsigned int  Temp_ADC(void)
{
    #if MCU_temperture
    	return MCU_Temp();
     4f2:	c9 df       	rcall	.-110    	; 0x486 <MCU_Temp>
	long Sum=0;
	for(j=0;j<8;j++)
	{
		for(i=0;i<20;i++)
		{
			buf[i]=Temp_ADC();
     4f4:	89 93       	st	Y+, r24
     4f6:	99 93       	st	Y+, r25
	uint8_t i,j;
	uint16_t Data;
	long Sum=0;
	for(j=0;j<8;j++)
	{
		for(i=0;i<20;i++)
     4f8:	c0 17       	cp	r28, r16
     4fa:	d1 07       	cpc	r29, r17
     4fc:	d1 f7       	brne	.-12     	; 0x4f2 <Temp_Collect+0x34>
		{
			buf[i]=Temp_ADC();

		}
		Insert_Sort(buf,20);
     4fe:	64 e1       	ldi	r22, 0x14	; 20
     500:	70 e0       	ldi	r23, 0x00	; 0
     502:	c7 01       	movw	r24, r14
     504:	4a d1       	rcall	.+660    	; 0x79a <Insert_Sort>
		Data = (buf[6]+buf[7]+buf[8]+buf[9]+buf[10]+buf[11]+buf[12]+buf[13])>>3;
     506:	f7 01       	movw	r30, r14
     508:	26 85       	ldd	r18, Z+14	; 0x0e
     50a:	37 85       	ldd	r19, Z+15	; 0x0f
     50c:	84 85       	ldd	r24, Z+12	; 0x0c
     50e:	95 85       	ldd	r25, Z+13	; 0x0d
     510:	28 0f       	add	r18, r24
     512:	39 1f       	adc	r19, r25
     514:	80 89       	ldd	r24, Z+16	; 0x10
     516:	91 89       	ldd	r25, Z+17	; 0x11
     518:	28 0f       	add	r18, r24
     51a:	39 1f       	adc	r19, r25
     51c:	82 89       	ldd	r24, Z+18	; 0x12
     51e:	93 89       	ldd	r25, Z+19	; 0x13
     520:	28 0f       	add	r18, r24
     522:	39 1f       	adc	r19, r25
     524:	84 89       	ldd	r24, Z+20	; 0x14
     526:	95 89       	ldd	r25, Z+21	; 0x15
     528:	28 0f       	add	r18, r24
     52a:	39 1f       	adc	r19, r25
     52c:	86 89       	ldd	r24, Z+22	; 0x16
     52e:	97 89       	ldd	r25, Z+23	; 0x17
     530:	28 0f       	add	r18, r24
     532:	39 1f       	adc	r19, r25
     534:	80 8d       	ldd	r24, Z+24	; 0x18
     536:	91 8d       	ldd	r25, Z+25	; 0x19
     538:	28 0f       	add	r18, r24
     53a:	39 1f       	adc	r19, r25
     53c:	82 8d       	ldd	r24, Z+26	; 0x1a
     53e:	93 8d       	ldd	r25, Z+27	; 0x1b
     540:	28 0f       	add	r18, r24
     542:	39 1f       	adc	r19, r25
     544:	36 95       	lsr	r19
     546:	27 95       	ror	r18
     548:	36 95       	lsr	r19
     54a:	27 95       	ror	r18
     54c:	36 95       	lsr	r19
     54e:	27 95       	ror	r18
		Sum += Data;
     550:	82 0e       	add	r8, r18
     552:	93 1e       	adc	r9, r19
     554:	a1 1c       	adc	r10, r1
     556:	b1 1c       	adc	r11, r1
     558:	da 94       	dec	r13
unsigned int Temp_Collect(void)
{
	uint8_t i,j;
	uint16_t Data;
	long Sum=0;
	for(j=0;j<8;j++)
     55a:	dd 20       	and	r13, r13
     55c:	11 f0       	breq	.+4      	; 0x562 <Temp_Collect+0xa4>
     55e:	e7 01       	movw	r28, r14
     560:	c8 cf       	rjmp	.-112    	; 0x4f2 <Temp_Collect+0x34>
		}
		Insert_Sort(buf,20);
		Data = (buf[6]+buf[7]+buf[8]+buf[9]+buf[10]+buf[11]+buf[12]+buf[13])>>3;
		Sum += Data;
	}
	Data = Sum>>3;
     562:	d5 01       	movw	r26, r10
     564:	c4 01       	movw	r24, r8
     566:	68 94       	set
     568:	12 f8       	bld	r1, 2
     56a:	b5 95       	asr	r27
     56c:	a7 95       	ror	r26
     56e:	97 95       	ror	r25
     570:	87 95       	ror	r24
     572:	16 94       	lsr	r1
     574:	d1 f7       	brne	.-12     	; 0x56a <Temp_Collect+0xac>
	return(Data);
}
     576:	df 91       	pop	r29
     578:	cf 91       	pop	r28
     57a:	1f 91       	pop	r17
     57c:	0f 91       	pop	r16
     57e:	ff 90       	pop	r15
     580:	ef 90       	pop	r14
     582:	df 90       	pop	r13
     584:	bf 90       	pop	r11
     586:	af 90       	pop	r10
     588:	9f 90       	pop	r9
     58a:	8f 90       	pop	r8
     58c:	08 95       	ret

0000058e <Vcp_ADC>:
输入：无
输出：采集10位cp电压
功能：采集使晶体工作在中心频率的压控电压,得到数字量
******************************************/
unsigned int Vcp_ADC(void)
{
     58e:	cf 93       	push	r28
     590:	df 93       	push	r29
     592:	1f 92       	push	r1
     594:	cd b7       	in	r28, 0x3d	; 61
     596:	de b7       	in	r29, 0x3e	; 62
	uint16_t adcVal=0;
	    
	adc_adcch3_select();
     598:	c7 d1       	rcall	.+910    	; 0x928 <adc_adcch3_select>
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     59a:	e0 e0       	ldi	r30, 0x00	; 0
     59c:	f2 e0       	ldi	r31, 0x02	; 2
     59e:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     5a0:	80 ff       	sbrs	r24, 0
     5a2:	fd cf       	rjmp	.-6      	; 0x59e <Vcp_ADC+0x10>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     5a4:	e0 e0       	ldi	r30, 0x00	; 0
     5a6:	f2 e0       	ldi	r31, 0x02	; 2
     5a8:	81 e0       	ldi	r24, 0x01	; 1
     5aa:	86 83       	std	Z+6, r24	; 0x06

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     5ac:	8f b7       	in	r24, 0x3f	; 63
     5ae:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     5b0:	f8 94       	cli
	return flags;
     5b2:	29 81       	ldd	r18, Y+1	; 0x01
	ADC_CH_t *adc_ch;

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();
	val = adc_ch->RES;
     5b4:	84 a1       	ldd	r24, Z+36	; 0x24
     5b6:	95 a1       	ldd	r25, Z+37	; 0x25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     5b8:	2f bf       	out	0x3f, r18	; 63
	adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);
	adcVal = adc_get_unsigned_result(&ADCA, ADC_CH0);
	
	return	adcVal;
}
     5ba:	0f 90       	pop	r0
     5bc:	df 91       	pop	r29
     5be:	cf 91       	pop	r28
     5c0:	08 95       	ret

000005c2 <Vcp_Collect>:


unsigned int Vcp_Collect(void)
{
     5c2:	8f 92       	push	r8
     5c4:	9f 92       	push	r9
     5c6:	af 92       	push	r10
     5c8:	bf 92       	push	r11
     5ca:	df 92       	push	r13
     5cc:	ef 92       	push	r14
     5ce:	ff 92       	push	r15
     5d0:	0f 93       	push	r16
     5d2:	1f 93       	push	r17
     5d4:	cf 93       	push	r28
     5d6:	df 93       	push	r29
     5d8:	68 94       	set
     5da:	dd 24       	eor	r13, r13
     5dc:	d3 f8       	bld	r13, 3
    uint8_t i,j;
    uint16_t Data;
    long Sum=0;
     5de:	81 2c       	mov	r8, r1
     5e0:	91 2c       	mov	r9, r1
     5e2:	54 01       	movw	r10, r8
     5e4:	0f 2e       	mov	r0, r31
     5e6:	f1 e3       	ldi	r31, 0x31	; 49
     5e8:	ef 2e       	mov	r14, r31
     5ea:	f0 e2       	ldi	r31, 0x20	; 32
     5ec:	ff 2e       	mov	r15, r31
     5ee:	f0 2d       	mov	r31, r0
     5f0:	09 e5       	ldi	r16, 0x59	; 89
     5f2:	10 e2       	ldi	r17, 0x20	; 32
     5f4:	36 c0       	rjmp	.+108    	; 0x662 <Vcp_Collect+0xa0>
	for(j=0;j<8;j++)
	{
		for(i=0;i<20;i++)
		{
			buf[i]=Vcp_ADC();
     5f6:	cb df       	rcall	.-106    	; 0x58e <Vcp_ADC>
     5f8:	89 93       	st	Y+, r24
     5fa:	99 93       	st	Y+, r25
    uint8_t i,j;
    uint16_t Data;
    long Sum=0;
	for(j=0;j<8;j++)
	{
		for(i=0;i<20;i++)
     5fc:	c0 17       	cp	r28, r16
     5fe:	d1 07       	cpc	r29, r17
     600:	d1 f7       	brne	.-12     	; 0x5f6 <Vcp_Collect+0x34>
		{
			buf[i]=Vcp_ADC();

		}
		Insert_Sort(buf,20);
     602:	64 e1       	ldi	r22, 0x14	; 20
     604:	70 e0       	ldi	r23, 0x00	; 0
     606:	c7 01       	movw	r24, r14
     608:	c8 d0       	rcall	.+400    	; 0x79a <Insert_Sort>
		Data = (buf[6]+buf[7]+buf[8]+buf[9]+buf[10]+buf[11]+buf[12]+buf[13])>>3;
     60a:	f7 01       	movw	r30, r14
     60c:	26 85       	ldd	r18, Z+14	; 0x0e
     60e:	37 85       	ldd	r19, Z+15	; 0x0f
     610:	84 85       	ldd	r24, Z+12	; 0x0c
     612:	95 85       	ldd	r25, Z+13	; 0x0d
     614:	28 0f       	add	r18, r24
     616:	39 1f       	adc	r19, r25
     618:	80 89       	ldd	r24, Z+16	; 0x10
     61a:	91 89       	ldd	r25, Z+17	; 0x11
     61c:	28 0f       	add	r18, r24
     61e:	39 1f       	adc	r19, r25
     620:	82 89       	ldd	r24, Z+18	; 0x12
     622:	93 89       	ldd	r25, Z+19	; 0x13
     624:	28 0f       	add	r18, r24
     626:	39 1f       	adc	r19, r25
     628:	84 89       	ldd	r24, Z+20	; 0x14
     62a:	95 89       	ldd	r25, Z+21	; 0x15
     62c:	28 0f       	add	r18, r24
     62e:	39 1f       	adc	r19, r25
     630:	86 89       	ldd	r24, Z+22	; 0x16
     632:	97 89       	ldd	r25, Z+23	; 0x17
     634:	28 0f       	add	r18, r24
     636:	39 1f       	adc	r19, r25
     638:	80 8d       	ldd	r24, Z+24	; 0x18
     63a:	91 8d       	ldd	r25, Z+25	; 0x19
     63c:	28 0f       	add	r18, r24
     63e:	39 1f       	adc	r19, r25
     640:	82 8d       	ldd	r24, Z+26	; 0x1a
     642:	93 8d       	ldd	r25, Z+27	; 0x1b
     644:	28 0f       	add	r18, r24
     646:	39 1f       	adc	r19, r25
     648:	36 95       	lsr	r19
     64a:	27 95       	ror	r18
     64c:	36 95       	lsr	r19
     64e:	27 95       	ror	r18
     650:	36 95       	lsr	r19
     652:	27 95       	ror	r18
		Sum += Data;
     654:	82 0e       	add	r8, r18
     656:	93 1e       	adc	r9, r19
     658:	a1 1c       	adc	r10, r1
     65a:	b1 1c       	adc	r11, r1
     65c:	da 94       	dec	r13
unsigned int Vcp_Collect(void)
{
    uint8_t i,j;
    uint16_t Data;
    long Sum=0;
	for(j=0;j<8;j++)
     65e:	dd 20       	and	r13, r13
     660:	11 f0       	breq	.+4      	; 0x666 <Vcp_Collect+0xa4>
     662:	e7 01       	movw	r28, r14
     664:	c8 cf       	rjmp	.-112    	; 0x5f6 <Vcp_Collect+0x34>
		}
		Insert_Sort(buf,20);
		Data = (buf[6]+buf[7]+buf[8]+buf[9]+buf[10]+buf[11]+buf[12]+buf[13])>>3;
		Sum += Data;
	}
	Data = Sum>>3;
     666:	d5 01       	movw	r26, r10
     668:	c4 01       	movw	r24, r8
     66a:	68 94       	set
     66c:	12 f8       	bld	r1, 2
     66e:	b5 95       	asr	r27
     670:	a7 95       	ror	r26
     672:	97 95       	ror	r25
     674:	87 95       	ror	r24
     676:	16 94       	lsr	r1
     678:	d1 f7       	brne	.-12     	; 0x66e <Vcp_Collect+0xac>
	return(Data);
}
     67a:	df 91       	pop	r29
     67c:	cf 91       	pop	r28
     67e:	1f 91       	pop	r17
     680:	0f 91       	pop	r16
     682:	ff 90       	pop	r15
     684:	ef 90       	pop	r14
     686:	df 90       	pop	r13
     688:	bf 90       	pop	r11
     68a:	af 90       	pop	r10
     68c:	9f 90       	pop	r9
     68e:	8f 90       	pop	r8
     690:	08 95       	ret

00000692 <Vpull_ADC>:
输入：无
输出：采集后的10位拉偏电压值
功能：采集来自晶体的拉偏电压值，得到数字量
**************************************/
unsigned int Vpull_ADC(void)
{	
     692:	cf 93       	push	r28
     694:	df 93       	push	r29
     696:	1f 92       	push	r1
     698:	cd b7       	in	r28, 0x3d	; 61
     69a:	de b7       	in	r29, 0x3e	; 62
	uint16_t adcVal=0;
    
	adc_adcch5_select();
     69c:	96 d1       	rcall	.+812    	; 0x9ca <adc_adcch5_select>
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     69e:	e0 e0       	ldi	r30, 0x00	; 0
     6a0:	f2 e0       	ldi	r31, 0x02	; 2
     6a2:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     6a4:	80 ff       	sbrs	r24, 0
     6a6:	fd cf       	rjmp	.-6      	; 0x6a2 <Vpull_ADC+0x10>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     6a8:	e0 e0       	ldi	r30, 0x00	; 0
     6aa:	f2 e0       	ldi	r31, 0x02	; 2
     6ac:	81 e0       	ldi	r24, 0x01	; 1
     6ae:	86 83       	std	Z+6, r24	; 0x06

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     6b0:	8f b7       	in	r24, 0x3f	; 63
     6b2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     6b4:	f8 94       	cli
	return flags;
     6b6:	29 81       	ldd	r18, Y+1	; 0x01
	ADC_CH_t *adc_ch;

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();
	val = adc_ch->RES;
     6b8:	84 a1       	ldd	r24, Z+36	; 0x24
     6ba:	95 a1       	ldd	r25, Z+37	; 0x25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     6bc:	2f bf       	out	0x3f, r18	; 63
	adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);
	adcVal = adc_get_unsigned_result(&ADCA, ADC_CH0);
	return	adcVal;
}
     6be:	0f 90       	pop	r0
     6c0:	df 91       	pop	r29
     6c2:	cf 91       	pop	r28
     6c4:	08 95       	ret

000006c6 <Vpull_Collect>:

unsigned int Vpull_Collect(void)
{
     6c6:	8f 92       	push	r8
     6c8:	9f 92       	push	r9
     6ca:	af 92       	push	r10
     6cc:	bf 92       	push	r11
     6ce:	df 92       	push	r13
     6d0:	ef 92       	push	r14
     6d2:	ff 92       	push	r15
     6d4:	0f 93       	push	r16
     6d6:	1f 93       	push	r17
     6d8:	cf 93       	push	r28
     6da:	df 93       	push	r29
     6dc:	68 94       	set
     6de:	dd 24       	eor	r13, r13
     6e0:	d3 f8       	bld	r13, 3
    uint8_t i,j;
    uint16_t Data;
    long Sum=0;
     6e2:	81 2c       	mov	r8, r1
     6e4:	91 2c       	mov	r9, r1
     6e6:	54 01       	movw	r10, r8
     6e8:	0f 2e       	mov	r0, r31
     6ea:	f1 e3       	ldi	r31, 0x31	; 49
     6ec:	ef 2e       	mov	r14, r31
     6ee:	f0 e2       	ldi	r31, 0x20	; 32
     6f0:	ff 2e       	mov	r15, r31
     6f2:	f0 2d       	mov	r31, r0
     6f4:	09 e5       	ldi	r16, 0x59	; 89
     6f6:	10 e2       	ldi	r17, 0x20	; 32
     6f8:	36 c0       	rjmp	.+108    	; 0x766 <Vpull_Collect+0xa0>
	for(j=0;j<8;j++)
	{
		for(i=0;i<20;i++)
		{
			buf[i]=Vpull_ADC();
     6fa:	cb df       	rcall	.-106    	; 0x692 <Vpull_ADC>
     6fc:	89 93       	st	Y+, r24
     6fe:	99 93       	st	Y+, r25
    uint8_t i,j;
    uint16_t Data;
    long Sum=0;
	for(j=0;j<8;j++)
	{
		for(i=0;i<20;i++)
     700:	c0 17       	cp	r28, r16
     702:	d1 07       	cpc	r29, r17
     704:	d1 f7       	brne	.-12     	; 0x6fa <Vpull_Collect+0x34>
		{
			buf[i]=Vpull_ADC();
		}
		Insert_Sort(buf,20);
     706:	64 e1       	ldi	r22, 0x14	; 20
     708:	70 e0       	ldi	r23, 0x00	; 0
     70a:	c7 01       	movw	r24, r14
     70c:	46 d0       	rcall	.+140    	; 0x79a <Insert_Sort>
		Data = (buf[6]+buf[7]+buf[8]+buf[9]+buf[10]+buf[11]+buf[12]+buf[13])>>3;
     70e:	f7 01       	movw	r30, r14
     710:	26 85       	ldd	r18, Z+14	; 0x0e
     712:	37 85       	ldd	r19, Z+15	; 0x0f
     714:	84 85       	ldd	r24, Z+12	; 0x0c
     716:	95 85       	ldd	r25, Z+13	; 0x0d
     718:	28 0f       	add	r18, r24
     71a:	39 1f       	adc	r19, r25
     71c:	80 89       	ldd	r24, Z+16	; 0x10
     71e:	91 89       	ldd	r25, Z+17	; 0x11
     720:	28 0f       	add	r18, r24
     722:	39 1f       	adc	r19, r25
     724:	82 89       	ldd	r24, Z+18	; 0x12
     726:	93 89       	ldd	r25, Z+19	; 0x13
     728:	28 0f       	add	r18, r24
     72a:	39 1f       	adc	r19, r25
     72c:	84 89       	ldd	r24, Z+20	; 0x14
     72e:	95 89       	ldd	r25, Z+21	; 0x15
     730:	28 0f       	add	r18, r24
     732:	39 1f       	adc	r19, r25
     734:	86 89       	ldd	r24, Z+22	; 0x16
     736:	97 89       	ldd	r25, Z+23	; 0x17
     738:	28 0f       	add	r18, r24
     73a:	39 1f       	adc	r19, r25
     73c:	80 8d       	ldd	r24, Z+24	; 0x18
     73e:	91 8d       	ldd	r25, Z+25	; 0x19
     740:	28 0f       	add	r18, r24
     742:	39 1f       	adc	r19, r25
     744:	82 8d       	ldd	r24, Z+26	; 0x1a
     746:	93 8d       	ldd	r25, Z+27	; 0x1b
     748:	28 0f       	add	r18, r24
     74a:	39 1f       	adc	r19, r25
     74c:	36 95       	lsr	r19
     74e:	27 95       	ror	r18
     750:	36 95       	lsr	r19
     752:	27 95       	ror	r18
     754:	36 95       	lsr	r19
     756:	27 95       	ror	r18
		Sum += Data;
     758:	82 0e       	add	r8, r18
     75a:	93 1e       	adc	r9, r19
     75c:	a1 1c       	adc	r10, r1
     75e:	b1 1c       	adc	r11, r1
     760:	da 94       	dec	r13
unsigned int Vpull_Collect(void)
{
    uint8_t i,j;
    uint16_t Data;
    long Sum=0;
	for(j=0;j<8;j++)
     762:	dd 20       	and	r13, r13
     764:	11 f0       	breq	.+4      	; 0x76a <Vpull_Collect+0xa4>
     766:	e7 01       	movw	r28, r14
     768:	c8 cf       	rjmp	.-112    	; 0x6fa <Vpull_Collect+0x34>
		}
		Insert_Sort(buf,20);
		Data = (buf[6]+buf[7]+buf[8]+buf[9]+buf[10]+buf[11]+buf[12]+buf[13])>>3;
		Sum += Data;
	}
	Data = Sum>>3;
     76a:	d5 01       	movw	r26, r10
     76c:	c4 01       	movw	r24, r8
     76e:	68 94       	set
     770:	12 f8       	bld	r1, 2
     772:	b5 95       	asr	r27
     774:	a7 95       	ror	r26
     776:	97 95       	ror	r25
     778:	87 95       	ror	r24
     77a:	16 94       	lsr	r1
     77c:	d1 f7       	brne	.-12     	; 0x772 <Vpull_Collect+0xac>
	return(Data);
}
     77e:	df 91       	pop	r29
     780:	cf 91       	pop	r28
     782:	1f 91       	pop	r17
     784:	0f 91       	pop	r16
     786:	ff 90       	pop	r15
     788:	ef 90       	pop	r14
     78a:	df 90       	pop	r13
     78c:	bf 90       	pop	r11
     78e:	af 90       	pop	r10
     790:	9f 90       	pop	r9
     792:	8f 90       	pop	r8
     794:	08 95       	ret

00000796 <DAC_Output>:
void DAC_Output(uint16_t Dacval)
{
	main_dac_output(Dacval);
     796:	8f c1       	rjmp	.+798    	; 0xab6 <main_dac_output>
     798:	08 95       	ret

0000079a <Insert_Sort>:
{ 
	 int16_t temp;
	 int16_t j;
	 int16_t i;
	
	for (i = 0; i < size-1; i++) 
     79a:	61 30       	cpi	r22, 0x01	; 1
     79c:	71 05       	cpc	r23, r1
     79e:	c1 f4       	brne	.+48     	; 0x7d0 <Insert_Sort+0x36>
     7a0:	08 95       	ret
	{  		
		for (j=0; j<size-i-1; j++)
		{
			if(Data[j]>Data[j+1])
     7a2:	a1 91       	ld	r26, Z+
     7a4:	b1 91       	ld	r27, Z+
     7a6:	40 81       	ld	r20, Z
     7a8:	51 81       	ldd	r21, Z+1	; 0x01
     7aa:	4a 17       	cp	r20, r26
     7ac:	5b 07       	cpc	r21, r27
     7ae:	30 f4       	brcc	.+12     	; 0x7bc <Insert_Sort+0x22>
			{
				temp = Data[j+1];
		      	Data[j+1] = Data[j];
     7b0:	a0 83       	st	Z, r26
     7b2:	b1 83       	std	Z+1, r27	; 0x01
     7b4:	df 01       	movw	r26, r30
     7b6:	12 97       	sbiw	r26, 0x02	; 2
		    	Data[j] = temp;				
     7b8:	4d 93       	st	X+, r20
     7ba:	5c 93       	st	X, r21
     7bc:	2f 5f       	subi	r18, 0xFF	; 255
     7be:	3f 4f       	sbci	r19, 0xFF	; 255
	 int16_t j;
	 int16_t i;
	
	for (i = 0; i < size-1; i++) 
	{  		
		for (j=0; j<size-i-1; j++)
     7c0:	26 17       	cp	r18, r22
     7c2:	37 07       	cpc	r19, r23
     7c4:	71 f7       	brne	.-36     	; 0x7a2 <Insert_Sort+0x8>
     7c6:	61 50       	subi	r22, 0x01	; 1
     7c8:	71 09       	sbc	r23, r1
{ 
	 int16_t temp;
	 int16_t j;
	 int16_t i;
	
	for (i = 0; i < size-1; i++) 
     7ca:	61 30       	cpi	r22, 0x01	; 1
     7cc:	71 05       	cpc	r23, r1
     7ce:	41 f0       	breq	.+16     	; 0x7e0 <Insert_Sort+0x46>
	{  		
		for (j=0; j<size-i-1; j++)
     7d0:	61 30       	cpi	r22, 0x01	; 1
     7d2:	71 05       	cpc	r23, r1
     7d4:	c1 f3       	breq	.-16     	; 0x7c6 <Insert_Sort+0x2c>
     7d6:	e8 2f       	mov	r30, r24
     7d8:	f9 2f       	mov	r31, r25
     7da:	21 e0       	ldi	r18, 0x01	; 1
     7dc:	30 e0       	ldi	r19, 0x00	; 0
     7de:	e1 cf       	rjmp	.-62     	; 0x7a2 <Insert_Sort+0x8>
     7e0:	08 95       	ret

000007e2 <main_adc_init>:
#include <asf.h>
#include "config.h"

extern void main_adc_init(void)
{
     7e2:	cf 93       	push	r28
     7e4:	df 93       	push	r29
     7e6:	cd b7       	in	r28, 0x3d	; 61
     7e8:	de b7       	in	r29, 0x3e	; 62
     7ea:	62 97       	sbiw	r28, 0x12	; 18
     7ec:	cd bf       	out	0x3d, r28	; 61
     7ee:	de bf       	out	0x3e, r29	; 62
	 * - VCC/2  voltage reference
	 * - 200 kHz maximum clock rate
	 * - freerun conversion triggering
	 * - enabled internal temperature sensor
	 */
	adc_read_configuration(&ADCA, &adc_conf);
     7f0:	be 01       	movw	r22, r28
     7f2:	6f 5f       	subi	r22, 0xFF	; 255
     7f4:	7f 4f       	sbci	r23, 0xFF	; 255
     7f6:	80 e0       	ldi	r24, 0x00	; 0
     7f8:	92 e0       	ldi	r25, 0x02	; 2
     7fa:	0e 94 89 0c 	call	0x1912	; 0x1912 <adc_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     7fe:	99 81       	ldd	r25, Y+1	; 0x01
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     800:	8a 81       	ldd	r24, Y+2	; 0x02
     802:	8f 78       	andi	r24, 0x8F	; 143
	conf->refctrl |= ref;
     804:	80 63       	ori	r24, 0x30	; 48
     806:	8a 83       	std	Y+2, r24	; 0x02
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     808:	86 e0       	ldi	r24, 0x06	; 6
     80a:	8c 83       	std	Y+4, r24	; 0x04
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     80c:	89 2f       	mov	r24, r25
     80e:	81 7e       	andi	r24, 0xE1	; 225
     810:	89 83       	std	Y+1, r24	; 0x01
		conf->evctrl = ADC_EVACT_NONE_gc;
     812:	1b 82       	std	Y+3, r1	; 0x03
	adc_set_conversion_parameters(&adc_conf, ADC_SIGN_OFF, ADC_RES_12,
			ADC_REF_AREFD);
	adc_set_clock_rate(&adc_conf, 200000UL);
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 1, 0);
	
	adc_write_configuration(&ADCA, &adc_conf);
     814:	be 01       	movw	r22, r28
     816:	6f 5f       	subi	r22, 0xFF	; 255
     818:	7f 4f       	sbci	r23, 0xFF	; 255
     81a:	80 e0       	ldi	r24, 0x00	; 0
     81c:	92 e0       	ldi	r25, 0x02	; 2
     81e:	0e 94 37 0c 	call	0x186e	; 0x186e <adc_write_configuration>
	
	adcch_read_configuration(&ADCA, ADC_CH0, &adcch_conf);
     822:	ae 01       	movw	r20, r28
     824:	48 5f       	subi	r20, 0xF8	; 248
     826:	5f 4f       	sbci	r21, 0xFF	; 255
     828:	61 e0       	ldi	r22, 0x01	; 1
     82a:	80 e0       	ldi	r24, 0x00	; 0
     82c:	92 e0       	ldi	r25, 0x02	; 2
     82e:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <adcch_read_configuration>
		rshift = 2;
	} else {
		rshift = 1;
	}

	ch_conf->avgctrl = sample | (rshift << ADC_CH_RIGHTSHIFT_gp);
     832:	84 e4       	ldi	r24, 0x44	; 68
     834:	89 8b       	std	Y+17, r24	; 0x11
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     836:	81 e0       	ldi	r24, 0x01	; 1
     838:	88 87       	std	Y+8, r24	; 0x08
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
     83a:	88 e1       	ldi	r24, 0x18	; 24
     83c:	89 87       	std	Y+9, r24	; 0x09
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_disable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
     83e:	8a 85       	ldd	r24, Y+10	; 0x0a
     840:	80 7f       	andi	r24, 0xF0	; 240
     842:	8a 87       	std	Y+10, r24	; 0x0a
	adcch_enable_averaging(&adcch_conf, ADC_SAMPNUM_16X);
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN3, ADCCH_NEG_NONE, 1);
	adcch_set_interrupt_mode(&adcch_conf, ADCCH_MODE_COMPLETE);
	adcch_disable_interrupt(&adcch_conf);
	adcch_write_configuration(&ADCA, ADC_CH0, &adcch_conf);
     844:	ae 01       	movw	r20, r28
     846:	48 5f       	subi	r20, 0xF8	; 248
     848:	5f 4f       	sbci	r21, 0xFF	; 255
     84a:	61 e0       	ldi	r22, 0x01	; 1
     84c:	80 e0       	ldi	r24, 0x00	; 0
     84e:	92 e0       	ldi	r25, 0x02	; 2
     850:	0e 94 c1 0c 	call	0x1982	; 0x1982 <adcch_write_configuration>
	
	/* Enable ADC which starts the freerun conversion.*/
	adc_enable(&ADCA);
     854:	80 e0       	ldi	r24, 0x00	; 0
     856:	92 e0       	ldi	r25, 0x02	; 2
     858:	8c d7       	rcall	.+3864   	; 0x1772 <adc_enable>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     85a:	8f b7       	in	r24, 0x3f	; 63
     85c:	8a 8b       	std	Y+18, r24	; 0x12
	cpu_irq_disable();
     85e:	f8 94       	cli
	return flags;
     860:	9a 89       	ldd	r25, Y+18	; 0x12
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
#else
	adc->CTRLA |= ch_mask << ADC_START_bp;
     862:	e0 e0       	ldi	r30, 0x00	; 0
     864:	f2 e0       	ldi	r31, 0x02	; 2
     866:	80 81       	ld	r24, Z
     868:	84 60       	ori	r24, 0x04	; 4
     86a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     86c:	9f bf       	out	0x3f, r25	; 63
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     86e:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     870:	80 ff       	sbrs	r24, 0
     872:	fd cf       	rjmp	.-6      	; 0x86e <main_adc_init+0x8c>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <__TEXT_REGION_LENGTH__+0x700206>
	
	/* Do useful conversion */
	adc_start_conversion(&ADCA, ADC_CH0);
	adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);
}
     87a:	62 96       	adiw	r28, 0x12	; 18
     87c:	cd bf       	out	0x3d, r28	; 61
     87e:	de bf       	out	0x3e, r29	; 62
     880:	df 91       	pop	r29
     882:	cf 91       	pop	r28
     884:	08 95       	ret

00000886 <adc_tempsense_select>:
	
}


extern void adc_tempsense_select(void)
{
     886:	cf 93       	push	r28
     888:	df 93       	push	r29
     88a:	cd b7       	in	r28, 0x3d	; 61
     88c:	de b7       	in	r29, 0x3e	; 62
     88e:	61 97       	sbiw	r28, 0x11	; 17
     890:	cd bf       	out	0x3d, r28	; 61
     892:	de bf       	out	0x3e, r29	; 62
	/* Configure ADC channel 0:
	 * - single-ended measurement from temperature sensor
	 * - interrupt flag set on completed conversion
	 */
	
	adc_disable(&ADCA);
     894:	80 e0       	ldi	r24, 0x00	; 0
     896:	92 e0       	ldi	r25, 0x02	; 2
     898:	97 d7       	rcall	.+3886   	; 0x17c8 <adc_disable>
	 * - VCC /2 voltage reference
	 * - 200 kHz maximum clock rate
	 * - freerun conversion triggering
	 * - enabled internal temperature sensor
	 */
	adc_read_configuration(&ADCA, &adc_conf);
     89a:	be 01       	movw	r22, r28
     89c:	65 5f       	subi	r22, 0xF5	; 245
     89e:	7f 4f       	sbci	r23, 0xFF	; 255
     8a0:	80 e0       	ldi	r24, 0x00	; 0
     8a2:	92 e0       	ldi	r25, 0x02	; 2
     8a4:	0e 94 89 0c 	call	0x1912	; 0x1912 <adc_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     8a8:	9b 85       	ldd	r25, Y+11	; 0x0b
     8aa:	99 7e       	andi	r25, 0xE9	; 233
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     8ac:	8c 85       	ldd	r24, Y+12	; 0x0c
     8ae:	8f 78       	andi	r24, 0x8F	; 143
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     8b0:	26 e0       	ldi	r18, 0x06	; 6
     8b2:	2e 87       	std	Y+14, r18	; 0x0e
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
				(nr_of_ch << ADC_EVACT_gp);
		break;

	case ADC_TRIG_FREERUN:
		conf->ctrlb |= ADC_FREERUN_bm;
     8b4:	98 60       	ori	r25, 0x08	; 8
     8b6:	9b 87       	std	Y+11, r25	; 0x0b
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
     8b8:	81 60       	ori	r24, 0x01	; 1
     8ba:	8c 87       	std	Y+12, r24	; 0x0c
	adc_set_conversion_parameters(&adc_conf, ADC_SIGN_OFF, ADC_RES_12,
			ADC_REF_BANDGAP);
	adc_set_clock_rate(&adc_conf, 200000UL);
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_FREERUN, 1, 0);
	adc_enable_internal_input(&adc_conf, ADC_INT_TEMPSENSE);
	adc_write_configuration(&ADCA, &adc_conf);
     8bc:	be 01       	movw	r22, r28
     8be:	65 5f       	subi	r22, 0xF5	; 245
     8c0:	7f 4f       	sbci	r23, 0xFF	; 255
     8c2:	80 e0       	ldi	r24, 0x00	; 0
     8c4:	92 e0       	ldi	r25, 0x02	; 2
     8c6:	d3 d7       	rcall	.+4006   	; 0x186e <adc_write_configuration>
	
	adcch_read_configuration(&ADCA, ADC_CH0, &adcch_conf);
     8c8:	ae 01       	movw	r20, r28
     8ca:	4f 5f       	subi	r20, 0xFF	; 255
     8cc:	5f 4f       	sbci	r21, 0xFF	; 255
     8ce:	61 e0       	ldi	r22, 0x01	; 1
     8d0:	80 e0       	ldi	r24, 0x00	; 0
     8d2:	92 e0       	ldi	r25, 0x02	; 2
     8d4:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <adcch_read_configuration>
		rshift = 2;
	} else {
		rshift = 1;
	}

	ch_conf->avgctrl = sample | (rshift << ADC_CH_RIGHTSHIFT_gp);
     8d8:	81 e1       	ldi	r24, 0x11	; 17
     8da:	8a 87       	std	Y+10, r24	; 0x0a
	if (pos >= ADCCH_POS_TEMPSENSE) {
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
     8dc:	19 82       	std	Y+1, r1	; 0x01
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
     8de:	1a 82       	std	Y+2, r1	; 0x02
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_disable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
     8e0:	8b 81       	ldd	r24, Y+3	; 0x03
     8e2:	80 7f       	andi	r24, 0xF0	; 240
     8e4:	8b 83       	std	Y+3, r24	; 0x03
	adcch_enable_averaging(&adcch_conf, ADC_SAMPNUM_2X);
	adcch_set_input(&adcch_conf, ADCCH_POS_TEMPSENSE, ADCCH_NEG_NONE, 1);
	adcch_set_interrupt_mode(&adcch_conf, ADCCH_MODE_COMPLETE);
	adcch_disable_interrupt(&adcch_conf);
	adcch_write_configuration(&ADCA, ADC_CH0, &adcch_conf);
     8e6:	ae 01       	movw	r20, r28
     8e8:	4f 5f       	subi	r20, 0xFF	; 255
     8ea:	5f 4f       	sbci	r21, 0xFF	; 255
     8ec:	61 e0       	ldi	r22, 0x01	; 1
     8ee:	80 e0       	ldi	r24, 0x00	; 0
     8f0:	92 e0       	ldi	r25, 0x02	; 2
     8f2:	0e 94 c1 0c 	call	0x1982	; 0x1982 <adcch_write_configuration>
	
	/* Enable ADC which starts the freerun conversion.*/
	adc_enable(&ADCA);
     8f6:	80 e0       	ldi	r24, 0x00	; 0
     8f8:	92 e0       	ldi	r25, 0x02	; 2
     8fa:	3b d7       	rcall	.+3702   	; 0x1772 <adc_enable>
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     8fc:	e0 e0       	ldi	r30, 0x00	; 0
     8fe:	f2 e0       	ldi	r31, 0x02	; 2
     900:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     902:	80 ff       	sbrs	r24, 0
     904:	fd cf       	rjmp	.-6      	; 0x900 <adc_tempsense_select+0x7a>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     906:	81 e0       	ldi	r24, 0x01	; 1
     908:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <__TEXT_REGION_LENGTH__+0x700206>
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     90c:	e0 e0       	ldi	r30, 0x00	; 0
     90e:	f2 e0       	ldi	r31, 0x02	; 2
     910:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     912:	80 ff       	sbrs	r24, 0
     914:	fd cf       	rjmp	.-6      	; 0x910 <adc_tempsense_select+0x8a>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     916:	81 e0       	ldi	r24, 0x01	; 1
     918:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <__TEXT_REGION_LENGTH__+0x700206>
	adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);
	adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);
}
     91c:	61 96       	adiw	r28, 0x11	; 17
     91e:	cd bf       	out	0x3d, r28	; 61
     920:	de bf       	out	0x3e, r29	; 62
     922:	df 91       	pop	r29
     924:	cf 91       	pop	r28
     926:	08 95       	ret

00000928 <adc_adcch3_select>:
extern void adc_adcch3_select(void)
{
     928:	cf 93       	push	r28
     92a:	df 93       	push	r29
     92c:	cd b7       	in	r28, 0x3d	; 61
     92e:	de b7       	in	r29, 0x3e	; 62
     930:	61 97       	sbiw	r28, 0x11	; 17
     932:	cd bf       	out	0x3d, r28	; 61
     934:	de bf       	out	0x3e, r29	; 62
	/* ADC channel configuration structure */
	struct adc_channel_config adcch_conf;
	struct adc_config adc_conf;
	
	adc_disable(&ADCA);	
     936:	80 e0       	ldi	r24, 0x00	; 0
     938:	92 e0       	ldi	r25, 0x02	; 2
     93a:	46 d7       	rcall	.+3724   	; 0x17c8 <adc_disable>
	
	adc_read_configuration(&ADCA, &adc_conf);
     93c:	be 01       	movw	r22, r28
     93e:	65 5f       	subi	r22, 0xF5	; 245
     940:	7f 4f       	sbci	r23, 0xFF	; 255
     942:	80 e0       	ldi	r24, 0x00	; 0
     944:	92 e0       	ldi	r25, 0x02	; 2
     946:	e5 d7       	rcall	.+4042   	; 0x1912 <adc_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     948:	8b 85       	ldd	r24, Y+11	; 0x0b
     94a:	89 7e       	andi	r24, 0xE9	; 233
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     94c:	9c 85       	ldd	r25, Y+12	; 0x0c
     94e:	9f 78       	andi	r25, 0x8F	; 143
	conf->refctrl |= ref;
     950:	90 63       	ori	r25, 0x30	; 48
     952:	9c 87       	std	Y+12, r25	; 0x0c
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     954:	96 e0       	ldi	r25, 0x06	; 6
     956:	9e 87       	std	Y+14, r25	; 0x0e
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
				(nr_of_ch << ADC_EVACT_gp);
		break;

	case ADC_TRIG_FREERUN:
		conf->ctrlb |= ADC_FREERUN_bm;
     958:	88 60       	ori	r24, 0x08	; 8
     95a:	8b 87       	std	Y+11, r24	; 0x0b
	adc_set_conversion_parameters(&adc_conf, ADC_SIGN_OFF, ADC_RES_12,
	ADC_REF_AREFD);
	adc_set_clock_rate(&adc_conf, 200000UL);
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_FREERUN, 1, 0);	
	adc_write_configuration(&ADCA, &adc_conf);	
     95c:	be 01       	movw	r22, r28
     95e:	65 5f       	subi	r22, 0xF5	; 245
     960:	7f 4f       	sbci	r23, 0xFF	; 255
     962:	80 e0       	ldi	r24, 0x00	; 0
     964:	92 e0       	ldi	r25, 0x02	; 2
     966:	83 d7       	rcall	.+3846   	; 0x186e <adc_write_configuration>
	
	adcch_read_configuration(&ADCA, ADC_CH0, &adcch_conf);
     968:	ae 01       	movw	r20, r28
     96a:	4f 5f       	subi	r20, 0xFF	; 255
     96c:	5f 4f       	sbci	r21, 0xFF	; 255
     96e:	61 e0       	ldi	r22, 0x01	; 1
     970:	80 e0       	ldi	r24, 0x00	; 0
     972:	92 e0       	ldi	r25, 0x02	; 2
     974:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <adcch_read_configuration>
		rshift = 2;
	} else {
		rshift = 1;
	}

	ch_conf->avgctrl = sample | (rshift << ADC_CH_RIGHTSHIFT_gp);
     978:	81 e1       	ldi	r24, 0x11	; 17
     97a:	8a 87       	std	Y+10, r24	; 0x0a
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     97c:	81 e0       	ldi	r24, 0x01	; 1
     97e:	89 83       	std	Y+1, r24	; 0x01
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
     980:	88 e1       	ldi	r24, 0x18	; 24
     982:	8a 83       	std	Y+2, r24	; 0x02
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_disable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
     984:	8b 81       	ldd	r24, Y+3	; 0x03
     986:	80 7f       	andi	r24, 0xF0	; 240
     988:	8b 83       	std	Y+3, r24	; 0x03
	adcch_enable_averaging(&adcch_conf, ADC_SAMPNUM_2X);
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN3, ADCCH_NEG_NONE, 1);
	adcch_set_interrupt_mode(&adcch_conf, ADCCH_MODE_COMPLETE);
	adcch_disable_interrupt(&adcch_conf);
	adcch_write_configuration(&ADCA, ADC_CH0, &adcch_conf);
     98a:	ae 01       	movw	r20, r28
     98c:	4f 5f       	subi	r20, 0xFF	; 255
     98e:	5f 4f       	sbci	r21, 0xFF	; 255
     990:	61 e0       	ldi	r22, 0x01	; 1
     992:	80 e0       	ldi	r24, 0x00	; 0
     994:	92 e0       	ldi	r25, 0x02	; 2
     996:	f5 d7       	rcall	.+4074   	; 0x1982 <adcch_write_configuration>
	
	/* Enable ADC which starts the freerun conversion.*/
	adc_enable(&ADCA);
     998:	80 e0       	ldi	r24, 0x00	; 0
     99a:	92 e0       	ldi	r25, 0x02	; 2
     99c:	ea d6       	rcall	.+3540   	; 0x1772 <adc_enable>
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     99e:	e0 e0       	ldi	r30, 0x00	; 0
     9a0:	f2 e0       	ldi	r31, 0x02	; 2
     9a2:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     9a4:	80 ff       	sbrs	r24, 0
     9a6:	fd cf       	rjmp	.-6      	; 0x9a2 <adc_adcch3_select+0x7a>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     9a8:	81 e0       	ldi	r24, 0x01	; 1
     9aa:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <__TEXT_REGION_LENGTH__+0x700206>
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     9ae:	e0 e0       	ldi	r30, 0x00	; 0
     9b0:	f2 e0       	ldi	r31, 0x02	; 2
     9b2:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     9b4:	80 ff       	sbrs	r24, 0
     9b6:	fd cf       	rjmp	.-6      	; 0x9b2 <adc_adcch3_select+0x8a>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     9b8:	81 e0       	ldi	r24, 0x01	; 1
     9ba:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <__TEXT_REGION_LENGTH__+0x700206>
	adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);
	adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);
}
     9be:	61 96       	adiw	r28, 0x11	; 17
     9c0:	cd bf       	out	0x3d, r28	; 61
     9c2:	de bf       	out	0x3e, r29	; 62
     9c4:	df 91       	pop	r29
     9c6:	cf 91       	pop	r28
     9c8:	08 95       	ret

000009ca <adc_adcch5_select>:

extern void adc_adcch5_select(void)
{
     9ca:	cf 93       	push	r28
     9cc:	df 93       	push	r29
     9ce:	cd b7       	in	r28, 0x3d	; 61
     9d0:	de b7       	in	r29, 0x3e	; 62
     9d2:	61 97       	sbiw	r28, 0x11	; 17
     9d4:	cd bf       	out	0x3d, r28	; 61
     9d6:	de bf       	out	0x3e, r29	; 62
	/* ADC channel configuration structure */
	struct adc_channel_config adcch_conf;
	struct adc_config adc_conf;
	
	adc_disable(&ADCA);
     9d8:	80 e0       	ldi	r24, 0x00	; 0
     9da:	92 e0       	ldi	r25, 0x02	; 2
     9dc:	f5 d6       	rcall	.+3562   	; 0x17c8 <adc_disable>
	
	adc_read_configuration(&ADCA, &adc_conf);
     9de:	be 01       	movw	r22, r28
     9e0:	65 5f       	subi	r22, 0xF5	; 245
     9e2:	7f 4f       	sbci	r23, 0xFF	; 255
     9e4:	80 e0       	ldi	r24, 0x00	; 0
     9e6:	92 e0       	ldi	r25, 0x02	; 2
     9e8:	94 d7       	rcall	.+3880   	; 0x1912 <adc_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     9ea:	8b 85       	ldd	r24, Y+11	; 0x0b
     9ec:	89 7e       	andi	r24, 0xE9	; 233
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     9ee:	9c 85       	ldd	r25, Y+12	; 0x0c
     9f0:	9f 78       	andi	r25, 0x8F	; 143
	conf->refctrl |= ref;
     9f2:	90 63       	ori	r25, 0x30	; 48
     9f4:	9c 87       	std	Y+12, r25	; 0x0c
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     9f6:	96 e0       	ldi	r25, 0x06	; 6
     9f8:	9e 87       	std	Y+14, r25	; 0x0e
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
				(nr_of_ch << ADC_EVACT_gp);
		break;

	case ADC_TRIG_FREERUN:
		conf->ctrlb |= ADC_FREERUN_bm;
     9fa:	88 60       	ori	r24, 0x08	; 8
     9fc:	8b 87       	std	Y+11, r24	; 0x0b
	adc_set_conversion_parameters(&adc_conf, ADC_SIGN_OFF, ADC_RES_12,
	ADC_REF_AREFD);
	adc_set_clock_rate(&adc_conf, 200000UL);
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_FREERUN, 1, 0);	
	adc_write_configuration(&ADCA, &adc_conf);
     9fe:	be 01       	movw	r22, r28
     a00:	65 5f       	subi	r22, 0xF5	; 245
     a02:	7f 4f       	sbci	r23, 0xFF	; 255
     a04:	80 e0       	ldi	r24, 0x00	; 0
     a06:	92 e0       	ldi	r25, 0x02	; 2
     a08:	32 d7       	rcall	.+3684   	; 0x186e <adc_write_configuration>
	
	adcch_read_configuration(&ADCA, ADC_CH0, &adcch_conf);
     a0a:	ae 01       	movw	r20, r28
     a0c:	4f 5f       	subi	r20, 0xFF	; 255
     a0e:	5f 4f       	sbci	r21, 0xFF	; 255
     a10:	61 e0       	ldi	r22, 0x01	; 1
     a12:	80 e0       	ldi	r24, 0x00	; 0
     a14:	92 e0       	ldi	r25, 0x02	; 2
     a16:	fb d7       	rcall	.+4086   	; 0x1a0e <adcch_read_configuration>
		rshift = 2;
	} else {
		rshift = 1;
	}

	ch_conf->avgctrl = sample | (rshift << ADC_CH_RIGHTSHIFT_gp);
     a18:	81 e1       	ldi	r24, 0x11	; 17
     a1a:	8a 87       	std	Y+10, r24	; 0x0a
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     a1c:	81 e0       	ldi	r24, 0x01	; 1
     a1e:	89 83       	std	Y+1, r24	; 0x01
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
     a20:	88 e2       	ldi	r24, 0x28	; 40
     a22:	8a 83       	std	Y+2, r24	; 0x02
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_disable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
     a24:	8b 81       	ldd	r24, Y+3	; 0x03
     a26:	80 7f       	andi	r24, 0xF0	; 240
     a28:	8b 83       	std	Y+3, r24	; 0x03
	adcch_enable_averaging(&adcch_conf, ADC_SAMPNUM_2X);
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN5, ADCCH_NEG_NONE, 1);
	adcch_set_interrupt_mode(&adcch_conf, ADCCH_MODE_COMPLETE);
	adcch_disable_interrupt(&adcch_conf);
	adcch_write_configuration(&ADCA, ADC_CH0, &adcch_conf);
     a2a:	ae 01       	movw	r20, r28
     a2c:	4f 5f       	subi	r20, 0xFF	; 255
     a2e:	5f 4f       	sbci	r21, 0xFF	; 255
     a30:	61 e0       	ldi	r22, 0x01	; 1
     a32:	80 e0       	ldi	r24, 0x00	; 0
     a34:	92 e0       	ldi	r25, 0x02	; 2
     a36:	a5 d7       	rcall	.+3914   	; 0x1982 <adcch_write_configuration>
	
	/* Enable ADC which starts the freerun conversion.*/
	adc_enable(&ADCA);
     a38:	80 e0       	ldi	r24, 0x00	; 0
     a3a:	92 e0       	ldi	r25, 0x02	; 2
     a3c:	9a d6       	rcall	.+3380   	; 0x1772 <adc_enable>
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     a3e:	e0 e0       	ldi	r30, 0x00	; 0
     a40:	f2 e0       	ldi	r31, 0x02	; 2
     a42:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     a44:	80 ff       	sbrs	r24, 0
     a46:	fd cf       	rjmp	.-6      	; 0xa42 <adc_adcch5_select+0x78>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     a48:	81 e0       	ldi	r24, 0x01	; 1
     a4a:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <__TEXT_REGION_LENGTH__+0x700206>
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     a4e:	e0 e0       	ldi	r30, 0x00	; 0
     a50:	f2 e0       	ldi	r31, 0x02	; 2
     a52:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     a54:	80 ff       	sbrs	r24, 0
     a56:	fd cf       	rjmp	.-6      	; 0xa52 <adc_adcch5_select+0x88>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <__TEXT_REGION_LENGTH__+0x700206>
	adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);
	adc_wait_for_interrupt_flag(&ADCA, ADC_CH0);
}
     a5e:	61 96       	adiw	r28, 0x11	; 17
     a60:	cd bf       	out	0x3d, r28	; 61
     a62:	de bf       	out	0x3e, r29	; 62
     a64:	df 91       	pop	r29
     a66:	cf 91       	pop	r28
     a68:	08 95       	ret

00000a6a <main_dac_init>:

extern void main_dac_init(void)
{
     a6a:	cf 93       	push	r28
     a6c:	df 93       	push	r29
     a6e:	00 d0       	rcall	.+0      	; 0xa70 <main_dac_init+0x6>
     a70:	00 d0       	rcall	.+0      	; 0xa72 <main_dac_init+0x8>
     a72:	cd b7       	in	r28, 0x3d	; 61
     a74:	de b7       	in	r29, 0x3e	; 62
	 * - both DAC channels active on :
	 *   - DAC0 (PA2 pin) for ADC V+
	 *   - DAC1 (PA3 pin) for ADC V-
	 * - manually triggered conversions on both channels
	 */
	dac_read_configuration(&DACA, &dac_conf);
     a76:	be 01       	movw	r22, r28
     a78:	6f 5f       	subi	r22, 0xFF	; 255
     a7a:	7f 4f       	sbci	r23, 0xFF	; 255
     a7c:	80 e0       	ldi	r24, 0x00	; 0
     a7e:	93 e0       	ldi	r25, 0x03	; 3
     a80:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <dac_read_configuration>
 */
__always_inline static void dac_set_conversion_parameters(
		struct dac_config *conf, enum dac_reference ref,
		enum dac_adjust adj)
{
	conf->ctrlc = (uint8_t)ref | (uint8_t)adj;
     a84:	88 e0       	ldi	r24, 0x08	; 8
     a86:	8b 83       	std	Y+3, r24	; 0x03
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
     a88:	84 e0       	ldi	r24, 0x04	; 4
     a8a:	89 83       	std	Y+1, r24	; 0x01
__always_inline static void dac_set_conversion_trigger(struct dac_config *conf,
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
     a8c:	8a 81       	ldd	r24, Y+2	; 0x02
     a8e:	8c 79       	andi	r24, 0x9C	; 156
     a90:	8a 83       	std	Y+2, r24	; 0x02
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
     a92:	1c 82       	std	Y+4, r1	; 0x04
	dac_set_conversion_parameters(&dac_conf, DAC_REFSEL_AVCC_gc, DAC_ADJ_RIGHT);
	dac_set_active_channel(&dac_conf, DAC_CH0, 0);
	dac_set_conversion_trigger(&dac_conf, 0, 0);
	dac_write_configuration(&DACA, &dac_conf);
     a94:	be 01       	movw	r22, r28
     a96:	6f 5f       	subi	r22, 0xFF	; 255
     a98:	7f 4f       	sbci	r23, 0xFF	; 255
     a9a:	80 e0       	ldi	r24, 0x00	; 0
     a9c:	93 e0       	ldi	r25, 0x03	; 3
     a9e:	0e 94 c0 0d 	call	0x1b80	; 0x1b80 <dac_write_configuration>
	dac_enable(&DACA);
     aa2:	80 e0       	ldi	r24, 0x00	; 0
     aa4:	93 e0       	ldi	r25, 0x03	; 3
     aa6:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <dac_enable>
}
     aaa:	24 96       	adiw	r28, 0x04	; 4
     aac:	cd bf       	out	0x3d, r28	; 61
     aae:	de bf       	out	0x3e, r29	; 62
     ab0:	df 91       	pop	r29
     ab2:	cf 91       	pop	r28
     ab4:	08 95       	ret

00000ab6 <main_dac_output>:

extern void main_dac_output(int16_t volt)
{
     ab6:	cf 93       	push	r28
     ab8:	df 93       	push	r29
     aba:	1f 92       	push	r1
     abc:	cd b7       	in	r28, 0x3d	; 61
     abe:	de b7       	in	r29, 0x3e	; 62
     ac0:	9c 01       	movw	r18, r24
 */
__always_inline static bool dac_channel_is_ready(DAC_t *dac, uint8_t ch_mask)
{
	Assert(dac);

	return (dac->STATUS & ch_mask) == ch_mask;
     ac2:	e0 e0       	ldi	r30, 0x00	; 0
     ac4:	f3 e0       	ldi	r31, 0x03	; 3
     ac6:	95 81       	ldd	r25, Z+5	; 0x05
__always_inline static void dac_wait_for_channel_ready(DAC_t *dac,
		uint8_t ch_mask)
{
	Assert(dac);

	do { } while (!dac_channel_is_ready(dac, ch_mask));
     ac8:	90 ff       	sbrs	r25, 0
     aca:	fd cf       	rjmp	.-6      	; 0xac6 <main_dac_output+0x10>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     acc:	8f b7       	in	r24, 0x3f	; 63
     ace:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     ad0:	f8 94       	cli
	return flags;
     ad2:	99 81       	ldd	r25, Y+1	; 0x01
	ch = ilog2(ch_mask);
	Assert(ch <= 1);
	dac_ch = (uint16_t *)&dac->CH0DATA + ch;

	flags = cpu_irq_save();
	*dac_ch = val;
     ad4:	20 93 18 03 	sts	0x0318, r18	; 0x800318 <__TEXT_REGION_LENGTH__+0x700318>
     ad8:	30 93 19 03 	sts	0x0319, r19	; 0x800319 <__TEXT_REGION_LENGTH__+0x700319>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     adc:	9f bf       	out	0x3f, r25	; 63
 */
__always_inline static bool dac_channel_is_ready(DAC_t *dac, uint8_t ch_mask)
{
	Assert(dac);

	return (dac->STATUS & ch_mask) == ch_mask;
     ade:	e0 e0       	ldi	r30, 0x00	; 0
     ae0:	f3 e0       	ldi	r31, 0x03	; 3
     ae2:	85 81       	ldd	r24, Z+5	; 0x05
__always_inline static void dac_wait_for_channel_ready(DAC_t *dac,
		uint8_t ch_mask)
{
	Assert(dac);

	do { } while (!dac_channel_is_ready(dac, ch_mask));
     ae4:	80 ff       	sbrs	r24, 0
     ae6:	fd cf       	rjmp	.-6      	; 0xae2 <main_dac_output+0x2c>
	 * |    0 |    0V   | 4096 |   Vcc   |  -Vcc   |
	 */
	dac_wait_for_channel_ready(&DACA, DAC_CH0);
	dac_set_channel_value(&DACA, DAC_CH0, volt);	
	dac_wait_for_channel_ready(&DACA, DAC_CH0);
     ae8:	0f 90       	pop	r0
     aea:	df 91       	pop	r29
     aec:	cf 91       	pop	r28
     aee:	08 95       	ret

00000af0 <Flash_Read>:
#include "flash.h"
#include "function.h"


unsigned char Flash_Read(uint32_t addr)
{	        
     af0:	cf 93       	push	r28
     af2:	df 93       	push	r29
     af4:	1f 92       	push	r1
     af6:	cd b7       	in	r28, 0x3d	; 61
     af8:	de b7       	in	r29, 0x3e	; 62
     afa:	ab 01       	movw	r20, r22
     afc:	bc 01       	movw	r22, r24
	uint8_t aTemp;	
	nvm_read_char(INT_FLASH, addr, &aTemp);
     afe:	9e 01       	movw	r18, r28
     b00:	2f 5f       	subi	r18, 0xFF	; 255
     b02:	3f 4f       	sbci	r19, 0xFF	; 255
     b04:	80 e0       	ldi	r24, 0x00	; 0
     b06:	74 d4       	rcall	.+2280   	; 0x13f0 <nvm_read_char>
	return aTemp;		//Read data form code dat
}
     b08:	89 81       	ldd	r24, Y+1	; 0x01
     b0a:	0f 90       	pop	r0
     b0c:	df 91       	pop	r29
     b0e:	cf 91       	pop	r28
     b10:	08 95       	ret

00000b12 <Flash_Read_Int>:
输出：无
函数功能：从Flash指定的地址读出相应的数据，并放到相应变量中
*****************************************************************/

unsigned int Flash_Read_Int(uint32_t addr)
{		
     b12:	cf 92       	push	r12
     b14:	df 92       	push	r13
     b16:	ef 92       	push	r14
     b18:	ff 92       	push	r15
     b1a:	cf 93       	push	r28
     b1c:	6b 01       	movw	r12, r22
     b1e:	7c 01       	movw	r14, r24
    uint8_t aTemp_H,aTemp_L; 
	uint16_t aTemp;	
	aTemp_H = Flash_Read(addr);
     b20:	e7 df       	rcall	.-50     	; 0xaf0 <Flash_Read>
     b22:	c8 2f       	mov	r28, r24
	aTemp_L = Flash_Read(addr+1);
     b24:	c7 01       	movw	r24, r14
     b26:	b6 01       	movw	r22, r12
     b28:	6f 5f       	subi	r22, 0xFF	; 255
     b2a:	7f 4f       	sbci	r23, 0xFF	; 255
     b2c:	8f 4f       	sbci	r24, 0xFF	; 255
     b2e:	9f 4f       	sbci	r25, 0xFF	; 255
     b30:	df df       	rcall	.-66     	; 0xaf0 <Flash_Read>
	aTemp =  aTemp_H*256+aTemp_L;
     b32:	2c 2f       	mov	r18, r28
     b34:	30 e0       	ldi	r19, 0x00	; 0
     b36:	32 2f       	mov	r19, r18
     b38:	22 27       	eor	r18, r18
	return aTemp;		//Read data form code dat
}
     b3a:	a9 01       	movw	r20, r18
     b3c:	48 0f       	add	r20, r24
     b3e:	51 1d       	adc	r21, r1
     b40:	ca 01       	movw	r24, r20
     b42:	cf 91       	pop	r28
     b44:	ff 90       	pop	r15
     b46:	ef 90       	pop	r14
     b48:	df 90       	pop	r13
     b4a:	cf 90       	pop	r12
     b4c:	08 95       	ret

00000b4e <Flash_Write>:
输出：无
函数功能：给Flash指定的地址写入相应的数据
 ****************************************************************/

void Flash_Write(uint32_t addr,uint8_t dat)
{	     
     b4e:	24 2f       	mov	r18, r20
    nvm_write_char(INT_FLASH, addr, dat);
     b50:	ab 01       	movw	r20, r22
     b52:	bc 01       	movw	r22, r24
     b54:	80 e0       	ldi	r24, 0x00	; 0
     b56:	78 c4       	rjmp	.+2288   	; 0x1448 <nvm_write_char>
     b58:	08 95       	ret

00000b5a <Flash_Erase>:
输出：无
函数功能：擦除Flash制定位置
****************************************************************/	
void Flash_Erase(uint32_t addr)
{
	nvm_page_erase(INT_FLASH,(addr/FLASH_PAGE_SIZE));
     b5a:	ab 01       	movw	r20, r22
     b5c:	bc 01       	movw	r22, r24
     b5e:	68 94       	set
     b60:	16 f8       	bld	r1, 6
     b62:	76 95       	lsr	r23
     b64:	67 95       	ror	r22
     b66:	57 95       	ror	r21
     b68:	47 95       	ror	r20
     b6a:	16 94       	lsr	r1
     b6c:	d1 f7       	brne	.-12     	; 0xb62 <Flash_Erase+0x8>
     b6e:	80 e0       	ldi	r24, 0x00	; 0
     b70:	d9 c4       	rjmp	.+2482   	; 0x1524 <nvm_page_erase>
     b72:	08 95       	ret

00000b74 <work_mode>:
static void ReadVr(void);
static void write_flag(void);


void work_mode(void)
{
     b74:	ef 92       	push	r14
     b76:	ff 92       	push	r15
     b78:	0f 93       	push	r16
     b7a:	1f 93       	push	r17
     b7c:	cf 93       	push	r28
     b7e:	df 93       	push	r29
     b80:	cd b7       	in	r28, 0x3d	; 61
     b82:	de b7       	in	r29, 0x3e	; 62
     b84:	64 97       	sbiw	r28, 0x14	; 20
     b86:	cd bf       	out	0x3d, r28	; 61
     b88:	de bf       	out	0x3e, r29	; 62
//	uint8_t table[5];	 
//	char ntab[17] = "0123456789ABCDEF";

	for(i=0;i<10;i++)
	{
		if(flag_uart == 1)
     b8a:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <flag_uart>
     b8e:	81 30       	cpi	r24, 0x01	; 1
     b90:	09 f0       	breq	.+2      	; 0xb94 <work_mode+0x20>
     b92:	65 c0       	rjmp	.+202    	; 0xc5e <work_mode+0xea>
     b94:	6d c0       	rjmp	.+218    	; 0xc70 <work_mode+0xfc>
     b96:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <flag_uart>
     b9a:	81 30       	cpi	r24, 0x01	; 1
     b9c:	09 f4       	brne	.+2      	; 0xba0 <work_mode+0x2c>
     b9e:	68 c0       	rjmp	.+208    	; 0xc70 <work_mode+0xfc>
		{
				return;
		}

		tmp[i]=Temp_ADC();
     ba0:	8c dc       	rcall	.-1768   	; 0x4ba <Temp_ADC>
     ba2:	f8 01       	movw	r30, r16
     ba4:	81 93       	st	Z+, r24
     ba6:	91 93       	st	Z+, r25
     ba8:	8f 01       	movw	r16, r30
	int16_t vpp1=0,vpp_PWM=0;

//	uint8_t table[5];	 
//	char ntab[17] = "0123456789ABCDEF";

	for(i=0;i<10;i++)
     baa:	ee 15       	cp	r30, r14
     bac:	ff 05       	cpc	r31, r15
     bae:	99 f7       	brne	.-26     	; 0xb96 <work_mode+0x22>
		tmp[i]=Temp_ADC();

	}

//	Insert_Sort (tmp,10);
	tmp_sum=(unsigned int)((tmp[4]+tmp[5]+tmp[6]+tmp[7])>>2);
     bb0:	2b 85       	ldd	r18, Y+11	; 0x0b
     bb2:	3c 85       	ldd	r19, Y+12	; 0x0c
     bb4:	89 85       	ldd	r24, Y+9	; 0x09
     bb6:	9a 85       	ldd	r25, Y+10	; 0x0a
     bb8:	82 0f       	add	r24, r18
     bba:	93 1f       	adc	r25, r19
     bbc:	2d 85       	ldd	r18, Y+13	; 0x0d
     bbe:	3e 85       	ldd	r19, Y+14	; 0x0e
     bc0:	82 0f       	add	r24, r18
     bc2:	93 1f       	adc	r25, r19
     bc4:	2f 85       	ldd	r18, Y+15	; 0x0f
     bc6:	38 89       	ldd	r19, Y+16	; 0x10
     bc8:	82 0f       	add	r24, r18
     bca:	93 1f       	adc	r25, r19
     bcc:	96 95       	lsr	r25
     bce:	87 95       	ror	r24
     bd0:	96 95       	lsr	r25
     bd2:	87 95       	ror	r24
	else
	{
		tmp_sum_last[0]=0xffff;
	}	
*/
	if((tmp_sum<TMP_AD_L)&&(tmp_sum>TMP_AD_H ))
     bd4:	9c 01       	movw	r18, r24
     bd6:	21 50       	subi	r18, 0x01	; 1
     bd8:	35 40       	sbci	r19, 0x05	; 5
     bda:	2f 3f       	cpi	r18, 0xFF	; 255
     bdc:	37 40       	sbci	r19, 0x07	; 7
     bde:	c0 f5       	brcc	.+112    	; 0xc50 <work_mode+0xdc>
	{
		vpp1=Flash_Read_Int(WORK_STAR_BASE+(tmp_sum-TMP_AD_H)*2);	
     be0:	8c 01       	movw	r16, r24
     be2:	1d 5d       	subi	r17, 0xDD	; 221
     be4:	00 0f       	add	r16, r16
     be6:	11 1f       	adc	r17, r17
     be8:	b8 01       	movw	r22, r16
     bea:	80 e0       	ldi	r24, 0x00	; 0
     bec:	90 e0       	ldi	r25, 0x00	; 0
     bee:	91 df       	rcall	.-222    	; 0xb12 <Flash_Read_Int>
     bf0:	7c 01       	movw	r14, r24
	
#if CORRECT_MODE
		vpp2=Flash_Read_Int(Correct_Addr+(tmp_sum-TMP_AD_H)*2);
     bf2:	b8 01       	movw	r22, r16
     bf4:	70 5e       	subi	r23, 0xE0	; 224
     bf6:	80 e0       	ldi	r24, 0x00	; 0
     bf8:	90 e0       	ldi	r25, 0x00	; 0
     bfa:	8b df       	rcall	.-234    	; 0xb12 <Flash_Read_Int>
		}
#if CORRECT_DEBUG		
	UART_printf("  Vpp2: ");
	printn(vpp2,10);
#endif
		vpp1=vpp1+vpp2-1024;
     bfc:	60 91 6b 21 	lds	r22, 0x216B	; 0x80216b <VPP2_Last>
     c00:	70 91 6c 21 	lds	r23, 0x216C	; 0x80216c <VPP2_Last+0x1>
     c04:	e6 0e       	add	r14, r22
     c06:	f7 1e       	adc	r15, r23
     c08:	b7 01       	movw	r22, r14
     c0a:	74 50       	subi	r23, 0x04	; 4
		VPP2_Last=vpp2;
#endif			
	 vpp_PWM=(int)(K*vpp1)+Badd;	
     c0c:	07 2e       	mov	r0, r23
     c0e:	00 0c       	add	r0, r0
     c10:	88 0b       	sbc	r24, r24
     c12:	99 0b       	sbc	r25, r25
     c14:	0e 94 39 14 	call	0x2872	; 0x2872 <__floatsisf>
     c18:	20 91 59 20 	lds	r18, 0x2059	; 0x802059 <K>
     c1c:	30 91 5a 20 	lds	r19, 0x205A	; 0x80205a <K+0x1>
     c20:	40 91 5b 20 	lds	r20, 0x205B	; 0x80205b <K+0x2>
     c24:	50 91 5c 20 	lds	r21, 0x205C	; 0x80205c <K+0x3>
     c28:	0e 94 c5 14 	call	0x298a	; 0x298a <__mulsf3>
     c2c:	0e 94 06 14 	call	0x280c	; 0x280c <__fixsfsi>
     c30:	20 91 69 21 	lds	r18, 0x2169	; 0x802169 <Badd>
     c34:	30 91 6a 21 	lds	r19, 0x216A	; 0x80216a <Badd+0x1>
     c38:	62 0f       	add	r22, r18
     c3a:	73 1f       	adc	r23, r19

	UART_printf("  vpp_PWM: ");
	printn(vpp_PWM,10);
 	UART_printf("  "); 
*/
	if(vpp_PWM<2)vpp_PWM=2;
     c3c:	62 30       	cpi	r22, 0x02	; 2
     c3e:	71 05       	cpc	r23, r1
     c40:	54 f0       	brlt	.+20     	; 0xc56 <work_mode+0xe2>
     c42:	cb 01       	movw	r24, r22
     c44:	61 15       	cp	r22, r1
     c46:	70 41       	sbci	r23, 0x10	; 16
     c48:	44 f0       	brlt	.+16     	; 0xc5a <work_mode+0xe6>
     c4a:	8f ef       	ldi	r24, 0xFF	; 255
     c4c:	9f e0       	ldi	r25, 0x0F	; 15
     c4e:	05 c0       	rjmp	.+10     	; 0xc5a <work_mode+0xe6>
     c50:	82 e0       	ldi	r24, 0x02	; 2
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	02 c0       	rjmp	.+4      	; 0xc5a <work_mode+0xe6>
     c56:	82 e0       	ldi	r24, 0x02	; 2
     c58:	90 e0       	ldi	r25, 0x00	; 0
	else if(vpp_PWM>4095)vpp_PWM=4095;
	DAC_Output(vpp_PWM);	
     c5a:	9d dd       	rcall	.-1222   	; 0x796 <DAC_Output>
     c5c:	09 c0       	rjmp	.+18     	; 0xc70 <work_mode+0xfc>
		if(flag_uart == 1)
		{
				return;
		}

		tmp[i]=Temp_ADC();
     c5e:	2d dc       	rcall	.-1958   	; 0x4ba <Temp_ADC>
     c60:	8e 01       	movw	r16, r28
     c62:	0d 5f       	subi	r16, 0xFD	; 253
     c64:	1f 4f       	sbci	r17, 0xFF	; 255
     c66:	7e 01       	movw	r14, r28
     c68:	45 e1       	ldi	r20, 0x15	; 21
     c6a:	e4 0e       	add	r14, r20
     c6c:	f1 1c       	adc	r15, r1
     c6e:	93 cf       	rjmp	.-218    	; 0xb96 <work_mode+0x22>
		table[3]=ntab[vcp_sum%10];
		UART_printf(" ,  VCP= ");
		Uart_Send(table,4);
		UART_printf("\n");
*/
}
     c70:	64 96       	adiw	r28, 0x14	; 20
     c72:	cd bf       	out	0x3d, r28	; 61
     c74:	de bf       	out	0x3e, r29	; 62
     c76:	df 91       	pop	r29
     c78:	cf 91       	pop	r28
     c7a:	1f 91       	pop	r17
     c7c:	0f 91       	pop	r16
     c7e:	ff 90       	pop	r15
     c80:	ef 90       	pop	r14
     c82:	08 95       	ret

00000c84 <vpull_mode2>:
输入：无
输出：采集后的10位温度
功能：采集来自晶体的温度对应的电压值,得到数字量
****************************************/
void vpull_mode2(void) 
{
     c84:	6f 92       	push	r6
     c86:	7f 92       	push	r7
     c88:	8f 92       	push	r8
     c8a:	9f 92       	push	r9
     c8c:	af 92       	push	r10
     c8e:	bf 92       	push	r11
     c90:	cf 92       	push	r12
     c92:	df 92       	push	r13
     c94:	ef 92       	push	r14
     c96:	ff 92       	push	r15
     c98:	0f 93       	push	r16
     c9a:	1f 93       	push	r17
     c9c:	cf 93       	push	r28
     c9e:	df 93       	push	r29
     ca0:	cd b7       	in	r28, 0x3d	; 61
     ca2:	de b7       	in	r29, 0x3e	; 62
     ca4:	c8 59       	subi	r28, 0x98	; 152
     ca6:	d1 09       	sbc	r29, r1
     ca8:	cd bf       	out	0x3d, r28	; 61
     caa:	de bf       	out	0x3e, r29	; 62
//	uint8_t table[5];	 
//	char ntab[17] = "0123456789ABCDEF";

	for(i=0;i<8;i++)
	{
		if(flag_uart == 1)
     cac:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <flag_uart>
     cb0:	81 30       	cpi	r24, 0x01	; 1
     cb2:	09 f0       	breq	.+2      	; 0xcb6 <vpull_mode2+0x32>
     cb4:	19 c1       	rjmp	.+562    	; 0xee8 <vpull_mode2+0x264>
     cb6:	2b c1       	rjmp	.+598    	; 0xf0e <vpull_mode2+0x28a>
     cb8:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <flag_uart>
     cbc:	81 30       	cpi	r24, 0x01	; 1
     cbe:	09 f4       	brne	.+2      	; 0xcc2 <vpull_mode2+0x3e>
     cc0:	26 c1       	rjmp	.+588    	; 0xf0e <vpull_mode2+0x28a>
		{
			return;
		}
		tmp[i]=Temp_ADC();
     cc2:	fb db       	rcall	.-2058   	; 0x4ba <Temp_ADC>
     cc4:	f8 01       	movw	r30, r16
     cc6:	81 93       	st	Z+, r24
     cc8:	91 93       	st	Z+, r25
     cca:	8f 01       	movw	r16, r30
	signed int  vpp1=0,vpp_PWM,vpull;

//	uint8_t table[5];	 
//	char ntab[17] = "0123456789ABCDEF";

	for(i=0;i<8;i++)
     ccc:	ee 15       	cp	r30, r14
     cce:	ff 05       	cpc	r31, r15
     cd0:	99 f7       	brne	.-26     	; 0xcb8 <vpull_mode2+0x34>
			return;
		}
		tmp[i]=Temp_ADC();
	}

	Insert_Sort (tmp,8);
     cd2:	68 e0       	ldi	r22, 0x08	; 8
     cd4:	70 e0       	ldi	r23, 0x00	; 0
     cd6:	ce 01       	movw	r24, r28
     cd8:	8b 57       	subi	r24, 0x7B	; 123
     cda:	9f 4f       	sbci	r25, 0xFF	; 255
     cdc:	5e dd       	rcall	.-1348   	; 0x79a <Insert_Sort>
	tmp_sum=((tmp[2]+tmp[3]+tmp[4]+tmp[5])>>2);
     cde:	c7 57       	subi	r28, 0x77	; 119
     ce0:	df 4f       	sbci	r29, 0xFF	; 255
     ce2:	68 80       	ld	r6, Y
     ce4:	79 80       	ldd	r7, Y+1	; 0x01
     ce6:	c9 58       	subi	r28, 0x89	; 137
     ce8:	d0 40       	sbci	r29, 0x00	; 0
     cea:	c5 57       	subi	r28, 0x75	; 117
     cec:	df 4f       	sbci	r29, 0xFF	; 255
     cee:	c8 80       	ld	r12, Y
     cf0:	d9 80       	ldd	r13, Y+1	; 0x01
     cf2:	cb 58       	subi	r28, 0x8B	; 139
     cf4:	d0 40       	sbci	r29, 0x00	; 0
     cf6:	c3 57       	subi	r28, 0x73	; 115
     cf8:	df 4f       	sbci	r29, 0xFF	; 255
     cfa:	a8 80       	ld	r10, Y
     cfc:	b9 80       	ldd	r11, Y+1	; 0x01
     cfe:	cd 58       	subi	r28, 0x8D	; 141
     d00:	d0 40       	sbci	r29, 0x00	; 0
     d02:	c1 57       	subi	r28, 0x71	; 113
     d04:	df 4f       	sbci	r29, 0xFF	; 255
     d06:	88 80       	ld	r8, Y
     d08:	99 80       	ldd	r9, Y+1	; 0x01
     d0a:	cf 58       	subi	r28, 0x8F	; 143
     d0c:	d0 40       	sbci	r29, 0x00	; 0


  
	for(i=0;i<32;i++)
	{
		if(flag_uart == 1)
     d0e:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <flag_uart>
     d12:	81 30       	cpi	r24, 0x01	; 1
     d14:	09 f0       	breq	.+2      	; 0xd18 <vpull_mode2+0x94>
     d16:	dd c0       	rjmp	.+442    	; 0xed2 <vpull_mode2+0x24e>
     d18:	fa c0       	rjmp	.+500    	; 0xf0e <vpull_mode2+0x28a>
     d1a:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <flag_uart>
     d1e:	81 30       	cpi	r24, 0x01	; 1
     d20:	09 f4       	brne	.+2      	; 0xd24 <vpull_mode2+0xa0>
     d22:	f5 c0       	rjmp	.+490    	; 0xf0e <vpull_mode2+0x28a>
		{
			return;
		}

		vpull1[i]=Vpull_Collect();
     d24:	d0 dc       	rcall	.-1632   	; 0x6c6 <Vpull_Collect>
     d26:	f8 01       	movw	r30, r16
     d28:	81 93       	st	Z+, r24
     d2a:	91 93       	st	Z+, r25
     d2c:	8f 01       	movw	r16, r30
		tmp_sum=0;
	}


  
	for(i=0;i<32;i++)
     d2e:	ee 15       	cp	r30, r14
     d30:	ff 05       	cpc	r31, r15
     d32:	99 f7       	brne	.-26     	; 0xd1a <vpull_mode2+0x96>
		}

		vpull1[i]=Vpull_Collect();

	}
	Insert_Sort (vpull1,32); 
     d34:	60 e2       	ldi	r22, 0x20	; 32
     d36:	70 e0       	ldi	r23, 0x00	; 0
     d38:	ce 01       	movw	r24, r28
     d3a:	01 96       	adiw	r24, 0x01	; 1
     d3c:	2e dd       	rcall	.-1444   	; 0x79a <Insert_Sort>
	vpull_sum=0;	
	for(i=16;i<20;i++)//首尾两个数据不舍弃，否则拉偏反应慢
	{ 
	    vpull_sum=vpull_sum+vpull1[i];
     d3e:	89 a1       	ldd	r24, Y+33	; 0x21
     d40:	9a a1       	ldd	r25, Y+34	; 0x22
     d42:	4b a1       	ldd	r20, Y+35	; 0x23
     d44:	5c a1       	ldd	r21, Y+36	; 0x24
     d46:	60 e0       	ldi	r22, 0x00	; 0
     d48:	70 e0       	ldi	r23, 0x00	; 0
     d4a:	48 0f       	add	r20, r24
     d4c:	59 1f       	adc	r21, r25
     d4e:	61 1d       	adc	r22, r1
     d50:	71 1d       	adc	r23, r1
     d52:	8d a1       	ldd	r24, Y+37	; 0x25
     d54:	9e a1       	ldd	r25, Y+38	; 0x26
     d56:	48 0f       	add	r20, r24
     d58:	59 1f       	adc	r21, r25
     d5a:	61 1d       	adc	r22, r1
     d5c:	71 1d       	adc	r23, r1
     d5e:	8f a1       	ldd	r24, Y+39	; 0x27
     d60:	98 a5       	ldd	r25, Y+40	; 0x28
     d62:	48 0f       	add	r20, r24
     d64:	59 1f       	adc	r21, r25
     d66:	61 1d       	adc	r22, r1
     d68:	71 1d       	adc	r23, r1
		}
		tmp[i]=Temp_ADC();
	}

	Insert_Sort (tmp,8);
	tmp_sum=((tmp[2]+tmp[3]+tmp[4]+tmp[5])>>2);
     d6a:	c6 01       	movw	r24, r12
     d6c:	86 0d       	add	r24, r6
     d6e:	97 1d       	adc	r25, r7
     d70:	8a 0d       	add	r24, r10
     d72:	9b 1d       	adc	r25, r11
     d74:	88 0d       	add	r24, r8
     d76:	99 1d       	adc	r25, r9
     d78:	96 95       	lsr	r25
     d7a:	87 95       	ror	r24
     d7c:	96 95       	lsr	r25
     d7e:	87 95       	ror	r24
     d80:	81 15       	cp	r24, r1
     d82:	f0 e1       	ldi	r31, 0x10	; 16
     d84:	9f 07       	cpc	r25, r31
     d86:	14 f0       	brlt	.+4      	; 0xd8c <vpull_mode2+0x108>
     d88:	8f ef       	ldi	r24, 0xFF	; 255
     d8a:	9f e0       	ldi	r25, 0x0F	; 15
     d8c:	75 95       	asr	r23
     d8e:	67 95       	ror	r22
     d90:	57 95       	ror	r21
     d92:	47 95       	ror	r20
     d94:	75 95       	asr	r23
     d96:	67 95       	ror	r22
     d98:	57 95       	ror	r21
     d9a:	47 95       	ror	r20
     d9c:	41 15       	cp	r20, r1
     d9e:	20 e1       	ldi	r18, 0x10	; 16
     da0:	52 07       	cpc	r21, r18
     da2:	61 05       	cpc	r22, r1
     da4:	71 05       	cpc	r23, r1
     da6:	24 f0       	brlt	.+8      	; 0xdb0 <vpull_mode2+0x12c>
     da8:	4f ef       	ldi	r20, 0xFF	; 255
     daa:	5f e0       	ldi	r21, 0x0F	; 15
     dac:	60 e0       	ldi	r22, 0x00	; 0
     dae:	70 e0       	ldi	r23, 0x00	; 0
	if(vpull_sum>4095)
	{
		vpull_sum=4095;
	}

	vpull=(signed int)vpull_sum-2048;
     db0:	8a 01       	movw	r16, r20
     db2:	18 50       	subi	r17, 0x08	; 8

	if(tmp_sum_last[0]!=0xffff)
     db4:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <tmp_sum_last.6415>
     db8:	50 91 07 20 	lds	r21, 0x2007	; 0x802007 <tmp_sum_last.6415+0x1>
     dbc:	4f 3f       	cpi	r20, 0xFF	; 255
     dbe:	6f ef       	ldi	r22, 0xFF	; 255
     dc0:	56 07       	cpc	r21, r22
     dc2:	c1 f0       	breq	.+48     	; 0xdf4 <vpull_mode2+0x170>
	{
		tmp_sum=(tmp_sum+tmp_sum_last[0]+tmp_sum_last[1]+tmp_sum_last[2]+tmp_sum_last[3])/5;
     dc4:	e6 e0       	ldi	r30, 0x06	; 6
     dc6:	f0 e2       	ldi	r31, 0x20	; 32
     dc8:	22 81       	ldd	r18, Z+2	; 0x02
     dca:	33 81       	ldd	r19, Z+3	; 0x03
     dcc:	42 0f       	add	r20, r18
     dce:	53 1f       	adc	r21, r19
     dd0:	24 81       	ldd	r18, Z+4	; 0x04
     dd2:	35 81       	ldd	r19, Z+5	; 0x05
     dd4:	42 0f       	add	r20, r18
     dd6:	53 1f       	adc	r21, r19
     dd8:	26 81       	ldd	r18, Z+6	; 0x06
     dda:	37 81       	ldd	r19, Z+7	; 0x07
     ddc:	24 0f       	add	r18, r20
     dde:	35 1f       	adc	r19, r21
     de0:	28 0f       	add	r18, r24
     de2:	39 1f       	adc	r19, r25
     de4:	ad ec       	ldi	r26, 0xCD	; 205
     de6:	bc ec       	ldi	r27, 0xCC	; 204
     de8:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <__umulhisi3>
     dec:	96 95       	lsr	r25
     dee:	87 95       	ror	r24
     df0:	96 95       	lsr	r25
     df2:	87 95       	ror	r24
	}
	// 平滑温度补偿值
	// 极度温度下不平滑温度
	if((tmp_sum<TMP_AD_40L )&&(tmp_sum>TMP_AD_85H))
     df4:	9c 01       	movw	r18, r24
     df6:	ac 01       	movw	r20, r24
     df8:	4d 5d       	subi	r20, 0xDD	; 221
     dfa:	55 40       	sbci	r21, 0x05	; 5
     dfc:	47 30       	cpi	r20, 0x07	; 7
     dfe:	57 40       	sbci	r21, 0x07	; 7
     e00:	88 f4       	brcc	.+34     	; 0xe24 <vpull_mode2+0x1a0>
	{
		tmp_sum_last[0]=tmp_sum_last[1];
     e02:	e6 e0       	ldi	r30, 0x06	; 6
     e04:	f0 e2       	ldi	r31, 0x20	; 32
     e06:	42 81       	ldd	r20, Z+2	; 0x02
     e08:	53 81       	ldd	r21, Z+3	; 0x03
     e0a:	40 83       	st	Z, r20
     e0c:	51 83       	std	Z+1, r21	; 0x01
		tmp_sum_last[1]=tmp_sum_last[2];
     e0e:	44 81       	ldd	r20, Z+4	; 0x04
     e10:	55 81       	ldd	r21, Z+5	; 0x05
     e12:	42 83       	std	Z+2, r20	; 0x02
     e14:	53 83       	std	Z+3, r21	; 0x03
		tmp_sum_last[2]=tmp_sum_last[3];
     e16:	46 81       	ldd	r20, Z+6	; 0x06
     e18:	57 81       	ldd	r21, Z+7	; 0x07
     e1a:	44 83       	std	Z+4, r20	; 0x04
     e1c:	55 83       	std	Z+5, r21	; 0x05
		tmp_sum_last[3]=tmp_sum;
     e1e:	86 83       	std	Z+6, r24	; 0x06
     e20:	97 83       	std	Z+7, r25	; 0x07
     e22:	06 c0       	rjmp	.+12     	; 0xe30 <vpull_mode2+0x1ac>
	}
	else
	{
		tmp_sum_last[0]=0xffff;
     e24:	4f ef       	ldi	r20, 0xFF	; 255
     e26:	5f ef       	ldi	r21, 0xFF	; 255
     e28:	40 93 06 20 	sts	0x2006, r20	; 0x802006 <tmp_sum_last.6415>
     e2c:	50 93 07 20 	sts	0x2007, r21	; 0x802007 <tmp_sum_last.6415+0x1>
	}

	
    if((tmp_sum<TMP_AD_L)&&(tmp_sum>TMP_AD_H ))
     e30:	21 50       	subi	r18, 0x01	; 1
     e32:	35 40       	sbci	r19, 0x05	; 5
     e34:	2f 3f       	cpi	r18, 0xFF	; 255
     e36:	37 40       	sbci	r19, 0x07	; 7
     e38:	d0 f4       	brcc	.+52     	; 0xe6e <vpull_mode2+0x1ea>
    {
	    vpp1 = Flash_Read_Int(WORK_STAR_BASE+(tmp_sum-TMP_AD_H)*2);
     e3a:	9d 5d       	subi	r25, 0xDD	; 221
     e3c:	6c 01       	movw	r12, r24
     e3e:	cc 0c       	add	r12, r12
     e40:	dd 1c       	adc	r13, r13
     e42:	b6 01       	movw	r22, r12
     e44:	0d 2c       	mov	r0, r13
     e46:	00 0c       	add	r0, r0
     e48:	88 0b       	sbc	r24, r24
     e4a:	99 0b       	sbc	r25, r25
     e4c:	62 de       	rcall	.-828    	; 0xb12 <Flash_Read_Int>
     e4e:	7c 01       	movw	r14, r24
#if CORRECT_MODE
		vpp2=Flash_Read_Int(Correct_Addr+(tmp_sum-TMP_AD_H)*2);
     e50:	b6 01       	movw	r22, r12
     e52:	70 5e       	subi	r23, 0xE0	; 224
     e54:	07 2e       	mov	r0, r23
     e56:	00 0c       	add	r0, r0
     e58:	88 0b       	sbc	r24, r24
     e5a:	99 0b       	sbc	r25, r25
     e5c:	5a de       	rcall	.-844    	; 0xb12 <Flash_Read_Int>
		if(((vpp2-VPP2_Last)>5)||((vpp2-VPP2_Last)<-5))
		{
			vpp2=VPP2_Last;
		}
		
		vpp1 = vpp1+vpp2-1024;
     e5e:	60 91 6b 21 	lds	r22, 0x216B	; 0x80216b <VPP2_Last>
     e62:	70 91 6c 21 	lds	r23, 0x216C	; 0x80216c <VPP2_Last+0x1>
     e66:	6e 0d       	add	r22, r14
     e68:	7f 1d       	adc	r23, r15
     e6a:	74 50       	subi	r23, 0x04	; 4
     e6c:	02 c0       	rjmp	.+4      	; 0xe72 <vpull_mode2+0x1ee>
    unsigned int vpull1[66];
	uint16_t tmp[10];
	static unsigned int tmp_sum_last[5]={0xffff,0xffff,0xffff,0xffff,0xffff};
	int16_t tmp_sum;
	long vpull_sum;
	signed int  vpp1=0,vpp_PWM,vpull;
     e6e:	60 e0       	ldi	r22, 0x00	; 0
     e70:	70 e0       	ldi	r23, 0x00	; 0
		
		vpp1 = vpp1+vpp2-1024;
		VPP2_Last=vpp2;
#endif
	}  
	vpp_PWM=vpp1+vpull;
     e72:	60 0f       	add	r22, r16
     e74:	71 1f       	adc	r23, r17
	
	vpp_PWM=(int)(K*vpp_PWM)+Badd;
     e76:	07 2e       	mov	r0, r23
     e78:	00 0c       	add	r0, r0
     e7a:	88 0b       	sbc	r24, r24
     e7c:	99 0b       	sbc	r25, r25
     e7e:	0e 94 39 14 	call	0x2872	; 0x2872 <__floatsisf>
     e82:	20 91 59 20 	lds	r18, 0x2059	; 0x802059 <K>
     e86:	30 91 5a 20 	lds	r19, 0x205A	; 0x80205a <K+0x1>
     e8a:	40 91 5b 20 	lds	r20, 0x205B	; 0x80205b <K+0x2>
     e8e:	50 91 5c 20 	lds	r21, 0x205C	; 0x80205c <K+0x3>
     e92:	0e 94 c5 14 	call	0x298a	; 0x298a <__mulsf3>
     e96:	0e 94 06 14 	call	0x280c	; 0x280c <__fixsfsi>
     e9a:	20 91 69 21 	lds	r18, 0x2169	; 0x802169 <Badd>
     e9e:	30 91 6a 21 	lds	r19, 0x216A	; 0x80216a <Badd+0x1>
     ea2:	62 0f       	add	r22, r18
     ea4:	73 1f       	adc	r23, r19

	if(vpp_PWM<2)vpp_PWM=2;
     ea6:	62 30       	cpi	r22, 0x02	; 2
     ea8:	71 05       	cpc	r23, r1
     eaa:	3c f0       	brlt	.+14     	; 0xeba <vpull_mode2+0x236>
     eac:	cb 01       	movw	r24, r22
     eae:	61 15       	cp	r22, r1
     eb0:	70 41       	sbci	r23, 0x10	; 16
     eb2:	2c f0       	brlt	.+10     	; 0xebe <vpull_mode2+0x23a>
     eb4:	8f ef       	ldi	r24, 0xFF	; 255
     eb6:	9f e0       	ldi	r25, 0x0F	; 15
     eb8:	02 c0       	rjmp	.+4      	; 0xebe <vpull_mode2+0x23a>
     eba:	82 e0       	ldi	r24, 0x02	; 2
     ebc:	90 e0       	ldi	r25, 0x00	; 0
	else if(vpp_PWM>4095)vpp_PWM=4095;
	DAC_Output(vpp_PWM);
     ebe:	6b dc       	rcall	.-1834   	; 0x796 <DAC_Output>
     ec0:	8b ea       	ldi	r24, 0xAB	; 171
     ec2:	90 eb       	ldi	r25, 0xB0	; 176
     ec4:	a8 e2       	ldi	r26, 0x28	; 40
     ec6:	b0 e0       	ldi	r27, 0x00	; 0
		barrier();
     ec8:	01 97       	sbiw	r24, 0x01	; 1
     eca:	a1 09       	sbc	r26, r1
     ecc:	b1 09       	sbc	r27, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     ece:	e1 f7       	brne	.-8      	; 0xec8 <vpull_mode2+0x244>
     ed0:	1e c0       	rjmp	.+60     	; 0xf0e <vpull_mode2+0x28a>
		if(flag_uart == 1)
		{
			return;
		}

		vpull1[i]=Vpull_Collect();
     ed2:	f9 db       	rcall	.-2062   	; 0x6c6 <Vpull_Collect>
     ed4:	89 83       	std	Y+1, r24	; 0x01
     ed6:	9a 83       	std	Y+2, r25	; 0x02
     ed8:	8e 01       	movw	r16, r28
     eda:	0d 5f       	subi	r16, 0xFD	; 253
     edc:	1f 4f       	sbci	r17, 0xFF	; 255
     ede:	7e 01       	movw	r14, r28
     ee0:	41 e4       	ldi	r20, 0x41	; 65
     ee2:	e4 0e       	add	r14, r20
     ee4:	f1 1c       	adc	r15, r1
     ee6:	19 cf       	rjmp	.-462    	; 0xd1a <vpull_mode2+0x96>
	{
		if(flag_uart == 1)
		{
			return;
		}
		tmp[i]=Temp_ADC();
     ee8:	e8 da       	rcall	.-2608   	; 0x4ba <Temp_ADC>
     eea:	8e 01       	movw	r16, r28
     eec:	0b 57       	subi	r16, 0x7B	; 123
     eee:	1f 4f       	sbci	r17, 0xFF	; 255
     ef0:	f8 01       	movw	r30, r16
     ef2:	81 93       	st	Z+, r24
     ef4:	91 93       	st	Z+, r25
     ef6:	8f 01       	movw	r16, r30
     ef8:	0f 2e       	mov	r0, r31
     efa:	f5 e8       	ldi	r31, 0x85	; 133
     efc:	ef 2e       	mov	r14, r31
     efe:	f1 2c       	mov	r15, r1
     f00:	f0 2d       	mov	r31, r0
     f02:	ec 0e       	add	r14, r28
     f04:	fd 1e       	adc	r15, r29
     f06:	f0 e1       	ldi	r31, 0x10	; 16
     f08:	ef 0e       	add	r14, r31
     f0a:	f1 1c       	adc	r15, r1
     f0c:	d5 ce       	rjmp	.-598    	; 0xcb8 <vpull_mode2+0x34>
	if(vpp_PWM<2)vpp_PWM=2;
	else if(vpp_PWM>4095)vpp_PWM=4095;
	DAC_Output(vpp_PWM);
	delay_ms(500); 

}
     f0e:	c8 56       	subi	r28, 0x68	; 104
     f10:	df 4f       	sbci	r29, 0xFF	; 255
     f12:	cd bf       	out	0x3d, r28	; 61
     f14:	de bf       	out	0x3e, r29	; 62
     f16:	df 91       	pop	r29
     f18:	cf 91       	pop	r28
     f1a:	1f 91       	pop	r17
     f1c:	0f 91       	pop	r16
     f1e:	ff 90       	pop	r15
     f20:	ef 90       	pop	r14
     f22:	df 90       	pop	r13
     f24:	cf 90       	pop	r12
     f26:	bf 90       	pop	r11
     f28:	af 90       	pop	r10
     f2a:	9f 90       	pop	r9
     f2c:	8f 90       	pop	r8
     f2e:	7f 90       	pop	r7
     f30:	6f 90       	pop	r6
     f32:	08 95       	ret

00000f34 <erase_flash>:
输出：无
功能：擦除拟合数据区间的数据
擦除16行的数据4*1024=4096个地址。
****************************************/
 void  erase_flash(void)
{
     f34:	cf 92       	push	r12
     f36:	df 92       	push	r13
     f38:	ef 92       	push	r14
     f3a:	ff 92       	push	r15
     f3c:	0f 2e       	mov	r0, r31
     f3e:	c1 2c       	mov	r12, r1
     f40:	f0 e5       	ldi	r31, 0x50	; 80
     f42:	df 2e       	mov	r13, r31
     f44:	e1 2c       	mov	r14, r1
     f46:	f1 2c       	mov	r15, r1
     f48:	f0 2d       	mov	r31, r0
		uint8_t i;		
		for(i=0;i<64;i++)
		{			
			Flash_Erase(WORK_STAR_BASE+i*FLASH_PAGE_SIZE);
     f4a:	c7 01       	movw	r24, r14
     f4c:	b6 01       	movw	r22, r12
     f4e:	05 de       	rcall	.-1014   	; 0xb5a <Flash_Erase>
     f50:	80 e0       	ldi	r24, 0x00	; 0
     f52:	90 e0       	ldi	r25, 0x00	; 0
		barrier();
     f54:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     f56:	86 3d       	cpi	r24, 0xD6	; 214
     f58:	24 e1       	ldi	r18, 0x14	; 20
     f5a:	92 07       	cpc	r25, r18
     f5c:	d9 f7       	brne	.-10     	; 0xf54 <erase_flash+0x20>
     f5e:	80 e8       	ldi	r24, 0x80	; 128
     f60:	c8 0e       	add	r12, r24
     f62:	d1 1c       	adc	r13, r1
     f64:	e1 1c       	adc	r14, r1
     f66:	f1 1c       	adc	r15, r1
擦除16行的数据4*1024=4096个地址。
****************************************/
 void  erase_flash(void)
{
		uint8_t i;		
		for(i=0;i<64;i++)
     f68:	c1 14       	cp	r12, r1
     f6a:	20 e7       	ldi	r18, 0x70	; 112
     f6c:	d2 06       	cpc	r13, r18
     f6e:	e1 04       	cpc	r14, r1
     f70:	f1 04       	cpc	r15, r1
     f72:	59 f7       	brne	.-42     	; 0xf4a <erase_flash+0x16>
		{			
			Flash_Erase(WORK_STAR_BASE+i*FLASH_PAGE_SIZE);
			delay_ms(1);				
		}

		Flash_Erase(FLAG_ADDR);
     f74:	60 e0       	ldi	r22, 0x00	; 0
     f76:	70 e4       	ldi	r23, 0x40	; 64
     f78:	80 e0       	ldi	r24, 0x00	; 0
     f7a:	90 e0       	ldi	r25, 0x00	; 0
     f7c:	ee dd       	rcall	.-1060   	; 0xb5a <Flash_Erase>
     f7e:	80 e0       	ldi	r24, 0x00	; 0
     f80:	90 e0       	ldi	r25, 0x00	; 0
		barrier();
     f82:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     f84:	86 3d       	cpi	r24, 0xD6	; 214
     f86:	24 e1       	ldi	r18, 0x14	; 20
     f88:	92 07       	cpc	r25, r18
     f8a:	d9 f7       	brne	.-10     	; 0xf82 <erase_flash+0x4e>
		delay_ms(1);		
		ReceiveData.Error = 0;    //成功标志
     f8c:	10 92 64 20 	sts	0x2064, r1	; 0x802064 <ReceiveData+0x2>
		
}
     f90:	ff 90       	pop	r15
     f92:	ef 90       	pop	r14
     f94:	df 90       	pop	r13
     f96:	cf 90       	pop	r12
     f98:	08 95       	ret

00000f9a <uart_op>:
输入：无
输出：无
功能：解析串口读出的数据并返回数据
****************************************/
void uart_op(void)
{
     f9a:	cf 92       	push	r12
     f9c:	df 92       	push	r13
     f9e:	ef 92       	push	r14
     fa0:	ff 92       	push	r15
     fa2:	0f 93       	push	r16
     fa4:	1f 93       	push	r17
     fa6:	cf 93       	push	r28
     fa8:	df 93       	push	r29
	uint8_t tx_flag;	
	if(flag_uart==1)
     faa:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <flag_uart>
     fae:	81 30       	cpi	r24, 0x01	; 1
     fb0:	09 f0       	breq	.+2      	; 0xfb4 <uart_op+0x1a>
     fb2:	29 c1       	rjmp	.+594    	; 0x1206 <uart_op+0x26c>
	{
        switch (ReceiveData.Commond){
     fb4:	e0 91 63 20 	lds	r30, 0x2063	; 0x802063 <ReceiveData+0x1>
     fb8:	8e 2f       	mov	r24, r30
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	fc 01       	movw	r30, r24
     fbe:	36 97       	sbiw	r30, 0x06	; 6
     fc0:	e4 31       	cpi	r30, 0x14	; 20
     fc2:	f1 05       	cpc	r31, r1
     fc4:	08 f0       	brcs	.+2      	; 0xfc8 <uart_op+0x2e>
     fc6:	12 c1       	rjmp	.+548    	; 0x11ec <uart_op+0x252>
     fc8:	ea 5a       	subi	r30, 0xAA	; 170
     fca:	ff 4f       	sbci	r31, 0xFF	; 255
     fcc:	0c 94 4a 15 	jmp	0x2a94	; 0x2a94 <__tablejump2__>
}
/*****************读CP电压*************************/
static void ReadCp(void)
{
	int16_t tmp_sum,vcp_sum;
    lock_b = 1;   
     fd0:	81 e0       	ldi	r24, 0x01	; 1
     fd2:	80 93 61 20 	sts	0x2061, r24	; 0x802061 <lock_b>

    tmp_sum=Temp_Collect();	
     fd6:	73 da       	rcall	.-2842   	; 0x4be <Temp_Collect>
     fd8:	c8 2f       	mov	r28, r24
     fda:	d9 2f       	mov	r29, r25
	vcp_sum=Vcp_Collect();     
     fdc:	f2 da       	rcall	.-2588   	; 0x5c2 <Vcp_Collect>
    ReceiveData.Data[0] = tmp_sum>>8;
     fde:	e2 e6       	ldi	r30, 0x62	; 98
     fe0:	f0 e2       	ldi	r31, 0x20	; 32
     fe2:	d5 83       	std	Z+5, r29	; 0x05
    ReceiveData.Data[1] = tmp_sum;
     fe4:	c6 83       	std	Z+6, r28	; 0x06
    ReceiveData.Data[2] = vcp_sum>>8;
     fe6:	97 83       	std	Z+7, r25	; 0x07
    ReceiveData.Data[3] = vcp_sum;    
     fe8:	80 87       	std	Z+8, r24	; 0x08
     fea:	1a c1       	rjmp	.+564    	; 0x1220 <uart_op+0x286>
	delay_ms(10);  		
	Flash_Write(FLAG_ADDR,0x00);
	flag_mode=0;
	dac_enable(&DACA);
#else
	nvm_write(INT_FLASH, WORK_STAR_BASE +((ReceiveData.Frame)*256), ReceiveData.Data, 256);
     fec:	40 91 65 20 	lds	r20, 0x2065	; 0x802065 <ReceiveData+0x3>
     ff0:	50 e0       	ldi	r21, 0x00	; 0
     ff2:	40 5b       	subi	r20, 0xB0	; 176
     ff4:	5f 4f       	sbci	r21, 0xFF	; 255
     ff6:	54 2f       	mov	r21, r20
     ff8:	44 27       	eor	r20, r20
     ffa:	05 2e       	mov	r0, r21
     ffc:	00 0c       	add	r0, r0
     ffe:	66 0b       	sbc	r22, r22
    1000:	77 0b       	sbc	r23, r23
    1002:	e1 2c       	mov	r14, r1
    1004:	f1 2c       	mov	r15, r1
    1006:	87 01       	movw	r16, r14
    1008:	f3 94       	inc	r15
    100a:	27 e6       	ldi	r18, 0x67	; 103
    100c:	30 e2       	ldi	r19, 0x20	; 32
    100e:	80 e0       	ldi	r24, 0x00	; 0
    1010:	67 d2       	rcall	.+1230   	; 0x14e0 <nvm_write>
    1012:	06 c1       	rjmp	.+524    	; 0x1220 <uart_op+0x286>
#endif
}
/*****************读压控曲线*******************/
static void ReadFlash(void)
{      
	nvm_read(INT_FLASH, WORK_STAR_BASE+((ReceiveData.Frame)*256), ReceiveData.Data, 256);
    1014:	c2 e6       	ldi	r28, 0x62	; 98
    1016:	d0 e2       	ldi	r29, 0x20	; 32
    1018:	4b 81       	ldd	r20, Y+3	; 0x03
    101a:	50 e0       	ldi	r21, 0x00	; 0
    101c:	40 5b       	subi	r20, 0xB0	; 176
    101e:	5f 4f       	sbci	r21, 0xFF	; 255
    1020:	54 2f       	mov	r21, r20
    1022:	44 27       	eor	r20, r20
    1024:	05 2e       	mov	r0, r21
    1026:	00 0c       	add	r0, r0
    1028:	66 0b       	sbc	r22, r22
    102a:	77 0b       	sbc	r23, r23
    102c:	e1 2c       	mov	r14, r1
    102e:	f1 2c       	mov	r15, r1
    1030:	87 01       	movw	r16, r14
    1032:	f3 94       	inc	r15
    1034:	27 e6       	ldi	r18, 0x67	; 103
    1036:	30 e2       	ldi	r19, 0x20	; 32
    1038:	80 e0       	ldi	r24, 0x00	; 0
    103a:	30 d2       	rcall	.+1120   	; 0x149c <nvm_read>
       
    ReceiveData.Error = 0;
    103c:	1a 82       	std	Y+2, r1	; 0x02
    Uart_Send((unsigned char *)(&ReceiveData),RX_BUFF_LEN);	         
    103e:	66 e0       	ldi	r22, 0x06	; 6
    1040:	71 e0       	ldi	r23, 0x01	; 1
    1042:	ce 01       	movw	r24, r28
    1044:	75 d1       	rcall	.+746    	; 0x1330 <Uart_Send>
    1046:	df c0       	rjmp	.+446    	; 0x1206 <uart_op+0x26c>
            case READ_FLASH:
                ReadFlash();
				tx_flag=0;
                break;
            case ERASE_FLASH:
                erase_flash();
    1048:	75 df       	rcall	.-278    	; 0xf34 <erase_flash>
                tx_flag=1;
                break;
    104a:	ea c0       	rjmp	.+468    	; 0x1220 <uart_op+0x286>
输出：无
功能：通过擦写FLASH设置工作模式
****************************************/
static void write_flag(void)
{
	if(ReceiveData.Data[2]==0x00)  //工作模式
    104c:	80 91 69 20 	lds	r24, 0x2069	; 0x802069 <ReceiveData+0x7>
    1050:	81 11       	cpse	r24, r1
    1052:	1c c0       	rjmp	.+56     	; 0x108c <uart_op+0xf2>
	{
		Flash_Erase(FLAG_ADDR);
    1054:	60 e0       	ldi	r22, 0x00	; 0
    1056:	70 e4       	ldi	r23, 0x40	; 64
    1058:	80 e0       	ldi	r24, 0x00	; 0
    105a:	90 e0       	ldi	r25, 0x00	; 0
    105c:	7e dd       	rcall	.-1284   	; 0xb5a <Flash_Erase>
    105e:	80 e0       	ldi	r24, 0x00	; 0
    1060:	90 e0       	ldi	r25, 0x00	; 0
		barrier();
    1062:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    1064:	86 35       	cpi	r24, 0x56	; 86
    1066:	20 ed       	ldi	r18, 0xD0	; 208
    1068:	92 07       	cpc	r25, r18
    106a:	d9 f7       	brne	.-10     	; 0x1062 <uart_op+0xc8>
		delay_ms(10);  		
		Flash_Write(FLAG_ADDR,0x00);
    106c:	40 e0       	ldi	r20, 0x00	; 0
    106e:	60 e0       	ldi	r22, 0x00	; 0
    1070:	70 e4       	ldi	r23, 0x40	; 64
    1072:	80 e0       	ldi	r24, 0x00	; 0
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	6b dd       	rcall	.-1322   	; 0xb4e <Flash_Write>
		ReceiveData.Error=0;
    1078:	10 92 64 20 	sts	0x2064, r1	; 0x802064 <ReceiveData+0x2>
		flag_mode=0;
    107c:	10 92 5d 20 	sts	0x205D, r1	; 0x80205d <flag_mode>
    1080:	10 92 5e 20 	sts	0x205E, r1	; 0x80205e <flag_mode+0x1>
		dac_enable(&DACA);
    1084:	80 e0       	ldi	r24, 0x00	; 0
    1086:	93 e0       	ldi	r25, 0x03	; 3
    1088:	2b d5       	rcall	.+2646   	; 0x1ae0 <dac_enable>
    108a:	ca c0       	rjmp	.+404    	; 0x1220 <uart_op+0x286>
	}
	else if(ReceiveData.Data[2]==0xFF)  //锁相模式
    108c:	8f 3f       	cpi	r24, 0xFF	; 255
    108e:	c9 f4       	brne	.+50     	; 0x10c2 <uart_op+0x128>
	{
		Flash_Erase(FLAG_ADDR);
    1090:	60 e0       	ldi	r22, 0x00	; 0
    1092:	70 e4       	ldi	r23, 0x40	; 64
    1094:	80 e0       	ldi	r24, 0x00	; 0
    1096:	90 e0       	ldi	r25, 0x00	; 0
    1098:	60 dd       	rcall	.-1344   	; 0xb5a <Flash_Erase>
    109a:	80 e0       	ldi	r24, 0x00	; 0
    109c:	90 e0       	ldi	r25, 0x00	; 0
		barrier();
    109e:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    10a0:	86 35       	cpi	r24, 0x56	; 86
    10a2:	30 ed       	ldi	r19, 0xD0	; 208
    10a4:	93 07       	cpc	r25, r19
    10a6:	d9 f7       	brne	.-10     	; 0x109e <uart_op+0x104>
		delay_ms(10);
		Flash_Write(FLAG_ADDR,0xFF);		
    10a8:	4f ef       	ldi	r20, 0xFF	; 255
    10aa:	60 e0       	ldi	r22, 0x00	; 0
    10ac:	70 e4       	ldi	r23, 0x40	; 64
    10ae:	80 e0       	ldi	r24, 0x00	; 0
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	4d dd       	rcall	.-1382   	; 0xb4e <Flash_Write>
		ReceiveData.Error=0;
		flag_mode=0xff;
    10b4:	8f ef       	ldi	r24, 0xFF	; 255
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	80 93 5d 20 	sts	0x205D, r24	; 0x80205d <flag_mode>
    10bc:	90 93 5e 20 	sts	0x205E, r25	; 0x80205e <flag_mode+0x1>
    10c0:	af c0       	rjmp	.+350    	; 0x1220 <uart_op+0x286>
	}
	else if (ReceiveData.Data[2]==0x01)  //拉偏模式
    10c2:	81 30       	cpi	r24, 0x01	; 1
    10c4:	09 f0       	breq	.+2      	; 0x10c8 <uart_op+0x12e>
    10c6:	ac c0       	rjmp	.+344    	; 0x1220 <uart_op+0x286>
	{
		Flash_Erase(FLAG_ADDR);
    10c8:	60 e0       	ldi	r22, 0x00	; 0
    10ca:	70 e4       	ldi	r23, 0x40	; 64
    10cc:	80 e0       	ldi	r24, 0x00	; 0
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	44 dd       	rcall	.-1400   	; 0xb5a <Flash_Erase>
    10d2:	80 e0       	ldi	r24, 0x00	; 0
    10d4:	90 e0       	ldi	r25, 0x00	; 0
		barrier();
    10d6:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    10d8:	86 35       	cpi	r24, 0x56	; 86
    10da:	a0 ed       	ldi	r26, 0xD0	; 208
    10dc:	9a 07       	cpc	r25, r26
    10de:	d9 f7       	brne	.-10     	; 0x10d6 <uart_op+0x13c>
		delay_ms(10);
		Flash_Write(FLAG_ADDR,0x01); 				
    10e0:	41 e0       	ldi	r20, 0x01	; 1
    10e2:	60 e0       	ldi	r22, 0x00	; 0
    10e4:	70 e4       	ldi	r23, 0x40	; 64
    10e6:	80 e0       	ldi	r24, 0x00	; 0
    10e8:	90 e0       	ldi	r25, 0x00	; 0
    10ea:	31 dd       	rcall	.-1438   	; 0xb4e <Flash_Write>
		ReceiveData.Error=0;
    10ec:	10 92 64 20 	sts	0x2064, r1	; 0x802064 <ReceiveData+0x2>
		flag_mode=1;
    10f0:	81 e0       	ldi	r24, 0x01	; 1
    10f2:	90 e0       	ldi	r25, 0x00	; 0
    10f4:	80 93 5d 20 	sts	0x205D, r24	; 0x80205d <flag_mode>
    10f8:	90 93 5e 20 	sts	0x205E, r25	; 0x80205e <flag_mode+0x1>
		dac_enable(&DACA);
    10fc:	80 e0       	ldi	r24, 0x00	; 0
    10fe:	93 e0       	ldi	r25, 0x03	; 3
    1100:	ef d4       	rcall	.+2526   	; 0x1ae0 <dac_enable>
    1102:	8e c0       	rjmp	.+284    	; 0x1220 <uart_op+0x286>
    Uart_Send((unsigned char *)(&ReceiveData),RX_BUFF_LEN);	         
}		
/********读模式--0工作模式，非0锁相模式********/
static void ReadMode(void)
{    
    ReceiveData.Data[1] = 0xff;
    1104:	c2 e6       	ldi	r28, 0x62	; 98
    1106:	d0 e2       	ldi	r29, 0x20	; 32
    1108:	8f ef       	ldi	r24, 0xFF	; 255
    110a:	8e 83       	std	Y+6, r24	; 0x06
	ReceiveData.Data[2] = Flash_Read(FLAG_ADDR);      	
    110c:	60 e0       	ldi	r22, 0x00	; 0
    110e:	70 e4       	ldi	r23, 0x40	; 64
    1110:	80 e0       	ldi	r24, 0x00	; 0
    1112:	90 e0       	ldi	r25, 0x00	; 0
    1114:	ed dc       	rcall	.-1574   	; 0xaf0 <Flash_Read>
    1116:	8f 83       	std	Y+7, r24	; 0x07
    1118:	83 c0       	rjmp	.+262    	; 0x1220 <uart_op+0x286>
    111a:	c7 e6       	ldi	r28, 0x67	; 103
    111c:	d0 e2       	ldi	r29, 0x20	; 32
void uart_op(void)
{
	uint8_t tx_flag;	
	if(flag_uart==1)
	{
        switch (ReceiveData.Commond){
    111e:	0f 2e       	mov	r0, r31
    1120:	c1 2c       	mov	r12, r1
    1122:	f8 e4       	ldi	r31, 0x48	; 72
    1124:	df 2e       	mov	r13, r31
    1126:	e1 2c       	mov	r14, r1
    1128:	f1 2c       	mov	r15, r1
    112a:	f0 2d       	mov	r31, r0
static void ReadPr(void)
{   
	uint8_t i; 
    for(i = 0 ; i < 7; i++ )
    {
        ReceiveData.Data[i] = 	Flash_Read(PR_ADDR+i);
    112c:	c7 01       	movw	r24, r14
    112e:	b6 01       	movw	r22, r12
    1130:	df dc       	rcall	.-1602   	; 0xaf0 <Flash_Read>
    1132:	89 93       	st	Y+, r24
    1134:	bf ef       	ldi	r27, 0xFF	; 255
    1136:	cb 1a       	sub	r12, r27
    1138:	db 0a       	sbc	r13, r27
    113a:	eb 0a       	sbc	r14, r27
    113c:	fb 0a       	sbc	r15, r27
}
/*****************读产品     *******************/
static void ReadPr(void)
{   
	uint8_t i; 
    for(i = 0 ; i < 7; i++ )
    113e:	27 e0       	ldi	r18, 0x07	; 7
    1140:	c2 16       	cp	r12, r18
    1142:	28 e4       	ldi	r18, 0x48	; 72
    1144:	d2 06       	cpc	r13, r18
    1146:	e1 04       	cpc	r14, r1
    1148:	f1 04       	cpc	r15, r1
    114a:	81 f7       	brne	.-32     	; 0x112c <uart_op+0x192>
    114c:	69 c0       	rjmp	.+210    	; 0x1220 <uart_op+0x286>
    114e:	c7 e6       	ldi	r28, 0x67	; 103
    1150:	d0 e2       	ldi	r29, 0x20	; 32
void uart_op(void)
{
	uint8_t tx_flag;	
	if(flag_uart==1)
	{
        switch (ReceiveData.Commond){
    1152:	0f 2e       	mov	r0, r31
    1154:	c1 2c       	mov	r12, r1
    1156:	fc e4       	ldi	r31, 0x4C	; 76
    1158:	df 2e       	mov	r13, r31
    115a:	e1 2c       	mov	r14, r1
    115c:	f1 2c       	mov	r15, r1
    115e:	f0 2d       	mov	r31, r0
static void ReadVr(void)
{
	uint8_t i;
    for(i = 0 ; i < 7; i++ )
    {
        ReceiveData.Data[i] = Flash_Read(VR_ADDR+i);
    1160:	c7 01       	movw	r24, r14
    1162:	b6 01       	movw	r22, r12
    1164:	c5 dc       	rcall	.-1654   	; 0xaf0 <Flash_Read>
    1166:	89 93       	st	Y+, r24
    1168:	3f ef       	ldi	r19, 0xFF	; 255
    116a:	c3 1a       	sub	r12, r19
    116c:	d3 0a       	sbc	r13, r19
    116e:	e3 0a       	sbc	r14, r19
    1170:	f3 0a       	sbc	r15, r19
}
/*****************读软件版本     *******************/
static void ReadVr(void)
{
	uint8_t i;
    for(i = 0 ; i < 7; i++ )
    1172:	87 e0       	ldi	r24, 0x07	; 7
    1174:	c8 16       	cp	r12, r24
    1176:	8c e4       	ldi	r24, 0x4C	; 76
    1178:	d8 06       	cpc	r13, r24
    117a:	e1 04       	cpc	r14, r1
    117c:	f1 04       	cpc	r15, r1
    117e:	81 f7       	brne	.-32     	; 0x1160 <uart_op+0x1c6>
    1180:	4f c0       	rjmp	.+158    	; 0x1220 <uart_op+0x286>
    1182:	c7 e6       	ldi	r28, 0x67	; 103
    1184:	d0 e2       	ldi	r29, 0x20	; 32
    1186:	03 e7       	ldi	r16, 0x73	; 115
    1188:	10 e2       	ldi	r17, 0x20	; 32
void uart_op(void)
{
	uint8_t tx_flag;	
	if(flag_uart==1)
	{
        switch (ReceiveData.Commond){
    118a:	0f 2e       	mov	r0, r31
    118c:	c1 2c       	mov	r12, r1
    118e:	f4 e4       	ldi	r31, 0x44	; 68
    1190:	df 2e       	mov	r13, r31
    1192:	e1 2c       	mov	r14, r1
    1194:	f1 2c       	mov	r15, r1
    1196:	f0 2d       	mov	r31, r0
static void ReadSn(void)
{    
	uint8_t i;
    for(i=0;i<12;i++)
    {
        ReceiveData.Data[i]= Flash_Read(SN_ADDR+i);         
    1198:	c7 01       	movw	r24, r14
    119a:	b6 01       	movw	r22, r12
    119c:	a9 dc       	rcall	.-1710   	; 0xaf0 <Flash_Read>
    119e:	89 93       	st	Y+, r24
    11a0:	af ef       	ldi	r26, 0xFF	; 255
    11a2:	ca 1a       	sub	r12, r26
    11a4:	da 0a       	sbc	r13, r26
    11a6:	ea 0a       	sbc	r14, r26
    11a8:	fa 0a       	sbc	r15, r26
}
/*****************读SN     *******************/
static void ReadSn(void)
{    
	uint8_t i;
    for(i=0;i<12;i++)
    11aa:	c0 17       	cp	r28, r16
    11ac:	d1 07       	cpc	r29, r17
    11ae:	a1 f7       	brne	.-24     	; 0x1198 <uart_op+0x1fe>
    11b0:	37 c0       	rjmp	.+110    	; 0x1220 <uart_op+0x286>
}		
/*****************写SN*******************/
static void WriteSn(void)
{
	uint8_t i;
    Flash_Erase(SN_ADDR);
    11b2:	60 e0       	ldi	r22, 0x00	; 0
    11b4:	74 e4       	ldi	r23, 0x44	; 68
    11b6:	80 e0       	ldi	r24, 0x00	; 0
    11b8:	90 e0       	ldi	r25, 0x00	; 0
    11ba:	cf dc       	rcall	.-1634   	; 0xb5a <Flash_Erase>
    11bc:	c7 e6       	ldi	r28, 0x67	; 103
    11be:	d0 e2       	ldi	r29, 0x20	; 32
    11c0:	03 e7       	ldi	r16, 0x73	; 115
    11c2:	10 e2       	ldi	r17, 0x20	; 32
    11c4:	0f 2e       	mov	r0, r31
    11c6:	c1 2c       	mov	r12, r1
    11c8:	f4 e4       	ldi	r31, 0x44	; 68
    11ca:	df 2e       	mov	r13, r31
    11cc:	e1 2c       	mov	r14, r1
    11ce:	f1 2c       	mov	r15, r1
    11d0:	f0 2d       	mov	r31, r0
    for(i = 0 ; i < 12 ; i++)
    {         
        Flash_Write(SN_ADDR + i,ReceiveData.Data[i]);        
    11d2:	49 91       	ld	r20, Y+
    11d4:	c7 01       	movw	r24, r14
    11d6:	b6 01       	movw	r22, r12
    11d8:	ba dc       	rcall	.-1676   	; 0xb4e <Flash_Write>
    11da:	bf ef       	ldi	r27, 0xFF	; 255
    11dc:	cb 1a       	sub	r12, r27
    11de:	db 0a       	sbc	r13, r27
    11e0:	eb 0a       	sbc	r14, r27
    11e2:	fb 0a       	sbc	r15, r27
/*****************写SN*******************/
static void WriteSn(void)
{
	uint8_t i;
    Flash_Erase(SN_ADDR);
    for(i = 0 ; i < 12 ; i++)
    11e4:	c0 17       	cp	r28, r16
    11e6:	d1 07       	cpc	r29, r17
    11e8:	a1 f7       	brne	.-24     	; 0x11d2 <uart_op+0x238>
    11ea:	1a c0       	rjmp	.+52     	; 0x1220 <uart_op+0x286>

        }
        else if(tx_flag==2)
        {
            tx_flag=0;
            ReceiveData.Head = 0x7E;
    11ec:	e2 e6       	ldi	r30, 0x62	; 98
    11ee:	f0 e2       	ldi	r31, 0x20	; 32
    11f0:	8e e7       	ldi	r24, 0x7E	; 126
    11f2:	80 83       	st	Z, r24
            ReceiveData.Tail = 0xAA;
    11f4:	8a ea       	ldi	r24, 0xAA	; 170
    11f6:	80 93 67 21 	sts	0x2167, r24	; 0x802167 <ReceiveData+0x105>
            ReceiveData.Error = 1;
    11fa:	81 e0       	ldi	r24, 0x01	; 1
    11fc:	82 83       	std	Z+2, r24	; 0x02
            Uart_Send((unsigned char *)(&ReceiveData),RX_BUFF_LEN);
    11fe:	66 e0       	ldi	r22, 0x06	; 6
    1200:	71 e0       	ldi	r23, 0x01	; 1
    1202:	cf 01       	movw	r24, r30
    1204:	95 d0       	rcall	.+298    	; 0x1330 <Uart_Send>
        }
         
			
	}
	flag_uart=0;
    1206:	10 92 5f 20 	sts	0x205F, r1	; 0x80205f <flag_uart>
	memset((unsigned char *)(&ReceiveData),0x00,RX_BUFF_LEN);
    120a:	86 e0       	ldi	r24, 0x06	; 6
    120c:	91 e0       	ldi	r25, 0x01	; 1
    120e:	e2 e6       	ldi	r30, 0x62	; 98
    1210:	f0 e2       	ldi	r31, 0x20	; 32
    1212:	df 01       	movw	r26, r30
    1214:	9c 01       	movw	r18, r24
    1216:	1d 92       	st	X+, r1
    1218:	21 50       	subi	r18, 0x01	; 1
    121a:	30 40       	sbci	r19, 0x00	; 0
    121c:	e1 f7       	brne	.-8      	; 0x1216 <uart_op+0x27c>
    121e:	08 c0       	rjmp	.+16     	; 0x1230 <uart_op+0x296>
        }
/*****************发送数据*******************/
        if(tx_flag==1)
        {
            tx_flag=0;
			ReceiveData.Error = 0;
    1220:	10 92 64 20 	sts	0x2064, r1	; 0x802064 <ReceiveData+0x2>
        	Uart_Send((unsigned char *)(&ReceiveData),RX_BUFF_LEN);
    1224:	66 e0       	ldi	r22, 0x06	; 6
    1226:	71 e0       	ldi	r23, 0x01	; 1
    1228:	82 e6       	ldi	r24, 0x62	; 98
    122a:	90 e2       	ldi	r25, 0x20	; 32
    122c:	81 d0       	rcall	.+258    	; 0x1330 <Uart_Send>
    122e:	eb cf       	rjmp	.-42     	; 0x1206 <uart_op+0x26c>
         
			
	}
	flag_uart=0;
	memset((unsigned char *)(&ReceiveData),0x00,RX_BUFF_LEN);
}
    1230:	df 91       	pop	r29
    1232:	cf 91       	pop	r28
    1234:	1f 91       	pop	r17
    1236:	0f 91       	pop	r16
    1238:	ff 90       	pop	r15
    123a:	ef 90       	pop	r14
    123c:	df 90       	pop	r13
    123e:	cf 90       	pop	r12
    1240:	08 95       	ret

00001242 <write_info>:
	{
		ReceiveData.Error=1;
	}
}
void write_info(void)
{	
    1242:	af 92       	push	r10
    1244:	bf 92       	push	r11
    1246:	cf 92       	push	r12
    1248:	df 92       	push	r13
    124a:	ef 92       	push	r14
    124c:	ff 92       	push	r15
    124e:	0f 93       	push	r16
    1250:	1f 93       	push	r17
    1252:	cf 93       	push	r28
    1254:	df 93       	push	r29
    1256:	cd b7       	in	r28, 0x3d	; 61
    1258:	de b7       	in	r29, 0x3e	; 62
    125a:	2e 97       	sbiw	r28, 0x0e	; 14
    125c:	cd bf       	out	0x3d, r28	; 61
    125e:	de bf       	out	0x3e, r29	; 62
	uint8_t i; 
	uint8_t PR_SN[7] = "CS1521X";
    1260:	87 e0       	ldi	r24, 0x07	; 7
    1262:	ed e1       	ldi	r30, 0x1D	; 29
    1264:	f0 e2       	ldi	r31, 0x20	; 32
    1266:	de 01       	movw	r26, r28
    1268:	11 96       	adiw	r26, 0x01	; 1
    126a:	01 90       	ld	r0, Z+
    126c:	0d 92       	st	X+, r0
    126e:	8a 95       	dec	r24
    1270:	e1 f7       	brne	.-8      	; 0x126a <write_info+0x28>
	uint8_t VR_SN[7] = "Z.00.05";	
    1272:	87 e0       	ldi	r24, 0x07	; 7
    1274:	e5 e2       	ldi	r30, 0x25	; 37
    1276:	f0 e2       	ldi	r31, 0x20	; 32
    1278:	de 01       	movw	r26, r28
    127a:	18 96       	adiw	r26, 0x08	; 8
    127c:	01 90       	ld	r0, Z+
    127e:	0d 92       	st	X+, r0
    1280:	8a 95       	dec	r24
    1282:	e1 f7       	brne	.-8      	; 0x127c <write_info+0x3a>
	

    Flash_Erase(PR_ADDR);
    1284:	60 e0       	ldi	r22, 0x00	; 0
    1286:	78 e4       	ldi	r23, 0x48	; 72
    1288:	80 e0       	ldi	r24, 0x00	; 0
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	66 dc       	rcall	.-1844   	; 0xb5a <Flash_Erase>
	Flash_Erase(VR_ADDR);
    128e:	60 e0       	ldi	r22, 0x00	; 0
    1290:	7c e4       	ldi	r23, 0x4C	; 76
    1292:	80 e0       	ldi	r24, 0x00	; 0
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	61 dc       	rcall	.-1854   	; 0xb5a <Flash_Erase>
    1298:	8e 01       	movw	r16, r28
    129a:	0f 5f       	subi	r16, 0xFF	; 255
    129c:	1f 4f       	sbci	r17, 0xFF	; 255
    129e:	5e 01       	movw	r10, r28
    12a0:	88 e0       	ldi	r24, 0x08	; 8
    12a2:	a8 0e       	add	r10, r24
    12a4:	b1 1c       	adc	r11, r1
    12a6:	0f 2e       	mov	r0, r31
    12a8:	c1 2c       	mov	r12, r1
    12aa:	f8 e4       	ldi	r31, 0x48	; 72
    12ac:	df 2e       	mov	r13, r31
    12ae:	e1 2c       	mov	r14, r1
    12b0:	f1 2c       	mov	r15, r1
    12b2:	f0 2d       	mov	r31, r0
	for(i=0;i<7;i++)
	{
		Flash_Write(PR_ADDR+i,PR_SN[i]);
    12b4:	f8 01       	movw	r30, r16
    12b6:	41 91       	ld	r20, Z+
    12b8:	8f 01       	movw	r16, r30
    12ba:	c7 01       	movw	r24, r14
    12bc:	b6 01       	movw	r22, r12
    12be:	47 dc       	rcall	.-1906   	; 0xb4e <Flash_Write>
		Flash_Write(VR_ADDR+i,VR_SN[i]);			
    12c0:	f5 01       	movw	r30, r10
    12c2:	41 91       	ld	r20, Z+
    12c4:	5f 01       	movw	r10, r30
    12c6:	c7 01       	movw	r24, r14
    12c8:	b6 01       	movw	r22, r12
    12ca:	7c 5f       	subi	r23, 0xFC	; 252
    12cc:	8f 4f       	sbci	r24, 0xFF	; 255
    12ce:	9f 4f       	sbci	r25, 0xFF	; 255
    12d0:	3e dc       	rcall	.-1924   	; 0xb4e <Flash_Write>
    12d2:	ff ef       	ldi	r31, 0xFF	; 255
    12d4:	cf 1a       	sub	r12, r31
    12d6:	df 0a       	sbc	r13, r31
    12d8:	ef 0a       	sbc	r14, r31
    12da:	ff 0a       	sbc	r15, r31
	uint8_t VR_SN[7] = "Z.00.05";	
	

    Flash_Erase(PR_ADDR);
	Flash_Erase(VR_ADDR);
	for(i=0;i<7;i++)
    12dc:	87 e0       	ldi	r24, 0x07	; 7
    12de:	c8 16       	cp	r12, r24
    12e0:	88 e4       	ldi	r24, 0x48	; 72
    12e2:	d8 06       	cpc	r13, r24
    12e4:	e1 04       	cpc	r14, r1
    12e6:	f1 04       	cpc	r15, r1
    12e8:	29 f7       	brne	.-54     	; 0x12b4 <write_info+0x72>
	{
		Flash_Write(PR_ADDR+i,PR_SN[i]);
		Flash_Write(VR_ADDR+i,VR_SN[i]);			
	}

}
    12ea:	2e 96       	adiw	r28, 0x0e	; 14
    12ec:	cd bf       	out	0x3d, r28	; 61
    12ee:	de bf       	out	0x3e, r29	; 62
    12f0:	df 91       	pop	r29
    12f2:	cf 91       	pop	r28
    12f4:	1f 91       	pop	r17
    12f6:	0f 91       	pop	r16
    12f8:	ff 90       	pop	r15
    12fa:	ef 90       	pop	r14
    12fc:	df 90       	pop	r13
    12fe:	cf 90       	pop	r12
    1300:	bf 90       	pop	r11
    1302:	af 90       	pop	r10
    1304:	08 95       	ret

00001306 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    1306:	cf 93       	push	r28
    1308:	df 93       	push	r29
    130a:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
    130c:	79 d7       	rcall	.+3826   	; 0x2200 <usart_getchar>
    130e:	88 83       	st	Y, r24
}
    1310:	df 91       	pop	r29
    1312:	cf 91       	pop	r28
    1314:	08 95       	ret

00001316 <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    1316:	6c c7       	rjmp	.+3800   	; 0x21f0 <usart_putchar>
}
    1318:	08 95       	ret

0000131a <USART_SendData>:
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    131a:	80 93 c0 09 	sts	0x09C0, r24	; 0x8009c0 <__TEXT_REGION_LENGTH__+0x7009c0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    131e:	e0 ec       	ldi	r30, 0xC0	; 192
    1320:	f9 e0       	ldi	r31, 0x09	; 9
    1322:	81 81       	ldd	r24, Z+1	; 0x01
}

void USART_SendData(uint8_t date)
{
	usart_put(USART_SERIAL_EXAMPLE, date);
	while (!usart_tx_is_complete(USART_SERIAL_EXAMPLE)) {}
    1324:	86 ff       	sbrs	r24, 6
    1326:	fd cf       	rjmp	.-6      	; 0x1322 <USART_SendData+0x8>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1328:	80 e4       	ldi	r24, 0x40	; 64
    132a:	80 93 c1 09 	sts	0x09C1, r24	; 0x8009c1 <__TEXT_REGION_LENGTH__+0x7009c1>
    132e:	08 95       	ret

00001330 <Uart_Send>:
#include "user_uart.h"
#include "config.h"


void Uart_Send(unsigned char *send_buff,uint16_t len )
{
    1330:	0f 93       	push	r16
    1332:	1f 93       	push	r17
    1334:	cf 93       	push	r28
    1336:	df 93       	push	r29
	uint16_t i;
	for(i=0;i<len;i++)
    1338:	61 15       	cp	r22, r1
    133a:	71 05       	cpc	r23, r1
    133c:	49 f0       	breq	.+18     	; 0x1350 <Uart_Send+0x20>
    133e:	8c 01       	movw	r16, r24
    1340:	ec 01       	movw	r28, r24
    1342:	06 0f       	add	r16, r22
    1344:	17 1f       	adc	r17, r23
	{
		USART_SendData(send_buff[i]);
    1346:	89 91       	ld	r24, Y+
    1348:	e8 df       	rcall	.-48     	; 0x131a <USART_SendData>


void Uart_Send(unsigned char *send_buff,uint16_t len )
{
	uint16_t i;
	for(i=0;i<len;i++)
    134a:	c0 17       	cp	r28, r16
    134c:	d1 07       	cpc	r29, r17
    134e:	d9 f7       	brne	.-10     	; 0x1346 <Uart_Send+0x16>
	{
		USART_SendData(send_buff[i]);
	}
}
    1350:	df 91       	pop	r29
    1352:	cf 91       	pop	r28
    1354:	1f 91       	pop	r17
    1356:	0f 91       	pop	r16
    1358:	08 95       	ret

0000135a <Uart_Init>:
	usart_clear_tx_complete(USART_SERIAL_EXAMPLE);

}

void Uart_Init(void)
{
    135a:	cf 93       	push	r28
    135c:	df 93       	push	r29
    135e:	cd b7       	in	r28, 0x3d	; 61
    1360:	de b7       	in	r29, 0x3e	; 62
    1362:	27 97       	sbiw	r28, 0x07	; 7
    1364:	cd bf       	out	0x3d, r28	; 61
    1366:	de bf       	out	0x3e, r29	; 62
			.paritytype = USART_SERIAL_PARITY,
			.stopbits   = USART_SERIAL_STOP_BIT,
		};

		/* Initialize usart driver in RS232 mode */
		usart_xmegae_init_rs232(USART_SERIAL_EXAMPLE, &USART_SERIAL_OPTIONS);
    1368:	60 e1       	ldi	r22, 0x10	; 16
    136a:	70 e2       	ldi	r23, 0x20	; 32
    136c:	80 ec       	ldi	r24, 0xC0	; 192
    136e:	99 e0       	ldi	r25, 0x09	; 9
    1370:	0e 94 bd 12 	call	0x257a	; 0x257a <usart_xmegae_init_rs232>
 * \param level Interrupt level of the RXD interrupt.
 */
static inline void usart_set_rx_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_RXCINTLVL_gm) |
    1374:	e0 ec       	ldi	r30, 0xC0	; 192
    1376:	f9 e0       	ldi	r31, 0x09	; 9
    1378:	82 81       	ldd	r24, Z+2	; 0x02
    137a:	8f 7c       	andi	r24, 0xCF	; 207
    137c:	80 61       	ori	r24, 0x10	; 16
    137e:	82 83       	std	Z+2, r24	; 0x02
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    1380:	e0 93 79 21 	sts	0x2179, r30	; 0x802179 <stdio_base>
    1384:	f0 93 7a 21 	sts	0x217A, r31	; 0x80217a <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1388:	8b e8       	ldi	r24, 0x8B	; 139
    138a:	99 e0       	ldi	r25, 0x09	; 9
    138c:	80 93 77 21 	sts	0x2177, r24	; 0x802177 <ptr_put>
    1390:	90 93 78 21 	sts	0x2178, r25	; 0x802178 <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1394:	83 e8       	ldi	r24, 0x83	; 131
    1396:	99 e0       	ldi	r25, 0x09	; 9
    1398:	80 93 75 21 	sts	0x2175, r24	; 0x802175 <ptr_get>
    139c:	90 93 76 21 	sts	0x2176, r25	; 0x802176 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    13a0:	83 e0       	ldi	r24, 0x03	; 3
    13a2:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    13a4:	1e 82       	std	Y+6, r1	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    13a6:	1f 82       	std	Y+7, r1	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    13a8:	80 e0       	ldi	r24, 0x00	; 0
    13aa:	9b e4       	ldi	r25, 0x4B	; 75
    13ac:	a0 e0       	ldi	r26, 0x00	; 0
    13ae:	b0 e0       	ldi	r27, 0x00	; 0
    13b0:	89 83       	std	Y+1, r24	; 0x01
    13b2:	9a 83       	std	Y+2, r25	; 0x02
    13b4:	ab 83       	std	Y+3, r26	; 0x03
    13b6:	bc 83       	std	Y+4, r27	; 0x04
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART1_bm);
	}
#endif
#ifdef USARTD0
	if((uint16_t)usart == (uint16_t)&USARTD0) {
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART0_bm);
    13b8:	60 e1       	ldi	r22, 0x10	; 16
    13ba:	84 e0       	ldi	r24, 0x04	; 4
    13bc:	32 d1       	rcall	.+612    	; 0x1622 <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    13be:	be 01       	movw	r22, r28
    13c0:	6f 5f       	subi	r22, 0xFF	; 255
    13c2:	7f 4f       	sbci	r23, 0xFF	; 255
    13c4:	80 ec       	ldi	r24, 0xC0	; 192
    13c6:	99 e0       	ldi	r25, 0x09	; 9
    13c8:	0e 94 1b 12 	call	0x2436	; 0x2436 <usart_init_rs232>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    13cc:	64 e6       	ldi	r22, 0x64	; 100
    13ce:	7b e0       	ldi	r23, 0x0B	; 11
    13d0:	8d e7       	ldi	r24, 0x7D	; 125
    13d2:	9b e0       	ldi	r25, 0x0B	; 11
    13d4:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <fdevopen>
		usart_set_rx_interrupt_level(USART_SERIAL_EXAMPLE, USART_INT_LVL_LO);
		stdio_serial_init(USART_SERIAL_EXAMPLE, &usart_serial_options);
		
}
    13d8:	27 96       	adiw	r28, 0x07	; 7
    13da:	cd bf       	out	0x3d, r28	; 61
    13dc:	de bf       	out	0x3e, r29	; 62
    13de:	df 91       	pop	r29
    13e0:	cf 91       	pop	r28
    13e2:	08 95       	ret

000013e4 <nvm_init>:
#include "conf_nvm.h"
#include "nvm.h"

status_code_t nvm_init(mem_type_t mem)
{
	switch (mem) {
    13e4:	83 30       	cpi	r24, 0x03	; 3
    13e6:	10 f4       	brcc	.+4      	; 0x13ec <nvm_init+0x8>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    13e8:	80 e0       	ldi	r24, 0x00	; 0
    13ea:	08 95       	ret
		}
		break;
#endif

	default:
		return ERR_INVALID_ARG;
    13ec:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    13ee:	08 95       	ret

000013f0 <nvm_read_char>:

status_code_t nvm_read_char(mem_type_t mem, uint32_t address, uint8_t *data)
{
    13f0:	cf 92       	push	r12
    13f2:	df 92       	push	r13
    13f4:	ef 92       	push	r14
    13f6:	ff 92       	push	r15
    13f8:	cf 93       	push	r28
    13fa:	df 93       	push	r29
    13fc:	e8 2f       	mov	r30, r24
    13fe:	db 01       	movw	r26, r22
    1400:	ca 01       	movw	r24, r20
    1402:	e9 01       	movw	r28, r18
	switch (mem) {
    1404:	e1 30       	cpi	r30, 0x01	; 1
    1406:	71 f0       	breq	.+28     	; 0x1424 <nvm_read_char+0x34>
    1408:	18 f0       	brcs	.+6      	; 0x1410 <nvm_read_char+0x20>
    140a:	e2 30       	cpi	r30, 0x02	; 2
    140c:	89 f0       	breq	.+34     	; 0x1430 <nvm_read_char+0x40>
    140e:	14 c0       	rjmp	.+40     	; 0x1438 <nvm_read_char+0x48>
 * \return Byte from program memory
 */
static inline uint8_t nvm_flash_read_byte(flash_addr_t addr)
{
#if defined(__GNUC__)
	return pgm_read_byte_far(addr);
    1410:	6a 01       	movw	r12, r20
    1412:	7b 01       	movw	r14, r22
    1414:	ee 24       	eor	r14, r14
    1416:	ff 24       	eor	r15, r15
    1418:	eb be       	out	0x3b, r14	; 59
    141a:	f6 01       	movw	r30, r12
    141c:	c7 90       	elpm	r12, Z+
	case INT_FLASH:
		*data = nvm_flash_read_byte((flash_addr_t)address);
    141e:	c8 82       	st	Y, r12

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1420:	80 e0       	ldi	r24, 0x00	; 0
status_code_t nvm_read_char(mem_type_t mem, uint32_t address, uint8_t *data)
{
	switch (mem) {
	case INT_FLASH:
		*data = nvm_flash_read_byte((flash_addr_t)address);
		break;
    1422:	0b c0       	rjmp	.+22     	; 0x143a <nvm_read_char+0x4a>

	case INT_USERPAGE:
		nvm_user_sig_read_buffer((flash_addr_t)address, (void *)data,
    1424:	41 e0       	ldi	r20, 0x01	; 1
    1426:	50 e0       	ldi	r21, 0x00	; 0
    1428:	b9 01       	movw	r22, r18
    142a:	57 d5       	rcall	.+2734   	; 0x1eda <nvm_user_sig_read_buffer>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    142c:	80 e0       	ldi	r24, 0x00	; 0
		break;

	case INT_USERPAGE:
		nvm_user_sig_read_buffer((flash_addr_t)address, (void *)data,
				1);
		break;
    142e:	05 c0       	rjmp	.+10     	; 0x143a <nvm_read_char+0x4a>

	case INT_EEPROM:
		*data = nvm_eeprom_read_byte((eeprom_addr_t)address);
    1430:	2f d4       	rcall	.+2142   	; 0x1c90 <nvm_eeprom_read_byte>
    1432:	88 83       	st	Y, r24

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1434:	80 e0       	ldi	r24, 0x00	; 0
				1);
		break;

	case INT_EEPROM:
		*data = nvm_eeprom_read_byte((eeprom_addr_t)address);
		break;
    1436:	01 c0       	rjmp	.+2      	; 0x143a <nvm_read_char+0x4a>
		at45dbx_read_close();
		break;
#endif

	default:
		return ERR_INVALID_ARG;
    1438:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    143a:	df 91       	pop	r29
    143c:	cf 91       	pop	r28
    143e:	ff 90       	pop	r15
    1440:	ef 90       	pop	r14
    1442:	df 90       	pop	r13
    1444:	cf 90       	pop	r12
    1446:	08 95       	ret

00001448 <nvm_write_char>:

status_code_t nvm_write_char(mem_type_t mem, uint32_t address, uint8_t data)
{
    1448:	cf 93       	push	r28
    144a:	df 93       	push	r29
    144c:	1f 92       	push	r1
    144e:	cd b7       	in	r28, 0x3d	; 61
    1450:	de b7       	in	r29, 0x3e	; 62
    1452:	38 2f       	mov	r19, r24
    1454:	db 01       	movw	r26, r22
    1456:	ca 01       	movw	r24, r20
    1458:	29 83       	std	Y+1, r18	; 0x01
	switch (mem) {
    145a:	31 30       	cpi	r19, 0x01	; 1
    145c:	69 f0       	breq	.+26     	; 0x1478 <nvm_write_char+0x30>
    145e:	18 f0       	brcs	.+6      	; 0x1466 <nvm_write_char+0x1e>
    1460:	32 30       	cpi	r19, 0x02	; 2
    1462:	99 f0       	breq	.+38     	; 0x148a <nvm_write_char+0x42>
    1464:	16 c0       	rjmp	.+44     	; 0x1492 <nvm_write_char+0x4a>
	case INT_FLASH:
		nvm_flash_erase_and_write_buffer((flash_addr_t)address,
    1466:	21 e0       	ldi	r18, 0x01	; 1
    1468:	41 e0       	ldi	r20, 0x01	; 1
    146a:	50 e0       	ldi	r21, 0x00	; 0
    146c:	be 01       	movw	r22, r28
    146e:	6f 5f       	subi	r22, 0xFF	; 255
    1470:	7f 4f       	sbci	r23, 0xFF	; 255
    1472:	fa d5       	rcall	.+3060   	; 0x2068 <nvm_flash_erase_and_write_buffer>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1474:	80 e0       	ldi	r24, 0x00	; 0
{
	switch (mem) {
	case INT_FLASH:
		nvm_flash_erase_and_write_buffer((flash_addr_t)address,
				(const void *)&data, 1, true);
		break;
    1476:	0e c0       	rjmp	.+28     	; 0x1494 <nvm_write_char+0x4c>

	case INT_USERPAGE:
		nvm_user_sig_write_buffer((flash_addr_t)address,
    1478:	21 e0       	ldi	r18, 0x01	; 1
    147a:	41 e0       	ldi	r20, 0x01	; 1
    147c:	50 e0       	ldi	r21, 0x00	; 0
    147e:	be 01       	movw	r22, r28
    1480:	6f 5f       	subi	r22, 0xFF	; 255
    1482:	7f 4f       	sbci	r23, 0xFF	; 255
    1484:	48 d5       	rcall	.+2704   	; 0x1f16 <nvm_user_sig_write_buffer>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1486:	80 e0       	ldi	r24, 0x00	; 0
		break;

	case INT_USERPAGE:
		nvm_user_sig_write_buffer((flash_addr_t)address,
				(const void *)&data, 1, true);
		break;
    1488:	05 c0       	rjmp	.+10     	; 0x1494 <nvm_write_char+0x4c>

	case INT_EEPROM:
		nvm_eeprom_write_byte((eeprom_addr_t)address, data);
    148a:	69 81       	ldd	r22, Y+1	; 0x01
    148c:	32 d4       	rcall	.+2148   	; 0x1cf2 <nvm_eeprom_write_byte>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    148e:	80 e0       	ldi	r24, 0x00	; 0
				(const void *)&data, 1, true);
		break;

	case INT_EEPROM:
		nvm_eeprom_write_byte((eeprom_addr_t)address, data);
		break;
    1490:	01 c0       	rjmp	.+2      	; 0x1494 <nvm_write_char+0x4c>
		at45dbx_write_close();
		break;
#endif

	default:
		return ERR_INVALID_ARG;
    1492:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    1494:	0f 90       	pop	r0
    1496:	df 91       	pop	r29
    1498:	cf 91       	pop	r28
    149a:	08 95       	ret

0000149c <nvm_read>:

status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    149c:	ef 92       	push	r14
    149e:	ff 92       	push	r15
    14a0:	0f 93       	push	r16
    14a2:	1f 93       	push	r17
    14a4:	e8 2f       	mov	r30, r24
    14a6:	db 01       	movw	r26, r22
    14a8:	ca 01       	movw	r24, r20
	switch (mem) {
    14aa:	e1 30       	cpi	r30, 0x01	; 1
    14ac:	49 f0       	breq	.+18     	; 0x14c0 <nvm_read+0x24>
    14ae:	18 f0       	brcs	.+6      	; 0x14b6 <nvm_read+0x1a>
    14b0:	e2 30       	cpi	r30, 0x02	; 2
    14b2:	59 f0       	breq	.+22     	; 0x14ca <nvm_read+0x2e>
    14b4:	0f c0       	rjmp	.+30     	; 0x14d4 <nvm_read+0x38>
	case INT_FLASH:
		nvm_flash_read_buffer((flash_addr_t)address, buffer,
    14b6:	a7 01       	movw	r20, r14
    14b8:	b9 01       	movw	r22, r18
    14ba:	f4 d4       	rcall	.+2536   	; 0x1ea4 <nvm_flash_read_buffer>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    14bc:	80 e0       	ldi	r24, 0x00	; 0
{
	switch (mem) {
	case INT_FLASH:
		nvm_flash_read_buffer((flash_addr_t)address, buffer,
				(uint16_t)len);
		break;
    14be:	0b c0       	rjmp	.+22     	; 0x14d6 <nvm_read+0x3a>

	case INT_USERPAGE:
		nvm_user_sig_read_buffer((flash_addr_t)address, buffer,
    14c0:	a7 01       	movw	r20, r14
    14c2:	b9 01       	movw	r22, r18
    14c4:	0a d5       	rcall	.+2580   	; 0x1eda <nvm_user_sig_read_buffer>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    14c6:	80 e0       	ldi	r24, 0x00	; 0
		break;

	case INT_USERPAGE:
		nvm_user_sig_read_buffer((flash_addr_t)address, buffer,
				(uint16_t)len);
		break;
    14c8:	06 c0       	rjmp	.+12     	; 0x14d6 <nvm_read+0x3a>

	case INT_EEPROM:
		nvm_eeprom_read_buffer((eeprom_addr_t)address, buffer,
    14ca:	a7 01       	movw	r20, r14
    14cc:	b9 01       	movw	r22, r18
    14ce:	ea d3       	rcall	.+2004   	; 0x1ca4 <nvm_eeprom_read_buffer>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    14d0:	80 e0       	ldi	r24, 0x00	; 0
		break;

	case INT_EEPROM:
		nvm_eeprom_read_buffer((eeprom_addr_t)address, buffer,
				(uint16_t)len);
		break;
    14d2:	01 c0       	rjmp	.+2      	; 0x14d6 <nvm_read+0x3a>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    14d4:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    14d6:	1f 91       	pop	r17
    14d8:	0f 91       	pop	r16
    14da:	ff 90       	pop	r15
    14dc:	ef 90       	pop	r14
    14de:	08 95       	ret

000014e0 <nvm_write>:

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    14e0:	ef 92       	push	r14
    14e2:	ff 92       	push	r15
    14e4:	0f 93       	push	r16
    14e6:	1f 93       	push	r17
    14e8:	e8 2f       	mov	r30, r24
    14ea:	db 01       	movw	r26, r22
    14ec:	ca 01       	movw	r24, r20
    14ee:	b9 01       	movw	r22, r18
	switch (mem) {
    14f0:	e1 30       	cpi	r30, 0x01	; 1
    14f2:	49 f0       	breq	.+18     	; 0x1506 <nvm_write+0x26>
    14f4:	18 f0       	brcs	.+6      	; 0x14fc <nvm_write+0x1c>
    14f6:	e2 30       	cpi	r30, 0x02	; 2
    14f8:	59 f0       	breq	.+22     	; 0x1510 <nvm_write+0x30>
    14fa:	0e c0       	rjmp	.+28     	; 0x1518 <nvm_write+0x38>
	case INT_FLASH:
		nvm_flash_erase_and_write_buffer((flash_addr_t)address,
    14fc:	21 e0       	ldi	r18, 0x01	; 1
    14fe:	a7 01       	movw	r20, r14
    1500:	b3 d5       	rcall	.+2918   	; 0x2068 <nvm_flash_erase_and_write_buffer>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1502:	80 e0       	ldi	r24, 0x00	; 0
{
	switch (mem) {
	case INT_FLASH:
		nvm_flash_erase_and_write_buffer((flash_addr_t)address,
				(const void *)buffer, len, true);
		break;
    1504:	0a c0       	rjmp	.+20     	; 0x151a <nvm_write+0x3a>

	case INT_USERPAGE:
		nvm_user_sig_write_buffer((flash_addr_t)address,
    1506:	21 e0       	ldi	r18, 0x01	; 1
    1508:	a7 01       	movw	r20, r14
    150a:	05 d5       	rcall	.+2570   	; 0x1f16 <nvm_user_sig_write_buffer>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    150c:	80 e0       	ldi	r24, 0x00	; 0
		break;

	case INT_USERPAGE:
		nvm_user_sig_write_buffer((flash_addr_t)address,
				(const void *)buffer, len, true);
		break;
    150e:	05 c0       	rjmp	.+10     	; 0x151a <nvm_write+0x3a>

	case INT_EEPROM:
		nvm_eeprom_erase_and_write_buffer((eeprom_addr_t)address,
    1510:	a7 01       	movw	r20, r14
    1512:	50 d4       	rcall	.+2208   	; 0x1db4 <nvm_eeprom_erase_and_write_buffer>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1514:	80 e0       	ldi	r24, 0x00	; 0
		break;

	case INT_EEPROM:
		nvm_eeprom_erase_and_write_buffer((eeprom_addr_t)address,
				(const void *)buffer, len);
		break;
    1516:	01 c0       	rjmp	.+2      	; 0x151a <nvm_write+0x3a>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    1518:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    151a:	1f 91       	pop	r17
    151c:	0f 91       	pop	r16
    151e:	ff 90       	pop	r15
    1520:	ef 90       	pop	r14
    1522:	08 95       	ret

00001524 <nvm_page_erase>:

status_code_t nvm_page_erase(mem_type_t mem, uint32_t page_number)
{
	switch (mem) {
    1524:	81 30       	cpi	r24, 0x01	; 1
    1526:	a1 f1       	breq	.+104    	; 0x1590 <nvm_page_erase+0x6c>
    1528:	18 f0       	brcs	.+6      	; 0x1530 <nvm_page_erase+0xc>
    152a:	82 30       	cpi	r24, 0x02	; 2
    152c:	f1 f1       	breq	.+124    	; 0x15aa <nvm_page_erase+0x86>
    152e:	41 c0       	rjmp	.+130    	; 0x15b2 <nvm_page_erase+0x8e>
	case INT_FLASH:
		if ((page_number >= 0) &&
    1530:	4f 3f       	cpi	r20, 0xFF	; 255
    1532:	51 05       	cpc	r21, r1
    1534:	61 05       	cpc	r22, r1
    1536:	71 05       	cpc	r23, r1
    1538:	09 f0       	breq	.+2      	; 0x153c <nvm_page_erase+0x18>
    153a:	90 f4       	brcc	.+36     	; 0x1560 <nvm_page_erase+0x3c>
				(page_number <
				(BOOT_SECTION_START / FLASH_PAGE_SIZE))) {
			nvm_flash_erase_app_page((flash_addr_t)(page_number *
    153c:	56 95       	lsr	r21
    153e:	54 2f       	mov	r21, r20
    1540:	44 27       	eor	r20, r20
    1542:	57 95       	ror	r21
    1544:	47 95       	ror	r20
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    1546:	e0 ec       	ldi	r30, 0xC0	; 192
    1548:	f1 e0       	ldi	r31, 0x01	; 1
    154a:	87 85       	ldd	r24, Z+15	; 0x0f
    154c:	88 23       	and	r24, r24
    154e:	ec f3       	brlt	.-6      	; 0x154a <nvm_page_erase+0x26>
 * \param page_addr Byte address to the page to delete
 */
static inline void nvm_flash_erase_app_page(flash_addr_t page_addr)
{
	nvm_wait_until_ready();
	nvm_common_spm(page_addr, NVM_CMD_ERASE_APP_PAGE_gc);
    1550:	ba 01       	movw	r22, r20
    1552:	80 e0       	ldi	r24, 0x00	; 0
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	42 e2       	ldi	r20, 0x22	; 34
    1558:	0e 94 00 40 	call	0x8000	; 0x8000 <nvm_common_spm>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    155c:	80 e0       	ldi	r24, 0x00	; 0
    155e:	08 95       	ret
		if ((page_number >= 0) &&
				(page_number <
				(BOOT_SECTION_START / FLASH_PAGE_SIZE))) {
			nvm_flash_erase_app_page((flash_addr_t)(page_number *
					FLASH_PAGE_SIZE));
		} else if ((page_number >= 0) &&
    1560:	4f 31       	cpi	r20, 0x1F	; 31
    1562:	81 e0       	ldi	r24, 0x01	; 1
    1564:	58 07       	cpc	r21, r24
    1566:	61 05       	cpc	r22, r1
    1568:	71 05       	cpc	r23, r1
    156a:	28 f5       	brcc	.+74     	; 0x15b6 <nvm_page_erase+0x92>
				(page_number <
				(BOOT_SECTION_END / FLASH_PAGE_SIZE))) {
			nvm_flash_erase_boot_page((flash_addr_t)(page_number *
    156c:	56 95       	lsr	r21
    156e:	54 2f       	mov	r21, r20
    1570:	44 27       	eor	r20, r20
    1572:	57 95       	ror	r21
    1574:	47 95       	ror	r20
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    1576:	e0 ec       	ldi	r30, 0xC0	; 192
    1578:	f1 e0       	ldi	r31, 0x01	; 1
    157a:	87 85       	ldd	r24, Z+15	; 0x0f
    157c:	88 23       	and	r24, r24
    157e:	ec f3       	brlt	.-6      	; 0x157a <nvm_page_erase+0x56>
 * \param page_addr Byte address to the page to delete
 */
static inline void nvm_flash_erase_boot_page(flash_addr_t page_addr)
{
	nvm_wait_until_ready();
	nvm_common_spm(page_addr, NVM_CMD_ERASE_BOOT_PAGE_gc);
    1580:	ba 01       	movw	r22, r20
    1582:	80 e0       	ldi	r24, 0x00	; 0
    1584:	90 e0       	ldi	r25, 0x00	; 0
    1586:	4a e2       	ldi	r20, 0x2A	; 42
    1588:	0e 94 00 40 	call	0x8000	; 0x8000 <nvm_common_spm>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    158c:	80 e0       	ldi	r24, 0x00	; 0
    158e:	08 95       	ret
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    1590:	e0 ec       	ldi	r30, 0xC0	; 192
    1592:	f1 e0       	ldi	r31, 0x01	; 1
    1594:	87 85       	ldd	r24, Z+15	; 0x0f
    1596:	88 23       	and	r24, r24
    1598:	ec f3       	brlt	.-6      	; 0x1594 <nvm_page_erase+0x70>
 * parameters are needed.
 */
static inline void nvm_flash_erase_user_section(void)
{
	nvm_wait_until_ready();
	nvm_common_spm(0, NVM_CMD_ERASE_USER_SIG_ROW_gc);
    159a:	48 e1       	ldi	r20, 0x18	; 24
    159c:	60 e0       	ldi	r22, 0x00	; 0
    159e:	70 e0       	ldi	r23, 0x00	; 0
    15a0:	cb 01       	movw	r24, r22
    15a2:	0e 94 00 40 	call	0x8000	; 0x8000 <nvm_common_spm>
    15a6:	80 e0       	ldi	r24, 0x00	; 0
    15a8:	08 95       	ret
	case INT_USERPAGE:
		nvm_flash_erase_user_section();
		break;

	case INT_EEPROM:
		nvm_eeprom_erase_page((uint8_t)page_number);
    15aa:	84 2f       	mov	r24, r20
    15ac:	73 d4       	rcall	.+2278   	; 0x1e94 <nvm_eeprom_erase_page>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    15ae:	80 e0       	ldi	r24, 0x00	; 0
		nvm_flash_erase_user_section();
		break;

	case INT_EEPROM:
		nvm_eeprom_erase_page((uint8_t)page_number);
		break;
    15b0:	08 95       	ret

	default:
		return ERR_INVALID_ARG;
    15b2:	88 ef       	ldi	r24, 0xF8	; 248
    15b4:	08 95       	ret
				(page_number <
				(BOOT_SECTION_END / FLASH_PAGE_SIZE))) {
			nvm_flash_erase_boot_page((flash_addr_t)(page_number *
					FLASH_PAGE_SIZE));
		} else {
			return ERR_INVALID_ARG;
    15b6:	88 ef       	ldi	r24, 0xF8	; 248
	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    15b8:	08 95       	ret

000015ba <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    15ba:	cf 93       	push	r28
    15bc:	df 93       	push	r29
    15be:	00 d0       	rcall	.+0      	; 0x15c0 <sysclk_init+0x6>
    15c0:	cd b7       	in	r28, 0x3d	; 61
    15c2:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    15c4:	8f ef       	ldi	r24, 0xFF	; 255
    15c6:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    15ca:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    15ce:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    15d2:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    15d6:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    15da:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    15de:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    15e2:	8f b7       	in	r24, 0x3f	; 63
    15e4:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    15e6:	f8 94       	cli
	return flags;
    15e8:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    15ea:	e0 e5       	ldi	r30, 0x50	; 80
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	80 81       	ld	r24, Z
    15f0:	82 60       	ori	r24, 0x02	; 2
    15f2:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    15f4:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    15f6:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    15f8:	81 ff       	sbrs	r24, 1
    15fa:	fd cf       	rjmp	.-6      	; 0x15f6 <sysclk_init+0x3c>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    15fc:	61 e0       	ldi	r22, 0x01	; 1
    15fe:	80 e4       	ldi	r24, 0x40	; 64
    1600:	90 e0       	ldi	r25, 0x00	; 0
    1602:	4b d2       	rcall	.+1174   	; 0x1a9a <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1604:	8f b7       	in	r24, 0x3f	; 63
    1606:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1608:	f8 94       	cli
	return flags;
    160a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    160c:	e0 e5       	ldi	r30, 0x50	; 80
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	80 81       	ld	r24, Z
    1612:	8e 7f       	andi	r24, 0xFE	; 254
    1614:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1616:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    1618:	0f 90       	pop	r0
    161a:	0f 90       	pop	r0
    161c:	df 91       	pop	r29
    161e:	cf 91       	pop	r28
    1620:	08 95       	ret

00001622 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1622:	cf 93       	push	r28
    1624:	df 93       	push	r29
    1626:	1f 92       	push	r1
    1628:	cd b7       	in	r28, 0x3d	; 61
    162a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    162c:	9f b7       	in	r25, 0x3f	; 63
    162e:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1630:	f8 94       	cli
	return flags;
    1632:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    1634:	e8 2f       	mov	r30, r24
    1636:	f0 e0       	ldi	r31, 0x00	; 0
    1638:	e0 59       	subi	r30, 0x90	; 144
    163a:	ff 4f       	sbci	r31, 0xFF	; 255
    163c:	60 95       	com	r22
    163e:	80 81       	ld	r24, Z
    1640:	68 23       	and	r22, r24
    1642:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1644:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1646:	0f 90       	pop	r0
    1648:	df 91       	pop	r29
    164a:	cf 91       	pop	r28
    164c:	08 95       	ret

0000164e <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    164e:	cf 93       	push	r28
    1650:	df 93       	push	r29
    1652:	1f 92       	push	r1
    1654:	cd b7       	in	r28, 0x3d	; 61
    1656:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1658:	9f b7       	in	r25, 0x3f	; 63
    165a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    165c:	f8 94       	cli
	return flags;
    165e:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    1660:	e8 2f       	mov	r30, r24
    1662:	f0 e0       	ldi	r31, 0x00	; 0
    1664:	e0 59       	subi	r30, 0x90	; 144
    1666:	ff 4f       	sbci	r31, 0xFF	; 255
    1668:	80 81       	ld	r24, Z
    166a:	68 2b       	or	r22, r24
    166c:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    166e:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1670:	0f 90       	pop	r0
    1672:	df 91       	pop	r29
    1674:	cf 91       	pop	r28
    1676:	08 95       	ret

00001678 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    1678:	cf 93       	push	r28
    167a:	df 93       	push	r29
    167c:	fc 01       	movw	r30, r24
    167e:	70 96       	adiw	r30, 0x10	; 16
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    1680:	20 e0       	ldi	r18, 0x00	; 0
    1682:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    1684:	c6 2f       	mov	r28, r22
    1686:	d0 e0       	ldi	r29, 0x00	; 0
    1688:	de 01       	movw	r26, r28
    168a:	02 2e       	mov	r0, r18
    168c:	02 c0       	rjmp	.+4      	; 0x1692 <ioport_configure_port_pin+0x1a>
    168e:	b5 95       	asr	r27
    1690:	a7 95       	ror	r26
    1692:	0a 94       	dec	r0
    1694:	e2 f7       	brpl	.-8      	; 0x168e <ioport_configure_port_pin+0x16>
    1696:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    1698:	50 83       	st	Z, r21
    169a:	2f 5f       	subi	r18, 0xFF	; 255
    169c:	3f 4f       	sbci	r19, 0xFF	; 255
    169e:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    16a0:	28 30       	cpi	r18, 0x08	; 8
    16a2:	31 05       	cpc	r19, r1
    16a4:	89 f7       	brne	.-30     	; 0x1688 <ioport_configure_port_pin+0x10>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    16a6:	40 ff       	sbrs	r20, 0
    16a8:	0a c0       	rjmp	.+20     	; 0x16be <ioport_configure_port_pin+0x46>
		if (flags & IOPORT_INIT_HIGH) {
    16aa:	41 ff       	sbrs	r20, 1
    16ac:	03 c0       	rjmp	.+6      	; 0x16b4 <ioport_configure_port_pin+0x3c>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    16ae:	fc 01       	movw	r30, r24
    16b0:	65 83       	std	Z+5, r22	; 0x05
    16b2:	02 c0       	rjmp	.+4      	; 0x16b8 <ioport_configure_port_pin+0x40>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    16b4:	fc 01       	movw	r30, r24
    16b6:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    16b8:	fc 01       	movw	r30, r24
    16ba:	61 83       	std	Z+1, r22	; 0x01
    16bc:	02 c0       	rjmp	.+4      	; 0x16c2 <ioport_configure_port_pin+0x4a>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    16be:	fc 01       	movw	r30, r24
    16c0:	62 83       	std	Z+2, r22	; 0x02
	}
}
    16c2:	df 91       	pop	r29
    16c4:	cf 91       	pop	r28
    16c6:	08 95       	ret

000016c8 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    16c8:	cf 93       	push	r28
    16ca:	df 93       	push	r29
    16cc:	1f 92       	push	r1
    16ce:	cd b7       	in	r28, 0x3d	; 61
    16d0:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
    16d2:	80 91 79 21 	lds	r24, 0x2179	; 0x802179 <stdio_base>
    16d6:	90 91 7a 21 	lds	r25, 0x217A	; 0x80217a <stdio_base+0x1>
    16da:	e0 91 75 21 	lds	r30, 0x2175	; 0x802175 <ptr_get>
    16de:	f0 91 76 21 	lds	r31, 0x2176	; 0x802176 <ptr_get+0x1>
    16e2:	be 01       	movw	r22, r28
    16e4:	6f 5f       	subi	r22, 0xFF	; 255
    16e6:	7f 4f       	sbci	r23, 0xFF	; 255
    16e8:	09 95       	icall
	return c;
    16ea:	89 81       	ldd	r24, Y+1	; 0x01
}
    16ec:	08 2e       	mov	r0, r24
    16ee:	00 0c       	add	r0, r0
    16f0:	99 0b       	sbc	r25, r25
    16f2:	0f 90       	pop	r0
    16f4:	df 91       	pop	r29
    16f6:	cf 91       	pop	r28
    16f8:	08 95       	ret

000016fa <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    16fa:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    16fc:	80 91 79 21 	lds	r24, 0x2179	; 0x802179 <stdio_base>
    1700:	90 91 7a 21 	lds	r25, 0x217A	; 0x80217a <stdio_base+0x1>
    1704:	e0 91 77 21 	lds	r30, 0x2177	; 0x802177 <ptr_put>
    1708:	f0 91 78 21 	lds	r31, 0x2178	; 0x802178 <ptr_put+0x1>
    170c:	09 95       	icall
    170e:	99 23       	and	r25, r25
    1710:	1c f0       	brlt	.+6      	; 0x1718 <_write+0x1e>
		return -1;
	}
	return 1;
    1712:	81 e0       	ldi	r24, 0x01	; 1
    1714:	90 e0       	ldi	r25, 0x00	; 0
    1716:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    1718:	8f ef       	ldi	r24, 0xFF	; 255
    171a:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    171c:	08 95       	ret

0000171e <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    171e:	43 e0       	ldi	r20, 0x03	; 3
    1720:	50 e0       	ldi	r21, 0x00	; 0
    1722:	68 e0       	ldi	r22, 0x08	; 8
    1724:	80 e6       	ldi	r24, 0x60	; 96
    1726:	96 e0       	ldi	r25, 0x06	; 6
    1728:	a7 df       	rcall	.-178    	; 0x1678 <ioport_configure_port_pin>
    172a:	40 e0       	ldi	r20, 0x00	; 0
    172c:	50 e0       	ldi	r21, 0x00	; 0
    172e:	64 e0       	ldi	r22, 0x04	; 4
    1730:	80 e6       	ldi	r24, 0x60	; 96
    1732:	96 e0       	ldi	r25, 0x06	; 6
    1734:	a1 cf       	rjmp	.-190    	; 0x1678 <ioport_configure_port_pin>
    1736:	08 95       	ret

00001738 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    1738:	81 15       	cp	r24, r1
    173a:	92 40       	sbci	r25, 0x02	; 2
    173c:	59 f4       	brne	.+22     	; 0x1754 <adc_enable_clock+0x1c>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    173e:	80 91 2e 20 	lds	r24, 0x202E	; 0x80202e <__data_end>
    1742:	91 e0       	ldi	r25, 0x01	; 1
    1744:	98 0f       	add	r25, r24
    1746:	90 93 2e 20 	sts	0x202E, r25	; 0x80202e <__data_end>
    174a:	81 11       	cpse	r24, r1
    174c:	03 c0       	rjmp	.+6      	; 0x1754 <adc_enable_clock+0x1c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    174e:	62 e0       	ldi	r22, 0x02	; 2
    1750:	81 e0       	ldi	r24, 0x01	; 1
    1752:	67 cf       	rjmp	.-306    	; 0x1622 <sysclk_enable_module>
    1754:	08 95       	ret

00001756 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    1756:	81 15       	cp	r24, r1
    1758:	92 40       	sbci	r25, 0x02	; 2
    175a:	51 f4       	brne	.+20     	; 0x1770 <adc_disable_clock+0x1a>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    175c:	80 91 2e 20 	lds	r24, 0x202E	; 0x80202e <__data_end>
    1760:	81 50       	subi	r24, 0x01	; 1
    1762:	80 93 2e 20 	sts	0x202E, r24	; 0x80202e <__data_end>
    1766:	81 11       	cpse	r24, r1
    1768:	03 c0       	rjmp	.+6      	; 0x1770 <adc_disable_clock+0x1a>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    176a:	62 e0       	ldi	r22, 0x02	; 2
    176c:	81 e0       	ldi	r24, 0x01	; 1
    176e:	6f cf       	rjmp	.-290    	; 0x164e <sysclk_disable_module>
    1770:	08 95       	ret

00001772 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    1772:	ef 92       	push	r14
    1774:	ff 92       	push	r15
    1776:	1f 93       	push	r17
    1778:	cf 93       	push	r28
    177a:	df 93       	push	r29
    177c:	00 d0       	rcall	.+0      	; 0x177e <adc_enable+0xc>
    177e:	cd b7       	in	r28, 0x3d	; 61
    1780:	de b7       	in	r29, 0x3e	; 62
    1782:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1784:	8f b7       	in	r24, 0x3f	; 63
    1786:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    1788:	f8 94       	cli
	return flags;
    178a:	1a 81       	ldd	r17, Y+2	; 0x02
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    178c:	c7 01       	movw	r24, r14
    178e:	d4 df       	rcall	.-88     	; 0x1738 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    1790:	f7 01       	movw	r30, r14
    1792:	80 81       	ld	r24, Z
    1794:	81 60       	ori	r24, 0x01	; 1
    1796:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1798:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    179a:	80 91 70 21 	lds	r24, 0x2170	; 0x802170 <sleepmgr_locks+0x1>
    179e:	8f 3f       	cpi	r24, 0xFF	; 255
    17a0:	09 f4       	brne	.+2      	; 0x17a4 <adc_enable+0x32>
    17a2:	ff cf       	rjmp	.-2      	; 0x17a2 <adc_enable+0x30>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    17a4:	8f b7       	in	r24, 0x3f	; 63
    17a6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    17a8:	f8 94       	cli
	return flags;
    17aa:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    17ac:	ef e6       	ldi	r30, 0x6F	; 111
    17ae:	f1 e2       	ldi	r31, 0x21	; 33
    17b0:	81 81       	ldd	r24, Z+1	; 0x01
    17b2:	8f 5f       	subi	r24, 0xFF	; 255
    17b4:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    17b6:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    17b8:	0f 90       	pop	r0
    17ba:	0f 90       	pop	r0
    17bc:	df 91       	pop	r29
    17be:	cf 91       	pop	r28
    17c0:	1f 91       	pop	r17
    17c2:	ff 90       	pop	r15
    17c4:	ef 90       	pop	r14
    17c6:	08 95       	ret

000017c8 <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
    17c8:	1f 93       	push	r17
    17ca:	cf 93       	push	r28
    17cc:	df 93       	push	r29
    17ce:	00 d0       	rcall	.+0      	; 0x17d0 <adc_disable+0x8>
    17d0:	cd b7       	in	r28, 0x3d	; 61
    17d2:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    17d4:	2f b7       	in	r18, 0x3f	; 63
    17d6:	2a 83       	std	Y+2, r18	; 0x02
	cpu_irq_disable();
    17d8:	f8 94       	cli
	return flags;
    17da:	1a 81       	ldd	r17, Y+2	; 0x02
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA &= ~ADC_ENABLE_bm;
    17dc:	fc 01       	movw	r30, r24
    17de:	20 81       	ld	r18, Z
    17e0:	2e 7f       	andi	r18, 0xFE	; 254
    17e2:	20 83       	st	Z, r18
	adc_disable_clock(adc);
    17e4:	b8 df       	rcall	.-144    	; 0x1756 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    17e6:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    17e8:	80 91 70 21 	lds	r24, 0x2170	; 0x802170 <sleepmgr_locks+0x1>
    17ec:	81 11       	cpse	r24, r1
    17ee:	01 c0       	rjmp	.+2      	; 0x17f2 <adc_disable+0x2a>
    17f0:	ff cf       	rjmp	.-2      	; 0x17f0 <adc_disable+0x28>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    17f2:	8f b7       	in	r24, 0x3f	; 63
    17f4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    17f6:	f8 94       	cli
	return flags;
    17f8:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    17fa:	ef e6       	ldi	r30, 0x6F	; 111
    17fc:	f1 e2       	ldi	r31, 0x21	; 33
    17fe:	81 81       	ldd	r24, Z+1	; 0x01
    1800:	81 50       	subi	r24, 0x01	; 1
    1802:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1804:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    1806:	0f 90       	pop	r0
    1808:	0f 90       	pop	r0
    180a:	df 91       	pop	r29
    180c:	cf 91       	pop	r28
    180e:	1f 91       	pop	r17
    1810:	08 95       	ret

00001812 <__vector_34>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    1812:	1f 92       	push	r1
    1814:	0f 92       	push	r0
    1816:	0f b6       	in	r0, 0x3f	; 63
    1818:	0f 92       	push	r0
    181a:	11 24       	eor	r1, r1
    181c:	2f 93       	push	r18
    181e:	3f 93       	push	r19
    1820:	4f 93       	push	r20
    1822:	5f 93       	push	r21
    1824:	6f 93       	push	r22
    1826:	7f 93       	push	r23
    1828:	8f 93       	push	r24
    182a:	9f 93       	push	r25
    182c:	af 93       	push	r26
    182e:	bf 93       	push	r27
    1830:	ef 93       	push	r30
    1832:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    1834:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    1838:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    183c:	e0 91 7b 21 	lds	r30, 0x217B	; 0x80217b <adca_callback>
    1840:	f0 91 7c 21 	lds	r31, 0x217C	; 0x80217c <adca_callback+0x1>
    1844:	61 e0       	ldi	r22, 0x01	; 1
    1846:	80 e0       	ldi	r24, 0x00	; 0
    1848:	92 e0       	ldi	r25, 0x02	; 2
    184a:	09 95       	icall
}
    184c:	ff 91       	pop	r31
    184e:	ef 91       	pop	r30
    1850:	bf 91       	pop	r27
    1852:	af 91       	pop	r26
    1854:	9f 91       	pop	r25
    1856:	8f 91       	pop	r24
    1858:	7f 91       	pop	r23
    185a:	6f 91       	pop	r22
    185c:	5f 91       	pop	r21
    185e:	4f 91       	pop	r20
    1860:	3f 91       	pop	r19
    1862:	2f 91       	pop	r18
    1864:	0f 90       	pop	r0
    1866:	0f be       	out	0x3f, r0	; 63
    1868:	0f 90       	pop	r0
    186a:	1f 90       	pop	r1
    186c:	18 95       	reti

0000186e <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    186e:	cf 92       	push	r12
    1870:	df 92       	push	r13
    1872:	ef 92       	push	r14
    1874:	ff 92       	push	r15
    1876:	0f 93       	push	r16
    1878:	1f 93       	push	r17
    187a:	cf 93       	push	r28
    187c:	df 93       	push	r29
    187e:	1f 92       	push	r1
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    1884:	81 15       	cp	r24, r1
    1886:	22 e0       	ldi	r18, 0x02	; 2
    1888:	92 07       	cpc	r25, r18
    188a:	c9 f5       	brne	.+114    	; 0x18fe <adc_write_configuration+0x90>
    188c:	7b 01       	movw	r14, r22
    188e:	8c 01       	movw	r16, r24
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    1890:	61 e2       	ldi	r22, 0x21	; 33
    1892:	70 e0       	ldi	r23, 0x00	; 0
    1894:	82 e0       	ldi	r24, 0x02	; 2
    1896:	a2 d4       	rcall	.+2372   	; 0x21dc <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    1898:	c8 2e       	mov	r12, r24
    189a:	d1 2c       	mov	r13, r1
    189c:	60 e2       	ldi	r22, 0x20	; 32
    189e:	70 e0       	ldi	r23, 0x00	; 0
    18a0:	82 e0       	ldi	r24, 0x02	; 2
    18a2:	9c d4       	rcall	.+2360   	; 0x21dc <nvm_read_byte>
		data <<= 8;
    18a4:	dc 2c       	mov	r13, r12
    18a6:	cc 24       	eor	r12, r12
		data |= nvm_read_production_signature_row(ADCACAL0);
    18a8:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    18aa:	8f b7       	in	r24, 0x3f	; 63
    18ac:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    18ae:	f8 94       	cli
	return flags;
    18b0:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    18b2:	c8 01       	movw	r24, r16
    18b4:	41 df       	rcall	.-382    	; 0x1738 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    18b6:	f8 01       	movw	r30, r16
    18b8:	80 81       	ld	r24, Z
    18ba:	81 70       	andi	r24, 0x01	; 1

	adc->CTRLA = ADC_FLUSH_bm;
    18bc:	92 e0       	ldi	r25, 0x02	; 2
    18be:	90 83       	st	Z, r25
	adc->CAL = cal;
    18c0:	c4 86       	std	Z+12, r12	; 0x0c
	adc->CMP = conf->cmp;
    18c2:	f7 01       	movw	r30, r14
    18c4:	24 81       	ldd	r18, Z+4	; 0x04
    18c6:	35 81       	ldd	r19, Z+5	; 0x05
    18c8:	f8 01       	movw	r30, r16
    18ca:	20 8f       	std	Z+24, r18	; 0x18
    18cc:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    18ce:	f7 01       	movw	r30, r14
    18d0:	91 81       	ldd	r25, Z+1	; 0x01
    18d2:	f8 01       	movw	r30, r16
    18d4:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    18d6:	f7 01       	movw	r30, r14
    18d8:	93 81       	ldd	r25, Z+3	; 0x03
    18da:	f8 01       	movw	r30, r16
    18dc:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    18de:	f7 01       	movw	r30, r14
    18e0:	92 81       	ldd	r25, Z+2	; 0x02
    18e2:	f8 01       	movw	r30, r16
    18e4:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    18e6:	f7 01       	movw	r30, r14
    18e8:	90 81       	ld	r25, Z
    18ea:	f8 01       	movw	r30, r16
    18ec:	91 83       	std	Z+1, r25	; 0x01
	adc->SAMPCTRL = conf->sampctrl;
    18ee:	f7 01       	movw	r30, r14
    18f0:	96 81       	ldd	r25, Z+6	; 0x06
    18f2:	f8 01       	movw	r30, r16
    18f4:	90 87       	std	Z+8, r25	; 0x08

	adc->CTRLA = enable;
    18f6:	80 83       	st	Z, r24

	adc_disable_clock(adc);
    18f8:	c8 01       	movw	r24, r16
    18fa:	2d df       	rcall	.-422    	; 0x1756 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    18fc:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    18fe:	0f 90       	pop	r0
    1900:	df 91       	pop	r29
    1902:	cf 91       	pop	r28
    1904:	1f 91       	pop	r17
    1906:	0f 91       	pop	r16
    1908:	ff 90       	pop	r15
    190a:	ef 90       	pop	r14
    190c:	df 90       	pop	r13
    190e:	cf 90       	pop	r12
    1910:	08 95       	ret

00001912 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    1912:	df 92       	push	r13
    1914:	ef 92       	push	r14
    1916:	ff 92       	push	r15
    1918:	0f 93       	push	r16
    191a:	1f 93       	push	r17
    191c:	cf 93       	push	r28
    191e:	df 93       	push	r29
    1920:	1f 92       	push	r1
    1922:	cd b7       	in	r28, 0x3d	; 61
    1924:	de b7       	in	r29, 0x3e	; 62
    1926:	8c 01       	movw	r16, r24
    1928:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    192a:	8f b7       	in	r24, 0x3f	; 63
    192c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    192e:	f8 94       	cli
	return flags;
    1930:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    1932:	c8 01       	movw	r24, r16
    1934:	01 df       	rcall	.-510    	; 0x1738 <adc_enable_clock>

	conf->cmp = adc->CMP;
    1936:	f8 01       	movw	r30, r16
    1938:	80 8d       	ldd	r24, Z+24	; 0x18
    193a:	91 8d       	ldd	r25, Z+25	; 0x19
    193c:	f7 01       	movw	r30, r14
    193e:	84 83       	std	Z+4, r24	; 0x04
    1940:	95 83       	std	Z+5, r25	; 0x05
	conf->refctrl = adc->REFCTRL;
    1942:	f8 01       	movw	r30, r16
    1944:	82 81       	ldd	r24, Z+2	; 0x02
    1946:	f7 01       	movw	r30, r14
    1948:	81 83       	std	Z+1, r24	; 0x01
	conf->prescaler = adc->PRESCALER;
    194a:	f8 01       	movw	r30, r16
    194c:	84 81       	ldd	r24, Z+4	; 0x04
    194e:	f7 01       	movw	r30, r14
    1950:	83 83       	std	Z+3, r24	; 0x03
	conf->evctrl = adc->EVCTRL;
    1952:	f8 01       	movw	r30, r16
    1954:	83 81       	ldd	r24, Z+3	; 0x03
    1956:	f7 01       	movw	r30, r14
    1958:	82 83       	std	Z+2, r24	; 0x02
	conf->ctrlb = adc->CTRLB;
    195a:	f8 01       	movw	r30, r16
    195c:	81 81       	ldd	r24, Z+1	; 0x01
    195e:	f7 01       	movw	r30, r14
    1960:	80 83       	st	Z, r24
	conf->sampctrl = adc->SAMPCTRL;
    1962:	f8 01       	movw	r30, r16
    1964:	80 85       	ldd	r24, Z+8	; 0x08
    1966:	f7 01       	movw	r30, r14
    1968:	86 83       	std	Z+6, r24	; 0x06

	adc_disable_clock(adc);
    196a:	c8 01       	movw	r24, r16
    196c:	f4 de       	rcall	.-536    	; 0x1756 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    196e:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    1970:	0f 90       	pop	r0
    1972:	df 91       	pop	r29
    1974:	cf 91       	pop	r28
    1976:	1f 91       	pop	r17
    1978:	0f 91       	pop	r16
    197a:	ff 90       	pop	r15
    197c:	ef 90       	pop	r14
    197e:	df 90       	pop	r13
    1980:	08 95       	ret

00001982 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    1982:	df 92       	push	r13
    1984:	ef 92       	push	r14
    1986:	ff 92       	push	r15
    1988:	0f 93       	push	r16
    198a:	1f 93       	push	r17
    198c:	cf 93       	push	r28
    198e:	df 93       	push	r29
    1990:	1f 92       	push	r1
    1992:	cd b7       	in	r28, 0x3d	; 61
    1994:	de b7       	in	r29, 0x3e	; 62
    1996:	8c 01       	movw	r16, r24
    1998:	7a 01       	movw	r14, r20

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    199a:	8f b7       	in	r24, 0x3f	; 63
    199c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    199e:	f8 94       	cli
	return flags;
    19a0:	d9 80       	ldd	r13, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    19a2:	c8 01       	movw	r24, r16
    19a4:	c9 de       	rcall	.-622    	; 0x1738 <adc_enable_clock>

	adc_ch->CTRL = ch_conf->ctrl;
    19a6:	f7 01       	movw	r30, r14
    19a8:	80 81       	ld	r24, Z
    19aa:	f8 01       	movw	r30, r16
    19ac:	80 a3       	std	Z+32, r24	; 0x20
	adc_ch->INTCTRL = ch_conf->intctrl;
    19ae:	f7 01       	movw	r30, r14
    19b0:	82 81       	ldd	r24, Z+2	; 0x02
    19b2:	f8 01       	movw	r30, r16
    19b4:	82 a3       	std	Z+34, r24	; 0x22
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    19b6:	f7 01       	movw	r30, r14
    19b8:	81 81       	ldd	r24, Z+1	; 0x01
    19ba:	f8 01       	movw	r30, r16
    19bc:	81 a3       	std	Z+33, r24	; 0x21
	adc_ch->SCAN = ch_conf->scan;
    19be:	f7 01       	movw	r30, r14
    19c0:	83 81       	ldd	r24, Z+3	; 0x03
    19c2:	f8 01       	movw	r30, r16
    19c4:	86 a3       	std	Z+38, r24	; 0x26
	adc_ch->CORRCTRL = ch_conf->corrctrl;
    19c6:	f7 01       	movw	r30, r14
    19c8:	84 81       	ldd	r24, Z+4	; 0x04
    19ca:	f8 01       	movw	r30, r16
    19cc:	87 a3       	std	Z+39, r24	; 0x27
	adc_ch->OFFSETCORR0 = ch_conf->offsetcorr0;
    19ce:	f7 01       	movw	r30, r14
    19d0:	85 81       	ldd	r24, Z+5	; 0x05
    19d2:	f8 01       	movw	r30, r16
    19d4:	80 a7       	std	Z+40, r24	; 0x28
	adc_ch->OFFSETCORR1 = ch_conf->offsetcorr1;
    19d6:	f7 01       	movw	r30, r14
    19d8:	86 81       	ldd	r24, Z+6	; 0x06
    19da:	f8 01       	movw	r30, r16
    19dc:	81 a7       	std	Z+41, r24	; 0x29
	adc_ch->GAINCORR0 = ch_conf->gaincorr0;
    19de:	f7 01       	movw	r30, r14
    19e0:	87 81       	ldd	r24, Z+7	; 0x07
    19e2:	f8 01       	movw	r30, r16
    19e4:	82 a7       	std	Z+42, r24	; 0x2a
	adc_ch->GAINCORR1 = ch_conf->gaincorr1;
    19e6:	f7 01       	movw	r30, r14
    19e8:	80 85       	ldd	r24, Z+8	; 0x08
    19ea:	f8 01       	movw	r30, r16
    19ec:	83 a7       	std	Z+43, r24	; 0x2b
	adc_ch->AVGCTRL = ch_conf->avgctrl;
    19ee:	f7 01       	movw	r30, r14
    19f0:	81 85       	ldd	r24, Z+9	; 0x09
    19f2:	f8 01       	movw	r30, r16
    19f4:	84 a7       	std	Z+44, r24	; 0x2c

	adc_disable_clock(adc);
    19f6:	c8 01       	movw	r24, r16
    19f8:	ae de       	rcall	.-676    	; 0x1756 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    19fa:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    19fc:	0f 90       	pop	r0
    19fe:	df 91       	pop	r29
    1a00:	cf 91       	pop	r28
    1a02:	1f 91       	pop	r17
    1a04:	0f 91       	pop	r16
    1a06:	ff 90       	pop	r15
    1a08:	ef 90       	pop	r14
    1a0a:	df 90       	pop	r13
    1a0c:	08 95       	ret

00001a0e <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    1a0e:	df 92       	push	r13
    1a10:	ef 92       	push	r14
    1a12:	ff 92       	push	r15
    1a14:	0f 93       	push	r16
    1a16:	1f 93       	push	r17
    1a18:	cf 93       	push	r28
    1a1a:	df 93       	push	r29
    1a1c:	1f 92       	push	r1
    1a1e:	cd b7       	in	r28, 0x3d	; 61
    1a20:	de b7       	in	r29, 0x3e	; 62
    1a22:	8c 01       	movw	r16, r24
    1a24:	7a 01       	movw	r14, r20

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1a26:	8f b7       	in	r24, 0x3f	; 63
    1a28:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1a2a:	f8 94       	cli
	return flags;
    1a2c:	d9 80       	ldd	r13, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    1a2e:	c8 01       	movw	r24, r16
    1a30:	83 de       	rcall	.-762    	; 0x1738 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    1a32:	f8 01       	movw	r30, r16
    1a34:	80 a1       	ldd	r24, Z+32	; 0x20
    1a36:	f7 01       	movw	r30, r14
    1a38:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    1a3a:	f8 01       	movw	r30, r16
    1a3c:	82 a1       	ldd	r24, Z+34	; 0x22
    1a3e:	f7 01       	movw	r30, r14
    1a40:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    1a42:	f8 01       	movw	r30, r16
    1a44:	81 a1       	ldd	r24, Z+33	; 0x21
    1a46:	f7 01       	movw	r30, r14
    1a48:	81 83       	std	Z+1, r24	; 0x01
	ch_conf->scan = adc_ch->SCAN;
    1a4a:	f8 01       	movw	r30, r16
    1a4c:	86 a1       	ldd	r24, Z+38	; 0x26
    1a4e:	f7 01       	movw	r30, r14
    1a50:	83 83       	std	Z+3, r24	; 0x03
	ch_conf->corrctrl = adc_ch->CORRCTRL;
    1a52:	f8 01       	movw	r30, r16
    1a54:	87 a1       	ldd	r24, Z+39	; 0x27
    1a56:	f7 01       	movw	r30, r14
    1a58:	84 83       	std	Z+4, r24	; 0x04
	ch_conf->offsetcorr0 = adc_ch->OFFSETCORR0;
    1a5a:	f8 01       	movw	r30, r16
    1a5c:	80 a5       	ldd	r24, Z+40	; 0x28
    1a5e:	f7 01       	movw	r30, r14
    1a60:	85 83       	std	Z+5, r24	; 0x05
	ch_conf->offsetcorr1 = adc_ch->OFFSETCORR1;
    1a62:	f8 01       	movw	r30, r16
    1a64:	81 a5       	ldd	r24, Z+41	; 0x29
    1a66:	f7 01       	movw	r30, r14
    1a68:	86 83       	std	Z+6, r24	; 0x06
	ch_conf->gaincorr0 = adc_ch->GAINCORR0;
    1a6a:	f8 01       	movw	r30, r16
    1a6c:	82 a5       	ldd	r24, Z+42	; 0x2a
    1a6e:	f7 01       	movw	r30, r14
    1a70:	87 83       	std	Z+7, r24	; 0x07
	ch_conf->gaincorr1 = adc_ch->GAINCORR1;
    1a72:	f8 01       	movw	r30, r16
    1a74:	83 a5       	ldd	r24, Z+43	; 0x2b
    1a76:	f7 01       	movw	r30, r14
    1a78:	80 87       	std	Z+8, r24	; 0x08
	ch_conf->avgctrl = adc_ch->AVGCTRL;
    1a7a:	f8 01       	movw	r30, r16
    1a7c:	84 a5       	ldd	r24, Z+44	; 0x2c
    1a7e:	f7 01       	movw	r30, r14
    1a80:	81 87       	std	Z+9, r24	; 0x09
	adc_disable_clock(adc);
    1a82:	c8 01       	movw	r24, r16
    1a84:	68 de       	rcall	.-816    	; 0x1756 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1a86:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    1a88:	0f 90       	pop	r0
    1a8a:	df 91       	pop	r29
    1a8c:	cf 91       	pop	r28
    1a8e:	1f 91       	pop	r17
    1a90:	0f 91       	pop	r16
    1a92:	ff 90       	pop	r15
    1a94:	ef 90       	pop	r14
    1a96:	df 90       	pop	r13
    1a98:	08 95       	ret

00001a9a <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1a9a:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1a9c:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1a9e:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1aa0:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1aa2:	60 83       	st	Z, r22
	ret                             // Return to caller
    1aa4:	08 95       	ret

00001aa6 <dac_enable_clock>:

	{
		Assert(0);
		return false;
	}
}
    1aa6:	81 15       	cp	r24, r1
    1aa8:	93 40       	sbci	r25, 0x03	; 3
    1aaa:	59 f4       	brne	.+22     	; 0x1ac2 <dac_enable_clock+0x1c>
    1aac:	80 91 2f 20 	lds	r24, 0x202F	; 0x80202f <daca_enable_count>
    1ab0:	91 e0       	ldi	r25, 0x01	; 1
    1ab2:	98 0f       	add	r25, r24
    1ab4:	90 93 2f 20 	sts	0x202F, r25	; 0x80202f <daca_enable_count>
    1ab8:	81 11       	cpse	r24, r1
    1aba:	03 c0       	rjmp	.+6      	; 0x1ac2 <dac_enable_clock+0x1c>
    1abc:	64 e0       	ldi	r22, 0x04	; 4
    1abe:	81 e0       	ldi	r24, 0x01	; 1
    1ac0:	b0 cd       	rjmp	.-1184   	; 0x1622 <sysclk_enable_module>
    1ac2:	08 95       	ret

00001ac4 <dac_disable_clock>:
    1ac4:	81 15       	cp	r24, r1
    1ac6:	93 40       	sbci	r25, 0x03	; 3
    1ac8:	51 f4       	brne	.+20     	; 0x1ade <dac_disable_clock+0x1a>
    1aca:	80 91 2f 20 	lds	r24, 0x202F	; 0x80202f <daca_enable_count>
    1ace:	81 50       	subi	r24, 0x01	; 1
    1ad0:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <daca_enable_count>
    1ad4:	81 11       	cpse	r24, r1
    1ad6:	03 c0       	rjmp	.+6      	; 0x1ade <dac_disable_clock+0x1a>
    1ad8:	64 e0       	ldi	r22, 0x04	; 4
    1ada:	81 e0       	ldi	r24, 0x01	; 1
    1adc:	b8 cd       	rjmp	.-1168   	; 0x164e <sysclk_disable_module>
    1ade:	08 95       	ret

00001ae0 <dac_enable>:
    1ae0:	ef 92       	push	r14
    1ae2:	ff 92       	push	r15
    1ae4:	1f 93       	push	r17
    1ae6:	cf 93       	push	r28
    1ae8:	df 93       	push	r29
    1aea:	00 d0       	rcall	.+0      	; 0x1aec <dac_enable+0xc>
    1aec:	cd b7       	in	r28, 0x3d	; 61
    1aee:	de b7       	in	r29, 0x3e	; 62
    1af0:	2f b7       	in	r18, 0x3f	; 63
    1af2:	2a 83       	std	Y+2, r18	; 0x02
    1af4:	f8 94       	cli
    1af6:	1a 81       	ldd	r17, Y+2	; 0x02
    1af8:	20 91 70 21 	lds	r18, 0x2170	; 0x802170 <sleepmgr_locks+0x1>
    1afc:	2f 3f       	cpi	r18, 0xFF	; 255
    1afe:	09 f4       	brne	.+2      	; 0x1b02 <dac_enable+0x22>
    1b00:	ff cf       	rjmp	.-2      	; 0x1b00 <dac_enable+0x20>
    1b02:	7c 01       	movw	r14, r24
    1b04:	8f b7       	in	r24, 0x3f	; 63
    1b06:	89 83       	std	Y+1, r24	; 0x01
    1b08:	f8 94       	cli
    1b0a:	99 81       	ldd	r25, Y+1	; 0x01
    1b0c:	ef e6       	ldi	r30, 0x6F	; 111
    1b0e:	f1 e2       	ldi	r31, 0x21	; 33
    1b10:	81 81       	ldd	r24, Z+1	; 0x01
    1b12:	8f 5f       	subi	r24, 0xFF	; 255
    1b14:	81 83       	std	Z+1, r24	; 0x01
    1b16:	9f bf       	out	0x3f, r25	; 63
    1b18:	c7 01       	movw	r24, r14
    1b1a:	c5 df       	rcall	.-118    	; 0x1aa6 <dac_enable_clock>
    1b1c:	f7 01       	movw	r30, r14
    1b1e:	80 81       	ld	r24, Z
    1b20:	81 60       	ori	r24, 0x01	; 1
    1b22:	80 83       	st	Z, r24
    1b24:	1f bf       	out	0x3f, r17	; 63
    1b26:	0f 90       	pop	r0
    1b28:	0f 90       	pop	r0
    1b2a:	df 91       	pop	r29
    1b2c:	cf 91       	pop	r28
    1b2e:	1f 91       	pop	r17
    1b30:	ff 90       	pop	r15
    1b32:	ef 90       	pop	r14
    1b34:	08 95       	ret

00001b36 <dac_disable>:
    1b36:	1f 93       	push	r17
    1b38:	cf 93       	push	r28
    1b3a:	df 93       	push	r29
    1b3c:	00 d0       	rcall	.+0      	; 0x1b3e <dac_disable+0x8>
    1b3e:	cd b7       	in	r28, 0x3d	; 61
    1b40:	de b7       	in	r29, 0x3e	; 62
    1b42:	2f b7       	in	r18, 0x3f	; 63
    1b44:	2a 83       	std	Y+2, r18	; 0x02
    1b46:	f8 94       	cli
    1b48:	1a 81       	ldd	r17, Y+2	; 0x02
    1b4a:	fc 01       	movw	r30, r24
    1b4c:	20 81       	ld	r18, Z
    1b4e:	2e 7f       	andi	r18, 0xFE	; 254
    1b50:	20 83       	st	Z, r18
    1b52:	b8 df       	rcall	.-144    	; 0x1ac4 <dac_disable_clock>
    1b54:	80 91 70 21 	lds	r24, 0x2170	; 0x802170 <sleepmgr_locks+0x1>
    1b58:	81 11       	cpse	r24, r1
    1b5a:	01 c0       	rjmp	.+2      	; 0x1b5e <dac_disable+0x28>
    1b5c:	ff cf       	rjmp	.-2      	; 0x1b5c <dac_disable+0x26>
    1b5e:	8f b7       	in	r24, 0x3f	; 63
    1b60:	89 83       	std	Y+1, r24	; 0x01
    1b62:	f8 94       	cli
    1b64:	99 81       	ldd	r25, Y+1	; 0x01
    1b66:	ef e6       	ldi	r30, 0x6F	; 111
    1b68:	f1 e2       	ldi	r31, 0x21	; 33
    1b6a:	81 81       	ldd	r24, Z+1	; 0x01
    1b6c:	81 50       	subi	r24, 0x01	; 1
    1b6e:	81 83       	std	Z+1, r24	; 0x01
    1b70:	9f bf       	out	0x3f, r25	; 63
    1b72:	1f bf       	out	0x3f, r17	; 63
    1b74:	0f 90       	pop	r0
    1b76:	0f 90       	pop	r0
    1b78:	df 91       	pop	r29
    1b7a:	cf 91       	pop	r28
    1b7c:	1f 91       	pop	r17
    1b7e:	08 95       	ret

00001b80 <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
    1b80:	9f 92       	push	r9
    1b82:	af 92       	push	r10
    1b84:	bf 92       	push	r11
    1b86:	cf 92       	push	r12
    1b88:	df 92       	push	r13
    1b8a:	ef 92       	push	r14
    1b8c:	ff 92       	push	r15
    1b8e:	0f 93       	push	r16
    1b90:	1f 93       	push	r17
    1b92:	cf 93       	push	r28
    1b94:	df 93       	push	r29
    1b96:	1f 92       	push	r1
    1b98:	cd b7       	in	r28, 0x3d	; 61
    1b9a:	de b7       	in	r29, 0x3e	; 62
	uint8_t    gaincal1;
	uint8_t    offsetcal1;
#endif

#if defined(DACA)
	if ((uintptr_t)dac == (uintptr_t)&DACA) {
    1b9c:	81 15       	cp	r24, r1
    1b9e:	23 e0       	ldi	r18, 0x03	; 3
    1ba0:	92 07       	cpc	r25, r18
    1ba2:	09 f0       	breq	.+2      	; 0x1ba6 <dac_write_configuration+0x26>
    1ba4:	39 c0       	rjmp	.+114    	; 0x1c18 <dac_write_configuration+0x98>
    1ba6:	7b 01       	movw	r14, r22
    1ba8:	8c 01       	movw	r16, r24
    1baa:	61 e3       	ldi	r22, 0x31	; 49
    1bac:	70 e0       	ldi	r23, 0x00	; 0
    1bae:	82 e0       	ldi	r24, 0x02	; 2
    1bb0:	15 d3       	rcall	.+1578   	; 0x21dc <nvm_read_byte>
    1bb2:	98 2e       	mov	r9, r24
    1bb4:	60 e3       	ldi	r22, 0x30	; 48
    1bb6:	70 e0       	ldi	r23, 0x00	; 0
    1bb8:	82 e0       	ldi	r24, 0x02	; 2
    1bba:	10 d3       	rcall	.+1568   	; 0x21dc <nvm_read_byte>
    1bbc:	a8 2e       	mov	r10, r24
    1bbe:	65 e3       	ldi	r22, 0x35	; 53
    1bc0:	70 e0       	ldi	r23, 0x00	; 0
    1bc2:	82 e0       	ldi	r24, 0x02	; 2
    1bc4:	0b d3       	rcall	.+1558   	; 0x21dc <nvm_read_byte>
    1bc6:	b8 2e       	mov	r11, r24
    1bc8:	64 e3       	ldi	r22, 0x34	; 52
    1bca:	70 e0       	ldi	r23, 0x00	; 0
    1bcc:	82 e0       	ldi	r24, 0x02	; 2
    1bce:	06 d3       	rcall	.+1548   	; 0x21dc <nvm_read_byte>
    1bd0:	c8 2e       	mov	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1bd2:	8f b7       	in	r24, 0x3f	; 63
    1bd4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1bd6:	f8 94       	cli
	return flags;
    1bd8:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    1bda:	c8 01       	movw	r24, r16
    1bdc:	64 df       	rcall	.-312    	; 0x1aa6 <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
    1bde:	f8 01       	movw	r30, r16
    1be0:	90 81       	ld	r25, Z
	dac->CTRLA = 0;
    1be2:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
    1be4:	f7 01       	movw	r30, r14
    1be6:	81 81       	ldd	r24, Z+1	; 0x01
    1be8:	f8 01       	movw	r30, r16
    1bea:	81 83       	std	Z+1, r24	; 0x01
	dac->CTRLC = conf->ctrlc;
    1bec:	f7 01       	movw	r30, r14
    1bee:	82 81       	ldd	r24, Z+2	; 0x02
    1bf0:	f8 01       	movw	r30, r16
    1bf2:	82 83       	std	Z+2, r24	; 0x02
	dac->EVCTRL = conf->evctrl;
    1bf4:	f7 01       	movw	r30, r14
    1bf6:	83 81       	ldd	r24, Z+3	; 0x03
    1bf8:	f8 01       	movw	r30, r16
    1bfa:	83 83       	std	Z+3, r24	; 0x03
	dac->TIMCTRL = conf->timctrl;

	dac->GAINCAL = gaincal0;
	dac->OFFSETCAL = offsetcal0;
#elif XMEGA_DAC_VERSION_2
	dac->CH0GAINCAL = gaincal0;
    1bfc:	90 86       	std	Z+8, r9	; 0x08
	dac->CH0OFFSETCAL = offsetcal0;
    1bfe:	a1 86       	std	Z+9, r10	; 0x09
	dac->CH1GAINCAL = gaincal1;
    1c00:	b2 86       	std	Z+10, r11	; 0x0a
	dac->CH1OFFSETCAL = offsetcal1;
    1c02:	c3 86       	std	Z+11, r12	; 0x0b

	flags = cpu_irq_save();
	dac_enable_clock(dac);

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
    1c04:	89 2f       	mov	r24, r25
    1c06:	81 70       	andi	r24, 0x01	; 1
	dac->CH0OFFSETCAL = offsetcal0;
	dac->CH1GAINCAL = gaincal1;
	dac->CH1OFFSETCAL = offsetcal1;
#endif

	dac->CTRLA = conf->ctrla | enable;
    1c08:	f7 01       	movw	r30, r14
    1c0a:	90 81       	ld	r25, Z
    1c0c:	89 2b       	or	r24, r25
    1c0e:	f8 01       	movw	r30, r16
    1c10:	80 83       	st	Z, r24

	dac_disable_clock(dac);
    1c12:	c8 01       	movw	r24, r16
    1c14:	57 df       	rcall	.-338    	; 0x1ac4 <dac_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c16:	df be       	out	0x3f, r13	; 63
	cpu_irq_restore(flags);
}
    1c18:	0f 90       	pop	r0
    1c1a:	df 91       	pop	r29
    1c1c:	cf 91       	pop	r28
    1c1e:	1f 91       	pop	r17
    1c20:	0f 91       	pop	r16
    1c22:	ff 90       	pop	r15
    1c24:	ef 90       	pop	r14
    1c26:	df 90       	pop	r13
    1c28:	cf 90       	pop	r12
    1c2a:	bf 90       	pop	r11
    1c2c:	af 90       	pop	r10
    1c2e:	9f 90       	pop	r9
    1c30:	08 95       	ret

00001c32 <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
    1c32:	df 92       	push	r13
    1c34:	ef 92       	push	r14
    1c36:	ff 92       	push	r15
    1c38:	0f 93       	push	r16
    1c3a:	1f 93       	push	r17
    1c3c:	cf 93       	push	r28
    1c3e:	df 93       	push	r29
    1c40:	1f 92       	push	r1
    1c42:	cd b7       	in	r28, 0x3d	; 61
    1c44:	de b7       	in	r29, 0x3e	; 62
    1c46:	8c 01       	movw	r16, r24
    1c48:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1c4a:	8f b7       	in	r24, 0x3f	; 63
    1c4c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1c4e:	f8 94       	cli
	return flags;
    1c50:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags;

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    1c52:	c8 01       	movw	r24, r16
    1c54:	28 df       	rcall	.-432    	; 0x1aa6 <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
    1c56:	f8 01       	movw	r30, r16
    1c58:	80 81       	ld	r24, Z
    1c5a:	8e 7f       	andi	r24, 0xFE	; 254
    1c5c:	f7 01       	movw	r30, r14
    1c5e:	80 83       	st	Z, r24
	conf->ctrlb = dac->CTRLB;
    1c60:	f8 01       	movw	r30, r16
    1c62:	81 81       	ldd	r24, Z+1	; 0x01
    1c64:	f7 01       	movw	r30, r14
    1c66:	81 83       	std	Z+1, r24	; 0x01
	conf->ctrlc = dac->CTRLC;
    1c68:	f8 01       	movw	r30, r16
    1c6a:	82 81       	ldd	r24, Z+2	; 0x02
    1c6c:	f7 01       	movw	r30, r14
    1c6e:	82 83       	std	Z+2, r24	; 0x02
	conf->evctrl = dac->EVCTRL;
    1c70:	f8 01       	movw	r30, r16
    1c72:	83 81       	ldd	r24, Z+3	; 0x03
    1c74:	f7 01       	movw	r30, r14
    1c76:	83 83       	std	Z+3, r24	; 0x03

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
    1c78:	c8 01       	movw	r24, r16
    1c7a:	24 df       	rcall	.-440    	; 0x1ac4 <dac_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c7c:	df be       	out	0x3f, r13	; 63
	cpu_irq_restore(flags);
}
    1c7e:	0f 90       	pop	r0
    1c80:	df 91       	pop	r29
    1c82:	cf 91       	pop	r28
    1c84:	1f 91       	pop	r17
    1c86:	0f 91       	pop	r16
    1c88:	ff 90       	pop	r15
    1c8a:	ef 90       	pop	r14
    1c8c:	df 90       	pop	r13
    1c8e:	08 95       	ret

00001c90 <nvm_eeprom_read_byte>:
	// Execute command
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);

	// Restore command register
	NVM.CMD = old_cmd;
}
    1c90:	9c 01       	movw	r18, r24
    1c92:	e0 ec       	ldi	r30, 0xC0	; 192
    1c94:	f1 e0       	ldi	r31, 0x01	; 1
    1c96:	97 85       	ldd	r25, Z+15	; 0x0f
    1c98:	99 23       	and	r25, r25
    1c9a:	ec f3       	brlt	.-6      	; 0x1c96 <nvm_eeprom_read_byte+0x6>
    1c9c:	f9 01       	movw	r30, r18
    1c9e:	f0 5f       	subi	r31, 0xF0	; 240
    1ca0:	80 81       	ld	r24, Z
    1ca2:	08 95       	ret

00001ca4 <nvm_eeprom_read_buffer>:
    1ca4:	9c 01       	movw	r18, r24
    1ca6:	db 01       	movw	r26, r22
    1ca8:	e0 ec       	ldi	r30, 0xC0	; 192
    1caa:	f1 e0       	ldi	r31, 0x01	; 1
    1cac:	97 85       	ldd	r25, Z+15	; 0x0f
    1cae:	99 23       	and	r25, r25
    1cb0:	ec f3       	brlt	.-6      	; 0x1cac <nvm_eeprom_read_buffer+0x8>
    1cb2:	b9 01       	movw	r22, r18
    1cb4:	70 5f       	subi	r23, 0xF0	; 240
    1cb6:	cd 01       	movw	r24, r26
    1cb8:	02 c7       	rjmp	.+3588   	; 0x2abe <memcpy>
    1cba:	08 95       	ret

00001cbc <nvm_eeprom_flush_buffer>:
    1cbc:	e0 ec       	ldi	r30, 0xC0	; 192
    1cbe:	f1 e0       	ldi	r31, 0x01	; 1
    1cc0:	87 85       	ldd	r24, Z+15	; 0x0f
    1cc2:	88 23       	and	r24, r24
    1cc4:	ec f3       	brlt	.-6      	; 0x1cc0 <nvm_eeprom_flush_buffer+0x4>
    1cc6:	80 91 cf 01 	lds	r24, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
    1cca:	81 ff       	sbrs	r24, 1
    1ccc:	07 c0       	rjmp	.+14     	; 0x1cdc <nvm_eeprom_flush_buffer+0x20>
    1cce:	86 e3       	ldi	r24, 0x36	; 54
    1cd0:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
    1cd4:	61 e0       	ldi	r22, 0x01	; 1
    1cd6:	8b ec       	ldi	r24, 0xCB	; 203
    1cd8:	91 e0       	ldi	r25, 0x01	; 1
    1cda:	df ce       	rjmp	.-578    	; 0x1a9a <ccp_write_io>
    1cdc:	08 95       	ret

00001cde <nvm_eeprom_load_byte_to_buffer>:
    1cde:	e0 ec       	ldi	r30, 0xC0	; 192
    1ce0:	f1 e0       	ldi	r31, 0x01	; 1
    1ce2:	97 85       	ldd	r25, Z+15	; 0x0f
    1ce4:	99 23       	and	r25, r25
    1ce6:	ec f3       	brlt	.-6      	; 0x1ce2 <nvm_eeprom_load_byte_to_buffer+0x4>
    1ce8:	e8 2f       	mov	r30, r24
    1cea:	f0 e0       	ldi	r31, 0x00	; 0
    1cec:	f0 5f       	subi	r31, 0xF0	; 240
    1cee:	60 83       	st	Z, r22
    1cf0:	08 95       	ret

00001cf2 <nvm_eeprom_write_byte>:
    1cf2:	ff 92       	push	r15
    1cf4:	0f 93       	push	r16
    1cf6:	1f 93       	push	r17
    1cf8:	cf 93       	push	r28
    1cfa:	df 93       	push	r29
    1cfc:	18 2f       	mov	r17, r24
    1cfe:	f9 2e       	mov	r15, r25
    1d00:	c6 2f       	mov	r28, r22
    1d02:	00 91 ca 01 	lds	r16, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
    1d06:	da df       	rcall	.-76     	; 0x1cbc <nvm_eeprom_flush_buffer>
    1d08:	e0 ec       	ldi	r30, 0xC0	; 192
    1d0a:	f1 e0       	ldi	r31, 0x01	; 1
    1d0c:	27 85       	ldd	r18, Z+15	; 0x0f
    1d0e:	22 23       	and	r18, r18
    1d10:	ec f3       	brlt	.-6      	; 0x1d0c <nvm_eeprom_write_byte+0x1a>
    1d12:	6c 2f       	mov	r22, r28
    1d14:	81 2f       	mov	r24, r17
    1d16:	e3 df       	rcall	.-58     	; 0x1cde <nvm_eeprom_load_byte_to_buffer>
    1d18:	c0 ec       	ldi	r28, 0xC0	; 192
    1d1a:	d1 e0       	ldi	r29, 0x01	; 1
    1d1c:	1a 82       	std	Y+2, r1	; 0x02
    1d1e:	f9 82       	std	Y+1, r15	; 0x01
    1d20:	18 83       	st	Y, r17
    1d22:	85 e3       	ldi	r24, 0x35	; 53
    1d24:	8a 87       	std	Y+10, r24	; 0x0a
    1d26:	61 e0       	ldi	r22, 0x01	; 1
    1d28:	8b ec       	ldi	r24, 0xCB	; 203
    1d2a:	91 e0       	ldi	r25, 0x01	; 1
    1d2c:	b6 de       	rcall	.-660    	; 0x1a9a <ccp_write_io>
    1d2e:	0a 87       	std	Y+10, r16	; 0x0a
    1d30:	df 91       	pop	r29
    1d32:	cf 91       	pop	r28
    1d34:	1f 91       	pop	r17
    1d36:	0f 91       	pop	r16
    1d38:	ff 90       	pop	r15
    1d3a:	08 95       	ret

00001d3c <nvm_eeprom_load_page_to_buffer>:
    1d3c:	ef 92       	push	r14
    1d3e:	ff 92       	push	r15
    1d40:	0f 93       	push	r16
    1d42:	1f 93       	push	r17
    1d44:	cf 93       	push	r28
    1d46:	df 93       	push	r29
    1d48:	8c 01       	movw	r16, r24
    1d4a:	e0 ec       	ldi	r30, 0xC0	; 192
    1d4c:	f1 e0       	ldi	r31, 0x01	; 1
    1d4e:	87 85       	ldd	r24, Z+15	; 0x0f
    1d50:	88 23       	and	r24, r24
    1d52:	ec f3       	brlt	.-6      	; 0x1d4e <nvm_eeprom_load_page_to_buffer+0x12>
    1d54:	78 01       	movw	r14, r16
    1d56:	80 e2       	ldi	r24, 0x20	; 32
    1d58:	e8 0e       	add	r14, r24
    1d5a:	f1 1c       	adc	r15, r1
    1d5c:	e8 01       	movw	r28, r16
    1d5e:	8c 2f       	mov	r24, r28
    1d60:	80 1b       	sub	r24, r16
    1d62:	69 91       	ld	r22, Y+
    1d64:	bc df       	rcall	.-136    	; 0x1cde <nvm_eeprom_load_byte_to_buffer>
    1d66:	ce 15       	cp	r28, r14
    1d68:	df 05       	cpc	r29, r15
    1d6a:	c9 f7       	brne	.-14     	; 0x1d5e <nvm_eeprom_load_page_to_buffer+0x22>
    1d6c:	df 91       	pop	r29
    1d6e:	cf 91       	pop	r28
    1d70:	1f 91       	pop	r17
    1d72:	0f 91       	pop	r16
    1d74:	ff 90       	pop	r15
    1d76:	ef 90       	pop	r14
    1d78:	08 95       	ret

00001d7a <nvm_eeprom_atomic_write_page>:
    1d7a:	1f 93       	push	r17
    1d7c:	cf 93       	push	r28
    1d7e:	df 93       	push	r29
    1d80:	e0 ec       	ldi	r30, 0xC0	; 192
    1d82:	f1 e0       	ldi	r31, 0x01	; 1
    1d84:	97 85       	ldd	r25, Z+15	; 0x0f
    1d86:	99 23       	and	r25, r25
    1d88:	ec f3       	brlt	.-6      	; 0x1d84 <nvm_eeprom_atomic_write_page+0xa>
    1d8a:	20 e2       	ldi	r18, 0x20	; 32
    1d8c:	82 9f       	mul	r24, r18
    1d8e:	c0 01       	movw	r24, r0
    1d90:	11 24       	eor	r1, r1
    1d92:	c0 ec       	ldi	r28, 0xC0	; 192
    1d94:	d1 e0       	ldi	r29, 0x01	; 1
    1d96:	1a 82       	std	Y+2, r1	; 0x02
    1d98:	99 83       	std	Y+1, r25	; 0x01
    1d9a:	88 83       	st	Y, r24
    1d9c:	1a 85       	ldd	r17, Y+10	; 0x0a
    1d9e:	85 e3       	ldi	r24, 0x35	; 53
    1da0:	8a 87       	std	Y+10, r24	; 0x0a
    1da2:	61 e0       	ldi	r22, 0x01	; 1
    1da4:	8b ec       	ldi	r24, 0xCB	; 203
    1da6:	91 e0       	ldi	r25, 0x01	; 1
    1da8:	78 de       	rcall	.-784    	; 0x1a9a <ccp_write_io>
    1daa:	1a 87       	std	Y+10, r17	; 0x0a
    1dac:	df 91       	pop	r29
    1dae:	cf 91       	pop	r28
    1db0:	1f 91       	pop	r17
    1db2:	08 95       	ret

00001db4 <nvm_eeprom_erase_and_write_buffer>:
    1db4:	cf 92       	push	r12
    1db6:	df 92       	push	r13
    1db8:	ef 92       	push	r14
    1dba:	ff 92       	push	r15
    1dbc:	0f 93       	push	r16
    1dbe:	1f 93       	push	r17
    1dc0:	cf 93       	push	r28
    1dc2:	df 93       	push	r29
    1dc4:	ec 01       	movw	r28, r24
    1dc6:	7b 01       	movw	r14, r22
    1dc8:	8a 01       	movw	r16, r20
    1dca:	45 2b       	or	r20, r21
    1dcc:	51 f1       	breq	.+84     	; 0x1e22 <nvm_eeprom_erase_and_write_buffer+0x6e>
    1dce:	ce 01       	movw	r24, r28
    1dd0:	8f 71       	andi	r24, 0x1F	; 31
    1dd2:	99 27       	eor	r25, r25
    1dd4:	89 2b       	or	r24, r25
    1dd6:	b1 f4       	brne	.+44     	; 0x1e04 <nvm_eeprom_erase_and_write_buffer+0x50>
    1dd8:	00 32       	cpi	r16, 0x20	; 32
    1dda:	11 05       	cpc	r17, r1
    1ddc:	98 f0       	brcs	.+38     	; 0x1e04 <nvm_eeprom_erase_and_write_buffer+0x50>
    1dde:	c7 01       	movw	r24, r14
    1de0:	ad df       	rcall	.-166    	; 0x1d3c <nvm_eeprom_load_page_to_buffer>
    1de2:	ce 01       	movw	r24, r28
    1de4:	96 95       	lsr	r25
    1de6:	87 95       	ror	r24
    1de8:	92 95       	swap	r25
    1dea:	82 95       	swap	r24
    1dec:	8f 70       	andi	r24, 0x0F	; 15
    1dee:	89 27       	eor	r24, r25
    1df0:	9f 70       	andi	r25, 0x0F	; 15
    1df2:	89 27       	eor	r24, r25
    1df4:	c2 df       	rcall	.-124    	; 0x1d7a <nvm_eeprom_atomic_write_page>
    1df6:	a0 96       	adiw	r28, 0x20	; 32
    1df8:	80 e2       	ldi	r24, 0x20	; 32
    1dfa:	e8 0e       	add	r14, r24
    1dfc:	f1 1c       	adc	r15, r1
    1dfe:	00 52       	subi	r16, 0x20	; 32
    1e00:	11 09       	sbc	r17, r1
    1e02:	0c c0       	rjmp	.+24     	; 0x1e1c <nvm_eeprom_erase_and_write_buffer+0x68>
    1e04:	6e 01       	movw	r12, r28
    1e06:	ef ef       	ldi	r30, 0xFF	; 255
    1e08:	ce 1a       	sub	r12, r30
    1e0a:	de 0a       	sbc	r13, r30
    1e0c:	f7 01       	movw	r30, r14
    1e0e:	61 91       	ld	r22, Z+
    1e10:	7f 01       	movw	r14, r30
    1e12:	ce 01       	movw	r24, r28
    1e14:	6e df       	rcall	.-292    	; 0x1cf2 <nvm_eeprom_write_byte>
    1e16:	01 50       	subi	r16, 0x01	; 1
    1e18:	11 09       	sbc	r17, r1
    1e1a:	e6 01       	movw	r28, r12
    1e1c:	01 15       	cp	r16, r1
    1e1e:	11 05       	cpc	r17, r1
    1e20:	b1 f6       	brne	.-84     	; 0x1dce <nvm_eeprom_erase_and_write_buffer+0x1a>
    1e22:	df 91       	pop	r29
    1e24:	cf 91       	pop	r28
    1e26:	1f 91       	pop	r17
    1e28:	0f 91       	pop	r16
    1e2a:	ff 90       	pop	r15
    1e2c:	ef 90       	pop	r14
    1e2e:	df 90       	pop	r13
    1e30:	cf 90       	pop	r12
    1e32:	08 95       	ret

00001e34 <nvm_eeprom_fill_buffer_with_value>:
    1e34:	cf 93       	push	r28
    1e36:	df 93       	push	r29
    1e38:	d8 2f       	mov	r29, r24
    1e3a:	40 df       	rcall	.-384    	; 0x1cbc <nvm_eeprom_flush_buffer>
    1e3c:	e0 ec       	ldi	r30, 0xC0	; 192
    1e3e:	f1 e0       	ldi	r31, 0x01	; 1
    1e40:	87 85       	ldd	r24, Z+15	; 0x0f
    1e42:	88 23       	and	r24, r24
    1e44:	ec f3       	brlt	.-6      	; 0x1e40 <nvm_eeprom_fill_buffer_with_value+0xc>
    1e46:	c0 e0       	ldi	r28, 0x00	; 0
    1e48:	6d 2f       	mov	r22, r29
    1e4a:	8c 2f       	mov	r24, r28
    1e4c:	48 df       	rcall	.-368    	; 0x1cde <nvm_eeprom_load_byte_to_buffer>
    1e4e:	cf 5f       	subi	r28, 0xFF	; 255
    1e50:	c0 32       	cpi	r28, 0x20	; 32
    1e52:	d1 f7       	brne	.-12     	; 0x1e48 <nvm_eeprom_fill_buffer_with_value+0x14>
    1e54:	df 91       	pop	r29
    1e56:	cf 91       	pop	r28
    1e58:	08 95       	ret

00001e5a <nvm_eeprom_erase_bytes_in_page>:
    1e5a:	1f 93       	push	r17
    1e5c:	cf 93       	push	r28
    1e5e:	df 93       	push	r29
    1e60:	e0 ec       	ldi	r30, 0xC0	; 192
    1e62:	f1 e0       	ldi	r31, 0x01	; 1
    1e64:	97 85       	ldd	r25, Z+15	; 0x0f
    1e66:	99 23       	and	r25, r25
    1e68:	ec f3       	brlt	.-6      	; 0x1e64 <nvm_eeprom_erase_bytes_in_page+0xa>
    1e6a:	20 e2       	ldi	r18, 0x20	; 32
    1e6c:	82 9f       	mul	r24, r18
    1e6e:	c0 01       	movw	r24, r0
    1e70:	11 24       	eor	r1, r1
    1e72:	c0 ec       	ldi	r28, 0xC0	; 192
    1e74:	d1 e0       	ldi	r29, 0x01	; 1
    1e76:	1a 82       	std	Y+2, r1	; 0x02
    1e78:	99 83       	std	Y+1, r25	; 0x01
    1e7a:	88 83       	st	Y, r24
    1e7c:	1a 85       	ldd	r17, Y+10	; 0x0a
    1e7e:	82 e3       	ldi	r24, 0x32	; 50
    1e80:	8a 87       	std	Y+10, r24	; 0x0a
    1e82:	61 e0       	ldi	r22, 0x01	; 1
    1e84:	8b ec       	ldi	r24, 0xCB	; 203
    1e86:	91 e0       	ldi	r25, 0x01	; 1
    1e88:	08 de       	rcall	.-1008   	; 0x1a9a <ccp_write_io>
    1e8a:	1a 87       	std	Y+10, r17	; 0x0a
    1e8c:	df 91       	pop	r29
    1e8e:	cf 91       	pop	r28
    1e90:	1f 91       	pop	r17
    1e92:	08 95       	ret

00001e94 <nvm_eeprom_erase_page>:
    1e94:	cf 93       	push	r28
    1e96:	c8 2f       	mov	r28, r24
    1e98:	8f ef       	ldi	r24, 0xFF	; 255
    1e9a:	cc df       	rcall	.-104    	; 0x1e34 <nvm_eeprom_fill_buffer_with_value>
    1e9c:	8c 2f       	mov	r24, r28
    1e9e:	dd df       	rcall	.-70     	; 0x1e5a <nvm_eeprom_erase_bytes_in_page>
    1ea0:	cf 91       	pop	r28
    1ea2:	08 95       	ret

00001ea4 <nvm_flash_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_flash_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
    1ea4:	0f 93       	push	r16
    1ea6:	1f 93       	push	r17
    1ea8:	db 01       	movw	r26, r22
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    1eaa:	e0 ec       	ldi	r30, 0xC0	; 192
    1eac:	f1 e0       	ldi	r31, 0x01	; 1
    1eae:	27 85       	ldd	r18, Z+15	; 0x0f
    1eb0:	22 23       	and	r18, r18
    1eb2:	ec f3       	brlt	.-6      	; 0x1eae <nvm_flash_read_buffer+0xa>
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
    1eb4:	41 15       	cp	r20, r1
    1eb6:	51 05       	cpc	r21, r1
    1eb8:	69 f0       	breq	.+26     	; 0x1ed4 <nvm_flash_read_buffer+0x30>
    1eba:	4a 0f       	add	r20, r26
    1ebc:	5b 1f       	adc	r21, r27
 * \return Byte from program memory
 */
static inline uint8_t nvm_flash_read_byte(flash_addr_t addr)
{
#if defined(__GNUC__)
	return pgm_read_byte_far(addr);
    1ebe:	8c 01       	movw	r16, r24
    1ec0:	20 e0       	ldi	r18, 0x00	; 0
    1ec2:	30 e0       	ldi	r19, 0x00	; 0
    1ec4:	2b bf       	out	0x3b, r18	; 59
    1ec6:	f8 01       	movw	r30, r16
    1ec8:	07 91       	elpm	r16, Z+
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
    1eca:	0d 93       	st	X+, r16
		buf=(uint8_t*)buf+1;
		opt_address++;
    1ecc:	01 96       	adiw	r24, 0x01	; 1
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
    1ece:	a4 17       	cp	r26, r20
    1ed0:	b5 07       	cpc	r27, r21
    1ed2:	a9 f7       	brne	.-22     	; 0x1ebe <nvm_flash_read_buffer+0x1a>
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
    1ed4:	1f 91       	pop	r17
    1ed6:	0f 91       	pop	r16
    1ed8:	08 95       	ret

00001eda <nvm_user_sig_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
    1eda:	ef 92       	push	r14
    1edc:	ff 92       	push	r15
    1ede:	0f 93       	push	r16
    1ee0:	1f 93       	push	r17
    1ee2:	cf 93       	push	r28
    1ee4:	df 93       	push	r29
    1ee6:	7b 01       	movw	r14, r22
    1ee8:	ea 01       	movw	r28, r20
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
    1eea:	8c 01       	movw	r16, r24
    1eec:	0f 77       	andi	r16, 0x7F	; 127
    1eee:	11 27       	eor	r17, r17
	while ( len ) {
    1ef0:	20 97       	sbiw	r28, 0x00	; 0
    1ef2:	51 f0       	breq	.+20     	; 0x1f08 <nvm_user_sig_read_buffer+0x2e>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_user_signature_row(uint16_t address)
{
	return nvm_read_byte(NVM_CMD_READ_USER_SIG_ROW_gc, address);
    1ef4:	b8 01       	movw	r22, r16
    1ef6:	81 e0       	ldi	r24, 0x01	; 1
    1ef8:	71 d1       	rcall	.+738    	; 0x21dc <nvm_read_byte>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
    1efa:	f7 01       	movw	r30, r14
    1efc:	81 93       	st	Z+, r24
    1efe:	7f 01       	movw	r14, r30
		buf=(uint8_t*)buf+1;
		opt_address++;
    1f00:	0f 5f       	subi	r16, 0xFF	; 255
    1f02:	1f 4f       	sbci	r17, 0xFF	; 255
		len--;
    1f04:	21 97       	sbiw	r28, 0x01	; 1
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
	while ( len ) {
    1f06:	b1 f7       	brne	.-20     	; 0x1ef4 <nvm_user_sig_read_buffer+0x1a>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
    1f08:	df 91       	pop	r29
    1f0a:	cf 91       	pop	r28
    1f0c:	1f 91       	pop	r17
    1f0e:	0f 91       	pop	r16
    1f10:	ff 90       	pop	r15
    1f12:	ef 90       	pop	r14
    1f14:	08 95       	ret

00001f16 <nvm_user_sig_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    1f16:	2f 92       	push	r2
    1f18:	3f 92       	push	r3
    1f1a:	4f 92       	push	r4
    1f1c:	5f 92       	push	r5
    1f1e:	6f 92       	push	r6
    1f20:	7f 92       	push	r7
    1f22:	8f 92       	push	r8
    1f24:	9f 92       	push	r9
    1f26:	af 92       	push	r10
    1f28:	bf 92       	push	r11
    1f2a:	cf 92       	push	r12
    1f2c:	df 92       	push	r13
    1f2e:	ef 92       	push	r14
    1f30:	ff 92       	push	r15
    1f32:	0f 93       	push	r16
    1f34:	1f 93       	push	r17
    1f36:	cf 93       	push	r28
    1f38:	df 93       	push	r29
    1f3a:	00 d0       	rcall	.+0      	; 0x1f3c <nvm_user_sig_write_buffer+0x26>
    1f3c:	00 d0       	rcall	.+0      	; 0x1f3e <nvm_user_sig_write_buffer+0x28>
    1f3e:	cd b7       	in	r28, 0x3d	; 61
    1f40:	de b7       	in	r29, 0x3e	; 62
    1f42:	5c 01       	movw	r10, r24
    1f44:	6b 83       	std	Y+3, r22	; 0x03
    1f46:	7c 83       	std	Y+4, r23	; 0x04
    1f48:	7a 01       	movw	r14, r20
    1f4a:	32 2e       	mov	r3, r18
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
    1f4c:	45 2b       	or	r20, r21
    1f4e:	09 f0       	breq	.+2      	; 0x1f52 <nvm_user_sig_write_buffer+0x3c>
    1f50:	4e c0       	rjmp	.+156    	; 0x1fee <nvm_user_sig_write_buffer+0xd8>
    1f52:	64 c0       	rjmp	.+200    	; 0x201c <nvm_user_sig_write_buffer+0x106>
    1f54:	62 01       	movw	r12, r4
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
			if (b_blank_check) {
    1f56:	33 20       	and	r3, r3
    1f58:	79 f0       	breq	.+30     	; 0x1f78 <nvm_user_sig_write_buffer+0x62>
    1f5a:	b2 01       	movw	r22, r4
    1f5c:	81 e0       	ldi	r24, 0x01	; 1
    1f5e:	3e d1       	rcall	.+636    	; 0x21dc <nvm_read_byte>
				// Read flash to know if the erase command is mandatory
				LSB(w_value) = nvm_read_user_signature_row(page_pos);
    1f60:	89 83       	std	Y+1, r24	; 0x01
    1f62:	b8 01       	movw	r22, r16
    1f64:	81 e0       	ldi	r24, 0x01	; 1
    1f66:	3a d1       	rcall	.+628    	; 0x21dc <nvm_read_byte>
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
    1f68:	8a 83       	std	Y+2, r24	; 0x02
				if (w_value!=0xFFFF) {
    1f6a:	89 81       	ldd	r24, Y+1	; 0x01
    1f6c:	9a 81       	ldd	r25, Y+2	; 0x02
    1f6e:	01 96       	adiw	r24, 0x01	; 1
    1f70:	29 f0       	breq	.+10     	; 0x1f7c <nvm_user_sig_write_buffer+0x66>
					b_flag_erase = true; // The page is not empty
    1f72:	22 24       	eor	r2, r2
    1f74:	23 94       	inc	r2
    1f76:	02 c0       	rjmp	.+4      	; 0x1f7c <nvm_user_sig_write_buffer+0x66>
				}
			}else{
				w_value = 0xFFFF;
    1f78:	89 82       	std	Y+1, r8	; 0x01
    1f7a:	9a 82       	std	Y+2, r9	; 0x02
			}
			// Update flash buffer
			if (len) {
    1f7c:	e1 14       	cp	r14, r1
    1f7e:	f1 04       	cpc	r15, r1
    1f80:	09 f1       	breq	.+66     	; 0x1fc4 <nvm_user_sig_write_buffer+0xae>
				if (opt_address == page_pos) {
    1f82:	ac 14       	cp	r10, r12
    1f84:	bd 04       	cpc	r11, r13
    1f86:	09 f0       	breq	.+2      	; 0x1f8a <nvm_user_sig_write_buffer+0x74>
    1f88:	55 c0       	rjmp	.+170    	; 0x2034 <nvm_user_sig_write_buffer+0x11e>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
    1f8a:	81 e0       	ldi	r24, 0x01	; 1
    1f8c:	e8 1a       	sub	r14, r24
    1f8e:	f1 08       	sbc	r15, r1
					opt_address++;
					LSB(w_value)=*(uint8_t*)buf;
    1f90:	eb 81       	ldd	r30, Y+3	; 0x03
    1f92:	fc 81       	ldd	r31, Y+4	; 0x04
    1f94:	81 91       	ld	r24, Z+
    1f96:	eb 83       	std	Y+3, r30	; 0x03
    1f98:	fc 83       	std	Y+4, r31	; 0x04
    1f9a:	89 83       	std	Y+1, r24	; 0x01
					buf=(uint8_t*)buf+1;
				}
			}
			if (len) {
    1f9c:	e1 14       	cp	r14, r1
    1f9e:	f1 04       	cpc	r15, r1
    1fa0:	21 f4       	brne	.+8      	; 0x1faa <nvm_user_sig_write_buffer+0x94>
			if (len) {
				if (opt_address == page_pos) {
					// The MSB of flash word must be changed
					// because the address is even
					len--;
					opt_address++;
    1fa2:	ff ef       	ldi	r31, 0xFF	; 255
    1fa4:	af 1a       	sub	r10, r31
    1fa6:	bf 0a       	sbc	r11, r31
    1fa8:	0d c0       	rjmp	.+26     	; 0x1fc4 <nvm_user_sig_write_buffer+0xae>
			}
			if (len) {
				if (opt_address == (page_pos+1)) {
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
    1faa:	21 e0       	ldi	r18, 0x01	; 1
    1fac:	e2 1a       	sub	r14, r18
    1fae:	f1 08       	sbc	r15, r1
    1fb0:	56 01       	movw	r10, r12
    1fb2:	82 e0       	ldi	r24, 0x02	; 2
    1fb4:	a8 0e       	add	r10, r24
    1fb6:	b1 1c       	adc	r11, r1
					opt_address++;
					MSB(w_value)=*(uint8_t*)buf;
    1fb8:	eb 81       	ldd	r30, Y+3	; 0x03
    1fba:	fc 81       	ldd	r31, Y+4	; 0x04
    1fbc:	81 91       	ld	r24, Z+
    1fbe:	eb 83       	std	Y+3, r30	; 0x03
    1fc0:	fc 83       	std	Y+4, r31	; 0x04
    1fc2:	8a 83       	std	Y+2, r24	; 0x02
					buf=(uint8_t*)buf+1;
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
    1fc4:	49 81       	ldd	r20, Y+1	; 0x01
    1fc6:	5a 81       	ldd	r21, Y+2	; 0x02
    1fc8:	c3 01       	movw	r24, r6
    1fca:	b2 01       	movw	r22, r4
    1fcc:	0e 94 0f 40 	call	0x801e	; 0x801e <nvm_flash_load_word_to_buffer>
    1fd0:	f2 e0       	ldi	r31, 0x02	; 2
    1fd2:	4f 0e       	add	r4, r31
    1fd4:	51 1c       	adc	r5, r1
    1fd6:	61 1c       	adc	r6, r1
    1fd8:	71 1c       	adc	r7, r1
    1fda:	0e 5f       	subi	r16, 0xFE	; 254
    1fdc:	1f 4f       	sbci	r17, 0xFF	; 255
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
    1fde:	01 38       	cpi	r16, 0x81	; 129
    1fe0:	11 05       	cpc	r17, r1
    1fe2:	09 f0       	breq	.+2      	; 0x1fe6 <nvm_user_sig_write_buffer+0xd0>
    1fe4:	b7 cf       	rjmp	.-146    	; 0x1f54 <nvm_user_sig_write_buffer+0x3e>
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
    1fe6:	e1 14       	cp	r14, r1
    1fe8:	f1 04       	cpc	r15, r1
    1fea:	29 f4       	brne	.+10     	; 0x1ff6 <nvm_user_sig_write_buffer+0xe0>
    1fec:	0a c0       	rjmp	.+20     	; 0x2002 <nvm_user_sig_write_buffer+0xec>
    1fee:	21 2c       	mov	r2, r1
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
				if (w_value!=0xFFFF) {
					b_flag_erase = true; // The page is not empty
				}
			}else{
				w_value = 0xFFFF;
    1ff0:	88 24       	eor	r8, r8
    1ff2:	8a 94       	dec	r8
    1ff4:	98 2c       	mov	r9, r8
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    1ff6:	01 e0       	ldi	r16, 0x01	; 1
    1ff8:	10 e0       	ldi	r17, 0x00	; 0
    1ffa:	41 2c       	mov	r4, r1
    1ffc:	51 2c       	mov	r5, r1
    1ffe:	32 01       	movw	r6, r4
    2000:	a9 cf       	rjmp	.-174    	; 0x1f54 <nvm_user_sig_write_buffer+0x3e>
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
		}
	}
	// Write flash buffer
	if (b_flag_erase) {
    2002:	22 20       	and	r2, r2
    2004:	59 f0       	breq	.+22     	; 0x201c <nvm_user_sig_write_buffer+0x106>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    2006:	e0 ec       	ldi	r30, 0xC0	; 192
    2008:	f1 e0       	ldi	r31, 0x01	; 1
    200a:	87 85       	ldd	r24, Z+15	; 0x0f
    200c:	88 23       	and	r24, r24
    200e:	ec f3       	brlt	.-6      	; 0x200a <nvm_user_sig_write_buffer+0xf4>
 * parameters are needed.
 */
static inline void nvm_flash_erase_user_section(void)
{
	nvm_wait_until_ready();
	nvm_common_spm(0, NVM_CMD_ERASE_USER_SIG_ROW_gc);
    2010:	48 e1       	ldi	r20, 0x18	; 24
    2012:	60 e0       	ldi	r22, 0x00	; 0
    2014:	70 e0       	ldi	r23, 0x00	; 0
    2016:	cb 01       	movw	r24, r22
    2018:	0e 94 00 40 	call	0x8000	; 0x8000 <nvm_common_spm>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    201c:	e0 ec       	ldi	r30, 0xC0	; 192
    201e:	f1 e0       	ldi	r31, 0x01	; 1
    2020:	87 85       	ldd	r24, Z+15	; 0x0f
    2022:	88 23       	and	r24, r24
    2024:	ec f3       	brlt	.-6      	; 0x2020 <nvm_user_sig_write_buffer+0x10a>
 * parameters are needed.
 */
static inline void nvm_flash_write_user_page(void)
{
	nvm_wait_until_ready();
	nvm_common_spm(0, NVM_CMD_WRITE_USER_SIG_ROW_gc);
    2026:	4a e1       	ldi	r20, 0x1A	; 26
    2028:	60 e0       	ldi	r22, 0x00	; 0
    202a:	70 e0       	ldi	r23, 0x00	; 0
    202c:	cb 01       	movw	r24, r22
    202e:	0e 94 00 40 	call	0x8000	; 0x8000 <nvm_common_spm>
    2032:	04 c0       	rjmp	.+8      	; 0x203c <nvm_user_sig_write_buffer+0x126>
					LSB(w_value)=*(uint8_t*)buf;
					buf=(uint8_t*)buf+1;
				}
			}
			if (len) {
				if (opt_address == (page_pos+1)) {
    2034:	a0 16       	cp	r10, r16
    2036:	b1 06       	cpc	r11, r17
    2038:	29 f6       	brne	.-118    	; 0x1fc4 <nvm_user_sig_write_buffer+0xae>
    203a:	b7 cf       	rjmp	.-146    	; 0x1faa <nvm_user_sig_write_buffer+0x94>
	// Write flash buffer
	if (b_flag_erase) {
		nvm_flash_erase_user_section();
	}
	nvm_flash_write_user_page();
}
    203c:	24 96       	adiw	r28, 0x04	; 4
    203e:	cd bf       	out	0x3d, r28	; 61
    2040:	de bf       	out	0x3e, r29	; 62
    2042:	df 91       	pop	r29
    2044:	cf 91       	pop	r28
    2046:	1f 91       	pop	r17
    2048:	0f 91       	pop	r16
    204a:	ff 90       	pop	r15
    204c:	ef 90       	pop	r14
    204e:	df 90       	pop	r13
    2050:	cf 90       	pop	r12
    2052:	bf 90       	pop	r11
    2054:	af 90       	pop	r10
    2056:	9f 90       	pop	r9
    2058:	8f 90       	pop	r8
    205a:	7f 90       	pop	r7
    205c:	6f 90       	pop	r6
    205e:	5f 90       	pop	r5
    2060:	4f 90       	pop	r4
    2062:	3f 90       	pop	r3
    2064:	2f 90       	pop	r2
    2066:	08 95       	ret

00002068 <nvm_flash_erase_and_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_flash_erase_and_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    2068:	2f 92       	push	r2
    206a:	3f 92       	push	r3
    206c:	4f 92       	push	r4
    206e:	5f 92       	push	r5
    2070:	6f 92       	push	r6
    2072:	7f 92       	push	r7
    2074:	8f 92       	push	r8
    2076:	9f 92       	push	r9
    2078:	af 92       	push	r10
    207a:	bf 92       	push	r11
    207c:	cf 92       	push	r12
    207e:	df 92       	push	r13
    2080:	ef 92       	push	r14
    2082:	ff 92       	push	r15
    2084:	0f 93       	push	r16
    2086:	1f 93       	push	r17
    2088:	cf 93       	push	r28
    208a:	df 93       	push	r29
    208c:	00 d0       	rcall	.+0      	; 0x208e <nvm_flash_erase_and_write_buffer+0x26>
    208e:	00 d0       	rcall	.+0      	; 0x2090 <nvm_flash_erase_and_write_buffer+0x28>
    2090:	cd b7       	in	r28, 0x3d	; 61
    2092:	de b7       	in	r29, 0x3e	; 62
    2094:	5c 01       	movw	r10, r24
    2096:	3b 01       	movw	r6, r22
    2098:	7a 01       	movw	r14, r20
    209a:	32 2e       	mov	r3, r18
	uint16_t page_address;
	uint16_t opt_address = (uint16_t)address;
#endif

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);
    209c:	80 78       	andi	r24, 0x80	; 128

	// For each page
	while ( len ) {
    209e:	45 2b       	or	r20, r21
    20a0:	09 f4       	brne	.+2      	; 0x20a4 <nvm_flash_erase_and_write_buffer+0x3c>
    20a2:	86 c0       	rjmp	.+268    	; 0x21b0 <nvm_flash_erase_and_write_buffer+0x148>
    20a4:	8b 83       	std	Y+3, r24	; 0x03
    20a6:	9c 83       	std	Y+4, r25	; 0x04
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    20a8:	0f 2e       	mov	r0, r31
    20aa:	f0 ec       	ldi	r31, 0xC0	; 192
    20ac:	4f 2e       	mov	r4, r31
    20ae:	55 24       	eor	r5, r5
    20b0:	53 94       	inc	r5
    20b2:	f0 2d       	mov	r31, r0
				w_value = nvm_flash_read_word(page_address);
				if (w_value!=0xFFFF) {
					b_flag_erase = true; // The page is not empty
				}
			}else{
				w_value = 0xFFFF;
    20b4:	88 24       	eor	r8, r8
    20b6:	8a 94       	dec	r8
    20b8:	98 2c       	mov	r9, r8
    20ba:	f2 01       	movw	r30, r4
    20bc:	87 85       	ldd	r24, Z+15	; 0x0f
    20be:	88 23       	and	r24, r24
    20c0:	e4 f3       	brlt	.-8      	; 0x20ba <nvm_flash_erase_and_write_buffer+0x52>
    20c2:	cb 80       	ldd	r12, Y+3	; 0x03
    20c4:	dc 80       	ldd	r13, Y+4	; 0x04
    20c6:	f1 e8       	ldi	r31, 0x81	; 129
    20c8:	cf 0e       	add	r12, r31
    20ca:	d1 1c       	adc	r13, r1
    20cc:	0b 81       	ldd	r16, Y+3	; 0x03
    20ce:	1c 81       	ldd	r17, Y+4	; 0x04
    20d0:	0f 5f       	subi	r16, 0xFF	; 255
    20d2:	1f 4f       	sbci	r17, 0xFF	; 255
    20d4:	21 2c       	mov	r2, r1
    20d6:	b8 01       	movw	r22, r16
    20d8:	61 50       	subi	r22, 0x01	; 1
    20da:	71 09       	sbc	r23, r1
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
			if (b_blank_check) {
    20dc:	33 20       	and	r3, r3
    20de:	71 f0       	breq	.+28     	; 0x20fc <nvm_flash_erase_and_write_buffer+0x94>
 * \return Word from program memory
 */
static inline uint16_t nvm_flash_read_word(flash_addr_t addr)
{
#if defined(__GNUC__)
	return pgm_read_word_far(addr);
    20e0:	cb 01       	movw	r24, r22
    20e2:	a0 e0       	ldi	r26, 0x00	; 0
    20e4:	b0 e0       	ldi	r27, 0x00	; 0
    20e6:	ab bf       	out	0x3b, r26	; 59
    20e8:	fc 01       	movw	r30, r24
    20ea:	87 91       	elpm	r24, Z+
    20ec:	96 91       	elpm	r25, Z
				// Read flash to know if the erase command is mandatory
				w_value = nvm_flash_read_word(page_address);
    20ee:	89 83       	std	Y+1, r24	; 0x01
    20f0:	9a 83       	std	Y+2, r25	; 0x02
				if (w_value!=0xFFFF) {
    20f2:	01 96       	adiw	r24, 0x01	; 1
    20f4:	29 f0       	breq	.+10     	; 0x2100 <nvm_flash_erase_and_write_buffer+0x98>
					b_flag_erase = true; // The page is not empty
    20f6:	22 24       	eor	r2, r2
    20f8:	23 94       	inc	r2
    20fa:	02 c0       	rjmp	.+4      	; 0x2100 <nvm_flash_erase_and_write_buffer+0x98>
				}
			}else{
				w_value = 0xFFFF;
    20fc:	89 82       	std	Y+1, r8	; 0x01
    20fe:	9a 82       	std	Y+2, r9	; 0x02
			}

			// Update flash buffer
			if (len) {
    2100:	e1 14       	cp	r14, r1
    2102:	f1 04       	cpc	r15, r1
    2104:	d9 f0       	breq	.+54     	; 0x213c <nvm_flash_erase_and_write_buffer+0xd4>
				if (opt_address == page_address) {
    2106:	6a 15       	cp	r22, r10
    2108:	7b 05       	cpc	r23, r11
    210a:	09 f0       	breq	.+2      	; 0x210e <nvm_flash_erase_and_write_buffer+0xa6>
    210c:	4d c0       	rjmp	.+154    	; 0x21a8 <nvm_flash_erase_and_write_buffer+0x140>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
    210e:	31 e0       	ldi	r19, 0x01	; 1
    2110:	e3 1a       	sub	r14, r19
    2112:	f1 08       	sbc	r15, r1
					opt_address++;
					LSB(w_value)=*(uint8_t*)buf;
    2114:	f3 01       	movw	r30, r6
    2116:	81 91       	ld	r24, Z+
    2118:	3f 01       	movw	r6, r30
    211a:	89 83       	std	Y+1, r24	; 0x01
					buf=(uint8_t*)buf+1;
				}
			}
			if (len) {
    211c:	e1 14       	cp	r14, r1
    211e:	f1 04       	cpc	r15, r1
    2120:	11 f4       	brne	.+4      	; 0x2126 <nvm_flash_erase_and_write_buffer+0xbe>
			if (len) {
				if (opt_address == page_address) {
					// The MSB of flash word must be changed
					// because the address is even
					len--;
					opt_address++;
    2122:	58 01       	movw	r10, r16
    2124:	0b c0       	rjmp	.+22     	; 0x213c <nvm_flash_erase_and_write_buffer+0xd4>
			}
			if (len) {
				if (opt_address == (page_address+1)) {
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
    2126:	f1 e0       	ldi	r31, 0x01	; 1
    2128:	ef 1a       	sub	r14, r31
    212a:	f1 08       	sbc	r15, r1
					opt_address++;
    212c:	58 01       	movw	r10, r16
    212e:	2f ef       	ldi	r18, 0xFF	; 255
    2130:	a2 1a       	sub	r10, r18
    2132:	b2 0a       	sbc	r11, r18
					MSB(w_value)=*(uint8_t*)buf;
    2134:	f3 01       	movw	r30, r6
    2136:	81 91       	ld	r24, Z+
    2138:	3f 01       	movw	r6, r30
    213a:	8a 83       	std	Y+2, r24	; 0x02
					buf=(uint8_t*)buf+1;
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_address,w_value);
    213c:	49 81       	ldd	r20, Y+1	; 0x01
    213e:	5a 81       	ldd	r21, Y+2	; 0x02
    2140:	80 e0       	ldi	r24, 0x00	; 0
    2142:	90 e0       	ldi	r25, 0x00	; 0
    2144:	0e 94 0f 40 	call	0x801e	; 0x801e <nvm_flash_load_word_to_buffer>
    2148:	0e 5f       	subi	r16, 0xFE	; 254
    214a:	1f 4f       	sbci	r17, 0xFF	; 255
	// For each page
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
    214c:	0c 15       	cp	r16, r12
    214e:	1d 05       	cpc	r17, r13
    2150:	09 f0       	breq	.+2      	; 0x2154 <nvm_flash_erase_and_write_buffer+0xec>
    2152:	c1 cf       	rjmp	.-126    	; 0x20d6 <nvm_flash_erase_and_write_buffer+0x6e>
    2154:	87 01       	movw	r16, r14
			nvm_flash_load_word_to_buffer(page_address,w_value);
			page_address+=2;
		}

		// Write flash buffer
		if (b_flag_erase) {
    2156:	22 20       	and	r2, r2
    2158:	79 f0       	breq	.+30     	; 0x2178 <nvm_flash_erase_and_write_buffer+0x110>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    215a:	f2 01       	movw	r30, r4
    215c:	87 85       	ldd	r24, Z+15	; 0x0f
    215e:	88 23       	and	r24, r24
    2160:	e4 f3       	brlt	.-8      	; 0x215a <nvm_flash_erase_and_write_buffer+0xf2>
 * \param page_addr Byte address to the page to delete
 */
static inline void nvm_flash_atomic_write_app_page(flash_addr_t page_addr)
{
	nvm_wait_until_ready();
	nvm_common_spm(page_addr, NVM_CMD_ERASE_WRITE_APP_PAGE_gc);
    2162:	2b 81       	ldd	r18, Y+3	; 0x03
    2164:	3c 81       	ldd	r19, Y+4	; 0x04
    2166:	c9 01       	movw	r24, r18
    2168:	a0 e0       	ldi	r26, 0x00	; 0
    216a:	b0 e0       	ldi	r27, 0x00	; 0
    216c:	45 e2       	ldi	r20, 0x25	; 37
    216e:	bc 01       	movw	r22, r24
    2170:	cd 01       	movw	r24, r26
    2172:	0e 94 00 40 	call	0x8000	; 0x8000 <nvm_common_spm>
    2176:	0e c0       	rjmp	.+28     	; 0x2194 <nvm_flash_erase_and_write_buffer+0x12c>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    2178:	f2 01       	movw	r30, r4
    217a:	87 85       	ldd	r24, Z+15	; 0x0f
    217c:	88 23       	and	r24, r24
    217e:	e4 f3       	brlt	.-8      	; 0x2178 <nvm_flash_erase_and_write_buffer+0x110>
 * \param page_addr Byte address to the page to delete
 */
static inline void nvm_flash_split_write_app_page(flash_addr_t page_addr)
{
	nvm_wait_until_ready();
	nvm_common_spm(page_addr, NVM_CMD_WRITE_APP_PAGE_gc);
    2180:	2b 81       	ldd	r18, Y+3	; 0x03
    2182:	3c 81       	ldd	r19, Y+4	; 0x04
    2184:	c9 01       	movw	r24, r18
    2186:	a0 e0       	ldi	r26, 0x00	; 0
    2188:	b0 e0       	ldi	r27, 0x00	; 0
    218a:	44 e2       	ldi	r20, 0x24	; 36
    218c:	bc 01       	movw	r22, r24
    218e:	cd 01       	movw	r24, r26
    2190:	0e 94 00 40 	call	0x8000	; 0x8000 <nvm_common_spm>
    2194:	8b 81       	ldd	r24, Y+3	; 0x03
    2196:	9c 81       	ldd	r25, Y+4	; 0x04
    2198:	80 58       	subi	r24, 0x80	; 128
    219a:	9f 4f       	sbci	r25, 0xFF	; 255
    219c:	8b 83       	std	Y+3, r24	; 0x03
    219e:	9c 83       	std	Y+4, r25	; 0x04

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);

	// For each page
	while ( len ) {
    21a0:	01 2b       	or	r16, r17
    21a2:	09 f0       	breq	.+2      	; 0x21a6 <nvm_flash_erase_and_write_buffer+0x13e>
    21a4:	8a cf       	rjmp	.-236    	; 0x20ba <nvm_flash_erase_and_write_buffer+0x52>
    21a6:	04 c0       	rjmp	.+8      	; 0x21b0 <nvm_flash_erase_and_write_buffer+0x148>
					LSB(w_value)=*(uint8_t*)buf;
					buf=(uint8_t*)buf+1;
				}
			}
			if (len) {
				if (opt_address == (page_address+1)) {
    21a8:	0a 15       	cp	r16, r10
    21aa:	1b 05       	cpc	r17, r11
    21ac:	39 f6       	brne	.-114    	; 0x213c <nvm_flash_erase_and_write_buffer+0xd4>
    21ae:	bb cf       	rjmp	.-138    	; 0x2126 <nvm_flash_erase_and_write_buffer+0xbe>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
		}
	}
}
    21b0:	24 96       	adiw	r28, 0x04	; 4
    21b2:	cd bf       	out	0x3d, r28	; 61
    21b4:	de bf       	out	0x3e, r29	; 62
    21b6:	df 91       	pop	r29
    21b8:	cf 91       	pop	r28
    21ba:	1f 91       	pop	r17
    21bc:	0f 91       	pop	r16
    21be:	ff 90       	pop	r15
    21c0:	ef 90       	pop	r14
    21c2:	df 90       	pop	r13
    21c4:	cf 90       	pop	r12
    21c6:	bf 90       	pop	r11
    21c8:	af 90       	pop	r10
    21ca:	9f 90       	pop	r9
    21cc:	8f 90       	pop	r8
    21ce:	7f 90       	pop	r7
    21d0:	6f 90       	pop	r6
    21d2:	5f 90       	pop	r5
    21d4:	4f 90       	pop	r4
    21d6:	3f 90       	pop	r3
    21d8:	2f 90       	pop	r2
    21da:	08 95       	ret

000021dc <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    21dc:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    21e0:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    21e2:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    21e4:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    21e8:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    21ea:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    21ee:	08 95       	ret

000021f0 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    21f0:	fc 01       	movw	r30, r24
    21f2:	91 81       	ldd	r25, Z+1	; 0x01
    21f4:	95 ff       	sbrs	r25, 5
    21f6:	fd cf       	rjmp	.-6      	; 0x21f2 <usart_putchar+0x2>
    21f8:	60 83       	st	Z, r22
    21fa:	80 e0       	ldi	r24, 0x00	; 0
    21fc:	90 e0       	ldi	r25, 0x00	; 0
    21fe:	08 95       	ret

00002200 <usart_getchar>:
    2200:	fc 01       	movw	r30, r24
    2202:	91 81       	ldd	r25, Z+1	; 0x01
    2204:	99 23       	and	r25, r25
    2206:	ec f7       	brge	.-6      	; 0x2202 <usart_getchar+0x2>
    2208:	80 81       	ld	r24, Z
    220a:	08 95       	ret

0000220c <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    220c:	2f 92       	push	r2
    220e:	3f 92       	push	r3
    2210:	4f 92       	push	r4
    2212:	5f 92       	push	r5
    2214:	6f 92       	push	r6
    2216:	7f 92       	push	r7
    2218:	8f 92       	push	r8
    221a:	9f 92       	push	r9
    221c:	af 92       	push	r10
    221e:	bf 92       	push	r11
    2220:	cf 92       	push	r12
    2222:	df 92       	push	r13
    2224:	ef 92       	push	r14
    2226:	ff 92       	push	r15
    2228:	0f 93       	push	r16
    222a:	1f 93       	push	r17
    222c:	cf 93       	push	r28
    222e:	1c 01       	movw	r2, r24
    2230:	2a 01       	movw	r4, r20
    2232:	3b 01       	movw	r6, r22
    2234:	48 01       	movw	r8, r16
    2236:	59 01       	movw	r10, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    2238:	d9 01       	movw	r26, r18
    223a:	c8 01       	movw	r24, r16
    223c:	68 94       	set
    223e:	12 f8       	bld	r1, 2
    2240:	b6 95       	lsr	r27
    2242:	a7 95       	ror	r26
    2244:	97 95       	ror	r25
    2246:	87 95       	ror	r24
    2248:	16 94       	lsr	r1
    224a:	d1 f7       	brne	.-12     	; 0x2240 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    224c:	b9 01       	movw	r22, r18
    224e:	a8 01       	movw	r20, r16
    2250:	03 2e       	mov	r0, r19
    2252:	36 e1       	ldi	r19, 0x16	; 22
    2254:	76 95       	lsr	r23
    2256:	67 95       	ror	r22
    2258:	57 95       	ror	r21
    225a:	47 95       	ror	r20
    225c:	3a 95       	dec	r19
    225e:	d1 f7       	brne	.-12     	; 0x2254 <usart_set_baudrate+0x48>
    2260:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    2262:	f1 01       	movw	r30, r2
    2264:	23 81       	ldd	r18, Z+3	; 0x03
    2266:	22 fd       	sbrc	r18, 2
    2268:	08 c0       	rjmp	.+16     	; 0x227a <usart_set_baudrate+0x6e>
		max_rate /= 2;
    226a:	b6 95       	lsr	r27
    226c:	a7 95       	ror	r26
    226e:	97 95       	ror	r25
    2270:	87 95       	ror	r24
		min_rate /= 2;
    2272:	76 95       	lsr	r23
    2274:	67 95       	ror	r22
    2276:	57 95       	ror	r21
    2278:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    227a:	84 15       	cp	r24, r4
    227c:	95 05       	cpc	r25, r5
    227e:	a6 05       	cpc	r26, r6
    2280:	b7 05       	cpc	r27, r7
    2282:	08 f4       	brcc	.+2      	; 0x2286 <usart_set_baudrate+0x7a>
    2284:	aa c0       	rjmp	.+340    	; 0x23da <usart_set_baudrate+0x1ce>
    2286:	44 16       	cp	r4, r20
    2288:	55 06       	cpc	r5, r21
    228a:	66 06       	cpc	r6, r22
    228c:	77 06       	cpc	r7, r23
    228e:	08 f4       	brcc	.+2      	; 0x2292 <usart_set_baudrate+0x86>
    2290:	a6 c0       	rjmp	.+332    	; 0x23de <usart_set_baudrate+0x1d2>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    2292:	f1 01       	movw	r30, r2
    2294:	83 81       	ldd	r24, Z+3	; 0x03
    2296:	82 fd       	sbrc	r24, 2
    2298:	04 c0       	rjmp	.+8      	; 0x22a2 <usart_set_baudrate+0x96>
		baud *= 2;
    229a:	44 0c       	add	r4, r4
    229c:	55 1c       	adc	r5, r5
    229e:	66 1c       	adc	r6, r6
    22a0:	77 1c       	adc	r7, r7
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    22a2:	c5 01       	movw	r24, r10
    22a4:	b4 01       	movw	r22, r8
    22a6:	a3 01       	movw	r20, r6
    22a8:	92 01       	movw	r18, r4
    22aa:	d2 d3       	rcall	.+1956   	; 0x2a50 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    22ac:	2f 3f       	cpi	r18, 0xFF	; 255
    22ae:	31 05       	cpc	r19, r1
    22b0:	41 05       	cpc	r20, r1
    22b2:	51 05       	cpc	r21, r1
    22b4:	08 f4       	brcc	.+2      	; 0x22b8 <usart_set_baudrate+0xac>
    22b6:	95 c0       	rjmp	.+298    	; 0x23e2 <usart_set_baudrate+0x1d6>
    22b8:	c1 2c       	mov	r12, r1
    22ba:	d1 2c       	mov	r13, r1
    22bc:	76 01       	movw	r14, r12
    22be:	ca 94       	dec	r12
    22c0:	c9 ef       	ldi	r28, 0xF9	; 249
    22c2:	05 c0       	rjmp	.+10     	; 0x22ce <usart_set_baudrate+0xc2>
    22c4:	2c 15       	cp	r18, r12
    22c6:	3d 05       	cpc	r19, r13
    22c8:	4e 05       	cpc	r20, r14
    22ca:	5f 05       	cpc	r21, r15
    22cc:	68 f0       	brcs	.+26     	; 0x22e8 <usart_set_baudrate+0xdc>
			break;
		}

		limit <<= 1;
    22ce:	cc 0c       	add	r12, r12
    22d0:	dd 1c       	adc	r13, r13
    22d2:	ee 1c       	adc	r14, r14
    22d4:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    22d6:	cd 3f       	cpi	r28, 0xFD	; 253
    22d8:	14 f4       	brge	.+4      	; 0x22de <usart_set_baudrate+0xd2>
			limit |= 1;
    22da:	68 94       	set
    22dc:	c0 f8       	bld	r12, 0
    22de:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    22e0:	c7 30       	cpi	r28, 0x07	; 7
    22e2:	81 f7       	brne	.-32     	; 0x22c4 <usart_set_baudrate+0xb8>
    22e4:	8c 2f       	mov	r24, r28
    22e6:	54 c0       	rjmp	.+168    	; 0x2390 <usart_set_baudrate+0x184>
    22e8:	8c 2f       	mov	r24, r28
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    22ea:	cc 23       	and	r28, r28
    22ec:	0c f0       	brlt	.+2      	; 0x22f0 <usart_set_baudrate+0xe4>
    22ee:	50 c0       	rjmp	.+160    	; 0x2390 <usart_set_baudrate+0x184>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    22f0:	d3 01       	movw	r26, r6
    22f2:	c2 01       	movw	r24, r4
    22f4:	88 0f       	add	r24, r24
    22f6:	99 1f       	adc	r25, r25
    22f8:	aa 1f       	adc	r26, r26
    22fa:	bb 1f       	adc	r27, r27
    22fc:	88 0f       	add	r24, r24
    22fe:	99 1f       	adc	r25, r25
    2300:	aa 1f       	adc	r26, r26
    2302:	bb 1f       	adc	r27, r27
    2304:	88 0f       	add	r24, r24
    2306:	99 1f       	adc	r25, r25
    2308:	aa 1f       	adc	r26, r26
    230a:	bb 1f       	adc	r27, r27
    230c:	85 01       	movw	r16, r10
    230e:	74 01       	movw	r14, r8
    2310:	e8 1a       	sub	r14, r24
    2312:	f9 0a       	sbc	r15, r25
    2314:	0a 0b       	sbc	r16, r26
    2316:	1b 0b       	sbc	r17, r27
    2318:	d8 01       	movw	r26, r16
    231a:	c7 01       	movw	r24, r14
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    231c:	ce 3f       	cpi	r28, 0xFE	; 254
    231e:	ec f4       	brge	.+58     	; 0x235a <usart_set_baudrate+0x14e>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    2320:	2d ef       	ldi	r18, 0xFD	; 253
    2322:	3f ef       	ldi	r19, 0xFF	; 255
    2324:	2c 1b       	sub	r18, r28
    2326:	31 09       	sbc	r19, r1
    2328:	c7 fd       	sbrc	r28, 7
    232a:	33 95       	inc	r19
    232c:	04 c0       	rjmp	.+8      	; 0x2336 <usart_set_baudrate+0x12a>
    232e:	88 0f       	add	r24, r24
    2330:	99 1f       	adc	r25, r25
    2332:	aa 1f       	adc	r26, r26
    2334:	bb 1f       	adc	r27, r27
    2336:	2a 95       	dec	r18
    2338:	d2 f7       	brpl	.-12     	; 0x232e <usart_set_baudrate+0x122>
    233a:	73 01       	movw	r14, r6
    233c:	62 01       	movw	r12, r4
    233e:	f6 94       	lsr	r15
    2340:	e7 94       	ror	r14
    2342:	d7 94       	ror	r13
    2344:	c7 94       	ror	r12
    2346:	bc 01       	movw	r22, r24
    2348:	cd 01       	movw	r24, r26
    234a:	6c 0d       	add	r22, r12
    234c:	7d 1d       	adc	r23, r13
    234e:	8e 1d       	adc	r24, r14
    2350:	9f 1d       	adc	r25, r15
    2352:	a3 01       	movw	r20, r6
    2354:	92 01       	movw	r18, r4
    2356:	7c d3       	rcall	.+1784   	; 0x2a50 <__udivmodsi4>
    2358:	36 c0       	rjmp	.+108    	; 0x23c6 <usart_set_baudrate+0x1ba>
		} else {
			baud <<= exp + 3;
    235a:	23 e0       	ldi	r18, 0x03	; 3
    235c:	2c 0f       	add	r18, r28
    235e:	83 01       	movw	r16, r6
    2360:	72 01       	movw	r14, r4
    2362:	04 c0       	rjmp	.+8      	; 0x236c <usart_set_baudrate+0x160>
    2364:	ee 0c       	add	r14, r14
    2366:	ff 1c       	adc	r15, r15
    2368:	00 1f       	adc	r16, r16
    236a:	11 1f       	adc	r17, r17
    236c:	2a 95       	dec	r18
    236e:	d2 f7       	brpl	.-12     	; 0x2364 <usart_set_baudrate+0x158>
    2370:	a8 01       	movw	r20, r16
    2372:	97 01       	movw	r18, r14
			div = (cpu_hz + baud / 2) / baud;
    2374:	67 01       	movw	r12, r14
    2376:	78 01       	movw	r14, r16
    2378:	f6 94       	lsr	r15
    237a:	e7 94       	ror	r14
    237c:	d7 94       	ror	r13
    237e:	c7 94       	ror	r12
    2380:	bc 01       	movw	r22, r24
    2382:	cd 01       	movw	r24, r26
    2384:	6c 0d       	add	r22, r12
    2386:	7d 1d       	adc	r23, r13
    2388:	8e 1d       	adc	r24, r14
    238a:	9f 1d       	adc	r25, r15
    238c:	61 d3       	rcall	.+1730   	; 0x2a50 <__udivmodsi4>
    238e:	1b c0       	rjmp	.+54     	; 0x23c6 <usart_set_baudrate+0x1ba>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    2390:	8d 5f       	subi	r24, 0xFD	; 253
    2392:	a3 01       	movw	r20, r6
    2394:	92 01       	movw	r18, r4
    2396:	04 c0       	rjmp	.+8      	; 0x23a0 <usart_set_baudrate+0x194>
    2398:	22 0f       	add	r18, r18
    239a:	33 1f       	adc	r19, r19
    239c:	44 1f       	adc	r20, r20
    239e:	55 1f       	adc	r21, r21
    23a0:	8a 95       	dec	r24
    23a2:	d2 f7       	brpl	.-12     	; 0x2398 <usart_set_baudrate+0x18c>
		div = (cpu_hz + baud / 2) / baud - 1;
    23a4:	da 01       	movw	r26, r20
    23a6:	c9 01       	movw	r24, r18
    23a8:	b6 95       	lsr	r27
    23aa:	a7 95       	ror	r26
    23ac:	97 95       	ror	r25
    23ae:	87 95       	ror	r24
    23b0:	bc 01       	movw	r22, r24
    23b2:	cd 01       	movw	r24, r26
    23b4:	68 0d       	add	r22, r8
    23b6:	79 1d       	adc	r23, r9
    23b8:	8a 1d       	adc	r24, r10
    23ba:	9b 1d       	adc	r25, r11
    23bc:	49 d3       	rcall	.+1682   	; 0x2a50 <__udivmodsi4>
    23be:	21 50       	subi	r18, 0x01	; 1
    23c0:	31 09       	sbc	r19, r1
    23c2:	41 09       	sbc	r20, r1
    23c4:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    23c6:	83 2f       	mov	r24, r19
    23c8:	8f 70       	andi	r24, 0x0F	; 15
    23ca:	c2 95       	swap	r28
    23cc:	c0 7f       	andi	r28, 0xF0	; 240
    23ce:	c8 2b       	or	r28, r24
    23d0:	f1 01       	movw	r30, r2
    23d2:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    23d4:	26 83       	std	Z+6, r18	; 0x06

	return true;
    23d6:	81 e0       	ldi	r24, 0x01	; 1
    23d8:	1c c0       	rjmp	.+56     	; 0x2412 <usart_set_baudrate+0x206>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    23da:	80 e0       	ldi	r24, 0x00	; 0
    23dc:	1a c0       	rjmp	.+52     	; 0x2412 <usart_set_baudrate+0x206>
    23de:	80 e0       	ldi	r24, 0x00	; 0
    23e0:	18 c0       	rjmp	.+48     	; 0x2412 <usart_set_baudrate+0x206>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    23e2:	d3 01       	movw	r26, r6
    23e4:	c2 01       	movw	r24, r4
    23e6:	88 0f       	add	r24, r24
    23e8:	99 1f       	adc	r25, r25
    23ea:	aa 1f       	adc	r26, r26
    23ec:	bb 1f       	adc	r27, r27
    23ee:	88 0f       	add	r24, r24
    23f0:	99 1f       	adc	r25, r25
    23f2:	aa 1f       	adc	r26, r26
    23f4:	bb 1f       	adc	r27, r27
    23f6:	88 0f       	add	r24, r24
    23f8:	99 1f       	adc	r25, r25
    23fa:	aa 1f       	adc	r26, r26
    23fc:	bb 1f       	adc	r27, r27
    23fe:	85 01       	movw	r16, r10
    2400:	74 01       	movw	r14, r8
    2402:	e8 1a       	sub	r14, r24
    2404:	f9 0a       	sbc	r15, r25
    2406:	0a 0b       	sbc	r16, r26
    2408:	1b 0b       	sbc	r17, r27
    240a:	d8 01       	movw	r26, r16
    240c:	c7 01       	movw	r24, r14

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    240e:	c9 ef       	ldi	r28, 0xF9	; 249
    2410:	87 cf       	rjmp	.-242    	; 0x2320 <usart_set_baudrate+0x114>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    2412:	cf 91       	pop	r28
    2414:	1f 91       	pop	r17
    2416:	0f 91       	pop	r16
    2418:	ff 90       	pop	r15
    241a:	ef 90       	pop	r14
    241c:	df 90       	pop	r13
    241e:	cf 90       	pop	r12
    2420:	bf 90       	pop	r11
    2422:	af 90       	pop	r10
    2424:	9f 90       	pop	r9
    2426:	8f 90       	pop	r8
    2428:	7f 90       	pop	r7
    242a:	6f 90       	pop	r6
    242c:	5f 90       	pop	r5
    242e:	4f 90       	pop	r4
    2430:	3f 90       	pop	r3
    2432:	2f 90       	pop	r2
    2434:	08 95       	ret

00002436 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    2436:	0f 93       	push	r16
    2438:	1f 93       	push	r17
    243a:	cf 93       	push	r28
    243c:	df 93       	push	r29
    243e:	ec 01       	movw	r28, r24
    2440:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    2442:	89 2b       	or	r24, r25
    2444:	09 f4       	brne	.+2      	; 0x2448 <usart_init_rs232+0x12>
    2446:	77 c0       	rjmp	.+238    	; 0x2536 <usart_init_rs232+0x100>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    2448:	c1 15       	cp	r28, r1
    244a:	84 e0       	ldi	r24, 0x04	; 4
    244c:	d8 07       	cpc	r29, r24
    244e:	21 f4       	brne	.+8      	; 0x2458 <usart_init_rs232+0x22>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    2450:	64 e0       	ldi	r22, 0x04	; 4
    2452:	80 e0       	ldi	r24, 0x00	; 0
    2454:	e6 d8       	rcall	.-3636   	; 0x1622 <sysclk_enable_module>
    2456:	6f c0       	rjmp	.+222    	; 0x2536 <usart_init_rs232+0x100>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    2458:	c0 38       	cpi	r28, 0x80	; 128
    245a:	e1 e0       	ldi	r30, 0x01	; 1
    245c:	de 07       	cpc	r29, r30
    245e:	21 f4       	brne	.+8      	; 0x2468 <usart_init_rs232+0x32>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    2460:	62 e0       	ldi	r22, 0x02	; 2
    2462:	80 e0       	ldi	r24, 0x00	; 0
    2464:	de d8       	rcall	.-3652   	; 0x1622 <sysclk_enable_module>
    2466:	67 c0       	rjmp	.+206    	; 0x2536 <usart_init_rs232+0x100>
	else if (module == &DMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
	}
#endif
#ifdef EDMA
	else if (module == &EDMA) {
    2468:	c1 15       	cp	r28, r1
    246a:	f1 e0       	ldi	r31, 0x01	; 1
    246c:	df 07       	cpc	r29, r31
    246e:	21 f4       	brne	.+8      	; 0x2478 <usart_init_rs232+0x42>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
    2470:	61 e0       	ldi	r22, 0x01	; 1
    2472:	80 e0       	ldi	r24, 0x00	; 0
    2474:	d6 d8       	rcall	.-3668   	; 0x1622 <sysclk_enable_module>
    2476:	5f c0       	rjmp	.+190    	; 0x2536 <usart_init_rs232+0x100>
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    2478:	c0 38       	cpi	r28, 0x80	; 128
    247a:	83 e0       	ldi	r24, 0x03	; 3
    247c:	d8 07       	cpc	r29, r24
    247e:	21 f4       	brne	.+8      	; 0x2488 <usart_init_rs232+0x52>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    2480:	61 e0       	ldi	r22, 0x01	; 1
    2482:	81 e0       	ldi	r24, 0x01	; 1
    2484:	ce d8       	rcall	.-3684   	; 0x1622 <sysclk_enable_module>
    2486:	57 c0       	rjmp	.+174    	; 0x2536 <usart_init_rs232+0x100>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    2488:	c1 15       	cp	r28, r1
    248a:	e2 e0       	ldi	r30, 0x02	; 2
    248c:	de 07       	cpc	r29, r30
    248e:	21 f4       	brne	.+8      	; 0x2498 <usart_init_rs232+0x62>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    2490:	62 e0       	ldi	r22, 0x02	; 2
    2492:	81 e0       	ldi	r24, 0x01	; 1
    2494:	c6 d8       	rcall	.-3700   	; 0x1622 <sysclk_enable_module>
    2496:	4f c0       	rjmp	.+158    	; 0x2536 <usart_init_rs232+0x100>
	else if (module == &ADCB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    2498:	c1 15       	cp	r28, r1
    249a:	f3 e0       	ldi	r31, 0x03	; 3
    249c:	df 07       	cpc	r29, r31
    249e:	21 f4       	brne	.+8      	; 0x24a8 <usart_init_rs232+0x72>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    24a0:	64 e0       	ldi	r22, 0x04	; 4
    24a2:	81 e0       	ldi	r24, 0x01	; 1
    24a4:	be d8       	rcall	.-3716   	; 0x1622 <sysclk_enable_module>
    24a6:	47 c0       	rjmp	.+142    	; 0x2536 <usart_init_rs232+0x100>
	else if (module == &TCF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
	}
#endif
#ifdef TCC4
	else if (module == &TCC4) {
    24a8:	c1 15       	cp	r28, r1
    24aa:	88 e0       	ldi	r24, 0x08	; 8
    24ac:	d8 07       	cpc	r29, r24
    24ae:	21 f4       	brne	.+8      	; 0x24b8 <usart_init_rs232+0x82>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC4);
    24b0:	61 e0       	ldi	r22, 0x01	; 1
    24b2:	83 e0       	ldi	r24, 0x03	; 3
    24b4:	b6 d8       	rcall	.-3732   	; 0x1622 <sysclk_enable_module>
    24b6:	3f c0       	rjmp	.+126    	; 0x2536 <usart_init_rs232+0x100>
	}
#endif
#ifdef TCC5
	else if (module == &TCC5) {
    24b8:	c0 34       	cpi	r28, 0x40	; 64
    24ba:	e8 e0       	ldi	r30, 0x08	; 8
    24bc:	de 07       	cpc	r29, r30
    24be:	21 f4       	brne	.+8      	; 0x24c8 <usart_init_rs232+0x92>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC5);
    24c0:	62 e0       	ldi	r22, 0x02	; 2
    24c2:	83 e0       	ldi	r24, 0x03	; 3
    24c4:	ae d8       	rcall	.-3748   	; 0x1622 <sysclk_enable_module>
    24c6:	37 c0       	rjmp	.+110    	; 0x2536 <usart_init_rs232+0x100>
	else if (module == &TCD4) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC4);
	}
#endif
#ifdef TCD5
	else if (module == &TCD5) {
    24c8:	c0 34       	cpi	r28, 0x40	; 64
    24ca:	f9 e0       	ldi	r31, 0x09	; 9
    24cc:	df 07       	cpc	r29, r31
    24ce:	21 f4       	brne	.+8      	; 0x24d8 <usart_init_rs232+0xa2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
    24d0:	62 e0       	ldi	r22, 0x02	; 2
    24d2:	84 e0       	ldi	r24, 0x04	; 4
    24d4:	a6 d8       	rcall	.-3764   	; 0x1622 <sysclk_enable_module>
    24d6:	2f c0       	rjmp	.+94     	; 0x2536 <usart_init_rs232+0x100>
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    24d8:	c0 3b       	cpi	r28, 0xB0	; 176
    24da:	88 e0       	ldi	r24, 0x08	; 8
    24dc:	d8 07       	cpc	r29, r24
    24de:	21 f4       	brne	.+8      	; 0x24e8 <usart_init_rs232+0xb2>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    24e0:	64 e0       	ldi	r22, 0x04	; 4
    24e2:	83 e0       	ldi	r24, 0x03	; 3
    24e4:	9e d8       	rcall	.-3780   	; 0x1622 <sysclk_enable_module>
    24e6:	27 c0       	rjmp	.+78     	; 0x2536 <usart_init_rs232+0x100>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    24e8:	c0 3e       	cpi	r28, 0xE0	; 224
    24ea:	e8 e0       	ldi	r30, 0x08	; 8
    24ec:	de 07       	cpc	r29, r30
    24ee:	21 f4       	brne	.+8      	; 0x24f8 <usart_init_rs232+0xc2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    24f0:	68 e0       	ldi	r22, 0x08	; 8
    24f2:	83 e0       	ldi	r24, 0x03	; 3
    24f4:	96 d8       	rcall	.-3796   	; 0x1622 <sysclk_enable_module>
    24f6:	1f c0       	rjmp	.+62     	; 0x2536 <usart_init_rs232+0x100>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    24f8:	c0 3c       	cpi	r28, 0xC0	; 192
    24fa:	f8 e0       	ldi	r31, 0x08	; 8
    24fc:	df 07       	cpc	r29, r31
    24fe:	21 f4       	brne	.+8      	; 0x2508 <usart_init_rs232+0xd2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    2500:	60 e1       	ldi	r22, 0x10	; 16
    2502:	83 e0       	ldi	r24, 0x03	; 3
    2504:	8e d8       	rcall	.-3812   	; 0x1622 <sysclk_enable_module>
    2506:	17 c0       	rjmp	.+46     	; 0x2536 <usart_init_rs232+0x100>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    2508:	c0 3c       	cpi	r28, 0xC0	; 192
    250a:	89 e0       	ldi	r24, 0x09	; 9
    250c:	d8 07       	cpc	r29, r24
    250e:	21 f4       	brne	.+8      	; 0x2518 <usart_init_rs232+0xe2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    2510:	60 e1       	ldi	r22, 0x10	; 16
    2512:	84 e0       	ldi	r24, 0x04	; 4
    2514:	86 d8       	rcall	.-3828   	; 0x1622 <sysclk_enable_module>
    2516:	0f c0       	rjmp	.+30     	; 0x2536 <usart_init_rs232+0x100>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    2518:	c0 38       	cpi	r28, 0x80	; 128
    251a:	e4 e0       	ldi	r30, 0x04	; 4
    251c:	de 07       	cpc	r29, r30
    251e:	21 f4       	brne	.+8      	; 0x2528 <usart_init_rs232+0xf2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    2520:	60 e4       	ldi	r22, 0x40	; 64
    2522:	83 e0       	ldi	r24, 0x03	; 3
    2524:	7e d8       	rcall	.-3844   	; 0x1622 <sysclk_enable_module>
    2526:	07 c0       	rjmp	.+14     	; 0x2536 <usart_init_rs232+0x100>
	else if (module == &TWIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
	}
#endif
#ifdef XCL
	else if (module == &XCL) {
    2528:	c0 36       	cpi	r28, 0x60	; 96
    252a:	f4 e0       	ldi	r31, 0x04	; 4
    252c:	df 07       	cpc	r29, r31
    252e:	19 f4       	brne	.+6      	; 0x2536 <usart_init_rs232+0x100>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_XCL);
    2530:	60 e8       	ldi	r22, 0x80	; 128
    2532:	80 e0       	ldi	r24, 0x00	; 0
    2534:	76 d8       	rcall	.-3860   	; 0x1622 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    2536:	8c 81       	ldd	r24, Y+4	; 0x04
    2538:	8f 73       	andi	r24, 0x3F	; 63
    253a:	8c 83       	std	Y+4, r24	; 0x04
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    253c:	f8 01       	movw	r30, r16
    253e:	94 81       	ldd	r25, Z+4	; 0x04
    2540:	85 81       	ldd	r24, Z+5	; 0x05
    2542:	89 2b       	or	r24, r25
    2544:	96 81       	ldd	r25, Z+6	; 0x06
    2546:	91 11       	cpse	r25, r1
    2548:	98 e0       	ldi	r25, 0x08	; 8
    254a:	89 2b       	or	r24, r25
    254c:	8c 83       	std	Y+4, r24	; 0x04
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    254e:	f8 01       	movw	r30, r16
    2550:	40 81       	ld	r20, Z
    2552:	51 81       	ldd	r21, Z+1	; 0x01
    2554:	62 81       	ldd	r22, Z+2	; 0x02
    2556:	73 81       	ldd	r23, Z+3	; 0x03
    2558:	00 e0       	ldi	r16, 0x00	; 0
    255a:	18 e4       	ldi	r17, 0x48	; 72
    255c:	28 ee       	ldi	r18, 0xE8	; 232
    255e:	31 e0       	ldi	r19, 0x01	; 1
    2560:	ce 01       	movw	r24, r28
    2562:	54 de       	rcall	.-856    	; 0x220c <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    2564:	9b 81       	ldd	r25, Y+3	; 0x03
    2566:	98 60       	ori	r25, 0x08	; 8
    2568:	9b 83       	std	Y+3, r25	; 0x03
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    256a:	9b 81       	ldd	r25, Y+3	; 0x03
    256c:	90 61       	ori	r25, 0x10	; 16
    256e:	9b 83       	std	Y+3, r25	; 0x03
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    2570:	df 91       	pop	r29
    2572:	cf 91       	pop	r28
    2574:	1f 91       	pop	r17
    2576:	0f 91       	pop	r16
    2578:	08 95       	ret

0000257a <usart_xmegae_init_rs232>:
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_xmegae_init_rs232(USART_t *usart,
		const usart_xmegae_rs232_options_t *opt)
{
    257a:	cf 92       	push	r12
    257c:	df 92       	push	r13
    257e:	ef 92       	push	r14
    2580:	ff 92       	push	r15
    2582:	0f 93       	push	r16
    2584:	1f 93       	push	r17
    2586:	cf 93       	push	r28
    2588:	df 93       	push	r29
    258a:	1f 92       	push	r1
    258c:	cd b7       	in	r28, 0x3d	; 61
    258e:	de b7       	in	r29, 0x3e	; 62
    2590:	7c 01       	movw	r14, r24
    2592:	6b 01       	movw	r12, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    2594:	00 97       	sbiw	r24, 0x00	; 0
    2596:	09 f4       	brne	.+2      	; 0x259a <usart_xmegae_init_rs232+0x20>
    2598:	87 c0       	rjmp	.+270    	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    259a:	81 15       	cp	r24, r1
    259c:	94 40       	sbci	r25, 0x04	; 4
    259e:	21 f4       	brne	.+8      	; 0x25a8 <usart_xmegae_init_rs232+0x2e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    25a0:	64 e0       	ldi	r22, 0x04	; 4
    25a2:	80 e0       	ldi	r24, 0x00	; 0
    25a4:	3e d8       	rcall	.-3972   	; 0x1622 <sysclk_enable_module>
    25a6:	80 c0       	rjmp	.+256    	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    25a8:	80 e8       	ldi	r24, 0x80	; 128
    25aa:	e8 16       	cp	r14, r24
    25ac:	81 e0       	ldi	r24, 0x01	; 1
    25ae:	f8 06       	cpc	r15, r24
    25b0:	21 f4       	brne	.+8      	; 0x25ba <usart_xmegae_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    25b2:	62 e0       	ldi	r22, 0x02	; 2
    25b4:	80 e0       	ldi	r24, 0x00	; 0
    25b6:	35 d8       	rcall	.-3990   	; 0x1622 <sysclk_enable_module>
    25b8:	77 c0       	rjmp	.+238    	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	else if (module == &DMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
	}
#endif
#ifdef EDMA
	else if (module == &EDMA) {
    25ba:	e1 14       	cp	r14, r1
    25bc:	e1 e0       	ldi	r30, 0x01	; 1
    25be:	fe 06       	cpc	r15, r30
    25c0:	21 f4       	brne	.+8      	; 0x25ca <usart_xmegae_init_rs232+0x50>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
    25c2:	61 e0       	ldi	r22, 0x01	; 1
    25c4:	80 e0       	ldi	r24, 0x00	; 0
    25c6:	2d d8       	rcall	.-4006   	; 0x1622 <sysclk_enable_module>
    25c8:	6f c0       	rjmp	.+222    	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    25ca:	f0 e8       	ldi	r31, 0x80	; 128
    25cc:	ef 16       	cp	r14, r31
    25ce:	f3 e0       	ldi	r31, 0x03	; 3
    25d0:	ff 06       	cpc	r15, r31
    25d2:	21 f4       	brne	.+8      	; 0x25dc <usart_xmegae_init_rs232+0x62>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    25d4:	61 e0       	ldi	r22, 0x01	; 1
    25d6:	81 e0       	ldi	r24, 0x01	; 1
    25d8:	24 d8       	rcall	.-4024   	; 0x1622 <sysclk_enable_module>
    25da:	66 c0       	rjmp	.+204    	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    25dc:	e1 14       	cp	r14, r1
    25de:	22 e0       	ldi	r18, 0x02	; 2
    25e0:	f2 06       	cpc	r15, r18
    25e2:	21 f4       	brne	.+8      	; 0x25ec <usart_xmegae_init_rs232+0x72>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    25e4:	62 e0       	ldi	r22, 0x02	; 2
    25e6:	81 e0       	ldi	r24, 0x01	; 1
    25e8:	1c d8       	rcall	.-4040   	; 0x1622 <sysclk_enable_module>
    25ea:	5e c0       	rjmp	.+188    	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	else if (module == &ADCB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    25ec:	e1 14       	cp	r14, r1
    25ee:	83 e0       	ldi	r24, 0x03	; 3
    25f0:	f8 06       	cpc	r15, r24
    25f2:	21 f4       	brne	.+8      	; 0x25fc <usart_xmegae_init_rs232+0x82>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    25f4:	64 e0       	ldi	r22, 0x04	; 4
    25f6:	81 e0       	ldi	r24, 0x01	; 1
    25f8:	14 d8       	rcall	.-4056   	; 0x1622 <sysclk_enable_module>
    25fa:	56 c0       	rjmp	.+172    	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	else if (module == &TCF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
	}
#endif
#ifdef TCC4
	else if (module == &TCC4) {
    25fc:	e1 14       	cp	r14, r1
    25fe:	e8 e0       	ldi	r30, 0x08	; 8
    2600:	fe 06       	cpc	r15, r30
    2602:	21 f4       	brne	.+8      	; 0x260c <usart_xmegae_init_rs232+0x92>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC4);
    2604:	61 e0       	ldi	r22, 0x01	; 1
    2606:	83 e0       	ldi	r24, 0x03	; 3
    2608:	0c d8       	rcall	.-4072   	; 0x1622 <sysclk_enable_module>
    260a:	4e c0       	rjmp	.+156    	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	}
#endif
#ifdef TCC5
	else if (module == &TCC5) {
    260c:	f0 e4       	ldi	r31, 0x40	; 64
    260e:	ef 16       	cp	r14, r31
    2610:	f8 e0       	ldi	r31, 0x08	; 8
    2612:	ff 06       	cpc	r15, r31
    2614:	21 f4       	brne	.+8      	; 0x261e <usart_xmegae_init_rs232+0xa4>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC5);
    2616:	62 e0       	ldi	r22, 0x02	; 2
    2618:	83 e0       	ldi	r24, 0x03	; 3
    261a:	03 d8       	rcall	.-4090   	; 0x1622 <sysclk_enable_module>
    261c:	45 c0       	rjmp	.+138    	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	else if (module == &TCD4) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC4);
	}
#endif
#ifdef TCD5
	else if (module == &TCD5) {
    261e:	20 e4       	ldi	r18, 0x40	; 64
    2620:	e2 16       	cp	r14, r18
    2622:	29 e0       	ldi	r18, 0x09	; 9
    2624:	f2 06       	cpc	r15, r18
    2626:	29 f4       	brne	.+10     	; 0x2632 <usart_xmegae_init_rs232+0xb8>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
    2628:	62 e0       	ldi	r22, 0x02	; 2
    262a:	84 e0       	ldi	r24, 0x04	; 4
    262c:	0e 94 11 0b 	call	0x1622	; 0x1622 <sysclk_enable_module>
    2630:	3b c0       	rjmp	.+118    	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    2632:	80 eb       	ldi	r24, 0xB0	; 176
    2634:	e8 16       	cp	r14, r24
    2636:	88 e0       	ldi	r24, 0x08	; 8
    2638:	f8 06       	cpc	r15, r24
    263a:	29 f4       	brne	.+10     	; 0x2646 <usart_xmegae_init_rs232+0xcc>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    263c:	64 e0       	ldi	r22, 0x04	; 4
    263e:	83 e0       	ldi	r24, 0x03	; 3
    2640:	0e 94 11 0b 	call	0x1622	; 0x1622 <sysclk_enable_module>
    2644:	31 c0       	rjmp	.+98     	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    2646:	e0 ee       	ldi	r30, 0xE0	; 224
    2648:	ee 16       	cp	r14, r30
    264a:	e8 e0       	ldi	r30, 0x08	; 8
    264c:	fe 06       	cpc	r15, r30
    264e:	29 f4       	brne	.+10     	; 0x265a <usart_xmegae_init_rs232+0xe0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    2650:	68 e0       	ldi	r22, 0x08	; 8
    2652:	83 e0       	ldi	r24, 0x03	; 3
    2654:	0e 94 11 0b 	call	0x1622	; 0x1622 <sysclk_enable_module>
    2658:	27 c0       	rjmp	.+78     	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    265a:	f0 ec       	ldi	r31, 0xC0	; 192
    265c:	ef 16       	cp	r14, r31
    265e:	f8 e0       	ldi	r31, 0x08	; 8
    2660:	ff 06       	cpc	r15, r31
    2662:	29 f4       	brne	.+10     	; 0x266e <usart_xmegae_init_rs232+0xf4>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    2664:	60 e1       	ldi	r22, 0x10	; 16
    2666:	83 e0       	ldi	r24, 0x03	; 3
    2668:	0e 94 11 0b 	call	0x1622	; 0x1622 <sysclk_enable_module>
    266c:	1d c0       	rjmp	.+58     	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    266e:	20 ec       	ldi	r18, 0xC0	; 192
    2670:	e2 16       	cp	r14, r18
    2672:	29 e0       	ldi	r18, 0x09	; 9
    2674:	f2 06       	cpc	r15, r18
    2676:	29 f4       	brne	.+10     	; 0x2682 <usart_xmegae_init_rs232+0x108>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    2678:	60 e1       	ldi	r22, 0x10	; 16
    267a:	84 e0       	ldi	r24, 0x04	; 4
    267c:	0e 94 11 0b 	call	0x1622	; 0x1622 <sysclk_enable_module>
    2680:	13 c0       	rjmp	.+38     	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    2682:	80 e8       	ldi	r24, 0x80	; 128
    2684:	e8 16       	cp	r14, r24
    2686:	84 e0       	ldi	r24, 0x04	; 4
    2688:	f8 06       	cpc	r15, r24
    268a:	29 f4       	brne	.+10     	; 0x2696 <usart_xmegae_init_rs232+0x11c>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    268c:	60 e4       	ldi	r22, 0x40	; 64
    268e:	83 e0       	ldi	r24, 0x03	; 3
    2690:	0e 94 11 0b 	call	0x1622	; 0x1622 <sysclk_enable_module>
    2694:	09 c0       	rjmp	.+18     	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
	else if (module == &TWIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
	}
#endif
#ifdef XCL
	else if (module == &XCL) {
    2696:	e0 e6       	ldi	r30, 0x60	; 96
    2698:	ee 16       	cp	r14, r30
    269a:	e4 e0       	ldi	r30, 0x04	; 4
    269c:	fe 06       	cpc	r15, r30
    269e:	21 f4       	brne	.+8      	; 0x26a8 <usart_xmegae_init_rs232+0x12e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_XCL);
    26a0:	60 e8       	ldi	r22, 0x80	; 128
    26a2:	80 e0       	ldi	r24, 0x00	; 0
    26a4:	0e 94 11 0b 	call	0x1622	; 0x1622 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    26a8:	f7 01       	movw	r30, r14
    26aa:	84 81       	ldd	r24, Z+4	; 0x04
    26ac:	8f 73       	andi	r24, 0x3F	; 63
    26ae:	84 83       	std	Z+4, r24	; 0x04
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    26b0:	f6 01       	movw	r30, r12
    26b2:	94 81       	ldd	r25, Z+4	; 0x04
    26b4:	85 81       	ldd	r24, Z+5	; 0x05
    26b6:	89 2b       	or	r24, r25
    26b8:	96 81       	ldd	r25, Z+6	; 0x06
    26ba:	91 11       	cpse	r25, r1
    26bc:	98 e0       	ldi	r25, 0x08	; 8
    26be:	89 2b       	or	r24, r25
    26c0:	f7 01       	movw	r30, r14
    26c2:	84 83       	std	Z+4, r24	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    26c4:	f6 01       	movw	r30, r12
    26c6:	40 81       	ld	r20, Z
    26c8:	51 81       	ldd	r21, Z+1	; 0x01
    26ca:	62 81       	ldd	r22, Z+2	; 0x02
    26cc:	73 81       	ldd	r23, Z+3	; 0x03
    26ce:	00 e0       	ldi	r16, 0x00	; 0
    26d0:	18 e4       	ldi	r17, 0x48	; 72
    26d2:	28 ee       	ldi	r18, 0xE8	; 232
    26d4:	31 e0       	ldi	r19, 0x01	; 1
    26d6:	c7 01       	movw	r24, r14
    26d8:	99 dd       	rcall	.-1230   	; 0x220c <usart_set_baudrate>
    26da:	18 2f       	mov	r17, r24

	/* configure encoding/decoding if needed */
	if (opt->encoding_stream != USART_LUTACT_OFF_gc) {
    26dc:	f6 01       	movw	r30, r12
    26de:	94 85       	ldd	r25, Z+12	; 0x0c
    26e0:	99 23       	and	r25, r25
    26e2:	61 f0       	breq	.+24     	; 0x26fc <usart_xmegae_init_rs232+0x182>
		usart_xmegae_encoding(usart, opt->encoding_type,
    26e4:	23 85       	ldd	r18, Z+11	; 0x0b
 */
static inline void usart_xmegae_encoding(USART_t *usart,
		USART_DECTYPE_t encoding_type,
		USART_LUTACT_t encoding_stream)
{
	usart->CTRLD &= ~USART_DECTYPE_gm;
    26e6:	f7 01       	movw	r30, r14
    26e8:	85 81       	ldd	r24, Z+5	; 0x05
    26ea:	8f 7c       	andi	r24, 0xCF	; 207
    26ec:	85 83       	std	Z+5, r24	; 0x05
	usart->CTRLD &= ~USART_LUTACT_gm;
    26ee:	85 81       	ldd	r24, Z+5	; 0x05
    26f0:	83 7f       	andi	r24, 0xF3	; 243
    26f2:	85 83       	std	Z+5, r24	; 0x05
	usart->CTRLD |= (uint8_t)encoding_type | (uint8_t)encoding_stream;
    26f4:	85 81       	ldd	r24, Z+5	; 0x05
    26f6:	92 2b       	or	r25, r18
    26f8:	98 2b       	or	r25, r24
    26fa:	95 83       	std	Z+5, r25	; 0x05
 * \param usart Pointer to the USART module.
 * \param sfden True to enable start frame detection.
 */
static inline void usart_sfden(USART_t *usart, bool sfden)
{
	if (sfden) {
    26fc:	f6 01       	movw	r30, r12
    26fe:	87 81       	ldd	r24, Z+7	; 0x07
    2700:	88 23       	and	r24, r24
    2702:	29 f0       	breq	.+10     	; 0x270e <usart_xmegae_init_rs232+0x194>
		(usart)->CTRLB |= USART_SFDEN_bm;
    2704:	f7 01       	movw	r30, r14
    2706:	83 81       	ldd	r24, Z+3	; 0x03
    2708:	80 64       	ori	r24, 0x40	; 64
    270a:	83 83       	std	Z+3, r24	; 0x03
    270c:	04 c0       	rjmp	.+8      	; 0x2716 <usart_xmegae_init_rs232+0x19c>
	} else {
		(usart)->CTRLB &= ~USART_SFDEN_bm;
    270e:	f7 01       	movw	r30, r14
    2710:	83 81       	ldd	r24, Z+3	; 0x03
    2712:	8f 7b       	andi	r24, 0xBF	; 191
    2714:	83 83       	std	Z+3, r24	; 0x03
 * \param usart Pointer to the USART module.
 * \param onewire True to enable one wire mode.
 */
static inline void usart_onewire(USART_t *usart, bool onewire)
{
	if (onewire) {
    2716:	f6 01       	movw	r30, r12
    2718:	80 85       	ldd	r24, Z+8	; 0x08
    271a:	88 23       	and	r24, r24
    271c:	29 f0       	breq	.+10     	; 0x2728 <usart_xmegae_init_rs232+0x1ae>
		(usart)->CTRLB |= USART_ONEWIRE_bm;
    271e:	f7 01       	movw	r30, r14
    2720:	83 81       	ldd	r24, Z+3	; 0x03
    2722:	80 68       	ori	r24, 0x80	; 128
    2724:	83 83       	std	Z+3, r24	; 0x03
    2726:	04 c0       	rjmp	.+8      	; 0x2730 <usart_xmegae_init_rs232+0x1b6>
	} else {
		(usart)->CTRLB &= ~USART_ONEWIRE_bm;
    2728:	f7 01       	movw	r30, r14
    272a:	83 81       	ldd	r24, Z+3	; 0x03
    272c:	8f 77       	andi	r24, 0x7F	; 127
    272e:	83 83       	std	Z+3, r24	; 0x03

	usart_sfden(usart, opt->start_frame_detection);
	usart_onewire(usart, opt->one_wire);

	/* Test if XCL PEC should be used and configure it */
	if (opt->pec_length) {
    2730:	f6 01       	movw	r30, r12
    2732:	82 85       	ldd	r24, Z+10	; 0x0a
    2734:	88 23       	and	r24, r24
    2736:	09 f4       	brne	.+2      	; 0x273a <usart_xmegae_init_rs232+0x1c0>
    2738:	52 c0       	rjmp	.+164    	; 0x27de <usart_xmegae_init_rs232+0x264>
    273a:	60 e8       	ldi	r22, 0x80	; 128
    273c:	80 e0       	ldi	r24, 0x00	; 0
    273e:	0e 94 11 0b 	call	0x1622	; 0x1622 <sysclk_enable_module>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    2742:	80 91 70 21 	lds	r24, 0x2170	; 0x802170 <sleepmgr_locks+0x1>
    2746:	8f 3f       	cpi	r24, 0xFF	; 255
    2748:	09 f4       	brne	.+2      	; 0x274c <usart_xmegae_init_rs232+0x1d2>
    274a:	ff cf       	rjmp	.-2      	; 0x274a <usart_xmegae_init_rs232+0x1d0>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    274c:	8f b7       	in	r24, 0x3f	; 63
    274e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2750:	f8 94       	cli
	return flags;
    2752:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    2754:	ef e6       	ldi	r30, 0x6F	; 111
    2756:	f1 e2       	ldi	r31, 0x21	; 33
    2758:	81 81       	ldd	r24, Z+1	; 0x01
    275a:	8f 5f       	subi	r24, 0xFF	; 255
    275c:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    275e:	9f bf       	out	0x3f, r25	; 63
	if (mode == XCL_ASYNCHRONOUS) {
		sleepmgr_lock_mode(SLEEPMGR_PDOWN);
		xcl_is_synchronous = false;
	} else if (mode == XCL_SYNCHRONOUS) {
		sleepmgr_lock_mode(SLEEPMGR_IDLE);
		xcl_is_synchronous = true;
    2760:	81 e0       	ldi	r24, 0x01	; 1
    2762:	80 93 30 20 	sts	0x2030, r24	; 0x802030 <xcl_is_synchronous>
		xcl_enable(XCL_SYNCHRONOUS);
#ifdef USARTC0
		if ((uint16_t)usart == (uint16_t)&USARTC0) {
    2766:	f0 ec       	ldi	r31, 0xC0	; 192
    2768:	ef 16       	cp	r14, r31
    276a:	f8 e0       	ldi	r31, 0x08	; 8
    276c:	ff 06       	cpc	r15, r31
    276e:	41 f4       	brne	.+16     	; 0x2780 <usart_xmegae_init_rs232+0x206>
 * \param port The XMEGA port where to map the XCL module from \ref
 * xcl_port_sel_t enum.
 */
static inline void xcl_port(enum xcl_port_sel_t port)
{
	XCL.CTRLA &= ~XCL_PORTSEL_gm;
    2770:	e0 e6       	ldi	r30, 0x60	; 96
    2772:	f4 e0       	ldi	r31, 0x04	; 4
    2774:	80 81       	ld	r24, Z
    2776:	8f 7c       	andi	r24, 0xCF	; 207
    2778:	80 83       	st	Z, r24
	XCL.CTRLA |= port;
    277a:	80 81       	ld	r24, Z
    277c:	80 83       	st	Z, r24
    277e:	0d c0       	rjmp	.+26     	; 0x279a <usart_xmegae_init_rs232+0x220>
			xcl_port(PC);
		}
#endif
#ifdef USARTD0
		if ((uint16_t)usart == (uint16_t)&USARTD0) {
    2780:	20 ec       	ldi	r18, 0xC0	; 192
    2782:	e2 16       	cp	r14, r18
    2784:	29 e0       	ldi	r18, 0x09	; 9
    2786:	f2 06       	cpc	r15, r18
    2788:	41 f4       	brne	.+16     	; 0x279a <usart_xmegae_init_rs232+0x220>
 * \param port The XMEGA port where to map the XCL module from \ref
 * xcl_port_sel_t enum.
 */
static inline void xcl_port(enum xcl_port_sel_t port)
{
	XCL.CTRLA &= ~XCL_PORTSEL_gm;
    278a:	e0 e6       	ldi	r30, 0x60	; 96
    278c:	f4 e0       	ldi	r31, 0x04	; 4
    278e:	80 81       	ld	r24, Z
    2790:	8f 7c       	andi	r24, 0xCF	; 207
    2792:	80 83       	st	Z, r24
	XCL.CTRLA |= port;
    2794:	80 81       	ld	r24, Z
    2796:	80 61       	ori	r24, 0x10	; 16
    2798:	80 83       	st	Z, r24
			xcl_port(PD);
		}
#endif
		if (opt->pec_length > 16) {
    279a:	f6 01       	movw	r30, r12
    279c:	82 85       	ldd	r24, Z+10	; 0x0a
    279e:	81 31       	cpi	r24, 0x11	; 17
    27a0:	48 f0       	brcs	.+18     	; 0x27b4 <usart_xmegae_init_rs232+0x23a>
 *
 * \param tc_sel The timer selection
 */
static inline void xcl_tc_type(enum xcl_tc_sel_t tc_sel)
{
	XCL.CTRLE &= ~XCL_TCSEL_gm;
    27a2:	e0 e6       	ldi	r30, 0x60	; 96
    27a4:	f4 e0       	ldi	r31, 0x04	; 4
    27a6:	84 81       	ldd	r24, Z+4	; 0x04
    27a8:	8f 78       	andi	r24, 0x8F	; 143
    27aa:	84 83       	std	Z+4, r24	; 0x04
	XCL.CTRLE |= tc_sel;
    27ac:	84 81       	ldd	r24, Z+4	; 0x04
    27ae:	80 65       	ori	r24, 0x50	; 80
    27b0:	84 83       	std	Z+4, r24	; 0x04
    27b2:	08 c0       	rjmp	.+16     	; 0x27c4 <usart_xmegae_init_rs232+0x24a>
 *
 * \param tc_sel The timer selection
 */
static inline void xcl_tc_type(enum xcl_tc_sel_t tc_sel)
{
	XCL.CTRLE &= ~XCL_TCSEL_gm;
    27b4:	e0 e6       	ldi	r30, 0x60	; 96
    27b6:	f4 e0       	ldi	r31, 0x04	; 4
    27b8:	84 81       	ldd	r24, Z+4	; 0x04
    27ba:	8f 78       	andi	r24, 0x8F	; 143
    27bc:	84 83       	std	Z+4, r24	; 0x04
	XCL.CTRLE |= tc_sel;
    27be:	84 81       	ldd	r24, Z+4	; 0x04
    27c0:	80 66       	ori	r24, 0x60	; 96
    27c2:	84 83       	std	Z+4, r24	; 0x04
			xcl_tc_type(PEC01);
		} else {
			xcl_tc_type(BTC0PEC2);
		}

		xcl_pec_set_lenght(opt->pec_length - 1);
    27c4:	f6 01       	movw	r30, r12
    27c6:	82 85       	ldd	r24, Z+10	; 0x0a
    27c8:	81 50       	subi	r24, 0x01	; 1
 *
 * \param lenght The PEC frame lenght (in bit number)
 */
static inline void xcl_pec_set_lenght(uint8_t lenght)
{
	XCL.PLC = lenght;
    27ca:	80 93 69 04 	sts	0x0469, r24	; 0x800469 <__TEXT_REGION_LENGTH__+0x700469>
		usart_xmegae_pec_action(usart, opt->pec_action);
    27ce:	81 85       	ldd	r24, Z+9	; 0x09
 * \param pec_action The XCL timer to be used.
 */
static inline void usart_xmegae_pec_action(USART_t *usart,
		USART_PECACT_t pec_action)
{
	usart->CTRLD &= ~USART_PECACT_gm;
    27d0:	f7 01       	movw	r30, r14
    27d2:	95 81       	ldd	r25, Z+5	; 0x05
    27d4:	9c 7f       	andi	r25, 0xFC	; 252
    27d6:	95 83       	std	Z+5, r25	; 0x05
	usart->CTRLD |= (uint8_t)pec_action;
    27d8:	95 81       	ldd	r25, Z+5	; 0x05
    27da:	89 2b       	or	r24, r25
    27dc:	85 83       	std	Z+5, r24	; 0x05
	}

	if (opt->one_wire == false) {
    27de:	f6 01       	movw	r30, r12
    27e0:	80 85       	ldd	r24, Z+8	; 0x08
    27e2:	81 11       	cpse	r24, r1
    27e4:	04 c0       	rjmp	.+8      	; 0x27ee <usart_xmegae_init_rs232+0x274>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    27e6:	f7 01       	movw	r30, r14
    27e8:	83 81       	ldd	r24, Z+3	; 0x03
    27ea:	88 60       	ori	r24, 0x08	; 8
    27ec:	83 83       	std	Z+3, r24	; 0x03
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    27ee:	f7 01       	movw	r30, r14
    27f0:	93 81       	ldd	r25, Z+3	; 0x03
    27f2:	90 61       	ori	r25, 0x10	; 16
    27f4:	93 83       	std	Z+3, r25	; 0x03
	}

	usart_rx_enable(usart);

	return result;
}
    27f6:	81 2f       	mov	r24, r17
    27f8:	0f 90       	pop	r0
    27fa:	df 91       	pop	r29
    27fc:	cf 91       	pop	r28
    27fe:	1f 91       	pop	r17
    2800:	0f 91       	pop	r16
    2802:	ff 90       	pop	r15
    2804:	ef 90       	pop	r14
    2806:	df 90       	pop	r13
    2808:	cf 90       	pop	r12
    280a:	08 95       	ret

0000280c <__fixsfsi>:
    280c:	04 d0       	rcall	.+8      	; 0x2816 <__fixunssfsi>
    280e:	68 94       	set
    2810:	b1 11       	cpse	r27, r1
    2812:	b5 c0       	rjmp	.+362    	; 0x297e <__fp_szero>
    2814:	08 95       	ret

00002816 <__fixunssfsi>:
    2816:	98 d0       	rcall	.+304    	; 0x2948 <__fp_splitA>
    2818:	88 f0       	brcs	.+34     	; 0x283c <__fixunssfsi+0x26>
    281a:	9f 57       	subi	r25, 0x7F	; 127
    281c:	90 f0       	brcs	.+36     	; 0x2842 <__fixunssfsi+0x2c>
    281e:	b9 2f       	mov	r27, r25
    2820:	99 27       	eor	r25, r25
    2822:	b7 51       	subi	r27, 0x17	; 23
    2824:	a0 f0       	brcs	.+40     	; 0x284e <__fixunssfsi+0x38>
    2826:	d1 f0       	breq	.+52     	; 0x285c <__fixunssfsi+0x46>
    2828:	66 0f       	add	r22, r22
    282a:	77 1f       	adc	r23, r23
    282c:	88 1f       	adc	r24, r24
    282e:	99 1f       	adc	r25, r25
    2830:	1a f0       	brmi	.+6      	; 0x2838 <__fixunssfsi+0x22>
    2832:	ba 95       	dec	r27
    2834:	c9 f7       	brne	.-14     	; 0x2828 <__fixunssfsi+0x12>
    2836:	12 c0       	rjmp	.+36     	; 0x285c <__fixunssfsi+0x46>
    2838:	b1 30       	cpi	r27, 0x01	; 1
    283a:	81 f0       	breq	.+32     	; 0x285c <__fixunssfsi+0x46>
    283c:	9f d0       	rcall	.+318    	; 0x297c <__fp_zero>
    283e:	b1 e0       	ldi	r27, 0x01	; 1
    2840:	08 95       	ret
    2842:	9c c0       	rjmp	.+312    	; 0x297c <__fp_zero>
    2844:	67 2f       	mov	r22, r23
    2846:	78 2f       	mov	r23, r24
    2848:	88 27       	eor	r24, r24
    284a:	b8 5f       	subi	r27, 0xF8	; 248
    284c:	39 f0       	breq	.+14     	; 0x285c <__fixunssfsi+0x46>
    284e:	b9 3f       	cpi	r27, 0xF9	; 249
    2850:	cc f3       	brlt	.-14     	; 0x2844 <__fixunssfsi+0x2e>
    2852:	86 95       	lsr	r24
    2854:	77 95       	ror	r23
    2856:	67 95       	ror	r22
    2858:	b3 95       	inc	r27
    285a:	d9 f7       	brne	.-10     	; 0x2852 <__fixunssfsi+0x3c>
    285c:	3e f4       	brtc	.+14     	; 0x286c <__fixunssfsi+0x56>
    285e:	90 95       	com	r25
    2860:	80 95       	com	r24
    2862:	70 95       	com	r23
    2864:	61 95       	neg	r22
    2866:	7f 4f       	sbci	r23, 0xFF	; 255
    2868:	8f 4f       	sbci	r24, 0xFF	; 255
    286a:	9f 4f       	sbci	r25, 0xFF	; 255
    286c:	08 95       	ret

0000286e <__floatunsisf>:
    286e:	e8 94       	clt
    2870:	09 c0       	rjmp	.+18     	; 0x2884 <__floatsisf+0x12>

00002872 <__floatsisf>:
    2872:	97 fb       	bst	r25, 7
    2874:	3e f4       	brtc	.+14     	; 0x2884 <__floatsisf+0x12>
    2876:	90 95       	com	r25
    2878:	80 95       	com	r24
    287a:	70 95       	com	r23
    287c:	61 95       	neg	r22
    287e:	7f 4f       	sbci	r23, 0xFF	; 255
    2880:	8f 4f       	sbci	r24, 0xFF	; 255
    2882:	9f 4f       	sbci	r25, 0xFF	; 255
    2884:	99 23       	and	r25, r25
    2886:	a9 f0       	breq	.+42     	; 0x28b2 <__floatsisf+0x40>
    2888:	f9 2f       	mov	r31, r25
    288a:	96 e9       	ldi	r25, 0x96	; 150
    288c:	bb 27       	eor	r27, r27
    288e:	93 95       	inc	r25
    2890:	f6 95       	lsr	r31
    2892:	87 95       	ror	r24
    2894:	77 95       	ror	r23
    2896:	67 95       	ror	r22
    2898:	b7 95       	ror	r27
    289a:	f1 11       	cpse	r31, r1
    289c:	f8 cf       	rjmp	.-16     	; 0x288e <__floatsisf+0x1c>
    289e:	fa f4       	brpl	.+62     	; 0x28de <__floatsisf+0x6c>
    28a0:	bb 0f       	add	r27, r27
    28a2:	11 f4       	brne	.+4      	; 0x28a8 <__floatsisf+0x36>
    28a4:	60 ff       	sbrs	r22, 0
    28a6:	1b c0       	rjmp	.+54     	; 0x28de <__floatsisf+0x6c>
    28a8:	6f 5f       	subi	r22, 0xFF	; 255
    28aa:	7f 4f       	sbci	r23, 0xFF	; 255
    28ac:	8f 4f       	sbci	r24, 0xFF	; 255
    28ae:	9f 4f       	sbci	r25, 0xFF	; 255
    28b0:	16 c0       	rjmp	.+44     	; 0x28de <__floatsisf+0x6c>
    28b2:	88 23       	and	r24, r24
    28b4:	11 f0       	breq	.+4      	; 0x28ba <__floatsisf+0x48>
    28b6:	96 e9       	ldi	r25, 0x96	; 150
    28b8:	11 c0       	rjmp	.+34     	; 0x28dc <__floatsisf+0x6a>
    28ba:	77 23       	and	r23, r23
    28bc:	21 f0       	breq	.+8      	; 0x28c6 <__floatsisf+0x54>
    28be:	9e e8       	ldi	r25, 0x8E	; 142
    28c0:	87 2f       	mov	r24, r23
    28c2:	76 2f       	mov	r23, r22
    28c4:	05 c0       	rjmp	.+10     	; 0x28d0 <__floatsisf+0x5e>
    28c6:	66 23       	and	r22, r22
    28c8:	71 f0       	breq	.+28     	; 0x28e6 <__floatsisf+0x74>
    28ca:	96 e8       	ldi	r25, 0x86	; 134
    28cc:	86 2f       	mov	r24, r22
    28ce:	70 e0       	ldi	r23, 0x00	; 0
    28d0:	60 e0       	ldi	r22, 0x00	; 0
    28d2:	2a f0       	brmi	.+10     	; 0x28de <__floatsisf+0x6c>
    28d4:	9a 95       	dec	r25
    28d6:	66 0f       	add	r22, r22
    28d8:	77 1f       	adc	r23, r23
    28da:	88 1f       	adc	r24, r24
    28dc:	da f7       	brpl	.-10     	; 0x28d4 <__floatsisf+0x62>
    28de:	88 0f       	add	r24, r24
    28e0:	96 95       	lsr	r25
    28e2:	87 95       	ror	r24
    28e4:	97 f9       	bld	r25, 7
    28e6:	08 95       	ret

000028e8 <__fp_inf>:
    28e8:	97 f9       	bld	r25, 7
    28ea:	9f 67       	ori	r25, 0x7F	; 127
    28ec:	80 e8       	ldi	r24, 0x80	; 128
    28ee:	70 e0       	ldi	r23, 0x00	; 0
    28f0:	60 e0       	ldi	r22, 0x00	; 0
    28f2:	08 95       	ret

000028f4 <__fp_nan>:
    28f4:	9f ef       	ldi	r25, 0xFF	; 255
    28f6:	80 ec       	ldi	r24, 0xC0	; 192
    28f8:	08 95       	ret

000028fa <__fp_pscA>:
    28fa:	00 24       	eor	r0, r0
    28fc:	0a 94       	dec	r0
    28fe:	16 16       	cp	r1, r22
    2900:	17 06       	cpc	r1, r23
    2902:	18 06       	cpc	r1, r24
    2904:	09 06       	cpc	r0, r25
    2906:	08 95       	ret

00002908 <__fp_pscB>:
    2908:	00 24       	eor	r0, r0
    290a:	0a 94       	dec	r0
    290c:	12 16       	cp	r1, r18
    290e:	13 06       	cpc	r1, r19
    2910:	14 06       	cpc	r1, r20
    2912:	05 06       	cpc	r0, r21
    2914:	08 95       	ret

00002916 <__fp_round>:
    2916:	09 2e       	mov	r0, r25
    2918:	03 94       	inc	r0
    291a:	00 0c       	add	r0, r0
    291c:	11 f4       	brne	.+4      	; 0x2922 <__fp_round+0xc>
    291e:	88 23       	and	r24, r24
    2920:	52 f0       	brmi	.+20     	; 0x2936 <__fp_round+0x20>
    2922:	bb 0f       	add	r27, r27
    2924:	40 f4       	brcc	.+16     	; 0x2936 <__fp_round+0x20>
    2926:	bf 2b       	or	r27, r31
    2928:	11 f4       	brne	.+4      	; 0x292e <__fp_round+0x18>
    292a:	60 ff       	sbrs	r22, 0
    292c:	04 c0       	rjmp	.+8      	; 0x2936 <__fp_round+0x20>
    292e:	6f 5f       	subi	r22, 0xFF	; 255
    2930:	7f 4f       	sbci	r23, 0xFF	; 255
    2932:	8f 4f       	sbci	r24, 0xFF	; 255
    2934:	9f 4f       	sbci	r25, 0xFF	; 255
    2936:	08 95       	ret

00002938 <__fp_split3>:
    2938:	57 fd       	sbrc	r21, 7
    293a:	90 58       	subi	r25, 0x80	; 128
    293c:	44 0f       	add	r20, r20
    293e:	55 1f       	adc	r21, r21
    2940:	59 f0       	breq	.+22     	; 0x2958 <__fp_splitA+0x10>
    2942:	5f 3f       	cpi	r21, 0xFF	; 255
    2944:	71 f0       	breq	.+28     	; 0x2962 <__fp_splitA+0x1a>
    2946:	47 95       	ror	r20

00002948 <__fp_splitA>:
    2948:	88 0f       	add	r24, r24
    294a:	97 fb       	bst	r25, 7
    294c:	99 1f       	adc	r25, r25
    294e:	61 f0       	breq	.+24     	; 0x2968 <__fp_splitA+0x20>
    2950:	9f 3f       	cpi	r25, 0xFF	; 255
    2952:	79 f0       	breq	.+30     	; 0x2972 <__fp_splitA+0x2a>
    2954:	87 95       	ror	r24
    2956:	08 95       	ret
    2958:	12 16       	cp	r1, r18
    295a:	13 06       	cpc	r1, r19
    295c:	14 06       	cpc	r1, r20
    295e:	55 1f       	adc	r21, r21
    2960:	f2 cf       	rjmp	.-28     	; 0x2946 <__fp_split3+0xe>
    2962:	46 95       	lsr	r20
    2964:	f1 df       	rcall	.-30     	; 0x2948 <__fp_splitA>
    2966:	08 c0       	rjmp	.+16     	; 0x2978 <__fp_splitA+0x30>
    2968:	16 16       	cp	r1, r22
    296a:	17 06       	cpc	r1, r23
    296c:	18 06       	cpc	r1, r24
    296e:	99 1f       	adc	r25, r25
    2970:	f1 cf       	rjmp	.-30     	; 0x2954 <__fp_splitA+0xc>
    2972:	86 95       	lsr	r24
    2974:	71 05       	cpc	r23, r1
    2976:	61 05       	cpc	r22, r1
    2978:	08 94       	sec
    297a:	08 95       	ret

0000297c <__fp_zero>:
    297c:	e8 94       	clt

0000297e <__fp_szero>:
    297e:	bb 27       	eor	r27, r27
    2980:	66 27       	eor	r22, r22
    2982:	77 27       	eor	r23, r23
    2984:	cb 01       	movw	r24, r22
    2986:	97 f9       	bld	r25, 7
    2988:	08 95       	ret

0000298a <__mulsf3>:
    298a:	0b d0       	rcall	.+22     	; 0x29a2 <__mulsf3x>
    298c:	c4 cf       	rjmp	.-120    	; 0x2916 <__fp_round>
    298e:	b5 df       	rcall	.-150    	; 0x28fa <__fp_pscA>
    2990:	28 f0       	brcs	.+10     	; 0x299c <__mulsf3+0x12>
    2992:	ba df       	rcall	.-140    	; 0x2908 <__fp_pscB>
    2994:	18 f0       	brcs	.+6      	; 0x299c <__mulsf3+0x12>
    2996:	95 23       	and	r25, r21
    2998:	09 f0       	breq	.+2      	; 0x299c <__mulsf3+0x12>
    299a:	a6 cf       	rjmp	.-180    	; 0x28e8 <__fp_inf>
    299c:	ab cf       	rjmp	.-170    	; 0x28f4 <__fp_nan>
    299e:	11 24       	eor	r1, r1
    29a0:	ee cf       	rjmp	.-36     	; 0x297e <__fp_szero>

000029a2 <__mulsf3x>:
    29a2:	ca df       	rcall	.-108    	; 0x2938 <__fp_split3>
    29a4:	a0 f3       	brcs	.-24     	; 0x298e <__mulsf3+0x4>

000029a6 <__mulsf3_pse>:
    29a6:	95 9f       	mul	r25, r21
    29a8:	d1 f3       	breq	.-12     	; 0x299e <__mulsf3+0x14>
    29aa:	95 0f       	add	r25, r21
    29ac:	50 e0       	ldi	r21, 0x00	; 0
    29ae:	55 1f       	adc	r21, r21
    29b0:	62 9f       	mul	r22, r18
    29b2:	f0 01       	movw	r30, r0
    29b4:	72 9f       	mul	r23, r18
    29b6:	bb 27       	eor	r27, r27
    29b8:	f0 0d       	add	r31, r0
    29ba:	b1 1d       	adc	r27, r1
    29bc:	63 9f       	mul	r22, r19
    29be:	aa 27       	eor	r26, r26
    29c0:	f0 0d       	add	r31, r0
    29c2:	b1 1d       	adc	r27, r1
    29c4:	aa 1f       	adc	r26, r26
    29c6:	64 9f       	mul	r22, r20
    29c8:	66 27       	eor	r22, r22
    29ca:	b0 0d       	add	r27, r0
    29cc:	a1 1d       	adc	r26, r1
    29ce:	66 1f       	adc	r22, r22
    29d0:	82 9f       	mul	r24, r18
    29d2:	22 27       	eor	r18, r18
    29d4:	b0 0d       	add	r27, r0
    29d6:	a1 1d       	adc	r26, r1
    29d8:	62 1f       	adc	r22, r18
    29da:	73 9f       	mul	r23, r19
    29dc:	b0 0d       	add	r27, r0
    29de:	a1 1d       	adc	r26, r1
    29e0:	62 1f       	adc	r22, r18
    29e2:	83 9f       	mul	r24, r19
    29e4:	a0 0d       	add	r26, r0
    29e6:	61 1d       	adc	r22, r1
    29e8:	22 1f       	adc	r18, r18
    29ea:	74 9f       	mul	r23, r20
    29ec:	33 27       	eor	r19, r19
    29ee:	a0 0d       	add	r26, r0
    29f0:	61 1d       	adc	r22, r1
    29f2:	23 1f       	adc	r18, r19
    29f4:	84 9f       	mul	r24, r20
    29f6:	60 0d       	add	r22, r0
    29f8:	21 1d       	adc	r18, r1
    29fa:	82 2f       	mov	r24, r18
    29fc:	76 2f       	mov	r23, r22
    29fe:	6a 2f       	mov	r22, r26
    2a00:	11 24       	eor	r1, r1
    2a02:	9f 57       	subi	r25, 0x7F	; 127
    2a04:	50 40       	sbci	r21, 0x00	; 0
    2a06:	8a f0       	brmi	.+34     	; 0x2a2a <__mulsf3_pse+0x84>
    2a08:	e1 f0       	breq	.+56     	; 0x2a42 <__mulsf3_pse+0x9c>
    2a0a:	88 23       	and	r24, r24
    2a0c:	4a f0       	brmi	.+18     	; 0x2a20 <__mulsf3_pse+0x7a>
    2a0e:	ee 0f       	add	r30, r30
    2a10:	ff 1f       	adc	r31, r31
    2a12:	bb 1f       	adc	r27, r27
    2a14:	66 1f       	adc	r22, r22
    2a16:	77 1f       	adc	r23, r23
    2a18:	88 1f       	adc	r24, r24
    2a1a:	91 50       	subi	r25, 0x01	; 1
    2a1c:	50 40       	sbci	r21, 0x00	; 0
    2a1e:	a9 f7       	brne	.-22     	; 0x2a0a <__mulsf3_pse+0x64>
    2a20:	9e 3f       	cpi	r25, 0xFE	; 254
    2a22:	51 05       	cpc	r21, r1
    2a24:	70 f0       	brcs	.+28     	; 0x2a42 <__mulsf3_pse+0x9c>
    2a26:	60 cf       	rjmp	.-320    	; 0x28e8 <__fp_inf>
    2a28:	aa cf       	rjmp	.-172    	; 0x297e <__fp_szero>
    2a2a:	5f 3f       	cpi	r21, 0xFF	; 255
    2a2c:	ec f3       	brlt	.-6      	; 0x2a28 <__mulsf3_pse+0x82>
    2a2e:	98 3e       	cpi	r25, 0xE8	; 232
    2a30:	dc f3       	brlt	.-10     	; 0x2a28 <__mulsf3_pse+0x82>
    2a32:	86 95       	lsr	r24
    2a34:	77 95       	ror	r23
    2a36:	67 95       	ror	r22
    2a38:	b7 95       	ror	r27
    2a3a:	f7 95       	ror	r31
    2a3c:	e7 95       	ror	r30
    2a3e:	9f 5f       	subi	r25, 0xFF	; 255
    2a40:	c1 f7       	brne	.-16     	; 0x2a32 <__mulsf3_pse+0x8c>
    2a42:	fe 2b       	or	r31, r30
    2a44:	88 0f       	add	r24, r24
    2a46:	91 1d       	adc	r25, r1
    2a48:	96 95       	lsr	r25
    2a4a:	87 95       	ror	r24
    2a4c:	97 f9       	bld	r25, 7
    2a4e:	08 95       	ret

00002a50 <__udivmodsi4>:
    2a50:	a1 e2       	ldi	r26, 0x21	; 33
    2a52:	1a 2e       	mov	r1, r26
    2a54:	aa 1b       	sub	r26, r26
    2a56:	bb 1b       	sub	r27, r27
    2a58:	fd 01       	movw	r30, r26
    2a5a:	0d c0       	rjmp	.+26     	; 0x2a76 <__udivmodsi4_ep>

00002a5c <__udivmodsi4_loop>:
    2a5c:	aa 1f       	adc	r26, r26
    2a5e:	bb 1f       	adc	r27, r27
    2a60:	ee 1f       	adc	r30, r30
    2a62:	ff 1f       	adc	r31, r31
    2a64:	a2 17       	cp	r26, r18
    2a66:	b3 07       	cpc	r27, r19
    2a68:	e4 07       	cpc	r30, r20
    2a6a:	f5 07       	cpc	r31, r21
    2a6c:	20 f0       	brcs	.+8      	; 0x2a76 <__udivmodsi4_ep>
    2a6e:	a2 1b       	sub	r26, r18
    2a70:	b3 0b       	sbc	r27, r19
    2a72:	e4 0b       	sbc	r30, r20
    2a74:	f5 0b       	sbc	r31, r21

00002a76 <__udivmodsi4_ep>:
    2a76:	66 1f       	adc	r22, r22
    2a78:	77 1f       	adc	r23, r23
    2a7a:	88 1f       	adc	r24, r24
    2a7c:	99 1f       	adc	r25, r25
    2a7e:	1a 94       	dec	r1
    2a80:	69 f7       	brne	.-38     	; 0x2a5c <__udivmodsi4_loop>
    2a82:	60 95       	com	r22
    2a84:	70 95       	com	r23
    2a86:	80 95       	com	r24
    2a88:	90 95       	com	r25
    2a8a:	9b 01       	movw	r18, r22
    2a8c:	ac 01       	movw	r20, r24
    2a8e:	bd 01       	movw	r22, r26
    2a90:	cf 01       	movw	r24, r30
    2a92:	08 95       	ret

00002a94 <__tablejump2__>:
    2a94:	ee 0f       	add	r30, r30
    2a96:	ff 1f       	adc	r31, r31
    2a98:	05 90       	lpm	r0, Z+
    2a9a:	f4 91       	lpm	r31, Z
    2a9c:	e0 2d       	mov	r30, r0
    2a9e:	09 94       	ijmp

00002aa0 <__umulhisi3>:
    2aa0:	a2 9f       	mul	r26, r18
    2aa2:	b0 01       	movw	r22, r0
    2aa4:	b3 9f       	mul	r27, r19
    2aa6:	c0 01       	movw	r24, r0
    2aa8:	a3 9f       	mul	r26, r19
    2aaa:	70 0d       	add	r23, r0
    2aac:	81 1d       	adc	r24, r1
    2aae:	11 24       	eor	r1, r1
    2ab0:	91 1d       	adc	r25, r1
    2ab2:	b2 9f       	mul	r27, r18
    2ab4:	70 0d       	add	r23, r0
    2ab6:	81 1d       	adc	r24, r1
    2ab8:	11 24       	eor	r1, r1
    2aba:	91 1d       	adc	r25, r1
    2abc:	08 95       	ret

00002abe <memcpy>:
    2abe:	fb 01       	movw	r30, r22
    2ac0:	dc 01       	movw	r26, r24
    2ac2:	02 c0       	rjmp	.+4      	; 0x2ac8 <memcpy+0xa>
    2ac4:	01 90       	ld	r0, Z+
    2ac6:	0d 92       	st	X+, r0
    2ac8:	41 50       	subi	r20, 0x01	; 1
    2aca:	50 40       	sbci	r21, 0x00	; 0
    2acc:	d8 f7       	brcc	.-10     	; 0x2ac4 <memcpy+0x6>
    2ace:	08 95       	ret

00002ad0 <fdevopen>:
    2ad0:	0f 93       	push	r16
    2ad2:	1f 93       	push	r17
    2ad4:	cf 93       	push	r28
    2ad6:	df 93       	push	r29
    2ad8:	00 97       	sbiw	r24, 0x00	; 0
    2ada:	31 f4       	brne	.+12     	; 0x2ae8 <fdevopen+0x18>
    2adc:	61 15       	cp	r22, r1
    2ade:	71 05       	cpc	r23, r1
    2ae0:	19 f4       	brne	.+6      	; 0x2ae8 <fdevopen+0x18>
    2ae2:	80 e0       	ldi	r24, 0x00	; 0
    2ae4:	90 e0       	ldi	r25, 0x00	; 0
    2ae6:	39 c0       	rjmp	.+114    	; 0x2b5a <fdevopen+0x8a>
    2ae8:	8b 01       	movw	r16, r22
    2aea:	ec 01       	movw	r28, r24
    2aec:	6e e0       	ldi	r22, 0x0E	; 14
    2aee:	70 e0       	ldi	r23, 0x00	; 0
    2af0:	81 e0       	ldi	r24, 0x01	; 1
    2af2:	90 e0       	ldi	r25, 0x00	; 0
    2af4:	37 d0       	rcall	.+110    	; 0x2b64 <calloc>
    2af6:	fc 01       	movw	r30, r24
    2af8:	89 2b       	or	r24, r25
    2afa:	99 f3       	breq	.-26     	; 0x2ae2 <fdevopen+0x12>
    2afc:	80 e8       	ldi	r24, 0x80	; 128
    2afe:	83 83       	std	Z+3, r24	; 0x03
    2b00:	01 15       	cp	r16, r1
    2b02:	11 05       	cpc	r17, r1
    2b04:	71 f0       	breq	.+28     	; 0x2b22 <fdevopen+0x52>
    2b06:	02 87       	std	Z+10, r16	; 0x0a
    2b08:	13 87       	std	Z+11, r17	; 0x0b
    2b0a:	81 e8       	ldi	r24, 0x81	; 129
    2b0c:	83 83       	std	Z+3, r24	; 0x03
    2b0e:	80 91 7d 21 	lds	r24, 0x217D	; 0x80217d <__iob>
    2b12:	90 91 7e 21 	lds	r25, 0x217E	; 0x80217e <__iob+0x1>
    2b16:	89 2b       	or	r24, r25
    2b18:	21 f4       	brne	.+8      	; 0x2b22 <fdevopen+0x52>
    2b1a:	e0 93 7d 21 	sts	0x217D, r30	; 0x80217d <__iob>
    2b1e:	f0 93 7e 21 	sts	0x217E, r31	; 0x80217e <__iob+0x1>
    2b22:	20 97       	sbiw	r28, 0x00	; 0
    2b24:	c9 f0       	breq	.+50     	; 0x2b58 <fdevopen+0x88>
    2b26:	c0 87       	std	Z+8, r28	; 0x08
    2b28:	d1 87       	std	Z+9, r29	; 0x09
    2b2a:	83 81       	ldd	r24, Z+3	; 0x03
    2b2c:	82 60       	ori	r24, 0x02	; 2
    2b2e:	83 83       	std	Z+3, r24	; 0x03
    2b30:	80 91 7f 21 	lds	r24, 0x217F	; 0x80217f <__iob+0x2>
    2b34:	90 91 80 21 	lds	r25, 0x2180	; 0x802180 <__iob+0x3>
    2b38:	89 2b       	or	r24, r25
    2b3a:	71 f4       	brne	.+28     	; 0x2b58 <fdevopen+0x88>
    2b3c:	e0 93 7f 21 	sts	0x217F, r30	; 0x80217f <__iob+0x2>
    2b40:	f0 93 80 21 	sts	0x2180, r31	; 0x802180 <__iob+0x3>
    2b44:	80 91 81 21 	lds	r24, 0x2181	; 0x802181 <__iob+0x4>
    2b48:	90 91 82 21 	lds	r25, 0x2182	; 0x802182 <__iob+0x5>
    2b4c:	89 2b       	or	r24, r25
    2b4e:	21 f4       	brne	.+8      	; 0x2b58 <fdevopen+0x88>
    2b50:	e0 93 81 21 	sts	0x2181, r30	; 0x802181 <__iob+0x4>
    2b54:	f0 93 82 21 	sts	0x2182, r31	; 0x802182 <__iob+0x5>
    2b58:	cf 01       	movw	r24, r30
    2b5a:	df 91       	pop	r29
    2b5c:	cf 91       	pop	r28
    2b5e:	1f 91       	pop	r17
    2b60:	0f 91       	pop	r16
    2b62:	08 95       	ret

00002b64 <calloc>:
    2b64:	0f 93       	push	r16
    2b66:	1f 93       	push	r17
    2b68:	cf 93       	push	r28
    2b6a:	df 93       	push	r29
    2b6c:	86 9f       	mul	r24, r22
    2b6e:	80 01       	movw	r16, r0
    2b70:	87 9f       	mul	r24, r23
    2b72:	10 0d       	add	r17, r0
    2b74:	96 9f       	mul	r25, r22
    2b76:	10 0d       	add	r17, r0
    2b78:	11 24       	eor	r1, r1
    2b7a:	c8 01       	movw	r24, r16
    2b7c:	0d d0       	rcall	.+26     	; 0x2b98 <malloc>
    2b7e:	ec 01       	movw	r28, r24
    2b80:	00 97       	sbiw	r24, 0x00	; 0
    2b82:	21 f0       	breq	.+8      	; 0x2b8c <calloc+0x28>
    2b84:	a8 01       	movw	r20, r16
    2b86:	60 e0       	ldi	r22, 0x00	; 0
    2b88:	70 e0       	ldi	r23, 0x00	; 0
    2b8a:	33 d1       	rcall	.+614    	; 0x2df2 <memset>
    2b8c:	ce 01       	movw	r24, r28
    2b8e:	df 91       	pop	r29
    2b90:	cf 91       	pop	r28
    2b92:	1f 91       	pop	r17
    2b94:	0f 91       	pop	r16
    2b96:	08 95       	ret

00002b98 <malloc>:
    2b98:	cf 93       	push	r28
    2b9a:	df 93       	push	r29
    2b9c:	82 30       	cpi	r24, 0x02	; 2
    2b9e:	91 05       	cpc	r25, r1
    2ba0:	10 f4       	brcc	.+4      	; 0x2ba6 <malloc+0xe>
    2ba2:	82 e0       	ldi	r24, 0x02	; 2
    2ba4:	90 e0       	ldi	r25, 0x00	; 0
    2ba6:	e0 91 85 21 	lds	r30, 0x2185	; 0x802185 <__flp>
    2baa:	f0 91 86 21 	lds	r31, 0x2186	; 0x802186 <__flp+0x1>
    2bae:	20 e0       	ldi	r18, 0x00	; 0
    2bb0:	30 e0       	ldi	r19, 0x00	; 0
    2bb2:	c0 e0       	ldi	r28, 0x00	; 0
    2bb4:	d0 e0       	ldi	r29, 0x00	; 0
    2bb6:	30 97       	sbiw	r30, 0x00	; 0
    2bb8:	11 f1       	breq	.+68     	; 0x2bfe <malloc+0x66>
    2bba:	40 81       	ld	r20, Z
    2bbc:	51 81       	ldd	r21, Z+1	; 0x01
    2bbe:	48 17       	cp	r20, r24
    2bc0:	59 07       	cpc	r21, r25
    2bc2:	c0 f0       	brcs	.+48     	; 0x2bf4 <malloc+0x5c>
    2bc4:	48 17       	cp	r20, r24
    2bc6:	59 07       	cpc	r21, r25
    2bc8:	61 f4       	brne	.+24     	; 0x2be2 <malloc+0x4a>
    2bca:	82 81       	ldd	r24, Z+2	; 0x02
    2bcc:	93 81       	ldd	r25, Z+3	; 0x03
    2bce:	20 97       	sbiw	r28, 0x00	; 0
    2bd0:	19 f0       	breq	.+6      	; 0x2bd8 <malloc+0x40>
    2bd2:	8a 83       	std	Y+2, r24	; 0x02
    2bd4:	9b 83       	std	Y+3, r25	; 0x03
    2bd6:	2b c0       	rjmp	.+86     	; 0x2c2e <malloc+0x96>
    2bd8:	80 93 85 21 	sts	0x2185, r24	; 0x802185 <__flp>
    2bdc:	90 93 86 21 	sts	0x2186, r25	; 0x802186 <__flp+0x1>
    2be0:	26 c0       	rjmp	.+76     	; 0x2c2e <malloc+0x96>
    2be2:	21 15       	cp	r18, r1
    2be4:	31 05       	cpc	r19, r1
    2be6:	19 f0       	breq	.+6      	; 0x2bee <malloc+0x56>
    2be8:	42 17       	cp	r20, r18
    2bea:	53 07       	cpc	r21, r19
    2bec:	18 f4       	brcc	.+6      	; 0x2bf4 <malloc+0x5c>
    2bee:	9a 01       	movw	r18, r20
    2bf0:	be 01       	movw	r22, r28
    2bf2:	df 01       	movw	r26, r30
    2bf4:	ef 01       	movw	r28, r30
    2bf6:	02 80       	ldd	r0, Z+2	; 0x02
    2bf8:	f3 81       	ldd	r31, Z+3	; 0x03
    2bfa:	e0 2d       	mov	r30, r0
    2bfc:	dc cf       	rjmp	.-72     	; 0x2bb6 <malloc+0x1e>
    2bfe:	21 15       	cp	r18, r1
    2c00:	31 05       	cpc	r19, r1
    2c02:	09 f1       	breq	.+66     	; 0x2c46 <malloc+0xae>
    2c04:	28 1b       	sub	r18, r24
    2c06:	39 0b       	sbc	r19, r25
    2c08:	24 30       	cpi	r18, 0x04	; 4
    2c0a:	31 05       	cpc	r19, r1
    2c0c:	90 f4       	brcc	.+36     	; 0x2c32 <malloc+0x9a>
    2c0e:	12 96       	adiw	r26, 0x02	; 2
    2c10:	8d 91       	ld	r24, X+
    2c12:	9c 91       	ld	r25, X
    2c14:	13 97       	sbiw	r26, 0x03	; 3
    2c16:	61 15       	cp	r22, r1
    2c18:	71 05       	cpc	r23, r1
    2c1a:	21 f0       	breq	.+8      	; 0x2c24 <malloc+0x8c>
    2c1c:	fb 01       	movw	r30, r22
    2c1e:	82 83       	std	Z+2, r24	; 0x02
    2c20:	93 83       	std	Z+3, r25	; 0x03
    2c22:	04 c0       	rjmp	.+8      	; 0x2c2c <malloc+0x94>
    2c24:	80 93 85 21 	sts	0x2185, r24	; 0x802185 <__flp>
    2c28:	90 93 86 21 	sts	0x2186, r25	; 0x802186 <__flp+0x1>
    2c2c:	fd 01       	movw	r30, r26
    2c2e:	32 96       	adiw	r30, 0x02	; 2
    2c30:	44 c0       	rjmp	.+136    	; 0x2cba <malloc+0x122>
    2c32:	fd 01       	movw	r30, r26
    2c34:	e2 0f       	add	r30, r18
    2c36:	f3 1f       	adc	r31, r19
    2c38:	81 93       	st	Z+, r24
    2c3a:	91 93       	st	Z+, r25
    2c3c:	22 50       	subi	r18, 0x02	; 2
    2c3e:	31 09       	sbc	r19, r1
    2c40:	2d 93       	st	X+, r18
    2c42:	3c 93       	st	X, r19
    2c44:	3a c0       	rjmp	.+116    	; 0x2cba <malloc+0x122>
    2c46:	20 91 83 21 	lds	r18, 0x2183	; 0x802183 <__brkval>
    2c4a:	30 91 84 21 	lds	r19, 0x2184	; 0x802184 <__brkval+0x1>
    2c4e:	23 2b       	or	r18, r19
    2c50:	41 f4       	brne	.+16     	; 0x2c62 <malloc+0xca>
    2c52:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    2c56:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    2c5a:	20 93 83 21 	sts	0x2183, r18	; 0x802183 <__brkval>
    2c5e:	30 93 84 21 	sts	0x2184, r19	; 0x802184 <__brkval+0x1>
    2c62:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    2c66:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    2c6a:	21 15       	cp	r18, r1
    2c6c:	31 05       	cpc	r19, r1
    2c6e:	41 f4       	brne	.+16     	; 0x2c80 <malloc+0xe8>
    2c70:	2d b7       	in	r18, 0x3d	; 61
    2c72:	3e b7       	in	r19, 0x3e	; 62
    2c74:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    2c78:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    2c7c:	24 1b       	sub	r18, r20
    2c7e:	35 0b       	sbc	r19, r21
    2c80:	e0 91 83 21 	lds	r30, 0x2183	; 0x802183 <__brkval>
    2c84:	f0 91 84 21 	lds	r31, 0x2184	; 0x802184 <__brkval+0x1>
    2c88:	e2 17       	cp	r30, r18
    2c8a:	f3 07       	cpc	r31, r19
    2c8c:	a0 f4       	brcc	.+40     	; 0x2cb6 <malloc+0x11e>
    2c8e:	2e 1b       	sub	r18, r30
    2c90:	3f 0b       	sbc	r19, r31
    2c92:	28 17       	cp	r18, r24
    2c94:	39 07       	cpc	r19, r25
    2c96:	78 f0       	brcs	.+30     	; 0x2cb6 <malloc+0x11e>
    2c98:	ac 01       	movw	r20, r24
    2c9a:	4e 5f       	subi	r20, 0xFE	; 254
    2c9c:	5f 4f       	sbci	r21, 0xFF	; 255
    2c9e:	24 17       	cp	r18, r20
    2ca0:	35 07       	cpc	r19, r21
    2ca2:	48 f0       	brcs	.+18     	; 0x2cb6 <malloc+0x11e>
    2ca4:	4e 0f       	add	r20, r30
    2ca6:	5f 1f       	adc	r21, r31
    2ca8:	40 93 83 21 	sts	0x2183, r20	; 0x802183 <__brkval>
    2cac:	50 93 84 21 	sts	0x2184, r21	; 0x802184 <__brkval+0x1>
    2cb0:	81 93       	st	Z+, r24
    2cb2:	91 93       	st	Z+, r25
    2cb4:	02 c0       	rjmp	.+4      	; 0x2cba <malloc+0x122>
    2cb6:	e0 e0       	ldi	r30, 0x00	; 0
    2cb8:	f0 e0       	ldi	r31, 0x00	; 0
    2cba:	cf 01       	movw	r24, r30
    2cbc:	df 91       	pop	r29
    2cbe:	cf 91       	pop	r28
    2cc0:	08 95       	ret

00002cc2 <free>:
    2cc2:	0f 93       	push	r16
    2cc4:	1f 93       	push	r17
    2cc6:	cf 93       	push	r28
    2cc8:	df 93       	push	r29
    2cca:	00 97       	sbiw	r24, 0x00	; 0
    2ccc:	09 f4       	brne	.+2      	; 0x2cd0 <free+0xe>
    2cce:	8c c0       	rjmp	.+280    	; 0x2de8 <free+0x126>
    2cd0:	fc 01       	movw	r30, r24
    2cd2:	32 97       	sbiw	r30, 0x02	; 2
    2cd4:	12 82       	std	Z+2, r1	; 0x02
    2cd6:	13 82       	std	Z+3, r1	; 0x03
    2cd8:	00 91 85 21 	lds	r16, 0x2185	; 0x802185 <__flp>
    2cdc:	10 91 86 21 	lds	r17, 0x2186	; 0x802186 <__flp+0x1>
    2ce0:	01 15       	cp	r16, r1
    2ce2:	11 05       	cpc	r17, r1
    2ce4:	81 f4       	brne	.+32     	; 0x2d06 <free+0x44>
    2ce6:	20 81       	ld	r18, Z
    2ce8:	31 81       	ldd	r19, Z+1	; 0x01
    2cea:	82 0f       	add	r24, r18
    2cec:	93 1f       	adc	r25, r19
    2cee:	20 91 83 21 	lds	r18, 0x2183	; 0x802183 <__brkval>
    2cf2:	30 91 84 21 	lds	r19, 0x2184	; 0x802184 <__brkval+0x1>
    2cf6:	28 17       	cp	r18, r24
    2cf8:	39 07       	cpc	r19, r25
    2cfa:	79 f5       	brne	.+94     	; 0x2d5a <free+0x98>
    2cfc:	e0 93 83 21 	sts	0x2183, r30	; 0x802183 <__brkval>
    2d00:	f0 93 84 21 	sts	0x2184, r31	; 0x802184 <__brkval+0x1>
    2d04:	71 c0       	rjmp	.+226    	; 0x2de8 <free+0x126>
    2d06:	d8 01       	movw	r26, r16
    2d08:	40 e0       	ldi	r20, 0x00	; 0
    2d0a:	50 e0       	ldi	r21, 0x00	; 0
    2d0c:	ae 17       	cp	r26, r30
    2d0e:	bf 07       	cpc	r27, r31
    2d10:	50 f4       	brcc	.+20     	; 0x2d26 <free+0x64>
    2d12:	12 96       	adiw	r26, 0x02	; 2
    2d14:	2d 91       	ld	r18, X+
    2d16:	3c 91       	ld	r19, X
    2d18:	13 97       	sbiw	r26, 0x03	; 3
    2d1a:	ad 01       	movw	r20, r26
    2d1c:	21 15       	cp	r18, r1
    2d1e:	31 05       	cpc	r19, r1
    2d20:	09 f1       	breq	.+66     	; 0x2d64 <free+0xa2>
    2d22:	d9 01       	movw	r26, r18
    2d24:	f3 cf       	rjmp	.-26     	; 0x2d0c <free+0x4a>
    2d26:	9d 01       	movw	r18, r26
    2d28:	da 01       	movw	r26, r20
    2d2a:	22 83       	std	Z+2, r18	; 0x02
    2d2c:	33 83       	std	Z+3, r19	; 0x03
    2d2e:	60 81       	ld	r22, Z
    2d30:	71 81       	ldd	r23, Z+1	; 0x01
    2d32:	86 0f       	add	r24, r22
    2d34:	97 1f       	adc	r25, r23
    2d36:	82 17       	cp	r24, r18
    2d38:	93 07       	cpc	r25, r19
    2d3a:	69 f4       	brne	.+26     	; 0x2d56 <free+0x94>
    2d3c:	ec 01       	movw	r28, r24
    2d3e:	28 81       	ld	r18, Y
    2d40:	39 81       	ldd	r19, Y+1	; 0x01
    2d42:	26 0f       	add	r18, r22
    2d44:	37 1f       	adc	r19, r23
    2d46:	2e 5f       	subi	r18, 0xFE	; 254
    2d48:	3f 4f       	sbci	r19, 0xFF	; 255
    2d4a:	20 83       	st	Z, r18
    2d4c:	31 83       	std	Z+1, r19	; 0x01
    2d4e:	8a 81       	ldd	r24, Y+2	; 0x02
    2d50:	9b 81       	ldd	r25, Y+3	; 0x03
    2d52:	82 83       	std	Z+2, r24	; 0x02
    2d54:	93 83       	std	Z+3, r25	; 0x03
    2d56:	45 2b       	or	r20, r21
    2d58:	29 f4       	brne	.+10     	; 0x2d64 <free+0xa2>
    2d5a:	e0 93 85 21 	sts	0x2185, r30	; 0x802185 <__flp>
    2d5e:	f0 93 86 21 	sts	0x2186, r31	; 0x802186 <__flp+0x1>
    2d62:	42 c0       	rjmp	.+132    	; 0x2de8 <free+0x126>
    2d64:	12 96       	adiw	r26, 0x02	; 2
    2d66:	ed 93       	st	X+, r30
    2d68:	fc 93       	st	X, r31
    2d6a:	13 97       	sbiw	r26, 0x03	; 3
    2d6c:	ed 01       	movw	r28, r26
    2d6e:	49 91       	ld	r20, Y+
    2d70:	59 91       	ld	r21, Y+
    2d72:	9e 01       	movw	r18, r28
    2d74:	24 0f       	add	r18, r20
    2d76:	35 1f       	adc	r19, r21
    2d78:	e2 17       	cp	r30, r18
    2d7a:	f3 07       	cpc	r31, r19
    2d7c:	71 f4       	brne	.+28     	; 0x2d9a <free+0xd8>
    2d7e:	80 81       	ld	r24, Z
    2d80:	91 81       	ldd	r25, Z+1	; 0x01
    2d82:	84 0f       	add	r24, r20
    2d84:	95 1f       	adc	r25, r21
    2d86:	02 96       	adiw	r24, 0x02	; 2
    2d88:	8d 93       	st	X+, r24
    2d8a:	9c 93       	st	X, r25
    2d8c:	11 97       	sbiw	r26, 0x01	; 1
    2d8e:	82 81       	ldd	r24, Z+2	; 0x02
    2d90:	93 81       	ldd	r25, Z+3	; 0x03
    2d92:	12 96       	adiw	r26, 0x02	; 2
    2d94:	8d 93       	st	X+, r24
    2d96:	9c 93       	st	X, r25
    2d98:	13 97       	sbiw	r26, 0x03	; 3
    2d9a:	e0 e0       	ldi	r30, 0x00	; 0
    2d9c:	f0 e0       	ldi	r31, 0x00	; 0
    2d9e:	d8 01       	movw	r26, r16
    2da0:	12 96       	adiw	r26, 0x02	; 2
    2da2:	8d 91       	ld	r24, X+
    2da4:	9c 91       	ld	r25, X
    2da6:	13 97       	sbiw	r26, 0x03	; 3
    2da8:	00 97       	sbiw	r24, 0x00	; 0
    2daa:	19 f0       	breq	.+6      	; 0x2db2 <free+0xf0>
    2dac:	f8 01       	movw	r30, r16
    2dae:	8c 01       	movw	r16, r24
    2db0:	f6 cf       	rjmp	.-20     	; 0x2d9e <free+0xdc>
    2db2:	8d 91       	ld	r24, X+
    2db4:	9c 91       	ld	r25, X
    2db6:	98 01       	movw	r18, r16
    2db8:	2e 5f       	subi	r18, 0xFE	; 254
    2dba:	3f 4f       	sbci	r19, 0xFF	; 255
    2dbc:	82 0f       	add	r24, r18
    2dbe:	93 1f       	adc	r25, r19
    2dc0:	20 91 83 21 	lds	r18, 0x2183	; 0x802183 <__brkval>
    2dc4:	30 91 84 21 	lds	r19, 0x2184	; 0x802184 <__brkval+0x1>
    2dc8:	28 17       	cp	r18, r24
    2dca:	39 07       	cpc	r19, r25
    2dcc:	69 f4       	brne	.+26     	; 0x2de8 <free+0x126>
    2dce:	30 97       	sbiw	r30, 0x00	; 0
    2dd0:	29 f4       	brne	.+10     	; 0x2ddc <free+0x11a>
    2dd2:	10 92 85 21 	sts	0x2185, r1	; 0x802185 <__flp>
    2dd6:	10 92 86 21 	sts	0x2186, r1	; 0x802186 <__flp+0x1>
    2dda:	02 c0       	rjmp	.+4      	; 0x2de0 <free+0x11e>
    2ddc:	12 82       	std	Z+2, r1	; 0x02
    2dde:	13 82       	std	Z+3, r1	; 0x03
    2de0:	00 93 83 21 	sts	0x2183, r16	; 0x802183 <__brkval>
    2de4:	10 93 84 21 	sts	0x2184, r17	; 0x802184 <__brkval+0x1>
    2de8:	df 91       	pop	r29
    2dea:	cf 91       	pop	r28
    2dec:	1f 91       	pop	r17
    2dee:	0f 91       	pop	r16
    2df0:	08 95       	ret

00002df2 <memset>:
    2df2:	dc 01       	movw	r26, r24
    2df4:	01 c0       	rjmp	.+2      	; 0x2df8 <memset+0x6>
    2df6:	6d 93       	st	X+, r22
    2df8:	41 50       	subi	r20, 0x01	; 1
    2dfa:	50 40       	sbci	r21, 0x00	; 0
    2dfc:	e0 f7       	brcc	.-8      	; 0x2df6 <memset+0x4>
    2dfe:	08 95       	ret

00002e00 <_exit>:
    2e00:	f8 94       	cli

00002e02 <__stop_program>:
    2e02:	ff cf       	rjmp	.-2      	; 0x2e02 <__stop_program>
