

================================================================
== Vitis HLS Report for 'get_delta_matrix_weights1_1'
================================================================
* Date:           Wed Jul  2 18:04:21 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4200|     4200|  33.600 us|  33.600 us|  4200|  4200|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_delta_matrix_weights1_loop1     |     4199|     4199|       323|          -|          -|    13|        no|
        | + get_delta_matrix_weights1_loop1_1  |      320|      320|         5|          -|          -|    64|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:189]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/BACKPROP/temp/directives.tcl:41]   --->   Operation 11 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%idx_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %idx" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 12 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln189 = store i4 0, i4 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:189]   --->   Operation 13 'store' 'store_ln189' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln191 = br void %get_delta_matrix_weights1_loop1_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 14 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_31 = load i4 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 15 'load' 'i_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%icmp_ln191 = icmp_eq  i4 %i_31, i4 13" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 16 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln191 = add i4 %i_31, i4 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 17 'add' 'add_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %get_delta_matrix_weights1_loop1_1.split, void %for.end11" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 18 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i4 %i_31" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 19 'zext' 'zext_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.74ns)   --->   "%p_sum = add i12 %zext_ln191, i12 %idx_read" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 20 'add' 'p_sum' <Predicate = (!icmp_ln191)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_sum_cast = zext i12 %p_sum" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 21 'zext' 'p_sum_cast' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%training_data_addr = getelementptr i64 %training_data, i64 0, i64 %p_sum_cast" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 22 'getelementptr' 'training_data_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.64ns)   --->   "%training_data_load = load i12 %training_data_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 23 'load' 'training_data_load' <Predicate = (!icmp_ln191)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln199 = ret" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:199]   --->   Operation 24 'ret' 'ret_ln199' <Predicate = (icmp_ln191)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:192]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:198]   --->   Operation 26 'specloopname' 'specloopname_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (1.64ns)   --->   "%training_data_load = load i12 %training_data_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 27 'load' 'training_data_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = bitcast i64 %training_data_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 28 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_31, i6 0" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln194 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:194]   --->   Operation 30 'br' 'br_ln194' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.09>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln194, void %for.inc.split, i7 0, void %get_delta_matrix_weights1_loop1_1.split" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:194]   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.70ns)   --->   "%icmp_ln194 = icmp_eq  i7 %j, i7 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:194]   --->   Operation 32 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln194 = add i7 %j, i7 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:194]   --->   Operation 33 'add' 'add_ln194' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %for.inc.split, void %for.inc9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:194]   --->   Operation 34 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i7 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:194]   --->   Operation 35 'zext' 'zext_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i7 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:194]   --->   Operation 36 'zext' 'zext_ln194_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%output_difference_addr = getelementptr i64 %output_difference, i64 0, i64 %zext_ln194" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 37 'getelementptr' 'output_difference_addr' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.71ns)   --->   "%output_difference_load = load i6 %output_difference_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 38 'load' 'output_difference_load' <Predicate = (!icmp_ln194)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 39 [1/1] (0.72ns)   --->   "%add_ln196 = add i10 %zext_ln194_1, i10 %tmp" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 39 'add' 'add_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln189 = store i4 %add_ln191, i4 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:189]   --->   Operation 40 'store' 'store_ln189' <Predicate = (icmp_ln194)> <Delay = 0.38>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln191 = br void %get_delta_matrix_weights1_loop1_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191]   --->   Operation 41 'br' 'br_ln191' <Predicate = (icmp_ln194)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.21>
ST_5 : Operation 42 [1/2] (0.71ns)   --->   "%output_difference_load = load i6 %output_difference_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 42 'load' 'output_difference_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 43 [4/4] (4.50ns)   --->   "%mul = dmul i64 %empty, i64 %output_difference_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 43 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 44 [3/4] (4.50ns)   --->   "%mul = dmul i64 %empty, i64 %output_difference_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 44 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 45 [2/4] (4.50ns)   --->   "%mul = dmul i64 %empty, i64 %output_difference_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 45 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln195 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:195]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:197]   --->   Operation 47 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/4] (4.50ns)   --->   "%mul = dmul i64 %empty, i64 %output_difference_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 48 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %add_ln196" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 49 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%delta_weights1_addr = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln196" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 50 'getelementptr' 'delta_weights1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (1.20ns)   --->   "%store_ln196 = store i64 %mul, i10 %delta_weights1_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196]   --->   Operation 51 'store' 'store_ln196' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:194]   --->   Operation 52 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 4 bit ('i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:189) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln189', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:189) of constant 0 on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:189 [9]  (0.387 ns)

 <State 2>: 2.390ns
The critical path consists of the following:
	'load' operation 4 bit ('i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191) on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:189 [12]  (0.000 ns)
	'add' operation 12 bit ('p_sum', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191) [20]  (0.745 ns)
	'getelementptr' operation 12 bit ('training_data_addr', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191) [22]  (0.000 ns)
	'load' operation 64 bit ('training_data_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191) on array 'training_data' [23]  (1.645 ns)

 <State 3>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('training_data_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:191) on array 'training_data' [23]  (1.645 ns)

 <State 4>: 1.093ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:194) with incoming values : ('add_ln194', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:194) [28]  (0.000 ns)
	'add' operation 10 bit ('add_ln196', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196) [40]  (0.725 ns)
	blocking operation 0.36775 ns on control path)

 <State 5>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('output_difference_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196) on array 'output_difference' [38]  (0.714 ns)
	'dmul' operation 64 bit ('mul', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196) [39]  (4.503 ns)

 <State 6>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196) [39]  (4.503 ns)

 <State 7>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196) [39]  (4.503 ns)

 <State 8>: 5.703ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196) [39]  (4.503 ns)
	'store' operation 0 bit ('store_ln196', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196) of variable 'mul', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:196 on array 'delta_weights1' [43]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
