// Seed: 3934004477
module module_0;
  supply1 id_2;
  wire id_3;
  tri id_4;
  logic [7:0] id_5;
  assign id_4 = 1'b0 ? id_4 : id_4 - 1;
  assign id_5[1'b0] = id_1 ? id_2 : id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_17;
  nor primCall (id_11, id_12, id_14, id_15, id_16, id_17, id_18, id_3, id_6, id_7, id_9);
  wire id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
