#/**
# Copyright (c) 2018 Anup Patel.
# All rights reserved.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2, or (at your option)
# any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
#
# @file    openconf.cfg
# @author  Anup Patel (anup@brainfault.org)
# @brief   Config file for RISC-V
#*/

config CONFIG_ARCH
	string
	default "riscv"

source "arch/riscv/cpu/openconf.cfg"

config CONFIG_BOARD
	string
	default "generic"

config CONFIG_RISCV_BOARD_GENERIC
	bool
	select CONFIG_ARCH_GENERIC_BOARD
	select CONFIG_ARCH_GENERIC_DEFTERM
	select CONFIG_ARCH_GENERIC_DEVTREE
	select CONFIG_ARCH_GENERIC_SMP_IPI if CONFIG_SMP
	default y
