#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000201437e61d0 .scope module, "neuron_2input_pipelined" "neuron_2input_pipelined" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x1";
    .port_info 1 /INPUT 32 "x2";
    .port_info 2 /INPUT 32 "w1";
    .port_info 3 /INPUT 32 "w2";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /OUTPUT 32 "f";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset";
L_000002014379b760 .functor BUFZ 32, v00000201437e2700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000201437ed088 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000201437e27a0_0 .net/s "b", 31 0, o00000201437ed088;  0 drivers
o00000201437ed0b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000201437e2840_0 .net "clock", 0 0, o00000201437ed0b8;  0 drivers
o00000201437ed0e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000201437e28e0_0 .net "enable", 0 0, o00000201437ed0e8;  0 drivers
v00000201437e2980_0 .net/s "f", 31 0, L_000002014379b760;  1 drivers
v00000201437e2a20_0 .net/s "output_before_bias", 31 0, L_00000201437e36f0;  1 drivers
v00000201437e2ac0_0 .net/s "output_bias", 31 0, L_00000201437e35b0;  1 drivers
v00000201437e2b60_0 .net/s "output_relu", 31 0, v00000201437e2700_0;  1 drivers
v00000201437e2c00 .array/s "pipe", 1 0, 31 0;
o00000201437ed1d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000201437e3650_0 .net "reset", 0 0, o00000201437ed1d8;  0 drivers
o00000201437ed208 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000201437e3790_0 .net/s "w1", 31 0, o00000201437ed208;  0 drivers
v00000201437e3330_0 .net/s "w1x1", 31 0, L_00000201437e3510;  1 drivers
o00000201437ed268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000201437e3a10_0 .net/s "w2", 31 0, o00000201437ed268;  0 drivers
v00000201437e3290_0 .net/s "w2x2", 31 0, L_00000201437e3470;  1 drivers
o00000201437ed2c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000201437e2ed0_0 .net/s "x1", 31 0, o00000201437ed2c8;  0 drivers
o00000201437ed2f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000201437e3830_0 .net/s "x2", 31 0, o00000201437ed2f8;  0 drivers
E_00000201437d6b40 .event posedge, v00000201437e2840_0;
L_00000201437e3510 .arith/mult 32, o00000201437ed208, o00000201437ed2c8;
L_00000201437e3470 .arith/mult 32, o00000201437ed268, o00000201437ed2f8;
v00000201437e2c00_0 .array/port v00000201437e2c00, 0;
v00000201437e2c00_1 .array/port v00000201437e2c00, 1;
L_00000201437e36f0 .arith/sum 32, v00000201437e2c00_0, v00000201437e2c00_1;
L_00000201437e35b0 .arith/sum 32, L_00000201437e36f0, o00000201437ed088;
S_00000201437e6400 .scope module, "RELU" "relu_32b2" 2 44, 3 1 0, S_00000201437e61d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "b";
v00000201437e6590_0 .net/s "a", 31 0, L_00000201437e35b0;  alias, 1 drivers
v0000020143796f20_0 .net/s "b", 31 0, v00000201437e2700_0;  alias, 1 drivers
v00000201437e2700_0 .var/s "f", 31 0;
E_00000201437d5f40 .event anyedge, v00000201437e6590_0;
    .scope S_00000201437e6400;
T_0 ;
    %wait E_00000201437d5f40;
    %load/vec4 v00000201437e6590_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000201437e2700_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000201437e6590_0;
    %assign/vec4 v00000201437e2700_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000201437e61d0;
T_1 ;
    %wait E_00000201437d6b40;
    %load/vec4 v00000201437e3650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000201437e2c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000201437e2c00, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000201437e28e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000201437e3330_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000201437e2c00, 0, 4;
    %load/vec4 v00000201437e3290_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000201437e2c00, 0, 4;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "neuron_2input_pipelined.v";
    "./relu_32b2.v";
