/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [24:0] _00_;
  reg [24:0] _01_;
  reg [10:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [19:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire [16:0] celloutsig_0_31z;
  wire [20:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_37z;
  wire [13:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [4:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [20:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_4z[1] ^ celloutsig_1_4z[0]);
  assign celloutsig_0_14z = ~(celloutsig_0_10z[10] ^ celloutsig_0_10z[6]);
  assign celloutsig_0_22z = ~(celloutsig_0_15z[0] ^ celloutsig_0_16z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 25'h0000000;
    else _01_ <= { _00_[24:19], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_21z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 11'h000;
    else _02_ <= celloutsig_0_8z[19:9];
  reg [6:0] _09_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _09_ <= 7'h00;
    else _09_ <= { celloutsig_0_3z[5:0], celloutsig_0_16z };
  assign { _03_[6], _00_[24:19] } = _09_;
  assign celloutsig_0_55z = { celloutsig_0_11z, celloutsig_0_19z } / { 1'h1, celloutsig_0_35z[8:7], celloutsig_0_47z, celloutsig_0_53z };
  assign celloutsig_0_5z = celloutsig_0_3z[5:0] / { 1'h1, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_3z[13:2] / { 1'h1, celloutsig_0_9z[3:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_10z[7:5], celloutsig_0_4z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_27z = celloutsig_0_10z[9:3] / { 1'h1, in_data[77:72] };
  assign celloutsig_0_47z = _01_[24:16] || { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_0_16z = { celloutsig_0_15z, _02_ } || { in_data[77:66], celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_28z = { celloutsig_0_3z[13:2], celloutsig_0_25z, celloutsig_0_20z } || { celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_46z = celloutsig_0_5z[5:1] % { 1'h1, celloutsig_0_9z[3:0] };
  assign celloutsig_1_0z = in_data[120:112] % { 1'h1, in_data[163:156] };
  assign celloutsig_1_4z = 3'h0 % { 1'h1, in_data[114:113] };
  assign celloutsig_0_6z = in_data[41:34] % { 1'h1, celloutsig_0_1z[6:0] };
  assign celloutsig_1_16z = in_data[141:139] % { 1'h1, celloutsig_1_4z[1], celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_6z[4], celloutsig_1_16z, celloutsig_1_15z } % { 1'h1, in_data[179:174] };
  assign celloutsig_0_19z = _02_[10:7] % { 1'h1, celloutsig_0_3z[5], celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_17z } * { celloutsig_0_27z[5], celloutsig_0_27z, celloutsig_0_26z };
  assign celloutsig_0_3z = { celloutsig_0_1z[2:0], celloutsig_0_1z, celloutsig_0_2z } * in_data[64:51];
  assign celloutsig_0_51z = celloutsig_0_29z[8:2] * { celloutsig_0_37z[1:0], celloutsig_0_46z };
  assign celloutsig_1_3z = in_data[114:112] * in_data[145:143];
  assign celloutsig_1_15z = in_data[141:139] * { 2'h0, celloutsig_1_8z[5] };
  assign celloutsig_0_20z = { celloutsig_0_2z, celloutsig_0_16z } * celloutsig_0_9z[5:2];
  assign celloutsig_0_2z = in_data[62:60] * celloutsig_0_1z[2:0];
  assign celloutsig_0_53z = ^ celloutsig_0_31z[8:4];
  assign celloutsig_0_56z = ^ { celloutsig_0_51z[5:0], celloutsig_0_2z };
  assign celloutsig_0_12z = ^ { celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_23z = ^ celloutsig_0_20z[2:0];
  assign celloutsig_0_31z = { celloutsig_0_25z, _02_, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_25z } >> { celloutsig_0_30z[3:2], celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_2z = in_data[147:134] >> { in_data[188:185], celloutsig_1_1z[9], 9'h000 };
  assign celloutsig_0_9z = { celloutsig_0_3z[11:6], celloutsig_0_4z } >> celloutsig_0_1z[6:0];
  assign celloutsig_0_30z = { celloutsig_0_3z[6:4], celloutsig_0_19z, celloutsig_0_28z } << celloutsig_0_1z;
  assign celloutsig_0_37z = { celloutsig_0_1z[4:2], celloutsig_0_0z } << { _03_[6], _00_[24:22] };
  assign celloutsig_1_6z = in_data[111:100] << { celloutsig_1_2z[5:3], celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[150:145] << celloutsig_1_0z[6:1];
  assign celloutsig_1_19z = celloutsig_1_6z[11:9] << celloutsig_1_3z;
  assign celloutsig_0_15z = celloutsig_0_2z << celloutsig_0_3z[3:1];
  assign celloutsig_0_7z = celloutsig_0_5z[5:3] >>> { in_data[28:27], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[48:43], celloutsig_0_0z, celloutsig_0_0z } >>> in_data[59:52];
  assign celloutsig_0_26z = { celloutsig_0_9z[1:0], celloutsig_0_2z, _03_[6], _00_[24:19] } >>> { celloutsig_0_9z[5:0], celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_20z };
  assign celloutsig_0_35z = { celloutsig_0_27z[2:1], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_18z } ^ { celloutsig_0_20z[2], celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_8z = { celloutsig_0_6z[0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } ^ { in_data[41:29], celloutsig_0_1z };
  assign celloutsig_0_0z = ~((in_data[24] & in_data[15]) | (in_data[76] & in_data[3]));
  assign celloutsig_0_4z = ~((celloutsig_0_1z[5] & celloutsig_0_1z[6]) | (in_data[76] & celloutsig_0_0z));
  assign celloutsig_0_11z = ~((celloutsig_0_5z[4] & celloutsig_0_10z[8]) | (celloutsig_0_8z[0] & celloutsig_0_6z[5]));
  assign celloutsig_0_17z = ~((celloutsig_0_1z[3] & celloutsig_0_2z[2]) | (celloutsig_0_15z[0] & celloutsig_0_16z));
  assign celloutsig_0_21z = ~((celloutsig_0_5z[2] & in_data[84]) | (celloutsig_0_18z[6] & _02_[8]));
  assign celloutsig_0_25z = ~((celloutsig_0_17z & celloutsig_0_15z[0]) | (celloutsig_0_2z[2] & celloutsig_0_11z));
  assign celloutsig_1_1z[9] = celloutsig_1_0z[5] ^ in_data[117];
  assign _00_[18:0] = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_21z };
  assign _03_[5:0] = _00_[24:19];
  assign celloutsig_1_1z[8:0] = 9'h000;
  assign { out_data[134:128], out_data[98:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
