ModuleName StageData
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 624 ,Y1: 240 ,X2: 648 ,Y2: 240
Edge X1: 624 ,Y1: 216 ,X2: 624 ,Y2: 240
Edge X1: 448 ,Y1: 240 ,X2: 624 ,Y2: 240
Edge X1: 448 ,Y1: 216 ,X2: 448 ,Y2: 240
Edge X1: 232 ,Y1: 240 ,X2: 448 ,Y2: 240
Edge X1: 104 ,Y1: 240 ,X2: 232 ,Y2: 240
Edge X1: 232 ,Y1: 216 ,X2: 232 ,Y2: 240
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 568 ,Y1: 272 ,X2: 648 ,Y2: 272
Edge X1: 568 ,Y1: 168 ,X2: 568 ,Y2: 272
Edge X1: 392 ,Y1: 272 ,X2: 568 ,Y2: 272
Edge X1: 392 ,Y1: 168 ,X2: 392 ,Y2: 272
Edge X1: 176 ,Y1: 272 ,X2: 392 ,Y2: 272
Edge X1: 104 ,Y1: 272 ,X2: 176 ,Y2: 272
Edge X1: 176 ,Y1: 168 ,X2: 176 ,Y2: 272
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 104 ,Y1: 120 ,X2: 176 ,Y2: 120
End
Branches
End
Wire Name: b3
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 344 ,Y1: 304 ,X2: 576 ,Y2: 304
End
Branches
Branch Left: 552 ,Top: 304
BranchStrList
0
End
Branch Left: 376 ,Top: 304
BranchStrList
1
End
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 136 ,X2: 552 ,Y2: 304
Edge X1: 552 ,Y1: 136 ,X2: 568 ,Y2: 136
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 376 ,Y1: 136 ,X2: 376 ,Y2: 304
Edge X1: 376 ,Y1: 136 ,X2: 392 ,Y2: 136
End
Branches
End
Wire Name: b8
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 480 ,Y1: 80 ,X2: 720 ,Y2: 80
End
Branches
Branch Left: 504 ,Top: 80
BranchStrList
1
End
Branch Left: 680 ,Top: 80
BranchStrList
0
End
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 80 ,X2: 504 ,Y2: 120
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 680 ,Y1: 80 ,X2: 680 ,Y2: 120
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 120 ,X2: 304 ,Y2: 120
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 568 ,Y1: 96 ,X2: 568 ,Y2: 120
Edge X1: 368 ,Y1: 96 ,X2: 568 ,Y2: 96
Edge X1: 368 ,Y1: 96 ,X2: 368 ,Y2: 120
Edge X1: 360 ,Y1: 120 ,X2: 368 ,Y2: 120
Edge X1: 368 ,Y1: 120 ,X2: 392 ,Y2: 120
End
Branches
End
End
Ports
Port Left: 104 Top: 240 ,Orientation: 0
Portname: reset ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 104 Top: 272 ,Orientation: 0
Portname: clock ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 104 Top: 120 ,Orientation: 0
Portname: stageon ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 304 ,Orientation: 0
Portname: datain ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
1
,Width:
2
,RV:
0
Port Left: 720 Top: 80 ,Orientation: 0
Portname: dataout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
1
,Width:
2
,RV:
0
End
Symbols
Symbol Left: 200 Top: 112
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 416 Top: 112
Name: s1
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 592 Top: 112
Name: s2
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 304 Top: 112
Name: s3
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
End
Texts
End
Links
End
