INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/ip/s_calculation_divider/sim/s_calculation_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_calculation_divider
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/ip/sub_8u_8u_signed/sim/sub_8u_8u_signed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_8u_8u_signed
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/ip/sub_8u_8u_pos/sim/sub_8u_8u_pos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_8u_8u_pos
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/ip/mul_8u_16u/sim/mul_8u_16u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_8u_16u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/ip/mul_10s_7u/sim/mul_10s_7u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_10s_7u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/ip/h_calculation_divider/sim/h_calculation_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity h_calculation_divider
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/ip/add_9s_8u/sim/add_9s_8u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_9s_8u
