{"result": {"query": ":facetid:toc:\"db/conf/date/date2006.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "186.49"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "46", "@dc": "46", "@oc": "46", "@id": "40541243", "text": ":facetid:toc:db/conf/date/date2006.bht"}}, "hits": {"@total": "46", "@computed": "46", "@sent": "46", "@first": "0", "hit": [{"@score": "1", "@id": "5337321", "info": {"authors": {"author": [{"@pid": "73/5964", "text": "Najwa Aaraj"}, {"@pid": "60/5388", "text": "Srivaths Ravi 0001"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "Architectures for efficient face authentication in embedded systems.", "venue": "DATE Designers&apos; Forum", "pages": "1-6", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AarajRRJ06", "doi": "10.1109/DATE.2006.244155", "ee": "https://doi.org/10.1109/DATE.2006.244155", "url": "https://dblp.org/rec/conf/date/AarajRRJ06"}, "url": "URL#5337321"}, {"@score": "1", "@id": "5337327", "info": {"authors": {"author": [{"@pid": "95/597", "text": "Dmitry Akselrod"}, {"@pid": "64/1295", "text": "Asaf Ashkenazi"}, {"@pid": "25/3714", "text": "Yossi Amon"}]}, "title": "Platform independent debug port controller architecture with security protection for multi-processor system-on-chip ICs.", "venue": "DATE Designers&apos; Forum", "pages": "30-35", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AkselrodAA06", "doi": "10.1109/DATE.2006.243744", "ee": "https://doi.org/10.1109/DATE.2006.243744", "url": "https://dblp.org/rec/conf/date/AkselrodAA06"}, "url": "URL#5337327"}, {"@score": "1", "@id": "5337336", "info": {"authors": {"author": [{"@pid": "41/6464", "text": "Sutjipto Arifin"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}]}, "title": "A novel FPGA-based implementation of time adaptive clustering for logical story unit segmentation.", "venue": "DATE Designers&apos; Forum", "pages": "227-232", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ArifinC06", "doi": "10.1109/DATE.2006.243907", "ee": "https://doi.org/10.1109/DATE.2006.243907", "url": "https://dblp.org/rec/conf/date/ArifinC06"}, "url": "URL#5337336"}, {"@score": "1", "@id": "5337343", "info": {"authors": {"author": [{"@pid": "90/2630", "text": "Nico Bannow"}, {"@pid": "21/87", "text": "Karsten Haug"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "Automatic systemC design configuration for a faster evaluation of different partitioning alternatives.", "venue": "DATE Designers&apos; Forum", "pages": "217-218", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BannowHR06", "doi": "10.1109/DATE.2006.243904", "ee": "https://doi.org/10.1109/DATE.2006.243904", "url": "https://dblp.org/rec/conf/date/BannowHR06"}, "url": "URL#5337343"}, {"@score": "1", "@id": "5337344", "info": {"authors": {"author": [{"@pid": "18/7355", "text": "Federico Baronti"}, {"@pid": "33/1319", "text": "Paolo D&apos;Abramo"}, {"@pid": "128/4928", "text": "Martin Knaipp"}, {"@pid": "38/5602", "text": "Rainer Minixhofer"}, {"@pid": "19/5281", "text": "Roberto Roncella"}, {"@pid": "39/6162", "text": "Roberto Saletti"}, {"@pid": "81/2650", "text": "Martin Schrems"}, {"@pid": "48/10052", "text": "Riccardo Serventi"}, {"@pid": "83/6776", "text": "Verena Vescoli"}]}, "title": "FlexRay transceiver in a 0.35 \u00b5m CMOS high-voltage technology.", "venue": "DATE Designers&apos; Forum", "pages": "201-205", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BarontiDKMRSSSV06", "doi": "10.1109/DATE.2006.243874", "ee": "https://doi.org/10.1109/DATE.2006.243874", "url": "https://dblp.org/rec/conf/date/BarontiDKMRSSSV06"}, "url": "URL#5337344"}, {"@score": "1", "@id": "5337351", "info": {"authors": {"author": [{"@pid": "b/GuidoBertoni", "text": "Guido Bertoni"}, {"@pid": "06/4342", "text": "Luca Breveglieri"}, {"@pid": "51/5693", "text": "Pasqualina Fragneto"}, {"@pid": "80/1811", "text": "Gerardo Pelosi"}, {"@pid": "78/1175", "text": "Luigi Sportiello"}]}, "title": "Software implementation of Tate pairing over GF(2m).", "venue": "DATE Designers&apos; Forum", "pages": "7-11", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BertoniBFPS06", "doi": "10.1109/DATE.2006.244156", "ee": "https://doi.org/10.1109/DATE.2006.244156", "url": "https://dblp.org/rec/conf/date/BertoniBFPS06"}, "url": "URL#5337351"}, {"@score": "1", "@id": "5337358", "info": {"authors": {"author": [{"@pid": "56/3783", "text": "Giuseppe Bonfini"}, {"@pid": "37/4273", "text": "Monica Chiavacci"}, {"@pid": "58/621", "text": "Riccardo Mariani"}, {"@pid": "75/6395", "text": "Egidio Pescari"}]}, "title": "A mixed-signal verification kit for verification of analogue-digital circuits.", "venue": "DATE Designers&apos; Forum", "pages": "88-93", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BonfiniCMP06", "doi": "10.1109/DATE.2006.243779", "ee": "https://doi.org/10.1109/DATE.2006.243779", "url": "https://dblp.org/rec/conf/date/BonfiniCMP06"}, "url": "URL#5337358"}, {"@score": "1", "@id": "5337361", "info": {"authors": {"author": [{"@pid": "b/LBononi", "text": "Luciano Bononi"}, {"@pid": "84/6487", "text": "Nicola Concer"}]}, "title": "Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh.", "venue": "DATE Designers&apos; Forum", "pages": "154-159", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BononiC06", "doi": "10.1109/DATE.2006.243841", "ee": "https://doi.org/10.1109/DATE.2006.243841", "url": "https://dblp.org/rec/conf/date/BononiC06"}, "url": "URL#5337361"}, {"@score": "1", "@id": "5337366", "info": {"authors": {"author": [{"@pid": "95/5280", "text": "Giuseppe Campobello"}, {"@pid": "11/9604", "text": "Marco Castano"}, {"@pid": "23/8918", "text": "Carmine Ciofi"}, {"@pid": "30/4854", "text": "Daniele Mangano"}]}, "title": "GALS networks on chip: a new solution for asynchronous delay-insensitive links.", "venue": "DATE Designers&apos; Forum", "pages": "160-165", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CampobelloCCM06", "doi": "10.1109/DATE.2006.243842", "ee": "https://doi.org/10.1109/DATE.2006.243842", "url": "https://dblp.org/rec/conf/date/CampobelloCCM06"}, "url": "URL#5337366"}, {"@score": "1", "@id": "5337368", "info": {"authors": {"author": [{"@pid": "22/3770", "text": "Fabiano Costa Carvalho"}, {"@pid": "00/2206", "text": "Carlos Eduardo Pereira"}, {"@pid": "s/EliasTeodoroSilvaJr", "text": "Elias Teodoro Silva Jr."}, {"@pid": "96/3201", "text": "Edison Pignaton de Freitas"}]}, "title": "A practical implementation of the fault-tolerant daisy-chain clock synchronization algorithm on CAN.", "venue": "DATE Designers&apos; Forum", "pages": "189-194", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CarvalhoPJF06", "doi": "10.1109/DATE.2006.243872", "ee": "https://doi.org/10.1109/DATE.2006.243872", "url": "https://dblp.org/rec/conf/date/CarvalhoPJF06"}, "url": "URL#5337368"}, {"@score": "1", "@id": "5337378", "info": {"authors": {"author": [{"@pid": "23/6083", "text": "Kuo-Hsing Cheng"}, {"@pid": "34/3266", "text": "Yu-Lung Lo"}]}, "title": "A fast-lock mixed-mode DLL with wide-range operation and multiphase outputs.", "venue": "DATE Designers&apos; Forum", "pages": "178-182", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChengL06", "doi": "10.1109/DATE.2006.243870", "ee": "https://doi.org/10.1109/DATE.2006.243870", "url": "https://dblp.org/rec/conf/date/ChengL06"}, "url": "URL#5337378"}, {"@score": "1", "@id": "5337384", "info": {"authors": {"author": {"@pid": "71/2690", "text": "Pierluigi Daglio"}}, "title": "A complete and fully qualified design flow for verification of mixed-signal SoC with embedded flash memories.", "venue": "DATE Designers&apos; Forum", "pages": "94-99", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Daglio06", "doi": "10.1109/DATE.2006.243780", "ee": "https://doi.org/10.1109/DATE.2006.243780", "url": "https://dblp.org/rec/conf/date/Daglio06"}, "url": "URL#5337384"}, {"@score": "1", "@id": "5337386", "info": {"authors": {"author": [{"@pid": "79/3797", "text": "Sayantan Das"}, {"@pid": "73/4538", "text": "Rizi Mohanty"}, {"@pid": "39/2452", "text": "Pallab Dasgupta"}, {"@pid": "c/PPChakrabarti", "text": "P. P. Chakrabarti 0001"}]}, "title": "Synthesis of system verilog assertions.", "venue": "DATE Designers&apos; Forum", "pages": "70-75", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DasMDC06", "doi": "10.1109/DATE.2006.243776", "ee": "https://doi.org/10.1109/DATE.2006.243776", "url": "https://dblp.org/rec/conf/date/DasMDC06"}, "url": "URL#5337386"}, {"@score": "1", "@id": "5337387", "info": {"authors": {"author": [{"@pid": "36/2629", "text": "Javier Davila"}, {"@pid": "30/3744", "text": "Alfonso de Torres"}, {"@pid": "02/1483", "text": "Jose Manuel Sanchez"}, {"@pid": "51/1350", "text": "Marcos S\u00e1nchez-\u00c9lez"}, {"@pid": "27/6919", "text": "Nader Bagherzadeh"}, {"@pid": "43/3648", "text": "Fredy Rivera"}]}, "title": "Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (MorphoSys).", "venue": "DATE Designers&apos; Forum", "pages": "52-57", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DavilaTSSBR06", "doi": "10.1109/DATE.2006.243748", "ee": "https://doi.org/10.1109/DATE.2006.243748", "url": "https://dblp.org/rec/conf/date/DavilaTSSBR06"}, "url": "URL#5337387"}, {"@score": "1", "@id": "5337391", "info": {"authors": {"author": [{"@pid": "62/4135", "text": "John Dielissen"}, {"@pid": "92/6223", "text": "Andries Hekstra"}, {"@pid": "81/2241", "text": "Vincent Berg"}]}, "title": "Low cost LDPC decoder for DVB-S2.", "venue": "DATE Designers&apos; Forum", "pages": "130-135", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DielissenHB06", "doi": "10.1109/DATE.2006.243816", "ee": "https://doi.org/10.1109/DATE.2006.243816", "url": "https://dblp.org/rec/conf/date/DielissenHB06"}, "url": "URL#5337391"}, {"@score": "1", "@id": "5337394", "info": {"authors": {"author": [{"@pid": "97/737", "text": "Florin Dumitrascu"}, {"@pid": "75/405", "text": "Iuliana Bacivarov"}, {"@pid": "39/5258", "text": "Lorenzo Pieralisi"}, {"@pid": "63/267", "text": "Marius Bonaciu"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}]}, "title": "Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application.", "venue": "DATE Designers&apos; Forum", "pages": "166-171", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DumitrascuBPBJ06", "doi": "10.1109/DATE.2006.243843", "ee": "https://doi.org/10.1109/DATE.2006.243843", "url": "https://dblp.org/rec/conf/date/DumitrascuBPBJ06"}, "url": "URL#5337394"}, {"@score": "1", "@id": "5337398", "info": {"authors": {"author": [{"@pid": "25/1398", "text": "Luca Fanucci"}, {"@pid": "60/6296", "text": "Michele Cassiano"}, {"@pid": "97/1304", "text": "Sergio Saponara"}, {"@pid": "20/3849", "text": "David Kammler"}, {"@pid": "43/6379", "text": "Ernst Martin Witte"}, {"@pid": "47/3868", "text": "Oliver Schliebusch"}, {"@pid": "02/5336", "text": "Gerd Ascheid"}, {"@pid": "14/6306", "text": "Rainer Leupers"}, {"@pid": "72/1999", "text": "Heinrich Meyr"}]}, "title": "ASIP design and synthesis for non linear filtering in image processing.", "venue": "DATE Designers&apos; Forum", "pages": "233-238", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FanucciCSKWSALM06", "doi": "10.1109/DATE.2006.243908", "ee": "https://doi.org/10.1109/DATE.2006.243908", "url": "https://dblp.org/rec/conf/date/FanucciCSKWSALM06"}, "url": "URL#5337398"}, {"@score": "1", "@id": "5337403", "info": {"authors": {"author": [{"@pid": "50/2089", "text": "Franco Fummi"}, {"@pid": "80/4682", "text": "Davide Quaglia"}, {"@pid": "67/1693", "text": "Fabio Ricciato"}, {"@pid": "89/4067", "text": "Maura Turolla"}]}, "title": "Modeling and simulation of mobile gateways interacting with wireless sensor networks.", "venue": "DATE Designers&apos; Forum", "pages": "106-111", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FummiQRT06", "doi": "10.1109/DATE.2006.243812", "ee": "https://doi.org/10.1109/DATE.2006.243812", "url": "https://dblp.org/rec/conf/date/FummiQRT06"}, "url": "URL#5337403"}, {"@score": "1", "@id": "5337413", "info": {"authors": {"author": [{"@pid": "01/6391", "text": "Ali Habibi"}, {"@pid": "35/5876", "text": "Haja Moinudeen"}, {"@pid": "98/2059", "text": "Sofi\u00e8ne Tahar"}]}, "title": "Generating finite state machines from SystemC.", "venue": "DATE Designers&apos; Forum", "pages": "76-81", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HabibiMT06", "doi": "10.1109/DATE.2006.243777", "ee": "https://doi.org/10.1109/DATE.2006.243777", "url": "https://dblp.org/rec/conf/date/HabibiMT06"}, "url": "URL#5337413"}, {"@score": "1", "@id": "5337432", "info": {"authors": {"author": [{"@pid": "h/MHutton", "text": "Michael D. Hutton"}, {"@pid": "35/1390", "text": "Richard Yuan"}, {"@pid": "15/2314", "text": "Jay Schleicher"}, {"@pid": "19/6969", "text": "Gregg Baeckler"}, {"@pid": "51/6403", "text": "Sammy Cheung"}, {"@pid": "17/2314", "text": "Kar Keng Chua"}, {"@pid": "62/4288", "text": "Hee Kong Phoo"}]}, "title": "A methodology for FPGA to structured-ASIC synthesis and verification.", "venue": "DATE Designers&apos; Forum", "pages": "64-69", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HuttonYSBCCP06", "doi": "10.1109/DATE.2006.243775", "ee": "https://doi.org/10.1109/DATE.2006.243775", "url": "https://dblp.org/rec/conf/date/HuttonYSBCCP06"}, "url": "URL#5337432"}, {"@score": "1", "@id": "5337433", "info": {"authors": {"author": [{"@pid": "18/648", "text": "Daniele Lo Iacono"}, {"@pid": "80/833", "text": "J. Zory"}, {"@pid": "81/1152", "text": "Ettore Messina"}, {"@pid": "72/4228", "text": "Nicolo Piazzese"}, {"@pid": "82/6400", "text": "G. Saia"}, {"@pid": "64/347", "text": "A. Bettinelli"}]}, "title": "ASIP architecture for multi-standard wireless terminals.", "venue": "DATE Designers&apos; Forum", "pages": "118-123", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IaconoZMPSB06", "doi": "10.1109/DATE.2006.243814", "ee": "https://doi.org/10.1109/DATE.2006.243814", "url": "https://dblp.org/rec/conf/date/IaconoZMPSB06"}, "url": "URL#5337433"}, {"@score": "1", "@id": "5337443", "info": {"authors": {"author": [{"@pid": "27/3198", "text": "G\u00f6tz Kappen"}, {"@pid": "73/3862", "text": "Tobias G. Noll"}]}, "title": "Application specific instruction processor based implementation of a GNSS receiver on an FPGA.", "venue": "DATE Designers&apos; Forum", "pages": "58-63", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KappenN06", "doi": "10.1109/DATE.2006.243749", "ee": "https://doi.org/10.1109/DATE.2006.243749", "url": "https://dblp.org/rec/conf/date/KappenN06"}, "url": "URL#5337443"}, {"@score": "1", "@id": "5337445", "info": {"authors": {"author": [{"@pid": "45/4363", "text": "Kingshuk Karuri"}, {"@pid": "14/6306", "text": "Rainer Leupers"}, {"@pid": "02/5336", "text": "Gerd Ascheid"}, {"@pid": "72/1999", "text": "Heinrich Meyr"}, {"@pid": "43/4218", "text": "Monu Kedia"}]}, "title": "Design and implementation of a modular and portable IEEE 754 compliant floating-point unit.", "venue": "DATE Designers&apos; Forum", "pages": "221-226", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KaruriLAMK06", "doi": "10.1109/DATE.2006.243906", "ee": "https://doi.org/10.1109/DATE.2006.243906", "url": "https://dblp.org/rec/conf/date/KaruriLAMK06"}, "url": "URL#5337445"}, {"@score": "1", "@id": "5337468", "info": {"authors": {"author": [{"@pid": "54/322", "text": "Christopher K. Lennard"}, {"@pid": "37/1298", "text": "Victor Berman"}, {"@pid": "59/1983", "text": "Saverio Fazzari"}, {"@pid": "93/747", "text": "Mark Indovina"}, {"@pid": "03/3799", "text": "Cary Ussery"}, {"@pid": "99/5899", "text": "Marino Strik"}, {"@pid": "26/2953", "text": "John Wilson"}, {"@pid": "96/1300", "text": "Olivier Florent"}, {"@pid": "29/6360", "text": "Fran\u00e7ois R\u00e9mond"}, {"@pid": "98/6756", "text": "Pierre Bricaud"}]}, "title": "Industrially proving the SPIRIT consortium specifications for design chain integration.", "venue": "DATE Designers&apos; Forum", "pages": "142-147", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LennardBFIUSWFRB06", "doi": "10.1109/DATE.2006.243839", "ee": "https://doi.org/10.1109/DATE.2006.243839", "url": "https://dblp.org/rec/conf/date/LennardBFIUSWFRB06"}, "url": "URL#5337468"}, {"@score": "1", "@id": "5337474", "info": {"authors": {"author": [{"@pid": "05/4532", "text": "Cheng-Hung Lin"}, {"@pid": "34/3633", "text": "Chih-Tsun Huang"}, {"@pid": "63/2856", "text": "Chang-Ping Jiang"}, {"@pid": "57/2331", "text": "Shih-Chieh Chang"}]}, "title": "Optimization of regular expression pattern matching circuits on FPGA.", "venue": "DATE Designers&apos; Forum", "pages": "12-17", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LinHJC06", "doi": "10.1109/DATE.2006.244157", "ee": "https://doi.org/10.1109/DATE.2006.244157", "url": "https://dblp.org/rec/conf/date/LinHJC06"}, "url": "URL#5337474"}, {"@score": "1", "@id": "5337484", "info": {"authors": {"author": [{"@pid": "71/5276", "text": "Nicolas M\u00e4ding"}, {"@pid": "42/5193", "text": "Jens Leenstra"}, {"@pid": "23/4521", "text": "J\u00fcrgen Pille"}, {"@pid": "65/6944", "text": "Rolf Sautter"}, {"@pid": "37/892", "text": "Stefan B\u00fcttner"}, {"@pid": "32/10248", "text": "Sebastian Ehrenreich"}, {"@pid": "61/341", "text": "W. Haller"}]}, "title": "The vector fixed point unit of the synergistic processor element of the cell architecture processor.", "venue": "DATE Designers&apos; Forum", "pages": "244-248", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MadingLPSBEH06", "doi": "10.1109/DATE.2006.243933", "ee": "https://doi.org/10.1109/DATE.2006.243933", "url": "https://dblp.org/rec/conf/date/MadingLPSBEH06"}, "url": "URL#5337484"}, {"@score": "1", "@id": "5337491", "info": {"authors": {"author": [{"@pid": "26/3014", "text": "Maurizio Martina"}, {"@pid": "54/1377", "text": "Guido Masera"}, {"@pid": "26/3196", "text": "Andrea Molino"}, {"@pid": "72/4830", "text": "Fabrizio Vacca"}, {"@pid": "66/3508", "text": "Luca Sterpone"}, {"@pid": "45/3891", "text": "Massimo Violante"}]}, "title": "A new approach to compress the configuration information of programmable devices.", "venue": "DATE Designers&apos; Forum", "pages": "48-51", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MartinaMMVSV06", "doi": "10.1109/DATE.2006.243747", "ee": "https://doi.org/10.1109/DATE.2006.243747", "url": "https://dblp.org/rec/conf/date/MartinaMMVSV06"}, "url": "URL#5337491"}, {"@score": "1", "@id": "5337497", "info": {"authors": {"author": [{"@pid": "81/6653", "text": "Maurice Meijer"}, {"@pid": "80/5074", "text": "Rohini Krishnan"}, {"@pid": "91/6969", "text": "Martijn T. Bennebroek"}]}, "title": "Energy-efficient FPGA interconnect design.", "venue": "DATE Designers&apos; Forum", "pages": "42-47", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MeijerKB06", "doi": "10.1109/DATE.2006.243746", "ee": "https://doi.org/10.1109/DATE.2006.243746", "url": "https://dblp.org/rec/conf/date/MeijerKB06"}, "url": "URL#5337497"}, {"@score": "1", "@id": "5337511", "info": {"authors": {"author": [{"@pid": "21/7032", "text": "Shahin Nazarian"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}, {"@pid": "g/SandeepKGupta", "text": "Sandeep K. Gupta"}, {"@pid": "b/MelvinABreuer", "text": "Melvin A. Breuer"}]}, "title": "STAX: statistical crosstalk target set compaction.", "venue": "DATE Designers&apos; Forum", "pages": "172-177", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NazarianPGB06", "doi": "10.1109/DATE.2006.243844", "ee": "https://doi.org/10.1109/DATE.2006.243844", "url": "https://dblp.org/rec/conf/date/NazarianPGB06"}, "url": "URL#5337511"}, {"@score": "1", "@id": "5337516", "info": {"authors": {"author": [{"@pid": "24/6502", "text": "Juanjo Noguera"}, {"@pid": "21/3368", "text": "Luis Baldez"}, {"@pid": "50/4316", "text": "Narcis Simon"}, {"@pid": "81/1798", "text": "Lluis Abello"}]}, "title": "Software-friendly HW/SW co-simulation: an industrial case study.", "venue": "DATE Designers&apos; Forum", "pages": "100-105", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NogueraBSA06", "doi": "10.1109/DATE.2006.243811", "ee": "https://doi.org/10.1109/DATE.2006.243811", "url": "https://dblp.org/rec/conf/date/NogueraBSA06"}, "url": "URL#5337516"}, {"@score": "1", "@id": "5337518", "info": {"authors": {"author": [{"@pid": "78/6545", "text": "Jan-Hendrik Oetjens"}, {"@pid": "61/5225", "text": "Joachim Gerlach"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "Flexible specification and application of rule-based transformations in an automotive design flow.", "venue": "DATE Designers&apos; Forum", "pages": "82-87", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OetjensGR06", "doi": "10.1109/DATE.2006.243778", "ee": "https://doi.org/10.1109/DATE.2006.243778", "url": "https://dblp.org/rec/conf/date/OetjensGR06"}, "url": "URL#5337518"}, {"@score": "1", "@id": "5337524", "info": {"authors": {"author": [{"@pid": "91/4121", "text": "Vassilis Papaefstathiou"}, {"@pid": "19/4489", "text": "Ioannis Papaefstathiou"}]}, "title": "A hardware-engine for layer-2 classification in low-storage, ultra-high bandwidth environments.", "venue": "DATE Designers&apos; Forum", "pages": "112-117", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PapaefstathiouP06", "doi": "10.1109/DATE.2006.243813", "ee": "https://doi.org/10.1109/DATE.2006.243813", "url": "https://dblp.org/rec/conf/date/PapaefstathiouP06"}, "url": "URL#5337524"}, {"@score": "1", "@id": "5337537", "info": {"authors": {"author": [{"@pid": "94/6135", "text": "Nachiketh R. Potlapally"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "60/5388", "text": "Srivaths Ravi 0001"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}, {"@pid": "87/4706", "text": "Ruby B. Lee"}]}, "title": "Satisfiability-based framework for enabling side-channel attacks on cryptographic software.", "venue": "DATE Designers&apos; Forum", "pages": "18-23", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PotlapallyRRJL06", "doi": "10.1109/DATE.2006.244158", "ee": "https://doi.org/10.1109/DATE.2006.244158", "url": "https://dblp.org/rec/conf/date/PotlapallyRRJL06"}, "url": "URL#5337537"}, {"@score": "1", "@id": "5337540", "info": {"authors": {"author": [{"@pid": "53/6357", "text": "Federico Quaglio"}, {"@pid": "72/4830", "text": "Fabrizio Vacca"}, {"@pid": "27/3861", "text": "Cristiano Castellano"}, {"@pid": "27/1558", "text": "Alberto Tarable"}, {"@pid": "54/1377", "text": "Guido Masera"}]}, "title": "Interconnection framework for high-throughput, flexible LDPC decoders.", "venue": "DATE Designers&apos; Forum", "pages": "124-129", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/QuaglioVCTM06", "doi": "10.1109/DATE.2006.243815", "ee": "https://doi.org/10.1109/DATE.2006.243815", "url": "https://dblp.org/rec/conf/date/QuaglioVCTM06"}, "url": "URL#5337540"}, {"@score": "1", "@id": "5337541", "info": {"authors": {"author": [{"@pid": "58/675", "text": "Andreas Raabe"}, {"@pid": "82/3475", "text": "Stefan Hochg\u00fcrtel"}, {"@pid": "74/4577", "text": "Joachim K. Anlauf"}, {"@pid": "z/GabrielZachmann", "text": "Gabriel Zachmann"}]}, "title": "Space-efficient FPGA-accelerated collision detection for virtual prototyping.", "venue": "DATE Designers&apos; Forum", "pages": "206-211", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RaabeHAZ06", "doi": "10.1109/DATE.2006.243875", "ee": "https://doi.org/10.1109/DATE.2006.243875", "url": "https://dblp.org/rec/conf/date/RaabeHAZ06"}, "url": "URL#5337541"}, {"@score": "1", "@id": "5337549", "info": {"authors": {"author": [{"@pid": "52/4092-1", "text": "Kai Richter 0001"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "How OEMs and suppliers can face the network integration challenges.", "venue": "DATE Designers&apos; Forum", "pages": "183-188", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RichterE06", "doi": "10.1109/DATE.2006.243871", "ee": "https://doi.org/10.1109/DATE.2006.243871", "url": "https://dblp.org/rec/conf/date/RichterE06"}, "url": "URL#5337549"}, {"@score": "1", "@id": "5337557", "info": {"authors": {"author": [{"@pid": "82/3590", "text": "Michele Sama"}, {"@pid": "34/4720", "text": "Vincenzo Pacella"}, {"@pid": "23/4468", "text": "Elisabetta Farella"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "75/170", "text": "Bruno Ricc\u00f2"}]}, "title": "3dID: a low-power, low-cost hand motion capture device.", "venue": "DATE Designers&apos; Forum", "pages": "136-141", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SamaPFBR06", "doi": "10.1109/DATE.2006.243817", "ee": "https://doi.org/10.1109/DATE.2006.243817", "url": "https://dblp.org/rec/conf/date/SamaPFBR06"}, "url": "URL#5337557"}, {"@score": "1", "@id": "5337558", "info": {"authors": {"author": [{"@pid": "97/1304", "text": "Sergio Saponara"}, {"@pid": "66/4001", "text": "Pierangelo Terreni"}]}, "title": "Mixed-signal design of a digital input power amplifier for automotive audio applications.", "venue": "DATE Designers&apos; Forum", "pages": "212-216", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SaponaraT06", "doi": "10.1109/DATE.2006.243903", "ee": "https://doi.org/10.1109/DATE.2006.243903", "url": "https://dblp.org/rec/conf/date/SaponaraT06"}, "url": "URL#5337558"}, {"@score": "1", "@id": "5337567", "info": {"authors": {"author": [{"@pid": "230/2420", "text": "Luca Serafini"}, {"@pid": "29/3074", "text": "F. Carrai"}, {"@pid": "346/1764", "text": "Tommaso Ramacciotti"}, {"@pid": "08/1861", "text": "V. Zolesi"}]}, "title": "Multi-sensor configurable platform for automotive applications.", "venue": "DATE Designers&apos; Forum", "pages": "219-220", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SerafiniCRZ06", "doi": "10.1109/DATE.2006.243905", "ee": "https://doi.org/10.1109/DATE.2006.243905", "url": "https://dblp.org/rec/conf/date/SerafiniCRZ06"}, "url": "URL#5337567"}, {"@score": "1", "@id": "5337575", "info": {"authors": {"author": [{"@pid": "00/4401", "text": "Ju-Ho Sohn"}, {"@pid": "67/4085", "text": "Jeong-Ho Woo"}, {"@pid": "77/687", "text": "Jerald Yoo"}, {"@pid": "37/2676", "text": "Hoi-Jun Yoo"}]}, "title": "Design and test of fixed-point multimedia co-processor for mobile applications.", "venue": "DATE Designers&apos; Forum", "pages": "249-253", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SohnWYY06", "doi": "10.1109/DATE.2006.243934", "ee": "https://doi.org/10.1109/DATE.2006.243934", "url": "https://dblp.org/rec/conf/date/SohnWYY06"}, "url": "URL#5337575"}, {"@score": "1", "@id": "5337581", "info": {"authors": {"author": [{"@pid": "30/5789", "text": "Frits Steenhof"}, {"@pid": "42/2239", "text": "Harry Duque"}, {"@pid": "32/3213", "text": "Bj\u00f6rn Nilsson"}, {"@pid": "g/KeesGoossens", "text": "Kees Goossens"}, {"@pid": "19/4396", "text": "Rafael Peset Llopis"}]}, "title": "Networks on chips for high-end consumer-electronics TV system architectures.", "venue": "DATE Designers&apos; Forum", "pages": "148-153", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SteenhofDNGL06", "doi": "10.1109/DATE.2006.243840", "ee": "https://doi.org/10.1109/DATE.2006.243840", "url": "https://dblp.org/rec/conf/date/SteenhofDNGL06"}, "url": "URL#5337581"}, {"@score": "1", "@id": "5337596", "info": {"authors": {"author": [{"@pid": "41/4648", "text": "Francisco-Javier Veredas"}, {"@pid": "45/4411", "text": "Michael Scheppler"}, {"@pid": "92/5244", "text": "Hans-J\u00f6rg Pfleiderer"}]}, "title": "Automated conversion from a LUT-based FPGA to a LUT-based MPGA with fast turnaround time.", "venue": "DATE Designers&apos; Forum", "pages": "36-41", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VeredasSP06", "doi": "10.1109/DATE.2006.243745", "ee": "https://doi.org/10.1109/DATE.2006.243745", "url": "https://dblp.org/rec/conf/date/VeredasSP06"}, "url": "URL#5337596"}, {"@score": "1", "@id": "5337621", "info": {"authors": {"author": [{"@pid": "y/ChingweiYeh", "text": "Chingwei Yeh"}, {"@pid": "61/3996", "text": "En-Feng Hsu"}, {"@pid": "55/5665", "text": "Kai-Wen Cheng"}, {"@pid": "94/2690", "text": "Jinn-Shyan Wang"}, {"@pid": "78/2479", "text": "Nai-Jen Chang"}]}, "title": "An 830mW, 586kbps 1024-bit RSA chip design.", "venue": "DATE Designers&apos; Forum", "pages": "24-29", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YehHCWC06", "doi": "10.1109/DATE.2006.244159", "ee": "https://doi.org/10.1109/DATE.2006.244159", "url": "https://dblp.org/rec/conf/date/YehHCWC06"}, "url": "URL#5337621"}, {"@score": "1", "@id": "5337622", "info": {"authors": {"author": [{"@pid": "y/ChingweiYeh", "text": "Chingwei Yeh"}, {"@pid": "42/113", "text": "Chao-Ching Wang"}, {"@pid": "60/1383", "text": "Lin-Chi Lee"}, {"@pid": "94/2690", "text": "Jinn-Shyan Wang"}]}, "title": "A 124.8Msps, 15.6mW field-programmable variable-length codec for multimedia applications.", "venue": "DATE Designers&apos; Forum", "pages": "239-243", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YehWLW06", "doi": "10.1109/DATE.2006.243909", "ee": "https://doi.org/10.1109/DATE.2006.243909", "url": "https://dblp.org/rec/conf/date/YehWLW06"}, "url": "URL#5337622"}, {"@score": "1", "@id": "5337625", "info": {"authors": {"author": [{"@pid": "27/2671", "text": "G. Zarri"}, {"@pid": "44/3736", "text": "Federico Colucci"}, {"@pid": "49/3589", "text": "F. Dupuis"}, {"@pid": "58/621", "text": "Riccardo Mariani"}, {"@pid": "70/3226", "text": "Mario Pasquariello"}, {"@pid": "97/6154", "text": "G. Risaliti"}, {"@pid": "44/1104", "text": "C. Tibaldi"}]}, "title": "On the verification of automotive protocols.", "venue": "DATE Designers&apos; Forum", "pages": "195-200", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZarriCDMPRT06", "doi": "10.1109/DATE.2006.243873", "ee": "https://doi.org/10.1109/DATE.2006.243873", "url": "https://dblp.org/rec/conf/date/ZarriCDMPRT06"}, "url": "URL#5337625"}, {"@score": "1", "@id": "5420726", "info": {"authors": {"author": {"@pid": "71/3189", "text": "Georges G. E. Gielen"}}, "title": "Proceedings of the Conference on Design, Automation and Test in Europe: Designers&apos; Forum, DATE 2006, Munich, Germany, March 6-10, 2006", "venue": "DATE Designers&apos; Forum", "publisher": "European Design and Automation Association, Leuven, Belgium", "year": "2006", "type": "Editorship", "key": "conf/date/2006", "ee": "https://ieeexplore.ieee.org/xpl/conhome/11014/proceeding", "url": "https://dblp.org/rec/conf/date/2006"}, "url": "URL#5420726"}]}}}