head	1.2;
access;
symbols
	Tungsten-0_63:1.2
	Tungsten-0_62:1.2
	Tungsten-0_61:1.2
	Tungsten-0_60:1.2
	SMP:1.2.0.2
	SMP_bp:1.2
	Tungsten-0_59:1.2
	Tungsten-0_58:1.2
	Tungsten-0_57:1.2
	Tungsten-0_56:1.2
	Tungsten-0_55:1.2
	Tungsten-0_54:1.2
	Tungsten-0_53:1.2
	Tungsten-0_52:1.1
	Tungsten-0_51:1.1
	Tungsten-0_50:1.1
	Tungsten-0_49:1.1
	Tungsten-0_48:1.1
	Tungsten-0_47:1.1
	Tungsten-0_46:1.1
	Tungsten-0_45:1.1
	Tungsten-0_44:1.1
	Tungsten-0_43:1.1
	Tungsten-0_42:1.1
	Tungsten-0_41:1.1
	Tungsten-0_40:1.1
	Tungsten-0_39:1.1
	Tungsten-0_38:1.1
	Tungsten-0_37:1.1
	Tungsten-0_36:1.1
	Tungsten-0_35:1.1
	Tungsten-0_34:1.1
	Tungsten-0_33:1.1
	Tungsten-0_32:1.1
	Tungsten-0_31:1.1
	Tungsten-0_30:1.1
	Tungsten-0_29:1.1
	Tungsten-0_28:1.1
	Tungsten-Official514:1.1
	Tungsten-0_27:1.1
	Tungsten-0_26:1.1
	Tungsten-0_25:1.1
	Tungsten-0_24:1.1
	Tungsten-0_23:1.1
	Tungsten-0_22:1.1
	Tungsten-0_21:1.1
	Tungsten-0_20:1.1
	RO_5_07:1.1
	Tungsten-0_19:1.1
	Tungsten-0_18:1.1
	Tungsten-0_17:1.1
	Tungsten-0_16:1.1
	Tungsten-0_15:1.1
	Tungsten-0_14:1.1
	Tungsten-0_13:1.1
	Tungsten-0_12:1.1
	Tungsten-0_11:1.1
	Tungsten-0_10:1.1
	Tungsten-0_09:1.1
	Tungsten-0_08:1.1
	Tungsten-0_07:1.1
	Tungsten-0_06:1.1
	Tungsten-0_05:1.1
	Tungsten-0_04:1.1
	Tungsten-0_03:1.1
	Tungsten-0_02:1.1
	Tungsten-0_01:1.1;
locks; strict;
comment	@# @;


1.2
date	2014.11.27.23.15.51;	author rsprowson;	state Exp;
branches;
next	1.1;
commitid	mMySUaQX4UphxSZx;

1.1
date	2002.10.07.12.33.57;	author kbracey;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Delete some dead code, update docs
doc/PCI_HALAPI:
 Updated docs for PCI_HALAPI a bit.
hdr/80321:
 Typo.
hdr/StaticWS:
 2 dead variables removed.
s/PCIasm
 HAL_PCI[Read|Write]IO[Byte|Halfword|Word] switched out as they're never used and don't appear in the HAL entry points table either.
 Unused pci_device_for_int and pci_found_vram deleted.
 Added a couple of function block comments, and other general commenting.
 Unused HAL_PCISlotNumber deleted.

Version 0.53. Tagged as 'Tungsten-0_53'
@
text
@PCI_Features
  Bit 0: Special cycles supported
  Bit 1: Memory read/write supported
  Bit 2: Failed transfers may cause aborts
  Bit 3: Host bridge is fast back-to-back capable

PCI_ReadConfigByte
PCI_ReadConfigHalfword
PCI_ReadConfigWord
PCI_WriteConfigByte
PCI_WriteConfigHalfword
PCI_WriteConfigWord

size_t PCI_Addresses(void *buffer, size_t buffersz)
  word 0: Memory base
  word 1: Memory size
  word 2: Memory offset (physical address minus PCI address)
  word 3: IO base
  word 4: IO size
  word 5: IO offset (physical address minus PCI address)
  word 6: RAM PCI address

void PCI_SpecialCycle(uint32_t message)

size_t PCI_SlotTable(void *buffer, size_t buffersz)

@


1.1
log
@Initial check-in.

Version 0.01. Tagged as 'Tungsten-0_01'
@
text
@d14 8
a21 8
uint32_t PCI_AddressInfo(int reason)
0: IO base
1: IO size
2: IO offset (physical address minus PCI address)
3: Memory base
4: Memory size
5: Memory offset (physical address minus PCI address)
6: RAM PCI address
d23 1
a23 1
PCI_SpecialCycle(uint32_t message)
d25 1
a25 1
PCI_SlotNumber(int bus, int dev)
a26 4
PCI_ReadMemory(unsigned flags, uint32_t pciaddr, uint32_t length, void *buffer)
     flags: bit 3 => prefetchable

PCI_WriteMemory(unsigned flags, uint32_t pciaddr, uint32_t length, void *buffer)@

