Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 13 19:45:04 2023
| Host         : DESKTOP-NG52DIC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ADC_SiTCP_V20_timing_summary_routed.rpt -pb ADC_SiTCP_V20_timing_summary_routed.pb -rpx ADC_SiTCP_V20_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_SiTCP_V20
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 337 register/latch pins with no clock driven by root clock pin: ETH_RX_CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH_TX_CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 664 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 49 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 78 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.187        0.000                      0                53006        0.049        0.000                      0                52966        0.264        0.000                       0                 36069  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
ADC_DCO_P[1]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT                                                                               {0.000 2.083}        6.249           160.026         
ADC_DCO_P[2]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT_1                                                                             {0.000 2.083}        6.249           160.026         
ADC_DCO_P[3]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT_2                                                                             {0.000 2.083}        6.249           160.026         
CLK75mp                                                                                     {0.000 6.250}        12.500          80.000          
  clk_out1_SYSCLK0                                                                          {0.000 3.125}        6.250           160.000         
  clk_out2_SYSCLK0                                                                          {0.000 4.000}        8.000           125.000         
  clk_out3_SYSCLK0                                                                          {0.000 5.000}        10.000          100.000         
    clk_out1_SYSCLK2                                                                        {0.000 2.500}        5.000           200.000         
    clk_out2_SYSCLK2                                                                        {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[1]                                                                          {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[2]                                                                          {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[3]                                                                          {0.000 6.250}        12.500          80.000          
    clkfbout_SYSCLK2                                                                        {0.000 5.000}        10.000          100.000         
  clkfbout_SYSCLK0                                                                          {0.000 6.250}        12.500          80.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_DCO_P[1]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT                                                                                     1.182        0.000                      0                  434        0.075        0.000                      0                  434        1.583        0.000                       0                   185  
ADC_DCO_P[2]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT_1                                                                                   0.712        0.000                      0                  434        0.073        0.000                      0                  434        1.583        0.000                       0                   185  
ADC_DCO_P[3]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT_2                                                                                   0.749        0.000                      0                  434        0.060        0.000                      0                  434        1.583        0.000                       0                   185  
CLK75mp                                                                                                                                                                                                                                       3.250        0.000                       0                     1  
  clk_out1_SYSCLK0                                                                                0.187        0.000                      0                49857        0.049        0.000                      0                49857        1.875        0.000                       0                 34668  
  clk_out2_SYSCLK0                                                                                3.898        0.000                      0                  412        0.073        0.000                      0                  412        3.020        0.000                       0                   283  
  clk_out3_SYSCLK0                                                                                                                                                                                                                            3.000        0.000                       0                     3  
    clk_out1_SYSCLK2                                                                                                                                                                                                                          0.264        0.000                       0                     5  
    clk_out2_SYSCLK2                                                                                                                                                                                                                         10.345        0.000                       0                     5  
    clkfbout_SYSCLK2                                                                                                                                                                                                                          7.845        0.000                       0                     3  
  clkfbout_SYSCLK0                                                                                                                                                                                                                           10.345        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.095        0.000                      0                  928        0.096        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT                                                                                       0.691        0.000                      0                   60        0.065        0.000                      0                   56  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT_1                                                                                     0.456        0.000                      0                   60        0.089        0.000                      0                   56  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT_2                                                                                     0.349        0.000                      0                   60        0.187        0.000                      0                   56  
CLK_DIV_OUT                                                                                 clk_out1_SYSCLK0                                                                                  4.976        0.000                      0                    4                                                                        
CLK_DIV_OUT_1                                                                               clk_out1_SYSCLK0                                                                                  4.976        0.000                      0                    4                                                                        
CLK_DIV_OUT_2                                                                               clk_out1_SYSCLK0                                                                                  4.775        0.000                      0                    4                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_SYSCLK0                                                                                 31.634        0.000                      0                    8                                                                        
clk_out1_SYSCLK0                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.815        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_DIV_OUT                                                                                 CLK_DIV_OUT                                                                                       4.360        0.000                      0                   23        0.437        0.000                      0                   23  
**async_default**                                                                           CLK_DIV_OUT_1                                                                               CLK_DIV_OUT_1                                                                                     4.410        0.000                      0                   23        0.403        0.000                      0                   23  
**async_default**                                                                           CLK_DIV_OUT_2                                                                               CLK_DIV_OUT_2                                                                                     3.864        0.000                      0                   23        0.395        0.000                      0                   23  
**async_default**                                                                           clk_out1_SYSCLK0                                                                            clk_out1_SYSCLK0                                                                                  3.103        0.000                      0                  130        0.387        0.000                      0                  130  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.289        0.000                      0                  100        0.347        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[1]
  To Clock:  ADC_DCO_P[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[1]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y26  ADC1_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y26  ADC1_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y48  ADC1_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y48  ADC1_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y18  ADC1_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y18  ADC1_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y42  ADC1_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y42  ADC1_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y40  ADC1_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y40  ADC1_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        1.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.456ns (10.409%)  route 3.925ns (89.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 9.333 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.925     7.741    ADC1_IF/DIV_RST[1]
    SLICE_X2Y41          FDRE                                         r  ADC1_IF/reg_ADC_Data3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760     9.333    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y41          FDRE                                         r  ADC1_IF/reg_ADC_Data3_reg[0]/C
                         clock pessimism              0.149     9.482    
                         clock uncertainty           -0.035     9.447    
    SLICE_X2Y41          FDRE (Setup_fdre_C_R)       -0.524     8.923    ADC1_IF/reg_ADC_Data3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.456ns (10.409%)  route 3.925ns (89.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 9.333 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.925     7.741    ADC1_IF/DIV_RST[1]
    SLICE_X2Y41          FDRE                                         r  ADC1_IF/reg_ADC_Data3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760     9.333    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y41          FDRE                                         r  ADC1_IF/reg_ADC_Data3_reg[3]/C
                         clock pessimism              0.149     9.482    
                         clock uncertainty           -0.035     9.447    
    SLICE_X2Y41          FDRE (Setup_fdre_C_R)       -0.524     8.923    ADC1_IF/reg_ADC_Data3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.456ns (10.409%)  route 3.925ns (89.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 9.333 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.925     7.741    ADC1_IF/DIV_RST[1]
    SLICE_X2Y41          FDRE                                         r  ADC1_IF/reg_ADC_Data3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760     9.333    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y41          FDRE                                         r  ADC1_IF/reg_ADC_Data3_reg[5]/C
                         clock pessimism              0.149     9.482    
                         clock uncertainty           -0.035     9.447    
    SLICE_X2Y41          FDRE (Setup_fdre_C_R)       -0.524     8.923    ADC1_IF/reg_ADC_Data3_reg[5]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data5_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.456ns (10.737%)  route 3.791ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 9.334 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.791     7.607    ADC1_IF/DIV_RST[1]
    SLICE_X2Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.761     9.334    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[0]/C
                         clock pessimism              0.149     9.483    
                         clock uncertainty           -0.035     9.448    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524     8.924    ADC1_IF/reg_ADC_Data5_reg[0]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data5_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.456ns (10.737%)  route 3.791ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 9.334 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.791     7.607    ADC1_IF/DIV_RST[1]
    SLICE_X2Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.761     9.334    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[1]/C
                         clock pessimism              0.149     9.483    
                         clock uncertainty           -0.035     9.448    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524     8.924    ADC1_IF/reg_ADC_Data5_reg[1]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data5_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.456ns (10.737%)  route 3.791ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 9.334 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.791     7.607    ADC1_IF/DIV_RST[1]
    SLICE_X2Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.761     9.334    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[2]/C
                         clock pessimism              0.149     9.483    
                         clock uncertainty           -0.035     9.448    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524     8.924    ADC1_IF/reg_ADC_Data5_reg[2]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data5_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.456ns (10.737%)  route 3.791ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 9.334 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.791     7.607    ADC1_IF/DIV_RST[1]
    SLICE_X2Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.761     9.334    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[5]/C
                         clock pessimism              0.149     9.483    
                         clock uncertainty           -0.035     9.448    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524     8.924    ADC1_IF/reg_ADC_Data5_reg[5]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/adc/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.456ns (10.953%)  route 3.707ns (89.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 9.316 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.707     7.524    ADC1_IF/adc/inst/Q[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.743     9.316    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    ILOGIC_X0Y18         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.465    
                         clock uncertainty           -0.035     9.430    
    ILOGIC_X0Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.913    ADC1_IF/adc/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.456ns (10.737%)  route 3.791ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 9.334 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.791     7.607    ADC1_IF/DIV_RST[1]
    SLICE_X3Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.761     9.334    ADC1_IF/CLK_DIV_OUT
    SLICE_X3Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data1_reg[5]/C
                         clock pessimism              0.149     9.483    
                         clock uncertainty           -0.035     9.448    
    SLICE_X3Y43          FDRE (Setup_fdre_C_R)       -0.429     9.019    ADC1_IF/reg_ADC_Data1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/adc/inst/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.456ns (11.072%)  route 3.663ns (88.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 9.326 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.663     7.479    ADC1_IF/adc/inst/Q[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753     9.326    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.475    
                         clock uncertainty           -0.035     9.440    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.923    ADC1_IF/adc/inst/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.335%)  route 0.294ns (69.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.256     1.151    ADC1_IF/CLK_DIV_OUT
    SLICE_X7Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.128     1.279 r  ADC1_IF/reg_ADC_Data8_reg[0]/Q
                         net (fo=2, routed)           0.294     1.573    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y12         RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.359     1.556    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.254    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.243     1.497    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.292%)  route 0.229ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.182    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y39          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.148     1.330 r  ADC1_IF/reg_ADC_Data5_reg[9]/Q
                         net (fo=1, routed)           0.229     1.559    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[9]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.363     1.560    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.237    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.243     1.480    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.637%)  route 0.354ns (68.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.256     1.151    ADC1_IF/CLK_DIV_OUT
    SLICE_X6Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.315 r  ADC1_IF/reg_ADC_Data2_reg[4]/Q
                         net (fo=2, routed)           0.354     1.669    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[40]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.363     1.560    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.258    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     1.554    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.667%)  route 0.354ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.263     1.158    ADC1_IF/CLK_DIV_OUT
    SLICE_X6Y46          FDRE                                         r  ADC1_IF/reg_ADC_Data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.322 r  ADC1_IF/reg_ADC_Data1_reg[4]/Q
                         net (fo=2, routed)           0.354     1.676    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[52]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.363     1.560    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.258    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.296     1.554    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y34         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.380    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X13Y34         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y34         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.336     1.183    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.075     1.258    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X19Y37         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.381    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X19Y37         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X19Y37         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.339     1.184    
    SLICE_X19Y37         FDRE (Hold_fdre_C_D)         0.075     1.259    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.325 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.381    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.339     1.184    
    SLICE_X17Y37         FDPE (Hold_fdpe_C_D)         0.075     1.259    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.148ns (34.663%)  route 0.279ns (65.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.182    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y39          FDRE                                         r  ADC1_IF/reg_ADC_Data3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.148     1.330 r  ADC1_IF/reg_ADC_Data3_reg[8]/Q
                         net (fo=1, routed)           0.279     1.609    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[32]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.363     1.560    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.237    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.242     1.479    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.325 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.065     1.390    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.339     1.184    
    SLICE_X18Y37         FDPE (Hold_fdpe_C_D)         0.075     1.259    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDCE (Prop_fdce_C_Q)         0.141     1.325 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/Q
                         net (fo=2, routed)           0.073     1.398    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[2]
    SLICE_X18Y37         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.339     1.184    
    SLICE_X18Y37         FDCE (Hold_fdce_C_D)         0.078     1.262    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC1_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X0Y12  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X0Y7   ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y26  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y48  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y18  ADC1_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y42  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y40  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y44  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y36  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y32  ADC1_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X6Y42   ADC1_IF/reg_ADC_Data5_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X6Y42   ADC1_IF/reg_ADC_Data5_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X2Y34   ADC1_IF/BITSLIP_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X3Y34   ADC1_IF/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X3Y34   ADC1_IF/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X2Y49   ADC1_IF/en_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X14Y35  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X14Y35  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X14Y35  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X14Y35  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X26Y49  ADC1_IF/DIV_RST_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X26Y49  ADC1_IF/DIV_RST_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X26Y49  ADC1_IF/en_rst_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X14Y32  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.083       1.583      SLICE_X17Y35  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.083       1.583      SLICE_X17Y35  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.083       1.583      SLICE_X17Y35  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.083       1.583      SLICE_X16Y35  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.083       1.583      SLICE_X16Y35  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.083       1.583      SLICE_X16Y35  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[2]
  To Clock:  ADC_DCO_P[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[2]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[2] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y74  ADC2_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y74  ADC2_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y56  ADC2_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y56  ADC2_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y60  ADC2_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y60  ADC2_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y64  ADC2_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y64  ADC2_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y78  ADC2_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y78  ADC2_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_1
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data6_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.456ns (9.054%)  route 4.581ns (90.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.581     8.327    ADC2_IF/DIV_RST[1]
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/CLK_DIV_OUT
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[2]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429     9.039    ADC2_IF/reg_ADC_Data6_reg[2]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data6_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.456ns (9.054%)  route 4.581ns (90.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.581     8.327    ADC2_IF/DIV_RST[1]
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/CLK_DIV_OUT
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[3]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429     9.039    ADC2_IF/reg_ADC_Data6_reg[3]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data6_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.456ns (9.054%)  route 4.581ns (90.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.581     8.327    ADC2_IF/DIV_RST[1]
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/CLK_DIV_OUT
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[5]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429     9.039    ADC2_IF/reg_ADC_Data6_reg[5]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data6_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.456ns (9.054%)  route 4.581ns (90.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.581     8.327    ADC2_IF/DIV_RST[1]
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/CLK_DIV_OUT
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[8]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429     9.039    ADC2_IF/reg_ADC_Data6_reg[8]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data7_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.456ns (9.054%)  route 4.581ns (90.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.581     8.327    ADC2_IF/DIV_RST[1]
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data7_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/CLK_DIV_OUT
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data7_reg[10]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429     9.039    ADC2_IF/reg_ADC_Data7_reg[10]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data7_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.456ns (9.054%)  route 4.581ns (90.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.581     8.327    ADC2_IF/DIV_RST[1]
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data7_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/CLK_DIV_OUT
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data7_reg[3]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429     9.039    ADC2_IF/reg_ADC_Data7_reg[3]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data8_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.456ns (9.054%)  route 4.581ns (90.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.581     8.327    ADC2_IF/DIV_RST[1]
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data8_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/CLK_DIV_OUT
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data8_reg[2]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429     9.039    ADC2_IF/reg_ADC_Data8_reg[2]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data8_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.456ns (9.054%)  route 4.581ns (90.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.581     8.327    ADC2_IF/DIV_RST[1]
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data8_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/CLK_DIV_OUT
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data8_reg[8]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429     9.039    ADC2_IF/reg_ADC_Data8_reg[8]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/adc/inst/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.456ns (9.407%)  route 4.392ns (90.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.392     8.138    ADC2_IF/adc/inst/Q[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    ILOGIC_X1Y98         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.501    
                         clock uncertainty           -0.035     9.466    
    ILOGIC_X1Y98         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.949    ADC2_IF/adc/inst/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data6_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.456ns (9.449%)  route 4.370ns (90.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 9.356 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.370     8.116    ADC2_IF/DIV_RST[1]
    SLICE_X81Y81         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.770     9.356    ADC2_IF/CLK_DIV_OUT
    SLICE_X81Y81         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[9]/C
                         clock pessimism              0.149     9.505    
                         clock uncertainty           -0.035     9.470    
    SLICE_X81Y81         FDRE (Setup_fdre_C_R)       -0.429     9.041    ADC2_IF/reg_ADC_Data6_reg[9]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ADC2_IF/reg_ADC_Data7_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.633%)  route 0.264ns (67.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.263     1.171    ADC2_IF/CLK_DIV_OUT
    SLICE_X83Y82         FDRE                                         r  ADC2_IF/reg_ADC_Data7_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.128     1.299 r  ADC2_IF/reg_ADC_Data7_reg[10]/Q
                         net (fo=1, routed)           0.264     1.563    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X3Y32         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.340     1.549    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y32         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.248    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.242     1.490    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ADC2_IF/reg_ADC_Data8_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.182%)  route 0.270ns (67.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/CLK_DIV_OUT
    SLICE_X83Y81         FDRE                                         r  ADC2_IF/reg_ADC_Data8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.128     1.298 r  ADC2_IF/reg_ADC_Data8_reg[5]/Q
                         net (fo=2, routed)           0.270     1.567    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y32         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.340     1.549    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y32         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.248    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.243     1.491    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.294     1.503    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.335     1.168    
    SLICE_X75Y73         FDPE (Hold_fdpe_C_D)         0.075     1.243    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.294     1.503    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.335     1.168    
    SLICE_X77Y73         FDPE (Hold_fdpe_C_D)         0.075     1.243    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDCE (Prop_fdce_C_Q)         0.141     1.309 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/Q
                         net (fo=2, routed)           0.067     1.376    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[2]
    SLICE_X75Y73         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.294     1.503    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.335     1.168    
    SLICE_X75Y73         FDCE (Hold_fdce_C_D)         0.078     1.246    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y71         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y71         FDRE (Prop_fdre_C_Q)         0.164     1.334 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.389    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X74Y71         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.506    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y71         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.336     1.170    
    SLICE_X74Y71         FDRE (Hold_fdre_C_D)         0.064     1.234    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDCE (Prop_fdce_C_Q)         0.141     1.311 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.090     1.401    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X77Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.335     1.170    
    SLICE_X77Y72         FDPE (Hold_fdpe_C_D)         0.075     1.245    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y71         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y71         FDRE (Prop_fdre_C_Q)         0.164     1.334 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.389    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X74Y71         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.506    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y71         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.336     1.170    
    SLICE_X74Y71         FDRE (Hold_fdre_C_D)         0.060     1.230    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y72         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDRE (Prop_fdre_C_Q)         0.164     1.334 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.389    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X74Y72         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y72         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.335     1.170    
    SLICE_X74Y72         FDRE (Hold_fdre_C_D)         0.060     1.230    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X74Y73         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.164     1.332 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.387    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X74Y73         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.294     1.503    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X74Y73         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.335     1.168    
    SLICE_X74Y73         FDRE (Hold_fdre_C_D)         0.060     1.228    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC2_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X3Y32  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X2Y12  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y74  ADC2_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y56  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y60  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y64  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y78  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y86  ADC2_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y90  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y96  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X85Y73  ADC2_IF/BITSLIP_finished_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y72  ADC2_IF/BITSLIP_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y72  ADC2_IF/BITSLIP_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y75  ADC2_IF/FCO_Data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y75  ADC2_IF/FCO_Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y75  ADC2_IF/FCO_Data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y75  ADC2_IF/FCO_Data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y75  ADC2_IF/FCO_Data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y75  ADC2_IF/FCO_Data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y74  ADC2_IF/FCO_Data_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.083       1.583      SLICE_X75Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.083       1.583      SLICE_X75Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.083       1.583      SLICE_X75Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.083       1.583      SLICE_X75Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.083       1.583      SLICE_X75Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.083       1.583      SLICE_X75Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.083       1.583      SLICE_X75Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.083       1.583      SLICE_X75Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X74Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X74Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[3]
  To Clock:  ADC_DCO_P[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[3]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[3] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y128  ADC3_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y128  ADC3_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y106  ADC3_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y106  ADC3_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y118  ADC3_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y118  ADC3_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y120  ADC3_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y120  ADC3_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y136  ADC3_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y136  ADC3_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_2
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.456ns (9.323%)  route 4.435ns (90.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 9.303 - 6.249 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.822     3.260    ADC3_IF/CLK_DIV_OUT
    SLICE_X72Y106        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     3.716 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.435     8.151    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y144        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.303    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y144        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.452    
                         clock uncertainty           -0.035     9.416    
    ILOGIC_X1Y144        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.899    ADC3_IF/adc/inst/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.456ns (9.475%)  route 4.357ns (90.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 9.303 - 6.249 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.822     3.260    ADC3_IF/CLK_DIV_OUT
    SLICE_X72Y106        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     3.716 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.357     8.073    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.303    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y146        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.452    
                         clock uncertainty           -0.035     9.416    
    ILOGIC_X1Y146        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.899    ADC3_IF/adc/inst/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.456ns (9.492%)  route 4.348ns (90.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 9.304 - 6.249 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.822     3.260    ADC3_IF/CLK_DIV_OUT
    SLICE_X72Y106        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     3.716 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.348     8.064    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.304    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y148        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.453    
                         clock uncertainty           -0.035     9.417    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.900    ADC3_IF/adc/inst/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.456ns (9.888%)  route 4.156ns (90.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 9.302 - 6.249 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.822     3.260    ADC3_IF/CLK_DIV_OUT
    SLICE_X72Y106        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     3.716 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.156     7.872    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764     9.302    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y142        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.451    
                         clock uncertainty           -0.035     9.415    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.898    ADC3_IF/adc/inst/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.456ns (10.110%)  route 4.055ns (89.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 9.303 - 6.249 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.822     3.260    ADC3_IF/CLK_DIV_OUT
    SLICE_X72Y106        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     3.716 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.055     7.770    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y106        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.303    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y106        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.452    
                         clock uncertainty           -0.035     9.416    
    ILOGIC_X1Y106        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.899    ADC3_IF/adc/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.456ns (10.168%)  route 4.029ns (89.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 9.296 - 6.249 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.822     3.260    ADC3_IF/CLK_DIV_OUT
    SLICE_X72Y106        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     3.716 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.029     7.744    ADC3_IF/DIV_RST[1]
    SLICE_X88Y125        FDRE                                         r  ADC3_IF/FCO_Data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.758     9.296    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y125        FDRE                                         r  ADC3_IF/FCO_Data_reg[7]/C
                         clock pessimism              0.149     9.445    
                         clock uncertainty           -0.035     9.409    
    SLICE_X88Y125        FDRE (Setup_fdre_C_R)       -0.524     8.885    ADC3_IF/FCO_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.456ns (10.168%)  route 4.029ns (89.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 9.296 - 6.249 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.822     3.260    ADC3_IF/CLK_DIV_OUT
    SLICE_X72Y106        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     3.716 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.029     7.744    ADC3_IF/DIV_RST[1]
    SLICE_X88Y125        FDRE                                         r  ADC3_IF/FCO_Data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.758     9.296    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y125        FDRE                                         r  ADC3_IF/FCO_Data_reg[8]/C
                         clock pessimism              0.149     9.445    
                         clock uncertainty           -0.035     9.409    
    SLICE_X88Y125        FDRE (Setup_fdre_C_R)       -0.524     8.885    ADC3_IF/FCO_Data_reg[8]
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.456ns (10.168%)  route 4.029ns (89.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 9.296 - 6.249 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.822     3.260    ADC3_IF/CLK_DIV_OUT
    SLICE_X72Y106        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     3.716 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.029     7.744    ADC3_IF/DIV_RST[1]
    SLICE_X88Y125        FDRE                                         r  ADC3_IF/FCO_Data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.758     9.296    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y125        FDRE                                         r  ADC3_IF/FCO_Data_reg[9]/C
                         clock pessimism              0.149     9.445    
                         clock uncertainty           -0.035     9.409    
    SLICE_X88Y125        FDRE (Setup_fdre_C_R)       -0.524     8.885    ADC3_IF/FCO_Data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.456ns (10.417%)  route 3.922ns (89.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 9.298 - 6.249 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.822     3.260    ADC3_IF/CLK_DIV_OUT
    SLICE_X72Y106        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     3.716 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.922     7.637    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760     9.298    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y136        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.447    
                         clock uncertainty           -0.035     9.411    
    ILOGIC_X1Y136        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.894    ADC3_IF/adc/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.456ns (11.332%)  route 3.568ns (88.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 9.291 - 6.249 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.822     3.260    ADC3_IF/CLK_DIV_OUT
    SLICE_X72Y106        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456     3.716 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.568     7.284    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y128        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753     9.291    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y128        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.440    
                         clock uncertainty           -0.035     9.404    
    ILOGIC_X1Y128        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.887    ADC3_IF/adc/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.887    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  1.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.574%)  route 0.236ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.264     1.123    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y119        FDRE                                         r  ADC3_IF/reg_ADC_Data5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDRE (Prop_fdre_C_Q)         0.148     1.271 r  ADC3_IF/reg_ADC_Data5_reg[11]/Q
                         net (fo=1, routed)           0.236     1.507    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[11]
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.344     1.505    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.204    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.243     1.447    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.699%)  route 0.245ns (62.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.264     1.123    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y119        FDRE                                         r  ADC3_IF/reg_ADC_Data5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDRE (Prop_fdre_C_Q)         0.148     1.271 r  ADC3_IF/reg_ADC_Data5_reg[3]/Q
                         net (fo=2, routed)           0.245     1.516    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.344     1.505    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.204    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.242     1.446    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.662%)  route 0.245ns (62.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.267     1.126    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y116        FDRE                                         r  ADC3_IF/reg_ADC_Data5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y116        FDRE (Prop_fdre_C_Q)         0.148     1.274 r  ADC3_IF/reg_ADC_Data5_reg[4]/Q
                         net (fo=2, routed)           0.245     1.519    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.344     1.505    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.204    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.242     1.446    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.606%)  route 0.320ns (69.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.266     1.125    ADC3_IF/CLK_DIV_OUT
    SLICE_X81Y117        FDRE                                         r  ADC3_IF/reg_ADC_Data3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDRE (Prop_fdre_C_Q)         0.141     1.266 r  ADC3_IF/reg_ADC_Data3_reg[8]/Q
                         net (fo=1, routed)           0.320     1.586    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[32]
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.344     1.505    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.204    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.500    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.944%)  route 0.286ns (69.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.266     1.125    ADC3_IF/CLK_DIV_OUT
    SLICE_X81Y117        FDRE                                         r  ADC3_IF/reg_ADC_Data4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDRE (Prop_fdre_C_Q)         0.128     1.253 r  ADC3_IF/reg_ADC_Data4_reg[2]/Q
                         net (fo=2, routed)           0.286     1.539    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[14]
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.344     1.505    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.204    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.243     1.447    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.271 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.327    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X75Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.308     1.468    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.338     1.130    
    SLICE_X75Y108        FDPE (Hold_fdpe_C_D)         0.075     1.205    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.315%)  route 0.324ns (71.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.266     1.125    ADC3_IF/CLK_DIV_OUT
    SLICE_X81Y117        FDRE                                         r  ADC3_IF/reg_ADC_Data5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDRE (Prop_fdre_C_Q)         0.128     1.253 r  ADC3_IF/reg_ADC_Data5_reg[2]/Q
                         net (fo=2, routed)           0.324     1.578    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.344     1.505    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.204    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.243     1.447    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.267     1.126    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.267 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     1.333    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.304     1.464    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.338     1.126    
    SLICE_X82Y111        FDPE (Hold_fdpe_C_D)         0.075     1.201    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.269     1.128    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y112        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDPE (Prop_fdpe_C_Q)         0.141     1.269 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.067     1.336    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X75Y112        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.305     1.465    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y112        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.337     1.128    
    SLICE_X75Y112        FDCE (Hold_fdce_C_D)         0.076     1.204    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.268     1.127    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y114        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y114        FDCE (Prop_fdce_C_Q)         0.141     1.268 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=4, routed)           0.255     1.523    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[2]
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.344     1.505    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.204    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.387    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT_2
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC3_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X1Y46   ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X2Y23   ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y128  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y106  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y118  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y120  ADC3_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y136  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y142  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y144  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y146  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X88Y109  ADC3_IF/en_rst_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X88Y109  ADC3_IF/en_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X76Y116  ADC3_IF/reg_ADC_Data2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X76Y116  ADC3_IF/reg_ADC_Data2_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X76Y116  ADC3_IF/reg_ADC_Data4_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X76Y116  ADC3_IF/reg_ADC_Data4_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X76Y116  ADC3_IF/reg_ADC_Data5_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X76Y116  ADC3_IF/reg_ADC_Data5_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X76Y116  ADC3_IF/reg_ADC_Data6_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X76Y116  ADC3_IF/reg_ADC_Data7_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X89Y126  ADC3_IF/BITSLIP_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X72Y106  ADC3_IF/DIV_RST_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X72Y106  ADC3_IF/DIV_RST_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X72Y106  ADC3_IF/DIV_RST_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X72Y106  ADC3_IF/DIV_RST_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X88Y126  ADC3_IF/FCO_Data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X88Y126  ADC3_IF/FCO_Data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X88Y126  ADC3_IF/FCO_Data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X88Y126  ADC3_IF/FCO_Data_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X88Y126  ADC3_IF/FCO_Data_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK75mp
  To Clock:  CLK75mp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK75mp
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { CLK75mp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/sumQ02_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.463ns (24.908%)  route 4.411ns (75.092%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 4.212 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.435ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.634    -1.435    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X64Y98         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ02_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.979 r  ADC_SiTCP_RAW/ADC_INT/sumQ02_reg[36]/Q
                         net (fo=5, routed)           0.994     0.015    ADC_SiTCP_RAW/ADC_INT/sumQ02[36]
    SLICE_X70Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.139 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_235/O
                         net (fo=1, routed)           0.812     0.951    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_235_n_0
    SLICE_X75Y98         LUT6 (Prop_lut6_I1_O)        0.124     1.075 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_102/O
                         net (fo=1, routed)           0.573     1.648    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_102_n_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I1_O)        0.124     1.772 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_30/O
                         net (fo=1, routed)           0.000     1.772    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_30_n_0
    SLICE_X75Y99         MUXF7 (Prop_muxf7_I0_O)      0.212     1.984 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg_i_12/O
                         net (fo=1, routed)           1.629     3.613    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg_i_12_n_0
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.299     3.912 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_4/O
                         net (fo=1, routed)           0.402     4.315    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_4_n_0
    SLICE_X69Y119        LUT6 (Prop_lut6_I4_O)        0.124     4.439 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_1/O
                         net (fo=1, routed)           0.000     4.439    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_1_n_0
    SLICE_X69Y119        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.485     4.212    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X69Y119        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/C
                         clock pessimism              0.453     4.665    
                         clock uncertainty           -0.072     4.594    
    SLICE_X69Y119        FDRE (Setup_fdre_C_D)        0.032     4.626    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CE
                            (falling edge-triggered cell SRL16E clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.704ns (31.978%)  route 1.498ns (68.022%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 1.268 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.796    -1.273    LEDSet/clk_out1
    SLICE_X47Y163        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDCE (Prop_fdce_C_Q)         0.456    -0.817 r  LEDSet/MDC_CLK_counter_reg[4]/Q
                         net (fo=3, routed)           0.953     0.136    LEDSet/MDC_CLK_counter_reg[4]
    SLICE_X49Y164        LUT6 (Prop_lut6_I0_O)        0.124     0.260 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.307     0.567    LEDSet/Count[5]_i_3_n_0
    SLICE_X46Y164        LUT2 (Prop_lut2_I0_O)        0.124     0.691 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.237     0.929    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X46Y164        SRL16E                                       r  LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.666     1.268    LEDSet/mdioData_reg[26]_LEDSet_mdioData_reg_r_2_0
    SLICE_X46Y164        SRL16E                                       r  LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CLK  (IS_INVERTED)
                         clock pessimism              0.559     1.827    
                         clock uncertainty           -0.072     1.755    
    SLICE_X46Y164        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     1.243    LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1
  -------------------------------------------------------------------
                         required time                          1.243    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CE
                            (falling edge-triggered cell SRL16E clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.704ns (31.978%)  route 1.498ns (68.022%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 1.268 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.796    -1.273    LEDSet/clk_out1
    SLICE_X47Y163        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDCE (Prop_fdce_C_Q)         0.456    -0.817 r  LEDSet/MDC_CLK_counter_reg[4]/Q
                         net (fo=3, routed)           0.953     0.136    LEDSet/MDC_CLK_counter_reg[4]
    SLICE_X49Y164        LUT6 (Prop_lut6_I0_O)        0.124     0.260 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.307     0.567    LEDSet/Count[5]_i_3_n_0
    SLICE_X46Y164        LUT2 (Prop_lut2_I0_O)        0.124     0.691 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.237     0.929    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X46Y164        SRL16E                                       r  LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.666     1.268    LEDSet/mdioData_reg[26]_LEDSet_mdioData_reg_r_2_0
    SLICE_X46Y164        SRL16E                                       r  LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CLK  (IS_INVERTED)
                         clock pessimism              0.559     1.827    
                         clock uncertainty           -0.072     1.755    
    SLICE_X46Y164        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     1.243    LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2
  -------------------------------------------------------------------
                         required time                          1.243    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.392ns (25.079%)  route 4.158ns (74.921%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 4.218 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.610    -1.459    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X14Y124        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.941 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=12, routed)          0.718    -0.224    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X15Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.074 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__0/O
                         net (fo=3, routed)           0.853     0.779    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80_n_1
    SLICE_X15Y125        LUT6 (Prop_lut6_I3_O)        0.326     1.105 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_4/O
                         net (fo=1, routed)           0.706     1.811    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_4_n_0
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.124     1.935 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_3/O
                         net (fo=4, routed)           0.354     2.289    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_3_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.124     2.413 f  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=16, routed)          0.900     3.313    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X15Y125        LUT4 (Prop_lut4_I3_O)        0.150     3.463 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_1/O
                         net (fo=1, routed)           0.628     4.091    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_1_n_0
    SLICE_X15Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.491     4.218    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X15Y125        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[4]/C
                         clock pessimism              0.533     4.751    
                         clock uncertainty           -0.072     4.679    
    SLICE_X15Y125        FDRE (Setup_fdre_C_D)       -0.266     4.413    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[4]
  -------------------------------------------------------------------
                         required time                          4.413    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.419ns (8.199%)  route 4.692ns (91.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 4.342 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.450ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.619    -1.450    ADC_SiTCP_RAW/SYSCLK
    SLICE_X36Y113        FDRE                                         r  ADC_SiTCP_RAW/wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y113        FDRE (Prop_fdre_C_Q)         0.419    -1.031 r  ADC_SiTCP_RAW/wa_reg[6]/Q
                         net (fo=37, routed)          4.692     3.660    ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y14         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.615     4.342    ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.453     4.795    
                         clock uncertainty           -0.072     4.724    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741     3.983    ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.983    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[3]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.704ns (28.268%)  route 1.786ns (71.732%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 1.268 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.796    -1.273    LEDSet/clk_out1
    SLICE_X47Y163        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDCE (Prop_fdce_C_Q)         0.456    -0.817 r  LEDSet/MDC_CLK_counter_reg[4]/Q
                         net (fo=3, routed)           0.953     0.136    LEDSet/MDC_CLK_counter_reg[4]
    SLICE_X49Y164        LUT6 (Prop_lut6_I0_O)        0.124     0.260 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.307     0.567    LEDSet/Count[5]_i_3_n_0
    SLICE_X46Y164        LUT2 (Prop_lut2_I0_O)        0.124     0.691 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.526     1.218    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X48Y164        FDSE                                         r  LEDSet/mdioData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.666     1.268    LEDSet/clk_out1
    SLICE_X48Y164        FDSE                                         r  LEDSet/mdioData_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559     1.827    
                         clock uncertainty           -0.072     1.755    
    SLICE_X48Y164        FDSE (Setup_fdse_C_CE)      -0.202     1.553    LEDSet/mdioData_reg[3]
  -------------------------------------------------------------------
                         required time                          1.553    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 2.946ns (50.313%)  route 2.909ns (49.687%))
  Logic Levels:           16  (CARRY4=15 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 4.398 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.268ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.801    -1.268    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X68Y198        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDRE (Prop_fdre_C_Q)         0.456    -0.812 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/Q
                         net (fo=65, routed)          2.909     2.097    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[63]
    SLICE_X64Y184        LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__37/O
                         net (fo=1, routed)           0.000     2.221    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[5]
    SLICE_X64Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.771 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.771    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.885    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.999    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.113    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.227    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.341    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.455    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.569 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.569    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_35
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.683 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.683    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_39
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.797    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_43
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.911    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_47
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.025    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_51
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.139 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.139    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_55
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.253 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.253    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_59
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.587 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.587    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[61]
    SLICE_X64Y198        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.671     4.398    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X64Y198        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/C
                         clock pessimism              0.542     4.940    
                         clock uncertainty           -0.072     4.868    
    SLICE_X64Y198        FDRE (Setup_fdre_C_D)        0.062     4.930    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]
  -------------------------------------------------------------------
                         required time                          4.930    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 2.925ns (50.135%)  route 2.909ns (49.865%))
  Logic Levels:           16  (CARRY4=15 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 4.398 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.268ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.801    -1.268    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X68Y198        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDRE (Prop_fdre_C_Q)         0.456    -0.812 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/Q
                         net (fo=65, routed)          2.909     2.097    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[63]
    SLICE_X64Y184        LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__37/O
                         net (fo=1, routed)           0.000     2.221    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[5]
    SLICE_X64Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.771 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.771    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.885    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.999    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.113    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.227    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.341    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.455    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.569 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.569    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_35
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.683 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.683    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_39
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.797    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_43
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.911    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_47
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.025    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_51
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.139 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.139    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_55
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.253 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.253    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_59
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.566 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.566    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[63]
    SLICE_X64Y198        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.671     4.398    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X64Y198        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/C
                         clock pessimism              0.542     4.940    
                         clock uncertainty           -0.072     4.868    
    SLICE_X64Y198        FDRE (Setup_fdre_C_D)        0.062     4.930    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]
  -------------------------------------------------------------------
                         required time                          4.930    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 3.019ns (51.264%)  route 2.870ns (48.736%))
  Logic Levels:           16  (CARRY4=15 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 4.395 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.271ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.798    -1.271    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X60Y198        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.518    -0.753 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[63]/Q
                         net (fo=65, routed)          2.870     2.117    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[63]
    SLICE_X58Y184        LUT3 (Prop_lut3_I1_O)        0.124     2.241 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__40/O
                         net (fo=1, routed)           0.000     2.241    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[5]
    SLICE_X58Y184        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.774 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.774    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X58Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.891 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.891    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.008 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.008    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.125 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.125    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.242 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.242    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.359 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.359    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.476 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.476    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.593 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.593    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_35
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.710 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.710    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_39
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.827 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.827    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_43
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.944 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.944    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_47
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.061 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.061    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_51
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.178 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.178    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_55
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.295 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.295    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_59
    SLICE_X58Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.618 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.618    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[61]
    SLICE_X58Y198        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.668     4.395    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X58Y198        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]/C
                         clock pessimism              0.559     4.954    
                         clock uncertainty           -0.072     4.882    
    SLICE_X58Y198        FDRE (Setup_fdre_C_D)        0.109     4.991    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[61]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RING/wa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RING/mem_8_4K_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.456ns (8.480%)  route 4.922ns (91.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 4.484 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.616    -1.453    ADC_SiTCP_RING/clk_out1
    SLICE_X39Y115        FDRE                                         r  ADC_SiTCP_RING/wa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  ADC_SiTCP_RING/wa_reg[11]/Q
                         net (fo=38, routed)          4.922     3.924    ADC_SiTCP_RING/mem_8_4K_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y6          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.757     4.484    ADC_SiTCP_RING/mem_8_4K_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.453     4.938    
                         clock uncertainty           -0.072     4.866    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     4.300    ADC_SiTCP_RING/mem_8_4K_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.300    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  0.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/irAdcData_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/mem_generate[8].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.937%)  route 0.237ns (59.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.566    -0.468    ADC_SiTCP_RAW/SYSCLK
    SLICE_X62Y60         FDRE                                         r  ADC_SiTCP_RAW/irAdcData_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  ADC_SiTCP_RAW/irAdcData_reg[71]/Q
                         net (fo=3, routed)           0.237    -0.067    ADC_SiTCP_RAW/mem_generate[8].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y12         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[8].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.876    -0.819    ADC_SiTCP_RAW/mem_generate[8].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[8].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.407    -0.412    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.116    ADC_SiTCP_RAW/mem_generate[8].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.863%)  route 0.201ns (61.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.552    -0.481    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X51Y131        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.353 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[47]/Q
                         net (fo=2, routed)           0.201    -0.152    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[47]
    SLICE_X55Y131        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.818    -0.877    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y131        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism              0.657    -0.220    
    SLICE_X55Y131        FDRE (Hold_fdre_C_D)         0.018    -0.202    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.815%)  route 0.220ns (63.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.554    -0.479    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X52Y115        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.351 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[59]/Q
                         net (fo=2, routed)           0.220    -0.132    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[59]
    SLICE_X50Y115        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.823    -0.873    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y115        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[59]/C
                         clock pessimism              0.657    -0.216    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.034    -0.182    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[59]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.429ns (84.301%)  route 0.080ns (15.699%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.562    -0.471    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X63Y146        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[34]/Q
                         net (fo=6, routed)           0.079    -0.251    ADC_SiTCP_RAW/ADC_INT/SumQstrip[34]
    SLICE_X63Y146        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.134 r  ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.134    ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[35]_i_1_n_0
    SLICE_X63Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.095 r  ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.095    ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[39]_i_1_n_0
    SLICE_X63Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.056    ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[43]_i_1_n_0
    SLICE_X63Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.017 r  ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.017    ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[47]_i_1_n_0
    SLICE_X63Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.037 r  ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[51]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.037    ADC_SiTCP_RAW/ADC_INT/SumQstrip0[48]
    SLICE_X63Y150        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.920    -0.775    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X63Y150        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[48]/C
                         clock pessimism              0.657    -0.118    
    SLICE_X63Y150        FDRE (Hold_fdre_C_D)         0.105    -0.013    ADC_SiTCP_RAW/ADC_INT/SumQstrip_reg[48]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.573%)  route 0.240ns (59.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.565    -0.468    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/aclk
    SLICE_X34Y101        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=1, routed)           0.240    -0.064    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/D[14]
    SLICE_X33Y99         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.843    -0.853    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/aclk
    SLICE_X33Y99         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.662    -0.191    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.075    -0.116    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.643%)  route 0.191ns (56.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.552    -0.481    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X54Y132        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDRE (Prop_fdre_C_Q)         0.148    -0.333 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.191    -0.142    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[1]
    SLICE_X46Y132        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.822    -0.873    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X46Y132        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.657    -0.216    
    SLICE_X46Y132        FDRE (Hold_fdre_C_D)         0.022    -0.194    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.088%)  route 0.188ns (55.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.637    -0.396    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/aclk
    SLICE_X54Y162        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y162        FDRE (Prop_fdre_C_Q)         0.148    -0.248 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[38]/Q
                         net (fo=1, routed)           0.188    -0.060    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/D[38]
    SLICE_X51Y167        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.907    -0.788    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y167        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[38]/C
                         clock pessimism              0.653    -0.135    
    SLICE_X51Y167        FDRE (Hold_fdre_C_D)         0.023    -0.112    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[38]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.183%)  route 0.225ns (57.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.547    -0.486    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/aclk
    SLICE_X56Y126        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[48]/Q
                         net (fo=1, routed)           0.225    -0.098    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/D[48]
    SLICE_X50Y126        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.814    -0.882    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X50Y126        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.657    -0.225    
    SLICE_X50Y126        FDRE (Hold_fdre_C_D)         0.075    -0.150    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/irAdcData_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/mem_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.232%)  route 0.234ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.562    -0.472    ADC_SiTCP_RAW/SYSCLK
    SLICE_X62Y67         FDRE                                         r  ADC_SiTCP_RAW/irAdcData_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  ADC_SiTCP_RAW/irAdcData_reg[94]/Q
                         net (fo=3, routed)           0.234    -0.074    ADC_SiTCP_RAW/mem_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y14         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.866    -0.829    ADC_SiTCP_RAW/mem_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.407    -0.422    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.126    ADC_SiTCP_RAW/mem_generate[11].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.605%)  route 0.195ns (60.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.559    -0.474    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/aclk
    SLICE_X53Y102        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=1, routed)           0.195    -0.151    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/D[19]
    SLICE_X51Y97         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.836    -0.860    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y97         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.662    -0.198    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)        -0.006    -0.204    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SYSCLK0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y63     SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y58     SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y52     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y52     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB36_X0Y25     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB36_X0Y25     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y21     ADC_SiTCP_RAW/mem_generate[25].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y21     ADC_SiTCP_RAW/mem_generate[25].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X3Y18     ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X3Y18     ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y169    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y169    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y169    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y169    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y170    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y170    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y170    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y170    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y170    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y170    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X14Y115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X14Y115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X14Y115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X14Y115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X14Y115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X14Y115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X14Y115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X14Y115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y170    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y170    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SYSCLK0
  To Clock:  clk_out2_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        3.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.966ns (47.819%)  route 2.145ns (52.181%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 6.456 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.885    -0.948    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.594     1.102    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X8Y162         LUT1 (Prop_lut1_I0_O)        0.124     1.226 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.551     1.777    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X6Y162         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X6Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.606    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X6Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.723 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.723    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X6Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.840 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.840    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X6Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.163 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.163    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr21
    SLICE_X6Y167         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.755     6.456    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.570     7.026    
                         clock uncertainty           -0.074     6.952    
    SLICE_X6Y167         FDCE (Setup_fdce_C_D)        0.109     7.061    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.958ns (47.717%)  route 2.145ns (52.283%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 6.456 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.885    -0.948    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.594     1.102    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X8Y162         LUT1 (Prop_lut1_I0_O)        0.124     1.226 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.551     1.777    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X6Y162         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X6Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.606    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X6Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.723 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.723    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X6Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.840 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.840    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X6Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.155 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     3.155    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr23
    SLICE_X6Y167         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.755     6.456    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism              0.570     7.026    
                         clock uncertainty           -0.074     6.952    
    SLICE_X6Y167         FDCE (Setup_fdce_C_D)        0.109     7.061    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.882ns (46.730%)  route 2.145ns (53.270%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 6.456 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.885    -0.948    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.594     1.102    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X8Y162         LUT1 (Prop_lut1_I0_O)        0.124     1.226 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.551     1.777    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X6Y162         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X6Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.606    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X6Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.723 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.723    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X6Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.840 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.840    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X6Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.079 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     3.079    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr22
    SLICE_X6Y167         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.755     6.456    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/C
                         clock pessimism              0.570     7.026    
                         clock uncertainty           -0.074     6.952    
    SLICE_X6Y167         FDCE (Setup_fdce_C_D)        0.109     7.061    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.862ns (46.465%)  route 2.145ns (53.535%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 6.456 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.885    -0.948    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.594     1.102    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X8Y162         LUT1 (Prop_lut1_I0_O)        0.124     1.226 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.551     1.777    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X6Y162         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X6Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.606    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X6Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.723 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.723    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X6Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.840 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.840    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X6Y167         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.059 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.059    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr20
    SLICE_X6Y167         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.755     6.456    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/C
                         clock pessimism              0.570     7.026    
                         clock uncertainty           -0.074     6.952    
    SLICE_X6Y167         FDCE (Setup_fdce_C_D)        0.109     7.061    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.849ns (46.290%)  route 2.145ns (53.710%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 6.457 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.885    -0.948    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.594     1.102    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X8Y162         LUT1 (Prop_lut1_I0_O)        0.124     1.226 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.551     1.777    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X6Y162         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X6Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.606    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X6Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.723 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.723    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X6Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.046 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.046    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr17
    SLICE_X6Y166         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.756     6.457    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y166         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/C
                         clock pessimism              0.570     7.027    
                         clock uncertainty           -0.074     6.953    
    SLICE_X6Y166         FDCE (Setup_fdce_C_D)        0.109     7.062    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.841ns (46.183%)  route 2.145ns (53.817%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 6.457 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.885    -0.948    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.594     1.102    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X8Y162         LUT1 (Prop_lut1_I0_O)        0.124     1.226 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.551     1.777    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X6Y162         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X6Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.606    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X6Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.723 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.723    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X6Y166         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.038 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     3.038    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr19
    SLICE_X6Y166         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.756     6.457    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y166         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/C
                         clock pessimism              0.570     7.027    
                         clock uncertainty           -0.074     6.953    
    SLICE_X6Y166         FDCE (Setup_fdce_C_D)        0.109     7.062    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.765ns (45.137%)  route 2.145ns (54.863%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 6.457 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.885    -0.948    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.594     1.102    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X8Y162         LUT1 (Prop_lut1_I0_O)        0.124     1.226 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.551     1.777    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X6Y162         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X6Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.606    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X6Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.723 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.723    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X6Y166         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.962 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.962    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr18
    SLICE_X6Y166         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.756     6.457    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y166         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18/C
                         clock pessimism              0.570     7.027    
                         clock uncertainty           -0.074     6.953    
    SLICE_X6Y166         FDCE (Setup_fdce_C_D)        0.109     7.062    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -2.962    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 1.745ns (44.854%)  route 2.145ns (55.146%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 6.457 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.885    -0.948    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.594     1.102    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X8Y162         LUT1 (Prop_lut1_I0_O)        0.124     1.226 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.551     1.777    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X6Y162         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X6Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.606    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X6Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.723 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.723    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X6Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.942    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr16
    SLICE_X6Y166         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.756     6.457    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y166         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16/C
                         clock pessimism              0.570     7.027    
                         clock uncertainty           -0.074     6.953    
    SLICE_X6Y166         FDCE (Setup_fdce_C_D)        0.109     7.062    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.732ns (44.670%)  route 2.145ns (55.330%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 6.458 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.885    -0.948    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.594     1.102    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X8Y162         LUT1 (Prop_lut1_I0_O)        0.124     1.226 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.551     1.777    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X6Y162         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X6Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.606    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X6Y165         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.929 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.929    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr13
    SLICE_X6Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.757     6.458    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/C
                         clock pessimism              0.570     7.028    
                         clock uncertainty           -0.074     6.954    
    SLICE_X6Y165         FDCE (Setup_fdce_C_D)        0.109     7.063    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13
  -------------------------------------------------------------------
                         required time                          7.063    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.724ns (44.555%)  route 2.145ns (55.445%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 6.458 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.885    -0.948    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.594     1.102    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X8Y162         LUT1 (Prop_lut1_I0_O)        0.124     1.226 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.551     1.777    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X6Y162         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X6Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X6Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.606    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X6Y165         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.921 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.921    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr15
    SLICE_X6Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.757     6.458    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y165         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/C
                         clock pessimism              0.570     7.028    
                         clock uncertainty           -0.074     6.954    
    SLICE_X6Y165         FDCE (Setup_fdce_C_D)        0.109     7.063    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15
  -------------------------------------------------------------------
                         required time                          7.063    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  4.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_0/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.464%)  route 0.162ns (46.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    -0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.680    -0.297    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y150         FDPE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDPE (Prop_fdpe_C_Q)         0.141    -0.156 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_0/Q
                         net (fo=2, routed)           0.162     0.006    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[0]
    SLICE_X4Y149         LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476311/O
                         net (fo=1, routed)           0.000     0.051    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[8]
    SLICE_X4Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.868    -0.765    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/C
                         clock pessimism              0.651    -0.114    
    SLICE_X4Y149         FDCE (Hold_fdce_C_D)         0.092    -0.022    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.368%)  route 0.184ns (56.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.652    -0.325    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y151        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/Q
                         net (fo=2, routed)           0.184     0.000    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[9]
    SLICE_X8Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.841    -0.793    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
                         clock pessimism              0.651    -0.142    
    SLICE_X8Y149         FDRE (Hold_fdre_C_D)         0.063    -0.079    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.570    -0.407    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/Q
                         net (fo=5, routed)           0.168    -0.098    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[4]
    SLICE_X9Y149         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut<4>/O
                         net (fo=1, routed)           0.000    -0.053    SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut[4]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.099 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.099    SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy[7]
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.153 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.153    SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr8
    SLICE_X9Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.927    -0.706    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
                         clock pessimism              0.651    -0.055    
    SLICE_X9Y150         FDCE (Hold_fdce_C_D)         0.105     0.050    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.463%)  route 0.169ns (29.537%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.570    -0.407    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/Q
                         net (fo=5, routed)           0.168    -0.098    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[4]
    SLICE_X9Y149         LUT2 (Prop_lut2_I0_O)        0.045    -0.053 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut<4>/O
                         net (fo=1, routed)           0.000    -0.053    SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut[4]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.099 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.099    SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy[7]
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.164 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.164    SiTCP/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr10
    SLICE_X9Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.927    -0.706    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                         clock pessimism              0.651    -0.055    
    SLICE_X9Y150         FDCE (Hold_fdce_C_D)         0.105     0.050    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.680    -0.297    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y152         FDRE (Prop_fdre_C_Q)         0.141    -0.156 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.056    -0.100    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.957    -0.676    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism              0.379    -0.297    
    SLICE_X5Y152         FDRE (Hold_fdre_C_D)         0.076    -0.221    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.678    -0.299    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.141    -0.158 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/Q
                         net (fo=1, routed)           0.056    -0.102    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[1]
    SLICE_X5Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.955    -0.678    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                         clock pessimism              0.379    -0.299    
    SLICE_X5Y157         FDRE (Hold_fdre_C_D)         0.075    -0.224    SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.679    -0.298    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.141    -0.157 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/Q
                         net (fo=1, routed)           0.056    -0.101    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[3]
    SLICE_X5Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.956    -0.677    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                         clock pessimism              0.379    -0.298    
    SLICE_X5Y156         FDRE (Hold_fdre_C_D)         0.075    -0.223    SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.680    -0.297    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y152         FDRE (Prop_fdre_C_Q)         0.141    -0.156 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.056    -0.100    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.957    -0.676    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism              0.379    -0.297    
    SLICE_X5Y152         FDRE (Hold_fdre_C_D)         0.075    -0.222    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.680    -0.297    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y152         FDRE (Prop_fdre_C_Q)         0.141    -0.156 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/Q
                         net (fo=1, routed)           0.056    -0.100    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[2]
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.957    -0.676    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
                         clock pessimism              0.379    -0.297    
    SLICE_X5Y152         FDRE (Hold_fdre_C_D)         0.071    -0.226    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.678    -0.299    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y157         FDRE (Prop_fdre_C_Q)         0.141    -0.158 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/Q
                         net (fo=1, routed)           0.058    -0.100    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[2]
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.955    -0.678    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                         clock pessimism              0.379    -0.299    
    SLICE_X4Y157         FDRE (Hold_fdre_C_D)         0.071    -0.228    SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SYSCLK0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y62     SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y62     SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y60     SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y61     SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   BUFGCTRL_CLK0/I1
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   SYSCLK0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y155    GMII_ODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X11Y148    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X11Y148    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y155     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y155     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X1Y151     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y150     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y151     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X1Y151     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y151     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y150     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y151     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_19/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y150     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y155     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y155     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X11Y148    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X11Y148    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y149     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y148    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y148    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y148    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y148    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X8Y149     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SYSCLK0
  To Clock:  clk_out3_SYSCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SYSCLK0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y21   SYSCLK0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK2
  To Clock:  clk_out1_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SYSCLK2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    SYSCLK2/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SYSCLK2
  To Clock:  clk_out2_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SYSCLK2
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    SYSCLK2/inst/clkout2_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X0Y16     ADC_CLK_ODDR_1/C
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y52     ADC_CLK_ODDR_2/C
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y108    ADC_CLK_ODDR_3/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SYSCLK2
  To Clock:  clkfbout_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SYSCLK2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    SYSCLK2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SYSCLK0
  To Clock:  clkfbout_SYSCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SYSCLK0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         12.500      10.345     BUFGCTRL_X0Y20   SYSCLK0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 2.073ns (26.239%)  route 5.827ns (73.761%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 36.371 - 33.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.478     4.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.975     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X12Y75         LUT4 (Prop_lut4_I2_O)        0.295     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.324     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X13Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.125     9.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.157     9.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.403    11.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.355    11.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.381    36.752    
                         clock uncertainty           -0.035    36.717    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.079    36.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 25.095    

Slack (MET) :             25.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 2.073ns (26.303%)  route 5.808ns (73.697%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 36.371 - 33.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.478     4.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.975     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X12Y75         LUT4 (Prop_lut4_I2_O)        0.295     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.324     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X13Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.125     9.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.157     9.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.384    11.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.355    11.682 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.381    36.752    
                         clock uncertainty           -0.035    36.717    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.079    36.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                 25.114    

Slack (MET) :             25.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 2.073ns (26.816%)  route 5.657ns (73.184%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 36.371 - 33.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.478     4.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.975     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X12Y75         LUT4 (Prop_lut4_I2_O)        0.295     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.324     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X13Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.125     9.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.157     9.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.233    11.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.355    11.531 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.381    36.752    
                         clock uncertainty           -0.035    36.717    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.081    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 25.267    

Slack (MET) :             25.380ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 2.073ns (27.394%)  route 5.494ns (72.606%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.478     4.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.975     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X12Y75         LUT4 (Prop_lut4_I2_O)        0.295     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.324     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X13Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.125     9.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.157     9.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.070    11.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y73         LUT3 (Prop_lut3_I1_O)        0.355    11.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.381    36.754    
                         clock uncertainty           -0.035    36.719    
    SLICE_X13Y73         FDRE (Setup_fdre_C_D)        0.029    36.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.748    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                 25.380    

Slack (MET) :             25.507ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 2.073ns (27.690%)  route 5.413ns (72.310%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 36.371 - 33.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.478     4.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.975     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X12Y75         LUT4 (Prop_lut4_I2_O)        0.295     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.324     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X13Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.125     9.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.157     9.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.989    10.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.355    11.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.381    36.752    
                         clock uncertainty           -0.035    36.717    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.077    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 25.507    

Slack (MET) :             25.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 2.073ns (28.234%)  route 5.269ns (71.766%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.478     4.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.975     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X12Y75         LUT4 (Prop_lut4_I2_O)        0.295     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.324     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X13Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.125     9.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.157     9.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.845    10.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y73         LUT3 (Prop_lut3_I1_O)        0.355    11.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.381    36.754    
                         clock uncertainty           -0.035    36.719    
    SLICE_X13Y73         FDRE (Setup_fdre_C_D)        0.031    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.750    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                 25.607    

Slack (MET) :             26.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 2.073ns (29.747%)  route 4.896ns (70.253%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 36.377 - 33.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.478     4.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.975     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X12Y75         LUT4 (Prop_lut4_I2_O)        0.295     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.324     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X13Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.125     9.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.157     9.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.471    10.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I2_O)        0.355    10.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.423    36.800    
                         clock uncertainty           -0.035    36.765    
    SLICE_X14Y80         FDRE (Setup_fdre_C_D)        0.081    36.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.846    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                 26.077    

Slack (MET) :             26.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 1.809ns (26.372%)  route 5.050ns (73.628%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.478     4.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.975     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X12Y75         LUT4 (Prop_lut4_I2_O)        0.295     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.324     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X13Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.954     9.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.797    10.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.029    36.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.755    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 26.095    

Slack (MET) :             26.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 1.809ns (27.093%)  route 4.868ns (72.907%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.478     4.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.975     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X12Y75         LUT4 (Prop_lut4_I2_O)        0.295     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.324     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X13Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.923     9.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.645    10.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.031    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.757    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                 26.280    

Slack (MET) :             26.374ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.182ns (18.017%)  route 5.379ns (81.983%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 36.377 - 33.000 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.618     3.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X37Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.456     4.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           1.111     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][2]
    SLICE_X37Y116        LUT6 (Prop_lut6_I2_O)        0.124     5.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.515     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X28Y112        LUT5 (Prop_lut5_I4_O)        0.152     7.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
                         net (fo=1, routed)           1.953     9.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_reg_3
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.326     9.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4/O
                         net (fo=1, routed)           0.799    10.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124    10.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_1/O
                         net (fo=1, routed)           0.000    10.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X14Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.301    36.678    
                         clock uncertainty           -0.035    36.643    
    SLICE_X14Y80         FDRE (Setup_fdre_C_D)        0.077    36.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                 26.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X15Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDCE (Prop_fdce_C_Q)         0.141     1.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.113     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X12Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.389     1.435    
    SLICE_X12Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/Q
                         net (fo=2, routed)           0.064     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]
    SLICE_X12Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
                         clock pessimism             -0.389     1.427    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.076     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE (Prop_fdce_C_Q)         0.141     1.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.056     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X9Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.404     1.421    
    SLICE_X9Y113         FDCE (Hold_fdce_C_D)         0.076     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X15Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDCE (Prop_fdce_C_Q)         0.141     1.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X15Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X15Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.404     1.421    
    SLICE_X15Y114        FDCE (Hold_fdce_C_D)         0.075     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X11Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X11Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X11Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.404     1.421    
    SLICE_X11Y113        FDCE (Hold_fdce_C_D)         0.075     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDCE (Prop_fdce_C_Q)         0.141     1.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.059     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X28Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.404     1.420    
    SLICE_X28Y110        FDCE (Hold_fdce_C_D)         0.076     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X15Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDCE (Prop_fdce_C_Q)         0.141     1.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X15Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X15Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.404     1.421    
    SLICE_X15Y114        FDCE (Hold_fdce_C_D)         0.071     1.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X11Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X11Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X11Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.404     1.421    
    SLICE_X11Y113        FDCE (Hold_fdce_C_D)         0.071     1.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X15Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDCE (Prop_fdce_C_Q)         0.141     1.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.113     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X12Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.389     1.435    
    SLICE_X12Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDCE (Prop_fdce_C_Q)         0.141     1.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.058     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X28Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.404     1.420    
    SLICE_X28Y110        FDCE (Hold_fdce_C_D)         0.071     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y82    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y81    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y82    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y82    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 LOC_REG/x7C_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.808ns  (logic 0.456ns (5.177%)  route 8.352ns (94.823%))
  Logic Levels:           0  
  Clock Path Skew:        4.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 6245.818 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.455ns = ( 6236.044 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.614  6236.044    LOC_REG/CLK
    SLICE_X45Y114        FDCE                                         r  LOC_REG/x7C_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDCE (Prop_fdce_C_Q)         0.456  6236.500 r  LOC_REG/x7C_Reg_reg[1]/Q
                         net (fo=4, routed)           8.352  6244.853    ADC1_IF/adc/inst/tap_7[1]
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.743  6245.818    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.818    
                         clock uncertainty           -0.172  6245.646    
    IDELAY_X0Y18         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.544    ADC1_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.544    
                         arrival time                       -6244.853    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.819ns  (logic 0.456ns (5.171%)  route 8.363ns (94.829%))
  Logic Levels:           0  
  Clock Path Skew:        4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 6245.823 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 6236.029 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.598  6236.029    LOC_REG/CLK
    SLICE_X47Y124        FDCE                                         r  LOC_REG/x78_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDCE (Prop_fdce_C_Q)         0.456  6236.485 r  LOC_REG/x78_Reg_reg[3]/Q
                         net (fo=4, routed)           8.363  6244.848    ADC1_IF/adc/inst/tap_3[3]
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.748  6245.823    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.823    
                         clock uncertainty           -0.172  6245.651    
    IDELAY_X0Y36         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.549    ADC1_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.549    
                         arrival time                       -6244.848    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.820ns  (logic 0.456ns (5.170%)  route 8.364ns (94.830%))
  Logic Levels:           0  
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 6245.827 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.470ns = ( 6236.030 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.599  6236.030    LOC_REG/CLK
    SLICE_X45Y125        FDCE                                         r  LOC_REG/x7A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y125        FDCE (Prop_fdce_C_Q)         0.456  6236.486 r  LOC_REG/x7A_Reg_reg[2]/Q
                         net (fo=4, routed)           8.364  6244.850    ADC1_IF/adc/inst/tap_5[2]
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.751  6245.826    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.826    
                         clock uncertainty           -0.172  6245.654    
    IDELAY_X0Y40         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.552    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.552    
                         arrival time                       -6244.850    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 LOC_REG/x71_Reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/DIV_RST_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.911ns  (logic 0.456ns (5.117%)  route 8.455ns (94.883%))
  Logic Levels:           0  
  Clock Path Skew:        4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 6245.919 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.468ns = ( 6236.032 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.601  6236.032    LOC_REG/CLK
    SLICE_X45Y126        FDPE                                         r  LOC_REG/x71_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDPE (Prop_fdpe_C_Q)         0.456  6236.488 r  LOC_REG/x71_Reg_reg[1]/Q
                         net (fo=4, routed)           8.455  6244.943    ADC1_IF/D[0]
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.844  6245.919    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[0]/C
                         clock pessimism              0.000  6245.919    
                         clock uncertainty           -0.172  6245.747    
    SLICE_X26Y49         FDRE (Setup_fdre_C_D)       -0.067  6245.680    ADC1_IF/DIV_RST_reg[0]
  -------------------------------------------------------------------
                         required time                       6245.681    
                         arrival time                       -6244.943    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 LOC_REG/x75_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.763ns  (logic 0.456ns (5.204%)  route 8.307ns (94.796%))
  Logic Levels:           0  
  Clock Path Skew:        4.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 6245.813 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.463ns = ( 6236.037 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.606  6236.037    LOC_REG/CLK
    SLICE_X40Y122        FDCE                                         r  LOC_REG/x75_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.456  6236.493 r  LOC_REG/x75_Reg_reg[4]/Q
                         net (fo=4, routed)           8.307  6244.799    ADC1_IF/adc/inst/tap_fco_1[4]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.738  6245.813    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.813    
                         clock uncertainty           -0.172  6245.641    
    IDELAY_X0Y26         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.539    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.539    
                         arrival time                       -6244.799    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.762ns  (logic 0.456ns (5.204%)  route 8.306ns (94.796%))
  Logic Levels:           0  
  Clock Path Skew:        4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 6245.830 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.455ns = ( 6236.044 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.614  6236.044    LOC_REG/CLK
    SLICE_X44Y114        FDCE                                         r  LOC_REG/x7D_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456  6236.500 r  LOC_REG/x7D_Reg_reg[0]/Q
                         net (fo=4, routed)           8.306  6244.807    ADC1_IF/adc/inst/tap_8[0]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.829    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.829    
                         clock uncertainty           -0.172  6245.657    
    IDELAY_X0Y48         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.555    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.556    
                         arrival time                       -6244.807    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.730ns  (logic 0.456ns (5.223%)  route 8.274ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        4.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 6245.820 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.459ns = ( 6236.041 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.610  6236.041    LOC_REG/CLK
    SLICE_X47Y116        FDCE                                         r  LOC_REG/x77_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456  6236.497 r  LOC_REG/x77_Reg_reg[3]/Q
                         net (fo=4, routed)           8.274  6244.771    ADC1_IF/adc/inst/tap_2[3]
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.745  6245.820    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.820    
                         clock uncertainty           -0.172  6245.648    
    IDELAY_X0Y32         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.546    ADC1_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.546    
                         arrival time                       -6244.771    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.727ns  (logic 0.456ns (5.225%)  route 8.271ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 6245.827 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.464ns = ( 6236.036 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.605  6236.036    LOC_REG/CLK
    SLICE_X39Y123        FDCE                                         r  LOC_REG/x7A_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.456  6236.492 r  LOC_REG/x7A_Reg_reg[1]/Q
                         net (fo=4, routed)           8.271  6244.762    ADC1_IF/adc/inst/tap_5[1]
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.751  6245.826    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.826    
                         clock uncertainty           -0.172  6245.654    
    IDELAY_X0Y40         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.552    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.552    
                         arrival time                       -6244.763    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 LOC_REG/x7B_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.527ns  (logic 0.419ns (4.914%)  route 8.108ns (95.086%))
  Logic Levels:           0  
  Clock Path Skew:        4.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 6245.828 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.459ns = ( 6236.041 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.610  6236.041    LOC_REG/CLK
    SLICE_X41Y120        FDCE                                         r  LOC_REG/x7B_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDCE (Prop_fdce_C_Q)         0.419  6236.459 r  LOC_REG/x7B_Reg_reg[4]/Q
                         net (fo=4, routed)           8.108  6244.568    ADC1_IF/adc/inst/tap_6[4]
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752  6245.827    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000  6245.827    
                         clock uncertainty           -0.172  6245.655    
    IDELAY_X0Y42         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.277  6245.378    ADC1_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.378    
                         arrival time                       -6244.568    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.687ns  (logic 0.456ns (5.249%)  route 8.231ns (94.751%))
  Logic Levels:           0  
  Clock Path Skew:        4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 6245.830 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.455ns = ( 6236.044 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.614  6236.044    LOC_REG/CLK
    SLICE_X44Y114        FDCE                                         r  LOC_REG/x7D_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456  6236.500 r  LOC_REG/x7D_Reg_reg[1]/Q
                         net (fo=4, routed)           8.231  6244.731    ADC1_IF/adc/inst/tap_8[1]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.829    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.829    
                         clock uncertainty           -0.172  6245.657    
    IDELAY_X0Y48         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.555    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.556    
                         arrival time                       -6244.732    
  -------------------------------------------------------------------
                         slack                                  0.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.367ns (6.480%)  route 5.297ns (93.520%))
  Logic Levels:           0  
  Clock Path Skew:        5.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.485    -2.038    LOC_REG/CLK
    SLICE_X45Y127        FDCE                                         r  LOC_REG/x75_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDCE (Prop_fdce_C_Q)         0.367    -1.671 r  LOC_REG/x75_Reg_reg[2]/Q
                         net (fo=4, routed)           5.297     3.626    ADC1_IF/adc/inst/tap_fco_1[2]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.777     3.250    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.250    
                         clock uncertainty            0.172     3.423    
    IDELAY_X0Y26         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.561    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.367ns (6.407%)  route 5.361ns (93.593%))
  Logic Levels:           0  
  Clock Path Skew:        5.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.488    -2.035    LOC_REG/CLK
    SLICE_X40Y122        FDCE                                         r  LOC_REG/x75_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.367    -1.668 r  LOC_REG/x75_Reg_reg[0]/Q
                         net (fo=4, routed)           5.361     3.693    ADC1_IF/adc/inst/tap_fco_1[0]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.777     3.250    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.250    
                         clock uncertainty            0.172     3.423    
    IDELAY_X0Y26         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.561    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 LOC_REG/x78_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 0.367ns (6.389%)  route 5.377ns (93.611%))
  Logic Levels:           0  
  Clock Path Skew:        5.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.485    -2.038    LOC_REG/CLK
    SLICE_X44Y122        FDCE                                         r  LOC_REG/x78_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDCE (Prop_fdce_C_Q)         0.367    -1.671 r  LOC_REG/x78_Reg_reg[1]/Q
                         net (fo=4, routed)           5.377     3.706    ADC1_IF/adc/inst/tap_3[1]
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.790     3.263    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.263    
                         clock uncertainty            0.172     3.436    
    IDELAY_X0Y36         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.574    ADC1_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.367ns (6.387%)  route 5.379ns (93.613%))
  Logic Levels:           0  
  Clock Path Skew:        5.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.482    -2.041    LOC_REG/CLK
    SLICE_X65Y122        FDCE                                         r  LOC_REG/x76_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDCE (Prop_fdce_C_Q)         0.367    -1.674 r  LOC_REG/x76_Reg_reg[3]/Q
                         net (fo=4, routed)           5.379     3.705    ADC1_IF/adc/inst/tap_1[3]
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.788     3.261    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.261    
                         clock uncertainty            0.172     3.434    
    IDELAY_X0Y34         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.572    ADC1_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.572    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 0.367ns (6.346%)  route 5.416ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        5.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.485    -2.038    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x79_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.367    -1.671 r  LOC_REG/x79_Reg_reg[0]/Q
                         net (fo=4, routed)           5.416     3.745    ADC1_IF/adc/inst/tap_4[0]
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.268    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.172     3.441    
    IDELAY_X0Y44         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.579    ADC1_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.367ns (6.556%)  route 5.231ns (93.444%))
  Logic Levels:           0  
  Clock Path Skew:        5.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.679    -1.844    LOC_REG/CLK
    SLICE_X47Y48         FDCE                                         r  LOC_REG/x7D_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.367    -1.477 r  LOC_REG/x7D_Reg_reg[4]/Q
                         net (fo=4, routed)           5.231     3.754    ADC1_IF/adc/inst/tap_8[4]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.796     3.269    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.269    
                         clock uncertainty            0.172     3.442    
    IDELAY_X0Y48         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.138     3.580    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.367ns (6.293%)  route 5.465ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        5.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.486    -2.037    LOC_REG/CLK
    SLICE_X61Y116        FDCE                                         r  LOC_REG/x77_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDCE (Prop_fdce_C_Q)         0.367    -1.670 r  LOC_REG/x77_Reg_reg[4]/Q
                         net (fo=4, routed)           5.465     3.794    ADC1_IF/adc/inst/tap_2[4]
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.786     3.259    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.259    
                         clock uncertainty            0.172     3.432    
    IDELAY_X0Y32         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.138     3.570    ADC1_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 LOC_REG/x72_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[5].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.467ns (8.046%)  route 5.337ns (91.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.525    -1.997    LOC_REG/CLK
    SLICE_X11Y59         FDCE                                         r  LOC_REG/x72_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDCE (Prop_fdce_C_Q)         0.367    -1.630 r  LOC_REG/x72_Reg_reg[0]/Q
                         net (fo=4, routed)           1.623    -0.007    ADC1_IF/in_delay_reset_1[0]
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.100     0.093 r  ADC1_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.714     3.807    ADC1_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.268    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.172     3.441    
    IDELAY_X0Y44         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.582    ADC1_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.367ns (6.300%)  route 5.458ns (93.700%))
  Logic Levels:           0  
  Clock Path Skew:        5.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.488    -2.035    LOC_REG/CLK
    SLICE_X40Y122        FDCE                                         r  LOC_REG/x75_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.367    -1.668 r  LOC_REG/x75_Reg_reg[1]/Q
                         net (fo=4, routed)           5.458     3.790    ADC1_IF/adc/inst/tap_fco_1[1]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.777     3.250    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.250    
                         clock uncertainty            0.172     3.423    
    IDELAY_X0Y26         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.561    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 LOC_REG/x7B_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.367ns (6.161%)  route 5.590ns (93.839%))
  Logic Levels:           0  
  Clock Path Skew:        5.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    -2.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.491    -2.032    LOC_REG/CLK
    SLICE_X41Y120        FDCE                                         r  LOC_REG/x7B_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDCE (Prop_fdce_C_Q)         0.367    -1.665 r  LOC_REG/x7B_Reg_reg[0]/Q
                         net (fo=4, routed)           5.590     3.925    ADC1_IF/adc/inst/tap_6[0]
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.794     3.267    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000     3.267    
                         clock uncertainty            0.172     3.440    
    IDELAY_X0Y42         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.578    ADC1_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 ADC2_IF/in_delay_reset_ON_old_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.983ns  (logic 0.642ns (7.147%)  route 8.341ns (92.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 6236.145 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.714  6236.145    ADC2_IF/clk_out1
    SLICE_X84Y104        FDRE                                         r  ADC2_IF/in_delay_reset_ON_old_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.518  6236.663 r  ADC2_IF/in_delay_reset_ON_old_reg[0]/Q
                         net (fo=2, routed)           2.819  6239.482    ADC2_IF/in_delay_reset_ON_old_reg_n_0_[0]
    SLICE_X84Y104        LUT4 (Prop_lut4_I2_O)        0.124  6239.606 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           5.522  6245.128    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.583    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.584    
                         arrival time                       -6245.128    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 ADC2_IF/in_delay_reset_ON_old_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[2].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.781ns  (logic 0.642ns (7.311%)  route 8.139ns (92.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 6236.145 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.714  6236.145    ADC2_IF/clk_out1
    SLICE_X84Y104        FDRE                                         r  ADC2_IF/in_delay_reset_ON_old_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.518  6236.663 r  ADC2_IF/in_delay_reset_ON_old_reg[0]/Q
                         net (fo=2, routed)           2.819  6239.482    ADC2_IF/in_delay_reset_ON_old_reg_n_0_[0]
    SLICE_X84Y104        LUT4 (Prop_lut4_I2_O)        0.124  6239.606 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           5.319  6244.925    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y60         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.582    ADC2_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.582    
                         arrival time                       -6244.926    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.888ns  (logic 0.456ns (5.130%)  route 8.432ns (94.870%))
  Logic Levels:           0  
  Clock Path Skew:        4.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 6236.029 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.598  6236.029    LOC_REG/CLK
    SLICE_X47Y124        FDCE                                         r  LOC_REG/x78_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDCE (Prop_fdce_C_Q)         0.456  6236.485 r  LOC_REG/x78_Reg_reg[3]/Q
                         net (fo=4, routed)           8.432  6244.917    ADC2_IF/adc/inst/tap_3[3]
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y90         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.577    ADC2_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.577    
                         arrival time                       -6244.917    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.811ns  (logic 0.456ns (5.175%)  route 8.355ns (94.825%))
  Logic Levels:           0  
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 6245.841 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.464ns = ( 6236.036 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.605  6236.036    LOC_REG/CLK
    SLICE_X39Y123        FDCE                                         r  LOC_REG/x7A_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.456  6236.492 r  LOC_REG/x7A_Reg_reg[4]/Q
                         net (fo=4, routed)           8.355  6244.847    ADC2_IF/adc/inst/tap_5[4]
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753  6245.841    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.841    
                         clock uncertainty           -0.172  6245.668    
    IDELAY_X1Y78         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.566    ADC2_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.567    
                         arrival time                       -6244.847    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 ADC2_IF/in_delay_reset_ON_old_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[3].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.703ns  (logic 0.642ns (7.377%)  route 8.061ns (92.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6245.848 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 6236.145 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.714  6236.145    ADC2_IF/clk_out1
    SLICE_X84Y104        FDRE                                         r  ADC2_IF/in_delay_reset_ON_old_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.518  6236.663 r  ADC2_IF/in_delay_reset_ON_old_reg[0]/Q
                         net (fo=2, routed)           2.819  6239.482    ADC2_IF/in_delay_reset_ON_old_reg_n_0_[0]
    SLICE_X84Y104        LUT4 (Prop_lut4_I2_O)        0.124  6239.606 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           5.241  6244.848    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.848    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000  6245.848    
                         clock uncertainty           -0.172  6245.675    
    IDELAY_X1Y64         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.578    ADC2_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6244.848    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 LOC_REG/x76_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.805ns  (logic 0.456ns (5.179%)  route 8.349ns (94.821%))
  Logic Levels:           0  
  Clock Path Skew:        4.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 6245.854 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.469ns = ( 6236.031 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.600  6236.031    LOC_REG/CLK
    SLICE_X65Y122        FDCE                                         r  LOC_REG/x76_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDCE (Prop_fdce_C_Q)         0.456  6236.487 r  LOC_REG/x76_Reg_reg[4]/Q
                         net (fo=4, routed)           8.349  6244.836    ADC2_IF/adc/inst/tap_1[4]
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766  6245.854    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000  6245.854    
                         clock uncertainty           -0.172  6245.682    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.580    ADC2_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.580    
                         arrival time                       -6244.836    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.793ns  (logic 0.456ns (5.186%)  route 8.337ns (94.814%))
  Logic Levels:           0  
  Clock Path Skew:        4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6245.848 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.466ns = ( 6236.034 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.603  6236.034    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x79_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.456  6236.490 r  LOC_REG/x79_Reg_reg[2]/Q
                         net (fo=4, routed)           8.337  6244.827    ADC2_IF/adc/inst/tap_4[2]
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.848    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.848    
                         clock uncertainty           -0.172  6245.675    
    IDELAY_X1Y86         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.573    ADC2_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.574    
                         arrival time                       -6244.827    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.781ns  (logic 0.456ns (5.193%)  route 8.325ns (94.807%))
  Logic Levels:           0  
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 6245.841 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.464ns = ( 6236.036 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.605  6236.036    LOC_REG/CLK
    SLICE_X39Y123        FDCE                                         r  LOC_REG/x7A_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.456  6236.492 r  LOC_REG/x7A_Reg_reg[3]/Q
                         net (fo=4, routed)           8.325  6244.817    ADC2_IF/adc/inst/tap_5[3]
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753  6245.841    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.841    
                         clock uncertainty           -0.172  6245.668    
    IDELAY_X1Y78         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.566    ADC2_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.567    
                         arrival time                       -6244.817    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.789ns  (logic 0.456ns (5.188%)  route 8.333ns (94.812%))
  Logic Levels:           0  
  Clock Path Skew:        4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.463ns = ( 6236.037 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.606  6236.037    LOC_REG/CLK
    SLICE_X61Y116        FDCE                                         r  LOC_REG/x77_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDCE (Prop_fdce_C_Q)         0.456  6236.493 r  LOC_REG/x77_Reg_reg[2]/Q
                         net (fo=4, routed)           8.333  6244.826    ADC2_IF/adc/inst/tap_2[2]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y96         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.579    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6244.826    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.781ns  (logic 0.456ns (5.193%)  route 8.325ns (94.807%))
  Logic Levels:           0  
  Clock Path Skew:        4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.463ns = ( 6236.037 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.606  6236.037    LOC_REG/CLK
    SLICE_X61Y116        FDCE                                         r  LOC_REG/x77_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDCE (Prop_fdce_C_Q)         0.456  6236.493 r  LOC_REG/x77_Reg_reg[4]/Q
                         net (fo=4, routed)           8.325  6244.818    ADC2_IF/adc/inst/tap_2[4]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y96         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.579    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6244.818    
  -------------------------------------------------------------------
                         slack                                  0.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 0.367ns (6.425%)  route 5.345ns (93.575%))
  Logic Levels:           0  
  Clock Path Skew:        5.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.485    -2.038    LOC_REG/CLK
    SLICE_X45Y127        FDCE                                         r  LOC_REG/x75_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDCE (Prop_fdce_C_Q)         0.367    -1.671 r  LOC_REG/x75_Reg_reg[2]/Q
                         net (fo=4, routed)           5.345     3.674    ADC2_IF/adc/inst/tap_fco_1[2]
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.789     3.275    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.275    
                         clock uncertainty            0.172     3.447    
    IDELAY_X1Y74         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.585    ADC2_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.367ns (6.386%)  route 5.380ns (93.614%))
  Logic Levels:           0  
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.490    -2.033    LOC_REG/CLK
    SLICE_X47Y116        FDCE                                         r  LOC_REG/x77_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.367    -1.666 r  LOC_REG/x77_Reg_reg[3]/Q
                         net (fo=4, routed)           5.380     3.714    ADC2_IF/adc/inst/tap_2[3]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y96         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.605    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.367ns (6.362%)  route 5.402ns (93.638%))
  Logic Levels:           0  
  Clock Path Skew:        5.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.481    -2.042    LOC_REG/CLK
    SLICE_X61Y121        FDCE                                         r  LOC_REG/x76_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y121        FDCE (Prop_fdce_C_Q)         0.367    -1.675 r  LOC_REG/x76_Reg_reg[0]/Q
                         net (fo=4, routed)           5.402     3.727    ADC2_IF/adc/inst/tap_1[0]
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.296    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.296    
                         clock uncertainty            0.172     3.468    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.606    ADC2_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.367ns (6.385%)  route 5.381ns (93.615%))
  Logic Levels:           0  
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    -2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.488    -2.035    LOC_REG/CLK
    SLICE_X40Y122        FDCE                                         r  LOC_REG/x75_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.367    -1.668 r  LOC_REG/x75_Reg_reg[0]/Q
                         net (fo=4, routed)           5.381     3.713    ADC2_IF/adc/inst/tap_fco_1[0]
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.789     3.275    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.275    
                         clock uncertainty            0.172     3.447    
    IDELAY_X1Y74         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.585    ADC2_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 LOC_REG/x7A_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.367ns (6.322%)  route 5.438ns (93.678%))
  Logic Levels:           0  
  Clock Path Skew:        5.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.487    -2.036    LOC_REG/CLK
    SLICE_X39Y123        FDCE                                         r  LOC_REG/x7A_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.367    -1.669 r  LOC_REG/x7A_Reg_reg[1]/Q
                         net (fo=4, routed)           5.438     3.769    ADC2_IF/adc/inst/tap_5[1]
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.281    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.281    
                         clock uncertainty            0.172     3.453    
    IDELAY_X1Y78         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.591    ADC2_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 0.367ns (6.461%)  route 5.314ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        5.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.679    -1.844    LOC_REG/CLK
    SLICE_X47Y48         FDCE                                         r  LOC_REG/x7D_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.367    -1.477 r  LOC_REG/x7D_Reg_reg[4]/Q
                         net (fo=4, routed)           5.314     3.837    ADC2_IF/adc/inst/tap_8[4]
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y56         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.138     3.605    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.837    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 LOC_REG/x7A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.367ns (6.247%)  route 5.508ns (93.753%))
  Logic Levels:           0  
  Clock Path Skew:        5.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.482    -2.041    LOC_REG/CLK
    SLICE_X45Y125        FDCE                                         r  LOC_REG/x7A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y125        FDCE (Prop_fdce_C_Q)         0.367    -1.674 r  LOC_REG/x7A_Reg_reg[2]/Q
                         net (fo=4, routed)           5.508     3.834    ADC2_IF/adc/inst/tap_5[2]
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.281    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.281    
                         clock uncertainty            0.172     3.453    
    IDELAY_X1Y78         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.591    ADC2_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 ADC2_IF/in_delay_reset_ON_old_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[8].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 0.623ns (10.506%)  route 5.307ns (89.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.594    -1.929    ADC2_IF/clk_out1
    SLICE_X84Y104        FDRE                                         r  ADC2_IF/in_delay_reset_ON_old_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.385    -1.544 r  ADC2_IF/in_delay_reset_ON_old_reg[1]/Q
                         net (fo=1, routed)           1.765     0.221    ADC2_IF/in_delay_reset_ON_old_reg_n_0_[1]
    SLICE_X84Y104        LUT4 (Prop_lut4_I3_O)        0.238     0.459 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.542     4.001    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.296    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.296    
                         clock uncertainty            0.172     3.468    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.609    ADC2_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.609    
                         arrival time                           4.001    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ADC2_IF/in_delay_reset_ON_old_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[6].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 0.623ns (10.502%)  route 5.309ns (89.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.594    -1.929    ADC2_IF/clk_out1
    SLICE_X84Y104        FDRE                                         r  ADC2_IF/in_delay_reset_ON_old_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.385    -1.544 r  ADC2_IF/in_delay_reset_ON_old_reg[1]/Q
                         net (fo=1, routed)           1.765     0.221    ADC2_IF/in_delay_reset_ON_old_reg_n_0_[1]
    SLICE_X84Y104        LUT4 (Prop_lut4_I3_O)        0.238     0.459 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.544     4.003    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.293    
                         clock uncertainty            0.172     3.465    
    IDELAY_X1Y90         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.606    ADC2_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 LOC_REG/x78_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 0.367ns (6.057%)  route 5.692ns (93.943%))
  Logic Levels:           0  
  Clock Path Skew:        5.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.485    -2.038    LOC_REG/CLK
    SLICE_X44Y122        FDCE                                         r  LOC_REG/x78_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDCE (Prop_fdce_C_Q)         0.367    -1.671 r  LOC_REG/x78_Reg_reg[0]/Q
                         net (fo=4, routed)           5.692     4.021    ADC2_IF/adc/inst/tap_3[0]
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.293    
                         clock uncertainty            0.172     3.465    
    IDELAY_X1Y90         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.603    ADC2_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           4.021    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        9.147ns  (logic 0.456ns (4.985%)  route 8.691ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 6245.804 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.466ns = ( 6236.034 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.603  6236.034    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x79_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.456  6236.490 r  LOC_REG/x79_Reg_reg[2]/Q
                         net (fo=4, routed)           8.691  6245.181    ADC3_IF/adc/inst/tap_4[2]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764  6245.804    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.804    
                         clock uncertainty           -0.172  6245.632    
    IDELAY_X1Y142        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.530    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.530    
                         arrival time                       -6245.181    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        9.112ns  (logic 0.456ns (5.004%)  route 8.656ns (94.996%))
  Logic Levels:           0  
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6245.800 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.464ns = ( 6236.036 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.605  6236.036    LOC_REG/CLK
    SLICE_X39Y123        FDCE                                         r  LOC_REG/x7A_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.456  6236.492 r  LOC_REG/x7A_Reg_reg[4]/Q
                         net (fo=4, routed)           8.656  6245.147    ADC3_IF/adc/inst/tap_5[4]
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.800    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.800    
                         clock uncertainty           -0.172  6245.627    
    IDELAY_X1Y136        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.525    ADC3_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.526    
                         arrival time                       -6245.147    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 LOC_REG/x76_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.863ns  (logic 0.456ns (5.145%)  route 8.407ns (94.855%))
  Logic Levels:           0  
  Clock Path Skew:        4.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 6245.806 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 6236.029 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.598  6236.029    LOC_REG/CLK
    SLICE_X48Y124        FDCE                                         r  LOC_REG/x76_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y124        FDCE (Prop_fdce_C_Q)         0.456  6236.485 r  LOC_REG/x76_Reg_reg[2]/Q
                         net (fo=4, routed)           8.407  6244.892    ADC3_IF/adc/inst/tap_1[2]
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766  6245.806    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000  6245.806    
                         clock uncertainty           -0.172  6245.634    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.532    ADC3_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.532    
                         arrival time                       -6244.892    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 LOC_REG/x75_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.746ns  (logic 0.456ns (5.214%)  route 8.290ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 6245.793 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.463ns = ( 6236.037 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.606  6236.037    LOC_REG/CLK
    SLICE_X40Y122        FDCE                                         r  LOC_REG/x75_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.456  6236.493 r  LOC_REG/x75_Reg_reg[3]/Q
                         net (fo=4, routed)           8.290  6244.783    ADC3_IF/adc/inst/tap_fco_1[3]
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753  6245.793    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.793    
                         clock uncertainty           -0.172  6245.621    
    IDELAY_X1Y128        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.519    ADC3_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.519    
                         arrival time                       -6244.783    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 LOC_REG/x76_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.756ns  (logic 0.456ns (5.208%)  route 8.300ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 6245.806 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.469ns = ( 6236.031 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.600  6236.031    LOC_REG/CLK
    SLICE_X65Y122        FDCE                                         r  LOC_REG/x76_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDCE (Prop_fdce_C_Q)         0.456  6236.487 r  LOC_REG/x76_Reg_reg[4]/Q
                         net (fo=4, routed)           8.300  6244.787    ADC3_IF/adc/inst/tap_1[4]
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766  6245.806    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000  6245.806    
                         clock uncertainty           -0.172  6245.634    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.532    ADC3_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.532    
                         arrival time                       -6244.787    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.745ns  (logic 0.456ns (5.214%)  route 8.289ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        4.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.467ns = ( 6236.033 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.602  6236.033    LOC_REG/CLK
    SLICE_X44Y122        FDCE                                         r  LOC_REG/x78_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDCE (Prop_fdce_C_Q)         0.456  6236.489 r  LOC_REG/x78_Reg_reg[1]/Q
                         net (fo=4, routed)           8.289  6244.778    ADC3_IF/adc/inst/tap_3[1]
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y144        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.531    ADC3_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.531    
                         arrival time                       -6244.778    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.732ns  (logic 0.456ns (5.222%)  route 8.276ns (94.778%))
  Logic Levels:           0  
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.463ns = ( 6236.037 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.606  6236.037    LOC_REG/CLK
    SLICE_X61Y116        FDCE                                         r  LOC_REG/x77_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDCE (Prop_fdce_C_Q)         0.456  6236.493 r  LOC_REG/x77_Reg_reg[4]/Q
                         net (fo=4, routed)           8.276  6244.769    ADC3_IF/adc/inst/tap_2[4]
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.531    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.531    
                         arrival time                       -6244.769    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.723ns  (logic 0.456ns (5.227%)  route 8.267ns (94.773%))
  Logic Levels:           0  
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.463ns = ( 6236.037 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.606  6236.037    LOC_REG/CLK
    SLICE_X61Y116        FDCE                                         r  LOC_REG/x77_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDCE (Prop_fdce_C_Q)         0.456  6236.493 r  LOC_REG/x77_Reg_reg[1]/Q
                         net (fo=4, routed)           8.267  6244.760    ADC3_IF/adc/inst/tap_2[1]
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.531    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.531    
                         arrival time                       -6244.760    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.718ns  (logic 0.518ns (5.942%)  route 8.200ns (94.058%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 6245.804 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 6236.029 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.598  6236.029    LOC_REG/CLK
    SLICE_X46Y124        FDCE                                         r  LOC_REG/x79_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDCE (Prop_fdce_C_Q)         0.518  6236.547 r  LOC_REG/x79_Reg_reg[1]/Q
                         net (fo=4, routed)           8.200  6244.747    ADC3_IF/adc/inst/tap_4[1]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764  6245.804    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.804    
                         clock uncertainty           -0.172  6245.632    
    IDELAY_X1Y142        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.530    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.530    
                         arrival time                       -6244.747    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6245.800 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.464ns = ( 6236.036 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.605  6236.036    LOC_REG/CLK
    SLICE_X39Y123        FDCE                                         r  LOC_REG/x7A_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.456  6236.492 r  LOC_REG/x7A_Reg_reg[3]/Q
                         net (fo=4, routed)           8.241  6244.733    ADC3_IF/adc/inst/tap_5[3]
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.800    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.800    
                         clock uncertainty           -0.172  6245.627    
    IDELAY_X1Y136        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.525    ADC3_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.526    
                         arrival time                       -6244.733    
  -------------------------------------------------------------------
                         slack                                  0.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 0.367ns (6.342%)  route 5.420ns (93.658%))
  Logic Levels:           0  
  Clock Path Skew:        5.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.481    -2.042    LOC_REG/CLK
    SLICE_X61Y121        FDCE                                         r  LOC_REG/x76_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y121        FDCE (Prop_fdce_C_Q)         0.367    -1.675 r  LOC_REG/x76_Reg_reg[0]/Q
                         net (fo=4, routed)           5.420     3.745    ADC3_IF/adc/inst/tap_1[0]
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.248    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty            0.172     3.420    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.558    ADC3_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.367ns (6.332%)  route 5.429ns (93.668%))
  Logic Levels:           0  
  Clock Path Skew:        5.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.486    -2.037    LOC_REG/CLK
    SLICE_X61Y116        FDCE                                         r  LOC_REG/x77_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDCE (Prop_fdce_C_Q)         0.367    -1.670 r  LOC_REG/x77_Reg_reg[0]/Q
                         net (fo=4, routed)           5.429     3.759    ADC3_IF/adc/inst/tap_2[0]
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y146        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 LOC_REG/x78_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 0.367ns (6.218%)  route 5.536ns (93.782%))
  Logic Levels:           0  
  Clock Path Skew:        5.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.485    -2.038    LOC_REG/CLK
    SLICE_X44Y122        FDCE                                         r  LOC_REG/x78_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDCE (Prop_fdce_C_Q)         0.367    -1.671 r  LOC_REG/x78_Reg_reg[0]/Q
                         net (fo=4, routed)           5.536     3.864    ADC3_IF/adc/inst/tap_3[0]
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y144        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 0.367ns (6.183%)  route 5.568ns (93.817%))
  Logic Levels:           0  
  Clock Path Skew:        5.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.494    -2.029    LOC_REG/CLK
    SLICE_X44Y114        FDCE                                         r  LOC_REG/x7D_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.367    -1.662 r  LOC_REG/x7D_Reg_reg[1]/Q
                         net (fo=4, routed)           5.568     3.906    ADC3_IF/adc/inst/tap_8[1]
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y106        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.337ns (5.749%)  route 5.524ns (94.251%))
  Logic Levels:           0  
  Clock Path Skew:        5.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.494    -2.029    LOC_REG/CLK
    SLICE_X45Y114        FDCE                                         r  LOC_REG/x7C_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDCE (Prop_fdce_C_Q)         0.337    -1.692 r  LOC_REG/x7C_Reg_reg[4]/Q
                         net (fo=4, routed)           5.524     3.832    ADC3_IF/adc/inst/tap_7[4]
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.798     3.236    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.236    
                         clock uncertainty            0.172     3.408    
    IDELAY_X1Y118        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                     -0.003     3.405    ADC3_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 0.367ns (6.101%)  route 5.648ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        5.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.494    -2.029    LOC_REG/CLK
    SLICE_X44Y114        FDCE                                         r  LOC_REG/x7D_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.367    -1.662 r  LOC_REG/x7D_Reg_reg[0]/Q
                         net (fo=4, routed)           5.648     3.986    ADC3_IF/adc/inst/tap_8[0]
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y106        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.367ns (6.077%)  route 5.672ns (93.923%))
  Logic Levels:           0  
  Clock Path Skew:        5.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.485    -2.038    LOC_REG/CLK
    SLICE_X45Y127        FDCE                                         r  LOC_REG/x75_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDCE (Prop_fdce_C_Q)         0.367    -1.671 r  LOC_REG/x75_Reg_reg[2]/Q
                         net (fo=4, routed)           5.672     4.001    ADC3_IF/adc/inst/tap_fco_1[2]
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.233    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.233    
                         clock uncertainty            0.172     3.405    
    IDELAY_X1Y128        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.543    ADC3_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                           4.001    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.367ns (6.032%)  route 5.717ns (93.968%))
  Logic Levels:           0  
  Clock Path Skew:        5.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.494    -2.029    LOC_REG/CLK
    SLICE_X45Y114        FDCE                                         r  LOC_REG/x7C_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDCE (Prop_fdce_C_Q)         0.367    -1.662 r  LOC_REG/x7C_Reg_reg[0]/Q
                         net (fo=4, routed)           5.717     4.055    ADC3_IF/adc/inst/tap_7[0]
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.798     3.236    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.236    
                         clock uncertainty            0.172     3.408    
    IDELAY_X1Y118        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.546    ADC3_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           4.055    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 LOC_REG/x74_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[0].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.467ns (7.617%)  route 5.664ns (92.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.486    -2.037    LOC_REG/CLK
    SLICE_X47Y120        FDCE                                         r  LOC_REG/x74_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDCE (Prop_fdce_C_Q)         0.367    -1.670 r  LOC_REG/x74_Reg_reg[0]/Q
                         net (fo=4, routed)           2.685     1.015    ADC3_IF/in_delay_reset_3[0]
    SLICE_X71Y120        LUT4 (Prop_lut4_I1_O)        0.100     1.115 r  ADC3_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           2.979     4.094    ADC3_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.233    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.233    
                         clock uncertainty            0.172     3.405    
    IDELAY_X1Y128        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.546    ADC3_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 LOC_REG/x74_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 0.467ns (7.590%)  route 5.686ns (92.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.486    -2.037    LOC_REG/CLK
    SLICE_X47Y120        FDCE                                         r  LOC_REG/x74_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDCE (Prop_fdce_C_Q)         0.367    -1.670 r  LOC_REG/x74_Reg_reg[0]/Q
                         net (fo=4, routed)           2.685     1.015    ADC3_IF/in_delay_reset_3[0]
    SLICE_X71Y120        LUT4 (Prop_lut4_I1_O)        0.100     1.115 r  ADC3_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.001     4.116    ADC3_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.246    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.172     3.418    
    IDELAY_X1Y142        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.559    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           4.116    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        4.976ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.710%)  route 0.636ns (60.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.636     1.055    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y34         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.218     6.031    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.140%)  route 0.625ns (59.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.625     1.044    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y34         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.215     6.034    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.126ns  (logic 0.518ns (45.985%)  route 0.608ns (54.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.608     1.126    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y33         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)       -0.047     6.202    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.919%)  route 0.632ns (58.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.632     1.088    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y37         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)       -0.047     6.202    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  5.114    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_1
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        4.976ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.690%)  route 0.586ns (58.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.586     1.005    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X77Y77         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X77Y77         FDRE (Setup_fdre_C_D)       -0.268     5.981    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.976ns  (logic 0.478ns (48.979%)  route 0.498ns (51.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y76                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X78Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.498     0.976    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X78Y77         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X78Y77         FDRE (Setup_fdre_C_D)       -0.218     6.031    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.491%)  route 0.569ns (55.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.569     1.025    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X77Y77         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X77Y77         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.763%)  route 0.445ns (46.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y76                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X78Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.445     0.963    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X77Y76         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X77Y76         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  5.191    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_2
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        4.775ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.379ns  (logic 0.518ns (37.566%)  route 0.861ns (62.434%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.861     1.379    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X82Y114        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X82Y114        FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.078ns  (logic 0.478ns (44.331%)  route 0.600ns (55.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.600     1.078    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X81Y114        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X81Y114        FDRE (Setup_fdre_C_D)       -0.265     5.984    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.976ns  (logic 0.518ns (53.058%)  route 0.458ns (46.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.458     0.976    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X81Y114        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X81Y114        FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.913ns  (logic 0.456ns (49.946%)  route 0.457ns (50.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.457     0.913    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X81Y114        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X81Y114        FDRE (Setup_fdre_C_D)       -0.093     6.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  5.243    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack       31.634ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.887%)  route 0.815ns (64.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X15Y114        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.815     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X15Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X15Y113        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                 31.634    

Slack (MET) :             31.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.247ns  (logic 0.456ns (36.580%)  route 0.791ns (63.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X29Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.791     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X15Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X15Y109        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                 31.660    

Slack (MET) :             31.674ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.233ns  (logic 0.456ns (36.989%)  route 0.777ns (63.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X15Y114        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.777     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X15Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X15Y113        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                 31.674    

Slack (MET) :             31.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.105ns  (logic 0.456ns (41.275%)  route 0.649ns (58.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X28Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.649     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X15Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X15Y109        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 31.800    

Slack (MET) :             31.803ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.378%)  route 0.646ns (58.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X29Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.646     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X15Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X15Y110        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 31.803    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.051ns  (logic 0.518ns (49.303%)  route 0.533ns (50.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y113         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.533     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X9Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y112         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.303%)  route 0.448ns (51.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X15Y114        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.448     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X15Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X15Y112        FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 31.863    

Slack (MET) :             31.872ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.076%)  route 0.579ns (55.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X29Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.579     1.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X15Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X15Y110        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 31.872    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.815ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.167ns  (logic 0.419ns (35.893%)  route 0.748ns (64.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X15Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.748     1.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X28Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X28Y110        FDCE (Setup_fdce_C_D)       -0.268     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.682%)  route 0.755ns (64.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X15Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.755     1.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X30Y110        FDCE (Setup_fdce_C_D)       -0.220     6.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.228%)  route 0.623ns (59.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X15Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.623     1.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X11Y113        FDCE (Setup_fdce_C_D)       -0.268     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.178ns  (logic 0.456ns (38.714%)  route 0.722ns (61.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X15Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.722     1.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X28Y110        FDCE (Setup_fdce_C_D)       -0.093     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.926%)  route 0.632ns (58.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X15Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.632     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X28Y110        FDCE (Setup_fdce_C_D)       -0.095     6.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.139%)  route 0.489ns (53.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X15Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.489     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X15Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X15Y114        FDCE (Setup_fdce_C_D)       -0.268     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (49.996%)  route 0.456ns (50.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X15Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.456     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X11Y113        FDCE (Setup_fdce_C_D)       -0.095     6.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.649%)  route 0.444ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X15Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X15Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X15Y114        FDCE (Setup_fdce_C_D)       -0.093     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  5.257    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        4.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.456ns (32.464%)  route 0.949ns (67.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 9.407 - 6.249 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.351    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.807 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.949     4.756    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.834     9.407    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.149     9.556    
                         clock uncertainty           -0.035     9.521    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.116    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.456ns (32.464%)  route 0.949ns (67.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 9.407 - 6.249 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.351    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.807 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.949     4.756    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.834     9.407    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.149     9.556    
                         clock uncertainty           -0.035     9.521    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.116    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.456ns (32.464%)  route 0.949ns (67.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 9.407 - 6.249 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.351    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.807 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.949     4.756    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.834     9.407    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.149     9.556    
                         clock uncertainty           -0.035     9.521    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.116    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.456ns (32.464%)  route 0.949ns (67.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 9.407 - 6.249 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.351    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.807 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.949     4.756    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.834     9.407    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.149     9.556    
                         clock uncertainty           -0.035     9.521    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.116    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.419ns (34.286%)  route 0.803ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.351    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.419     3.770 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.803     4.574    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y37         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.169     9.578    
                         clock uncertainty           -0.035     9.543    
    SLICE_X16Y37         FDPE (Recov_fdpe_C_PRE)     -0.534     9.009    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.419ns (37.675%)  route 0.693ns (62.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 9.407 - 6.249 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.351    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.419     3.770 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.693     4.464    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X15Y36         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.834     9.407    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X15Y36         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.149     9.556    
                         clock uncertainty           -0.035     9.521    
    SLICE_X15Y36         FDPE (Recov_fdpe_C_PRE)     -0.534     8.987    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.419ns (37.675%)  route 0.693ns (62.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 9.407 - 6.249 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.351    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.419     3.770 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.693     4.464    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X15Y36         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.834     9.407    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X15Y36         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.149     9.556    
                         clock uncertainty           -0.035     9.521    
    SLICE_X15Y36         FDPE (Recov_fdpe_C_PRE)     -0.534     8.987    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.456ns (40.173%)  route 0.679ns (59.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 9.408 - 6.249 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.351    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.807 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.679     4.487    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.835     9.408    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.166     9.574    
                         clock uncertainty           -0.035     9.539    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.134    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.456ns (40.173%)  route 0.679ns (59.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 9.408 - 6.249 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.351    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.807 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.679     4.487    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.835     9.408    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.166     9.574    
                         clock uncertainty           -0.035     9.539    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.134    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.456ns (40.173%)  route 0.679ns (59.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 9.408 - 6.249 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.351    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.807 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.679     4.487    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.835     9.408    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.166     9.574    
                         clock uncertainty           -0.035     9.539    
    SLICE_X16Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.134    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  4.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.886%)  route 0.178ns (58.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178     1.489    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X18Y37         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.324     1.199    
    SLICE_X18Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.053    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.886%)  route 0.178ns (58.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178     1.489    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X18Y37         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.324     1.199    
    SLICE_X18Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.053    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.886%)  route 0.178ns (58.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178     1.489    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X18Y37         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.324     1.199    
    SLICE_X18Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.053    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.886%)  route 0.178ns (58.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178     1.489    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X18Y37         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.324     1.199    
    SLICE_X18Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.053    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.886%)  route 0.178ns (58.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178     1.489    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X18Y37         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.324     1.199    
    SLICE_X18Y37         FDPE (Remov_fdpe_C_PRE)     -0.149     1.050    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.886%)  route 0.178ns (58.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178     1.489    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X18Y37         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.324     1.199    
    SLICE_X18Y37         FDPE (Remov_fdpe_C_PRE)     -0.149     1.050    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.886%)  route 0.178ns (58.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178     1.489    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X18Y37         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.324     1.199    
    SLICE_X18Y37         FDPE (Remov_fdpe_C_PRE)     -0.149     1.050    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.886%)  route 0.178ns (58.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178     1.489    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X18Y37         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.324     1.199    
    SLICE_X18Y37         FDPE (Remov_fdpe_C_PRE)     -0.149     1.050    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.055%)  route 0.237ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.237     1.549    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X15Y36         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.324     1.520    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X15Y36         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.301     1.219    
    SLICE_X15Y36         FDPE (Remov_fdpe_C_PRE)     -0.149     1.070    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.055%)  route 0.237ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.237     1.549    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X15Y36         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.324     1.520    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X15Y36         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.301     1.219    
    SLICE_X15Y36         FDPE (Remov_fdpe_C_PRE)     -0.149     1.070    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.479    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT_1
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        4.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.419ns (34.090%)  route 0.810ns (65.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.712 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.810     4.522    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y72         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.149     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X73Y72         FDPE (Recov_fdpe_C_PRE)     -0.534     8.932    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (44.996%)  route 0.512ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.712 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.224    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y73         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.168     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X75Y73         FDCE (Recov_fdce_C_CLR)     -0.580     8.905    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (44.996%)  route 0.512ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.712 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.224    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y73         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.168     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X75Y73         FDCE (Recov_fdce_C_CLR)     -0.580     8.905    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (44.996%)  route 0.512ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.712 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.224    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y73         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.168     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X75Y73         FDCE (Recov_fdce_C_CLR)     -0.580     8.905    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (44.996%)  route 0.512ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.712 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.224    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y73         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.168     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X75Y73         FDCE (Recov_fdce_C_CLR)     -0.580     8.905    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (44.996%)  route 0.512ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.712 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.224    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y73         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.168     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X75Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     8.951    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (44.996%)  route 0.512ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.712 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.224    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y73         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.168     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X75Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     8.951    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (44.996%)  route 0.512ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.712 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.224    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y73         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.168     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X75Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     8.951    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (44.996%)  route 0.512ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X77Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.712 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.224    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y73         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.168     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X75Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     8.951    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.419ns (45.586%)  route 0.500ns (54.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 9.353 - 6.249 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.419     3.712 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.500     4.212    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X75Y72         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.767     9.353    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X75Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.168     9.521    
                         clock uncertainty           -0.035     9.486    
    SLICE_X75Y72         FDPE (Recov_fdpe_C_PRE)     -0.534     8.952    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  4.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.191%)  route 0.210ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.210     1.518    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.322     1.183    
    SLICE_X76Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.116    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.191%)  route 0.210ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.210     1.518    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.322     1.183    
    SLICE_X76Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.116    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.191%)  route 0.210ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.210     1.518    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.322     1.183    
    SLICE_X76Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.116    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.191%)  route 0.210ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.210     1.518    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.322     1.183    
    SLICE_X76Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.116    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.191%)  route 0.210ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.210     1.518    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X77Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.322     1.183    
    SLICE_X77Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.091    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.191%)  route 0.210ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.210     1.518    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X77Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.322     1.183    
    SLICE_X77Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.091    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.191%)  route 0.210ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.210     1.518    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X77Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.322     1.183    
    SLICE_X77Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.091    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.191%)  route 0.210ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.210     1.518    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X77Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.322     1.183    
    SLICE_X77Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.091    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.784%)  route 0.213ns (60.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.522    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.506    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.322     1.184    
    SLICE_X75Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.092    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.784%)  route 0.213ns (60.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y73         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.309 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.522    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.506    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.322     1.184    
    SLICE_X75Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.092    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.430    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT_2
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        3.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.419ns (23.544%)  route 1.361ns (76.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 9.318 - 6.249 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.816     3.254    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDPE (Prop_fdpe_C_Q)         0.419     3.673 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.361     5.033    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y108        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.318    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.149     9.467    
                         clock uncertainty           -0.035     9.431    
    SLICE_X75Y108        FDPE (Recov_fdpe_C_PRE)     -0.534     8.897    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.419ns (23.544%)  route 1.361ns (76.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 9.318 - 6.249 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.816     3.254    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDPE (Prop_fdpe_C_Q)         0.419     3.673 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.361     5.033    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y108        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.318    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.149     9.467    
                         clock uncertainty           -0.035     9.431    
    SLICE_X75Y108        FDPE (Recov_fdpe_C_PRE)     -0.534     8.897    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.419ns (23.544%)  route 1.361ns (76.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 9.318 - 6.249 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.816     3.254    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDPE (Prop_fdpe_C_Q)         0.419     3.673 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.361     5.033    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y108        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.318    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.149     9.467    
                         clock uncertainty           -0.035     9.431    
    SLICE_X75Y108        FDPE (Recov_fdpe_C_PRE)     -0.534     8.897    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.419ns (30.821%)  route 0.940ns (69.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 9.318 - 6.249 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.816     3.254    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDPE (Prop_fdpe_C_Q)         0.419     3.673 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.940     4.613    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X76Y108        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.318    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.149     9.467    
                         clock uncertainty           -0.035     9.431    
    SLICE_X76Y108        FDCE (Recov_fdce_C_CLR)     -0.536     8.895    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.419ns (30.821%)  route 0.940ns (69.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 9.318 - 6.249 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.816     3.254    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDPE (Prop_fdpe_C_Q)         0.419     3.673 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.940     4.613    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X76Y108        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.318    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.149     9.467    
                         clock uncertainty           -0.035     9.431    
    SLICE_X76Y108        FDCE (Recov_fdce_C_CLR)     -0.536     8.895    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.419ns (30.821%)  route 0.940ns (69.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 9.318 - 6.249 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.816     3.254    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDPE (Prop_fdpe_C_Q)         0.419     3.673 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.940     4.613    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X76Y108        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.318    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.149     9.467    
                         clock uncertainty           -0.035     9.431    
    SLICE_X76Y108        FDPE (Recov_fdpe_C_PRE)     -0.536     8.895    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.419ns (30.821%)  route 0.940ns (69.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 9.318 - 6.249 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.816     3.254    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDPE (Prop_fdpe_C_Q)         0.419     3.673 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.940     4.613    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X76Y108        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.318    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.149     9.467    
                         clock uncertainty           -0.035     9.431    
    SLICE_X76Y108        FDPE (Recov_fdpe_C_PRE)     -0.536     8.895    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.419ns (30.821%)  route 0.940ns (69.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 9.318 - 6.249 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.816     3.254    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDPE (Prop_fdpe_C_Q)         0.419     3.673 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.940     4.613    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X76Y108        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.318    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.149     9.467    
                         clock uncertainty           -0.035     9.431    
    SLICE_X76Y108        FDCE (Recov_fdce_C_CLR)     -0.494     8.937    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.419ns (30.821%)  route 0.940ns (69.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 9.318 - 6.249 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.816     3.254    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDPE (Prop_fdpe_C_Q)         0.419     3.673 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.940     4.613    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X76Y108        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.318    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.149     9.467    
                         clock uncertainty           -0.035     9.431    
    SLICE_X76Y108        FDCE (Recov_fdce_C_CLR)     -0.494     8.937    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.518ns (37.327%)  route 0.870ns (62.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 9.314 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDPE (Prop_fdpe_C_Q)         0.518     3.780 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.870     4.649    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y114        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.776     9.314    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y114        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.168     9.482    
                         clock uncertainty           -0.035     9.446    
    SLICE_X75Y114        FDCE (Recov_fdce_C_CLR)     -0.405     9.041    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  4.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDPE (Prop_fdpe_C_Q)         0.128     1.258 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.392    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X75Y109        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.308     1.468    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X75Y109        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.322     1.146    
    SLICE_X75Y109        FDPE (Remov_fdpe_C_PRE)     -0.149     0.997    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDPE (Prop_fdpe_C_Q)         0.128     1.258 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.392    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X75Y109        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.308     1.468    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X75Y109        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.322     1.146    
    SLICE_X75Y109        FDPE (Remov_fdpe_C_PRE)     -0.149     0.997    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.482%)  route 0.286ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.294 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.286     1.580    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y112        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.305     1.465    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y112        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.322     1.143    
    SLICE_X75Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.051    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.482%)  route 0.286ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.294 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.286     1.580    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y112        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.305     1.465    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y112        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.322     1.143    
    SLICE_X75Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.051    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.482%)  route 0.286ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.294 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.286     1.580    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y112        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.305     1.465    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y112        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.322     1.143    
    SLICE_X75Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.051    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.482%)  route 0.286ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.294 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.286     1.580    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y112        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.305     1.465    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y112        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.322     1.143    
    SLICE_X75Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.051    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.482%)  route 0.286ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.294 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.286     1.580    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y112        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.305     1.465    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y112        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.322     1.143    
    SLICE_X75Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.051    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.482%)  route 0.286ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.294 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.286     1.580    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y112        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.305     1.465    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y112        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.322     1.143    
    SLICE_X75Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.051    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.482%)  route 0.286ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.294 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.286     1.580    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y112        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.305     1.465    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y112        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.322     1.143    
    SLICE_X75Y112        FDPE (Remov_fdpe_C_PRE)     -0.095     1.048    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.482%)  route 0.286ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y108        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDPE (Prop_fdpe_C_Q)         0.164     1.294 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.286     1.580    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y112        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.305     1.465    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y112        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.322     1.143    
    SLICE_X75Y112        FDPE (Remov_fdpe_C_PRE)     -0.095     1.048    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.532    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_SYSCLK0
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        3.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.718ns (26.807%)  route 1.960ns (73.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 4.311 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.368ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.701    -1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X1Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.419    -0.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.299     0.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.112     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X7Y111         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.584     4.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y111         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.533     4.844    
                         clock uncertainty           -0.072     4.772    
    SLICE_X7Y111         FDPE (Recov_fdpe_C_PRE)     -0.359     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.413    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.718ns (26.807%)  route 1.960ns (73.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 4.311 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.368ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.701    -1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X1Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.419    -0.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.299     0.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.112     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X7Y111         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.584     4.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y111         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.533     4.844    
                         clock uncertainty           -0.072     4.772    
    SLICE_X7Y111         FDPE (Recov_fdpe_C_PRE)     -0.359     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.413    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.718ns (26.807%)  route 1.960ns (73.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 4.311 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.368ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.701    -1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X1Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.419    -0.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.299     0.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.112     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X7Y111         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.584     4.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y111         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.533     4.844    
                         clock uncertainty           -0.072     4.772    
    SLICE_X7Y111         FDPE (Recov_fdpe_C_PRE)     -0.359     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.413    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.456ns (19.495%)  route 1.883ns (80.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 4.321 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.715    -1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.883     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y81          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.593     4.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y81          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.549     4.870    
                         clock uncertainty           -0.072     4.798    
    SLICE_X5Y81          FDCE (Recov_fdce_C_CLR)     -0.405     4.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          4.393    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.456ns (19.495%)  route 1.883ns (80.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 4.321 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.715    -1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.883     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y81          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.593     4.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y81          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.549     4.870    
                         clock uncertainty           -0.072     4.798    
    SLICE_X5Y81          FDCE (Recov_fdce_C_CLR)     -0.405     4.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          4.393    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.456ns (19.495%)  route 1.883ns (80.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 4.321 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.715    -1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.883     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y81          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.593     4.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y81          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.549     4.870    
                         clock uncertainty           -0.072     4.798    
    SLICE_X5Y81          FDCE (Recov_fdce_C_CLR)     -0.405     4.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.393    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.513%)  route 1.424ns (66.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 4.233 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.442ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.627    -1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X9Y111         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.419    -1.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.299     0.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     0.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y110         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.506     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y110         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.551     4.784    
                         clock uncertainty           -0.072     4.712    
    SLICE_X9Y110         FDPE (Recov_fdpe_C_PRE)     -0.359     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.513%)  route 1.424ns (66.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 4.233 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.442ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.627    -1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X9Y111         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.419    -1.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.299     0.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     0.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y110         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.506     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y110         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.551     4.784    
                         clock uncertainty           -0.072     4.712    
    SLICE_X9Y110         FDPE (Recov_fdpe_C_PRE)     -0.359     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.513%)  route 1.424ns (66.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 4.233 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.442ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.627    -1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X9Y111         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.419    -1.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.299     0.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     0.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y110         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.506     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y110         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.551     4.784    
                         clock uncertainty           -0.072     4.712    
    SLICE_X9Y110         FDPE (Recov_fdpe_C_PRE)     -0.359     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.456ns (23.361%)  route 1.496ns (76.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 4.322 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.441ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.628    -1.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y110         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDPE (Prop_fdpe_C_Q)         0.456    -0.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          1.496     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X3Y80          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       1.594     4.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X3Y80          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.453     4.775    
                         clock uncertainty           -0.072     4.703    
    SLICE_X3Y80          FDPE (Recov_fdpe_C_PRE)     -0.359     4.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          4.344    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  3.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.784%)  route 0.213ns (60.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.638    -0.395    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.141    -0.254 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.213    -0.041    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X14Y38         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.914    -0.782    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X14Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.425    -0.357    
    SLICE_X14Y38         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.428    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.558%)  route 0.234ns (62.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.638    -0.395    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.141    -0.254 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.234    -0.020    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X12Y38         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.914    -0.782    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y38         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.425    -0.357    
    SLICE_X12Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.558%)  route 0.234ns (62.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.638    -0.395    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.141    -0.254 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.234    -0.020    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X12Y38         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.914    -0.782    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y38         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.425    -0.357    
    SLICE_X12Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.558%)  route 0.234ns (62.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.638    -0.395    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.141    -0.254 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.234    -0.020    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X12Y38         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.914    -0.782    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y38         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.425    -0.357    
    SLICE_X12Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.558%)  route 0.234ns (62.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.638    -0.395    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.141    -0.254 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.234    -0.020    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X12Y38         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.914    -0.782    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.425    -0.357    
    SLICE_X12Y38         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.428    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.548%)  route 0.235ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.567    -0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y110         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDPE (Prop_fdpe_C_Q)         0.141    -0.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.235    -0.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.838    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.428    -0.429    
    SLICE_X14Y111        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.292%)  route 0.168ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.638    -0.395    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X17Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.267 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.168    -0.099    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X18Y38         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.914    -0.782    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y38         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.403    -0.379    
    SLICE_X18Y38         FDCE (Remov_fdce_C_CLR)     -0.146    -0.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.292%)  route 0.168ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.638    -0.395    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X17Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.267 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.168    -0.099    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X18Y38         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.914    -0.782    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y38         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.403    -0.379    
    SLICE_X18Y38         FDCE (Remov_fdce_C_CLR)     -0.146    -0.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.533%)  route 0.256ns (64.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.597    -0.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.256    -0.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y80          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.867    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y80          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.428    -0.401    
    SLICE_X2Y80          FDCE (Remov_fdce_C_CLR)     -0.067    -0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.533%)  route 0.256ns (64.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.597    -0.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.256    -0.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y80          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34666, routed)       0.867    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y80          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.428    -0.401    
    SLICE_X2Y80          FDCE (Remov_fdce_C_CLR)     -0.067    -0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.080ns (21.473%)  route 3.950ns (78.527%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.480     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.146     6.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.814     7.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.354     7.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.835     8.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y82          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y82          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X9Y82          FDCE (Recov_fdce_C_CLR)     -0.613    36.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.113    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 27.289    

Slack (MET) :             27.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.080ns (21.473%)  route 3.950ns (78.527%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.480     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.146     6.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.814     7.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.354     7.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.835     8.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y82          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y82          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X9Y82          FDCE (Recov_fdce_C_CLR)     -0.613    36.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.113    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 27.289    

Slack (MET) :             27.375ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.080ns (21.473%)  route 3.950ns (78.527%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.480     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.146     6.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.814     7.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.354     7.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.835     8.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y82          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y82          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.527    36.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 27.375    

Slack (MET) :             27.375ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.080ns (21.473%)  route 3.950ns (78.527%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.480     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.146     6.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.814     7.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.354     7.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.835     8.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y82          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y82          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.527    36.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 27.375    

Slack (MET) :             27.375ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.080ns (21.473%)  route 3.950ns (78.527%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.480     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.146     6.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.814     7.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.354     7.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.835     8.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y82          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y82          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.527    36.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 27.375    

Slack (MET) :             27.375ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.080ns (21.473%)  route 3.950ns (78.527%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.480     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.146     6.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.814     7.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.354     7.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.835     8.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y82          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y82          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.527    36.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 27.375    

Slack (MET) :             27.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.080ns (22.162%)  route 3.793ns (77.838%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.480     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.146     6.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.814     7.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.354     7.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.678     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X12Y82         FDCE (Recov_fdce_C_CLR)     -0.527    36.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 27.532    

Slack (MET) :             27.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.080ns (22.162%)  route 3.793ns (77.838%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.480     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.146     6.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.814     7.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.354     7.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.678     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X12Y82         FDCE (Recov_fdce_C_CLR)     -0.527    36.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 27.532    

Slack (MET) :             27.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.080ns (22.162%)  route 3.793ns (77.838%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.480     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.146     6.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.814     7.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.354     7.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.678     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X12Y82         FDCE (Recov_fdce_C_CLR)     -0.527    36.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 27.532    

Slack (MET) :             27.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.080ns (22.162%)  route 3.793ns (77.838%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.380 - 33.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.480     6.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.146     6.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.814     7.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.354     7.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.678     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.381    36.761    
                         clock uncertainty           -0.035    36.726    
    SLICE_X12Y82         FDCE (Recov_fdce_C_CLR)     -0.527    36.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.199    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 27.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X9Y113         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.389     1.436    
    SLICE_X9Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X9Y113         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.389     1.436    
    SLICE_X9Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X9Y113         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.389     1.436    
    SLICE_X9Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X9Y113         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.389     1.436    
    SLICE_X9Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X9Y113         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.389     1.436    
    SLICE_X9Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X9Y113         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.389     1.436    
    SLICE_X9Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X9Y113         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.389     1.436    
    SLICE_X9Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X9Y113         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y113         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.389     1.436    
    SLICE_X9Y113         FDPE (Remov_fdpe_C_PRE)     -0.095     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.842%)  route 0.188ns (57.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.368     1.456    
    SLICE_X30Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.842%)  route 0.188ns (57.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.368     1.456    
    SLICE_X30Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.360    





