

================================================================
== Vitis HLS Report for 'drive_group_head_phase'
================================================================
* Date:           Wed Nov 26 20:23:07 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.316 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       13|  20.000 ns|  0.130 us|    3|   14|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_run_single_head_fu_162  |run_single_head  |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln181 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:181]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i51 %head_ctx_ref, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i51 %head_ctx_ref"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_idx"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%start_r_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183]   --->   Operation 19 'read' 'start_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183]   --->   Operation 20 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%group_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %group_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183]   --->   Operation 21 'read' 'group_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:195]   --->   Operation 22 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:195]   --->   Operation 23 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%head_group_base = shl i32 %group_idx_read, i32 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:195]   --->   Operation 24 'shl' 'head_group_base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %group_idx_read, i32 1, i32 30" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 25 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.99ns)   --->   "%icmp_ln199 = icmp_sgt  i30 %tmp, i30 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 26 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %if.end, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 27 'br' 'br_ln199' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i32 %head_group_base" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:202]   --->   Operation 28 'zext' 'zext_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%head_ctx_ref_addr = getelementptr i51 %head_ctx_ref, i64 0, i64 %zext_ln202" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 29 'getelementptr' 'head_ctx_ref_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 30 'load' 'head_ctx_ref_load' <Predicate = (!icmp_ln199)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 51> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln195_1, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:202]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] ( I:0.67ns O:0.67ns )   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 32 'load' 'head_ctx_ref_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 51> <Depth = 4> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i51 %head_ctx_ref_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 33 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i51 %head_ctx_ref_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 34 'trunc' 'trunc_ln203_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%icmp_ln203 = icmp_eq  i32 %trunc_ln203_1, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 35 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %if.then3, void %if.end4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 36 'br' 'br_ln203' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 37 'zext' 'zext_ln6' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 38 'zext' 'zext_ln11' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln11 = store i51 %zext_ln6, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 39 'store' 'store_ln11' <Predicate = (!icmp_ln203)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 51> <Depth = 4> <RAM>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%br_ln205 = br void %if.end4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 40 'br' 'br_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.49>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty = phi i40 %zext_ln11, void %if.then3, i40 %trunc_ln203, void %if.end" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 41 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %empty, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.76ns)   --->   "%icmp_ln207 = icmp_eq  i8 %trunc_ln, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 43 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %if.then6, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 44 'br' 'br_ln207' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 45 [1/1] (0.76ns)   --->   "%icmp_ln208 = icmp_eq  i8 %trunc_ln, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 45 'icmp' 'icmp_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.28ns)   --->   "%start_head = and i1 %icmp_ln208, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 46 'and' 'start_head' <Predicate = (!icmp_ln207)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/2] (1.44ns)   --->   "%head_done_2 = call i1 @run_single_head, i51 %head_ctx_ref, i5 %shl_ln, i32 %layer_idx_read, i1 %start_head, i1 %Q_started, i1 %K_started, i1 %V_started, i1 %att_scores_started, i1 %val_scale_started, i1 %softmax_started, i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209]   --->   Operation 47 'call' 'head_done_2' <Predicate = (!icmp_ln207)> <Delay = 1.44> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 48 [1/2] (1.25ns)   --->   "%head_done_2 = call i1 @run_single_head, i51 %head_ctx_ref, i5 %shl_ln, i32 %layer_idx_read, i1 %start_head, i1 %Q_started, i1 %K_started, i1 %V_started, i1 %att_scores_started, i1 %val_scale_started, i1 %softmax_started, i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209]   --->   Operation 48 'call' 'head_done_2' <Predicate = (!icmp_ln199 & !icmp_ln207)> <Delay = 1.25> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln214 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:214]   --->   Operation 49 'br' 'br_ln214' <Predicate = (!icmp_ln199 & !icmp_ln207)> <Delay = 0.42>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%group_finished_1 = phi i1 %head_done_2, void %if.then6, i1 1, void %entry, i1 1, void %if.end4"   --->   Operation 50 'phi' 'group_finished_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%head_idx_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln195, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:198]   --->   Operation 51 'bitconcatenate' 'head_idx_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %if.end.1, void %cleanup.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 52 'br' 'br_ln199' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln202_1 = zext i32 %head_idx_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:202]   --->   Operation 53 'zext' 'zext_ln202_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%head_ctx_ref_addr_1 = getelementptr i51 %head_ctx_ref, i64 0, i64 %zext_ln202_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 54 'getelementptr' 'head_ctx_ref_addr_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (0.67ns)   --->   "%head_ctx_ref_load_1 = load i2 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 55 'load' 'head_ctx_ref_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 51> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 2.37>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln202_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln195_1, i4 8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:202]   --->   Operation 56 'bitconcatenate' 'shl_ln202_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/2] ( I:0.67ns O:0.67ns )   --->   "%head_ctx_ref_load_1 = load i2 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 57 'load' 'head_ctx_ref_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 51> <Depth = 4> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i51 %head_ctx_ref_load_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 58 'trunc' 'trunc_ln203_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln203_3 = trunc i51 %head_ctx_ref_load_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 59 'trunc' 'trunc_ln203_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.01ns)   --->   "%icmp_ln203_1 = icmp_eq  i32 %trunc_ln203_3, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 60 'icmp' 'icmp_ln203_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln203 = br i1 %icmp_ln203_1, void %if.then3.1, void %if.end4.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 61 'br' 'br_ln203' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 62 'zext' 'zext_ln6_1' <Predicate = (!icmp_ln203_1)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 63 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln203_1)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln11 = store i51 %zext_ln6_1, i2 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 64 'store' 'store_ln11' <Predicate = (!icmp_ln203_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 51> <Depth = 4> <RAM>
ST_6 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln205 = br void %if.end4.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 65 'br' 'br_ln205' <Predicate = (!icmp_ln203_1)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 2.49>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%empty_14 = phi i40 %zext_ln11_1, void %if.then3.1, i40 %trunc_ln203_2, void %if.end.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 66 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %empty_14, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 67 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.76ns)   --->   "%icmp_ln207_1 = icmp_eq  i8 %trunc_ln207_1, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 68 'icmp' 'icmp_ln207_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.42ns)   --->   "%br_ln207 = br i1 %icmp_ln207_1, void %if.then6.1, void %cleanup.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 69 'br' 'br_ln207' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 70 [1/1] (0.76ns)   --->   "%icmp_ln208_1 = icmp_eq  i8 %trunc_ln207_1, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 70 'icmp' 'icmp_ln208_1' <Predicate = (!icmp_ln207_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.28ns)   --->   "%start_head_1 = and i1 %icmp_ln208_1, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 71 'and' 'start_head_1' <Predicate = (!icmp_ln207_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [2/2] (1.44ns)   --->   "%head_done = call i1 @run_single_head, i51 %head_ctx_ref, i5 %shl_ln202_1, i32 %layer_idx_read, i1 %start_head_1, i1 %Q_started, i1 %K_started, i1 %V_started, i1 %att_scores_started, i1 %val_scale_started, i1 %softmax_started, i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209]   --->   Operation 72 'call' 'head_done' <Predicate = (!icmp_ln207_1)> <Delay = 1.44> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 1.96>
ST_8 : Operation 73 [1/2] (1.25ns)   --->   "%head_done = call i1 @run_single_head, i51 %head_ctx_ref, i5 %shl_ln202_1, i32 %layer_idx_read, i1 %start_head_1, i1 %Q_started, i1 %K_started, i1 %V_started, i1 %att_scores_started, i1 %val_scale_started, i1 %softmax_started, i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209]   --->   Operation 73 'call' 'head_done' <Predicate = (!icmp_ln199 & !icmp_ln207_1)> <Delay = 1.25> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 74 [1/1] (0.28ns)   --->   "%group_finished_2 = and i1 %head_done, i1 %group_finished_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:213]   --->   Operation 74 'and' 'group_finished_2' <Predicate = (!icmp_ln199 & !icmp_ln207_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln214 = br void %cleanup.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:214]   --->   Operation 75 'br' 'br_ln214' <Predicate = (!icmp_ln199 & !icmp_ln207_1)> <Delay = 0.42>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%group_finished_3 = phi i1 %group_finished_2, void %if.then6.1, i1 %group_finished_1, void %cleanup, i1 %group_finished_1, void %if.end4.1"   --->   Operation 76 'phi' 'group_finished_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln223 = ret i1 %group_finished_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 77 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ head_ctx_ref]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ group_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Q_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ K_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ V_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ att_scores_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ val_scale_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ softmax_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ att_value_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap   ) [ 000000000]
spectopmodule_ln181 (spectopmodule ) [ 000000000]
specinterface_ln0   (specinterface ) [ 000000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000000]
specinterface_ln0   (specinterface ) [ 000000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000000]
specinterface_ln0   (specinterface ) [ 000000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000000]
specinterface_ln0   (specinterface ) [ 000000000]
start_r_read        (read          ) [ 001111110]
layer_idx_read      (read          ) [ 001111111]
group_idx_read      (read          ) [ 000000000]
trunc_ln195         (trunc         ) [ 001110000]
trunc_ln195_1       (trunc         ) [ 001111100]
head_group_base     (shl           ) [ 000000000]
tmp                 (partselect    ) [ 000000000]
icmp_ln199          (icmp          ) [ 011111111]
br_ln199            (br            ) [ 011110000]
zext_ln202          (zext          ) [ 000000000]
head_ctx_ref_addr   (getelementptr ) [ 001000000]
shl_ln              (bitconcatenate) [ 000110000]
head_ctx_ref_load   (load          ) [ 000000000]
trunc_ln203         (trunc         ) [ 001100000]
trunc_ln203_1       (trunc         ) [ 000000000]
icmp_ln203          (icmp          ) [ 001000000]
br_ln203            (br            ) [ 001100000]
zext_ln6            (zext          ) [ 000000000]
zext_ln11           (zext          ) [ 001100000]
store_ln11          (store         ) [ 000000000]
br_ln205            (br            ) [ 001100000]
empty               (phi           ) [ 000100000]
trunc_ln            (partselect    ) [ 000000000]
icmp_ln207          (icmp          ) [ 000110000]
br_ln207            (br            ) [ 010110000]
icmp_ln208          (icmp          ) [ 000000000]
start_head          (and           ) [ 000010000]
head_done_2         (call          ) [ 000000000]
br_ln214            (br            ) [ 000000000]
group_finished_1    (phi           ) [ 000011111]
head_idx_1          (bitconcatenate) [ 000000000]
br_ln199            (br            ) [ 000011111]
zext_ln202_1        (zext          ) [ 000000000]
head_ctx_ref_addr_1 (getelementptr ) [ 000001100]
shl_ln202_1         (bitconcatenate) [ 000000011]
head_ctx_ref_load_1 (load          ) [ 000000000]
trunc_ln203_2       (trunc         ) [ 000000110]
trunc_ln203_3       (trunc         ) [ 000000000]
icmp_ln203_1        (icmp          ) [ 000000100]
br_ln203            (br            ) [ 000000110]
zext_ln6_1          (zext          ) [ 000000000]
zext_ln11_1         (zext          ) [ 000000110]
store_ln11          (store         ) [ 000000000]
br_ln205            (br            ) [ 000000110]
empty_14            (phi           ) [ 000000010]
trunc_ln207_1       (partselect    ) [ 000000000]
icmp_ln207_1        (icmp          ) [ 000000011]
br_ln207            (br            ) [ 000010011]
icmp_ln208_1        (icmp          ) [ 000000000]
start_head_1        (and           ) [ 000000001]
head_done           (call          ) [ 000000000]
group_finished_2    (and           ) [ 000000000]
br_ln214            (br            ) [ 000000000]
group_finished_3    (phi           ) [ 000000001]
ret_ln223           (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="head_ctx_ref">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="group_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_idx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="start_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Q_started">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_started"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K_started">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_started"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="V_started">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_started"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="att_scores_started">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_scores_started"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="val_scale_started">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_scale_started"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="softmax_started">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_started"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="att_value_started">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_value_started"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_single_head"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="start_r_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_r_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="layer_idx_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_idx_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="group_idx_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="group_idx_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="head_ctx_ref_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="51" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="head_ctx_ref_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="0"/>
<pin id="105" dir="0" index="1" bw="51" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="head_ctx_ref_load/1 store_ln11/2 head_ctx_ref_load_1/5 store_ln11/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="head_ctx_ref_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="51" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="head_ctx_ref_addr_1/4 "/>
</bind>
</comp>

<comp id="116" class="1005" name="empty_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="118" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="empty_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="40" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="group_finished_1_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="group_finished_1 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="group_finished_1_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="3"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="4" bw="1" slack="1"/>
<pin id="135" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="6" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="group_finished_1/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="empty_14_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_14 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="empty_14_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="40" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_14/7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="group_finished_3_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="group_finished_3 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="group_finished_3_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="4"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="4" bw="1" slack="4"/>
<pin id="158" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="group_finished_3/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_run_single_head_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="51" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="1"/>
<pin id="166" dir="0" index="3" bw="32" slack="2"/>
<pin id="167" dir="0" index="4" bw="1" slack="0"/>
<pin id="168" dir="0" index="5" bw="1" slack="0"/>
<pin id="169" dir="0" index="6" bw="1" slack="0"/>
<pin id="170" dir="0" index="7" bw="1" slack="0"/>
<pin id="171" dir="0" index="8" bw="1" slack="0"/>
<pin id="172" dir="0" index="9" bw="1" slack="0"/>
<pin id="173" dir="0" index="10" bw="1" slack="0"/>
<pin id="174" dir="0" index="11" bw="1" slack="0"/>
<pin id="175" dir="1" index="12" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="head_done_2/3 head_done/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln195_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln195/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln195_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln195_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="head_group_base_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="head_group_base/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="30" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="0" index="3" bw="6" slack="0"/>
<pin id="205" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln199_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="30" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln202_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="shl_ln_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="1"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln203_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="51" slack="0"/>
<pin id="230" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln203_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="51" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln203_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln11_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="40" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln207_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln208_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="start_head_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="2"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="start_head/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="head_idx_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="31" slack="3"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="head_idx_1/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln202_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln202_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="5"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln202_1/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln203_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="51" slack="0"/>
<pin id="297" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_2/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln203_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="51" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_3/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln203_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="5"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203_1/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln6_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="5"/>
<pin id="310" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_1/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln11_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="5"/>
<pin id="314" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln207_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="40" slack="0"/>
<pin id="318" dir="0" index="2" bw="7" slack="0"/>
<pin id="319" dir="0" index="3" bw="7" slack="0"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln207_1/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln207_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207_1/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln208_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208_1/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="start_head_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="6"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="start_head_1/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="group_finished_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="4"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="group_finished_2/8 "/>
</bind>
</comp>

<comp id="350" class="1005" name="start_r_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="2"/>
<pin id="352" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="start_r_read "/>
</bind>
</comp>

<comp id="356" class="1005" name="layer_idx_read_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_idx_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="trunc_ln195_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="31" slack="3"/>
<pin id="369" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln195 "/>
</bind>
</comp>

<comp id="372" class="1005" name="trunc_ln195_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln195_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln199_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="3"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="382" class="1005" name="head_ctx_ref_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="1"/>
<pin id="384" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="head_ctx_ref_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="shl_ln_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="1"/>
<pin id="389" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="392" class="1005" name="trunc_ln203_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="40" slack="1"/>
<pin id="394" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln203 "/>
</bind>
</comp>

<comp id="400" class="1005" name="zext_ln11_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="40" slack="1"/>
<pin id="402" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln207_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="409" class="1005" name="start_head_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="start_head "/>
</bind>
</comp>

<comp id="414" class="1005" name="head_ctx_ref_addr_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="1"/>
<pin id="416" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="head_ctx_ref_addr_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="shl_ln202_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln202_1 "/>
</bind>
</comp>

<comp id="424" class="1005" name="trunc_ln203_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="40" slack="1"/>
<pin id="426" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln203_2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="zext_ln11_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="40" slack="1"/>
<pin id="434" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="icmp_ln207_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln207_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="start_head_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="start_head_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="54" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="128"><net_src comp="72" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="139"><net_src comp="129" pin="6"/><net_sink comp="125" pin=0"/></net>

<net id="160"><net_src comp="125" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="125" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="176"><net_src comp="162" pin="12"/><net_sink comp="129" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="162" pin=5"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="162" pin=6"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="162" pin=7"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="162" pin=8"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="162" pin=9"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="162" pin=10"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="162" pin=11"/></net>

<net id="189"><net_src comp="90" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="90" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="90" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="90" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="214"><net_src comp="200" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="194" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="103" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="103" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="119" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="262"><net_src comp="248" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="248" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="68" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="270" pin="2"/><net_sink comp="162" pin=4"/></net>

<net id="281"><net_src comp="74" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="72" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="76" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="103" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="103" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="143" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="315" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="315" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="68" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="337" pin="2"/><net_sink comp="162" pin=4"/></net>

<net id="347"><net_src comp="162" pin="12"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="125" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="343" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="353"><net_src comp="78" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="359"><net_src comp="84" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="370"><net_src comp="186" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="375"><net_src comp="190" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="381"><net_src comp="210" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="96" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="390"><net_src comp="221" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="395"><net_src comp="228" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="403"><net_src comp="245" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="408"><net_src comp="258" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="270" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="417"><net_src comp="109" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="422"><net_src comp="288" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="427"><net_src comp="295" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="435"><net_src comp="312" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="440"><net_src comp="325" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="337" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="162" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: head_ctx_ref | {2 3 4 6 7 8 }
	Port: Q_started | {3 4 7 8 }
	Port: K_started | {3 4 7 8 }
	Port: V_started | {3 4 7 8 }
	Port: att_scores_started | {3 4 7 8 }
	Port: val_scale_started | {3 4 7 8 }
	Port: softmax_started | {3 4 7 8 }
	Port: att_value_started | {3 4 7 8 }
 - Input state : 
	Port: drive_group_head_phase : head_ctx_ref | {1 2 3 4 5 6 7 8 }
	Port: drive_group_head_phase : group_idx | {1 }
	Port: drive_group_head_phase : layer_idx | {1 }
	Port: drive_group_head_phase : start_r | {1 }
	Port: drive_group_head_phase : Q_started | {3 4 7 8 }
	Port: drive_group_head_phase : K_started | {3 4 7 8 }
	Port: drive_group_head_phase : V_started | {3 4 7 8 }
	Port: drive_group_head_phase : att_scores_started | {3 4 7 8 }
	Port: drive_group_head_phase : val_scale_started | {3 4 7 8 }
	Port: drive_group_head_phase : softmax_started | {3 4 7 8 }
	Port: drive_group_head_phase : att_value_started | {3 4 7 8 }
  - Chain level:
	State 1
		icmp_ln199 : 1
		br_ln199 : 2
		head_ctx_ref_addr : 1
		head_ctx_ref_load : 2
	State 2
		trunc_ln203 : 1
		trunc_ln203_1 : 1
		icmp_ln203 : 2
		br_ln203 : 3
		store_ln11 : 1
	State 3
		trunc_ln : 1
		icmp_ln207 : 2
		br_ln207 : 3
		icmp_ln208 : 2
		start_head : 3
		head_done_2 : 3
	State 4
		group_finished_1 : 1
		zext_ln202_1 : 1
		head_ctx_ref_addr_1 : 2
	State 5
	State 6
		trunc_ln203_2 : 1
		trunc_ln203_3 : 1
		icmp_ln203_1 : 2
		br_ln203 : 3
		store_ln11 : 1
	State 7
		trunc_ln207_1 : 1
		icmp_ln207_1 : 2
		br_ln207 : 3
		icmp_ln208_1 : 2
		start_head_1 : 3
		head_done : 3
	State 8
		group_finished_2 : 1
		group_finished_3 : 1
		ret_ln223 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   call   | grp_run_single_head_fu_162 |  2.3966 |   233   |   3489  |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln199_fu_210     |    0    |    0    |    37   |
|          |      icmp_ln203_fu_236     |    0    |    0    |    39   |
|          |      icmp_ln207_fu_258     |    0    |    0    |    15   |
|   icmp   |      icmp_ln208_fu_264     |    0    |    0    |    15   |
|          |     icmp_ln203_1_fu_303    |    0    |    0    |    39   |
|          |     icmp_ln207_1_fu_325    |    0    |    0    |    15   |
|          |     icmp_ln208_1_fu_331    |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|          |      start_head_fu_270     |    0    |    0    |    2    |
|    and   |     start_head_1_fu_337    |    0    |    0    |    2    |
|          |   group_finished_2_fu_343  |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |   start_r_read_read_fu_78  |    0    |    0    |    0    |
|   read   |  layer_idx_read_read_fu_84 |    0    |    0    |    0    |
|          |  group_idx_read_read_fu_90 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln195_fu_186     |    0    |    0    |    0    |
|          |    trunc_ln195_1_fu_190    |    0    |    0    |    0    |
|   trunc  |     trunc_ln203_fu_228     |    0    |    0    |    0    |
|          |    trunc_ln203_1_fu_232    |    0    |    0    |    0    |
|          |    trunc_ln203_2_fu_295    |    0    |    0    |    0    |
|          |    trunc_ln203_3_fu_299    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    shl   |   head_group_base_fu_194   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_200         |    0    |    0    |    0    |
|partselect|       trunc_ln_fu_248      |    0    |    0    |    0    |
|          |    trunc_ln207_1_fu_315    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln202_fu_216     |    0    |    0    |    0    |
|          |       zext_ln6_fu_241      |    0    |    0    |    0    |
|   zext   |      zext_ln11_fu_245      |    0    |    0    |    0    |
|          |     zext_ln202_1_fu_283    |    0    |    0    |    0    |
|          |      zext_ln6_1_fu_308     |    0    |    0    |    0    |
|          |     zext_ln11_1_fu_312     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        shl_ln_fu_221       |    0    |    0    |    0    |
|bitconcatenate|      head_idx_1_fu_276     |    0    |    0    |    0    |
|          |     shl_ln202_1_fu_288     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  2.3966 |   233   |   3670  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      empty_14_reg_140     |   40   |
|       empty_reg_116       |   40   |
|  group_finished_1_reg_125 |    1   |
|  group_finished_3_reg_149 |    1   |
|head_ctx_ref_addr_1_reg_414|    2   |
| head_ctx_ref_addr_reg_382 |    2   |
|     icmp_ln199_reg_378    |    1   |
|    icmp_ln207_1_reg_437   |    1   |
|     icmp_ln207_reg_405    |    1   |
|   layer_idx_read_reg_356  |   32   |
|    shl_ln202_1_reg_419    |    5   |
|       shl_ln_reg_387      |    5   |
|    start_head_1_reg_441   |    1   |
|     start_head_reg_409    |    1   |
|    start_r_read_reg_350   |    1   |
|   trunc_ln195_1_reg_372   |    1   |
|    trunc_ln195_reg_367    |   31   |
|   trunc_ln203_2_reg_424   |   40   |
|    trunc_ln203_reg_392    |   40   |
|    zext_ln11_1_reg_432    |   40   |
|     zext_ln11_reg_400     |   40   |
+---------------------------+--------+
|           Total           |   326  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------||---------|
|      grp_access_fu_103     |  p0  |   3  |   2  |    6   ||    0    ||    14   |
|      grp_access_fu_103     |  p1  |   2  |  51  |   102  ||    0    ||    9    |
|  group_finished_1_reg_125  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| grp_run_single_head_fu_162 |  p2  |   2  |   5  |   10   ||    0    ||    9    |
| grp_run_single_head_fu_162 |  p4  |   4  |   1  |    4   ||    0    ||    20   |
|----------------------------|------|------|------|--------||---------||---------||---------|
|            Total           |      |      |      |   124  ||  2.282  ||    0    ||    61   |
|----------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   233  |  3670  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   61   |
|  Register |    -   |   326  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   559  |  3731  |
+-----------+--------+--------+--------+
