Designed a 32bit scrambler using 1 data selector and 16 primary LFSRS using Verilog.
#SV
