
*** Running vivado
    with args -log design_1_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_cnn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenq/MAG/code/FFF/HLS2019/cnn/OPT1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2019/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 832.586 ; gain = 177.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cnn_0_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 22'b1000000000000000000000 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:119]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_out.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4056 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4056 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_out.v:22]
INFO: [Synth 8-3876] $readmem data file './cnn_conv_1_out_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_out.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_ram' (1#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out' (2#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_out.v:55]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_out' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_1_out.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1014 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_out_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_1_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1014 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_1_out.v:19]
INFO: [Synth 8-3876] $readmem data file './cnn_max_pool_1_out_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_1_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_out_ram' (3#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_1_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_out' (4#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_1_out.v:43]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_2_out.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1936 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_2_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1936 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_2_out.v:22]
INFO: [Synth 8-3876] $readmem data file './cnn_conv_2_out_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_2_out.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_ram' (5#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_2_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out' (6#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_2_out.v:55]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_out' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_2_out.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_out_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_2_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_2_out.v:19]
INFO: [Synth 8-3876] $readmem data file './cnn_max_pool_2_out_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_2_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_out_ram' (7#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_2_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_out' (8#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_max_pool_2_out.v:43]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_bias' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_bias.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_bias_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_bias.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_1_bias_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_bias.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_bias_rom' (9#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_bias' (10#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_bias.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_out.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_out.v:19]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_1_out_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out_ram' (11#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out' (12#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_out.v:43]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_weights' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_weights.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20000 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_weights_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_weights.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 20000 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_1_weights_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_weights.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_weights_rom' (13#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_weights.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_weights' (14#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_1_weights.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_bias' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_bias.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_bias_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_bias.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_bias.v:18]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_bias_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_bias.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_bias_rom' (15#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_bias' (16#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_bias.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_out.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_out.v:19]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_out_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out_ram' (17#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out' (18#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_out.v:43]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_weights' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_weights.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1500 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_weights_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_weights.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1500 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_weights_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_weights.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_weights_rom' (19#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_weights.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_weights' (20#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_dense_2_weights.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_CRTL_BUS_s_axi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_CRTL_BUS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'cnn_CRTL_BUS_s_axi' (21#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_input.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_input.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_input.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_ram' (22#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_input.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input' (23#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_conv_1_input.v:40]
INFO: [Synth 8-6157] synthesizing module 'dense_out' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state10 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state13 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state14 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state15 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out.v:60]
INFO: [Synth 8-6157] synthesizing module 'dense_out_dense_okbM' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_okbM.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 300 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_out_dense_okbM_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_okbM.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 300 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_out_dense_okbM_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_okbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_out_dense_okbM_rom' (24#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_okbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_out_dense_okbM' (25#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_okbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_out_dense_olbW' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_olbW.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_out_dense_olbW_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_olbW.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_olbW.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_out_dense_olbW_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_olbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_out_dense_olbW_rom' (26#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_olbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_out_dense_olbW' (27#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_olbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_out_dense_amb6' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_amb6.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_out_dense_amb6_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_amb6.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_amb6.v:19]
INFO: [Synth 8-6155] done synthesizing module 'dense_out_dense_amb6_ram' (28#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_amb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_out_dense_amb6' (29#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out_dense_amb6.v:40]
INFO: [Synth 8-6157] synthesizing module 'soft_max' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 8'b00000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state12 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state28 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:59]
INFO: [Synth 8-6157] synthesizing module 'cnn_fadd_32ns_32ncud' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fadd_32ns_32ncud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fadd_2_full_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fadd_2_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fadd_2_full_dsp_32' (47#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fadd_32ns_32ncud' (48#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fadd_32ns_32ncud.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_fdiv_32ns_32nibs' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fdiv_32ns_32nibs.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fdiv_6_no_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fdiv_6_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fdiv_6_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fdiv_6_no_dsp_32' (56#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fdiv_6_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fdiv_32ns_32nibs' (57#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fdiv_32ns_32nibs.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_fexp_32ns_32njbC' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fexp_32ns_32njbC.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fexp_3_full_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fexp_3_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fexp_3_full_dsp_32.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fexp_3_full_dsp_32' (70#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fexp_3_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fexp_32ns_32njbC' (71#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fexp_32ns_32njbC.v:8]
INFO: [Synth 8-6155] done synthesizing module 'soft_max' (72#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:10]
INFO: [Synth 8-6157] synthesizing module 'cnn_fmul_32ns_32ndEe' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fmul_32ns_32ndEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fmul_0_max_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fmul_0_max_dsp_32' (79#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fmul_32ns_32ndEe' (80#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fmul_32ns_32ndEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_out' (81#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state11 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state13 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state14 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state15 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state16 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:60]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weig8j' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_weig8j.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 864 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weig8j_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_weig8j.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 864 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weig8j_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_weig8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weig8j_rom' (82#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_weig8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weig8j' (83#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_weig8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_bias' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_bias.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_bias_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_bias.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_bias.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_bias_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_bias.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_bias_rom' (84#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_bias' (85#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2_conv_2_bias.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_fcmp_32ns_32neOg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fcmp_32ns_32neOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' (88#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fcmp_32ns_32neOg' (89#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fcmp_32ns_32neOg.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nhbi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_4nhbi.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nhbi_DSP48_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_4nhbi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nhbi_DSP48_1' (90#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_4nhbi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nhbi' (91#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_4nhbi.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:936]
INFO: [Synth 8-6155] done synthesizing module 'conv_2' (92#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state10 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state13 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state14 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state15 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_weibkb' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_weibkb.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_weibkb_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_weibkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_weibkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_weibkb_rom' (93#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_weibkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_weibkb' (94#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_weibkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_bias' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_bias.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_bias_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_bias.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_bias.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_bias_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_bias.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_bias_rom' (95#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_bias' (96#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1_conv_1_bias.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nfYi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_5nfYi.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nfYi_DSP48_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_5nfYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nfYi_DSP48_0' (97#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_5nfYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nfYi' (98#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_5nfYi.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:812]
INFO: [Synth 8-6155] done synthesizing module 'conv_1' (99#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:820]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_1' (100#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:769]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_2' (101#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'flat' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:51]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:421]
INFO: [Synth 8-6155] done synthesizing module 'flat' (102#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/flat.v:10]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9nncg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_9nncg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9nncg_DSP48_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_9nncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9nncg_DSP48_2' (103#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_9nncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9nncg' (104#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_mac_muladd_9nncg.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:1991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:1997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:2077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:2079]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:2081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:2083]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:2085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:2087]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (105#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnn_0_0' (106#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized118 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized118 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized118 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized118 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized118 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized6 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized82 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized82 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized82 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized82 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized82 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized5 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized7 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design cnn_fcmp_32ns_32neOg has unconnected port reset
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.262 ; gain = 389.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.262 ; gain = 389.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1045.262 ; gain = 389.957
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1156.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  FDE => FDRE: 57 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1171.328 ; gain = 14.344
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1171.328 ; gain = 516.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1171.328 ; gain = 516.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1171.328 ; gain = 516.023
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter1_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:814]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter2_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:815]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter3_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:816]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter4_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:817]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter5_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:818]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter6_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:819]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter7_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:820]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter8_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:821]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter9_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:822]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter10_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:823]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter11_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:824]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter12_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:825]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter13_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/soft_max.v:804]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln36_reg_269_reg[3:0]' into 'zext_ln38_reg_263_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/dense_out.v:334]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'zext_ln35_2_reg_836_reg[4:0]' into 'zext_ln26_reg_831_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_2.v:505]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln30_3_reg_708_reg[2:0]' into 'zext_ln23_reg_703_reg[2:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/conv_1.v:422]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln36_3_reg_1007_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:388]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln36_2_reg_931_reg' and it is trimmed from '10' to '9' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_2.v:357]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_1010_pp0_iter3_reg_reg[63:6]' into 'zext_ln14_reg_1010_reg[63:6]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:2140]
INFO: [Synth 8-4471] merging register 'zext_ln14_7_reg_1085_pp1_iter3_reg_reg[63:5]' into 'zext_ln14_7_reg_1085_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:2142]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_reg_940_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:1097]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln27_reg_922_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn.v:1171]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1171.328 ; gain = 516.023
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/grp_dense_out_fu_427/grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/ce_r_reg' into 'grp_soft_max_fu_157/cnn_fadd_32ns_32ncud_U31/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fdiv_32ns_32nibs.v:50]
INFO: [Synth 8-4471] merging register 'grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/din0_buf1_reg[31:0]' into 'grp_soft_max_fu_157/cnn_fadd_32ns_32ncud_U31/din1_buf1_reg[31:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fdiv_32ns_32nibs.v:52]
INFO: [Synth 8-4471] merging register 'grp_soft_max_fu_157/cnn_fdiv_32ns_32nibs_U32/din1_buf1_reg[31:0]' into 'grp_soft_max_fu_157/cnn_fadd_32ns_32ncud_U31/din0_buf1_reg[31:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fdiv_32ns_32nibs.v:54]
INFO: [Synth 8-4471] merging register 'grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/ce_r_reg' into 'grp_soft_max_fu_157/cnn_fadd_32ns_32ncud_U31/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fexp_32ns_32njbC.v:45]
INFO: [Synth 8-4471] merging register 'cnn_fadd_32ns_32ncud_U37/ce_r_reg' into 'grp_soft_max_fu_157/cnn_fadd_32ns_32ncud_U31/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fadd_32ns_32ncud.v:50]
INFO: [Synth 8-4471] merging register 'cnn_fmul_32ns_32ndEe_U38/ce_r_reg' into 'grp_soft_max_fu_157/cnn_fadd_32ns_32ncud_U31/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fmul_32ns_32ndEe.v:59]
INFO: [Synth 8-4471] merging register 'cnn_fmul_32ns_32ndEe_U17/ce_r_reg' into 'cnn_fadd_32ns_32ncud_U16/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fmul_32ns_32ndEe.v:59]
INFO: [Synth 8-4471] merging register 'cnn_fcmp_32ns_32neOg_U18/ce_r_reg' into 'cnn_fadd_32ns_32ncud_U16/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fcmp_32ns_32neOg.v:99]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'cnn_fmul_32ns_32ndEe_U2/ce_r_reg' into 'cnn_fadd_32ns_32ncud_U1/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fmul_32ns_32ndEe.v:59]
INFO: [Synth 8-4471] merging register 'cnn_fcmp_32ns_32neOg_U3/ce_r_reg' into 'cnn_fadd_32ns_32ncud_U1/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/cnn_fcmp_32ns_32neOg.v:99]
INFO: [Synth 8-4471] merging register 'or_ln27_reg_866_reg[4:1]' into 'shl_ln2_reg_861_reg[4:1]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:403]
INFO: [Synth 8-4471] merging register 'select_ln13_7_reg_937_reg[3:0]' into 'select_ln13_7_reg_937_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:419]
INFO: [Synth 8-4471] merging register 'select_ln16_9_reg_943_reg[3:0]' into 'select_ln16_9_reg_943_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:421]
INFO: [Synth 8-4471] merging register 'mul_ln29_reg_920_reg[9:0]' into 'mul_ln29_reg_920_reg[9:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.srcs/sources_1/bd/design_1/ipshared/9c9d/hdl/verilog/max_pool_1.v:378]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'inst/sub_ln27_reg_922_reg[0]' (FD) to 'inst/cnn_fcmp_32ns_32neOg_U45/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln27_reg_922_reg[1]' (FD) to 'inst/cnn_fcmp_32ns_32neOg_U45/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/zext_ln30_3_reg_708_reg[3]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/zext_ln30_3_reg_708_reg[6]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/zext_ln30_3_reg_708_reg[4]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/zext_ln30_3_reg_708_reg[5]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/zext_ln23_reg_703_reg[1]' (FDE) to 'inst/grp_conv_1_fu_451/select_ln30_2_reg_692_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/zext_ln23_reg_703_reg[2]' (FDE) to 'inst/grp_conv_1_fu_451/select_ln30_2_reg_692_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/zext_ln23_reg_703_reg[0]' (FDE) to 'inst/grp_conv_1_fu_451/conv_out_addr_reg_713_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fmul_32ns_32ndEe_U2/din0_buf1_reg[27]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fmul_32ns_32ndEe_U2/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fmul_32ns_32ndEe_U2/din0_buf1_reg[28]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fmul_32ns_32ndEe_U2/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[0]' (FDE) to 'inst/grp_conv_1_fu_451/conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[1]' (FDE) to 'inst/grp_conv_1_fu_451/conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_1_fu_451/\conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[29]' (FDE) to 'inst/grp_conv_1_fu_451/conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[28]' (FDE) to 'inst/grp_conv_1_fu_451/conv_1_bias_U/conv_1_conv_1_bias_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/select_ln30_2_reg_692_reg[0]' (FDE) to 'inst/grp_conv_1_fu_451/conv_out_addr_reg_713_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[29]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[30]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[28]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[27]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[26]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[25]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[24]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[23]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[0]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[1]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[2]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[3]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[4]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[5]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[6]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[7]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[8]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[9]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[10]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[11]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[12]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[13]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[14]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[15]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[16]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[17]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[18]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[19]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[20]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[21]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[22]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/dout_r_reg[31]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_1_fu_462/select_ln16_6_reg_915_reg[0]' (FDE) to 'inst/grp_max_pool_1_fu_462/mul_ln29_reg_920_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[31]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[5]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[0]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[1]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[2]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[3]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[4]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[11]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[6]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[7]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[8]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[9]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[10]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[17]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[12]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[13]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[14]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[15]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[16]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[18]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[19]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[20]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[21]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[22]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[28]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[23]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[24]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[25]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[26]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[27]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[29]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/din1_buf1_reg[30]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[3]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[1]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fadd_32ns_32ncud_U1/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[0]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[2]' (FD) to 'inst/grp_conv_1_fu_451/cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_1_fu_451/\cnn_fcmp_32ns_32neOg_U3/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_1_fu_451/\cnn_fadd_32ns_32ncud_U1/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_1_fu_462/or_ln27_reg_866_reg[0]' (FD) to 'inst/grp_max_pool_1_fu_462/cnn_fcmp_32ns_32neOg_U13/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_1_fu_462/shl_ln2_reg_861_reg[0]' (FD) to 'inst/grp_max_pool_1_fu_462/cnn_fcmp_32ns_32neOg_U13/opcode_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_1_fu_462/\mul_ln29_reg_920_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_439/zext_ln26_reg_831_reg[4]' (FDE) to 'inst/grp_conv_2_fu_439/select_ln35_2_reg_818_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_439/zext_ln35_2_reg_836_reg[5]' (FD) to 'inst/grp_conv_2_fu_439/cnn_fcmp_32ns_32neOg_U18/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_439/zext_ln35_2_reg_836_reg[10]' (FD) to 'inst/grp_conv_2_fu_439/cnn_fcmp_32ns_32neOg_U18/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_439/zext_ln35_2_reg_836_reg[6]' (FD) to 'inst/grp_conv_2_fu_439/cnn_fcmp_32ns_32neOg_U18/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_439/zext_ln35_2_reg_836_reg[7]' (FD) to 'inst/grp_conv_2_fu_439/cnn_fcmp_32ns_32neOg_U18/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_439/zext_ln35_2_reg_836_reg[8]' (FD) to 'inst/grp_conv_2_fu_439/cnn_fcmp_32ns_32neOg_U18/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_439/zext_ln35_2_reg_836_reg[9]' (FD) to 'inst/grp_conv_2_fu_439/cnn_fcmp_32ns_32neOg_U18/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_1_fu_462/cnn_fcmp_32ns_32neOg_U13/opcode_buf1_reg[3]' (FD) to 'inst/grp_max_pool_1_fu_462/cnn_fcmp_32ns_32neOg_U13/opcode_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_1_fu_462/cnn_fcmp_32ns_32neOg_U13/opcode_buf1_reg[1]' (FD) to 'inst/grp_max_pool_1_fu_462/cnn_fcmp_32ns_32neOg_U13/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_1_fu_462/cnn_fcmp_32ns_32neOg_U13/opcode_buf1_reg[0]' (FD) to 'inst/grp_max_pool_1_fu_462/cnn_fcmp_32ns_32neOg_U13/opcode_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_1_fu_462/cnn_fcmp_32ns_32neOg_U13/opcode_buf1_reg[2]' (FD) to 'inst/grp_max_pool_1_fu_462/cnn_fcmp_32ns_32neOg_U13/opcode_buf1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_1_fu_462/\cnn_fcmp_32ns_32neOg_U13/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pool_1_fu_462/\cnn_fcmp_32ns_32neOg_U13/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_439/conv_2_weights_load_reg_897_reg[27]' (FDE) to 'inst/grp_conv_2_fu_439/conv_2_weights_load_reg_897_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_439/conv_2_weights_load_reg_897_reg[28]' (FDE) to 'inst/grp_conv_2_fu_439/conv_2_weights_load_reg_897_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_2_fu_439/\conv_2_bias_U/conv_2_conv_2_bias_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_2_fu_439/\conv_2_bias_U/conv_2_conv_2_bias_rom_U/q0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_2_fu_439/\cnn_fcmp_32ns_32neOg_U18/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_2_fu_439/\cnn_fadd_32ns_32ncud_U16/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_2_fu_470/\cnn_fcmp_32ns_32neOg_U26/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pool_2_fu_470/\cnn_fcmp_32ns_32neOg_U26/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_flat_fu_478/add_ln15_fu_201_p2_inferred/\i_0_reg_117_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_flat_fu_478/add_ln15_fu_201_p2_inferred/\i_0_reg_117_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_flat_fu_478/add_ln15_fu_201_p2_inferred/\i_0_reg_117_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_flat_fu_478/add_ln15_fu_201_p2_inferred/\i_0_reg_117_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/cnn_fmul_32ns_32ndEe_U44/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dense_2_bias_U/cnn_dense_2_bias_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/cnn_fadd_32ns_32ncud_U43/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cnn_fcmp_32ns_32neOg_U45/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\cnn_fcmp_32ns_32neOg_U45/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_out_fu_427/\dense_out_bias_U/dense_out_dense_olbW_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_out_fu_427/\grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/cnn_ap_fexp_3_full_dsp_32_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_dense_out_fu_427/\grp_soft_max_fu_157/cnn_fadd_32ns_32ncud_U31/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_CRTL_BUS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_out_fu_427/\grp_soft_max_fu_157/zext_ln19_reg_203_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_out_fu_427/\grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_out_fu_427/\grp_soft_max_fu_157/reg_135_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_out_fu_427/\grp_soft_max_fu_157/cnn_fexp_32ns_32njbC_U33/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_out_fu_427/\grp_soft_max_fu_157/cnn_fadd_32ns_32ncud_U31/cnn_ap_fadd_2_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module cnn_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module cnn_CRTL_BUS_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:03:00 . Memory (MB): peak = 1171.328 ; gain = 516.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_1/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_2/max_pool_1_out_U/cnn_max_pool_1_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_4/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_4/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_4/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_4/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_5/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_5/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_6/flat_array_U/cnn_max_pool_2_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_6/flat_array_U/cnn_max_pool_2_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_7/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_7/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_9/conv_1_input_U/cnn_conv_1_input_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_out_fu_427/i_3_82/dense_out_weights_U/dense_out_dense_okbM_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_out_fu_427/i_3_82/dense_out_weights_U/dense_out_dense_okbM_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv_2_fu_439/i_3_0/conv_2_weights_U/conv_2_conv_2_weig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv_1_fu_451/i_3_0/conv_1_weights_U/conv_1_conv_1_weibkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv_1_fu_451/i_3_0/conv_1_weights_U/conv_1_conv_1_weibkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_78/dense_1_bias_U/cnn_dense_1_bias_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_78/dense_1_bias_U/cnn_dense_1_bias_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_82/dense_2_weights_U/cnn_dense_2_weights_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_82/dense_2_weights_U/cnn_dense_2_weights_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:03:08 . Memory (MB): peak = 1244.312 ; gain = 589.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 1287.125 ; gain = 631.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_flat_fu_478/i_1_reg_139_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_flat_fu_478/i_1_reg_139_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_flat_fu_478/i_1_reg_139_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_flat_fu_478/i_1_reg_139_reg[3] )
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/flat_array_U/cnn_max_pool_2_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/flat_array_U/cnn_max_pool_2_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_bias_U/cnn_dense_1_bias_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_bias_U/cnn_dense_1_bias_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:54 ; elapsed = 00:03:17 . Memory (MB): peak = 1319.492 ; gain = 664.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net dense_1_weights_ce0 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:56 ; elapsed = 00:03:19 . Memory (MB): peak = 1324.328 ; gain = 669.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:56 ; elapsed = 00:03:20 . Memory (MB): peak = 1324.328 ; gain = 669.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:57 ; elapsed = 00:03:21 . Memory (MB): peak = 1324.328 ; gain = 669.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:57 ; elapsed = 00:03:21 . Memory (MB): peak = 1324.328 ; gain = 669.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:03:21 . Memory (MB): peak = 1324.328 ; gain = 669.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:57 ; elapsed = 00:03:21 . Memory (MB): peak = 1324.328 ; gain = 669.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |    72|
|2     |DSP48E1     |     5|
|3     |DSP48E1_1   |     5|
|4     |DSP48E1_2   |     9|
|5     |DSP48E1_3   |     1|
|6     |DSP48E1_4   |     1|
|7     |DSP48E1_5   |     4|
|8     |DSP48E1_6   |     4|
|9     |DSP48E1_7   |     3|
|10    |DSP48E1_8   |     1|
|11    |LUT1        |    72|
|12    |LUT2        |   600|
|13    |LUT3        |  1497|
|14    |LUT4        |   880|
|15    |LUT5        |   911|
|16    |LUT6        |  1674|
|17    |MUXCY       |  1268|
|18    |MUXF7       |   194|
|19    |MUXF8       |     2|
|20    |RAM16X1S    |    96|
|21    |RAMB18E1    |     3|
|22    |RAMB18E1_3  |     1|
|23    |RAMB18E1_4  |     1|
|24    |RAMB18E1_5  |     1|
|25    |RAMB36E1_10 |     1|
|26    |RAMB36E1_11 |     1|
|27    |RAMB36E1_12 |     1|
|28    |RAMB36E1_13 |     1|
|29    |RAMB36E1_14 |     1|
|30    |RAMB36E1_15 |     1|
|31    |RAMB36E1_16 |     1|
|32    |RAMB36E1_17 |     1|
|33    |RAMB36E1_18 |     1|
|34    |RAMB36E1_19 |     1|
|35    |RAMB36E1_20 |     1|
|36    |RAMB36E1_21 |     1|
|37    |RAMB36E1_22 |     1|
|38    |RAMB36E1_23 |     1|
|39    |RAMB36E1_24 |     1|
|40    |RAMB36E1_25 |     1|
|41    |RAMB36E1_26 |     1|
|42    |RAMB36E1_27 |     1|
|43    |RAMB36E1_28 |     1|
|44    |RAMB36E1_29 |     1|
|45    |RAMB36E1_30 |     1|
|46    |RAMB36E1_31 |     1|
|47    |RAMB36E1_32 |     1|
|48    |RAMB36E1_33 |     1|
|49    |RAMB36E1_34 |     1|
|50    |RAMB36E1_35 |     1|
|51    |RAMB36E1_36 |     1|
|52    |RAMB36E1_37 |     1|
|53    |RAMB36E1_38 |     4|
|54    |RAMB36E1_39 |     1|
|55    |RAMB36E1_40 |     2|
|56    |RAMB36E1_41 |     1|
|57    |RAMB36E1_42 |     1|
|58    |RAMB36E1_5  |     1|
|59    |RAMB36E1_6  |     1|
|60    |RAMB36E1_7  |     1|
|61    |RAMB36E1_8  |     1|
|62    |RAMB36E1_9  |     1|
|63    |SRL16E      |    38|
|64    |XORCY       |   783|
|65    |FDE         |    57|
|66    |FDRE        |  3598|
|67    |FDSE        |    26|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:57 ; elapsed = 00:03:21 . Memory (MB): peak = 1324.328 ; gain = 669.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 973 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:03:13 . Memory (MB): peak = 1324.328 ; gain = 542.957
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:03:21 . Memory (MB): peak = 1324.328 ; gain = 669.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2553 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1340.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 515 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 362 instances
  FDE => FDRE: 57 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
527 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:03:32 . Memory (MB): peak = 1340.406 ; gain = 954.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1340.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cnn_0_0, cache-ID = 80d166c83348b37d
INFO: [Coretcl 2-1174] Renamed 736 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1340.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/CNN_OPT1/CNN_OPT1.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cnn_0_0_utilization_synth.rpt -pb design_1_cnn_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 09:53:22 2024...
