{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494528007523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494528007528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 20:40:07 2017 " "Processing started: Thu May 11 20:40:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494528007528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494528007528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off demo -c demo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494528007528 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/altera_lite/15.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/altera_lite/15.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494528007770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "demo_7_1200mv_85c_slow.vho C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/ simulation " "Generated file demo_7_1200mv_85c_slow.vho in folder \"C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494528009101 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "demo_7_1200mv_0c_slow.vho C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/ simulation " "Generated file demo_7_1200mv_0c_slow.vho in folder \"C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494528009632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "demo_min_1200mv_0c_fast.vho C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/ simulation " "Generated file demo_min_1200mv_0c_fast.vho in folder \"C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494528010162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "demo.vho C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/ simulation " "Generated file demo.vho in folder \"C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494528010692 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "demo_7_1200mv_85c_vhd_slow.sdo C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/ simulation " "Generated file demo_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494528011295 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "demo_7_1200mv_0c_vhd_slow.sdo C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/ simulation " "Generated file demo_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494528011874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "demo_min_1200mv_0c_vhd_fast.sdo C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/ simulation " "Generated file demo_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494528012446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "demo_vhd.sdo C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/ simulation " "Generated file demo_vhd.sdo in folder \"C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494528013023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494528013388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 20:40:13 2017 " "Processing ended: Thu May 11 20:40:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494528013388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494528013388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494528013388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1494528013388 ""}
