/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta64x128m4sw (user specify : ts1n16ffcllsvta64x128m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:34:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta64x128m4sw_ssgnp0p675vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:34:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.675000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.675000 ;
    operating_conditions ( "ssgnp0p675vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.675000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p675vm40c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177937, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547861, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721701, 0.725000"\
               );
    }
    type ( A_bus_5_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from : 5 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_127_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA64X128M4SW ) {
    memory () {
        type : ram ;
        address_width : 6 ;
        word_width : 128 ;
    }
    functional_peak_current : 27032.600000;
    area : 4741.290000 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001332 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.396092, 1.416357, 1.469416, 1.619303, 1.877603" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.396092, 1.416357, 1.469416, 1.619303, 1.877603" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.256483, 1.274722, 1.322474, 1.457373, 1.689843" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.256483, 1.274722, 1.322474, 1.457373, 1.689843" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012071" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013455" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001332 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.396092, 1.416357, 1.469416, 1.619303, 1.877603" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.396092, 1.416357, 1.469416, 1.619303, 1.877603" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.256483, 1.274722, 1.322474, 1.457373, 1.689843" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.256483, 1.274722, 1.322474, 1.457373, 1.689843" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012071" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013455" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_127_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.003071, 0.003071, 0.003071, 0.003071, 0.003071" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.003071, 0.003071, 0.003071, 0.003071, 0.003071" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.751525, 0.782315, 0.810195, 0.866685, 0.978405",\
              "0.768535, 0.799325, 0.827205, 0.883695, 0.995415",\
              "0.789865, 0.820655, 0.848535, 0.905025, 1.016745",\
              "0.828755, 0.859545, 0.887425, 0.943915, 1.055635",\
              "0.895445, 0.926235, 0.954115, 1.010605, 1.122325"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.751525, 0.782315, 0.810195, 0.866685, 0.978405",\
              "0.768535, 0.799325, 0.827205, 0.883695, 0.995415",\
              "0.789865, 0.820655, 0.848535, 0.905025, 1.016745",\
              "0.828755, 0.859545, 0.887425, 0.943915, 1.055635",\
              "0.895445, 0.926235, 0.954115, 1.010605, 1.122325"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.928202, 0.958652, 0.997187, 1.076147, 1.230497",\
              "0.948047, 0.978497, 1.017032, 1.095992, 1.250342",\
              "0.973142, 1.003592, 1.042127, 1.121087, 1.275437",\
              "1.018397, 1.048847, 1.087382, 1.166342, 1.320692",\
              "1.096412, 1.126862, 1.165397, 1.244357, 1.398707"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.928202, 0.958652, 0.997187, 1.076147, 1.230497",\
              "0.948047, 0.978497, 1.017032, 1.095992, 1.250342",\
              "0.973142, 1.003592, 1.042127, 1.121087, 1.275437",\
              "1.018397, 1.048847, 1.087382, 1.166342, 1.320692",\
              "1.096412, 1.126862, 1.165397, 1.244357, 1.398707"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.040670 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.261866, 0.282866, 0.309536, 0.361250, 0.725000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.525606, 0.553851, 0.587766, 0.647721, 0.751041" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.396092, 1.416357, 1.469416, 1.619303, 1.877603" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.396092, 1.416357, 1.469416, 1.619303, 1.877603" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "5.363753" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.049291" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.060597" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.050204" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.205175" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.050311" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "5.132882" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.050257" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.029666" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001529 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.015912" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.017080" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.377572, 0.403988, 0.441532, 0.513188, 0.643500",\
              "0.377572, 0.403988, 0.441532, 0.513188, 0.643500",\
              "0.377676, 0.404092, 0.441636, 0.513292, 0.643604",\
              "0.377260, 0.403676, 0.441220, 0.512876, 0.643188",\
              "0.376948, 0.403364, 0.440908, 0.512564, 0.642876"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.377572, 0.403988, 0.441532, 0.513188, 0.643500",\
              "0.377572, 0.403988, 0.441532, 0.513188, 0.643500",\
              "0.377676, 0.404092, 0.441636, 0.513292, 0.643604",\
              "0.377260, 0.403676, 0.441220, 0.512876, 0.643188",\
              "0.376948, 0.403364, 0.440908, 0.512564, 0.642876"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.184974, 0.167174, 0.142174, 0.099974, 0.026174",\
              "0.210574, 0.192774, 0.167774, 0.125574, 0.051774",\
              "0.243774, 0.225974, 0.200974, 0.158774, 0.084974",\
              "0.300474, 0.282674, 0.257674, 0.215474, 0.141674",\
              "0.394774, 0.376974, 0.351974, 0.309774, 0.235974"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.184974, 0.167174, 0.142174, 0.099974, 0.026174",\
              "0.210574, 0.192774, 0.167774, 0.125574, 0.051774",\
              "0.243774, 0.225974, 0.200974, 0.158774, 0.084974",\
              "0.300474, 0.282674, 0.257674, 0.215474, 0.141674",\
              "0.394774, 0.376974, 0.351974, 0.309774, 0.235974"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001302 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.012071" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.013455" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.306904, 0.324584, 0.360880, 0.420680, 0.528424",\
              "0.306904, 0.324584, 0.360880, 0.420680, 0.528424",\
              "0.306696, 0.324376, 0.360672, 0.420472, 0.528216",\
              "0.306488, 0.324168, 0.360464, 0.420264, 0.528008",\
              "0.305864, 0.323544, 0.359840, 0.419640, 0.527384"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.306904, 0.324584, 0.360880, 0.420680, 0.528424",\
              "0.306904, 0.324584, 0.360880, 0.420680, 0.528424",\
              "0.306696, 0.324376, 0.360672, 0.420472, 0.528216",\
              "0.306488, 0.324168, 0.360464, 0.420264, 0.528008",\
              "0.305864, 0.323544, 0.359840, 0.419640, 0.527384"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.220466, 0.205965, 0.175666, 0.129766, 0.050366",\
              "0.247565, 0.233066, 0.202765, 0.156865, 0.077466",\
              "0.280566, 0.266066, 0.235765, 0.189865, 0.110465",\
              "0.331066, 0.316565, 0.286266, 0.240366, 0.160966",\
              "0.414266, 0.399765, 0.369466, 0.323566, 0.244166"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.220466, 0.205965, 0.175666, 0.129766, 0.050366",\
              "0.247565, 0.233066, 0.202765, 0.156865, 0.077466",\
              "0.280566, 0.266066, 0.235765, 0.189865, 0.110465",\
              "0.331066, 0.316565, 0.286266, 0.240366, 0.160966",\
              "0.414266, 0.399765, 0.369466, 0.323566, 0.244166"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_5_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
        
        capacitance : 0.001332 ;
        pin (A[5:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004790" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004930" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.294119, 0.319807, 0.352983, 0.421831, 0.546111",\
              "0.294223, 0.319911, 0.353087, 0.421935, 0.546215",\
              "0.294015, 0.319703, 0.352879, 0.421727, 0.546007",\
              "0.293495, 0.319183, 0.352359, 0.421207, 0.545487",\
              "0.292767, 0.318455, 0.351631, 0.420479, 0.544759"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.294119, 0.319807, 0.352983, 0.421831, 0.546111",\
              "0.294223, 0.319911, 0.353087, 0.421935, 0.546215",\
              "0.294015, 0.319703, 0.352879, 0.421727, 0.546007",\
              "0.293495, 0.319183, 0.352359, 0.421207, 0.545487",\
              "0.292767, 0.318455, 0.351631, 0.420479, 0.544759"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.233100, 0.215700, 0.191400, 0.149600, 0.077700",\
              "0.260500, 0.243100, 0.218800, 0.177000, 0.105100",\
              "0.293500, 0.276100, 0.251800, 0.210000, 0.138100",\
              "0.344900, 0.327500, 0.303200, 0.261400, 0.189500",\
              "0.427700, 0.410300, 0.386000, 0.344200, 0.272300"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.233100, 0.215700, 0.191400, 0.149600, 0.077700",\
              "0.260500, 0.243100, 0.218800, 0.177000, 0.105100",\
              "0.293500, 0.276100, 0.251800, 0.210000, 0.138100",\
              "0.344900, 0.327500, 0.303200, 0.261400, 0.189500",\
              "0.427700, 0.410300, 0.386000, 0.344200, 0.272300"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000800 ;
        pin ( BWEB[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002344" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.002606" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.195949, 0.221013, 0.252837, 0.316589, 0.433381",\
              "0.184301, 0.209365, 0.241189, 0.304941, 0.421733",\
              "0.172757, 0.197821, 0.229645, 0.293397, 0.410189",\
              "0.164645, 0.189709, 0.221533, 0.285285, 0.402077",\
              "0.169845, 0.194909, 0.226733, 0.290485, 0.407277"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.195949, 0.221013, 0.252837, 0.316589, 0.433381",\
              "0.184301, 0.209365, 0.241189, 0.304941, 0.421733",\
              "0.172757, 0.197821, 0.229645, 0.293397, 0.410189",\
              "0.164645, 0.189709, 0.221533, 0.285285, 0.402077",\
              "0.169845, 0.194909, 0.226733, 0.290485, 0.407277"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.317213, 0.308613, 0.298713, 0.280213, 0.251913",\
              "0.345113, 0.336513, 0.326613, 0.308113, 0.279813",\
              "0.376713, 0.368113, 0.358213, 0.339713, 0.311413",\
              "0.413713, 0.405113, 0.395213, 0.376713, 0.348413",\
              "0.500113, 0.491513, 0.481613, 0.463113, 0.434813"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.317213, 0.308613, 0.298713, 0.280213, 0.251913",\
              "0.345113, 0.336513, 0.326613, 0.308113, 0.279813",\
              "0.376713, 0.368113, 0.358213, 0.339713, 0.311413",\
              "0.413713, 0.405113, 0.395213, 0.376713, 0.348413",\
              "0.500113, 0.491513, 0.481613, 0.463113, 0.434813"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000800 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002580" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003044" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.195949, 0.221013, 0.252837, 0.316589, 0.433381",\
              "0.184301, 0.209365, 0.241189, 0.304941, 0.421733",\
              "0.172757, 0.197821, 0.229645, 0.293397, 0.410189",\
              "0.164645, 0.189709, 0.221533, 0.285285, 0.402077",\
              "0.169845, 0.194909, 0.226733, 0.290485, 0.407277"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.195949, 0.221013, 0.252837, 0.316589, 0.433381",\
              "0.184301, 0.209365, 0.241189, 0.304941, 0.421733",\
              "0.172757, 0.197821, 0.229645, 0.293397, 0.410189",\
              "0.164645, 0.189709, 0.221533, 0.285285, 0.402077",\
              "0.169845, 0.194909, 0.226733, 0.290485, 0.407277"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.318306, 0.309706, 0.299806, 0.281307, 0.253007",\
              "0.346206, 0.337606, 0.327707, 0.309206, 0.280907",\
              "0.377806, 0.369206, 0.359306, 0.340807, 0.312507",\
              "0.414807, 0.406207, 0.396307, 0.377806, 0.349506",\
              "0.501206, 0.492607, 0.482706, 0.464207, 0.435906"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.318306, 0.309706, 0.299806, 0.281307, 0.253007",\
              "0.346206, 0.337606, 0.327707, 0.309206, 0.280907",\
              "0.377806, 0.369206, 0.359306, 0.340807, 0.312507",\
              "0.414807, 0.406207, 0.396307, 0.377806, 0.349506",\
              "0.501206, 0.492607, 0.482706, 0.464207, 0.435906"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.018737 ;
    }
}
}
