Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec 22 15:14:42 2024
| Host         : ArchLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          35          
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.874      -84.132                     63                 3263        0.085        0.000                      0                 3263        3.750        0.000                       0                  1551  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.874      -84.132                     63                 3263        0.085        0.000                      0                 3263        3.750        0.000                       0                  1551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           63  Failing Endpoints,  Worst Slack       -3.874ns,  Total Violation      -84.132ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.874ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.758ns  (logic 3.700ns (26.893%)  route 10.058ns (73.107%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.552     5.073    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/Q
                         net (fo=108, routed)         1.130     6.721    CPU_Core_inst/CU/procState__0[1]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  CPU_Core_inst/CU/resultReg[28]_i_217/O
                         net (fo=12, routed)          0.720     7.565    CPU_Core_inst/RegisterFile_inst/resultReg_reg[29]_i_44[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81/O
                         net (fo=1, routed)           0.773     8.462    CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.586 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_66/O
                         net (fo=2, routed)           0.000     8.586    CPU_Core_inst/CU/resultReg[7]_i_45_1
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     8.827 r  CPU_Core_inst/CU/resultReg_reg[29]_i_45/O
                         net (fo=137, routed)         0.849     9.676    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.298     9.974 f  CPU_Core_inst/CU/resultReg[29]_i_22/O
                         net (fo=45, routed)          1.599    11.573    CPU_Core_inst/CU/resultReg[29]_i_22_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I2_O)        0.124    11.697 f  CPU_Core_inst/CU/resultReg[24]_i_18/O
                         net (fo=3, routed)           0.595    12.292    CPU_Core_inst/CU/resultReg[24]_i_18_n_0
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.124    12.416 f  CPU_Core_inst/CU/resultReg[22]_i_6/O
                         net (fo=7, routed)           0.612    13.027    CPU_Core_inst/CU/resultReg[22]_i_6_n_0
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.151 f  CPU_Core_inst/CU/resultReg[21]_i_11/O
                         net (fo=2, routed)           0.579    13.730    CPU_Core_inst/CU/resultReg[21]_i_11_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.854 r  CPU_Core_inst/CU/resultReg[21]_i_3/O
                         net (fo=15, routed)          0.675    14.529    CPU_Core_inst/CU/resultReg[21]_i_3_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124    14.653 r  CPU_Core_inst/CU/resultReg[23]_i_30/O
                         net (fo=1, routed)           0.000    14.653    CPU_Core_inst/CU/resultReg[23]_i_30_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.186 r  CPU_Core_inst/CU/resultReg_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.186    CPU_Core_inst/CU/resultReg_reg[23]_i_8_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.303 r  CPU_Core_inst/CU/resultReg_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.303    CPU_Core_inst/CU/resultReg_reg[26]_i_6_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.626 f  CPU_Core_inst/CU/resultReg_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.908    16.533    CPU_Core_inst/CU/resultReg_reg[31]_i_13_n_6
    SLICE_X32Y99         LUT5 (Prop_lut5_I0_O)        0.306    16.839 f  CPU_Core_inst/CU/resultReg[29]_i_3/O
                         net (fo=1, routed)           0.394    17.233    CPU_Core_inst/CU/resultReg[29]_i_3_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I1_O)        0.124    17.357 f  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=2, routed)           0.737    18.095    CPU_Core_inst/CU/ALU_opCodeReg_reg[3]_0[29]
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124    18.219 f  CPU_Core_inst/CU/flagsReg[3]_i_4/O
                         net (fo=1, routed)           0.489    18.707    CPU_Core_inst/CU/flagsReg[3]_i_4_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.124    18.831 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.831    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_0[2]
    SLICE_X28Y92         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.436    14.777    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X28Y92         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X28Y92         FDCE (Setup_fdce_C_D)        0.029    14.957    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -18.831    
  -------------------------------------------------------------------
                         slack                                 -3.874    

Slack (VIOLATED) :        -3.084ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.088ns  (logic 4.727ns (36.117%)  route 8.361ns (63.883%))
  Logic Levels:           21  (CARRY4=10 LUT4=3 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.552     5.073    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/Q
                         net (fo=108, routed)         1.130     6.721    CPU_Core_inst/CU/procState__0[1]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  CPU_Core_inst/CU/resultReg[28]_i_217/O
                         net (fo=12, routed)          0.720     7.565    CPU_Core_inst/RegisterFile_inst/resultReg_reg[29]_i_44[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81/O
                         net (fo=1, routed)           0.773     8.462    CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.586 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_66/O
                         net (fo=2, routed)           0.000     8.586    CPU_Core_inst/CU/resultReg[7]_i_45_1
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     8.827 r  CPU_Core_inst/CU/resultReg_reg[29]_i_45/O
                         net (fo=137, routed)         0.849     9.676    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.298     9.974 r  CPU_Core_inst/CU/resultReg[29]_i_22/O
                         net (fo=45, routed)          1.339    11.313    CPU_Core_inst/CU/resultReg[29]_i_22_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124    11.437 f  CPU_Core_inst/CU/resultReg[0]_i_12/O
                         net (fo=1, routed)           0.553    11.990    CPU_Core_inst/CU/resultReg[0]_i_12_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I2_O)        0.124    12.114 r  CPU_Core_inst/CU/resultReg[0]_i_8/O
                         net (fo=5, routed)           0.840    12.954    CPU_Core_inst/CU/resultReg[0]_i_8_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.078 r  CPU_Core_inst/CU/resultReg[3]_i_44/O
                         net (fo=2, routed)           0.736    13.814    CPU_Core_inst/CU/resultReg[3]_i_44_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.394 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    14.394    CPU_Core_inst/CU/flagsReg_reg[0]_i_213_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.508 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.508    CPU_Core_inst/CU/flagsReg_reg[0]_i_195_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.622 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.622    CPU_Core_inst/CU/flagsReg_reg[0]_i_194_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.736 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.736    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.850 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.850    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.964    CPU_Core_inst/CU/flagsReg_reg[0]_i_117_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.078    CPU_Core_inst/CU/flagsReg_reg[0]_i_72_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.317 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_31/O[2]
                         net (fo=2, routed)           0.807    16.124    CPU_Core_inst/CU/ALU_inst/CarryFlag1[31]
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.302    16.426 r  CPU_Core_inst/CU/flagsReg[0]_i_68/O
                         net (fo=1, routed)           0.000    16.426    CPU_Core_inst/CU/flagsReg[0]_i_68_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.802 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.802    CPU_Core_inst/CU/flagsReg_reg[0]_i_30_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.056 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_8/CO[0]
                         net (fo=1, routed)           0.449    17.505    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.367    17.872 r  CPU_Core_inst/CU/flagsReg[0]_i_3/O
                         net (fo=1, routed)           0.165    18.037    CPU_Core_inst/CU/flagsReg[0]_i_3_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124    18.161 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.161    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_0[0]
    SLICE_X38Y97         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.436    14.777    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X38Y97         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y97         FDCE (Setup_fdce_C_D)        0.077    15.077    CPU_Core_inst/ALU_inst/flagsReg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -18.161    
  -------------------------------------------------------------------
                         slack                                 -3.084    

Slack (VIOLATED) :        -3.083ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.856ns  (logic 3.824ns (29.744%)  route 9.032ns (70.256%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.552     5.073    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/Q
                         net (fo=108, routed)         1.130     6.721    CPU_Core_inst/CU/procState__0[1]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  CPU_Core_inst/CU/resultReg[28]_i_217/O
                         net (fo=12, routed)          0.720     7.565    CPU_Core_inst/RegisterFile_inst/resultReg_reg[29]_i_44[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81/O
                         net (fo=1, routed)           0.773     8.462    CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.586 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_66/O
                         net (fo=2, routed)           0.000     8.586    CPU_Core_inst/CU/resultReg[7]_i_45_1
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     8.827 r  CPU_Core_inst/CU/resultReg_reg[29]_i_45/O
                         net (fo=137, routed)         1.544    10.371    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X41Y95         LUT4 (Prop_lut4_I1_O)        0.326    10.697 r  CPU_Core_inst/CU/resultReg[16]_i_23/O
                         net (fo=3, routed)           0.615    11.312    CPU_Core_inst/CU/resultReg[16]_i_23_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  CPU_Core_inst/CU/resultReg[14]_i_17/O
                         net (fo=2, routed)           0.588    12.232    CPU_Core_inst/CU/resultReg[14]_i_17_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.356 r  CPU_Core_inst/CU/resultReg[13]_i_10/O
                         net (fo=1, routed)           0.987    13.343    CPU_Core_inst/CU/resultReg[13]_i_10_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    13.467 r  CPU_Core_inst/CU/resultReg[13]_i_5/O
                         net (fo=16, routed)          0.687    14.154    CPU_Core_inst/CU/flagsReg[0]_i_203_n_0
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.124    14.278 r  CPU_Core_inst/CU/resultReg[15]_i_33/O
                         net (fo=1, routed)           0.000    14.278    CPU_Core_inst/CU/resultReg[15]_i_33_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  CPU_Core_inst/CU/resultReg_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.828    CPU_Core_inst/CU/resultReg_reg[15]_i_9_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  CPU_Core_inst/CU/resultReg_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.942    CPU_Core_inst/CU/resultReg_reg[19]_i_9_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.056    CPU_Core_inst/CU/resultReg_reg[23]_i_9_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.390 r  CPU_Core_inst/CU/resultReg_reg[26]_i_9/O[1]
                         net (fo=1, routed)           0.574    15.964    CPU_Core_inst/CU/resultReg_reg[26]_i_9_n_6
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.303    16.267 r  CPU_Core_inst/CU/resultReg[25]_i_10/O
                         net (fo=1, routed)           0.305    16.572    CPU_Core_inst/CU/resultReg[25]_i_10_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.696 r  CPU_Core_inst/CU/resultReg[25]_i_4/O
                         net (fo=1, routed)           0.576    17.272    CPU_Core_inst/CU/resultReg[25]_i_4_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I3_O)        0.124    17.396 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.533    17.929    CPU_Core_inst/ALU_inst/resultReg_reg[31]_1[25]
    SLICE_X29Y89         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.435    14.776    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X29Y89         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X29Y89         FDCE (Setup_fdce_C_D)       -0.081    14.846    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -17.929    
  -------------------------------------------------------------------
                         slack                                 -3.083    

Slack (VIOLATED) :        -2.877ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.667ns  (logic 3.806ns (30.048%)  route 8.861ns (69.952%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.552     5.073    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/Q
                         net (fo=108, routed)         1.130     6.721    CPU_Core_inst/CU/procState__0[1]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  CPU_Core_inst/CU/resultReg[28]_i_217/O
                         net (fo=12, routed)          0.720     7.565    CPU_Core_inst/RegisterFile_inst/resultReg_reg[29]_i_44[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81/O
                         net (fo=1, routed)           0.773     8.462    CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.586 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_66/O
                         net (fo=2, routed)           0.000     8.586    CPU_Core_inst/CU/resultReg[7]_i_45_1
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     8.827 r  CPU_Core_inst/CU/resultReg_reg[29]_i_45/O
                         net (fo=137, routed)         1.544    10.371    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X41Y95         LUT4 (Prop_lut4_I1_O)        0.326    10.697 r  CPU_Core_inst/CU/resultReg[16]_i_23/O
                         net (fo=3, routed)           0.615    11.312    CPU_Core_inst/CU/resultReg[16]_i_23_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  CPU_Core_inst/CU/resultReg[14]_i_17/O
                         net (fo=2, routed)           0.588    12.232    CPU_Core_inst/CU/resultReg[14]_i_17_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.356 r  CPU_Core_inst/CU/resultReg[13]_i_10/O
                         net (fo=1, routed)           0.987    13.343    CPU_Core_inst/CU/resultReg[13]_i_10_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    13.467 r  CPU_Core_inst/CU/resultReg[13]_i_5/O
                         net (fo=16, routed)          0.687    14.154    CPU_Core_inst/CU/flagsReg[0]_i_203_n_0
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.124    14.278 r  CPU_Core_inst/CU/resultReg[15]_i_33/O
                         net (fo=1, routed)           0.000    14.278    CPU_Core_inst/CU/resultReg[15]_i_33_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  CPU_Core_inst/CU/resultReg_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.828    CPU_Core_inst/CU/resultReg_reg[15]_i_9_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  CPU_Core_inst/CU/resultReg_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.942    CPU_Core_inst/CU/resultReg_reg[19]_i_9_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.056    CPU_Core_inst/CU/resultReg_reg[23]_i_9_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.369 r  CPU_Core_inst/CU/resultReg_reg[26]_i_9/O[3]
                         net (fo=1, routed)           0.871    16.240    CPU_Core_inst/CU/resultReg_reg[26]_i_9_n_4
    SLICE_X29Y94         LUT6 (Prop_lut6_I2_O)        0.306    16.546 r  CPU_Core_inst/CU/resultReg[27]_i_11/O
                         net (fo=1, routed)           0.403    16.949    CPU_Core_inst/CU/resultReg[27]_i_11_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I1_O)        0.124    17.073 f  CPU_Core_inst/CU/resultReg[27]_i_3/O
                         net (fo=1, routed)           0.151    17.224    CPU_Core_inst/CU/resultReg[27]_i_3_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.124    17.348 r  CPU_Core_inst/CU/resultReg[27]_i_1_comp_1/O
                         net (fo=2, routed)           0.391    17.739    CPU_Core_inst/ALU_inst/resultReg_reg[31]_1[27]
    SLICE_X29Y94         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.437    14.778    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X29Y94         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X29Y94         FDCE (Setup_fdce_C_D)       -0.067    14.862    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -17.739    
  -------------------------------------------------------------------
                         slack                                 -2.877    

Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.577ns  (logic 3.456ns (27.478%)  route 9.121ns (72.522%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.552     5.073    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/Q
                         net (fo=108, routed)         1.130     6.721    CPU_Core_inst/CU/procState__0[1]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  CPU_Core_inst/CU/resultReg[28]_i_217/O
                         net (fo=12, routed)          0.720     7.565    CPU_Core_inst/RegisterFile_inst/resultReg_reg[29]_i_44[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81/O
                         net (fo=1, routed)           0.773     8.462    CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.586 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_66/O
                         net (fo=2, routed)           0.000     8.586    CPU_Core_inst/CU/resultReg[7]_i_45_1
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     8.827 r  CPU_Core_inst/CU/resultReg_reg[29]_i_45/O
                         net (fo=137, routed)         0.849     9.676    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.298     9.974 f  CPU_Core_inst/CU/resultReg[29]_i_22/O
                         net (fo=45, routed)          1.599    11.573    CPU_Core_inst/CU/resultReg[29]_i_22_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I2_O)        0.124    11.697 f  CPU_Core_inst/CU/resultReg[24]_i_18/O
                         net (fo=3, routed)           0.595    12.292    CPU_Core_inst/CU/resultReg[24]_i_18_n_0
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.124    12.416 f  CPU_Core_inst/CU/resultReg[22]_i_6/O
                         net (fo=7, routed)           0.612    13.027    CPU_Core_inst/CU/resultReg[22]_i_6_n_0
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.151 f  CPU_Core_inst/CU/resultReg[21]_i_11/O
                         net (fo=2, routed)           0.579    13.730    CPU_Core_inst/CU/resultReg[21]_i_11_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.854 r  CPU_Core_inst/CU/resultReg[21]_i_3/O
                         net (fo=15, routed)          0.738    14.591    CPU_Core_inst/CU/resultReg[21]_i_3_n_0
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.124    14.715 r  CPU_Core_inst/CU/resultReg[23]_i_22/O
                         net (fo=1, routed)           0.000    14.715    CPU_Core_inst/CU/resultReg[23]_i_22_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.265 r  CPU_Core_inst/CU/resultReg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.265    CPU_Core_inst/CU/resultReg_reg[23]_i_6_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.379 r  CPU_Core_inst/CU/resultReg_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.379    CPU_Core_inst/CU/resultReg_reg[26]_i_7_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.692 r  CPU_Core_inst/CU/resultReg_reg[31]_i_9/O[3]
                         net (fo=2, routed)           0.783    16.475    CPU_Core_inst/CU/ALU_inst/data10[31]
    SLICE_X28Y93         LUT6 (Prop_lut6_I0_O)        0.306    16.781 f  CPU_Core_inst/CU/resultReg[31]_i_4/O
                         net (fo=1, routed)           0.403    17.184    CPU_Core_inst/CU/resultReg[31]_i_4_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.308 r  CPU_Core_inst/CU/resultReg[31]_i_2/O
                         net (fo=2, routed)           0.342    17.650    CPU_Core_inst/ALU_inst/resultReg_reg[31]_1[31]
    SLICE_X28Y94         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.437    14.778    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X28Y94         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y94         FDCE (Setup_fdce_C_D)       -0.081    14.848    CPU_Core_inst/ALU_inst/resultReg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -17.650    
  -------------------------------------------------------------------
                         slack                                 -2.802    

Slack (VIOLATED) :        -2.781ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 3.378ns (26.802%)  route 9.226ns (73.198%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.552     5.073    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/Q
                         net (fo=108, routed)         1.130     6.721    CPU_Core_inst/CU/procState__0[1]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  CPU_Core_inst/CU/resultReg[28]_i_217/O
                         net (fo=12, routed)          0.720     7.565    CPU_Core_inst/RegisterFile_inst/resultReg_reg[29]_i_44[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81/O
                         net (fo=1, routed)           0.773     8.462    CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.586 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_66/O
                         net (fo=2, routed)           0.000     8.586    CPU_Core_inst/CU/resultReg[7]_i_45_1
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     8.827 r  CPU_Core_inst/CU/resultReg_reg[29]_i_45/O
                         net (fo=137, routed)         0.849     9.676    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.298     9.974 f  CPU_Core_inst/CU/resultReg[29]_i_22/O
                         net (fo=45, routed)          1.599    11.573    CPU_Core_inst/CU/resultReg[29]_i_22_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I2_O)        0.124    11.697 f  CPU_Core_inst/CU/resultReg[24]_i_18/O
                         net (fo=3, routed)           0.595    12.292    CPU_Core_inst/CU/resultReg[24]_i_18_n_0
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.124    12.416 f  CPU_Core_inst/CU/resultReg[22]_i_6/O
                         net (fo=7, routed)           0.612    13.027    CPU_Core_inst/CU/resultReg[22]_i_6_n_0
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.151 f  CPU_Core_inst/CU/resultReg[21]_i_11/O
                         net (fo=2, routed)           0.579    13.730    CPU_Core_inst/CU/resultReg[21]_i_11_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.854 r  CPU_Core_inst/CU/resultReg[21]_i_3/O
                         net (fo=15, routed)          0.738    14.591    CPU_Core_inst/CU/resultReg[21]_i_3_n_0
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.124    14.715 r  CPU_Core_inst/CU/resultReg[23]_i_22/O
                         net (fo=1, routed)           0.000    14.715    CPU_Core_inst/CU/resultReg[23]_i_22_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.265 r  CPU_Core_inst/CU/resultReg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.265    CPU_Core_inst/CU/resultReg_reg[23]_i_6_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.379 r  CPU_Core_inst/CU/resultReg_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.379    CPU_Core_inst/CU/resultReg_reg[26]_i_7_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.618 r  CPU_Core_inst/CU/resultReg_reg[31]_i_9/O[2]
                         net (fo=1, routed)           0.601    16.219    CPU_Core_inst/CU/ALU_inst/data10[30]
    SLICE_X35Y96         LUT6 (Prop_lut6_I1_O)        0.302    16.521 f  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=1, routed)           0.491    17.012    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.136 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=2, routed)           0.541    17.677    CPU_Core_inst/ALU_inst/resultReg_reg[31]_1[30]
    SLICE_X34Y96         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.434    14.775    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X34Y96         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y96         FDCE (Setup_fdce_C_D)       -0.031    14.895    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -17.677    
  -------------------------------------------------------------------
                         slack                                 -2.781    

Slack (VIOLATED) :        -2.726ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.516ns  (logic 2.927ns (23.387%)  route 9.589ns (76.613%))
  Logic Levels:           13  (CARRY4=2 LUT4=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.552     5.073    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/Q
                         net (fo=108, routed)         1.130     6.721    CPU_Core_inst/CU/procState__0[1]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  CPU_Core_inst/CU/resultReg[28]_i_217/O
                         net (fo=12, routed)          0.789     7.634    CPU_Core_inst/RegisterFile_inst/resultReg_reg[29]_i_44[0]
    SLICE_X43Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.758 f  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_77/O
                         net (fo=1, routed)           0.712     8.471    CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_77_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.595 f  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_64/O
                         net (fo=2, routed)           0.000     8.595    CPU_Core_inst/CU/resultReg[7]_i_45_2
    SLICE_X43Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     8.807 f  CPU_Core_inst/CU/resultReg_reg[29]_i_44/O
                         net (fo=140, routed)         1.504    10.310    CPU_Core_inst/CU/bitManipulationValue[4]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.299    10.609 r  CPU_Core_inst/CU/resultReg[22]_i_22/O
                         net (fo=4, routed)           1.056    11.665    CPU_Core_inst/CU/resultReg[22]_i_22_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.789 r  CPU_Core_inst/CU/resultReg[20]_i_15/O
                         net (fo=2, routed)           0.606    12.395    CPU_Core_inst/CU/resultReg[20]_i_15_n_0
    SLICE_X42Y93         LUT4 (Prop_lut4_I0_O)        0.124    12.519 r  CPU_Core_inst/CU/resultReg[19]_i_15/O
                         net (fo=2, routed)           1.101    13.620    CPU_Core_inst/CU/resultReg[19]_i_15_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    13.744 r  CPU_Core_inst/CU/resultReg[19]_i_5/O
                         net (fo=17, routed)          0.962    14.707    CPU_Core_inst/CU/resultReg[19]_i_5_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.092 r  CPU_Core_inst/CU/resultReg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.092    CPU_Core_inst/CU/resultReg_reg[19]_i_10_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.314 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/O[0]
                         net (fo=1, routed)           0.658    15.971    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_7
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.299    16.270 r  CPU_Core_inst/CU/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.291    16.562    CPU_Core_inst/CU/resultReg[20]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I4_O)        0.124    16.686 r  CPU_Core_inst/CU/resultReg[20]_i_3/O
                         net (fo=1, routed)           0.296    16.981    CPU_Core_inst/CU/resultReg[20]_i_3_n_0
    SLICE_X29Y96         LUT4 (Prop_lut4_I1_O)        0.124    17.105 r  CPU_Core_inst/CU/resultReg[20]_i_1/O
                         net (fo=2, routed)           0.483    17.588    CPU_Core_inst/ALU_inst/resultReg_reg[31]_1[20]
    SLICE_X29Y96         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.437    14.778    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X29Y96         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[20]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X29Y96         FDCE (Setup_fdce_C_D)       -0.067    14.862    CPU_Core_inst/ALU_inst/resultReg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -17.588    
  -------------------------------------------------------------------
                         slack                                 -2.726    

Slack (VIOLATED) :        -2.665ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.452ns  (logic 3.264ns (26.212%)  route 9.188ns (73.788%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.552     5.073    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/Q
                         net (fo=108, routed)         1.130     6.721    CPU_Core_inst/CU/procState__0[1]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  CPU_Core_inst/CU/resultReg[28]_i_217/O
                         net (fo=12, routed)          0.720     7.565    CPU_Core_inst/RegisterFile_inst/resultReg_reg[29]_i_44[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81/O
                         net (fo=1, routed)           0.773     8.462    CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.586 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_66/O
                         net (fo=2, routed)           0.000     8.586    CPU_Core_inst/CU/resultReg[7]_i_45_1
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     8.827 r  CPU_Core_inst/CU/resultReg_reg[29]_i_45/O
                         net (fo=137, routed)         0.849     9.676    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.298     9.974 f  CPU_Core_inst/CU/resultReg[29]_i_22/O
                         net (fo=45, routed)          1.599    11.573    CPU_Core_inst/CU/resultReg[29]_i_22_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I2_O)        0.124    11.697 f  CPU_Core_inst/CU/resultReg[24]_i_18/O
                         net (fo=3, routed)           0.595    12.292    CPU_Core_inst/CU/resultReg[24]_i_18_n_0
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.124    12.416 f  CPU_Core_inst/CU/resultReg[22]_i_6/O
                         net (fo=7, routed)           0.612    13.027    CPU_Core_inst/CU/resultReg[22]_i_6_n_0
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.151 f  CPU_Core_inst/CU/resultReg[21]_i_11/O
                         net (fo=2, routed)           0.579    13.730    CPU_Core_inst/CU/resultReg[21]_i_11_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.854 r  CPU_Core_inst/CU/resultReg[21]_i_3/O
                         net (fo=15, routed)          0.738    14.591    CPU_Core_inst/CU/resultReg[21]_i_3_n_0
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.124    14.715 r  CPU_Core_inst/CU/resultReg[23]_i_22/O
                         net (fo=1, routed)           0.000    14.715    CPU_Core_inst/CU/resultReg[23]_i_22_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.265 r  CPU_Core_inst/CU/resultReg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.265    CPU_Core_inst/CU/resultReg_reg[23]_i_6_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.504 r  CPU_Core_inst/CU/resultReg_reg[26]_i_7/O[2]
                         net (fo=1, routed)           0.742    16.246    CPU_Core_inst/CU/ALU_inst/data10[26]
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.302    16.548 f  CPU_Core_inst/CU/resultReg[26]_i_2/O
                         net (fo=1, routed)           0.443    16.991    CPU_Core_inst/CU/resultReg[26]_i_2_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.115 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           0.410    17.525    CPU_Core_inst/ALU_inst/resultReg_reg[31]_1[26]
    SLICE_X31Y94         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.435    14.776    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X31Y94         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X31Y94         FDCE (Setup_fdce_C_D)       -0.067    14.860    CPU_Core_inst/ALU_inst/resultReg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -17.525    
  -------------------------------------------------------------------
                         slack                                 -2.665    

Slack (VIOLATED) :        -2.643ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 3.586ns (28.846%)  route 8.845ns (71.154%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.552     5.073    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/Q
                         net (fo=108, routed)         1.130     6.721    CPU_Core_inst/CU/procState__0[1]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  CPU_Core_inst/CU/resultReg[28]_i_217/O
                         net (fo=12, routed)          0.720     7.565    CPU_Core_inst/RegisterFile_inst/resultReg_reg[29]_i_44[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81/O
                         net (fo=1, routed)           0.773     8.462    CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.586 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_66/O
                         net (fo=2, routed)           0.000     8.586    CPU_Core_inst/CU/resultReg[7]_i_45_1
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     8.827 r  CPU_Core_inst/CU/resultReg_reg[29]_i_45/O
                         net (fo=137, routed)         1.544    10.371    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X41Y95         LUT4 (Prop_lut4_I1_O)        0.326    10.697 r  CPU_Core_inst/CU/resultReg[16]_i_23/O
                         net (fo=3, routed)           0.615    11.312    CPU_Core_inst/CU/resultReg[16]_i_23_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  CPU_Core_inst/CU/resultReg[14]_i_17/O
                         net (fo=2, routed)           0.588    12.232    CPU_Core_inst/CU/resultReg[14]_i_17_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.356 r  CPU_Core_inst/CU/resultReg[13]_i_10/O
                         net (fo=1, routed)           0.987    13.343    CPU_Core_inst/CU/resultReg[13]_i_10_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    13.467 r  CPU_Core_inst/CU/resultReg[13]_i_5/O
                         net (fo=16, routed)          0.687    14.154    CPU_Core_inst/CU/flagsReg[0]_i_203_n_0
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.124    14.278 r  CPU_Core_inst/CU/resultReg[15]_i_33/O
                         net (fo=1, routed)           0.000    14.278    CPU_Core_inst/CU/resultReg[15]_i_33_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  CPU_Core_inst/CU/resultReg_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.828    CPU_Core_inst/CU/resultReg_reg[15]_i_9_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  CPU_Core_inst/CU/resultReg_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.942    CPU_Core_inst/CU/resultReg_reg[19]_i_9_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.276 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/O[1]
                         net (fo=1, routed)           0.738    16.015    CPU_Core_inst/CU/resultReg_reg[23]_i_9_n_6
    SLICE_X28Y92         LUT5 (Prop_lut5_I0_O)        0.303    16.318 r  CPU_Core_inst/CU/resultReg[21]_i_16/O
                         net (fo=1, routed)           0.405    16.723    CPU_Core_inst/CU/resultReg[21]_i_16_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I4_O)        0.124    16.847 r  CPU_Core_inst/CU/resultReg[21]_i_1_comp/O
                         net (fo=2, routed)           0.657    17.504    CPU_Core_inst/ALU_inst/resultReg_reg[31]_1[21]
    SLICE_X28Y91         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.436    14.777    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X28Y91         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X28Y91         FDCE (Setup_fdce_C_D)       -0.067    14.861    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -17.504    
  -------------------------------------------------------------------
                         slack                                 -2.643    

Slack (VIOLATED) :        -2.637ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.599ns  (logic 3.358ns (26.653%)  route 9.241ns (73.347%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.552     5.073    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/Q
                         net (fo=108, routed)         1.130     6.721    CPU_Core_inst/CU/procState__0[1]
    SLICE_X45Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.845 r  CPU_Core_inst/CU/resultReg[28]_i_217/O
                         net (fo=12, routed)          0.720     7.565    CPU_Core_inst/RegisterFile_inst/resultReg_reg[29]_i_44[0]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81/O
                         net (fo=1, routed)           0.773     8.462    CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_81_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.586 r  CPU_Core_inst/RegisterFile_inst/resultReg[29]_i_66/O
                         net (fo=2, routed)           0.000     8.586    CPU_Core_inst/CU/resultReg[7]_i_45_1
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     8.827 r  CPU_Core_inst/CU/resultReg_reg[29]_i_45/O
                         net (fo=137, routed)         0.849     9.676    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.298     9.974 f  CPU_Core_inst/CU/resultReg[29]_i_22/O
                         net (fo=45, routed)          1.599    11.573    CPU_Core_inst/CU/resultReg[29]_i_22_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I2_O)        0.124    11.697 f  CPU_Core_inst/CU/resultReg[24]_i_18/O
                         net (fo=3, routed)           0.595    12.292    CPU_Core_inst/CU/resultReg[24]_i_18_n_0
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.124    12.416 f  CPU_Core_inst/CU/resultReg[22]_i_6/O
                         net (fo=7, routed)           0.612    13.027    CPU_Core_inst/CU/resultReg[22]_i_6_n_0
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.151 f  CPU_Core_inst/CU/resultReg[21]_i_11/O
                         net (fo=2, routed)           0.579    13.730    CPU_Core_inst/CU/resultReg[21]_i_11_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.854 r  CPU_Core_inst/CU/resultReg[21]_i_3/O
                         net (fo=15, routed)          0.738    14.591    CPU_Core_inst/CU/resultReg[21]_i_3_n_0
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.124    14.715 r  CPU_Core_inst/CU/resultReg[23]_i_22/O
                         net (fo=1, routed)           0.000    14.715    CPU_Core_inst/CU/resultReg[23]_i_22_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.265 r  CPU_Core_inst/CU/resultReg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.265    CPU_Core_inst/CU/resultReg_reg[23]_i_6_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.379 r  CPU_Core_inst/CU/resultReg_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.379    CPU_Core_inst/CU/resultReg_reg[26]_i_7_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.601 r  CPU_Core_inst/CU/resultReg_reg[31]_i_9/O[0]
                         net (fo=1, routed)           0.915    16.517    CPU_Core_inst/CU/ALU_inst/data10[28]
    SLICE_X35Y100        LUT6 (Prop_lut6_I3_O)        0.299    16.816 r  CPU_Core_inst/CU/resultReg[28]_i_7_comp/O
                         net (fo=1, routed)           0.149    16.964    CPU_Core_inst/CU/resultReg[28]_i_7_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I5_O)        0.124    17.088 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=2, routed)           0.583    17.672    CPU_Core_inst/ALU_inst/resultReg_reg[31]_1[28]
    SLICE_X35Y100        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.609    14.950    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X35Y100        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X35Y100        FDCE (Setup_fdce_C_D)       -0.067    15.035    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -17.672    
  -------------------------------------------------------------------
                         slack                                 -2.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_inst/ram_reg_0_15_0_0__22/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.557     1.440    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X32Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  CPU_Core_inst/ALU_inst/resultReg_reg[4]/Q
                         net (fo=189, routed)         0.230     1.811    ram_inst/ram_reg_0_15_0_0__22/A2
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__22/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    ram_inst/ram_reg_0_15_0_0__22/WCLK
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__22/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y84         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.726    ram_inst/ram_reg_0_15_0_0__22/SP
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_inst/ram_reg_0_15_0_0__24/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.557     1.440    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X32Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  CPU_Core_inst/ALU_inst/resultReg_reg[4]/Q
                         net (fo=189, routed)         0.230     1.811    ram_inst/ram_reg_0_15_0_0__24/A2
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__24/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    ram_inst/ram_reg_0_15_0_0__24/WCLK
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__24/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y84         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.726    ram_inst/ram_reg_0_15_0_0__24/SP
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_inst/ram_reg_0_15_0_0__26/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.557     1.440    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X32Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  CPU_Core_inst/ALU_inst/resultReg_reg[4]/Q
                         net (fo=189, routed)         0.230     1.811    ram_inst/ram_reg_0_15_0_0__26/A2
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__26/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    ram_inst/ram_reg_0_15_0_0__26/WCLK
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__26/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y84         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.726    ram_inst/ram_reg_0_15_0_0__26/SP
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_inst/ram_reg_0_15_0_0__28/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.557     1.440    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X32Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  CPU_Core_inst/ALU_inst/resultReg_reg[4]/Q
                         net (fo=189, routed)         0.230     1.811    ram_inst/ram_reg_0_15_0_0__28/A2
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__28/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    ram_inst/ram_reg_0_15_0_0__28/WCLK
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__28/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y84         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.726    ram_inst/ram_reg_0_15_0_0__28/SP
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_inst/ram_reg_0_15_0_0__22/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.910%)  route 0.263ns (65.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.557     1.440    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X31Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  CPU_Core_inst/ALU_inst/resultReg_reg[5]/Q
                         net (fo=220, routed)         0.263     1.844    ram_inst/ram_reg_0_15_0_0__22/A3
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__22/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    ram_inst/ram_reg_0_15_0_0__22/WCLK
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__22/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y84         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.712    ram_inst/ram_reg_0_15_0_0__22/SP
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_inst/ram_reg_0_15_0_0__24/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.910%)  route 0.263ns (65.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.557     1.440    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X31Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  CPU_Core_inst/ALU_inst/resultReg_reg[5]/Q
                         net (fo=220, routed)         0.263     1.844    ram_inst/ram_reg_0_15_0_0__24/A3
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__24/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    ram_inst/ram_reg_0_15_0_0__24/WCLK
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__24/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y84         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.712    ram_inst/ram_reg_0_15_0_0__24/SP
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_inst/ram_reg_0_15_0_0__26/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.910%)  route 0.263ns (65.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.557     1.440    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X31Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  CPU_Core_inst/ALU_inst/resultReg_reg[5]/Q
                         net (fo=220, routed)         0.263     1.844    ram_inst/ram_reg_0_15_0_0__26/A3
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__26/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    ram_inst/ram_reg_0_15_0_0__26/WCLK
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__26/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y84         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.712    ram_inst/ram_reg_0_15_0_0__26/SP
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_inst/ram_reg_0_15_0_0__28/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.910%)  route 0.263ns (65.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.557     1.440    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X31Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  CPU_Core_inst/ALU_inst/resultReg_reg[5]/Q
                         net (fo=220, routed)         0.263     1.844    ram_inst/ram_reg_0_15_0_0__28/A3
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__28/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    ram_inst/ram_reg_0_15_0_0__28/WCLK
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__28/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y84         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.712    ram_inst/ram_reg_0_15_0_0__28/SP
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_inst/ram_reg_0_15_0_0__22/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.831%)  route 0.301ns (70.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.557     1.440    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X33Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.128     1.568 r  CPU_Core_inst/ALU_inst/resultReg_reg[3]/Q
                         net (fo=282, routed)         0.301     1.869    ram_inst/ram_reg_0_15_0_0__22/A1
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__22/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    ram_inst/ram_reg_0_15_0_0__22/WCLK
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__22/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y84         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.727    ram_inst/ram_reg_0_15_0_0__22/SP
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_inst/ram_reg_0_15_0_0__24/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.831%)  route 0.301ns (70.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.557     1.440    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X33Y85         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.128     1.568 r  CPU_Core_inst/ALU_inst/resultReg_reg[3]/Q
                         net (fo=282, routed)         0.301     1.869    ram_inst/ram_reg_0_15_0_0__24/A1
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__24/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    ram_inst/ram_reg_0_15_0_0__24/WCLK
    SLICE_X34Y84         RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__24/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y84         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.727    ram_inst/ram_reg_0_15_0_0__24/SP
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X38Y97   CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y102  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y92   CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y88   CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y89   CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y89   CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X29Y89   CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y88   CPU_Core_inst/ALU_inst/resultReg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y90   CPU_Core_inst/ALU_inst/resultReg_reg[14]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80   ram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80   ram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80   ram_inst/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80   ram_inst/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80   ram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80   ram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80   ram_inst/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80   ram_inst/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81   ram_inst/ram_reg_0_15_0_0__11/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        116.075ns  (logic 39.556ns (34.078%)  route 76.518ns (65.922%))
  Logic Levels:           125  (CARRY4=71 LUT1=2 LUT2=5 LUT3=12 LUT4=11 LUT5=9 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.535     5.056    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X36Y73         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.456     5.512 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/Q
                         net (fo=42, routed)          3.728     9.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[1]
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76/O
                         net (fo=1, routed)           0.000     9.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59/CO[3]
                         net (fo=1, routed)           0.001     9.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.257    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.705 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/O[1]
                         net (fo=21, routed)          2.348    13.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[23][1]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.303    13.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711/O
                         net (fo=1, routed)           0.000    13.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.905 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304/CO[3]
                         net (fo=1, routed)           0.000    13.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.239 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_157/O[1]
                         net (fo=6, routed)           1.183    15.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_160_0[24]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.303    15.726 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_429/O
                         net (fo=30, routed)          1.987    17.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_1
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005/O
                         net (fo=4, routed)           1.174    19.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    19.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009/O
                         net (fo=1, routed)           0.000    19.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.000    19.514    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    19.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.748 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    19.748    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.002 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.543    21.545    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.367    21.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856/O
                         net (fo=2, routed)           1.098    23.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    23.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860/O
                         net (fo=1, routed)           0.000    23.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/CO[3]
                         net (fo=1, routed)           0.001    23.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196/O[0]
                         net (fo=3, routed)           1.130    25.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196_n_7
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.299    25.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664/O
                         net (fo=2, routed)           0.686    26.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.152    26.156 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187/O
                         net (fo=2, routed)           0.868    27.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.326    27.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191/O
                         net (fo=1, routed)           0.000    27.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.751 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.001    27.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.086 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           1.015    29.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X46Y48         LUT2 (Prop_lut2_I0_O)        0.303    29.404 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    29.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.937 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.937    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.252 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.232    31.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.307    31.791 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.497    32.288    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    32.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.085 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.920    34.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.373    34.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         4.358    38.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    38.860 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.829    39.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    40.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.490 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/O[0]
                         net (fo=2, routed)           0.822    41.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[5]
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.299    41.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335/O
                         net (fo=1, routed)           0.000    41.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.125 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053/CO[3]
                         net (fo=1, routed)           0.000    42.125    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/O[1]
                         net (fo=1, routed)           0.895    43.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.306    43.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778/O
                         net (fo=42, routed)          3.081    46.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778_n_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.152    46.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373/O
                         net (fo=4, routed)           0.582    47.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.326    47.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316/O
                         net (fo=1, routed)           0.000    47.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032/CO[3]
                         net (fo=1, routed)           0.000    48.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.454 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744/CO[3]
                         net (fo=1, routed)           0.000    48.454    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.568 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    48.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.682 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/CO[3]
                         net (fo=1, routed)           0.000    48.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    48.796    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.910 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992/CO[3]
                         net (fo=1, routed)           0.000    48.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269/CO[0]
                         net (fo=40, routed)          1.314    50.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269_n_3
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.395    50.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704/O
                         net (fo=2, routed)           0.857    51.746    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.328    52.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708/O
                         net (fo=1, routed)           0.000    52.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    52.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247/O[2]
                         net (fo=3, routed)           1.151    53.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247_n_5
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.301    54.104 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250/O
                         net (fo=2, routed)           0.719    54.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.118    54.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=2, routed)           0.964    55.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.326    56.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607/O
                         net (fo=1, routed)           0.000    56.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983/CO[3]
                         net (fo=1, routed)           0.000    56.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467/O[1]
                         net (fo=7, routed)           1.000    58.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.303    58.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343/O
                         net (fo=1, routed)           0.000    58.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    58.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    59.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.585    59.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.302    60.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.535    60.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    61.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.025    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.279 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          2.246    63.524    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X54Y28         LUT6 (Prop_lut6_I4_O)        0.367    63.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.575    64.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    65.122 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    65.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    65.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    65.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    65.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    65.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.840    68.646    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.124    68.770 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.690    73.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y36         LUT4 (Prop_lut4_I3_O)        0.150    73.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           0.871    74.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    75.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    75.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    75.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[2]
                         net (fo=2, routed)           0.972    76.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_5
    SLICE_X58Y37         LUT3 (Prop_lut3_I2_O)        0.301    76.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015/O
                         net (fo=2, routed)           1.114    77.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015_n_0
    SLICE_X59Y37         LUT4 (Prop_lut4_I3_O)        0.124    77.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019/O
                         net (fo=1, routed)           0.000    77.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.360 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    78.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.298    79.992    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.303    80.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.284    81.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.156    81.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.784    82.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.355    82.875 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    82.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    83.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.782    85.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.302    85.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662/O
                         net (fo=1, routed)           0.000    85.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    86.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/O[1]
                         net (fo=3, routed)           0.949    87.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_6
    SLICE_X52Y39         LUT4 (Prop_lut4_I2_O)        0.303    87.714 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046/O
                         net (fo=1, routed)           0.000    87.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.247 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483/CO[3]
                         net (fo=1, routed)           0.000    88.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252/CO[3]
                         net (fo=1, routed)           0.000    88.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.481 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129/CO[3]
                         net (fo=1, routed)           0.000    88.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          1.294    90.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.367    90.396 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.667    91.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    91.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/CO[3]
                         net (fo=1, routed)           0.000    91.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951/CO[3]
                         net (fo=1, routed)           0.000    91.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    92.249 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_444/O[3]
                         net (fo=2, routed)           0.880    93.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[16]
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.307    93.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418/O
                         net (fo=1, routed)           0.000    93.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817/CO[3]
                         net (fo=1, routed)           0.000    93.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    94.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1829/O[1]
                         net (fo=1, routed)           1.120    95.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[18]
    SLICE_X54Y45         LUT5 (Prop_lut5_I0_O)        0.303    95.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225/O
                         net (fo=14, routed)          1.868    97.461    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225_n_0
    SLICE_X64Y50         LUT3 (Prop_lut3_I2_O)        0.150    97.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176/O
                         net (fo=2, routed)           0.820    98.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I3_O)        0.328    98.759 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180/O
                         net (fo=1, routed)           0.000    98.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    99.160 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.001    99.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    99.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[3]
                         net (fo=2, routed)           0.809   100.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_4
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.328   100.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667/O
                         net (fo=2, routed)           0.854   101.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667_n_0
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.328   101.794 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671/O
                         net (fo=1, routed)           0.000   101.794    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   102.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[0]
                         net (fo=4, routed)           0.720   102.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_7
    SLICE_X65Y49         LUT3 (Prop_lut3_I2_O)        0.299   103.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316/O
                         net (fo=1, routed)           1.104   104.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124   104.288 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150/O
                         net (fo=2, routed)           1.137   105.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124   105.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154/O
                         net (fo=1, routed)           0.000   105.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.925 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77/CO[3]
                         net (fo=1, routed)           0.000   105.925    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           0.968   107.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.306   107.523 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   107.523    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.783   108.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.303   108.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   108.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   109.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/CO[3]
                         net (fo=1, routed)           0.001   109.212    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   109.431 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=6, routed)           0.967   110.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.295   110.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O
                         net (fo=1, routed)           0.627   111.320    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124   111.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   111.444    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217   111.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.600   112.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.299   112.560 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           1.368   113.928    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X58Y48         LUT5 (Prop_lut5_I3_O)        0.124   114.052 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.280   114.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124   114.456 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.144   117.599    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531   121.131 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000   121.131    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        115.986ns  (logic 39.725ns (34.250%)  route 76.261ns (65.750%))
  Logic Levels:           125  (CARRY4=71 LUT1=2 LUT2=5 LUT3=12 LUT4=11 LUT5=9 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.535     5.056    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X36Y73         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.456     5.512 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/Q
                         net (fo=42, routed)          3.728     9.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[1]
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76/O
                         net (fo=1, routed)           0.000     9.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59/CO[3]
                         net (fo=1, routed)           0.001     9.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.257    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.705 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/O[1]
                         net (fo=21, routed)          2.348    13.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[23][1]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.303    13.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711/O
                         net (fo=1, routed)           0.000    13.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.905 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304/CO[3]
                         net (fo=1, routed)           0.000    13.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.239 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_157/O[1]
                         net (fo=6, routed)           1.183    15.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_160_0[24]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.303    15.726 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_429/O
                         net (fo=30, routed)          1.987    17.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_1
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005/O
                         net (fo=4, routed)           1.174    19.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    19.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009/O
                         net (fo=1, routed)           0.000    19.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.000    19.514    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    19.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.748 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    19.748    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.002 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.543    21.545    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.367    21.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856/O
                         net (fo=2, routed)           1.098    23.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    23.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860/O
                         net (fo=1, routed)           0.000    23.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/CO[3]
                         net (fo=1, routed)           0.001    23.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196/O[0]
                         net (fo=3, routed)           1.130    25.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196_n_7
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.299    25.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664/O
                         net (fo=2, routed)           0.686    26.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.152    26.156 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187/O
                         net (fo=2, routed)           0.868    27.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.326    27.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191/O
                         net (fo=1, routed)           0.000    27.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.751 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.001    27.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.086 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           1.015    29.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X46Y48         LUT2 (Prop_lut2_I0_O)        0.303    29.404 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    29.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.937 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.937    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.252 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.232    31.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.307    31.791 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.497    32.288    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    32.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.085 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.920    34.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.373    34.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         4.358    38.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    38.860 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.829    39.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    40.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.490 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/O[0]
                         net (fo=2, routed)           0.822    41.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[5]
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.299    41.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335/O
                         net (fo=1, routed)           0.000    41.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.125 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053/CO[3]
                         net (fo=1, routed)           0.000    42.125    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/O[1]
                         net (fo=1, routed)           0.895    43.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.306    43.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778/O
                         net (fo=42, routed)          3.081    46.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778_n_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.152    46.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373/O
                         net (fo=4, routed)           0.582    47.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.326    47.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316/O
                         net (fo=1, routed)           0.000    47.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032/CO[3]
                         net (fo=1, routed)           0.000    48.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.454 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744/CO[3]
                         net (fo=1, routed)           0.000    48.454    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.568 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    48.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.682 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/CO[3]
                         net (fo=1, routed)           0.000    48.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    48.796    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.910 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992/CO[3]
                         net (fo=1, routed)           0.000    48.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269/CO[0]
                         net (fo=40, routed)          1.314    50.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269_n_3
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.395    50.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704/O
                         net (fo=2, routed)           0.857    51.746    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.328    52.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708/O
                         net (fo=1, routed)           0.000    52.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    52.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247/O[2]
                         net (fo=3, routed)           1.151    53.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247_n_5
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.301    54.104 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250/O
                         net (fo=2, routed)           0.719    54.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.118    54.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=2, routed)           0.964    55.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.326    56.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607/O
                         net (fo=1, routed)           0.000    56.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983/CO[3]
                         net (fo=1, routed)           0.000    56.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467/O[1]
                         net (fo=7, routed)           1.000    58.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.303    58.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343/O
                         net (fo=1, routed)           0.000    58.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    58.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    59.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.585    59.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.302    60.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.535    60.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    61.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.025    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.279 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          2.246    63.524    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X54Y28         LUT6 (Prop_lut6_I4_O)        0.367    63.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.575    64.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    65.122 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    65.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    65.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    65.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    65.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    65.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.840    68.646    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.124    68.770 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.690    73.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y36         LUT4 (Prop_lut4_I3_O)        0.150    73.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           0.871    74.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    75.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    75.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    75.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[2]
                         net (fo=2, routed)           0.972    76.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_5
    SLICE_X58Y37         LUT3 (Prop_lut3_I2_O)        0.301    76.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015/O
                         net (fo=2, routed)           1.114    77.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015_n_0
    SLICE_X59Y37         LUT4 (Prop_lut4_I3_O)        0.124    77.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019/O
                         net (fo=1, routed)           0.000    77.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.360 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    78.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.298    79.992    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.303    80.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.284    81.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.156    81.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.784    82.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.355    82.875 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    82.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    83.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.782    85.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.302    85.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662/O
                         net (fo=1, routed)           0.000    85.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    86.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/O[1]
                         net (fo=3, routed)           0.949    87.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_6
    SLICE_X52Y39         LUT4 (Prop_lut4_I2_O)        0.303    87.714 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046/O
                         net (fo=1, routed)           0.000    87.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.247 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483/CO[3]
                         net (fo=1, routed)           0.000    88.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252/CO[3]
                         net (fo=1, routed)           0.000    88.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.481 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129/CO[3]
                         net (fo=1, routed)           0.000    88.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          1.294    90.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.367    90.396 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.667    91.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    91.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/CO[3]
                         net (fo=1, routed)           0.000    91.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951/CO[3]
                         net (fo=1, routed)           0.000    91.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    92.249 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_444/O[3]
                         net (fo=2, routed)           0.880    93.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[16]
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.307    93.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418/O
                         net (fo=1, routed)           0.000    93.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817/CO[3]
                         net (fo=1, routed)           0.000    93.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    94.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1829/O[1]
                         net (fo=1, routed)           1.120    95.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[18]
    SLICE_X54Y45         LUT5 (Prop_lut5_I0_O)        0.303    95.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225/O
                         net (fo=14, routed)          1.868    97.461    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225_n_0
    SLICE_X64Y50         LUT3 (Prop_lut3_I2_O)        0.150    97.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176/O
                         net (fo=2, routed)           0.820    98.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I3_O)        0.328    98.759 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180/O
                         net (fo=1, routed)           0.000    98.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    99.160 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.001    99.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    99.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[3]
                         net (fo=2, routed)           0.809   100.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_4
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.328   100.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667/O
                         net (fo=2, routed)           0.854   101.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667_n_0
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.328   101.794 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671/O
                         net (fo=1, routed)           0.000   101.794    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   102.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[0]
                         net (fo=4, routed)           0.720   102.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_7
    SLICE_X65Y49         LUT3 (Prop_lut3_I2_O)        0.299   103.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316/O
                         net (fo=1, routed)           1.104   104.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124   104.288 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150/O
                         net (fo=2, routed)           1.137   105.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124   105.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154/O
                         net (fo=1, routed)           0.000   105.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.925 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77/CO[3]
                         net (fo=1, routed)           0.000   105.925    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           0.968   107.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.306   107.523 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   107.523    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.783   108.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.303   108.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   108.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   109.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/CO[3]
                         net (fo=1, routed)           0.001   109.212    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   109.431 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=6, routed)           0.967   110.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.295   110.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O
                         net (fo=1, routed)           0.627   111.320    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124   111.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   111.444    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217   111.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.600   112.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.299   112.560 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           0.973   113.533    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X58Y48         LUT5 (Prop_lut5_I3_O)        0.118   113.651 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.808   114.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I5_O)        0.326   114.785 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.752   117.537    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504   121.042 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000   121.042    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        115.841ns  (logic 39.789ns (34.348%)  route 76.052ns (65.652%))
  Logic Levels:           125  (CARRY4=71 LUT1=2 LUT2=5 LUT3=12 LUT4=11 LUT5=9 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.535     5.056    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X36Y73         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.456     5.512 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/Q
                         net (fo=42, routed)          3.728     9.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[1]
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76/O
                         net (fo=1, routed)           0.000     9.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59/CO[3]
                         net (fo=1, routed)           0.001     9.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.257    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.705 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/O[1]
                         net (fo=21, routed)          2.348    13.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[23][1]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.303    13.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711/O
                         net (fo=1, routed)           0.000    13.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.905 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304/CO[3]
                         net (fo=1, routed)           0.000    13.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.239 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_157/O[1]
                         net (fo=6, routed)           1.183    15.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_160_0[24]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.303    15.726 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_429/O
                         net (fo=30, routed)          1.987    17.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_1
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005/O
                         net (fo=4, routed)           1.174    19.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    19.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009/O
                         net (fo=1, routed)           0.000    19.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.000    19.514    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    19.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.748 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    19.748    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.002 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.543    21.545    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.367    21.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856/O
                         net (fo=2, routed)           1.098    23.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    23.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860/O
                         net (fo=1, routed)           0.000    23.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/CO[3]
                         net (fo=1, routed)           0.001    23.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196/O[0]
                         net (fo=3, routed)           1.130    25.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196_n_7
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.299    25.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664/O
                         net (fo=2, routed)           0.686    26.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.152    26.156 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187/O
                         net (fo=2, routed)           0.868    27.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.326    27.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191/O
                         net (fo=1, routed)           0.000    27.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.751 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.001    27.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.086 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           1.015    29.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X46Y48         LUT2 (Prop_lut2_I0_O)        0.303    29.404 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    29.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.937 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.937    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.252 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.232    31.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.307    31.791 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.497    32.288    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    32.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.085 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.920    34.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.373    34.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         4.358    38.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    38.860 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.829    39.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    40.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.490 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/O[0]
                         net (fo=2, routed)           0.822    41.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[5]
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.299    41.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335/O
                         net (fo=1, routed)           0.000    41.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.125 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053/CO[3]
                         net (fo=1, routed)           0.000    42.125    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/O[1]
                         net (fo=1, routed)           0.895    43.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.306    43.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778/O
                         net (fo=42, routed)          3.081    46.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778_n_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.152    46.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373/O
                         net (fo=4, routed)           0.582    47.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.326    47.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316/O
                         net (fo=1, routed)           0.000    47.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032/CO[3]
                         net (fo=1, routed)           0.000    48.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.454 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744/CO[3]
                         net (fo=1, routed)           0.000    48.454    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.568 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    48.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.682 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/CO[3]
                         net (fo=1, routed)           0.000    48.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    48.796    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.910 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992/CO[3]
                         net (fo=1, routed)           0.000    48.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269/CO[0]
                         net (fo=40, routed)          1.314    50.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269_n_3
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.395    50.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704/O
                         net (fo=2, routed)           0.857    51.746    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.328    52.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708/O
                         net (fo=1, routed)           0.000    52.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    52.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247/O[2]
                         net (fo=3, routed)           1.151    53.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247_n_5
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.301    54.104 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250/O
                         net (fo=2, routed)           0.719    54.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.118    54.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=2, routed)           0.964    55.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.326    56.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607/O
                         net (fo=1, routed)           0.000    56.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983/CO[3]
                         net (fo=1, routed)           0.000    56.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467/O[1]
                         net (fo=7, routed)           1.000    58.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.303    58.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343/O
                         net (fo=1, routed)           0.000    58.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    58.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    59.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.585    59.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.302    60.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.535    60.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    61.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.025    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.279 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          2.246    63.524    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X54Y28         LUT6 (Prop_lut6_I4_O)        0.367    63.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.575    64.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    65.122 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    65.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    65.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    65.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    65.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    65.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.840    68.646    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.124    68.770 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.690    73.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y36         LUT4 (Prop_lut4_I3_O)        0.150    73.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           0.871    74.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    75.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    75.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    75.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[2]
                         net (fo=2, routed)           0.972    76.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_5
    SLICE_X58Y37         LUT3 (Prop_lut3_I2_O)        0.301    76.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015/O
                         net (fo=2, routed)           1.114    77.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015_n_0
    SLICE_X59Y37         LUT4 (Prop_lut4_I3_O)        0.124    77.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019/O
                         net (fo=1, routed)           0.000    77.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.360 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    78.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.298    79.992    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.303    80.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.284    81.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.156    81.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.784    82.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.355    82.875 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    82.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    83.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.782    85.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.302    85.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662/O
                         net (fo=1, routed)           0.000    85.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    86.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/O[1]
                         net (fo=3, routed)           0.949    87.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_6
    SLICE_X52Y39         LUT4 (Prop_lut4_I2_O)        0.303    87.714 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046/O
                         net (fo=1, routed)           0.000    87.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.247 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483/CO[3]
                         net (fo=1, routed)           0.000    88.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252/CO[3]
                         net (fo=1, routed)           0.000    88.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.481 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129/CO[3]
                         net (fo=1, routed)           0.000    88.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          1.294    90.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.367    90.396 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.667    91.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    91.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/CO[3]
                         net (fo=1, routed)           0.000    91.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951/CO[3]
                         net (fo=1, routed)           0.000    91.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    92.249 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_444/O[3]
                         net (fo=2, routed)           0.880    93.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[16]
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.307    93.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418/O
                         net (fo=1, routed)           0.000    93.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817/CO[3]
                         net (fo=1, routed)           0.000    93.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    94.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1829/O[1]
                         net (fo=1, routed)           1.120    95.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[18]
    SLICE_X54Y45         LUT5 (Prop_lut5_I0_O)        0.303    95.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225/O
                         net (fo=14, routed)          1.868    97.461    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225_n_0
    SLICE_X64Y50         LUT3 (Prop_lut3_I2_O)        0.150    97.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176/O
                         net (fo=2, routed)           0.820    98.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I3_O)        0.328    98.759 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180/O
                         net (fo=1, routed)           0.000    98.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    99.160 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.001    99.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    99.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[3]
                         net (fo=2, routed)           0.809   100.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_4
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.328   100.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667/O
                         net (fo=2, routed)           0.854   101.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667_n_0
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.328   101.794 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671/O
                         net (fo=1, routed)           0.000   101.794    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   102.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[0]
                         net (fo=4, routed)           0.720   102.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_7
    SLICE_X65Y49         LUT3 (Prop_lut3_I2_O)        0.299   103.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316/O
                         net (fo=1, routed)           1.104   104.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124   104.288 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150/O
                         net (fo=2, routed)           1.137   105.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124   105.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154/O
                         net (fo=1, routed)           0.000   105.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.925 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77/CO[3]
                         net (fo=1, routed)           0.000   105.925    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           0.968   107.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.306   107.523 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   107.523    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.783   108.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.303   108.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   108.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   109.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/CO[3]
                         net (fo=1, routed)           0.001   109.212    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   109.431 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=6, routed)           0.967   110.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.295   110.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O
                         net (fo=1, routed)           0.627   111.320    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124   111.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   111.444    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217   111.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.600   112.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.299   112.560 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           1.190   113.750    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X59Y48         LUT5 (Prop_lut5_I3_O)        0.150   113.900 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.433   114.334    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.326   114.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.702   117.361    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536   120.897 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000   120.897    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        115.419ns  (logic 39.750ns (34.440%)  route 75.669ns (65.560%))
  Logic Levels:           125  (CARRY4=71 LUT1=2 LUT2=5 LUT3=12 LUT4=11 LUT5=9 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.535     5.056    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X36Y73         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.456     5.512 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/Q
                         net (fo=42, routed)          3.728     9.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[1]
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76/O
                         net (fo=1, routed)           0.000     9.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59/CO[3]
                         net (fo=1, routed)           0.001     9.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.257    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.705 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/O[1]
                         net (fo=21, routed)          2.348    13.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[23][1]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.303    13.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711/O
                         net (fo=1, routed)           0.000    13.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.905 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304/CO[3]
                         net (fo=1, routed)           0.000    13.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.239 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_157/O[1]
                         net (fo=6, routed)           1.183    15.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_160_0[24]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.303    15.726 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_429/O
                         net (fo=30, routed)          1.987    17.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_1
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005/O
                         net (fo=4, routed)           1.174    19.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    19.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009/O
                         net (fo=1, routed)           0.000    19.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.000    19.514    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    19.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.748 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    19.748    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.002 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.543    21.545    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.367    21.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856/O
                         net (fo=2, routed)           1.098    23.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    23.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860/O
                         net (fo=1, routed)           0.000    23.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/CO[3]
                         net (fo=1, routed)           0.001    23.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196/O[0]
                         net (fo=3, routed)           1.130    25.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196_n_7
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.299    25.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664/O
                         net (fo=2, routed)           0.686    26.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.152    26.156 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187/O
                         net (fo=2, routed)           0.868    27.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.326    27.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191/O
                         net (fo=1, routed)           0.000    27.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.751 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.001    27.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.086 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           1.015    29.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X46Y48         LUT2 (Prop_lut2_I0_O)        0.303    29.404 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    29.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.937 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.937    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.252 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.232    31.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.307    31.791 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.497    32.288    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    32.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.085 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.920    34.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.373    34.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         4.358    38.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    38.860 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.829    39.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    40.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.490 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/O[0]
                         net (fo=2, routed)           0.822    41.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[5]
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.299    41.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335/O
                         net (fo=1, routed)           0.000    41.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.125 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053/CO[3]
                         net (fo=1, routed)           0.000    42.125    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/O[1]
                         net (fo=1, routed)           0.895    43.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.306    43.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778/O
                         net (fo=42, routed)          3.081    46.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778_n_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.152    46.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373/O
                         net (fo=4, routed)           0.582    47.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.326    47.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316/O
                         net (fo=1, routed)           0.000    47.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032/CO[3]
                         net (fo=1, routed)           0.000    48.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.454 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744/CO[3]
                         net (fo=1, routed)           0.000    48.454    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.568 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    48.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.682 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/CO[3]
                         net (fo=1, routed)           0.000    48.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    48.796    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.910 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992/CO[3]
                         net (fo=1, routed)           0.000    48.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269/CO[0]
                         net (fo=40, routed)          1.314    50.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269_n_3
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.395    50.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704/O
                         net (fo=2, routed)           0.857    51.746    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.328    52.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708/O
                         net (fo=1, routed)           0.000    52.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    52.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247/O[2]
                         net (fo=3, routed)           1.151    53.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247_n_5
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.301    54.104 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250/O
                         net (fo=2, routed)           0.719    54.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.118    54.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=2, routed)           0.964    55.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.326    56.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607/O
                         net (fo=1, routed)           0.000    56.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983/CO[3]
                         net (fo=1, routed)           0.000    56.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467/O[1]
                         net (fo=7, routed)           1.000    58.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.303    58.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343/O
                         net (fo=1, routed)           0.000    58.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    58.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    59.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.585    59.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.302    60.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.535    60.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    61.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.025    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.279 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          2.246    63.524    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X54Y28         LUT6 (Prop_lut6_I4_O)        0.367    63.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.575    64.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    65.122 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    65.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    65.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    65.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    65.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    65.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.840    68.646    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.124    68.770 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.690    73.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y36         LUT4 (Prop_lut4_I3_O)        0.150    73.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           0.871    74.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    75.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    75.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    75.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[2]
                         net (fo=2, routed)           0.972    76.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_5
    SLICE_X58Y37         LUT3 (Prop_lut3_I2_O)        0.301    76.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015/O
                         net (fo=2, routed)           1.114    77.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015_n_0
    SLICE_X59Y37         LUT4 (Prop_lut4_I3_O)        0.124    77.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019/O
                         net (fo=1, routed)           0.000    77.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.360 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    78.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.298    79.992    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.303    80.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.284    81.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.156    81.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.784    82.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.355    82.875 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    82.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    83.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.782    85.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.302    85.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662/O
                         net (fo=1, routed)           0.000    85.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    86.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/O[1]
                         net (fo=3, routed)           0.949    87.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_6
    SLICE_X52Y39         LUT4 (Prop_lut4_I2_O)        0.303    87.714 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046/O
                         net (fo=1, routed)           0.000    87.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.247 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483/CO[3]
                         net (fo=1, routed)           0.000    88.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252/CO[3]
                         net (fo=1, routed)           0.000    88.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.481 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129/CO[3]
                         net (fo=1, routed)           0.000    88.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          1.294    90.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.367    90.396 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.667    91.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    91.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/CO[3]
                         net (fo=1, routed)           0.000    91.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951/CO[3]
                         net (fo=1, routed)           0.000    91.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    92.249 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_444/O[3]
                         net (fo=2, routed)           0.880    93.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[16]
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.307    93.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418/O
                         net (fo=1, routed)           0.000    93.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817/CO[3]
                         net (fo=1, routed)           0.000    93.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    94.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1829/O[1]
                         net (fo=1, routed)           1.120    95.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[18]
    SLICE_X54Y45         LUT5 (Prop_lut5_I0_O)        0.303    95.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225/O
                         net (fo=14, routed)          1.868    97.461    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225_n_0
    SLICE_X64Y50         LUT3 (Prop_lut3_I2_O)        0.150    97.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176/O
                         net (fo=2, routed)           0.820    98.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I3_O)        0.328    98.759 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180/O
                         net (fo=1, routed)           0.000    98.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    99.160 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.001    99.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    99.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[3]
                         net (fo=2, routed)           0.809   100.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_4
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.328   100.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667/O
                         net (fo=2, routed)           0.854   101.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667_n_0
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.328   101.794 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671/O
                         net (fo=1, routed)           0.000   101.794    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   102.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[0]
                         net (fo=4, routed)           0.720   102.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_7
    SLICE_X65Y49         LUT3 (Prop_lut3_I2_O)        0.299   103.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316/O
                         net (fo=1, routed)           1.104   104.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124   104.288 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150/O
                         net (fo=2, routed)           1.137   105.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124   105.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154/O
                         net (fo=1, routed)           0.000   105.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.925 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77/CO[3]
                         net (fo=1, routed)           0.000   105.925    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           0.968   107.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.306   107.523 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   107.523    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.783   108.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.303   108.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   108.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   109.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/CO[3]
                         net (fo=1, routed)           0.001   109.212    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   109.431 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=6, routed)           0.967   110.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.295   110.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O
                         net (fo=1, routed)           0.627   111.320    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124   111.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   111.444    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217   111.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.600   112.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.299   112.560 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           0.800   113.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.118   113.478 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.436   113.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.326   114.240 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.705   116.946    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529   120.475 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000   120.475    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        115.291ns  (logic 39.560ns (34.313%)  route 75.731ns (65.687%))
  Logic Levels:           125  (CARRY4=71 LUT1=2 LUT2=5 LUT3=12 LUT4=11 LUT5=9 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.535     5.056    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X36Y73         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.456     5.512 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/Q
                         net (fo=42, routed)          3.728     9.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[1]
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76/O
                         net (fo=1, routed)           0.000     9.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59/CO[3]
                         net (fo=1, routed)           0.001     9.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.257    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.705 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/O[1]
                         net (fo=21, routed)          2.348    13.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[23][1]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.303    13.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711/O
                         net (fo=1, routed)           0.000    13.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.905 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304/CO[3]
                         net (fo=1, routed)           0.000    13.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.239 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_157/O[1]
                         net (fo=6, routed)           1.183    15.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_160_0[24]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.303    15.726 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_429/O
                         net (fo=30, routed)          1.987    17.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_1
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005/O
                         net (fo=4, routed)           1.174    19.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    19.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009/O
                         net (fo=1, routed)           0.000    19.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.000    19.514    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    19.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.748 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    19.748    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.002 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.543    21.545    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.367    21.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856/O
                         net (fo=2, routed)           1.098    23.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    23.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860/O
                         net (fo=1, routed)           0.000    23.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/CO[3]
                         net (fo=1, routed)           0.001    23.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196/O[0]
                         net (fo=3, routed)           1.130    25.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196_n_7
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.299    25.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664/O
                         net (fo=2, routed)           0.686    26.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.152    26.156 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187/O
                         net (fo=2, routed)           0.868    27.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.326    27.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191/O
                         net (fo=1, routed)           0.000    27.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.751 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.001    27.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.086 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           1.015    29.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X46Y48         LUT2 (Prop_lut2_I0_O)        0.303    29.404 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    29.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.937 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.937    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.252 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.232    31.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.307    31.791 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.497    32.288    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    32.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.085 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.920    34.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.373    34.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         4.358    38.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    38.860 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.829    39.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    40.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.490 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/O[0]
                         net (fo=2, routed)           0.822    41.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[5]
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.299    41.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335/O
                         net (fo=1, routed)           0.000    41.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.125 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053/CO[3]
                         net (fo=1, routed)           0.000    42.125    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/O[1]
                         net (fo=1, routed)           0.895    43.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.306    43.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778/O
                         net (fo=42, routed)          3.081    46.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778_n_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.152    46.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373/O
                         net (fo=4, routed)           0.582    47.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.326    47.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316/O
                         net (fo=1, routed)           0.000    47.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032/CO[3]
                         net (fo=1, routed)           0.000    48.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.454 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744/CO[3]
                         net (fo=1, routed)           0.000    48.454    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.568 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    48.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.682 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/CO[3]
                         net (fo=1, routed)           0.000    48.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    48.796    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.910 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992/CO[3]
                         net (fo=1, routed)           0.000    48.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269/CO[0]
                         net (fo=40, routed)          1.314    50.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269_n_3
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.395    50.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704/O
                         net (fo=2, routed)           0.857    51.746    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.328    52.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708/O
                         net (fo=1, routed)           0.000    52.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    52.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247/O[2]
                         net (fo=3, routed)           1.151    53.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247_n_5
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.301    54.104 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250/O
                         net (fo=2, routed)           0.719    54.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.118    54.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=2, routed)           0.964    55.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.326    56.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607/O
                         net (fo=1, routed)           0.000    56.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983/CO[3]
                         net (fo=1, routed)           0.000    56.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467/O[1]
                         net (fo=7, routed)           1.000    58.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.303    58.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343/O
                         net (fo=1, routed)           0.000    58.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    58.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    59.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.585    59.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.302    60.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.535    60.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    61.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.025    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.279 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          2.246    63.524    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X54Y28         LUT6 (Prop_lut6_I4_O)        0.367    63.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.575    64.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    65.122 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    65.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    65.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    65.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    65.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    65.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.840    68.646    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.124    68.770 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.690    73.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y36         LUT4 (Prop_lut4_I3_O)        0.150    73.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           0.871    74.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    75.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    75.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    75.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[2]
                         net (fo=2, routed)           0.972    76.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_5
    SLICE_X58Y37         LUT3 (Prop_lut3_I2_O)        0.301    76.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015/O
                         net (fo=2, routed)           1.114    77.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015_n_0
    SLICE_X59Y37         LUT4 (Prop_lut4_I3_O)        0.124    77.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019/O
                         net (fo=1, routed)           0.000    77.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.360 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    78.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.298    79.992    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.303    80.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.284    81.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.156    81.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.784    82.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.355    82.875 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    82.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    83.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.782    85.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.302    85.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662/O
                         net (fo=1, routed)           0.000    85.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    86.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/O[1]
                         net (fo=3, routed)           0.949    87.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_6
    SLICE_X52Y39         LUT4 (Prop_lut4_I2_O)        0.303    87.714 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046/O
                         net (fo=1, routed)           0.000    87.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.247 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483/CO[3]
                         net (fo=1, routed)           0.000    88.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252/CO[3]
                         net (fo=1, routed)           0.000    88.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.481 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129/CO[3]
                         net (fo=1, routed)           0.000    88.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          1.294    90.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.367    90.396 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.667    91.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    91.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/CO[3]
                         net (fo=1, routed)           0.000    91.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951/CO[3]
                         net (fo=1, routed)           0.000    91.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    92.249 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_444/O[3]
                         net (fo=2, routed)           0.880    93.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[16]
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.307    93.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418/O
                         net (fo=1, routed)           0.000    93.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817/CO[3]
                         net (fo=1, routed)           0.000    93.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    94.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1829/O[1]
                         net (fo=1, routed)           1.120    95.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[18]
    SLICE_X54Y45         LUT5 (Prop_lut5_I0_O)        0.303    95.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225/O
                         net (fo=14, routed)          1.868    97.461    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225_n_0
    SLICE_X64Y50         LUT3 (Prop_lut3_I2_O)        0.150    97.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176/O
                         net (fo=2, routed)           0.820    98.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I3_O)        0.328    98.759 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180/O
                         net (fo=1, routed)           0.000    98.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    99.160 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.001    99.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    99.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[3]
                         net (fo=2, routed)           0.809   100.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_4
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.328   100.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667/O
                         net (fo=2, routed)           0.854   101.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667_n_0
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.328   101.794 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671/O
                         net (fo=1, routed)           0.000   101.794    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   102.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[0]
                         net (fo=4, routed)           0.720   102.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_7
    SLICE_X65Y49         LUT3 (Prop_lut3_I2_O)        0.299   103.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316/O
                         net (fo=1, routed)           1.104   104.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124   104.288 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150/O
                         net (fo=2, routed)           1.137   105.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124   105.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154/O
                         net (fo=1, routed)           0.000   105.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.925 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77/CO[3]
                         net (fo=1, routed)           0.000   105.925    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           0.968   107.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.306   107.523 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   107.523    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.783   108.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.303   108.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   108.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   109.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/CO[3]
                         net (fo=1, routed)           0.001   109.212    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   109.431 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=6, routed)           0.967   110.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.295   110.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O
                         net (fo=1, routed)           0.627   111.320    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124   111.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   111.444    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217   111.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.600   112.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.299   112.560 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           1.190   113.750    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X59Y48         LUT5 (Prop_lut5_I3_O)        0.124   113.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.264   114.138    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.124   114.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.550   116.812    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535   120.347 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000   120.347    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        115.261ns  (logic 39.545ns (34.309%)  route 75.716ns (65.691%))
  Logic Levels:           125  (CARRY4=71 LUT1=2 LUT2=5 LUT3=12 LUT4=11 LUT5=9 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.535     5.056    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X36Y73         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.456     5.512 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/Q
                         net (fo=42, routed)          3.728     9.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[1]
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76/O
                         net (fo=1, routed)           0.000     9.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59/CO[3]
                         net (fo=1, routed)           0.001     9.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.257    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.705 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/O[1]
                         net (fo=21, routed)          2.348    13.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[23][1]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.303    13.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711/O
                         net (fo=1, routed)           0.000    13.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.905 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304/CO[3]
                         net (fo=1, routed)           0.000    13.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.239 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_157/O[1]
                         net (fo=6, routed)           1.183    15.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_160_0[24]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.303    15.726 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_429/O
                         net (fo=30, routed)          1.987    17.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_1
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005/O
                         net (fo=4, routed)           1.174    19.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    19.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009/O
                         net (fo=1, routed)           0.000    19.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.000    19.514    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    19.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.748 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    19.748    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.002 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.543    21.545    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.367    21.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856/O
                         net (fo=2, routed)           1.098    23.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    23.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860/O
                         net (fo=1, routed)           0.000    23.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/CO[3]
                         net (fo=1, routed)           0.001    23.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196/O[0]
                         net (fo=3, routed)           1.130    25.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196_n_7
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.299    25.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664/O
                         net (fo=2, routed)           0.686    26.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.152    26.156 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187/O
                         net (fo=2, routed)           0.868    27.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.326    27.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191/O
                         net (fo=1, routed)           0.000    27.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.751 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.001    27.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.086 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           1.015    29.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X46Y48         LUT2 (Prop_lut2_I0_O)        0.303    29.404 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    29.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.937 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.937    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.252 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.232    31.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.307    31.791 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.497    32.288    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    32.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.085 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.920    34.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.373    34.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         4.358    38.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    38.860 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.829    39.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    40.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.490 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/O[0]
                         net (fo=2, routed)           0.822    41.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[5]
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.299    41.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335/O
                         net (fo=1, routed)           0.000    41.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.125 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053/CO[3]
                         net (fo=1, routed)           0.000    42.125    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/O[1]
                         net (fo=1, routed)           0.895    43.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.306    43.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778/O
                         net (fo=42, routed)          3.081    46.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778_n_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.152    46.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373/O
                         net (fo=4, routed)           0.582    47.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.326    47.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316/O
                         net (fo=1, routed)           0.000    47.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032/CO[3]
                         net (fo=1, routed)           0.000    48.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.454 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744/CO[3]
                         net (fo=1, routed)           0.000    48.454    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.568 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    48.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.682 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/CO[3]
                         net (fo=1, routed)           0.000    48.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    48.796    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.910 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992/CO[3]
                         net (fo=1, routed)           0.000    48.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269/CO[0]
                         net (fo=40, routed)          1.314    50.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269_n_3
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.395    50.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704/O
                         net (fo=2, routed)           0.857    51.746    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.328    52.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708/O
                         net (fo=1, routed)           0.000    52.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    52.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247/O[2]
                         net (fo=3, routed)           1.151    53.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247_n_5
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.301    54.104 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250/O
                         net (fo=2, routed)           0.719    54.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.118    54.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=2, routed)           0.964    55.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.326    56.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607/O
                         net (fo=1, routed)           0.000    56.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983/CO[3]
                         net (fo=1, routed)           0.000    56.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467/O[1]
                         net (fo=7, routed)           1.000    58.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.303    58.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343/O
                         net (fo=1, routed)           0.000    58.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    58.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    59.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.585    59.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.302    60.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.535    60.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    61.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.025    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.279 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          2.246    63.524    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X54Y28         LUT6 (Prop_lut6_I4_O)        0.367    63.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.575    64.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    65.122 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    65.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    65.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    65.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    65.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    65.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.840    68.646    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.124    68.770 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.690    73.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y36         LUT4 (Prop_lut4_I3_O)        0.150    73.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           0.871    74.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    75.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    75.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    75.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[2]
                         net (fo=2, routed)           0.972    76.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_5
    SLICE_X58Y37         LUT3 (Prop_lut3_I2_O)        0.301    76.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015/O
                         net (fo=2, routed)           1.114    77.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015_n_0
    SLICE_X59Y37         LUT4 (Prop_lut4_I3_O)        0.124    77.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019/O
                         net (fo=1, routed)           0.000    77.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.360 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    78.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.298    79.992    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.303    80.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.284    81.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.156    81.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.784    82.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.355    82.875 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    82.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    83.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.782    85.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.302    85.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662/O
                         net (fo=1, routed)           0.000    85.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    86.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/O[1]
                         net (fo=3, routed)           0.949    87.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_6
    SLICE_X52Y39         LUT4 (Prop_lut4_I2_O)        0.303    87.714 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046/O
                         net (fo=1, routed)           0.000    87.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.247 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483/CO[3]
                         net (fo=1, routed)           0.000    88.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252/CO[3]
                         net (fo=1, routed)           0.000    88.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.481 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129/CO[3]
                         net (fo=1, routed)           0.000    88.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          1.294    90.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.367    90.396 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.667    91.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    91.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/CO[3]
                         net (fo=1, routed)           0.000    91.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951/CO[3]
                         net (fo=1, routed)           0.000    91.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    92.249 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_444/O[3]
                         net (fo=2, routed)           0.880    93.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[16]
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.307    93.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418/O
                         net (fo=1, routed)           0.000    93.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817/CO[3]
                         net (fo=1, routed)           0.000    93.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    94.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1829/O[1]
                         net (fo=1, routed)           1.120    95.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[18]
    SLICE_X54Y45         LUT5 (Prop_lut5_I0_O)        0.303    95.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225/O
                         net (fo=14, routed)          1.868    97.461    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225_n_0
    SLICE_X64Y50         LUT3 (Prop_lut3_I2_O)        0.150    97.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176/O
                         net (fo=2, routed)           0.820    98.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I3_O)        0.328    98.759 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180/O
                         net (fo=1, routed)           0.000    98.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    99.160 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.001    99.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    99.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[3]
                         net (fo=2, routed)           0.809   100.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_4
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.328   100.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667/O
                         net (fo=2, routed)           0.854   101.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667_n_0
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.328   101.794 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671/O
                         net (fo=1, routed)           0.000   101.794    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   102.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[0]
                         net (fo=4, routed)           0.720   102.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_7
    SLICE_X65Y49         LUT3 (Prop_lut3_I2_O)        0.299   103.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316/O
                         net (fo=1, routed)           1.104   104.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124   104.288 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150/O
                         net (fo=2, routed)           1.137   105.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124   105.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154/O
                         net (fo=1, routed)           0.000   105.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.925 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77/CO[3]
                         net (fo=1, routed)           0.000   105.925    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           0.968   107.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.306   107.523 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   107.523    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.783   108.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.303   108.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   108.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   109.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/CO[3]
                         net (fo=1, routed)           0.001   109.212    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   109.431 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=6, routed)           0.967   110.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.295   110.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O
                         net (fo=1, routed)           0.627   111.320    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124   111.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   111.444    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217   111.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.600   112.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.299   112.560 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           0.973   113.533    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X58Y48         LUT5 (Prop_lut5_I3_O)        0.124   113.657 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4/O
                         net (fo=1, routed)           0.279   113.936    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I5_O)        0.124   114.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.737   116.797    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520   120.316 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000   120.316    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        115.101ns  (logic 39.536ns (34.349%)  route 75.566ns (65.651%))
  Logic Levels:           125  (CARRY4=71 LUT1=2 LUT2=5 LUT3=12 LUT4=11 LUT5=9 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.535     5.056    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X36Y73         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.456     5.512 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/Q
                         net (fo=42, routed)          3.728     9.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[1]
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76/O
                         net (fo=1, routed)           0.000     9.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_76_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59/CO[3]
                         net (fo=1, routed)           0.001     9.915    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_59_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_101_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.257    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.705 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/O[1]
                         net (fo=21, routed)          2.348    13.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[23][1]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.303    13.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711/O
                         net (fo=1, routed)           0.000    13.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_711_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.905 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304/CO[3]
                         net (fo=1, routed)           0.000    13.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_304_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.239 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_157/O[1]
                         net (fo=6, routed)           1.183    15.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_160_0[24]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.303    15.726 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_429/O
                         net (fo=30, routed)          1.987    17.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_1
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005/O
                         net (fo=4, routed)           1.174    19.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1005_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    19.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009/O
                         net (fo=1, routed)           0.000    19.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1009_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.514 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.000    19.514    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    19.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.748 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    19.748    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.002 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.543    21.545    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.367    21.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856/O
                         net (fo=2, routed)           1.098    23.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2856_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    23.134 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860/O
                         net (fo=1, routed)           0.000    23.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2860_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/CO[3]
                         net (fo=1, routed)           0.001    23.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196/O[0]
                         net (fo=3, routed)           1.130    25.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2196_n_7
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.299    25.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664/O
                         net (fo=2, routed)           0.686    26.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2664_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.152    26.156 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187/O
                         net (fo=2, routed)           0.868    27.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2187_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.326    27.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191/O
                         net (fo=1, routed)           0.000    27.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2191_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.751 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.001    27.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.086 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           1.015    29.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X46Y48         LUT2 (Prop_lut2_I0_O)        0.303    29.404 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    29.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.937 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    29.937    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.252 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.232    31.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.307    31.791 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.497    32.288    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    32.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.085 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.920    34.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.373    34.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         4.358    38.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    38.860 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.829    39.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    40.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.490 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/O[0]
                         net (fo=2, routed)           0.822    41.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[5]
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.299    41.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335/O
                         net (fo=1, routed)           0.000    41.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1335_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.125 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053/CO[3]
                         net (fo=1, routed)           0.000    42.125    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1053_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/O[1]
                         net (fo=1, routed)           0.895    43.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[10]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.306    43.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778/O
                         net (fo=42, routed)          3.081    46.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_778_n_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.152    46.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373/O
                         net (fo=4, routed)           0.582    47.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_373_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.326    47.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316/O
                         net (fo=1, routed)           0.000    47.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1316_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032/CO[3]
                         net (fo=1, routed)           0.000    48.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1032_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.454 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744/CO[3]
                         net (fo=1, routed)           0.000    48.454    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_744_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.568 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    48.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.682 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/CO[3]
                         net (fo=1, routed)           0.000    48.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    48.796    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_790_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.910 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992/CO[3]
                         net (fo=1, routed)           0.000    48.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_992_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269/CO[0]
                         net (fo=40, routed)          1.314    50.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2269_n_3
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.395    50.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704/O
                         net (fo=2, routed)           0.857    51.746    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2704_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.328    52.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708/O
                         net (fo=1, routed)           0.000    52.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2708_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    52.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247/O[2]
                         net (fo=3, routed)           1.151    53.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2247_n_5
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.301    54.104 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250/O
                         net (fo=2, routed)           0.719    54.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2250_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.118    54.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603/O
                         net (fo=2, routed)           0.964    55.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1603_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.326    56.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607/O
                         net (fo=1, routed)           0.000    56.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1607_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983/CO[3]
                         net (fo=1, routed)           0.000    56.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_983_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467/O[1]
                         net (fo=7, routed)           1.000    58.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_467_n_6
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.303    58.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343/O
                         net (fo=1, routed)           0.000    58.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_343_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    58.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    59.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.585    59.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.302    60.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.535    60.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    61.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.025    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.279 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          2.246    63.524    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X54Y28         LUT6 (Prop_lut6_I4_O)        0.367    63.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.575    64.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    65.122 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    65.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    65.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    65.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    65.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    65.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.840    68.646    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.124    68.770 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.690    73.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y36         LUT4 (Prop_lut4_I3_O)        0.150    73.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           0.871    74.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    75.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    75.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    75.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[2]
                         net (fo=2, routed)           0.972    76.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_5
    SLICE_X58Y37         LUT3 (Prop_lut3_I2_O)        0.301    76.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015/O
                         net (fo=2, routed)           1.114    77.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1015_n_0
    SLICE_X59Y37         LUT4 (Prop_lut4_I3_O)        0.124    77.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019/O
                         net (fo=1, routed)           0.000    77.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1019_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.360 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    78.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.298    79.992    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X64Y39         LUT3 (Prop_lut3_I2_O)        0.303    80.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.284    81.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.156    81.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.784    82.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.355    82.875 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    82.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.407 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    83.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.782    85.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.302    85.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662/O
                         net (fo=1, routed)           0.000    85.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1662_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    86.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1060_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/O[1]
                         net (fo=3, routed)           0.949    87.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_6
    SLICE_X52Y39         LUT4 (Prop_lut4_I2_O)        0.303    87.714 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046/O
                         net (fo=1, routed)           0.000    87.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1046_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.247 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483/CO[3]
                         net (fo=1, routed)           0.000    88.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_483_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252/CO[3]
                         net (fo=1, routed)           0.000    88.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_252_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.481 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129/CO[3]
                         net (fo=1, routed)           0.000    88.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_129_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          1.294    90.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.367    90.396 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.667    91.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    91.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/CO[3]
                         net (fo=1, routed)           0.000    91.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951/CO[3]
                         net (fo=1, routed)           0.000    91.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_951_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    92.249 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_444/O[3]
                         net (fo=2, routed)           0.880    93.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[16]
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.307    93.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418/O
                         net (fo=1, routed)           0.000    93.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2418_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817/CO[3]
                         net (fo=1, routed)           0.000    93.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1817_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    94.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1829/O[1]
                         net (fo=1, routed)           1.120    95.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[18]
    SLICE_X54Y45         LUT5 (Prop_lut5_I0_O)        0.303    95.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225/O
                         net (fo=14, routed)          1.868    97.461    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1225_n_0
    SLICE_X64Y50         LUT3 (Prop_lut3_I2_O)        0.150    97.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176/O
                         net (fo=2, routed)           0.820    98.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1176_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I3_O)        0.328    98.759 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180/O
                         net (fo=1, routed)           0.000    98.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1180_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    99.160 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.001    99.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    99.474 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[3]
                         net (fo=2, routed)           0.809   100.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_4
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.328   100.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667/O
                         net (fo=2, routed)           0.854   101.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_667_n_0
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.328   101.794 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671/O
                         net (fo=1, routed)           0.000   101.794    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_671_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   102.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[0]
                         net (fo=4, routed)           0.720   102.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_7
    SLICE_X65Y49         LUT3 (Prop_lut3_I2_O)        0.299   103.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316/O
                         net (fo=1, routed)           1.104   104.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_316_n_0
    SLICE_X65Y50         LUT5 (Prop_lut5_I4_O)        0.124   104.288 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150/O
                         net (fo=2, routed)           1.137   105.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_150_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124   105.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154/O
                         net (fo=1, routed)           0.000   105.549    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_154_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.925 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77/CO[3]
                         net (fo=1, routed)           0.000   105.925    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_77_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           0.968   107.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.306   107.523 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   107.523    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.783   108.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.303   108.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   108.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   109.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/CO[3]
                         net (fo=1, routed)           0.001   109.212    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   109.431 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=6, routed)           0.967   110.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.295   110.693 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O
                         net (fo=1, routed)           0.627   111.320    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124   111.444 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   111.444    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217   111.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.600   112.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.299   112.560 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           0.800   113.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.124   113.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0/O
                         net (fo=1, routed)           0.497   113.981    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I5_O)        0.124   114.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.541   116.647    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511   120.157 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000   120.157    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.246ns  (logic 6.859ns (37.590%)  route 11.388ns (62.410%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.535     5.056    memoryMapping_inst/serialInterface_inst/clk_IBUF_BUFG
    SLICE_X45Y74         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.456     5.512 r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/Q
                         net (fo=15, routed)          1.147     6.659    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[1]
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.124     6.783 r  memoryMapping_inst/serialInterface_inst/tx2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.783    memoryMapping_inst/serialInterface_inst/tx2_carry_i_4_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.361 r  memoryMapping_inst/serialInterface_inst/tx2_carry/O[2]
                         net (fo=1, routed)           0.804     8.165    memoryMapping_inst/serialInterface_inst/PCOUT[2]
    SLICE_X45Y71         LUT2 (Prop_lut2_I1_O)        0.301     8.466 r  memoryMapping_inst/serialInterface_inst/tx1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.466    memoryMapping_inst/serialInterface_inst/tx1_carry_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.818 r  memoryMapping_inst/serialInterface_inst/tx1_carry/O[3]
                         net (fo=8, routed)           2.368    11.186    memoryMapping_inst/serialInterface_inst/tx1_carry_n_4
    SLICE_X49Y76         MUXF8 (Prop_muxf8_S_O)       0.455    11.641 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_15/O
                         net (fo=1, routed)           1.324    12.965    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_15_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.316    13.281 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000    13.281    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_8_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    13.493 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.436    13.929    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_6_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.299    14.228 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.794    15.022    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_4_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.444    15.590    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.070    19.785    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    23.302 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    23.302    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.688ns  (logic 3.966ns (51.592%)  route 3.722ns (48.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.545     5.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDPE (Prop_fdpe_C_Q)         0.456     5.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           3.722     9.243    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.754 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.754    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.524ns  (logic 3.955ns (52.564%)  route 3.569ns (47.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.545     5.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDPE (Prop_fdpe_C_Q)         0.456     5.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           3.569     9.091    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.590 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.590    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.365ns (54.545%)  route 1.137ns (45.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.555     1.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           1.137     2.717    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.941 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.941    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.345ns (53.222%)  route 1.182ns (46.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.555     1.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           1.182     2.761    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.965 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.965    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.341ns (52.962%)  route 1.191ns (47.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.555     1.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           1.191     2.771    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.971 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.971    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.352ns (51.856%)  route 1.256ns (48.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.555     1.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           1.256     2.835    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.046 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.046    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.915ns  (logic 1.482ns (50.862%)  route 1.432ns (49.138%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.556     1.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X50Y69         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.664     2.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X59Y48         LUT6 (Prop_lut6_I4_O)        0.098     2.349 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.769     3.117    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.354 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.354    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.965ns  (logic 1.415ns (47.712%)  route 1.550ns (52.288%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.556     1.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X50Y69         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=9, routed)           0.745     2.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X58Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.393 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.805     3.198    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.404 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.404    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.969ns  (logic 1.458ns (49.096%)  route 1.511ns (50.904%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.556     1.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X50Y69         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.815     2.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X58Y49         LUT6 (Prop_lut6_I3_O)        0.098     2.500 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.696     3.197    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.408 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.408    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.467ns (48.622%)  route 1.550ns (51.378%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.556     1.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X50Y69         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.751     2.339    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X58Y48         LUT6 (Prop_lut6_I3_O)        0.098     2.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.799     3.235    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.456 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.456    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.405ns (46.270%)  route 1.631ns (53.730%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.553     1.436    memoryMapping_inst/serialInterface_inst/clk_IBUF_BUFG
    SLICE_X44Y70         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[2]/Q
                         net (fo=12, routed)          0.236     1.813    memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg_n_0_[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.395     3.254    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.472 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.472    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.039ns  (logic 1.439ns (47.358%)  route 1.600ns (52.642%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.556     1.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X50Y69         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=9, routed)           0.804     2.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.452 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.795     3.248    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.478 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.478    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          3041 Endpoints
Min Delay          3041 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.251ns  (logic 1.580ns (11.925%)  route 11.671ns (88.075%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=221, routed)         7.796     9.252    CPU_Core_inst/CU/enable_IBUF
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.376 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.875    13.251    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X45Y85         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.433     4.774    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X45Y85         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.251ns  (logic 1.580ns (11.925%)  route 11.671ns (88.075%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=221, routed)         7.796     9.252    CPU_Core_inst/CU/enable_IBUF
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.376 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.875    13.251    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X45Y85         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.433     4.774    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X45Y85         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.251ns  (logic 1.580ns (11.925%)  route 11.671ns (88.075%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=221, routed)         7.796     9.252    CPU_Core_inst/CU/enable_IBUF
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.376 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.875    13.251    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X45Y85         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.433     4.774    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X45Y85         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][3]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.104ns  (logic 1.580ns (12.059%)  route 11.524ns (87.941%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=221, routed)         7.796     9.252    CPU_Core_inst/CU/enable_IBUF
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.376 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.728    13.104    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X46Y86         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.433     4.774    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X46Y86         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][5]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.104ns  (logic 1.580ns (12.059%)  route 11.524ns (87.941%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=221, routed)         7.796     9.252    CPU_Core_inst/CU/enable_IBUF
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.376 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.728    13.104    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X46Y86         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.433     4.774    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X46Y86         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][6]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.104ns  (logic 1.580ns (12.059%)  route 11.524ns (87.941%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=221, routed)         7.796     9.252    CPU_Core_inst/CU/enable_IBUF
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.376 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.728    13.104    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X46Y86         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.433     4.774    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X46Y86         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][8]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.642ns  (logic 1.580ns (12.500%)  route 11.061ns (87.500%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=221, routed)         7.796     9.252    CPU_Core_inst/CU/enable_IBUF
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.376 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.265    12.642    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X44Y90         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.436     4.777    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X44Y90         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][19]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.642ns  (logic 1.580ns (12.500%)  route 11.061ns (87.500%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=221, routed)         7.796     9.252    CPU_Core_inst/CU/enable_IBUF
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.376 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.265    12.642    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X44Y90         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.436     4.777    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X44Y90         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][30]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/CU/bitManipulationValSelReg_reg[0]_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.598ns  (logic 1.608ns (12.765%)  route 10.990ns (87.235%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=221, routed)         7.223     8.679    CPU_Core_inst/CU/enable_IBUF
    SLICE_X59Y95         LUT4 (Prop_lut4_I3_O)        0.152     8.831 r  CPU_Core_inst/CU/bitManipulationValueReg[4]_i_1/O
                         net (fo=17, routed)          3.767    12.598    CPU_Core_inst/CU/bitManipulationValueReg[4]_i_1_n_0
    SLICE_X44Y89         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[0]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.436     4.777    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X44Y89         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[0]_replica/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/CU/bitManipulationValSelReg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.598ns  (logic 1.608ns (12.765%)  route 10.990ns (87.235%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=221, routed)         7.223     8.679    CPU_Core_inst/CU/enable_IBUF
    SLICE_X59Y95         LUT4 (Prop_lut4_I3_O)        0.152     8.831 r  CPU_Core_inst/CU/bitManipulationValueReg[4]_i_1/O
                         net (fo=17, routed)          3.767    12.598    CPU_Core_inst/CU/bitManipulationValueReg[4]_i_1_n_0
    SLICE_X44Y89         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        1.436     4.777    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X44Y89         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.269ns (20.610%)  route 1.037ns (79.390%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=221, routed)         1.037     1.261    memoryMapping_inst/serialInterface_inst/enable_IBUF
    SLICE_X47Y70         LUT3 (Prop_lut3_I0_O)        0.045     1.306 r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_i_1/O
                         net (fo=1, routed)           0.000     1.306    memoryMapping_inst/serialInterface_inst/currentlyDebugging_i_1_n_0
    SLICE_X47Y70         FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.821     1.948    memoryMapping_inst/serialInterface_inst/clk_IBUF_BUFG
    SLICE_X47Y70         FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.269ns (20.093%)  route 1.071ns (79.907%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  enable_IBUF_inst/O
                         net (fo=221, routed)         1.071     1.295    memoryMapping_inst/IO_SevenSegmentDisplay_inst/enable_IBUF
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[0]_i_1_n_0
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.269ns (19.983%)  route 1.078ns (80.017%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  enable_IBUF_inst/O
                         net (fo=221, routed)         1.078     1.302    memoryMapping_inst/IO_SevenSegmentDisplay_inst/enable_IBUF
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.347 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.347    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[3]_i_1_n_0
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[877]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.224ns (16.406%)  route 1.143ns (83.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=221, routed)         1.143     1.367    memoryMapping_inst/enable_IBUF
    SLICE_X42Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[877]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.820     1.947    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[877]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[878]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.224ns (16.406%)  route 1.143ns (83.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=221, routed)         1.143     1.367    memoryMapping_inst/enable_IBUF
    SLICE_X42Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[878]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.820     1.947    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[878]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[879]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.224ns (16.406%)  route 1.143ns (83.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=221, routed)         1.143     1.367    memoryMapping_inst/enable_IBUF
    SLICE_X42Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[879]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.820     1.947    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[879]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[880]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.224ns (16.406%)  route 1.143ns (83.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=221, routed)         1.143     1.367    memoryMapping_inst/enable_IBUF
    SLICE_X43Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[880]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.820     1.947    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[880]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[885]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.224ns (16.406%)  route 1.143ns (83.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=221, routed)         1.143     1.367    memoryMapping_inst/enable_IBUF
    SLICE_X43Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[885]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.820     1.947    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[885]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[892]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.224ns (16.406%)  route 1.143ns (83.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=221, routed)         1.143     1.367    memoryMapping_inst/enable_IBUF
    SLICE_X43Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[892]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.820     1.947    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[892]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.411ns  (logic 0.269ns (19.083%)  route 1.142ns (80.917%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  enable_IBUF_inst/O
                         net (fo=221, routed)         1.142     1.366    memoryMapping_inst/IO_SevenSegmentDisplay_inst/enable_IBUF
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.411 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1_n_0
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1550, routed)        0.822     1.950    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X48Y70         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C





