This repository holds Verilog projects for FPGA, all designed using the AXI protocol for SoC compatibility. 
The code is modular and suitable for learning or practical use.
