
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	-log ./log/PD1_20250908_223928.log 
Date:		Mon Sep  8 22:39:29 2025
Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.33.2.el9_6.x86_64) (20cores*40cpus*QEMU Virtual CPU version 2.5+ 16384KB)
OS:		Rocky Linux release 9.6 (Blue Onyx)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat croc_chip
#% Begin load design ... (date=09/08 22:40:00, mem=659.5M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'croc_chip' saved by 'Innovus' '20.10-p004_1' on 'Tue Sep 2 23:24:48 2025'.
% Begin Load MMMC data ... (date=09/08 22:40:01, mem=661.6M)
% End Load MMMC data ... (date=09/08 22:40:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=661.6M, current mem=661.6M)
default_rc_corner

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_tech.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_stdcell_weltap.lef ...
Set DBUPerIGU to M1 pitch 480.

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io_notracks.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io.lef ...
**WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/bondpad_70x70.lef ...
**WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Mon Sep  8 22:40:02 2025
viaInitial ends at Mon Sep  8 22:40:02 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/viewDefinition.tcl
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib' ...
Read 78 cells in library 'sg13g2_stdcell_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib' ...
Read 14 cells in library 'sg13g2_io_slow_1p35V_3p0V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib' ...
Read 14 cells in library 'sg13g2_io_slow_1p08V_3p0V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib' ...
Read 14 cells in library 'sg13g2_io_fast_1p32V_3p6V_m40C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib' ...
Read 14 cells in library 'sg13g2_io_fast_1p65V_3p6V_m40C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C' 
*** End library_loading (cpu=0.03min, real=0.02min, mem=36.4M, fe_cpu=0.50min, fe_real=0.57min, fe_mem=712.3M) ***
% Begin Load netlist data ... (date=09/08 22:40:03, mem=683.5M)
*** Begin netlist parsing (mem=712.3M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 102 new cells from 26 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 730.289M, initial mem = 273.906M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=730.3M) ***
% End Load netlist data ... (date=09/08 22:40:03, total cpu=0:00:00.3, real=0:00:00.0, peak res=703.7M, current mem=703.7M)
Set top cell to croc_chip.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 232 DB cells to tlib cells.
1 empty module found.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell croc_chip ...
*** Netlist is unique.
** info: there are 329 modules.
** info: there are 43966 stdCell insts.
** info: there are 64 Pad insts.
** info: there are 2 macros.

*** Memory Usage v#1 (Current mem = 790.203M, initial mem = 273.906M) ***
*info: set bottom ioPad orient R0
Initializing I/O assignment ...
Adjusting Core to Bottom to: 168.1800.
**WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust TopMetal1 preferred direction offset from 1.64 to 0.
Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/gui.pref.tcl ...
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for reg2out path_group
**WARN: (IMPOPT-3602):	The specified path group name reg2mem is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2mem path_group
**WARN: (IMPOPT-3602):	The specified path group name mem2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for mem2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for in2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for in2out path_group
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 62
Total number of sequential cells: 10
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
Total number of usable inverters: 5
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data ... (date=09/08 22:40:04, mem=937.7M)
% End Load MMMC data ... (date=09/08 22:40:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=937.7M, current mem=937.7M)
Reading floorplan file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.gz (mem = 971.3M).
% Begin Load floorplan data ... (date=09/08 22:40:04, mem=938.6M)
*info: reset 50810 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 1840320 1840020)
**WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust TopMetal1 preferred direction offset from 1.64 to 0.
Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.spr.gz (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=943.9M, current mem=943.9M)
There are 64 io inst loaded
There are 241 nets with weight being set
There are 241 nets with bottomPreferredRoutingLayer being set
There are 241 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
**WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished
% End Load floorplan data ... (date=09/08 22:40:05, total cpu=0:00:00.2, real=0:00:01.0, peak res=944.9M, current mem=944.9M)
Reading congestion map file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.congmap.gz ...
% Begin Load SymbolTable ... (date=09/08 22:40:05, mem=945.2M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=09/08 22:40:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=957.6M, current mem=957.6M)
Loading place ...
% Begin Load placement data ... (date=09/08 22:40:05, mem=957.6M)
Reading placement file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 6 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=997.0M) ***
Total net length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 0.000e+00)
% End Load placement data ... (date=09/08 22:40:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=967.4M, current mem=964.5M)
Reading PG file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on       Tue Sep  2 23:24:42 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=994.0M) ***
% Begin Load routing data ... (date=09/08 22:40:05, mem=965.4M)
Reading routing file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.gz.
Reading Innovus routing data (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025 Format: 20.1) ...
*** Total 49455 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1048.0M) ***
% End Load routing data ... (date=09/08 22:40:06, total cpu=0:00:00.5, real=0:00:01.0, peak res=1016.1M, current mem=1016.1M)
Loading Drc markers ...
... 2012 markers are loaded ...
... 1000 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.prop
*** Completed restoreProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1055.0M) ***
Reading dirtyarea snapshot file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.db.da.gz (Create by Innovus v20.10-p004_1 on Tue Sep  2 23:24:43 2025, version: 4).
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: func_view_wc
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_view_bc
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Loading rc congestion map /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
**WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=09/08 22:40:08, mem=1039.2M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=09/08 22:40:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1045.7M, current mem=1045.7M)
delay_tc delay_bc delay_wc
% Begin load AAE data ... (date=09/08 22:40:08, mem=1098.9M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=1163.38 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=09/08 22:40:08, total cpu=0:00:00.3, real=0:00:00.0, peak res=1113.0M, current mem=1113.0M)
Restoring CCOpt config...
  Extracting original clock gating for clk_sys...
    clock_tree clk_sys contains 4983 sinks and 0 clock gates.
    Extraction for clk_sys complete.
  Extracting original clock gating for clk_sys done.
  Extracting original clock gating for clk_rtc...
    clock_tree clk_rtc contains 1 sinks and 0 clock gates.
    Extraction for clk_rtc complete.
  Extracting original clock gating for clk_rtc done.
  Extracting original clock gating for clk_jtg...
    clock_tree clk_jtg contains 290 sinks and 0 clock gates.
    Extraction for clk_jtg complete.
  Extracting original clock gating for clk_jtg done.
  The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
  The skew group clk_jtg/func_mode_ideal_wc was created. It contains 290 sinks and 1 sources.
  The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
  The skew group clk_rtc/func_mode_ideal_wc was created. It contains 1 sinks and 1 sources.
  The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
  The skew group clk_sys/func_mode_ideal_wc was created. It contains 4983 sinks and 1 sources.
  Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
  Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
  Added 1 ignore pin (of 1 specified) to skew group 7. Skew group now contains 1 ignore pin.
  The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
  The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
  The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 62
Total number of sequential cells: 10
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
Total number of usable buffers: 4
List of unusable buffers: sg13g2_buf_16
Total number of unusable buffers: 1
List of usable inverters: sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
Total number of usable inverters: 4
List of unusable inverters: sg13g2_inv_16
Total number of unusable inverters: 1
List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=09/08 22:40:08, total cpu=0:00:07.4, real=0:00:08.0, peak res=1131.0M, current mem=1125.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
WARNING   IMPOPT-3602          6  The specified path group name %s is not ...
WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
*** Message Summary: 331 warning(s), 0 error(s)

<CMD> timeDesign -hold -postcTS -slackReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1190.0M)
Extraction called for design 'croc_chip' of instances=52136 and nets=50810 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1199.531M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1276.41)
*** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 49485
End delay calculation. (MEM=1363.41 CPU=0:00:08.8 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1363.41 CPU=0:00:10.9 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=0:01:15 mem=1355.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.009  |  0.071  |  2.648  |   N/A   |  0.000  |  2.325  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.265%
Routing Overflow: 0.13% H and 4.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 16.78 sec
Total Real time: 17.0 sec
Total Memory Usage: 1265.261719 Mbytes
<CMD> timeDesign -postcTS -slackReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1265.3M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1330.14)
*** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
Total number of fetched objects 49485
End delay calculation. (MEM=1370.98 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1370.98 CPU=0:00:10.4 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:01:34 mem=1371.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.111  |  0.006  |  1.815  | -3.111  |   N/A   |  6.812  |  0.012  |  0.663  |
|           TNS (ns):| -57.198 |  0.000  |  0.000  | -57.198 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.251   |    168 (168)     |
|   max_tran     |      2 (4)       |   -0.224   |     46 (183)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.265%
Routing Overflow: 0.13% H and 4.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 16.44 sec
Total Real time: 16.0 sec
Total Memory Usage: 1353.238281 Mbytes
<CMD> setNanoRouteMode -reset
<CMD> setDesignMode -topRoutingLayer Metal5
<CMD> setNanoRouteMode -dbProcessNode 130
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=09/08 22:46:57, mem=1280.4M)
#WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.38 (MB), peak = 1289.21 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
setNanoRouteMode -routeExpAdvancedPinAccess                     2
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -bottomRoutingLayer                               Metal2
setDesignMode -congEffort                                       high
setDesignMode -flowEffort                                       standard
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  Metal5
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -defViaCap                                     true
setExtractRCMode -engine                                        preRoute
setExtractRCMode -layerIndependent                              1
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1353.2M, init mem=1373.0M)
*info: Placed = 52072          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.26%(651683/1063714)
Placement Density (including fixed std cells):61.88%(668946/1080976)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=1387.0M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (216) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1387.0M) ***
% Begin globalDetailRoute (date=09/08 22:46:58, mem=1288.6M)

globalDetailRoute

#Start globalDetailRoute on Mon Sep  8 22:46:58 2025
#
#Generating timing data, please wait...
#49455 total nets, 44576 already routed, 44576 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
Total number of fetched objects 49485
End delay calculation. (MEM=1390.55 CPU=0:00:08.3 REAL=0:00:08.0)
#Generating timing data took: cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1226.34 (MB), peak = 1334.72 (MB)
#Done generating timing data.
#create default rule from bind_ndr_rule rule=0x7fcbda676270 0x7fcbc0e8ea98
#WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=48
#need_extraction net=48 (total=50810)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_1201089.tif.gz ...
#Read in timing information for 48 ports, 44032 instances from timing file .timing_file_1201089.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Mon Sep  8 22:47:20 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 50808 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Restoring pin access data from file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.apa ...
#WARNING (NRDB-2002) Failed to read APA of cell sg13g2_mux2_1.
#Could not restore pin access data
#WARNING (NRDB-1026) Fail to import pin access information for croc_chip. Pin access information is recalculated.
# Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
# Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1347.78 (MB), peak = 1377.03 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1586.53 (MB), peak = 1586.53 (MB)
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.26 (MB)
#Total memory = 1590.79 (MB)
#Peak memory = 1599.24 (MB)
#
#Finished routing data preparation on Mon Sep  8 22:47:39 2025
#
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 265.11 (MB)
#Total memory = 1590.79 (MB)
#Peak memory = 1599.24 (MB)
#
#
#Start global routing on Mon Sep  8 22:47:39 2025
#
#
#Start global routing initialization on Mon Sep  8 22:47:39 2025
#
#Number of eco nets is 194
#
#Start global routing data preparation on Mon Sep  8 22:47:39 2025
#
#Start routing resource analysis on Mon Sep  8 22:47:39 2025
#
#Routing resource analysis is done on Mon Sep  8 22:47:40 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         V        2515        1318       65536    64.99%
#  Metal2         H        2873        1508       65536    33.29%
#  Metal3         V        2519        1314       65536    32.91%
#  Metal4         H        3122        1259       65536    32.99%
#  Metal5         V        2732        1101       65536    27.42%
#  --------------------------------------------------------------
#  Total                  13762      32.11%      327680    38.32%
#
#
#
#
#Global routing data preparation is done on Mon Sep  8 22:47:40 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1595.55 (MB), peak = 1599.24 (MB)
#
#
#Global routing initialization is done on Mon Sep  8 22:47:40 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1596.80 (MB), peak = 1599.24 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1621.86 (MB), peak = 1666.33 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1620.29 (MB), peak = 1666.33 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:24, elapsed time = 00:00:25, memory = 1625.79 (MB), peak = 1666.33 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
#Total number of routable nets = 44576.
#Total number of nets in the design = 50810.
#
#44554 routable nets have only global wires.
#22 routable nets have only detail routed wires.
#219 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            0           44335  
#     ndr_3w3s           40               0  
#     ndr_2w2s          179               0  
#------------------------------------------
#        Total          219           44335  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            0           44335  
#     ndr_3w3s           58               0  
#     ndr_2w2s          183               0  
#------------------------------------------
#        Total          241           44335  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  Metal2      181(0.41%)     28(0.06%)      3(0.01%)      2(0.00%)   (0.49%)
#  Metal3       67(0.15%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.15%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    248(0.14%)     28(0.02%)      3(0.00%)      2(0.00%)   (0.16%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.12% H + 0.04% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(V)    |           4394.49 |           4394.49 |   362.88   362.88  1481.76  1481.76 |
[hotspot] |   Metal2(H)    |              0.26 |              1.84 |  1058.39   332.63  1118.88   393.12 |
[hotspot] |   Metal3(V)    |              2.10 |              4.72 |  1028.15   695.51  1088.63   756.00 |
[hotspot] |   Metal4(H)    |            363.74 |            656.39 |   665.27   574.56  1421.28   665.27 |
[hotspot] |   Metal5(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)  4394.49 | (Metal1)  4394.49 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |            363.74 |            656.39 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 363.74/656.39 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   665.27   574.56  1421.28   665.27 |      300.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   665.27   453.60  1421.28   514.08 |      200.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   665.27   514.08   725.75   574.56 |        7.08   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   725.75   514.08   786.24   574.56 |        7.08   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   786.24   514.08   846.72   574.56 |        7.08   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 1929296 um.
#Total half perimeter of net bounding box = 1916947 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 469539 um.
#Total wire length on LAYER Metal3 = 531128 um.
#Total wire length on LAYER Metal4 = 520476 um.
#Total wire length on LAYER Metal5 = 408153 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 256184
#Up-Via Summary (total 256184):
#           
#-----------------------
# Metal1         131638
# Metal2          87401
# Metal3          26482
# Metal4          10663
#-----------------------
#                256184 
#
#Max overcon = 8 tracks.
#Total overcon = 0.16%.
#Worst layer Gcell overcon rate = 0.15%.
#
#Global routing statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = 28.31 (MB)
#Total memory = 1619.10 (MB)
#Peak memory = 1666.33 (MB)
#
#Finished global routing on Mon Sep  8 22:48:25 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.74 (MB), peak = 1666.33 (MB)
#Start Track Assignment.
#Done with 62645 horizontal wires in 8 hboxes and 53842 vertical wires in 8 hboxes.
#Done with 17397 horizontal wires in 8 hboxes and 9172 vertical wires in 8 hboxes.
#Done with 8 horizontal wires in 8 hboxes and 8 vertical wires in 8 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal2    436561.22 	  0.26%  	  0.00% 	  0.04%
# Metal3    485104.70 	  0.49%  	  0.08% 	  0.25%
# Metal4    499307.35 	  0.04%  	  0.00% 	  0.00%
# Metal5    407481.23 	  0.01%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1828454.51  	  0.20% 	  0.02% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 1962514 um.
#Total half perimeter of net bounding box = 1916947 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 502844 um.
#Total wire length on LAYER Metal3 = 523730 um.
#Total wire length on LAYER Metal4 = 526954 um.
#Total wire length on LAYER Metal5 = 408986 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 256184
#Up-Via Summary (total 256184):
#           
#-----------------------
# Metal1         131638
# Metal2          87401
# Metal3          26482
# Metal4          10663
#-----------------------
#                256184 
#
#cpu time = 00:00:12, elapsed time = 00:00:13, memory = 1622.30 (MB), peak = 1666.33 (MB)
#
#number of short segments in preferred routing layers
#	Metal2    Metal3    Metal4    Total 
#	481       111       22        614       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:18
#Elapsed time = 00:01:19
#Increased memory = 297.55 (MB)
#Total memory = 1623.23 (MB)
#Peak memory = 1666.33 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1181
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar WireFuse   Totals
#	Metal1        5        0        0        0        0        5
#	Metal2      849      277        1        4        4     1135
#	Metal3       20       12        0        3        3       38
#	Metal4        2        0        0        0        0        2
#	Metal5        0        1        0        0        0        1
#	Totals      876      290        1        7        7     1181
#32192 out of 52136 instances (61.7%) need to be verified(marked ipoed), dirty area = 13.7%.
#   number of violations = 1225
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar WireFuse   Totals
#	Metal1        5        0        0        0        0        5
#	Metal2      892      277        1        4        4     1178
#	Metal3       21       12        0        3        3       39
#	Metal4        2        0        0        0        0        2
#	Metal5        0        1        0        0        0        1
#	Totals      920      290        1        7        7     1225
#cpu time = 00:12:28, elapsed time = 00:12:33, memory = 1686.47 (MB), peak = 1888.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 704
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1        5        0        0        0        5
#	Metal2      596       71        5        2      674
#	Metal3       15        4        0        3       22
#	Metal4        3        0        0        0        3
#	Totals      619       75        5        5      704
#    number of process antenna violations = 483
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1681.90 (MB), peak = 1888.79 (MB)
#start 2nd optimization iteration ...
#   number of violations = 664
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar WireFuse   Totals
#	Metal1        5        0        0        0        0        5
#	Metal2      572       59        1        4        2      638
#	Metal3       13        3        0        0        3       19
#	Metal4        2        0        0        0        0        2
#	Totals      592       62        1        4        5      664
#    number of process antenna violations = 483
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1682.25 (MB), peak = 1888.79 (MB)
#start 3rd optimization iteration ...
#   number of violations = 424
#
#    By Layer and Type :
#	         MetSpc    Short     Loop WireFuse   Totals
#	Metal1        3        0        0        0        3
#	Metal2      392        5        1        5      403
#	Metal3       13        3        0        0       16
#	Metal4        2        0        0        0        2
#	Totals      410        8        1        5      424
#    number of process antenna violations = 483
#cpu time = 00:01:13, elapsed time = 00:01:14, memory = 1676.73 (MB), peak = 1888.79 (MB)
#start 4th optimization iteration ...
#   number of violations = 390
#
#    By Layer and Type :
#	         MetSpc    Short     Loop WireFuse   Totals
#	Metal1        2        0        0        0        2
#	Metal2      356        5        5        3      369
#	Metal3       15        2        0        0       17
#	Metal4        2        0        0        0        2
#	Totals      375        7        5        3      390
#    number of process antenna violations = 510
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1681.56 (MB), peak = 1888.79 (MB)
#start 5th optimization iteration ...
#   number of violations = 370
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar WireFuse   Totals
#	Metal1        2        0        0        0        0        2
#	Metal2      340        5        1        1        2      349
#	Metal3       16        1        0        0        0       17
#	Metal4        2        0        0        0        0        2
#	Totals      360        6        1        1        2      370
#    number of process antenna violations = 510
#cpu time = 00:01:06, elapsed time = 00:01:07, memory = 1681.08 (MB), peak = 1888.79 (MB)
#start 6th optimization iteration ...
#   number of violations = 351
#
#    By Layer and Type :
#	         MetSpc    Short     Loop WireFuse   Totals
#	Metal1        1        0        0        0        1
#	Metal2      322        3        9        3      337
#	Metal3        9        2        0        0       11
#	Metal4        2        0        0        0        2
#	Totals      334        5        9        3      351
#    number of process antenna violations = 510
#cpu time = 00:01:41, elapsed time = 00:01:41, memory = 1685.25 (MB), peak = 1927.89 (MB)
#start 7th optimization iteration ...
#   number of violations = 228
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar WireFuse   Totals
#	Metal1        1        0        0        0        0        1
#	Metal2      200        3        1        1        3      208
#	Metal3       16        1        0        0        0       17
#	Metal4        2        0        0        0        0        2
#	Totals      219        4        1        1        3      228
#    number of process antenna violations = 514
#cpu time = 00:02:05, elapsed time = 00:02:05, memory = 1689.91 (MB), peak = 1992.31 (MB)
#start 8th optimization iteration ...
#   number of violations = 210
#
#    By Layer and Type :
#	         MetSpc    Short     Loop WireFuse   Totals
#	Metal1        1        0        0        0        1
#	Metal2      184        1        4        4      193
#	Metal3       12        1        0        0       13
#	Metal4        3        0        0        0        3
#	Totals      200        2        4        4      210
#    number of process antenna violations = 514
#cpu time = 00:01:49, elapsed time = 00:01:49, memory = 1689.69 (MB), peak = 2015.71 (MB)
#start 9th optimization iteration ...
#   number of violations = 202
#
#    By Layer and Type :
#	         MetSpc    Short     Loop WireFuse   Totals
#	Metal1        1        0        0        0        1
#	Metal2      175        2        5        3      185
#	Metal3       12        1        0        0       13
#	Metal4        3        0        0        0        3
#	Totals      191        3        5        3      202
#    number of process antenna violations = 514
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1688.40 (MB), peak = 2015.71 (MB)
#start 10th optimization iteration ...
#   number of violations = 197
#
#    By Layer and Type :
#	         MetSpc    Short     Loop WireFuse   Totals
#	Metal1        1        0        0        0        1
#	Metal2      171        1        5        4      181
#	Metal3       11        1        0        0       12
#	Metal4        3        0        0        0        3
#	Totals      186        2        5        4      197
#    number of process antenna violations = 514
#cpu time = 00:00:29, elapsed time = 00:00:30, memory = 1686.69 (MB), peak = 2015.71 (MB)
#start 11th optimization iteration ...
#   number of violations = 174
#
#    By Layer and Type :
#	         MetSpc    Short     Loop WireFuse   Totals
#	Metal1        1        0        0        0        1
#	Metal2      149        1        3        2      155
#	Metal3       14        1        0        0       15
#	Metal4        3        0        0        0        3
#	Totals      167        2        3        2      174
#    number of process antenna violations = 514
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1686.02 (MB), peak = 2015.71 (MB)
#start 12th optimization iteration ...
#   number of violations = 169
#
#    By Layer and Type :
#	         MetSpc    Short     Loop WireFuse   Totals
#	Metal1        1        0        0        0        1
#	Metal2      145        1        5        2      153
#	Metal3       11        1        0        0       12
#	Metal4        3        0        0        0        3
#	Totals      160        2        5        2      169
#    number of process antenna violations = 514
#cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1685.63 (MB), peak = 2015.71 (MB)
#start 13th optimization iteration ...
#   number of violations = 168
#
#    By Layer and Type :
#	         MetSpc    Short     Loop WireFuse   Totals
#	Metal1        1        0        0        0        1
#	Metal2      143        1        5        2      151
#	Metal3       12        1        0        0       13
#	Metal4        3        0        0        0        3
#	Totals      159        2        5        2      168
#    number of process antenna violations = 514
#cpu time = 00:01:02, elapsed time = 00:01:03, memory = 1688.10 (MB), peak = 2015.71 (MB)
#start 14th optimization iteration ...
#   number of violations = 169
#
#    By Layer and Type :
#	         MetSpc    Short     Loop WireFuse   Totals
#	Metal1        1        0        0        0        1
#	Metal2      144        1        6        2      153
#	Metal3       11        1        0        0       12
#	Metal4        3        0        0        0        3
#	Totals      159        2        6        2      169
#    number of process antenna violations = 514
#cpu time = 00:01:26, elapsed time = 00:01:26, memory = 1693.84 (MB), peak = 2015.71 (MB)
#start 15th optimization iteration ...
#   number of violations = 167
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop WireFuse   Totals
#	Metal1        1        0        0        0        0        1
#	Metal2      139        1        1        9        1      151
#	Metal3       11        0        1        0        0       12
#	Metal4        3        0        0        0        0        3
#	Totals      154        1        2        9        1      167
#    number of process antenna violations = 514
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1688.39 (MB), peak = 2015.71 (MB)
#start 16th optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        5        5
#	Metal3        2        2
#	Totals        7        7
#    number of process antenna violations = 514
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1688.89 (MB), peak = 2015.71 (MB)
#start 17th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#    number of process antenna violations = 516
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1683.77 (MB), peak = 2015.71 (MB)
#start 18th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 516
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1687.21 (MB), peak = 2015.71 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2048681 um.
#Total half perimeter of net bounding box = 1916947 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 585557 um.
#Total wire length on LAYER Metal3 = 525054 um.
#Total wire length on LAYER Metal4 = 547016 um.
#Total wire length on LAYER Metal5 = 391054 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287449
#Up-Via Summary (total 287449):
#           
#-----------------------
# Metal1         140573
# Metal2          98307
# Metal3          37411
# Metal4          11158
#-----------------------
#                287449 
#
#Total number of DRC violations = 0
#Cpu time = 00:28:17
#Elapsed time = 00:28:29
#Increased memory = 35.63 (MB)
#Total memory = 1658.86 (MB)
#Peak memory = 2015.71 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1680.66 (MB), peak = 2015.71 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2048793 um.
#Total half perimeter of net bounding box = 1916947 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 585277 um.
#Total wire length on LAYER Metal3 = 524457 um.
#Total wire length on LAYER Metal4 = 547331 um.
#Total wire length on LAYER Metal5 = 391727 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287905
#Up-Via Summary (total 287905):
#           
#-----------------------
# Metal1         140573
# Metal2          98351
# Metal3          37559
# Metal4          11422
#-----------------------
#                287905 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 8
#Total number of net violated process antenna rule = 8 ant fix stage
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.75 (MB), peak = 2015.71 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2048793 um.
#Total half perimeter of net bounding box = 1916947 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 585277 um.
#Total wire length on LAYER Metal3 = 524457 um.
#Total wire length on LAYER Metal4 = 547331 um.
#Total wire length on LAYER Metal5 = 391727 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287905
#Up-Via Summary (total 287905):
#           
#-----------------------
# Metal1         140573
# Metal2          98351
# Metal3          37559
# Metal4          11422
#-----------------------
#                287905 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 18
#Total number of net violated process antenna rule = 8 
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:59, elapsed time = 00:01:00, memory = 1655.87 (MB), peak = 2015.71 (MB)
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2048793 um.
#Total half perimeter of net bounding box = 1916947 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 585277 um.
#Total wire length on LAYER Metal3 = 524457 um.
#Total wire length on LAYER Metal4 = 547329 um.
#Total wire length on LAYER Metal5 = 391729 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287909
#Up-Via Summary (total 287909):
#           
#-----------------------
# Metal1         140573
# Metal2          98351
# Metal3          37559
# Metal4          11426
#-----------------------
#                287909 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 8
#Total number of net violated process antenna rule = 8 ant fix stage
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2048793 um.
#Total half perimeter of net bounding box = 1916947 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 585277 um.
#Total wire length on LAYER Metal3 = 524457 um.
#Total wire length on LAYER Metal4 = 547329 um.
#Total wire length on LAYER Metal5 = 391729 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287909
#Up-Via Summary (total 287909):
#           
#-----------------------
# Metal1         140573
# Metal2          98351
# Metal3          37559
# Metal4          11426
#-----------------------
#                287909 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 18
#Total number of net violated process antenna rule = 8 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1681.58 (MB), peak = 2015.71 (MB)
#CELL_VIEW croc_chip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 18
#Total number of net violated process antenna rule = 8 
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Sep  8 23:19:08 2025
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route Wire Spread.
#Done with 17337 horizontal wires in 16 hboxes and 14936 vertical wires in 16 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2072909 um.
#Total half perimeter of net bounding box = 1916947 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 588889 um.
#Total wire length on LAYER Metal3 = 533102 um.
#Total wire length on LAYER Metal4 = 555519 um.
#Total wire length on LAYER Metal5 = 395399 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287909
#Up-Via Summary (total 287909):
#           
#-----------------------
# Metal1         140573
# Metal2          98351
# Metal3          37559
# Metal4          11426
#-----------------------
#                287909 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:33, elapsed time = 00:00:34, memory = 1697.48 (MB), peak = 2015.71 (MB)
#CELL_VIEW croc_chip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 18
#Total number of net violated process antenna rule = 8 
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 0
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1697.48 (MB), peak = 2015.71 (MB)
#CELL_VIEW croc_chip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 19
#Total number of net violated process antenna rule = 9 
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2072909 um.
#Total half perimeter of net bounding box = 1916947 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 588889 um.
#Total wire length on LAYER Metal3 = 533102 um.
#Total wire length on LAYER Metal4 = 555519 um.
#Total wire length on LAYER Metal5 = 395399 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287909
#Up-Via Summary (total 287909):
#           
#-----------------------
# Metal1         140573
# Metal2          98351
# Metal3          37559
# Metal4          11426
#-----------------------
#                287909 
#
#detailRoute Statistics:
#Cpu time = 00:31:03
#Elapsed time = 00:31:16
#Increased memory = 48.11 (MB)
#Total memory = 1671.34 (MB)
#Peak memory = 2015.71 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:32:46
#Elapsed time = 00:33:00
#Increased memory = 114.74 (MB)
#Total memory = 1403.64 (MB)
#Peak memory = 2015.71 (MB)
#Number of warnings = 81
#Total number of warnings = 85
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Sep  8 23:19:58 2025
#
% End globalDetailRoute (date=09/08 23:19:58, total cpu=0:32:46, real=0:33:00, peak res=2015.7M, current mem=1400.5M)
#Default setup view is reset to func_view_wc.
#Default setup view is reset to func_view_wc.
#routeDesign: cpu time = 00:32:47, elapsed time = 00:33:01, memory = 1357.38 (MB), peak = 2015.71 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3194        116  Unable to interpolate for instance '%s' ...
WARNING   IMPESI-3199        116  Unable to find proper library binding be...
*** Message Summary: 234 warning(s), 0 error(s)

#% End routeDesign (date=09/08 23:19:58, total cpu=0:32:47, real=0:33:01, peak res=2015.7M, current mem=1357.4M)
<CMD> timeDesign -postRoute -slackReports
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=52136 and nets=50810 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1516.0M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 1572.0M)
Extracted 20.0002% (CPU Time= 0:00:02.8  MEM= 1572.0M)
Extracted 30.0003% (CPU Time= 0:00:04.3  MEM= 1576.0M)
Extracted 40.0003% (CPU Time= 0:00:04.7  MEM= 1576.0M)
Extracted 50.0004% (CPU Time= 0:00:05.3  MEM= 1576.0M)
Extracted 60.0003% (CPU Time= 0:00:07.1  MEM= 1576.0M)
Extracted 70.0002% (CPU Time= 0:00:07.4  MEM= 1576.0M)
Extracted 80.0003% (CPU Time= 0:00:07.8  MEM= 1576.0M)
Extracted 90.0003% (CPU Time= 0:00:08.7  MEM= 1576.0M)
Extracted 100% (CPU Time= 0:00:10.8  MEM= 1576.0M)
Number of Extracted Resistors     : 850997
Number of Extracted Ground Cap.   : 869983
Number of Extracted Coupling Cap. : 1783424
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1560.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.6  Real Time: 0:00:13.0  MEM: 1564.043M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=1581.12 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1600.2)
Initializing multi-corner resistance tables ...
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49485
AAE_INFO-618: Total number of nets in the design is 50810,  97.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1660 CPU=0:00:15.9 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=1660 CPU=0:00:17.9 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1652.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 1652.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1605.12)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49485. 
Total number of fetched objects 49485
AAE_INFO-618: Total number of nets in the design is 50810,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1643.27 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1643.27 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:25.7 real=0:00:26.0 totSessionCpu=1:30:42 mem=1643.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.726  |  0.082  |  1.590  | -2.726  |   N/A   |  6.810  |  0.325  |  0.864  |
|           TNS (ns):| -49.185 |  0.000  |  0.000  | -49.185 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.265%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 41.41 sec
Total Real time: 41.0 sec
Total Memory Usage: 1639.28125 Mbytes
Reset AAE Options
<CMD> timeDesign -hold -postRoute -slackReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=52136 and nets=50810 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1639.3M)
Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 1695.3M)
Extracted 20.0002% (CPU Time= 0:00:02.5  MEM= 1695.3M)
Extracted 30.0003% (CPU Time= 0:00:03.9  MEM= 1699.3M)
Extracted 40.0003% (CPU Time= 0:00:04.3  MEM= 1699.3M)
Extracted 50.0004% (CPU Time= 0:00:04.9  MEM= 1699.3M)
Extracted 60.0003% (CPU Time= 0:00:06.6  MEM= 1699.3M)
Extracted 70.0002% (CPU Time= 0:00:07.0  MEM= 1699.3M)
Extracted 80.0003% (CPU Time= 0:00:07.4  MEM= 1699.3M)
Extracted 90.0003% (CPU Time= 0:00:08.1  MEM= 1699.3M)
Extracted 100% (CPU Time= 0:00:10.0  MEM= 1699.3M)
Number of Extracted Resistors     : 850997
Number of Extracted Ground Cap.   : 869983
Number of Extracted Coupling Cap. : 1783424
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1667.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.0  Real Time: 0:00:12.0  MEM: 1667.281M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1612.41)
*** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49485
AAE_INFO-618: Total number of nets in the design is 50810,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1645.13 CPU=0:00:16.0 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=1645.13 CPU=0:00:18.0 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1645.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1645.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1602.25)
Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49485. 
Total number of fetched objects 49485
AAE_INFO-618: Total number of nets in the design is 50810,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1640.41 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1640.41 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:25.1 real=0:00:26.0 totSessionCpu=1:31:30 mem=1640.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.007  |  0.126  |  2.600  |   N/A   |  0.000  |  2.191  | -0.012  |
|           TNS (ns):| -0.021  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -0.021  |
|    Violating Paths:|    2    |    0    |    0    |    0    |   N/A   |    0    |    0    |    2    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.265%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 39.98 sec
Total Real time: 40.0 sec
Total Memory Usage: 1566.261719 Mbytes
Reset AAE Options
<CMD> verify_drc -limit 0
**WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
#-limit 2147483646                       # int, default=2147483646, user setting
 *** Starting Verify DRC (MEM: 1566.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 4046 Viols.

 Violation Summary By Layer and Type:

	         MetSpc   Totals
	Metal1     4046     4046
	Totals     4046     4046

 *** End Verify DRC (CPU: 0:00:14.2  ELAPSED TIME: 15.00  MEM: 0.0M) ***

<CMD> verify_connectivity -type regular
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Sep  9 08:21:12 2025

Design Name: croc_chip
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
Error Limit = 1000; Warning Limit = 50
Check specified nets
**** 08:21:12 **** Processed 5000 nets.
**** 08:21:12 **** Processed 10000 nets.
**** 08:21:13 **** Processed 15000 nets.
**** 08:21:13 **** Processed 20000 nets.
**** 08:21:13 **** Processed 25000 nets.
**** 08:21:13 **** Processed 30000 nets.
**** 08:21:13 **** Processed 35000 nets.
**** 08:21:14 **** Processed 40000 nets.
**** 08:21:14 **** Processed 45000 nets.
**** 08:21:14 **** Processed 50000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Sep  9 08:21:14 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.5  MEM: 0.000M)

<CMD> win
<CMD> fit
<CMD> fit
<CMD> checkPlace
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=1566.3M, init mem=1598.3M)
Pre-route DRC Violation:	194
*info: Placed = 52072          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.26%(651683/1063714)
Placement Density (including fixed std cells):61.88%(668946/1080976)
Finished checkPlace (total: cpu=0:00:01.3, real=0:00:02.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=1605.3M)
<CMD> timeDesign -postRoute -slackReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=52136 and nets=50810 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1607.5M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 1663.5M)
Extracted 20.0002% (CPU Time= 0:00:02.8  MEM= 1663.5M)
Extracted 30.0003% (CPU Time= 0:00:04.3  MEM= 1667.5M)
Extracted 40.0003% (CPU Time= 0:00:04.7  MEM= 1667.5M)
Extracted 50.0004% (CPU Time= 0:00:05.3  MEM= 1667.5M)
Extracted 60.0003% (CPU Time= 0:00:07.1  MEM= 1667.5M)
Extracted 70.0002% (CPU Time= 0:00:07.4  MEM= 1667.5M)
Extracted 80.0003% (CPU Time= 0:00:07.9  MEM= 1667.5M)
Extracted 90.0003% (CPU Time= 0:00:08.7  MEM= 1667.5M)
Extracted 100% (CPU Time= 0:00:10.6  MEM= 1667.5M)
Number of Extracted Resistors     : 850997
Number of Extracted Ground Cap.   : 869983
Number of Extracted Coupling Cap. : 1783424
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1635.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:13.0  MEM: 1635.496M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1640.22)
*** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49485
AAE_INFO-618: Total number of nets in the design is 50810,  97.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1672.95 CPU=0:00:15.1 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=1672.95 CPU=0:00:16.9 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1672.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1672.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1639.06)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49485. 
Total number of fetched objects 49485
AAE_INFO-618: Total number of nets in the design is 50810,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1679.23 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1679.23 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:24.4 real=0:00:25.0 totSessionCpu=1:32:54 mem=1679.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.726  |  0.082  |  1.590  | -2.726  |   N/A   |  6.810  |  0.325  |  0.864  |
|           TNS (ns):| -49.185 |  0.000  |  0.000  | -49.185 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.265%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 40.0 sec
Total Real time: 40.0 sec
Total Memory Usage: 1675.234375 Mbytes
Reset AAE Options
<CMD> saveDesign 05timingclean
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=09/09 08:27:22, mem=1589.1M)
% Begin Save ccopt configuration ... (date=09/09 08:27:22, mem=1592.4M)
% End Save ccopt configuration ... (date=09/09 08:27:22, total cpu=0:00:00.2, real=0:00:00.0, peak res=1593.3M, current mem=1593.3M)
% Begin Save netlist data ... (date=09/09 08:27:22, mem=1593.3M)
Writing Binary DB to 05timingclean.dat/croc_chip.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/09 08:27:23, total cpu=0:00:00.2, real=0:00:01.0, peak res=1593.7M, current mem=1593.7M)
Saving symbol-table file ...
Saving congestion map file 05timingclean.dat/croc_chip.route.congmap.gz ...
% Begin Save AAE data ... (date=09/09 08:27:23, mem=1594.6M)
Saving AAE Data ...
% End Save AAE data ... (date=09/09 08:27:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1594.6M, current mem=1594.6M)
Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in 05timingclean.dat/scheduling_file.cts
Saving preference file 05timingclean.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/09 08:27:23, mem=1595.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/09 08:27:24, total cpu=0:00:00.3, real=0:00:01.0, peak res=1595.9M, current mem=1595.9M)
Saving PG file 05timingclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 08:27:24 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1676.8M) ***
Saving Drc markers ...
... 4271 markers are saved ...
... 4046 geometry drc markers are saved ...
... 19 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/09 08:27:24, mem=1595.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/09 08:27:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1596.1M, current mem=1596.1M)
% Begin Save routing data ... (date=09/09 08:27:24, mem=1596.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=1676.8M) ***
% End Save routing data ... (date=09/09 08:27:25, total cpu=0:00:00.6, real=0:00:01.0, peak res=1596.7M, current mem=1596.7M)
Saving property file 05timingclean.dat/croc_chip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1679.8M) ***
#Saving pin access data to file 05timingclean.dat/croc_chip.apa ...
#
% Begin Save power constraints data ... (date=09/09 08:27:26, mem=1597.1M)
% End Save power constraints data ... (date=09/09 08:27:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.4M, current mem=1597.4M)
default_rc_corner
Generated self-contained design 05timingclean.dat
#% End save design ... (date=09/09 08:27:32, total cpu=0:00:07.9, real=0:00:10.0, peak res=1599.9M, current mem=1599.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> win
<CMD> setLayerPreference violation -isVisible 0
<CMD> zoomBox 576.05000 253.90900 1644.40900 1277.01500
<CMD> zoomBox 1078.07800 508.63200 1552.11600 962.59100
<CMD> zoomBox 1285.88700 644.25000 1533.33800 881.22000
<CMD> zoomBox 1394.36400 715.04300 1523.53500 838.74300
<CMD> zoomBox 1445.95300 754.64300 1503.26800 809.53000
<CMD> zoomBox 1460.48100 765.95200 1495.68100 799.66100
<CMD> zoomBox 1439.64700 750.03300 1507.07700 814.60700
<CMD> zoomBox 1368.99700 696.34800 1547.78900 867.56700
<CMD> zoomBox 1185.62800 557.51000 1659.69000 1011.49200
<CMD> zoomBox 709.52200 191.13600 1966.48700 1394.85900
<CMD> zoomBox 231.55600 -178.30900 2278.31600 1781.75600
<CMD> zoomBox 423.40300 376.84900 1526.68800 1433.40200
<CMD> zoomBox 768.89100 695.76100 1184.99500 1094.24000
<CMD> zoomBox 884.84200 802.76000 1069.47000 979.56800
<CMD> zoomBox 942.44500 855.91600 1012.07800 922.60000
<CMD> zoomBox 964.16900 875.96200 990.43300 901.11400
<CMD> zoomBox 972.36200 883.52200 982.26900 893.00900
<CMD> zoomBox 964.16600 875.95700 990.43600 901.11400
<CMD> zoomBox 952.11500 864.83800 1002.44100 913.03200
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference TopVia1 -isVisible 1
<CMD> setLayerPreference Metal5 -isVisible 1
<CMD> zoomBox 648.87500 412.26300 1445.99900 1175.62300
<CMD> zoomBox 872.01400 601.01800 1288.11800 999.49700
<CMD> zoomBox 1007.57500 727.62600 1192.20300 904.43400
<CMD> zoomBox 1065.26500 784.56100 1147.18600 863.01200
<CMD> zoomBox 1072.16700 791.37200 1141.80000 858.05600
<CMD> zoomBox 1047.59000 767.11800 1160.97800 875.70300
<CMD> zoomBox 1023.12800 742.97600 1180.06600 893.26700
<CMD> zoomBox 1007.57100 727.62400 1192.20500 904.43700
<CMD> zoomBox 877.54700 599.30600 1293.66500 997.79800
<CMD> zoomBox 836.30000 558.60000 1325.85100 1027.41500
<CMD> zoomBox 584.50400 310.10700 1522.33300 1208.21200
<CMD> zoomBox 253.51400 -16.54200 1780.61200 1445.87200
<CMD> zoomBox -75.93900 -341.67500 2037.69300 1682.42900
<CMD> zoomBox 199.43000 218.36400 1302.75900 1274.95900
<CMD> zoomBox 343.17300 510.70700 919.11900 1062.25700
<CMD> zoomBox 430.50000 688.31100 686.05000 933.03700
<CMD> zoomBox 457.37500 742.97300 614.31600 893.26600
<CMD> zoomBox 469.24400 767.11300 582.63500 875.70100
<CMD> zoomBox 348.98100 529.41200 1452.26600 1585.96500
<CMD> zoomBox 615.30800 853.79300 1191.23000 1405.32100
<CMD> zoomBox 828.23600 1014.50300 1128.87200 1302.40500
<CMD> zoomBox 863.11600 1040.82900 1118.65700 1285.54600
<CMD> zoomBox 938.84200 1098.21300 1095.77600 1248.50000
<CMD> zoomBox 996.44700 1141.86600 1078.36900 1220.31800
<CMD> zoomBox 415.96100 267.07700 1519.24600 1323.63000
<CMD> zoomBox 630.21600 347.18600 1427.34100 1110.54700
<CMD> zoomBox 934.86400 433.60700 1350.97000 832.08800
<CMD> setLayerPreference Metal5 -isVisible 0
<CMD> setLayerPreference TopVia1 -isVisible 0
<CMD> setLayerPreference Via3 -isVisible 1
<CMD> setLayerPreference Metal4 -isVisible 1
<CMD> setLayerPreference Via3 -isVisible 0
<CMD> zoomBox 740.81800 363.78900 1418.37900 1012.65000
<CMD> zoomBox 289.48800 188.67800 1587.48400 1431.69400
<CMD> zoomBox 122.86200 119.07500 1649.91600 1581.44700
<CMD> zoomBox -73.16900 37.18800 1723.36600 1757.62700
<CMD> setLayerPreference Metal3 -isVisible 1
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> zoomBox 568.22100 182.73000 1671.51900 1239.29500
<CMD> zoomBox 1023.71800 290.53400 1599.64800 842.06900
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference Cont -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> zoomBox 759.86300 129.25400 1697.67000 1027.33800
<CMD> zoomBox 343.69000 -134.56400 1870.75300 1327.81700
<CMD> zoomBox 61.07000 -426.37900 2174.65300 1597.67800
<CMD> zoomBox 197.16800 -59.13000 1724.23200 1403.25200
<CMD> zoomBox 397.04700 472.78300 1074.61500 1121.65100
<CMD> zoomBox 493.67100 671.40100 847.36700 1010.11500
<CMD> zoomBox 575.92600 783.00400 732.86300 933.29400
<CMD> zoomBox 587.76100 795.31600 721.15800 923.06300
<CMD> zoomBox 597.82100 805.74500 711.20900 914.33000
<CMD> zoomBox 606.40300 814.60900 702.78300 906.90700
<CMD> zoomBox 613.69800 822.14400 695.62100 900.59700
<CMD> zoomBox 637.03000 845.64400 673.38000 880.45400
<CMD> zoomBox 639.83200 848.45600 670.72900 878.04400
<CMD> zoomBox 647.41900 856.07000 663.54900 871.51700
<CMD> zoomBox 652.02800 860.69600 659.18600 867.55100
<CMD> zoomBox 647.41700 856.06900 663.54900 871.51800
<CMD> zoomBox 637.02400 845.63900 673.38300 880.45800
<CMD> zoomBox 633.72700 842.36600 676.50200 883.32900
<CMD> zoomBox 625.28500 833.98400 684.49000 890.68100
<CMD> zoomBox 597.42900 806.32700 710.84900 914.94300
<CMD> zoomBox 544.06400 753.72700 761.34400 961.80400
<CMD> zoomBox 441.83400 652.96300 858.07600 1051.57400
<CMD> zoomBox 307.45200 520.98900 985.23300 1170.06100
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> zoomBox 488.23300 640.91200 842.04000 979.73300
<CMD> zoomBox 596.97100 713.40500 753.95900 863.74300
<CMD> zoomBox 638.29100 741.04200 720.24100 819.52100
<CMD> zoomBox 663.39300 757.83300 699.75600 792.65600
<CMD> setLayerPreference TopVia1 -isVisible 1
<CMD> setLayerPreference TopVia1 -isVisible 0
<CMD> win
<CMD> fit
<CMD> zoomBox -288.29300 117.46900 2354.05900 1174.02200
<CMD> zoomBox -78.63000 156.43500 2167.36900 1054.50500
<CMD> zoomBox 582.29600 279.27000 1578.85900 677.74900
<CMD> zoomBox 728.58300 306.45800 1448.60000 594.35900
<CMD> zoomBox 832.07600 326.68700 1352.28900 534.69600
<CMD> zoomBox 906.85000 341.30200 1282.70500 491.58900
<CMD> zoomBox 784.52100 317.39100 1396.54100 562.10900
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> zoomBox 568.68200 278.40700 1565.25600 676.89000
<CMD> zoomBox 226.59800 212.25100 1849.35200 861.11400
<CMD> zoomBox 355.77800 310.37500 1528.21800 779.17900
<CMD> zoomBox 456.03200 320.18100 1452.60800 718.66500
<CMD> zoomBox 541.24800 328.51600 1388.33900 667.22800
<CMD> zoomBox 611.16600 338.58400 1331.19300 626.48900
<CMD> zoomBox 541.24800 328.51600 1388.33900 667.22800
<CMD> zoomBox 221.81500 285.56000 1601.16300 837.09700
<CMD> zoomBox 408.07100 304.23100 1580.51900 773.03800
<CMD> zoomBox 563.03500 320.36000 1559.61600 718.84600
<CMD> win
<CMD> zoomBox 434.97700 247.08600 1814.32800 798.62400
<CMD> zoomBox 353.36300 201.18900 1976.12800 850.05700
<CMD> zoomBox 425.05600 303.27700 1597.50500 772.08500
<CMD> zoomBox 452.79600 343.40500 1449.37900 741.89200
<CMD> zoomBox 533.73800 471.93600 975.92800 648.74700
<CMD> zoomBox 544.00600 486.68100 919.86700 636.97000
<CMD> fit
<CMD> zoomBox -1610.79600 -92.00100 3451.11600 1932.02100
<CMD> zoomBox -1242.01600 45.03800 3060.61000 1765.45700
<CMD> zoomBox -435.63200 344.69100 2206.72000 1401.24400
<CMD> zoomBox -243.12700 416.22600 2002.87400 1314.29700
<CMD> zoomBox 59.58700 528.71500 1682.32500 1177.57200
<CMD> setMultiCpuUsage -localCpu 8
<CMD> setPreference ConstraintUserXGrid 0.1
<CMD> setPreference ConstraintUserXOffset 0.1
<CMD> setPreference ConstraintUserYGrid 0.1
<CMD> setPreference ConstraintUserYOffset 0.1
<CMD> setPreference SnapAllCorners 1
<CMD> setAnalysisMode -analysisType onchipvariation
<CMD> all_constraint_modes -active
func_mode_ideal_bc  func_mode_ideal_wc
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> set_propagated_clock [all_clocks]
<CMD> current_design
<CMD> set_max_fanout 32 [current_design]
<CMD> current_design
<CMD> set_max_transition 0.5 [current_design] 
<CMD> setExtractRCMode -layerIndependent 1
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> setExtractRCMode -defViaCap true
<CMD> setDesignMode -reset -congEffort
-congEffort auto
<CMD> setDesignMode -flowEffort standard -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setDesignMode -topRoutingLayer Metal5
<CMD> setDesignMode -bottomRoutingLayer Metal2
<CMD> setDesignMode -congEffort high
<CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
<CMD> set_table_style -no_frame_fix_width
<CMD> set_global timing_report_enable_auto_column_width true
<CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
<CMD> reset_path_group -all
Multithreaded Timing Analysis is initialized with 8 threads

<CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
<CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
<CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
<CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
<CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
<CMD> setPathGroupOptions reg2reg -effortLevel high
Effort level <high> specified for reg2reg path_group
<CMD> setPathGroupOptions reg2icg -effortLevel high
**WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2icg path_group
<CMD> setPathGroupOptions reg2mem -effortLevel high
Effort level <high> specified for reg2mem path_group
<CMD> setPathGroupOptions mem2reg -effortLevel high
Effort level <high> specified for mem2reg path_group
<CMD> setPathGroupOptions reg2out -effortLevel low
Effort level <low> specified for reg2out path_group
<CMD> setPathGroupOptions in2reg -effortLevel low
Effort level <low> specified for in2reg path_group
<CMD> setPathGroupOptions in2icg -effortLevel low
**WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for in2icg path_group
<CMD> setPathGroupOptions in2out -effortLevel low
Effort level <low> specified for in2out path_group
<CMD> reportPathGroupOptions
 ------------------------------------------------------------------------------------------------------------------------
| Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
 ------------------------------------------------------------------------------------------------------------------------
| reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
| in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
| reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
| in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
| mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
| reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
 ------------------------------------------------------------------------------------------------------------------------
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Add inst i_croc_soc/i_croc/i_timer/clockman_RO571XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
Add inst i_croc_soc/i_croc/i_timer/backintime_RO812VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
Add inst i_croc_soc/i_croc/i_timer/clockman_RO581XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
Add inst i_croc_soc/i_croc/i_timer/backintime_RO842VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
<CMD> setNanoRouteMode -reset
-routeAntennaCellName ""
-routeInsertAntennaDiode false
-routeWithSiDriven false
-routeWithTimingDriven false
<CMD> setDesignMode -topRoutingLayer Metal5
<CMD> setNanoRouteMode -dbProcessNode 130
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
<CMD> setOptMode -addInstancePrefix ictc_postRoute_setup_
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1608.3M, totSessionCpu=2:59:03 **
**INFO: User settings:
setNanoRouteMode -dbProcessNode                 130
setNanoRouteMode -routeAntennaCellName          sky130_fd_sc_hd__diode_2
setNanoRouteMode -routeExpAdvancedPinAccess     2
setNanoRouteMode -routeInsertAntennaDiode       true
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithSiPostRouteFix       false
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setDesignMode -bottomRoutingLayer               Metal2
setDesignMode -congEffort                       high
setDesignMode -flowEffort                       standard
setDesignMode -process                          130
setDesignMode -topRoutingLayer                  Metal5
setExtractRCMode -basic                         true
setExtractRCMode -coupled                       true
setExtractRCMode -coupling_c_th                 0.4
setExtractRCMode -defViaCap                     true
setExtractRCMode -engine                        postRoute
setExtractRCMode -extended                      false
setExtractRCMode -layerIndependent              1
setExtractRCMode -relative_c_th                 1
setExtractRCMode -total_c_th                    0
setUsefulSkewMode -ecoRoute                     false
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -eng_copyNetPropToNewNet        true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -SIAware                        true
setOptMode -activeHoldViews                     { func_view_bc }
setOptMode -activeSetupViews                    { func_view_wc }
setOptMode -addInstancePrefix                   ictc_postRoute_setup_
setOptMode -autoHoldViews                       { func_view_bc}
setOptMode -autoSetupViews                      { func_view_wc}
setOptMode -autoTDGRSetupViews                  { func_view_wc}
setOptMode -autoViewHoldTargetSlack             0
setOptMode -drcMargin                           0
setOptMode -expExtremeCongestionAwareBuffering  true
setOptMode -fixCap                              true
setOptMode -fixDrc                              true
setOptMode -fixFanoutLoad                       true
setOptMode -fixTran                             true
setOptMode -optimizeFF                          true
setOptMode -preserveAllSequential               false
setOptMode -setupTargetSlack                    0
setSIMode -separate_delta_delay_on_data         true
setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
setAnalysisMode -analysisType                   onChipVariation
setAnalysisMode -checkType                      setup
setAnalysisMode -clkSrcPath                     true
setAnalysisMode -clockGatingCheck               true
setAnalysisMode -clockPropagation               sdcControl
setAnalysisMode -cppr                           both
setAnalysisMode -enableMultipleDriveNet         true
setAnalysisMode -log                            true
setAnalysisMode -sequentialConstProp            true
setAnalysisMode -skew                           true
setAnalysisMode -timeBorrowing                  true
setAnalysisMode -timingSelfLoopsNoSkew          false
setAnalysisMode -usefulSkew                     true
setAnalysisMode -useOutputPinCap                true
setAnalysisMode -warn                           true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**Info: (IMPSP-307): Design contains fractional 1 cell.
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1629.4M, totSessionCpu=2:59:06 **
Existing Dirty Nets : 4
New Signature Flow (optDesignCheckOptions) ....
#WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=1841.0M, init mem=1841.0M)
Overlapping with other instance:	5
Pre-route DRC Violation:	194
*info: Placed = 52076          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.27%(651713/1063714)
Placement Density (including fixed std cells):61.89%(668975/1080976)
Finished checkPlace (total: cpu=0:00:01.2, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=1841.0M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1841.0M)
Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 1900.0M)
Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 1905.0M)
Extracted 30.0002% (CPU Time= 0:00:04.3  MEM= 1918.0M)
Extracted 40.0003% (CPU Time= 0:00:04.7  MEM= 1923.0M)
Extracted 50.0004% (CPU Time= 0:00:05.2  MEM= 1928.0M)
Extracted 60.0003% (CPU Time= 0:00:07.0  MEM= 1931.0M)
Extracted 70.0003% (CPU Time= 0:00:07.3  MEM= 1932.0M)
Extracted 80.0002% (CPU Time= 0:00:07.9  MEM= 1934.0M)
Extracted 90.0003% (CPU Time= 0:00:08.7  MEM= 1938.0M)
Extracted 100% (CPU Time= 0:00:10.7  MEM= 1940.0M)
Number of Extracted Resistors     : 851000
Number of Extracted Ground Cap.   : 869986
Number of Extracted Coupling Cap. : 1783428
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1908.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:13.0  MEM: 1908.035M)
Initializing multi-corner resistance tables ...
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=1964.71)
*** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
End delay calculation. (MEM=2303.26 CPU=0:00:09.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2303.26 CPU=0:00:10.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:03.0 totSessionCpu=2:59:38 mem=2303.3M)
Done building cte hold timing graph (HoldAware) cpu=0:00:16.8 real=0:00:04.0 totSessionCpu=2:59:38 mem=2303.3M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2308.64)
*** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  97.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2438.69 CPU=0:00:16.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2438.69 CPU=0:00:17.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2438.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2438.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2194.82)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  3.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2513.13 CPU=0:00:02.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2513.13 CPU=0:00:02.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:28.9 real=0:00:06.0 totSessionCpu=3:00:10 mem=2511.1M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.726  |  0.043  |  1.590  | -2.726  |   N/A   |  6.810  |  0.325  |  1.020  |
|           TNS (ns):| -49.185 |  0.000  |  0.000  | -49.185 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:10, real = 0:00:29, mem = 2054.8M, totSessionCpu=3:00:12 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50570 (unrouted=6232, trialRouted=0, noStatus=0, routed=44338, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 1 out of 241 (0.415%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one object
    cannot_merge_reason is set for at least one object
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    original_names is set for at least one object
    override_minimum_skew_target: 1 (default: false)
    primary_delay_corner: delay_wc (default: )
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
      route_type (trunk): clk_trunk (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
    For power domain auto-default:
      Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
      Inverters:   sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
      Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
      Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner delay_wc:setup, late and power domain auto-default:
      Slew time target (leaf):    0.800ns
      Slew time target (trunk):   0.800ns
      Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.290ns
      Buffer max distance: 5031.402um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
      Inverter  : {lib_cell:sg13g2_inv_8, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=2713.921um, saturatedSlew=0.544ns, speed=4205.022um per ns, cellArea=6.686um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    --------------------------------------------------------------------------------
    Cell              Instance count    Source         Eligible library cells
    --------------------------------------------------------------------------------
    sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
    sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
    --------------------------------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    Clock tree timing engine global stage delay update for delay_wc:setup.late...
    Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    Clock tree clk_sys has 1 slew violation.
    Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
      Sources:                     pin jtag_tck_i
      Total number of sinks:       290
      Delay constrained sinks:     289
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
      Sources:                     pin jtag_tck_i
      Total number of sinks:       290
      Delay constrained sinks:     289
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
      Sources:                     pin ref_clk_i
      Total number of sinks:       1
      Delay constrained sinks:     0
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
      Sources:                     pin ref_clk_i
      Total number of sinks:       1
      Delay constrained sinks:     0
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
      Sources:                     pin clk_i
      Total number of sinks:       4983
      Delay constrained sinks:     4982
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
      Sources:                     pin clk_i
      Total number of sinks:       4983
      Delay constrained sinks:     4982
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    
    Clock Tree Violations Report
    ============================
    
    The clock tree has violations that CCOpt may not be able to correct due to the design settings.
    A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
    Consider reviewing your design and relaunching CCOpt.
    
    
    Max Slew Violations
    -------------------
    
    Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.089ns.
    
    
    
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
      cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
      hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
    Clock DAG library cell distribution initial state {count}:
       Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
       Invs: sg13g2_inv_1: 1 
     Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      1
         11           100                      0
        101          1000                      0
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    --------------------------------------
    Net name                     Fanout ()
    --------------------------------------
    i_croc_soc/i_croc/FE_RN_5        2
    --------------------------------------
    
    
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:02.8 real=0:00:02.4)
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
    cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
    cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
    sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
    wire capacitance : top=0.000pF, trunk=2.061pF, leaf=10.160pF, total=12.221pF
    wire lengths     : top=0.000um, trunk=15614.660um, leaf=71240.735um, total=86855.395um
    hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
  Clock DAG net violations PRO initial state:
    Unfixable Transition : {count=1, worst=[1.586ns]} avg=1.586ns sd=0.000ns sum=1.586ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.412ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Leaf  : target=0.500ns count=183 avg=0.354ns sd=0.177ns min=0.036ns max=2.086ns {73 <= 0.300ns, 2 <= 0.400ns, 85 <= 0.450ns, 20 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
     Invs: sg13g2_inv_1: 1 
   Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
  Skew group summary PRO initial state:
    skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.751, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
    skew_group clk_rtc/func_mode_ideal_bc: unconstrained
    skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.629, max=2.216, avg=1.862, sd=0.095], skew [0.587 vs 0.150*], 68.6% {1.752, 1.902} (wid=0.227 ws=0.151) (gid=2.043 gs=0.548)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 244, tested: 244, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
      cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
      cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
      sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
      wire capacitance : top=0.000pF, trunk=2.061pF, leaf=10.160pF, total=12.221pF
      wire lengths     : top=0.000um, trunk=15614.660um, leaf=71240.735um, total=86855.395um
      hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Unfixable Transition : {count=1, worst=[1.586ns]} avg=1.586ns sd=0.000ns sum=1.586ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.412ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Leaf  : target=0.500ns count=183 avg=0.354ns sd=0.177ns min=0.036ns max=2.086ns {73 <= 0.300ns, 2 <= 0.400ns, 85 <= 0.450ns, 20 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
       Invs: sg13g2_inv_1: 1 
     Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.751, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
      skew_group clk_rtc/func_mode_ideal_bc: unconstrained
      skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.629, max=2.216, avg=1.862, sd=0.095], skew [0.587 vs 0.150*], 68.6% {1.752, 1.902} (wid=0.227 ws=0.151) (gid=2.043 gs=0.548)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 instances, 0 nets
  Clock tree timing engine global stage delay update for delay_wc:setup.late...
  Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
    cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
    cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
    sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
    wire capacitance : top=0.000pF, trunk=2.061pF, leaf=10.160pF, total=12.221pF
    wire lengths     : top=0.000um, trunk=15614.660um, leaf=71240.735um, total=86855.395um
    hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
  Clock DAG net violations PRO final:
    Unfixable Transition : {count=1, worst=[1.586ns]} avg=1.586ns sd=0.000ns sum=1.586ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.412ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Leaf  : target=0.500ns count=183 avg=0.354ns sd=0.177ns min=0.036ns max=2.086ns {73 <= 0.300ns, 2 <= 0.400ns, 85 <= 0.450ns, 20 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
     Invs: sg13g2_inv_1: 1 
   Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
  Skew group summary PRO final:
    skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.751, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
    skew_group clk_rtc/func_mode_ideal_bc: unconstrained
    skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.629, max=2.216, avg=1.862, sd=0.095], skew [0.587 vs 0.150*], 68.6% {1.752, 1.902} (wid=0.227 ws=0.151) (gid=2.043 gs=0.548)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50570 (unrouted=6232, trialRouted=0, noStatus=0, routed=44338, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.4 real=0:00:04.3)
**INFO: Start fixing DRV (Mem = 2315.55M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 243 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:25.3/23:57:18.8 (0.1), mem = 2315.6M
**Info: (IMPSP-307): Design contains fractional 1 cell.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -2.73|   -49.19|       0|       0|       0|  61.27|          |         |
|    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -2.73|   -49.19|       0|       0|       0|  61.27| 0:00:01.0|  2765.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 46 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    13 net(s): Could not be fixed as the violating term's net is not routed.
*info:    32 net(s): Could not be fixed because it is multi driver net.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2765.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.9/0:00:04.3 (1.4), totSession cpu/real = 3:00:31.2/23:57:23.1 (0.1), mem = 2556.4M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:28, real = 0:00:40, mem = 2190.5M, totSessionCpu=3:00:31 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2373.37M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.08min mem=2373.4M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.729  |  0.043  |  1.592  | -2.729  |   N/A   |  6.810  |  0.325  |  1.019  |
|           TNS (ns):| -49.193 |  0.000  |  0.000  | -49.193 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:00:41, mem = 2174.3M, totSessionCpu=3:00:33 **
*** Timing NOT met, worst failing slack is -2.729
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 243 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:34.3/23:57:24.6 (0.1), mem = 2361.8M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 4 don't touch nets excluded
*info: 48 io nets excluded
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 243 clock nets excluded
*info: 2 special nets excluded.
*info: 48 skip_routing nets excluded.
*info: 32 multi-driver nets excluded.
*info: 1357 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.729 TNS Slack -49.193 Density 61.27
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.729 TNS -49.193; mem2reg* WNS 0.325 TNS 0.000; reg2mem* WNS 1.019 TNS 0.000; reg2reg* WNS 0.043 TNS 0.000; HEPG WNS 0.043 TNS 0.000; all paths WNS -2.729 TNS -49.193
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -2.729|   -2.729| -49.193|  -49.193|    61.27%|   0:00:01.0| 2611.7M|func_view_wc|  reg2out| status_o                                           |
|  -2.718|   -2.718| -49.182|  -49.182|    61.28%|   0:00:01.0| 3076.5M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:02.0 mem=3076.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.3 real=0:00:02.0 mem=3076.5M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.718 TNS -49.182; mem2reg* WNS 0.325 TNS 0.000; reg2mem* WNS 1.019 TNS 0.000; reg2reg* WNS 0.029 TNS 0.000; HEPG WNS 0.029 TNS 0.000; all paths WNS -2.718 TNS -49.182
** GigaOpt Optimizer WNS Slack -2.718 TNS Slack -49.182 Density 61.28
Update Timing Windows (Threshold 0.038) ...
Re Calculate Delays on 2 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:08.0 real=0:00:03.0 mem=3076.5M) ***
*** SetupOpt [finish] : cpu/real = 0:00:13.9/0:00:08.2 (1.7), totSession cpu/real = 3:00:48.2/23:57:32.8 (0.1), mem = 2867.0M
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (3:00:48 mem=2867.0M) ***
Move report: Detail placement moves 17 insts, mean move: 6.28 um, max move: 13.86 um
	Max move on inst (i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_RC_6175_0): (478.08, 1164.48) --> (468.00, 1160.70)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 2867.0MB
Summary Report:
Instances move: 17 (out of 43765 movable)
Instances flipped: 0
Mean displacement: 6.28 um
Max displacement: 13.86 um (Instance: i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_RC_6175_0) (478.08, 1164.48) -> (468, 1160.7)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_2
Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 2867.0MB
*** Finished refinePlace (3:00:50 mem=2867.0M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 243 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:50.9/23:57:34.7 (0.1), mem = 2499.0M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 4 don't touch nets excluded
*info: 48 io nets excluded
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 243 clock nets excluded
*info: 2 special nets excluded.
*info: 48 skip_routing nets excluded.
*info: 32 multi-driver nets excluded.
*info: 1357 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.718 TNS Slack -49.182 Density 61.28
OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -2.718 TNS -49.182; mem2reg* WNS 0.325 TNS 0.000; reg2mem* WNS 1.019 TNS 0.000; reg2reg* WNS 0.029 TNS 0.000; HEPG WNS 0.029 TNS 0.000; all paths WNS -2.718 TNS -49.182
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -2.718|   -2.718| -49.182|  -49.182|    61.28%|   0:00:00.0| 2710.5M|func_view_wc|  reg2out| status_o                                           |
Dumping Information for Job 27 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
 
Dumping Information for Job 75 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_18_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_18_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 77 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 82 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 86 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 90 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
 
Dumping Information for Job 91 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 92 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio17_io due to abnormally high total capacitance of next stage with net FE_OFN11931_0695. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio17_io due to abnormally high total capacitance of next stage with net FE_OFN11931_0695. Using RIP based failure criteria instead. 
 
Dumping Information for Job 96 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_26_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 97 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
 
|  -2.718|   -2.718| -49.182|  -49.182|    61.28%|   0:00:00.0| 3049.2M|func_view_wc|  reg2out| gpio20_io                                          |
|  -2.718|   -2.718| -49.182|  -49.182|    61.28%|   0:00:00.0| 3049.2M|func_view_wc|  reg2out| gpio3_io                                           |
|  -2.718|   -2.718| -49.182|  -49.182|    61.28%|   0:00:00.0| 3049.2M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:00.0 mem=3049.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:00.0 mem=3049.2M) ***
OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -2.718 TNS -49.182; mem2reg* WNS 0.325 TNS 0.000; reg2mem* WNS 1.019 TNS 0.000; reg2reg* WNS 0.029 TNS 0.000; HEPG WNS 0.029 TNS 0.000; all paths WNS -2.718 TNS -49.182
** GigaOpt Optimizer WNS Slack -2.718 TNS Slack -49.182 Density 61.28
Update Timing Windows (Threshold 0.038) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=3049.2M) ***
*** SetupOpt [finish] : cpu/real = 0:00:07.8/0:00:06.8 (1.1), totSession cpu/real = 3:00:58.7/23:57:41.5 (0.1), mem = 2839.8M
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (3:00:59 mem=2839.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 2839.8MB
Summary Report:
Instances move: 0 (out of 43765 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2839.8MB
*** Finished refinePlace (3:01:01 mem=2839.8M) ***
End: GigaOpt Optimization in TNS mode
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:59, real = 0:01:01, mem = 2213.2M, totSessionCpu=3:01:02 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2507.34M, totSessionCpu=3:01:03).
**optDesign ... cpu = 0:02:00, real = 0:01:01, mem = 2212.3M, totSessionCpu=3:01:03 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
Worst Slack : 0.029 ns

Start Layer Assignment ...
WNS(0.029ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 50825.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 67 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1129 (2.2%)
Default Rule : ""
Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
Worst Slack : -2.718 ns

Start Layer Assignment ...
WNS(-2.718ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 123 cadidates out of 50825.
Total Assign Layers on 2 Nets (cpu 0:00:00.7).
GigaOpt: setting up router preferences
GigaOpt: 49 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1319 (2.6%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.718  |  0.029  |  1.592  | -2.718  |   N/A   |  6.810  |  0.325  |  1.019  |
|           TNS (ns):| -49.182 |  0.000  |  0.000  | -49.182 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.276%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:04, real = 0:01:04, mem = 2149.4M, totSessionCpu=3:01:07 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 33
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 33

globalDetailRoute

#Start globalDetailRoute on Tue Sep  9 22:37:17 2025
#
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=48
#need_extraction net=48 (total=50825)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
#Processed 50 dirty instances, 56 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(31 insts marked dirty, reset pre-exisiting dirty flag on 33 insts, 70 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Sep  9 22:37:19 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 50823 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
# Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2055.55 (MB), peak = 2415.70 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2253.55 (MB), peak = 2415.70 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 787.8450 1159.1450 ) on Metal2 for NET i_croc_soc/i_croc/CTS_64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 466.5350 1162.3250 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_OFN1268_0271. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 490.5550 1170.1400 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_OFN2936_0130. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 667.1950 1045.4150 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN878_0794. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 496.7750 1166.6350 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_RN_1079_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 670.8400 1041.6050 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN882_0799. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 666.0400 1045.4350 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN8992_FE_OFN878_0794. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 491.5100 1166.5000 ) on Metal1 for NET i_croc_soc/i_croc/all_periph_obi_req_306_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1232.6450 1241.9750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/_0502_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 493.9300 1166.5000 ) on Metal1 for NET i_croc_soc/i_croc/all_periph_obi_req_308_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1230.9200 1260.8450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_PSN3_0532. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 496.3250 1169.8850 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_OFN9451_FE_OFN2912_0136. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1207.6850 1310.0150 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_priv_mode_i_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1208.1650 1313.7800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_priv_mode_i_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1252.3250 1260.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN5938_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2____NOT__A_Y. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1245.1250 1260.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN5938_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2____NOT__A_Y. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1122.7250 1128.5750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN2081_0525. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 491.5100 1170.0200 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/_0736_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 665.2850 1041.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/_0999_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 497.3050 1169.8850 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_71_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#66 routed nets are extracted.
#    64 (0.13%) extracted nets are partially routed.
#44524 routed net(s) are imported.
#1 (0.00%) nets are without wires.
#6234 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 50825.
#
#Start instance access analysis using 8 threads...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.50 (MB)
#Total memory = 2258.05 (MB)
#Peak memory = 2462.22 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Sep  9 22:37:24 2025
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 211.25 (MB)
#Total memory = 2258.05 (MB)
#Peak memory = 2462.22 (MB)
#
#
#Start global routing on Tue Sep  9 22:37:24 2025
#
#
#Start global routing initialization on Tue Sep  9 22:37:24 2025
#
#Number of eco nets is 66
#
#Start global routing data preparation on Tue Sep  9 22:37:24 2025
#
#Start routing resource analysis on Tue Sep  9 22:37:24 2025
#
#Routing resource analysis is done on Tue Sep  9 22:37:24 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         V        2515        1318       65536    64.99%
#  Metal2         H        2873        1508       65536    33.29%
#  Metal3         V        2513        1320       65536    32.91%
#  Metal4         H        3122        1259       65536    32.99%
#  Metal5         V        2731        1102       65536    27.42%
#  --------------------------------------------------------------
#  Total                  13755      32.14%      327680    38.32%
#
#  116 nets (0.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Sep  9 22:37:24 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2268.03 (MB), peak = 2462.22 (MB)
#
#
#Global routing initialization is done on Tue Sep  9 22:37:24 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2268.68 (MB), peak = 2462.22 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2269.25 (MB), peak = 2462.22 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2269.22 (MB), peak = 2462.22 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2284.93 (MB), peak = 2462.22 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
#Total number of routable nets = 44591.
#Total number of nets in the design = 50825.
#
#67 routable nets have only global wires.
#44524 routable nets have only detail routed wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#355 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                  3            0              0              63  
#     ndr_3w3s                  0            0              0               0  
#     ndr_2w2s                  0            1              1               0  
#----------------------------------------------------------------------------
#        Total                  3            1              1              63  
#----------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                116            2                 2              0           44232  
#     ndr_3w3s                  0           58                 0             58               0  
#     ndr_2w2s                  0          183                 0            183               0  
#----------------------------------------------------------------------------------------------
#        Total                116          243                 2            241           44232  
#----------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal2        4(0.01%)      1(0.00%)      1(0.00%)   (0.01%)
#  Metal3        1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      5(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2073095 um.
#Total half perimeter of net bounding box = 1916765 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 588982 um.
#Total wire length on LAYER Metal3 = 533167 um.
#Total wire length on LAYER Metal4 = 555540 um.
#Total wire length on LAYER Metal5 = 395406 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287939
#Up-Via Summary (total 287939):
#           
#-----------------------
# Metal1         140586
# Metal2          98358
# Metal3          37567
# Metal4          11428
#-----------------------
#                287939 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 1013.3
#Average of max src_to_sink distance for priority net 1013.3
#Average of ave src_to_sink distance for priority net 513.8
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 26.86 (MB)
#Total memory = 2284.91 (MB)
#Peak memory = 2462.22 (MB)
#
#Finished global routing on Tue Sep  9 22:37:27 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2271.79 (MB), peak = 2462.22 (MB)
#Start Track Assignment.
#Done with 27 horizontal wires in 8 hboxes and 13 vertical wires in 8 hboxes.
#Done with 5 horizontal wires in 8 hboxes and 2 vertical wires in 8 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2073269 um.
#Total half perimeter of net bounding box = 1916765 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 589111 um.
#Total wire length on LAYER Metal3 = 533195 um.
#Total wire length on LAYER Metal4 = 555562 um.
#Total wire length on LAYER Metal5 = 395401 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287939
#Up-Via Summary (total 287939):
#           
#-----------------------
# Metal1         140586
# Metal2          98358
# Metal3          37567
# Metal4          11428
#-----------------------
#                287939 
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2270.71 (MB), peak = 2462.22 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:12
#Increased memory = 224.92 (MB)
#Total memory = 2271.71 (MB)
#Peak memory = 2462.22 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.2% of the total area was rechecked for DRC, and 1.0% required routing.
#   number of violations = 1335
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1     1331        0        0     1331
#	Metal2        0        3        1        4
#	Totals     1331        3        1     1335
#31 out of 52151 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 1335
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1     1331        0        0     1331
#	Metal2        0        3        1        4
#	Totals     1331        3        1     1335
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2323.53 (MB), peak = 2539.42 (MB)
#start 1st optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	Metal1        0        0        0
#	Metal2        1        4        5
#	Totals        1        4        5
#    number of process antenna violations = 144
#cpu time = 00:00:56, elapsed time = 00:00:07, memory = 2339.75 (MB), peak = 3213.52 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 144
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2333.90 (MB), peak = 3213.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2072794 um.
#Total half perimeter of net bounding box = 1916765 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 587007 um.
#Total wire length on LAYER Metal3 = 534474 um.
#Total wire length on LAYER Metal4 = 555891 um.
#Total wire length on LAYER Metal5 = 395423 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 289280
#Up-Via Summary (total 289280):
#           
#-----------------------
# Metal1         140611
# Metal2          99429
# Metal3          37791
# Metal4          11449
#-----------------------
#                289280 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:16
#Elapsed time = 00:00:20
#Increased memory = 27.47 (MB)
#Total memory = 2299.19 (MB)
#Peak memory = 3213.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:15, elapsed time = 00:00:11, memory = 2314.39 (MB), peak = 3213.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2072810 um.
#Total half perimeter of net bounding box = 1916765 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 587007 um.
#Total wire length on LAYER Metal3 = 534474 um.
#Total wire length on LAYER Metal4 = 555894 um.
#Total wire length on LAYER Metal5 = 395435 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 289294
#Up-Via Summary (total 289294):
#           
#-----------------------
# Metal1         140611
# Metal2          99429
# Metal3          37795
# Metal4          11459
#-----------------------
#                289294 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 7
#Total number of net violated process antenna rule = 7 ant fix stage
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2287.07 (MB), peak = 3213.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2072810 um.
#Total half perimeter of net bounding box = 1916765 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 587007 um.
#Total wire length on LAYER Metal3 = 534474 um.
#Total wire length on LAYER Metal4 = 555894 um.
#Total wire length on LAYER Metal5 = 395435 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 289294
#Up-Via Summary (total 289294):
#           
#-----------------------
# Metal1         140611
# Metal2          99429
# Metal3          37795
# Metal4          11459
#-----------------------
#                289294 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 17
#Total number of net violated process antenna rule = 7 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2072810 um.
#Total half perimeter of net bounding box = 1916765 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 587007 um.
#Total wire length on LAYER Metal3 = 534474 um.
#Total wire length on LAYER Metal4 = 555894 um.
#Total wire length on LAYER Metal5 = 395435 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 289294
#Up-Via Summary (total 289294):
#           
#-----------------------
# Metal1         140611
# Metal2          99429
# Metal3          37795
# Metal4          11459
#-----------------------
#                289294 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 17
#Total number of net violated process antenna rule = 7 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep  9 22:38:11 2025
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route Wire Spread.
#Done with 3539 horizontal wires in 16 hboxes and 2390 vertical wires in 16 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2074823 um.
#Total half perimeter of net bounding box = 1916765 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 587257 um.
#Total wire length on LAYER Metal3 = 535324 um.
#Total wire length on LAYER Metal4 = 556572 um.
#Total wire length on LAYER Metal5 = 395670 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 289294
#Up-Via Summary (total 289294):
#           
#-----------------------
# Metal1         140611
# Metal2          99429
# Metal3          37795
# Metal4          11459
#-----------------------
#                289294 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:03, memory = 2307.79 (MB), peak = 3213.52 (MB)
#CELL_VIEW croc_chip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 17
#Total number of net violated process antenna rule = 7 
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2074823 um.
#Total half perimeter of net bounding box = 1916765 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 587257 um.
#Total wire length on LAYER Metal3 = 535324 um.
#Total wire length on LAYER Metal4 = 556572 um.
#Total wire length on LAYER Metal5 = 395670 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 289294
#Up-Via Summary (total 289294):
#           
#-----------------------
# Metal1         140611
# Metal2          99429
# Metal3          37795
# Metal4          11459
#-----------------------
#                289294 
#
#detailRoute Statistics:
#Cpu time = 00:02:00
#Elapsed time = 00:00:44
#Increased memory = 12.61 (MB)
#Total memory = 2284.32 (MB)
#Peak memory = 3213.52 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:23
#Elapsed time = 00:00:59
#Increased memory = -351.66 (MB)
#Total memory = 1797.70 (MB)
#Peak memory = 3213.52 (MB)
#Number of warnings = 98
#Total number of warnings = 184
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep  9 22:38:16 2025
#
**optDesign ... cpu = 0:04:28, real = 0:02:03, mem = 1773.5M, totSessionCpu=3:03:31 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'croc_chip' of instances=52151 and nets=50825 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2486.1M)
Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 2526.1M)
Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2526.1M)
Extracted 30.0003% (CPU Time= 0:00:04.7  MEM= 2530.1M)
Extracted 40.0002% (CPU Time= 0:00:05.1  MEM= 2530.1M)
Extracted 50.0003% (CPU Time= 0:00:05.8  MEM= 2530.1M)
Extracted 60.0003% (CPU Time= 0:00:07.9  MEM= 2530.1M)
Extracted 70.0002% (CPU Time= 0:00:08.3  MEM= 2530.1M)
Extracted 80.0003% (CPU Time= 0:00:08.9  MEM= 2530.1M)
Extracted 90.0003% (CPU Time= 0:00:09.9  MEM= 2530.1M)
Extracted 100% (CPU Time= 0:00:12.2  MEM= 2530.1M)
Number of Extracted Resistors     : 866430
Number of Extracted Ground Cap.   : 884976
Number of Extracted Coupling Cap. : 1823232
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2510.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.3  Real Time: 0:00:14.0  MEM: 2510.875M)
**optDesign ... cpu = 0:04:43, real = 0:02:17, mem = 1775.8M, totSessionCpu=3:03:46 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2527.8)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 49500
AAE_INFO-618: Total number of nets in the design is 50825,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2889.39 CPU=0:00:17.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2889.39 CPU=0:00:19.3 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2889.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2889.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2568.53)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49500. 
Total number of fetched objects 49500
AAE_INFO-618: Total number of nets in the design is 50825,  3.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2873.78 CPU=0:00:02.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2873.78 CPU=0:00:02.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:34.5 real=0:00:08.0 totSessionCpu=3:04:21 mem=2871.8M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.785  | -0.015  |  1.590  | -2.785  |   N/A   |  6.810  |  0.326  |  1.017  |
|           TNS (ns):| -49.351 | -0.015  |  0.000  | -49.336 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   36    |    1    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.276%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:20, real = 0:02:26, mem = 2078.9M, totSessionCpu=3:04:23 **
Executing marking Critical Nets1
Footprint sg13g2_xor2_1 has at least 2 pins...
Footprint sg13g2_xnor2_1 has at least 3 pins...
Footprint sg13g2_slgcp_1 has at least 4 pins...
Footprint sg13g2_sdfbbp_1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:20, real = 0:02:26, mem = 2078.9M, totSessionCpu=3:04:23 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=2597.30M, totSessionCpu=3:04:24).
**optDesign ... cpu = 0:05:22, real = 0:02:27, mem = 2078.7M, totSessionCpu=3:04:24 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:26, real = 0:02:28, mem = 2083.5M, totSessionCpu=3:04:29 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.785  | -0.015  |  1.590  | -2.785  |   N/A   |  6.810  |  0.326  |  1.017  |
|           TNS (ns):| -49.351 | -0.015  |  0.000  | -49.336 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   36    |    1    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.276%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:30, real = 0:02:31, mem = 2086.2M, totSessionCpu=3:04:33 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign SAVED/06_route_opt.invs
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=09/09 22:47:16, mem=2101.7M)
% Begin Save ccopt configuration ... (date=09/09 22:47:17, mem=2101.7M)
% End Save ccopt configuration ... (date=09/09 22:47:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=2101.9M, current mem=2101.9M)
% Begin Save netlist data ... (date=09/09 22:47:17, mem=2101.9M)
Writing Binary DB to SAVED/06_route_opt.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
% End Save netlist data ... (date=09/09 22:47:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=2103.1M, current mem=2103.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file SAVED/06_route_opt.invs.dat.tmp/croc_chip.route.congmap.gz ...
% Begin Save AAE data ... (date=09/09 22:47:17, mem=2103.8M)
Saving AAE Data ...
% End Save AAE data ... (date=09/09 22:47:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=2103.8M, current mem=2103.8M)
Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/06_route_opt.invs.dat/scheduling_file.cts
Saving preference file SAVED/06_route_opt.invs.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 29 markers are saved ...
... 0 geometry drc markers are saved ...
... 17 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file SAVED/06_route_opt.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 22:47:18 2025)
Saving property file SAVED/06_route_opt.invs.dat.tmp/croc_chip.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2717.9M) ***
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2717.9M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:00.0 mem=2693.9M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file SAVED/06_route_opt.invs.dat.tmp/croc_chip.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=09/09 22:47:20, mem=2105.0M)
% End Save power constraints data ... (date=09/09 22:47:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=2105.0M, current mem=2105.0M)
default_rc_corner
Generated self-contained design 06_route_opt.invs.dat.tmp
#% End save design ... (date=09/09 22:47:26, total cpu=0:00:08.5, real=0:00:09.0, peak res=2140.7M, current mem=2105.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkFPlan -reportUtil > rpt/06_route_opt/check_util.rpt
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
**WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
**WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
**WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 68.164102
Effective Utilizations
**Info: (IMPSP-307): Design contains fractional 1 cell.
Average module density = 0.613.
Density for the design = 0.613.
       = stdcell_area 359237 sites (651800 um^2) / alloc_area 586262 sites (1063714 um^2).
Pin Density = 0.2095.
            = total # of pins 150869 / total area 719968.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
WARNING   IMPFP-10013          4  Halo should be created around block %s a...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> checkPlace > rpt/06_route_opt/checkPlace.rpt
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=2609.9M, init mem=2609.9M)
Pre-route DRC Violation:	194
*info: Placed = 52087          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.28%(651800/1063714)
Placement Density (including fixed std cells):61.89%(669062/1080976)
Finished checkPlace (total: cpu=0:00:01.7, real=0:00:00.0; vio checks: cpu=0:00:01.3, real=0:00:00.0; mem=2609.9M)
<CMD> verify_drc -limit 0 > rpt/06_route_opt/verify_drc.rpt
**WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
#-limit 2147483646                       # int, default=2147483646, user setting
 *** Starting Verify DRC (MEM: 2609.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 7 finished.
 VERIFY DRC ...... Thread : 5 finished.

  Verification Complete : 4046 Viols.

 Violation Summary By Layer and Type:

	         MetSpc   Totals
	Metal1     4046     4046
	Totals     4046     4046

 *** End Verify DRC (CPU: 0:00:15.3  ELAPSED TIME: 3.00  MEM: 116.0M) ***

<CMD> setFillerMode -core {sg13g2_fill_1 sg13g2_fill_2 sg13g2_fill_4 sg13g2_fill_8} -corePrefix FILLER
<CMD> addFiller -doDrc false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*INFO: Adding fillers to top-module.
*INFO:   Added 17605 filler insts (cell sg13g2_fill_8 / prefix FILLER).
*INFO:   Added 11672 filler insts (cell sg13g2_fill_4 / prefix FILLER).
*INFO:   Added 12932 filler insts (cell sg13g2_fill_2 / prefix FILLER).
*INFO:   Added 13633 filler insts (cell sg13g2_fill_1 / prefix FILLER).
*INFO: Total 55842 filler insts added - prefix FILLER (CPU: 0:00:02.6).
For 55842 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
<CMD> checkFiller
**Info: (IMPSP-307): Design contains fractional 1 cell.
*INFO: Total number of gaps found: 0
<CMD> win
<CMD> zoomBox 345.79600 655.51200 1342.36200 1053.99200
<CMD> zoomBox 472.19800 711.51000 1192.22000 999.41300
<CMD> zoomBox 655.27600 792.61800 974.75600 920.36300
<CMD> zoomBox 711.62300 817.58100 907.82500 896.03300
<CMD> fit
<CMD> zoomBox -968.74500 192.43900 2688.48700 1654.79500
<CMD> zoomBox -323.70000 478.20500 1922.29900 1376.27500
<CMD> zoomBox 225.64300 722.89100 1222.20700 1121.37000
<CMD> zoomBox 289.91200 751.51600 1136.99100 1090.22300
<CMD> zoomBox 430.44200 814.10700 950.65500 1022.11600
<CMD> zoomBox 463.99000 829.04900 906.17200 1005.85700
<CMD> zoomBox 516.74500 852.54600 836.22200 980.29000
<CMD> win
<CMD> fit
<CMD> zoomBox -1276.55500 18.29900 3026.07100 1738.71800
<CMD> zoomBox -750.95900 191.74500 2357.68800 1434.74800

*** Memory Usage v#1 (Current mem = 2747.910M, initial mem = 273.906M) ***
*** Message Summary: 4616 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=3:07:36, real=24:24:07, mem=2747.9M) ---
