INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_encoder_beh
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [C:/git/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv:11]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [C:/git/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_beh_tb
