
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>8. The PCI Express Advanced Error Reporting Driver Guide HOWTO &#8212; The Linux Kernel 5.4.10-custom documentation</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="9. PCI Endpoint Framework" href="endpoint/index.html" />
    <link rel="prev" title="7. PCI Error Recovery" href="pci-error-recovery.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">The Linux Kernel</a></h1>



<p class="blurb">5.4.10-custom-5.4.10-custom</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../process/development-process.html">A guide to the Kernel Development Process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../process/submitting-patches.html">Submitting patches: the essential guide to getting your code into the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../maintainer/index.html">Kernel Maintainer Handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../process/index.html">All development-process docs</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../driver-api/index.html">Driver implementer's API guide</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../subsystem-apis.html">Kernel subsystem documentation</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../driver-api/index.html">Driver implementer's API guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../locking/index.html">Locking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../accounting/index.html">Accounting</a></li>
<li class="toctree-l2"><a class="reference internal" href="../block/index.html">Block</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cdrom/index.html">CD-ROM</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cpu-freq/index.html">CPUFreq - CPU frequency and voltage scaling code in the Linux(TM) kernel</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fb/index.html">Frame Buffer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpga/index.html">FPGA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../hid/index.html">Human Interface Devices (HID)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../i2c/index.html">I2C/SMBus Subsystem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../iio/index.html">Industrial I/O</a></li>
<li class="toctree-l2"><a class="reference internal" href="../isdn/index.html">ISDN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../infiniband/index.html">InfiniBand</a></li>
<li class="toctree-l2"><a class="reference internal" href="../leds/index.html">LEDs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../netlabel/index.html">NetLabel</a></li>
<li class="toctree-l2"><a class="reference internal" href="../networking/index.html">Networking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pcmcia/index.html">PCMCIA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../power/index.html">Power Management</a></li>
<li class="toctree-l2"><a class="reference internal" href="../target/index.html">TCM Virtual Device</a></li>
<li class="toctree-l2"><a class="reference internal" href="../timers/index.html">Timers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi/index.html">Serial Peripheral Interface (SPI)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../w1/index.html">1-Wire Subsystem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../watchdog/index.html">Watchdog Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virt/index.html">Virtualization Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../input/index.html">Input Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../hwmon/index.html">Hardware Monitoring</a></li>
<li class="toctree-l2"><a class="reference internal" href="../gpu/index.html">GPU Driver Developer's Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../accel/index.html">Compute Accelerators</a></li>
<li class="toctree-l2"><a class="reference internal" href="../security/index.html">Security Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sound/index.html">Sound Subsystem Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../crypto/index.html">Crypto API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../filesystems/index.html">Filesystems in the Linux kernel</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mm/index.html">Memory Management Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bpf/index.html">BPF Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../usb/index.html">USB support</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">PCI Bus Subsystem</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="pci.html">1. How To Write Linux PCI Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="pciebus-howto.html">2. The PCI Express Port Bus Driver Guide HOWTO</a></li>
<li class="toctree-l3"><a class="reference internal" href="pci-iov-howto.html">3. PCI Express I/O Virtualization Howto</a></li>
<li class="toctree-l3"><a class="reference internal" href="msi-howto.html">4. The MSI Driver Guide HOWTO</a></li>
<li class="toctree-l3"><a class="reference internal" href="sysfs-pci.html">5. Accessing PCI device resources through sysfs</a></li>
<li class="toctree-l3"><a class="reference internal" href="acpi-info.html">6. ACPI considerations for PCI host bridges</a></li>
<li class="toctree-l3"><a class="reference internal" href="pci-error-recovery.html">7. PCI Error Recovery</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">8. The PCI Express Advanced Error Reporting Driver Guide HOWTO</a></li>
<li class="toctree-l3"><a class="reference internal" href="endpoint/index.html">9. PCI Endpoint Framework</a></li>
<li class="toctree-l3"><a class="reference internal" href="boot-interrupts.html">10. Boot Interrupts</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../scsi/index.html">SCSI Subsystem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../misc-devices/index.html">Assorted Miscellaneous Devices Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scheduler/index.html">Scheduler</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mhi/index.html">MHI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../peci/index.html">PECI Subsystem</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../locking/index.html">Locking in the kernel</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../process/license-rules.html">Linux kernel licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../doc-guide/index.html">How to write kernel documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dev-tools/index.html">Development tools for the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dev-tools/testing-overview.html">Kernel Testing Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kernel-hacking/index.html">Kernel Hacking Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../trace/index.html">Linux Tracing Technologies</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fault-injection/index.html">fault-injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../livepatch/index.html">Kernel Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../admin-guide/index.html">The Linux kernel user's and administrator's guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kbuild/index.html">The kernel build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tools/index.html">User-space tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../userspace-api/index.html">The Linux kernel user-space API guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../firmware-guide/index.html">The Linux kernel firmware guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../devicetree/index.html">Open Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../arch/index.html">CPU Architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html">Unsorted Documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  sbar.scrollTop = currents[currents.length - 1].offsetTop;
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/PCI/pcieaer-howto.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="the-pci-express-advanced-error-reporting-driver-guide-howto">
<h1><span class="section-number">8. </span>The PCI Express Advanced Error Reporting Driver Guide HOWTO<a class="headerlink" href="#the-pci-express-advanced-error-reporting-driver-guide-howto" title="Permalink to this headline">¶</a></h1>
<dl class="field-list simple">
<dt class="field-odd">Authors<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><ol class="upperalpha simple" start="20">
<li><p>Long Nguyen &lt;<a class="reference external" href="mailto:tom&#46;l&#46;nguyen&#37;&#52;&#48;intel&#46;com">tom<span>&#46;</span>l<span>&#46;</span>nguyen<span>&#64;</span>intel<span>&#46;</span>com</a>&gt;</p></li>
</ol>
</li>
<li><p>Yanmin Zhang &lt;<a class="reference external" href="mailto:yanmin&#46;zhang&#37;&#52;&#48;intel&#46;com">yanmin<span>&#46;</span>zhang<span>&#64;</span>intel<span>&#46;</span>com</a>&gt;</p></li>
</ul>
</dd>
<dt class="field-even">Copyright<span class="colon">:</span></dt>
<dd class="field-even"><p>© 2006 Intel Corporation</p>
</dd>
</dl>
<section id="overview">
<h2><span class="section-number">8.1. </span>Overview<a class="headerlink" href="#overview" title="Permalink to this headline">¶</a></h2>
<section id="about-this-guide">
<h3><span class="section-number">8.1.1. </span>About this guide<a class="headerlink" href="#about-this-guide" title="Permalink to this headline">¶</a></h3>
<p>This guide describes the basics of the PCI Express Advanced Error
Reporting (AER) driver and provides information on how to use it, as
well as how to enable the drivers of endpoint devices to conform with
PCI Express AER driver.</p>
</section>
<section id="what-is-the-pci-express-aer-driver">
<h3><span class="section-number">8.1.2. </span>What is the PCI Express AER Driver?<a class="headerlink" href="#what-is-the-pci-express-aer-driver" title="Permalink to this headline">¶</a></h3>
<p>PCI Express error signaling can occur on the PCI Express link itself
or on behalf of transactions initiated on the link. PCI Express
defines two error reporting paradigms: the baseline capability and
the Advanced Error Reporting capability. The baseline capability is
required of all PCI Express components providing a minimum defined
set of error reporting requirements. Advanced Error Reporting
capability is implemented with a PCI Express advanced error reporting
extended capability structure providing more robust error reporting.</p>
<p>The PCI Express AER driver provides the infrastructure to support PCI
Express Advanced Error Reporting capability. The PCI Express AER
driver provides three basic functions:</p>
<blockquote>
<div><ul class="simple">
<li><p>Gathers the comprehensive error information if errors occurred.</p></li>
<li><p>Reports error to the users.</p></li>
<li><p>Performs error recovery actions.</p></li>
</ul>
</div></blockquote>
<p>AER driver only attaches root ports which support PCI-Express AER
capability.</p>
</section>
</section>
<section id="user-guide">
<h2><span class="section-number">8.2. </span>User Guide<a class="headerlink" href="#user-guide" title="Permalink to this headline">¶</a></h2>
<section id="include-the-pci-express-aer-root-driver-into-the-linux-kernel">
<h3><span class="section-number">8.2.1. </span>Include the PCI Express AER Root Driver into the Linux Kernel<a class="headerlink" href="#include-the-pci-express-aer-root-driver-into-the-linux-kernel" title="Permalink to this headline">¶</a></h3>
<p>The PCI Express AER Root driver is a Root Port service driver attached
to the PCI Express Port Bus driver. If a user wants to use it, the driver
has to be compiled. Option CONFIG_PCIEAER supports this capability. It
depends on CONFIG_PCIEPORTBUS, so pls. set CONFIG_PCIEPORTBUS=y and
CONFIG_PCIEAER = y.</p>
</section>
<section id="load-pci-express-aer-root-driver">
<h3><span class="section-number">8.2.2. </span>Load PCI Express AER Root Driver<a class="headerlink" href="#load-pci-express-aer-root-driver" title="Permalink to this headline">¶</a></h3>
<p>Some systems have AER support in firmware. Enabling Linux AER support at
the same time the firmware handles AER may result in unpredictable
behavior. Therefore, Linux does not handle AER events unless the firmware
grants AER control to the OS via the ACPI _OSC method. See the PCI FW 3.0
Specification for details regarding _OSC usage.</p>
</section>
<section id="aer-error-output">
<h3><span class="section-number">8.2.3. </span>AER error output<a class="headerlink" href="#aer-error-output" title="Permalink to this headline">¶</a></h3>
<p>When a PCIe AER error is captured, an error message will be output to
console. If it's a correctable error, it is output as a warning.
Otherwise, it is printed as an error. So users could choose different
log level to filter out correctable error messages.</p>
<p>Below shows an example:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>0000:50:00.0: PCIe Bus Error: severity=Uncorrected (Fatal), type=Transaction Layer, id=0500(Requester ID)
0000:50:00.0:   device [8086:0329] error status/mask=00100000/00000000
0000:50:00.0:    [20] Unsupported Request    (First)
0000:50:00.0:   TLP Header: 04000001 00200a03 05010000 00050100
</pre></div>
</div>
<p>In the example, 'Requester ID' means the ID of the device who sends
the error message to root port. Pls. refer to pci express specs for
other fields.</p>
</section>
<section id="aer-statistics-counters">
<h3><span class="section-number">8.2.4. </span>AER Statistics / Counters<a class="headerlink" href="#aer-statistics-counters" title="Permalink to this headline">¶</a></h3>
<p>When PCIe AER errors are captured, the counters / statistics are also exposed
in the form of sysfs attributes which are documented at
Documentation/ABI/testing/sysfs-bus-pci-devices-aer_stats</p>
</section>
</section>
<section id="developer-guide">
<h2><span class="section-number">8.3. </span>Developer Guide<a class="headerlink" href="#developer-guide" title="Permalink to this headline">¶</a></h2>
<p>To enable AER aware support requires a software driver to configure
the AER capability structure within its device and to provide callbacks.</p>
<p>To support AER better, developers need understand how AER does work
firstly.</p>
<p>PCI Express errors are classified into two types: correctable errors
and uncorrectable errors. This classification is based on the impacts
of those errors, which may result in degraded performance or function
failure.</p>
<p>Correctable errors pose no impacts on the functionality of the
interface. The PCI Express protocol can recover without any software
intervention or any loss of data. These errors are detected and
corrected by hardware. Unlike correctable errors, uncorrectable
errors impact functionality of the interface. Uncorrectable errors
can cause a particular transaction or a particular PCI Express link
to be unreliable. Depending on those error conditions, uncorrectable
errors are further classified into non-fatal errors and fatal errors.
Non-fatal errors cause the particular transaction to be unreliable,
but the PCI Express link itself is fully functional. Fatal errors, on
the other hand, cause the link to be unreliable.</p>
<p>When AER is enabled, a PCI Express device will automatically send an
error message to the PCIe root port above it when the device captures
an error. The Root Port, upon receiving an error reporting message,
internally processes and logs the error message in its PCI Express
capability structure. Error information being logged includes storing
the error reporting agent's requestor ID into the Error Source
Identification Registers and setting the error bits of the Root Error
Status Register accordingly. If AER error reporting is enabled in Root
Error Command Register, the Root Port generates an interrupt if an
error is detected.</p>
<p>Note that the errors as described above are related to the PCI Express
hierarchy and links. These errors do not include any device specific
errors because device specific errors will still get sent directly to
the device driver.</p>
<section id="configure-the-aer-capability-structure">
<h3><span class="section-number">8.3.1. </span>Configure the AER capability structure<a class="headerlink" href="#configure-the-aer-capability-structure" title="Permalink to this headline">¶</a></h3>
<p>AER aware drivers of PCI Express component need change the device
control registers to enable AER. They also could change AER registers,
including mask and severity registers. Helper function
pci_enable_pcie_error_reporting could be used to enable AER. See
section 3.3.</p>
</section>
<section id="provide-callbacks">
<h3><span class="section-number">8.3.2. </span>Provide callbacks<a class="headerlink" href="#provide-callbacks" title="Permalink to this headline">¶</a></h3>
<section id="callback-reset-link-to-reset-pci-express-link">
<h4><span class="section-number">8.3.2.1. </span>callback reset_link to reset pci express link<a class="headerlink" href="#callback-reset-link-to-reset-pci-express-link" title="Permalink to this headline">¶</a></h4>
<p>This callback is used to reset the pci express physical link when a
fatal error happens. The root port aer service driver provides a
default reset_link function, but different upstream ports might
have different specifications to reset pci express link, so all
upstream ports should provide their own reset_link functions.</p>
<p>Section 3.2.2.2 provides more detailed info on when to call
reset_link.</p>
</section>
<section id="pci-error-recovery-callbacks">
<h4><span class="section-number">8.3.2.2. </span>PCI error-recovery callbacks<a class="headerlink" href="#pci-error-recovery-callbacks" title="Permalink to this headline">¶</a></h4>
<p>The PCI Express AER Root driver uses error callbacks to coordinate
with downstream device drivers associated with a hierarchy in question
when performing error recovery actions.</p>
<p>Data <a class="reference internal" href="pci.html#c.pci_driver" title="pci_driver"><code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">pci_driver</span></code></a> has a pointer, err_handler, to point to
pci_error_handlers who consists of a couple of callback function
pointers. AER driver follows the rules defined in
<a class="reference internal" href="pci-error-recovery.html"><span class="doc">PCI Error Recovery</span></a> except pci express specific parts (e.g.
reset_link). Pls. refer to <a class="reference internal" href="pci-error-recovery.html"><span class="doc">PCI Error Recovery</span></a> for detailed
definitions of the callbacks.</p>
<p>Below sections specify when to call the error callback functions.</p>
</section>
<section id="correctable-errors">
<h4><span class="section-number">8.3.2.3. </span>Correctable errors<a class="headerlink" href="#correctable-errors" title="Permalink to this headline">¶</a></h4>
<p>Correctable errors pose no impacts on the functionality of
the interface. The PCI Express protocol can recover without any
software intervention or any loss of data. These errors do not
require any recovery actions. The AER driver clears the device's
correctable error status register accordingly and logs these errors.</p>
</section>
<section id="non-correctable-non-fatal-and-fatal-errors">
<h4><span class="section-number">8.3.2.4. </span>Non-correctable (non-fatal and fatal) errors<a class="headerlink" href="#non-correctable-non-fatal-and-fatal-errors" title="Permalink to this headline">¶</a></h4>
<p>If an error message indicates a non-fatal error, performing link reset
at upstream is not required. The AER driver calls error_detected(dev,
pci_channel_io_normal) to all drivers associated within a hierarchy in
question. for example:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>EndPoint&lt;==&gt;DownstreamPort B&lt;==&gt;UpstreamPort A&lt;==&gt;RootPort
</pre></div>
</div>
<p>If Upstream port A captures an AER error, the hierarchy consists of
Downstream port B and EndPoint.</p>
<p>A driver may return PCI_ERS_RESULT_CAN_RECOVER,
PCI_ERS_RESULT_DISCONNECT, or PCI_ERS_RESULT_NEED_RESET, depending on
whether it can recover or the AER driver calls mmio_enabled as next.</p>
<p>If an error message indicates a fatal error, kernel will broadcast
error_detected(dev, pci_channel_io_frozen) to all drivers within
a hierarchy in question. Then, performing link reset at upstream is
necessary. As different kinds of devices might use different approaches
to reset link, AER port service driver is required to provide the
function to reset link via callback parameter of pcie_do_recovery()
function. If reset_link is not NULL, recovery function will use it
to reset the link. If error_detected returns PCI_ERS_RESULT_CAN_RECOVER
and reset_link returns PCI_ERS_RESULT_RECOVERED, the error handling goes
to mmio_enabled.</p>
</section>
</section>
<section id="helper-functions">
<h3><span class="section-number">8.3.3. </span>helper functions<a class="headerlink" href="#helper-functions" title="Permalink to this headline">¶</a></h3>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>int pci_enable_pcie_error_reporting(struct pci_dev *dev);
</pre></div>
</div>
<p>pci_enable_pcie_error_reporting enables the device to send error
messages to root port when an error is detected. Note that devices
don't enable the error reporting by default, so device drivers need
call this function to enable it.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>int pci_disable_pcie_error_reporting(struct pci_dev *dev);
</pre></div>
</div>
<p>pci_disable_pcie_error_reporting disables the device to send error
messages to root port when an error is detected.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>int pci_aer_clear_nonfatal_status(struct pci_dev *dev);`
</pre></div>
</div>
<p>pci_aer_clear_nonfatal_status clears non-fatal errors in the uncorrectable
error status register.</p>
</section>
<section id="frequent-asked-questions">
<h3><span class="section-number">8.3.4. </span>Frequent Asked Questions<a class="headerlink" href="#frequent-asked-questions" title="Permalink to this headline">¶</a></h3>
<dl class="simple">
<dt>Q:</dt><dd><p>What happens if a PCI Express device driver does not provide an
error recovery handler (pci_driver-&gt;err_handler is equal to NULL)?</p>
</dd>
<dt>A:</dt><dd><p>The devices attached with the driver won't be recovered. If the
error is fatal, kernel will print out warning messages. Please refer
to section 3 for more information.</p>
</dd>
<dt>Q:</dt><dd><p>What happens if an upstream port service driver does not provide
callback reset_link?</p>
</dd>
<dt>A:</dt><dd><p>Fatal error recovery will fail if the errors are reported by the
upstream ports who are attached by the service driver.</p>
</dd>
<dt>Q:</dt><dd><p>How does this infrastructure deal with driver that is not PCI
Express aware?</p>
</dd>
<dt>A:</dt><dd><p>This infrastructure calls the error callback functions of the
driver when an error happens. But if the driver is not aware of
PCI Express, the device might not report its own errors to root
port.</p>
</dd>
<dt>Q:</dt><dd><p>What modifications will that driver need to make it compatible
with the PCI Express AER Root driver?</p>
</dd>
<dt>A:</dt><dd><p>It could call the helper functions to enable AER in devices and
cleanup uncorrectable status register. Pls. refer to section 3.3.</p>
</dd>
</dl>
</section>
</section>
<section id="software-error-injection">
<h2><span class="section-number">8.4. </span>Software error injection<a class="headerlink" href="#software-error-injection" title="Permalink to this headline">¶</a></h2>
<p>Debugging PCIe AER error recovery code is quite difficult because it
is hard to trigger real hardware errors. Software based error
injection can be used to fake various kinds of PCIe errors.</p>
<p>First you should enable PCIe AER software error injection in kernel
configuration, that is, following item should be in your .config.</p>
<p>CONFIG_PCIEAER_INJECT=y or CONFIG_PCIEAER_INJECT=m</p>
<p>After reboot with new kernel or insert the module, a device file named
/dev/aer_inject should be created.</p>
<p>Then, you need a user space tool named aer-inject, which can be gotten
from:</p>
<blockquote>
<div><p><a class="reference external" href="https://git.kernel.org/cgit/linux/kernel/git/gong.chen/aer-inject.git/">https://git.kernel.org/cgit/linux/kernel/git/gong.chen/aer-inject.git/</a></p>
</div></blockquote>
<p>More information about aer-inject can be found in the document comes
with its source code.</p>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.4.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.13</a>
      
      |
      <a href="../_sources/PCI/pcieaer-howto.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>