/*
 * SAMSUNG EXYNOS9820 board device tree source
 *
 * Copyright (c) 2018 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

/dts-v1/;
/plugin/;
#include "exynos9820-sensorhub.dtsi"
#include "exynos9820-display-lcd.dtsi"
#include "battery_data_beyond0lte_18.dtsi"
#include "exynos9820-beyond0lte_if-pmic-max77705.dtsi"
#include <dt-bindings/clock/exynos9820.h>
#include <dt-bindings/pci/pci.h>
#include "exynos9820-bootargs_ext.dtsi"
#include "exynos9820-beyond0lte_camera.dtsi"
#include "exynos9820-beyond0lte_common.dtsi"
#include "exynos9820-beyond0lte_fingerprint_00.dtsi"
#include "exynos9820-beyond0lte_eur_open_gpio_02.dtsi"
#include "exynos9820-beyond0lte_optics-r00.dtsi"

/ {
	compatible = "samsung,BEYOND0LTE EUR OPEN 18", "samsung,EXYNOS9820";
	dtbo-hw_rev = <18>;
   	dtbo-hw_rev_end = <18>;

	fragment@model {
		target-path = "/";
		__overlay__ {
			#address-cells = <2>;
			#size-cells = <1>;

			model = "Samsung BEYOND0LTE EUR OPEN 18 board based on EXYNOS9820";
			
			pinctrl@15850000 {
				bt_hostwake: bt-hostwake {
					samsung,pins = "gpa2-3";
					samsung,pin-function = <0>;
					samsung,pin-pud = <0>;
				};
			};
			pinctrl@10430000 {
				bt_btwake: bt-btwake {
					samsung,pins = "gpg2-0";
					samsung,pin-function = <1>;
					samsung,pin-pud = <0>;
					samsung,pin-con-pdn = <3>;
					samsung,pin-pud-pdn = <0>;
				};
			};
			bluetooth {
				compatible = "samsung,bcm43xx";
				gpios = <&expander_gpios 7 0    /*BT_EN*/
				&gpg2 0 0    /*BT_WAKE*/
				&gpa2 3 0xF    /*BT_HOST_WAKE*/ >;
				pinctrl-names = "default";
				pinctrl-0=<&bt_hostwake &bt_btwake>;
				status = "okay";
			};

		}; /* end of __overlay__ */
	}; /* end of fragment */

	fragment@camera {
		target-path = "/";
		__overlay__ {
			/* Ultra Wide CAMERA */
			fimc_is_sensor_3p9: fimc-is_sensor_3p9@2D {
				power_seq_id = <1>;
			};
		}; /* end of __overlay__ */
	}; /* end of fragment */
}; /* end of root */

&pinctrl_6 {
	spi7_bus_suspend: spi7-bus-suspend {
		samsung,pins = "gpp4-2", "gpp4-1", "gpp4-0";
		samsung,pin-function = <0>;	/* INPUT */
		samsung,pin-pud = <1>;		/* DOWN */
		samsung,pin-drv = <0>;
	};
	spi7_cs_suspend: spi7-cs-suspend {
		samsung,pins = "gpp4-3";
		samsung,pin-function = <0>;	/* INPUT */
		samsung,pin-pud = <1>;		/* DOWN */
		samsung,pin-drv = <0>;
	};
};

/* SPI USI_PERIC1_USI06_SPI */
&spi_7 {
	status = "okay";
	/delete-property/ pinctrl-names;
	/delete-property/ pinctrl-0;
	pinctrl-names = "ese_active", "ese_suspend";
	pinctrl-0 = <&spi7_bus &spi7_cs>;
	pinctrl-1 = <&spi7_bus_suspend &spi7_cs_suspend>;

	ese_spi@0 {
		compatible = "ese_p3";
		reg = <0>;
		spi-max-frequency = <13000000>;
		gpio-controller;
		#gpio-cells = <2>;

		p3-vdd-1p8= "VDD_ESE_1P8";

		clocks = <&clock GATE_USI06_USI>, <&clock DOUT_CLK_PERIC1_USI06_USI>;
		clock-names = "pclk", "sclk";
		ese_p3,cs-gpio = <&gpp4 3 0>;

		controller-data {
			samsung,spi-feedback-delay = <0>;
			samsung,spi-chip-select-mode = <0>;
		};
	};
};

&hsi2c_20 {
	gpios = <&gpp5 0 0 &gpp5 1 0>;
	status = "okay";
	clock-frequency = <400000>;

	sec-nfc@27 {
		compatible = "sec-nfc";
		reg = <0x27>;

		interrupts = <2 0 0>;
		interrupt-parent = <&gpa1>;

		sec-nfc,ven-gpio = <&expander_gpios 11 0>;
		sec-nfc,irq-gpio = <&gpa1 2 0>;
		sec-nfc,firm-gpio = <&expander_gpios 9 0>;
		sec-nfc,clk_req-gpio = <&gpa2 6 0xf>;
		sec-nfc,clk_use = <2>;
		sec-nfc,nfc_pvdd = "VDD_NFC_1P8";

		clocks = <&clock OSC_NFC>;
		clock-names = "oscclk_nfc";
		sec-nfc,nfc_ap_clk;
		sec-nfc,ldo_control;
	};
};

&spi_17 {
	BCM4773@0 {
		ssp-acc-position = <7>;
		ssp-mag-position = <7>;
		ssp-mag-array = /bits/ 8 <134 84 91 63 237 222 0 69 210 54 152 123 240 164 0 249 255 30 62 41 190
					252 95 253 10 184 249>;
		ssp-thermi-up = /bits/ 16 <3023 2990 2952 2903 2843 2772 2684 2582 2464 2335 2190 2037 1882 1742
					1558 1397 1246 1103 974 851 746 651 601>;
		ssp-thermi-sub = /bits/ 16 <3021 2990 2951 2903 2843 2771 2685 2584 2467 2339 2195 2044 1891
					1747 1567 1409 1258 1115 986 864 759 662 612>;
	};
};

/* PERIC1 CAM1 */
&hsi2c_1 {
	status = "disabled";
};

/* PERIC1 CAM2 */
&hsi2c_2 {
	#address-cells = <1>;
	#size-cells = <0>;

	fimc-is-3p9@2D {
		compatible = "samsung,exynos5-fimc-is-cis-3p9";
		reg = <0x2D>; /* 1 bit right shift */
		id = <4>; /* matching fimc_is_sensor id */
		setfile = "setA";
		status = "okay";
	};

	rear2_eeprom@51 { /* Ultra wide eeprom */
		compatible = "samsung,rear2-eeprom-i2c";
		reg = <0x51>;

		rom_power_position = <4>;
		rom_size = <0x4000>;
		cal_map_es_version = <10>;
		camera_module_es_version = "A";
		/*skip_cal_loading;*/

		/* Beyond_Rear_Cal_Map_V010_20180709_for_ALL */
		/* 0 header */
		header_crc_check_list = <0x0000 0x00FB 0x00FC>;
		/* 0 master LSC */
		/* 1 master all */
		crc_check_list = <0x0100 0x1AFB 0x1AFC
							0x2200 0x22DF 0x22FC>;

		/* Master */
		rom_header_version_start_addr = <0x40>;
		rom_header_cal_data_start_addr = <0x100>;

		rom_header_cal_map_ver_start_addr = <0x50>;
		rom_header_isp_setfile_ver_start_addr = <0x54>;
		rom_header_project_name_start_addr = <0x5E>;

		rom_header_module_id_addr = <0xAE>; /* 0xA8 + reserved bytes */
		rom_header_sensor_id_addr = <0xB8>;

		rom_header_mtf_data_addr = <0x66>;

		rom_awb_master_addr = <0x2200>;
		rom_awb_module_addr = <0x2224>;
	};
};

&hsi2c_10 {
	status = "okay";
	touchscreen@48 {
		sec,bringup = <1>;
	};
};

&hsi2c_21 {
	#address-cells = <1>;
	#size-cells = <0>;

	fimc-is-actuator@0C {
		reg = <0x0D>;
	};
};

&hsi2c_25 {
	status = "okay";
	expander_gpios: pcal6524@22 {
		compatible = "pcal6524,gpio-expander";
		gpio-controller;
		#gpio-cells = <2>;
		reg = <0x22>;
		pinctrl-names = "expander_reset_setting";
		pinctrl-0 = <&expander_reset_active>;
		pcal6524,gpio_start = <300>;
		pcal6524,ngpio = <24>;
		pcal6524,reset-gpio = <&gpg4 0 0>;
		pcal6524,support_initialize = <1>;
		/* config, 24 ~ 0, 1bit configure[1:input, 0:output]*/
		pcal6524,config = <0xFFFFFF>;    /* P2[11111111] P1[11111111] P0[11111111] */
		/* data_out, 24 ~ 0, 1bit configure[1:high, 0:low]*/
		pcal6524,data_out = <0x000000>;  /* P2[00000000] P1[00000000] P0[00000000] */
		/* pull_reg, 8 ~ 0, 2bit configure[00:no_pull, 01:pull_down, 10:pull_up, 11:not used] */
		pcal6524,pull_reg_p0 = <0x0000>; /* 00 00 00 00 / 00 00 00 00 */
		pcal6524,pull_reg_p1 = <0x0000>; /* 00 00 00 00 / 00 00 00 00 */
		pcal6524,pull_reg_p2 = <0x0000>; /* 00 00 00 00 / 00 00 00 00 */
	};
};

&displayport {
	status = "okay";
	dp,aux_sw_oe = <&expander_gpios 4 0>;
	dp,sbu_sw_sel = <&expander_gpios 1 0>;
	dp,usb_con_sel = <&gpg0 4 0>;
};

&dp_ldo1 {
	regulator-always-on;
};

&pinctrl_0 {
	fm_int: fm-int {
		samsung,pins = "gpa2-1";
		samsung,pin-function = <0xf>;
		samsung,pin-pud = <0>;
		samsung,pin-con-pdn =<3>;
		samsung,pin-pud-pdn = <0>;
	};
};

&pinctrl_5 {
	hsi2c11_bus: hsi2c11-bus {
		samsung,pins = "gpp1-6", "gpp1-7";
		samsung,pin-function = <3>;
		samsung,pin-pud = <0>;
		samsung,pin-drv = <0>;
		samsung,pin-pud-pdn = <0>;
	};
};

&hsi2c_11 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&hsi2c11_bus &fm_int>;

	rtcfmradio@64 {
		compatible = "richwave,rtc6213n", "rtc6213n";
		reg = <0x64>;
		interrupts = <1 0 0>;
		interrupt-parent = <&gpa2>;
		fmint-gpio = <&gpa2 1 0>;
		volume_db;
		radio_vol = <44 43 39 36 33 30 27 24 21 18 15 12 10 8 6 4>;
	};
};

&speedy {
	s2mps19mfd@00 {
		regulators {
			LDO29M {
				regulator-name = "vdd-fm-2p8";
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				regulator-always-on;
				regulator-ramp-delay = <12000>;
				regulator-initial-mode = <3>;
			};
		};
	};
};
