/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire [2:0] _02_;
  reg [20:0] _03_;
  reg [5:0] _04_;
  wire [19:0] _05_;
  reg [5:0] _06_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [20:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [3:0] celloutsig_0_64z;
  wire [6:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_72z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_60z = ~(celloutsig_0_28z & _00_);
  assign celloutsig_1_10z = ~(celloutsig_1_5z[3] & celloutsig_1_9z);
  assign celloutsig_0_12z = ~(in_data[8] & celloutsig_0_8z[1]);
  assign celloutsig_0_17z = ~(celloutsig_0_16z & celloutsig_0_1z);
  assign celloutsig_0_18z = ~(celloutsig_0_15z & celloutsig_0_11z[3]);
  assign celloutsig_0_19z = ~(celloutsig_0_5z & celloutsig_0_8z[1]);
  assign celloutsig_0_29z = ~(celloutsig_0_14z[0] & celloutsig_0_5z);
  assign celloutsig_0_25z = ~celloutsig_0_16z;
  assign celloutsig_0_36z = ~((celloutsig_0_1z | celloutsig_0_29z) & celloutsig_0_8z[0]);
  assign celloutsig_0_23z = ~((celloutsig_0_21z | celloutsig_0_9z) & celloutsig_0_22z);
  assign celloutsig_0_43z = ~((celloutsig_0_37z[2] | celloutsig_0_31z[1]) & (celloutsig_0_37z[3] | celloutsig_0_33z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_46z = celloutsig_0_29z ^ celloutsig_0_10z;
  assign celloutsig_0_10z = celloutsig_0_3z[11] ^ celloutsig_0_3z[8];
  assign celloutsig_0_15z = celloutsig_0_3z[7] ^ celloutsig_0_3z[6];
  assign celloutsig_0_8z = _02_ + celloutsig_0_0z[3:1];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 21'h000000;
    else _03_ <= { celloutsig_0_3z[10:1], celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_35z, celloutsig_0_38z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_35z, celloutsig_0_8z, celloutsig_0_36z };
  reg [3:0] _24_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 4'h0;
    else _24_ <= { celloutsig_0_48z[4:3], celloutsig_0_60z, celloutsig_0_43z };
  assign out_data[35:32] = _24_;
  reg [19:0] _25_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 20'h00000;
    else _25_ <= { celloutsig_0_0z[0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign { _05_[19:14], _02_, _05_[10:6], _00_, _05_[4:0] } = _25_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 6'h00;
    else _04_ <= { celloutsig_1_2z[1:0], celloutsig_1_2z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 6'h00;
    else _06_ <= { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z };
  reg [10:0] _28_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 11'h000;
    else _28_ <= { in_data[66:63], celloutsig_0_1z, celloutsig_0_0z };
  assign _01_[12:2] = _28_;
  assign celloutsig_1_15z = { celloutsig_1_14z[2:1], celloutsig_1_1z } / { 1'h1, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_45z = { _01_[12:2], _03_, celloutsig_0_33z, celloutsig_0_20z, celloutsig_0_17z } == { celloutsig_0_14z[13:4], celloutsig_0_40z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_0z, _06_, celloutsig_0_18z };
  assign celloutsig_0_35z = in_data[45:24] >= { celloutsig_0_3z[11:8], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } > { in_data[113:104], _04_ };
  assign celloutsig_1_3z = { in_data[129:118], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } && { in_data[170:159], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_38z = celloutsig_0_17z & ~(celloutsig_0_3z[9]);
  assign celloutsig_0_4z = celloutsig_0_3z[9] & ~(celloutsig_0_0z[2]);
  assign celloutsig_1_0z = in_data[146] & ~(in_data[120]);
  assign celloutsig_1_4z = celloutsig_1_2z[3] & ~(celloutsig_1_1z);
  assign celloutsig_0_24z = celloutsig_0_20z & ~(celloutsig_0_22z);
  assign celloutsig_0_28z = celloutsig_0_9z & ~(celloutsig_0_11z[3]);
  assign celloutsig_0_3z = { _01_[12:7], celloutsig_0_0z } * { _01_[10], _01_[12:2] };
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z } * { _04_[2:1], celloutsig_1_4z, _04_, celloutsig_1_3z };
  assign celloutsig_1_19z = in_data[147:143] * { celloutsig_1_15z[2:1], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_5z = in_data[44:36] != { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_21z = { _01_[8:5], celloutsig_0_1z } != _06_[5:1];
  assign celloutsig_0_14z = - { _05_[15:14], _02_, _05_[10], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[81:76] | in_data[49:44];
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z } | _04_[4:2];
  assign celloutsig_0_11z = in_data[35:32] | _01_[10:7];
  assign celloutsig_0_40z = celloutsig_0_16z & celloutsig_0_26z;
  assign celloutsig_0_1z = celloutsig_0_0z[5] & in_data[53];
  assign celloutsig_1_8z = | in_data[118:108];
  assign celloutsig_0_16z = | { _00_, _02_, _05_[19:14], _05_[10:6], _05_[4:0] };
  assign celloutsig_0_22z = | { _06_[4:1], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_20z = ~^ celloutsig_0_3z[10:5];
  assign celloutsig_1_18z = ^ { celloutsig_1_16z[1], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_5z = { in_data[115], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } << in_data[123:120];
  assign celloutsig_0_48z = { celloutsig_0_14z[14:7], celloutsig_0_23z } <<< { celloutsig_0_6z[3], celloutsig_0_18z, celloutsig_0_31z };
  assign celloutsig_0_6z = { in_data[92:88], celloutsig_0_1z, celloutsig_0_4z } <<< { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_31z = { _01_[10:7], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_21z } <<< { celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_72z = { celloutsig_0_26z, celloutsig_0_64z, celloutsig_0_46z } >>> _01_[11:6];
  assign celloutsig_1_2z = in_data[126:123] - { in_data[177:176], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_37z = { celloutsig_0_8z[2], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_35z } ~^ { celloutsig_0_3z[9:8], celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_0_64z = { celloutsig_0_6z[4], celloutsig_0_18z, celloutsig_0_38z, celloutsig_0_35z } ~^ { in_data[33:31], celloutsig_0_45z };
  assign celloutsig_0_33z = ~((celloutsig_0_1z & celloutsig_0_15z) | celloutsig_0_16z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[0] & in_data[53]) | celloutsig_0_4z);
  assign celloutsig_0_26z = ~((celloutsig_0_15z & celloutsig_0_23z) | celloutsig_0_15z);
  assign { _01_[14:13], _01_[1:0] } = { celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_40z, celloutsig_0_5z };
  assign { _05_[13:11], _05_[5] } = { _02_, _00_ };
  assign { out_data[128], out_data[100:96], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z };
endmodule
