{"vcs1":{"timestamp_begin":1731948216.475452376, "rt":2.28, "ut":0.80, "st":0.32}}
{"vcselab":{"timestamp_begin":1731948218.835143773, "rt":1.33, "ut":0.33, "st":0.17}}
{"link":{"timestamp_begin":1731948220.244176074, "rt":0.45, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731948215.872791359}
{"VCS_COMP_START_TIME": 1731948215.872791359}
{"VCS_COMP_END_TIME": 1731948222.402809362}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 334260}}
{"stitch_vcselab": {"peak_mem": 231596}}
