[{"age": null, "album": "", "author": null, "bookmarked": false, "comments": [], "date_published": "2024-11-24T21:52:16+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1gz2lsm/ubitium_announces_universal_processor_that/\"> <img src=\"https://external-preview.redd.it/0NMu4x2JK1Adz3uwRNdSfo-rLUeOyFrQbsM6TDJGqnQ.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=8c051503fadbb154357d5261a233b8988bd8848d\" alt=\"Ubitium announces 'universal' processor that combines CPU, GPU, DSP, and FPGA\" title=\"Ubitium announces 'universal' processor that combines CPU, GPU, DSP, and FPGA\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/indolering\"> /u/indolering </a> <br/> <span><a href=\"https://www.tomshardware.com/pc-components/cpus/ubitium-announces-development-of-universal-processor-that-combines-cpu-gpu-dsp-and-fpga-functionalities-risc-v-powered-chip-slated-to-arrive-in-two-years\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1gz2lsm/ubitium_announces_universal_processor_that/\">[comments]</a></span> </td></tr></table>", "id": 1578440, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1gz2lsm/ubitium_announces_universal_processor_that", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": "https://external-preview.redd.it/0NMu4x2JK1Adz3uwRNdSfo-rLUeOyFrQbsM6TDJGqnQ.jpg?width=640&crop=smart&auto=webp&s=8c051503fadbb154357d5261a233b8988bd8848d", "title": "Ubitium announces 'universal' processor that combines CPU, GPU, DSP, and FPGA", "vote": 0}, {"age": null, "album": "", "author": null, "bookmarked": false, "comments": [], "date_published": "2024-11-24T19:19:10+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;ve been following RISCV since before chips were available, so when these boards came out at reasonable price, I had to get them. But after installing Linux, I needed a project that would get me closer to the hardware and really start to understand them and, in particular, how RISCV privilege features work. Also, I believe that Jtag + GDB debugging is essential (to easily step thru code, set breakpoints and best see what is going on anywhere in the kernel). </p> <p>Although QEMU could be used for studying some of this, I really wanted to exercise the boards that I own and try to fully understand (all of) the code it is running on it. </p> <p>Linux (and even uboot) seemed too complex to really accomplish this, so I read about xv6 which has many of the same basic elements (user/supervisor modes, exception handling, virtual memory, timer and hardware interrupts etc). The OS itself is very well documented with a great Unix backstory. </p> <p>The res", "id": 1577992, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1gyyzx3/learning_riscv_by_porting_xv6_operating_system_to", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "Learning RISCV by porting XV6 Operating System to Starfive VisionFive 2, SiFive Unmatched and Banana Pi F3", "vote": 0}, {"age": null, "album": "", "author": null, "bookmarked": false, "comments": [], "date_published": "2024-11-24T10:10:43+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1gynrg3/riscv_emulator_in_python/\"> <img src=\"https://preview.redd.it/73ey8vqmqt2e1.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=add099f21993858c7ef1958ade30f494b1352fbf\" alt=\"RiscV emulator in python \" title=\"RiscV emulator in python \" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Okay... Almost done \ud83d\ude05</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Zestyclose-Young3921\"> /u/Zestyclose-Young3921 </a> <br/> <span><a href=\"https://i.redd.it/73ey8vqmqt2e1.png\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1gynrg3/riscv_emulator_in_python/\">[comments]</a></span> </td></tr></table>", "id": 1575872, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1gynrg3/riscv_emulator_in_python", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": "https://preview.redd.it/73ey8vqmqt2e1.png?width=640&crop=smart&auto=webp&s=add099f21993858c7ef1958ade30f494b1352fbf", "title": "RiscV emulator in python", "vote": 0}]