;redcode
;assert 1
	SPL 0, <702
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <-23, 6
	SUB <-23, 6
	SPL 0, <12
	CMP -209, <-120
	SPL 700, @12
	JMZ -1, @-20
	MOV 3, <130
	SUB 100, -101
	MOV 3, <130
	SUB @-129, 100
	SUB @-129, 100
	SUB @-129, 100
	CMP -209, <-120
	ADD -1, <-20
	SPL 0, <12
	SUB 0, @12
	SUB @121, 106
	SUB @121, 106
	SUB @80, 2
	JMP 3, @130
	SLT @-81, <-60
	SUB @80, 2
	JMZ -1, @-20
	SUB <-23, 6
	ADD #270, 0
	CMP -209, <-120
	SUB -2, 10
	SUB @-81, <-60
	SUB 12, @12
	ADD #290, <0
	CMP 0, @12
	JMZ 3, @130
	SUB @121, <121
	SUB #32, 300
	SUB @121, 103
	JMP 3, @130
	SLT #812, @600
	SLT #812, @600
	MOV -1, <-20
	CMP @121, <121
	CMP -209, <-120
	CMP -209, <-120
	JMP 3, @130
	ADD #290, <0
	MOV -1, <-20
	CMP -209, <-120
	SUB <-23, 6
	SUB <-23, 6
	SUB <-23, 6
