<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nvc0_vm.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nvc0_vm.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Ben Skeggs</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>

<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_vm.h&quot;</span>

<span class="kt">void</span>
<span class="nf">nvc0_vm_map_pgt</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">index</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgt</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pde</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pgt</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
		<span class="n">pde</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x00000001</span> <span class="o">|</span> <span class="p">(</span><span class="n">pgt</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pgt</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
		<span class="n">pde</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x00000001</span> <span class="o">|</span> <span class="p">(</span><span class="n">pgt</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgd</span><span class="p">,</span> <span class="p">(</span><span class="n">index</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pde</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgd</span><span class="p">,</span> <span class="p">(</span><span class="n">index</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="n">pde</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u64</span>
<span class="nf">nvc0_vm_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_vma</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="n">u64</span> <span class="n">phys</span><span class="p">,</span> <span class="n">u32</span> <span class="n">memtype</span><span class="p">,</span> <span class="n">u32</span> <span class="n">target</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">phys</span> <span class="o">&gt;&gt;=</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">phys</span> <span class="o">|=</span> <span class="mh">0x00000001</span><span class="p">;</span> <span class="cm">/* present */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">access</span> <span class="o">&amp;</span> <span class="n">NV_MEM_ACCESS_SYS</span><span class="p">)</span>
		<span class="n">phys</span> <span class="o">|=</span> <span class="mh">0x00000002</span><span class="p">;</span>

	<span class="n">phys</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">target</span>  <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">phys</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">memtype</span> <span class="o">&lt;&lt;</span> <span class="mi">36</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">phys</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nvc0_vm_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_vma</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgt</span><span class="p">,</span>
	    <span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="o">*</span><span class="n">mem</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pte</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cnt</span><span class="p">,</span> <span class="n">u64</span> <span class="n">phys</span><span class="p">,</span> <span class="n">u64</span> <span class="n">delta</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">next</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">-</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">phys</span>  <span class="o">=</span> <span class="n">nvc0_vm_addr</span><span class="p">(</span><span class="n">vma</span><span class="p">,</span> <span class="n">phys</span><span class="p">,</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">memtype</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">pte</span> <span class="o">&lt;&lt;=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">phys</span><span class="p">));</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">phys</span><span class="p">));</span>
		<span class="n">phys</span> <span class="o">+=</span> <span class="n">next</span><span class="p">;</span>
		<span class="n">pte</span>  <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nvc0_vm_map_sg</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_vma</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgt</span><span class="p">,</span>
	       <span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="o">*</span><span class="n">mem</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pte</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cnt</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">list</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">target</span> <span class="o">=</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">access</span> <span class="o">&amp;</span> <span class="n">NV_MEM_ACCESS_NOSNOOP</span><span class="p">)</span> <span class="o">?</span> <span class="mi">7</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>

	<span class="n">pte</span> <span class="o">&lt;&lt;=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">phys</span> <span class="o">=</span> <span class="n">nvc0_vm_addr</span><span class="p">(</span><span class="n">vma</span><span class="p">,</span> <span class="o">*</span><span class="n">list</span><span class="o">++</span><span class="p">,</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">memtype</span><span class="p">,</span> <span class="n">target</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">phys</span><span class="p">));</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">phys</span><span class="p">));</span>
		<span class="n">pte</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nvc0_vm_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgt</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pte</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cnt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pte</span> <span class="o">&lt;&lt;=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">pte</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nvc0_vm_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">vm</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_instmem_engine</span> <span class="o">*</span><span class="n">pinstmem</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">vm</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vm_pgd</span> <span class="o">*</span><span class="n">vpgd</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">engine</span><span class="p">;</span>

	<span class="n">engine</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vm</span> <span class="o">==</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar1_vm</span> <span class="o">||</span> <span class="n">vm</span> <span class="o">==</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">bar3_vm</span><span class="p">)</span>
		<span class="n">engine</span> <span class="o">|=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">pinstmem</span><span class="o">-&gt;</span><span class="n">flush</span><span class="p">(</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vm_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">vpgd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">pgd_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* looks like maybe a &quot;free flush slots&quot; counter, the</span>
<span class="cm">		 * faster you write to 0x100cbc to more it decreases</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait_ne</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100c80</span><span class="p">,</span> <span class="mh">0x00ff0000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vm timeout 0: 0x%08x %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100c80</span><span class="p">),</span> <span class="n">engine</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100cb8</span><span class="p">,</span> <span class="n">vpgd</span><span class="o">-&gt;</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100cbc</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">engine</span><span class="p">);</span>
		<span class="cm">/* wait for flush to be queued? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100c80</span><span class="p">,</span> <span class="mh">0x00008000</span><span class="p">,</span> <span class="mh">0x00008000</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vm timeout 1: 0x%08x %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100c80</span><span class="p">),</span> <span class="n">engine</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vm_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
