0.7
2020.2
Apr 18 2022
16:05:34
E:/FPGA/DigitalRX/DigitalRX.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
E:/FPGA/DigitalRX/DigitalRX.srcs/sim_1/new/tb_psd_overlap.v,1695742839,verilog,,,,tb_psd_overlap,,,,,,,,
E:/FPGA/DigitalRX/DigitalRX.srcs/sources_1/new/psd_overlap.v,1695743261,verilog,,E:/FPGA/DigitalRX/DigitalRX.srcs/sim_1/new/tb_psd_overlap.v,,psd_overlap,,,,,,,,
