verilog work "D:/SUTD/Sophomore/Computational_Structures/mojo/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/tester_7.v"
verilog work "D:/SUTD/Sophomore/Computational_Structures/mojo/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/shifter_3.v"
verilog work "D:/SUTD/Sophomore/Computational_Structures/mojo/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_6.v"
verilog work "D:/SUTD/Sophomore/Computational_Structures/mojo/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/multiply_5.v"
verilog work "D:/SUTD/Sophomore/Computational_Structures/mojo/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/comparer_2.v"
verilog work "D:/SUTD/Sophomore/Computational_Structures/mojo/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/boolean_4.v"
verilog work "D:/SUTD/Sophomore/Computational_Structures/mojo/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/adder_1.v"
verilog work "D:/SUTD/Sophomore/Computational_Structures/mojo/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
