

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Tue May 27 03:08:10 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.392 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  311007697|  311007697|  1.244 sec|  1.244 sec|  311007697|  311007697|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                       |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_304_1     |  311007696|  311007696|  19437981|          -|          -|    16|        no|
        | + VITIS_LOOP_319_2    |   19285248|   19285248|     75333|          -|          -|   256|        no|
        |  ++ VITIS_LOOP_328_3  |      62256|      62256|      3891|          -|          -|    16|        no|
        +-----------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 25 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 6 
25 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i0 = alloca i32 1" [cnn.cpp:304]   --->   Operation 26 'alloca' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_9, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_weight, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_8, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %kernel_input, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_6, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%voutput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %voutput" [cnn.cpp:300]   --->   Operation 30 'read' 'voutput_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%vweight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vweight" [cnn.cpp:300]   --->   Operation 31 'read' 'vweight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%vinput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vinput" [cnn.cpp:300]   --->   Operation 32 'read' 'vinput_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln304 = store i5 0, i5 %i0" [cnn.cpp:304]   --->   Operation 33 'store' 'store_ln304' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln304 = br void %VITIS_LOOP_319_2" [cnn.cpp:304]   --->   Operation 34 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i0_1 = load i5 %i0" [cnn.cpp:304]   --->   Operation 35 'load' 'i0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln304 = icmp_eq  i5 %i0_1, i5 16" [cnn.cpp:304]   --->   Operation 36 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.70ns)   --->   "%i0_2 = add i5 %i0_1, i5 1" [cnn.cpp:304]   --->   Operation 37 'add' 'i0_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln304, void %VITIS_LOOP_319_2.split, void %for.end63" [cnn.cpp:304]   --->   Operation 38 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i5 %i0_1" [cnn.cpp:304]   --->   Operation 39 'trunc' 'trunc_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.94ns)   --->   "%call_ln311 = call void @load_weight_S0, i32 %weight, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln304" [cnn.cpp:311]   --->   Operation 40 'call' 'call_ln311' <Predicate = (!icmp_ln304)> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [2/2] (2.08ns)   --->   "%call_ln318 = call void @load_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304" [cnn.cpp:318]   --->   Operation 41 'call' 'call_ln318' <Predicate = (!icmp_ln304)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln364 = ret" [cnn.cpp:364]   --->   Operation 42 'ret' 'ret_ln364' <Predicate = (icmp_ln304)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [cnn.cpp:304]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [cnn.cpp:304]   --->   Operation 44 'specloopname' 'specloopname_ln304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln311 = call void @load_weight_S0, i32 %weight, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln304" [cnn.cpp:311]   --->   Operation 45 'call' 'call_ln311' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln318 = call void @load_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304" [cnn.cpp:318]   --->   Operation 46 'call' 'call_ln318' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln319 = br void %VITIS_LOOP_328_3" [cnn.cpp:319]   --->   Operation 47 'br' 'br_ln319' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.79>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%j = phi i9 %add_ln319, void %for.inc58, i9 0, void %VITIS_LOOP_319_2.split" [cnn.cpp:319]   --->   Operation 48 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.71ns)   --->   "%icmp_ln319 = icmp_eq  i9 %j, i9 256" [cnn.cpp:319]   --->   Operation 49 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.71ns)   --->   "%add_ln319 = add i9 %j, i9 1" [cnn.cpp:319]   --->   Operation 50 'add' 'add_ln319' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln319, void %VITIS_LOOP_328_3.split, void %for.inc61" [cnn.cpp:319]   --->   Operation 51 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i9 %j" [cnn.cpp:326]   --->   Operation 52 'trunc' 'trunc_ln326' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (1.92ns)   --->   "%call_ln326 = call void @load_input_S0, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln326" [cnn.cpp:326]   --->   Operation 53 'call' 'call_ln326' <Predicate = (!icmp_ln319)> <Delay = 1.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 54 [2/2] (2.08ns)   --->   "%call_ln362 = call void @store_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304" [cnn.cpp:362]   --->   Operation 54 'call' 'call_ln362' <Predicate = (icmp_ln319)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln304 = store i5 %i0_2, i5 %i0" [cnn.cpp:304]   --->   Operation 55 'store' 'store_ln304' <Predicate = (icmp_ln319)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.38>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i9 %j" [cnn.cpp:319]   --->   Operation 56 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln319 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [cnn.cpp:319]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln319 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [cnn.cpp:319]   --->   Operation 58 'specloopname' 'specloopname_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln326 = call void @load_input_S0, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln326" [cnn.cpp:326]   --->   Operation 59 'call' 'call_ln326' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln328 = br void %VITIS_LOOP_329_4" [cnn.cpp:328]   --->   Operation 60 'br' 'br_ln328' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i1 = phi i5 %add_ln328, void %VITIS_LOOP_329_4.split, i5 0, void %VITIS_LOOP_328_3.split" [cnn.cpp:328]   --->   Operation 61 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.70ns)   --->   "%icmp_ln328 = icmp_eq  i5 %i1, i5 16" [cnn.cpp:328]   --->   Operation 62 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln328 = add i5 %i1, i5 1" [cnn.cpp:328]   --->   Operation 63 'add' 'add_ln328' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %icmp_ln328, void %VITIS_LOOP_329_4.split, void %for.inc58" [cnn.cpp:328]   --->   Operation 64 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %i1, i8 0" [cnn.cpp:328]   --->   Operation 65 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i13 %tmp_9" [cnn.cpp:328]   --->   Operation 66 'zext' 'tmp_9_cast' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i1, i5 0" [cnn.cpp:328]   --->   Operation 67 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i10 %tmp_s" [cnn.cpp:328]   --->   Operation 68 'zext' 'tmp_10_cast' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.75ns)   --->   "%empty = sub i14 %tmp_9_cast, i14 %tmp_10_cast" [cnn.cpp:328]   --->   Operation 69 'sub' 'empty' <Predicate = (!icmp_ln328)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (2.39ns) (grouped into DSP with root node mul_ln349)   --->   "%add_ln349 = add i14 %tmp_9_cast, i14 %zext_ln319" [cnn.cpp:349]   --->   Operation 70 'add' 'add_ln349' <Predicate = (!icmp_ln328)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into DSP with root node mul_ln349)   --->   "%zext_ln349 = zext i14 %add_ln349" [cnn.cpp:349]   --->   Operation 71 'zext' 'zext_ln349' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 72 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln349 = mul i19 %zext_ln349, i19 25" [cnn.cpp:349]   --->   Operation 72 'mul' 'mul_ln349' <Predicate = (!icmp_ln328)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln319 = br void %VITIS_LOOP_328_3" [cnn.cpp:319]   --->   Operation 73 'br' 'br_ln319' <Predicate = (icmp_ln328)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 74 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln349 = mul i19 %zext_ln349, i19 25" [cnn.cpp:349]   --->   Operation 74 'mul' 'mul_ln349' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.99>
ST_8 : Operation 75 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln349 = mul i19 %zext_ln349, i19 25" [cnn.cpp:349]   --->   Operation 75 'mul' 'mul_ln349' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.24>
ST_9 : Operation 76 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln349 = mul i19 %zext_ln349, i19 25" [cnn.cpp:349]   --->   Operation 76 'mul' 'mul_ln349' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln349_289 = zext i19 %mul_ln349" [cnn.cpp:349]   --->   Operation 77 'zext' 'zext_ln349_289' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i19 %mul_ln349" [cnn.cpp:349]   --->   Operation 78 'trunc' 'trunc_ln349' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%weight_addr_1 = getelementptr i32 %weight, i64 0, i64 %zext_ln349_289" [cnn.cpp:349]   --->   Operation 79 'getelementptr' 'weight_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (1.24ns)   --->   "%weight_load = load i17 %weight_addr_1" [cnn.cpp:349]   --->   Operation 80 'load' 'weight_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 10 <SV = 9> <Delay = 2.03>
ST_10 : Operation 81 [1/1] (0.79ns)   --->   "%empty_49 = add i17 %trunc_ln349, i17 1" [cnn.cpp:349]   --->   Operation 81 'add' 'empty_49' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast = zext i17 %empty_49" [cnn.cpp:349]   --->   Operation 82 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%weight_addr_2 = getelementptr i32 %weight, i64 0, i64 %p_cast" [cnn.cpp:349]   --->   Operation 83 'getelementptr' 'weight_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.79ns)   --->   "%empty_50 = add i17 %trunc_ln349, i17 2" [cnn.cpp:349]   --->   Operation 84 'add' 'empty_50' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast8336 = zext i17 %empty_50" [cnn.cpp:349]   --->   Operation 85 'zext' 'p_cast8336' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%weight_addr_3 = getelementptr i32 %weight, i64 0, i64 %p_cast8336" [cnn.cpp:349]   --->   Operation 86 'getelementptr' 'weight_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/2] (1.24ns)   --->   "%weight_load = load i17 %weight_addr_1" [cnn.cpp:349]   --->   Operation 87 'load' 'weight_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_10 : Operation 88 [2/2] (1.24ns)   --->   "%weight_load_1 = load i17 %weight_addr_2" [cnn.cpp:349]   --->   Operation 88 'load' 'weight_load_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_10 : Operation 89 [2/2] (1.24ns)   --->   "%weight_load_2 = load i17 %weight_addr_3" [cnn.cpp:349]   --->   Operation 89 'load' 'weight_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 11 <SV = 10> <Delay = 2.03>
ST_11 : Operation 90 [1/1] (0.79ns)   --->   "%empty_51 = add i17 %trunc_ln349, i17 3" [cnn.cpp:349]   --->   Operation 90 'add' 'empty_51' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%p_cast8337 = zext i17 %empty_51" [cnn.cpp:349]   --->   Operation 91 'zext' 'p_cast8337' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%weight_addr_4 = getelementptr i32 %weight, i64 0, i64 %p_cast8337" [cnn.cpp:349]   --->   Operation 92 'getelementptr' 'weight_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.79ns)   --->   "%empty_52 = add i17 %trunc_ln349, i17 4" [cnn.cpp:349]   --->   Operation 93 'add' 'empty_52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast8338 = zext i17 %empty_52" [cnn.cpp:349]   --->   Operation 94 'zext' 'p_cast8338' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%weight_addr_5 = getelementptr i32 %weight, i64 0, i64 %p_cast8338" [cnn.cpp:349]   --->   Operation 95 'getelementptr' 'weight_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/2] (1.24ns)   --->   "%weight_load_1 = load i17 %weight_addr_2" [cnn.cpp:349]   --->   Operation 96 'load' 'weight_load_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_11 : Operation 97 [1/2] (1.24ns)   --->   "%weight_load_2 = load i17 %weight_addr_3" [cnn.cpp:349]   --->   Operation 97 'load' 'weight_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_11 : Operation 98 [2/2] (1.24ns)   --->   "%weight_load_3 = load i17 %weight_addr_4" [cnn.cpp:349]   --->   Operation 98 'load' 'weight_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_11 : Operation 99 [2/2] (1.24ns)   --->   "%weight_load_4 = load i17 %weight_addr_5" [cnn.cpp:349]   --->   Operation 99 'load' 'weight_load_4' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 12 <SV = 11> <Delay = 2.03>
ST_12 : Operation 100 [1/1] (0.79ns)   --->   "%empty_53 = add i17 %trunc_ln349, i17 5" [cnn.cpp:349]   --->   Operation 100 'add' 'empty_53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast8339 = zext i17 %empty_53" [cnn.cpp:349]   --->   Operation 101 'zext' 'p_cast8339' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%weight_addr_6 = getelementptr i32 %weight, i64 0, i64 %p_cast8339" [cnn.cpp:349]   --->   Operation 102 'getelementptr' 'weight_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.79ns)   --->   "%empty_54 = add i17 %trunc_ln349, i17 6" [cnn.cpp:349]   --->   Operation 103 'add' 'empty_54' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%p_cast8340 = zext i17 %empty_54" [cnn.cpp:349]   --->   Operation 104 'zext' 'p_cast8340' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%weight_addr_7 = getelementptr i32 %weight, i64 0, i64 %p_cast8340" [cnn.cpp:349]   --->   Operation 105 'getelementptr' 'weight_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/2] (1.24ns)   --->   "%weight_load_3 = load i17 %weight_addr_4" [cnn.cpp:349]   --->   Operation 106 'load' 'weight_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_12 : Operation 107 [1/2] (1.24ns)   --->   "%weight_load_4 = load i17 %weight_addr_5" [cnn.cpp:349]   --->   Operation 107 'load' 'weight_load_4' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_12 : Operation 108 [2/2] (1.24ns)   --->   "%weight_load_5 = load i17 %weight_addr_6" [cnn.cpp:349]   --->   Operation 108 'load' 'weight_load_5' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_12 : Operation 109 [2/2] (1.24ns)   --->   "%weight_load_6 = load i17 %weight_addr_7" [cnn.cpp:349]   --->   Operation 109 'load' 'weight_load_6' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 13 <SV = 12> <Delay = 2.03>
ST_13 : Operation 110 [1/1] (0.79ns)   --->   "%empty_55 = add i17 %trunc_ln349, i17 7" [cnn.cpp:349]   --->   Operation 110 'add' 'empty_55' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast8341 = zext i17 %empty_55" [cnn.cpp:349]   --->   Operation 111 'zext' 'p_cast8341' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%weight_addr_8 = getelementptr i32 %weight, i64 0, i64 %p_cast8341" [cnn.cpp:349]   --->   Operation 112 'getelementptr' 'weight_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.79ns)   --->   "%empty_56 = add i17 %trunc_ln349, i17 8" [cnn.cpp:349]   --->   Operation 113 'add' 'empty_56' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%p_cast8342 = zext i17 %empty_56" [cnn.cpp:349]   --->   Operation 114 'zext' 'p_cast8342' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%weight_addr_9 = getelementptr i32 %weight, i64 0, i64 %p_cast8342" [cnn.cpp:349]   --->   Operation 115 'getelementptr' 'weight_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/2] (1.24ns)   --->   "%weight_load_5 = load i17 %weight_addr_6" [cnn.cpp:349]   --->   Operation 116 'load' 'weight_load_5' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_13 : Operation 117 [1/2] (1.24ns)   --->   "%weight_load_6 = load i17 %weight_addr_7" [cnn.cpp:349]   --->   Operation 117 'load' 'weight_load_6' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_13 : Operation 118 [2/2] (1.24ns)   --->   "%weight_load_7 = load i17 %weight_addr_8" [cnn.cpp:349]   --->   Operation 118 'load' 'weight_load_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_13 : Operation 119 [2/2] (1.24ns)   --->   "%weight_load_8 = load i17 %weight_addr_9" [cnn.cpp:349]   --->   Operation 119 'load' 'weight_load_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 14 <SV = 13> <Delay = 2.03>
ST_14 : Operation 120 [1/1] (0.79ns)   --->   "%empty_57 = add i17 %trunc_ln349, i17 9" [cnn.cpp:349]   --->   Operation 120 'add' 'empty_57' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%p_cast8343 = zext i17 %empty_57" [cnn.cpp:349]   --->   Operation 121 'zext' 'p_cast8343' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%weight_addr_10 = getelementptr i32 %weight, i64 0, i64 %p_cast8343" [cnn.cpp:349]   --->   Operation 122 'getelementptr' 'weight_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.79ns)   --->   "%empty_58 = add i17 %trunc_ln349, i17 10" [cnn.cpp:349]   --->   Operation 123 'add' 'empty_58' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%p_cast8344 = zext i17 %empty_58" [cnn.cpp:349]   --->   Operation 124 'zext' 'p_cast8344' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%weight_addr_11 = getelementptr i32 %weight, i64 0, i64 %p_cast8344" [cnn.cpp:349]   --->   Operation 125 'getelementptr' 'weight_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/2] (1.24ns)   --->   "%weight_load_7 = load i17 %weight_addr_8" [cnn.cpp:349]   --->   Operation 126 'load' 'weight_load_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_14 : Operation 127 [1/2] (1.24ns)   --->   "%weight_load_8 = load i17 %weight_addr_9" [cnn.cpp:349]   --->   Operation 127 'load' 'weight_load_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_14 : Operation 128 [2/2] (1.24ns)   --->   "%weight_load_9 = load i17 %weight_addr_10" [cnn.cpp:349]   --->   Operation 128 'load' 'weight_load_9' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_14 : Operation 129 [2/2] (1.24ns)   --->   "%weight_load_10 = load i17 %weight_addr_11" [cnn.cpp:349]   --->   Operation 129 'load' 'weight_load_10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 15 <SV = 14> <Delay = 2.03>
ST_15 : Operation 130 [1/1] (0.79ns)   --->   "%empty_59 = add i17 %trunc_ln349, i17 11" [cnn.cpp:349]   --->   Operation 130 'add' 'empty_59' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast8345 = zext i17 %empty_59" [cnn.cpp:349]   --->   Operation 131 'zext' 'p_cast8345' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%weight_addr_12 = getelementptr i32 %weight, i64 0, i64 %p_cast8345" [cnn.cpp:349]   --->   Operation 132 'getelementptr' 'weight_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.79ns)   --->   "%empty_60 = add i17 %trunc_ln349, i17 12" [cnn.cpp:349]   --->   Operation 133 'add' 'empty_60' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%p_cast8346 = zext i17 %empty_60" [cnn.cpp:349]   --->   Operation 134 'zext' 'p_cast8346' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%weight_addr_13 = getelementptr i32 %weight, i64 0, i64 %p_cast8346" [cnn.cpp:349]   --->   Operation 135 'getelementptr' 'weight_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/2] (1.24ns)   --->   "%weight_load_9 = load i17 %weight_addr_10" [cnn.cpp:349]   --->   Operation 136 'load' 'weight_load_9' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_15 : Operation 137 [1/2] (1.24ns)   --->   "%weight_load_10 = load i17 %weight_addr_11" [cnn.cpp:349]   --->   Operation 137 'load' 'weight_load_10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_15 : Operation 138 [2/2] (1.24ns)   --->   "%weight_load_11 = load i17 %weight_addr_12" [cnn.cpp:349]   --->   Operation 138 'load' 'weight_load_11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_15 : Operation 139 [2/2] (1.24ns)   --->   "%weight_load_12 = load i17 %weight_addr_13" [cnn.cpp:349]   --->   Operation 139 'load' 'weight_load_12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 16 <SV = 15> <Delay = 2.03>
ST_16 : Operation 140 [1/1] (0.79ns)   --->   "%empty_61 = add i17 %trunc_ln349, i17 13" [cnn.cpp:349]   --->   Operation 140 'add' 'empty_61' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%p_cast8347 = zext i17 %empty_61" [cnn.cpp:349]   --->   Operation 141 'zext' 'p_cast8347' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%weight_addr_14 = getelementptr i32 %weight, i64 0, i64 %p_cast8347" [cnn.cpp:349]   --->   Operation 142 'getelementptr' 'weight_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.79ns)   --->   "%empty_62 = add i17 %trunc_ln349, i17 14" [cnn.cpp:349]   --->   Operation 143 'add' 'empty_62' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%p_cast8348 = zext i17 %empty_62" [cnn.cpp:349]   --->   Operation 144 'zext' 'p_cast8348' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%weight_addr_15 = getelementptr i32 %weight, i64 0, i64 %p_cast8348" [cnn.cpp:349]   --->   Operation 145 'getelementptr' 'weight_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/2] (1.24ns)   --->   "%weight_load_11 = load i17 %weight_addr_12" [cnn.cpp:349]   --->   Operation 146 'load' 'weight_load_11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_16 : Operation 147 [1/2] (1.24ns)   --->   "%weight_load_12 = load i17 %weight_addr_13" [cnn.cpp:349]   --->   Operation 147 'load' 'weight_load_12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_16 : Operation 148 [2/2] (1.24ns)   --->   "%weight_load_13 = load i17 %weight_addr_14" [cnn.cpp:349]   --->   Operation 148 'load' 'weight_load_13' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_16 : Operation 149 [2/2] (1.24ns)   --->   "%weight_load_14 = load i17 %weight_addr_15" [cnn.cpp:349]   --->   Operation 149 'load' 'weight_load_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 17 <SV = 16> <Delay = 2.03>
ST_17 : Operation 150 [1/1] (0.79ns)   --->   "%empty_63 = add i17 %trunc_ln349, i17 15" [cnn.cpp:349]   --->   Operation 150 'add' 'empty_63' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%p_cast8349 = zext i17 %empty_63" [cnn.cpp:349]   --->   Operation 151 'zext' 'p_cast8349' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%weight_addr_16 = getelementptr i32 %weight, i64 0, i64 %p_cast8349" [cnn.cpp:349]   --->   Operation 152 'getelementptr' 'weight_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.79ns)   --->   "%empty_64 = add i17 %trunc_ln349, i17 16" [cnn.cpp:349]   --->   Operation 153 'add' 'empty_64' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%p_cast8350 = zext i17 %empty_64" [cnn.cpp:349]   --->   Operation 154 'zext' 'p_cast8350' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%weight_addr_17 = getelementptr i32 %weight, i64 0, i64 %p_cast8350" [cnn.cpp:349]   --->   Operation 155 'getelementptr' 'weight_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/2] (1.24ns)   --->   "%weight_load_13 = load i17 %weight_addr_14" [cnn.cpp:349]   --->   Operation 156 'load' 'weight_load_13' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_17 : Operation 157 [1/2] (1.24ns)   --->   "%weight_load_14 = load i17 %weight_addr_15" [cnn.cpp:349]   --->   Operation 157 'load' 'weight_load_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_17 : Operation 158 [2/2] (1.24ns)   --->   "%weight_load_15 = load i17 %weight_addr_16" [cnn.cpp:349]   --->   Operation 158 'load' 'weight_load_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_17 : Operation 159 [2/2] (1.24ns)   --->   "%weight_load_16 = load i17 %weight_addr_17" [cnn.cpp:349]   --->   Operation 159 'load' 'weight_load_16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 18 <SV = 17> <Delay = 2.03>
ST_18 : Operation 160 [1/1] (0.79ns)   --->   "%empty_65 = add i17 %trunc_ln349, i17 17" [cnn.cpp:349]   --->   Operation 160 'add' 'empty_65' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%p_cast8351 = zext i17 %empty_65" [cnn.cpp:349]   --->   Operation 161 'zext' 'p_cast8351' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%weight_addr_18 = getelementptr i32 %weight, i64 0, i64 %p_cast8351" [cnn.cpp:349]   --->   Operation 162 'getelementptr' 'weight_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.79ns)   --->   "%empty_66 = add i17 %trunc_ln349, i17 18" [cnn.cpp:349]   --->   Operation 163 'add' 'empty_66' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%p_cast8352 = zext i17 %empty_66" [cnn.cpp:349]   --->   Operation 164 'zext' 'p_cast8352' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%weight_addr_19 = getelementptr i32 %weight, i64 0, i64 %p_cast8352" [cnn.cpp:349]   --->   Operation 165 'getelementptr' 'weight_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/2] (1.24ns)   --->   "%weight_load_15 = load i17 %weight_addr_16" [cnn.cpp:349]   --->   Operation 166 'load' 'weight_load_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_18 : Operation 167 [1/2] (1.24ns)   --->   "%weight_load_16 = load i17 %weight_addr_17" [cnn.cpp:349]   --->   Operation 167 'load' 'weight_load_16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_18 : Operation 168 [2/2] (1.24ns)   --->   "%weight_load_17 = load i17 %weight_addr_18" [cnn.cpp:349]   --->   Operation 168 'load' 'weight_load_17' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_18 : Operation 169 [2/2] (1.24ns)   --->   "%weight_load_18 = load i17 %weight_addr_19" [cnn.cpp:349]   --->   Operation 169 'load' 'weight_load_18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 19 <SV = 18> <Delay = 2.03>
ST_19 : Operation 170 [1/1] (0.79ns)   --->   "%add_ln349_1 = add i17 %trunc_ln349, i17 20" [cnn.cpp:349]   --->   Operation 170 'add' 'add_ln349_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln349_290 = zext i17 %add_ln349_1" [cnn.cpp:349]   --->   Operation 171 'zext' 'zext_ln349_290' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr i32 %weight, i64 0, i64 %zext_ln349_290" [cnn.cpp:349]   --->   Operation 172 'getelementptr' 'weight_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.79ns)   --->   "%empty_67 = add i17 %trunc_ln349, i17 19" [cnn.cpp:349]   --->   Operation 173 'add' 'empty_67' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%p_cast8353 = zext i17 %empty_67" [cnn.cpp:349]   --->   Operation 174 'zext' 'p_cast8353' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%weight_addr_20 = getelementptr i32 %weight, i64 0, i64 %p_cast8353" [cnn.cpp:349]   --->   Operation 175 'getelementptr' 'weight_addr_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/2] (1.24ns)   --->   "%weight_load_17 = load i17 %weight_addr_18" [cnn.cpp:349]   --->   Operation 176 'load' 'weight_load_17' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_19 : Operation 177 [1/2] (1.24ns)   --->   "%weight_load_18 = load i17 %weight_addr_19" [cnn.cpp:349]   --->   Operation 177 'load' 'weight_load_18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_19 : Operation 178 [2/2] (1.24ns)   --->   "%weight_load_19 = load i17 %weight_addr_20" [cnn.cpp:349]   --->   Operation 178 'load' 'weight_load_19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_19 : Operation 179 [2/2] (1.24ns)   --->   "%weight_load_20 = load i17 %weight_addr" [cnn.cpp:349]   --->   Operation 179 'load' 'weight_load_20' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 20 <SV = 19> <Delay = 2.03>
ST_20 : Operation 180 [1/1] (0.79ns)   --->   "%empty_68 = add i17 %trunc_ln349, i17 21" [cnn.cpp:349]   --->   Operation 180 'add' 'empty_68' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%p_cast8354 = zext i17 %empty_68" [cnn.cpp:349]   --->   Operation 181 'zext' 'p_cast8354' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%weight_addr_21 = getelementptr i32 %weight, i64 0, i64 %p_cast8354" [cnn.cpp:349]   --->   Operation 182 'getelementptr' 'weight_addr_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.79ns)   --->   "%empty_69 = add i17 %trunc_ln349, i17 22" [cnn.cpp:349]   --->   Operation 183 'add' 'empty_69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast8355 = zext i17 %empty_69" [cnn.cpp:349]   --->   Operation 184 'zext' 'p_cast8355' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%weight_addr_22 = getelementptr i32 %weight, i64 0, i64 %p_cast8355" [cnn.cpp:349]   --->   Operation 185 'getelementptr' 'weight_addr_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/2] (1.24ns)   --->   "%weight_load_19 = load i17 %weight_addr_20" [cnn.cpp:349]   --->   Operation 186 'load' 'weight_load_19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_20 : Operation 187 [1/2] (1.24ns)   --->   "%weight_load_20 = load i17 %weight_addr" [cnn.cpp:349]   --->   Operation 187 'load' 'weight_load_20' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_20 : Operation 188 [2/2] (1.24ns)   --->   "%weight_load_21 = load i17 %weight_addr_21" [cnn.cpp:349]   --->   Operation 188 'load' 'weight_load_21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_20 : Operation 189 [2/2] (1.24ns)   --->   "%weight_load_22 = load i17 %weight_addr_22" [cnn.cpp:349]   --->   Operation 189 'load' 'weight_load_22' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 21 <SV = 20> <Delay = 2.03>
ST_21 : Operation 190 [1/1] (0.79ns)   --->   "%empty_70 = add i17 %trunc_ln349, i17 23" [cnn.cpp:349]   --->   Operation 190 'add' 'empty_70' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%p_cast8356 = zext i17 %empty_70" [cnn.cpp:349]   --->   Operation 191 'zext' 'p_cast8356' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%weight_addr_23 = getelementptr i32 %weight, i64 0, i64 %p_cast8356" [cnn.cpp:349]   --->   Operation 192 'getelementptr' 'weight_addr_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.79ns)   --->   "%empty_71 = add i17 %trunc_ln349, i17 24" [cnn.cpp:349]   --->   Operation 193 'add' 'empty_71' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%p_cast8357 = zext i17 %empty_71" [cnn.cpp:349]   --->   Operation 194 'zext' 'p_cast8357' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%weight_addr_24 = getelementptr i32 %weight, i64 0, i64 %p_cast8357" [cnn.cpp:349]   --->   Operation 195 'getelementptr' 'weight_addr_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/2] (1.24ns)   --->   "%weight_load_21 = load i17 %weight_addr_21" [cnn.cpp:349]   --->   Operation 196 'load' 'weight_load_21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_21 : Operation 197 [1/2] (1.24ns)   --->   "%weight_load_22 = load i17 %weight_addr_22" [cnn.cpp:349]   --->   Operation 197 'load' 'weight_load_22' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_21 : Operation 198 [2/2] (1.24ns)   --->   "%weight_load_23 = load i17 %weight_addr_23" [cnn.cpp:349]   --->   Operation 198 'load' 'weight_load_23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_21 : Operation 199 [2/2] (1.24ns)   --->   "%weight_load_24 = load i17 %weight_addr_24" [cnn.cpp:349]   --->   Operation 199 'load' 'weight_load_24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 22 <SV = 21> <Delay = 1.24>
ST_22 : Operation 200 [1/2] (1.24ns)   --->   "%weight_load_23 = load i17 %weight_addr_23" [cnn.cpp:349]   --->   Operation 200 'load' 'weight_load_23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_22 : Operation 201 [1/2] (1.24ns)   --->   "%weight_load_24 = load i17 %weight_addr_24" [cnn.cpp:349]   --->   Operation 201 'load' 'weight_load_24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 23 <SV = 22> <Delay = 2.79>
ST_23 : Operation 202 [2/2] (2.79ns)   --->   "%call_ln328 = call void @cnn_Pipeline_VITIS_LOOP_329_4, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i14 %empty, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i32 %weight_load, i32 %weight_load_1, i32 %weight_load_2, i32 %weight_load_3, i32 %weight_load_4, i32 %weight_load_5, i32 %weight_load_6, i32 %weight_load_7, i32 %weight_load_8, i32 %weight_load_9, i32 %weight_load_10, i32 %weight_load_11, i32 %weight_load_12, i32 %weight_load_13, i32 %weight_load_14, i32 %weight_load_15, i32 %weight_load_16, i32 %weight_load_17, i32 %weight_load_18, i32 %weight_load_19, i32 %weight_load_20, i32 %weight_load_21, i32 %weight_load_22, i32 %weight_load_23, i32 %weight_load_24" [cnn.cpp:328]   --->   Operation 202 'call' 'call_ln328' <Predicate = true> <Delay = 2.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln328 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [cnn.cpp:328]   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln328' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln328 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [cnn.cpp:328]   --->   Operation 204 'specloopname' 'specloopname_ln328' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln328 = call void @cnn_Pipeline_VITIS_LOOP_329_4, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i14 %empty, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i32 %weight_load, i32 %weight_load_1, i32 %weight_load_2, i32 %weight_load_3, i32 %weight_load_4, i32 %weight_load_5, i32 %weight_load_6, i32 %weight_load_7, i32 %weight_load_8, i32 %weight_load_9, i32 %weight_load_10, i32 %weight_load_11, i32 %weight_load_12, i32 %weight_load_13, i32 %weight_load_14, i32 %weight_load_15, i32 %weight_load_16, i32 %weight_load_17, i32 %weight_load_18, i32 %weight_load_19, i32 %weight_load_20, i32 %weight_load_21, i32 %weight_load_22, i32 %weight_load_23, i32 %weight_load_24" [cnn.cpp:328]   --->   Operation 205 'call' 'call_ln328' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln328 = br void %VITIS_LOOP_329_4" [cnn.cpp:328]   --->   Operation 206 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>

State 25 <SV = 4> <Delay = 0.00>
ST_25 : Operation 207 [1/2] (0.00ns)   --->   "%call_ln362 = call void @store_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304" [cnn.cpp:362]   --->   Operation 207 'call' 'call_ln362' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln304 = br void %VITIS_LOOP_319_2" [cnn.cpp:304]   --->   Operation 208 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 5 bit ('i0', cnn.cpp:304) [28]  (0.000 ns)
	'store' operation 0 bit ('store_ln304', cnn.cpp:304) of constant 0 on local variable 'i0', cnn.cpp:304 [35]  (0.387 ns)

 <State 2>: 2.787ns
The critical path consists of the following:
	'load' operation 5 bit ('i0', cnn.cpp:304) on local variable 'i0', cnn.cpp:304 [38]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln304', cnn.cpp:304) [39]  (0.707 ns)
	'call' operation 0 bit ('call_ln318', cnn.cpp:318) to 'load_output_S0' [47]  (2.080 ns)

 <State 3>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 9 bit ('j', cnn.cpp:319) with incoming values : ('add_ln319', cnn.cpp:319) [50]  (0.387 ns)

 <State 4>: 2.795ns
The critical path consists of the following:
	'phi' operation 9 bit ('j', cnn.cpp:319) with incoming values : ('add_ln319', cnn.cpp:319) [50]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln319', cnn.cpp:319) [51]  (0.715 ns)
	'call' operation 0 bit ('call_ln326', cnn.cpp:326) to 'load_input_S0' [59]  (1.924 ns)
	blocking operation 0.156 ns on control path)

 <State 5>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 5 bit ('i1', cnn.cpp:328) with incoming values : ('add_ln328', cnn.cpp:328) [62]  (0.387 ns)

 <State 6>: 3.392ns
The critical path consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328) with incoming values : ('add_ln328', cnn.cpp:328) [62]  (0.000 ns)
	'add' operation 14 bit of DSP[74] ('add_ln349', cnn.cpp:349) [72]  (2.396 ns)
	'mul' operation 19 bit of DSP[74] ('mul_ln349', cnn.cpp:349) [74]  (0.996 ns)

 <State 7>: 0.996ns
The critical path consists of the following:
	'mul' operation 19 bit of DSP[74] ('mul_ln349', cnn.cpp:349) [74]  (0.996 ns)

 <State 8>: 0.996ns
The critical path consists of the following:
	'mul' operation 19 bit of DSP[74] ('mul_ln349', cnn.cpp:349) [74]  (0.996 ns)

 <State 9>: 1.248ns
The critical path consists of the following:
	'mul' operation 19 bit of DSP[74] ('mul_ln349', cnn.cpp:349) [74]  (0.000 ns)
	'getelementptr' operation 17 bit ('weight_addr_1', cnn.cpp:349) [80]  (0.000 ns)
	'load' operation 32 bit ('weight_load', cnn.cpp:349) on array 'weight' [152]  (1.248 ns)

 <State 10>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_49', cnn.cpp:349) [81]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_2', cnn.cpp:349) [83]  (0.000 ns)
	'load' operation 32 bit ('weight_load_1', cnn.cpp:349) on array 'weight' [153]  (1.248 ns)

 <State 11>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_51', cnn.cpp:349) [87]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_4', cnn.cpp:349) [89]  (0.000 ns)
	'load' operation 32 bit ('weight_load_3', cnn.cpp:349) on array 'weight' [155]  (1.248 ns)

 <State 12>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_53', cnn.cpp:349) [93]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_6', cnn.cpp:349) [95]  (0.000 ns)
	'load' operation 32 bit ('weight_load_5', cnn.cpp:349) on array 'weight' [157]  (1.248 ns)

 <State 13>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_55', cnn.cpp:349) [99]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_8', cnn.cpp:349) [101]  (0.000 ns)
	'load' operation 32 bit ('weight_load_7', cnn.cpp:349) on array 'weight' [159]  (1.248 ns)

 <State 14>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_57', cnn.cpp:349) [105]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_10', cnn.cpp:349) [107]  (0.000 ns)
	'load' operation 32 bit ('weight_load_9', cnn.cpp:349) on array 'weight' [161]  (1.248 ns)

 <State 15>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_59', cnn.cpp:349) [111]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_12', cnn.cpp:349) [113]  (0.000 ns)
	'load' operation 32 bit ('weight_load_11', cnn.cpp:349) on array 'weight' [163]  (1.248 ns)

 <State 16>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_61', cnn.cpp:349) [117]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_14', cnn.cpp:349) [119]  (0.000 ns)
	'load' operation 32 bit ('weight_load_13', cnn.cpp:349) on array 'weight' [165]  (1.248 ns)

 <State 17>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_63', cnn.cpp:349) [123]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_16', cnn.cpp:349) [125]  (0.000 ns)
	'load' operation 32 bit ('weight_load_15', cnn.cpp:349) on array 'weight' [167]  (1.248 ns)

 <State 18>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_65', cnn.cpp:349) [129]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_18', cnn.cpp:349) [131]  (0.000 ns)
	'load' operation 32 bit ('weight_load_17', cnn.cpp:349) on array 'weight' [169]  (1.248 ns)

 <State 19>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_67', cnn.cpp:349) [135]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_20', cnn.cpp:349) [137]  (0.000 ns)
	'load' operation 32 bit ('weight_load_19', cnn.cpp:349) on array 'weight' [171]  (1.248 ns)

 <State 20>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_68', cnn.cpp:349) [138]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_21', cnn.cpp:349) [140]  (0.000 ns)
	'load' operation 32 bit ('weight_load_21', cnn.cpp:349) on array 'weight' [173]  (1.248 ns)

 <State 21>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_70', cnn.cpp:349) [144]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_23', cnn.cpp:349) [146]  (0.000 ns)
	'load' operation 32 bit ('weight_load_23', cnn.cpp:349) on array 'weight' [175]  (1.248 ns)

 <State 22>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('weight_load_23', cnn.cpp:349) on array 'weight' [175]  (1.248 ns)

 <State 23>: 2.798ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln328', cnn.cpp:328) to 'cnn_Pipeline_VITIS_LOOP_329_4' [177]  (2.798 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
