v 20081231 1
C 43300 34800 1 0 0 generic-power.sym
{
T 43500 35050 5 10 1 1 0 3 1
net=Vin
}
N 43500 33200 43500 33000 4
C 43300 32300 1 0 0 generic-power.sym
{
T 43500 32550 5 10 1 1 0 3 1
net=Vin
}
N 43500 30700 43500 30500 4
C 43300 29900 1 0 0 generic-power.sym
{
T 43500 30150 5 10 1 1 0 3 1
net=Vin
}
N 43500 28300 43500 28100 4
C 43300 27400 1 0 0 generic-power.sym
{
T 43500 27650 5 10 1 1 0 3 1
net=Vin
}
N 43500 25800 43500 25600 4
C 43300 24900 1 0 0 generic-power.sym
{
T 43500 25150 5 10 1 1 0 3 1
net=Vin
}
N 43500 23300 43500 23100 4
C 43200 52500 1 0 0 5V-plus-1.sym
C 43300 44400 1 0 0 gnd-1.sym
N 41400 51800 42300 51800 4
N 41400 51400 42300 51400 4
N 41400 51000 42300 51000 4
N 44800 44200 42200 44200 4
N 42200 43000 42200 44200 4
N 42200 43000 42300 43000 4
N 42000 42600 42000 51400 4
N 42000 42600 42300 42600 4
N 42300 42200 41800 42200 4
N 41800 42200 41800 51000 4
C 43200 43700 1 0 0 5V-plus-1.sym
C 43300 35600 1 0 0 gnd-1.sym
N 43500 33000 47600 33000 4
N 47600 33000 47600 39600 4
N 47600 39600 49400 39600 4
N 49600 39400 47800 39400 4
N 47800 39400 47800 30500 4
N 43500 30500 47800 30500 4
N 43500 28100 48000 28100 4
N 48000 28100 48000 39200 4
N 48000 39200 49800 39200 4
N 50000 39000 48200 39000 4
N 48200 39000 48200 25600 4
N 43500 25600 48200 25600 4
N 43500 23100 48400 23100 4
N 48400 23100 48400 38800 4
N 48400 38800 50200 38800 4
C 33100 44100 1 0 0 atmegax8-1.sym
{
T 33400 50250 5 10 1 1 0 0 1
refdes=U2
T 33400 50600 5 10 0 0 0 0 1
footprint=DIP28N
T 33400 50050 5 10 1 1 0 0 1
value=ATmega168
}
C 30200 47500 1 0 0 5V-plus-1.sym
N 30400 47500 30400 47300 4
N 30400 47300 33100 47300 4
C 30300 43800 1 0 0 gnd-1.sym
N 30400 44100 30400 46900 4
N 30400 46900 33100 46900 4
C 30400 48000 1 0 0 gnd-1.sym
C 30500 48500 1 90 0 switch-pb.sym
{
T 30250 49000 5 10 1 1 90 0 1
refdes=S2
}
N 30500 48300 30500 48500 4
C 30600 49900 1 90 0 resistor-1.sym
{
T 30200 50200 5 10 0 0 90 0 1
device=RESISTOR
T 30300 50100 5 10 1 1 90 0 1
refdes=R2
T 30800 50100 5 10 1 1 90 0 1
value=10K
T 30600 49900 5 10 0 1 0 0 1
footprint=R025
}
N 30500 49700 30500 49900 4
C 30300 50800 1 0 0 5V-plus-1.sym
C 32000 45800 1 90 0 crystal-1.sym
{
T 31500 46000 5 10 0 0 90 0 1
device=CRYSTAL
T 31700 46000 5 10 1 1 90 0 1
refdes=U3
T 31300 46000 5 10 0 0 90 0 1
symversion=0.1
T 31900 45500 5 10 0 1 0 0 1
footprint=cristal
T 32100 46200 5 10 1 1 0 0 1
value=16MHz
}
N 33100 46100 32400 46100 4
N 32400 46100 32400 45800 4
N 31300 45800 32400 45800 4
N 31300 46500 33100 46500 4
C 30400 46300 1 0 0 capacitor-1.sym
{
T 30600 47000 5 10 0 0 0 0 1
device=CAPACITOR
T 30550 46700 5 10 1 1 0 0 1
refdes=C3
T 30600 47200 5 10 0 0 0 0 1
symversion=0.1
T 30950 46700 5 10 1 1 0 0 1
value=22pF
}
C 30400 45600 1 0 0 capacitor-1.sym
{
T 30600 46300 5 10 0 0 0 0 1
device=CAPACITOR
T 30550 46000 5 10 1 1 0 0 1
refdes=C4
T 30600 46500 5 10 0 0 0 0 1
symversion=0.1
T 30950 46000 5 10 1 1 0 0 1
value=22pF
}
C 38700 41000 1 0 0 avr_isp-1.sym
{
T 39000 43300 5 10 1 1 0 0 1
refdes=X1
T 39000 43450 5 10 0 0 0 0 1
device=avr_isp
T 39000 44050 5 10 0 0 0 0 1
symversion=0.1
}
C 40300 41100 1 0 0 gnd-1.sym
N 40200 42600 40400 42600 4
N 40400 42600 40400 41400 4
N 40400 41400 40200 41400 4
N 40200 41800 40400 41800 4
N 40200 42200 40400 42200 4
C 40200 43200 1 0 0 5V-plus-1.sym
N 40400 43200 40400 43000 4
N 40400 43000 40200 43000 4
N 38700 42200 38000 42200 4
N 44500 45400 44800 45400 4
N 44800 45400 44800 44200 4
N 44500 51800 50800 51800 4
N 44500 51400 44600 51400 4
N 44500 51000 44800 51000 4
N 44500 50600 45000 50600 4
N 44500 49800 45400 49800 4
N 44500 49400 45600 49400 4
N 44500 49000 45800 49000 4
C 52100 42300 1 0 1 header32-2.sym
{
T 52000 51900 5 10 1 1 0 6 1
refdes=J1
T 51700 52000 5 10 0 0 0 6 1
footprint=header32
T 51700 52400 5 10 0 0 0 6 1
device=header32
}
N 50800 51500 44600 51500 4
N 44600 51500 44600 51400 4
N 50800 51200 44800 51200 4
N 44800 51200 44800 51000 4
N 50800 50900 45000 50900 4
N 45000 50900 45000 50600 4
N 50800 50600 45200 50600 4
N 45200 50600 45200 50200 4
N 44500 50200 45200 50200 4
N 44500 48600 46000 48600 4
N 44500 48200 46200 48200 4
N 44500 47800 46400 47800 4
N 44500 47400 46600 47400 4
N 44500 47000 46800 47000 4
N 44500 46600 47000 46600 4
N 44500 46200 47200 46200 4
N 44500 45800 47400 45800 4
N 50800 50300 45400 50300 4
N 45400 50300 45400 49800 4
N 45600 49400 45600 50000 4
N 45600 50000 50800 50000 4
N 45800 49000 45800 49700 4
N 45800 49700 50800 49700 4
N 46000 49400 46000 48600 4
N 46000 49400 50800 49400 4
N 46200 48200 46200 49100 4
N 46200 49100 50800 49100 4
N 46400 47800 46400 48800 4
N 46400 48800 50800 48800 4
N 46600 47400 46600 48500 4
N 46600 48500 50800 48500 4
N 46800 47000 46800 48200 4
N 46800 48200 50800 48200 4
N 47000 46600 47000 47900 4
N 47000 47900 50800 47900 4
N 47200 46200 47200 47600 4
N 47200 47600 50800 47600 4
N 47400 45800 47400 47300 4
N 47400 47300 50800 47300 4
N 44500 43000 47600 43000 4
N 47600 43000 47600 47000 4
N 47600 47000 50800 47000 4
N 44500 42600 47800 42600 4
N 47800 42600 47800 46700 4
N 47800 46700 50800 46700 4
N 44500 42200 48000 42200 4
N 48000 42200 48000 46400 4
N 48000 46400 50800 46400 4
N 44500 41800 48200 41800 4
N 48200 41800 48200 46100 4
N 48200 46100 50800 46100 4
N 44500 41400 48400 41400 4
N 48400 41400 48400 45800 4
N 48400 45800 50800 45800 4
N 44500 41000 48600 41000 4
N 48600 41000 48600 45500 4
N 48600 45500 50800 45500 4
N 44500 40600 48800 40600 4
N 48800 40600 48800 45200 4
N 48800 45200 50800 45200 4
N 44500 40200 49000 40200 4
N 49000 40200 49000 44900 4
N 49000 44900 50800 44900 4
N 44500 39800 49200 39800 4
N 49200 39800 49200 44600 4
N 49200 44600 50800 44600 4
N 49400 39600 49400 44300 4
N 49600 39400 49600 44000 4
N 49600 44000 50800 44000 4
N 49800 39200 49800 43700 4
N 49800 43700 50800 43700 4
N 50000 39000 50000 43400 4
N 50000 43400 50800 43400 4
N 50200 38800 50200 43100 4
N 50200 43100 50800 43100 4
N 49400 44300 50800 44300 4
C 37200 45000 1 0 0 output-2.sym
{
T 38100 45200 5 10 0 0 0 0 1
net=MOSI:1
T 37400 45700 5 10 0 0 0 0 1
device=none
T 38100 45100 5 10 1 1 0 1 1
value=MOSI
}
C 37200 45800 1 0 0 output-2.sym
{
T 38100 46000 5 10 0 0 0 0 1
net=CLK:1
T 37400 46500 5 10 0 0 0 0 1
device=none
T 38100 45900 5 10 1 1 0 1 1
value=CLK
}
C 37200 44200 1 0 0 output-2.sym
{
T 38100 44400 5 10 0 0 0 0 1
net=LATCH:1
T 37400 44900 5 10 0 0 0 0 1
device=none
T 38100 44300 5 10 1 1 0 1 1
value=LATCH
}
N 37200 45900 36500 45900 4
N 36500 45100 37200 45100 4
N 37200 44300 36500 44300 4
C 37200 49400 1 0 0 output-2.sym
{
T 38100 49600 5 10 0 0 0 0 1
net=LAYER0:1
T 37400 50100 5 10 0 0 0 0 1
device=none
T 38100 49500 5 10 1 1 0 1 1
value=LAYER0
}
C 37200 49000 1 0 0 output-2.sym
{
T 38100 49200 5 10 0 0 0 0 1
net=LAYER1:1
T 38100 49100 5 10 1 1 0 1 1
value=LAYER1
T 37400 49700 5 10 0 0 0 0 1
device=none
}
C 37200 48600 1 0 0 output-2.sym
{
T 38100 48800 5 10 0 0 0 0 1
net=LAYER2:1
T 38100 48700 5 10 1 1 0 1 1
value=LAYER2
T 37400 49300 5 10 0 0 0 0 1
device=none
}
C 37200 48200 1 0 0 output-2.sym
{
T 38100 48400 5 10 0 0 0 0 1
net=LAYER3:1
T 38100 48300 5 10 1 1 0 1 1
value=LAYER3
T 37400 48900 5 10 0 0 0 0 1
device=none
}
C 37200 47800 1 0 0 output-2.sym
{
T 38100 48000 5 10 0 0 0 0 1
net=LAYER4:1
T 38100 47900 5 10 1 1 0 1 1
value=LAYER4
T 37400 48500 5 10 0 0 0 0 1
device=none
}
N 36500 49500 37200 49500 4
N 37200 49100 36500 49100 4
N 36500 48700 37200 48700 4
N 37200 48300 36500 48300 4
N 36500 47900 37200 47900 4
C 40000 51700 1 0 0 input-2.sym
{
T 40000 51900 5 10 0 0 0 0 1
net=MOSI:1
T 40600 52400 5 10 0 0 0 0 1
device=none
T 40500 51800 5 10 1 1 0 7 1
value=MOSI
}
C 40000 51300 1 0 0 input-2.sym
{
T 40000 51500 5 10 0 0 0 0 1
net=CLK:1
T 40600 52000 5 10 0 0 0 0 1
device=none
T 40500 51400 5 10 1 1 0 7 1
value=CLK
}
C 40000 50900 1 0 0 input-2.sym
{
T 40000 51100 5 10 0 0 0 0 1
net=LATCH:1
T 40600 51600 5 10 0 0 0 0 1
device=none
T 40500 51000 5 10 1 1 0 7 1
value=LATCH
}
C 40000 50500 1 0 0 input-2.sym
{
T 40000 50700 5 10 0 0 0 0 1
net=ENABLE:1
T 40600 51200 5 10 0 0 0 0 1
device=none
T 40500 50600 5 10 1 1 0 7 1
value=ENABLE
}
N 41400 50600 42300 50600 4
C 37200 47400 1 0 0 output-2.sym
{
T 38100 47600 5 10 0 0 0 0 1
net=ENABLE:1
T 37400 48100 5 10 0 0 0 0 1
device=none
T 38100 47500 5 10 1 1 0 1 1
value=ENABLE
}
N 37200 47500 36500 47500 4
C 38000 42100 1 0 1 output-2.sym
{
T 37100 42300 5 10 0 0 0 6 1
net=RST:1
T 37800 42800 5 10 0 0 0 6 1
device=none
T 37100 42200 5 10 1 1 0 7 1
value=RST
}
C 28700 49600 1 0 0 input-2.sym
{
T 28700 49800 5 10 0 0 0 0 1
net=RST:1
T 29300 50300 5 10 0 0 0 0 1
device=none
T 29200 49700 5 10 1 1 0 7 1
value=RST
}
N 30100 49700 33100 49700 4
C 38600 45400 1 0 1 input-2.sym
{
T 38600 45600 5 10 0 0 0 6 1
net=MISO:1
T 38000 46100 5 10 0 0 0 6 1
device=none
T 38100 45500 5 10 1 1 0 1 1
value=MISO
}
N 36500 45500 37200 45500 4
N 38700 41800 38000 41800 4
N 38700 41400 38000 41400 4
C 38000 41300 1 0 1 output-2.sym
{
T 37100 41500 5 10 0 0 0 6 1
net=MISO:1
T 37800 42000 5 10 0 0 0 6 1
device=none
T 37100 41400 5 10 1 1 0 7 1
value=MISO
}
C 38000 41700 1 0 1 io-1.sym
{
T 37100 41900 5 10 0 0 0 6 1
net=CLK:1
T 37800 42300 5 10 0 0 0 6 1
device=none
T 37100 41800 5 10 1 1 0 7 1
value=CLK
}
C 36600 42900 1 0 0 input-2.sym
{
T 36600 43100 5 10 0 0 0 0 1
net=MOSI:1
T 37200 43600 5 10 0 0 0 0 1
device=none
T 37100 43000 5 10 1 1 0 7 1
value=MOSI
}
N 38000 43000 38700 43000 4
C 31800 44400 1 0 1 led-2.sym
{
T 31000 44700 5 10 1 1 0 6 1
refdes=D2
T 31700 45000 5 10 0 0 0 6 1
device=LED
T 31800 44200 5 10 0 1 0 0 1
footprint=LED3
}
C 32200 44400 1 0 0 resistor-1.sym
{
T 32500 44800 5 10 0 0 0 0 1
device=RESISTOR
T 32400 44700 5 10 1 1 0 0 1
refdes=R3
T 32400 44200 5 10 1 1 0 0 1
value=1K
T 32200 44400 5 10 0 1 0 0 1
footprint=R025
}
N 30900 44500 30400 44500 4
N 31800 44500 32200 44500 4
N 41600 50600 41600 41800 4
N 41600 41800 42300 41800 4
C 39600 33900 1 0 0 input-2.sym
{
T 39600 34100 5 10 0 0 0 0 1
net=LAYER0:1
T 40200 34600 5 10 0 0 0 0 1
device=none
T 40100 34000 5 10 1 1 0 7 1
value=LAYER0
}
C 39600 31400 1 0 0 input-2.sym
{
T 39600 31600 5 10 0 0 0 0 1
net=LAYER1:1
T 40200 32100 5 10 0 0 0 0 1
device=none
T 40100 31500 5 10 1 1 0 7 1
value=LAYER1
}
C 39600 29000 1 0 0 input-2.sym
{
T 39600 29200 5 10 0 0 0 0 1
net=LAYER2:1
T 40200 29700 5 10 0 0 0 0 1
device=none
T 40100 29100 5 10 1 1 0 7 1
value=LAYER2
}
C 39600 26500 1 0 0 input-2.sym
{
T 39600 26700 5 10 0 0 0 0 1
net=LAYER3:1
T 40200 27200 5 10 0 0 0 0 1
device=none
T 40100 26600 5 10 1 1 0 7 1
value=LAYER3
}
C 39600 24000 1 0 0 input-2.sym
{
T 39600 24200 5 10 0 0 0 0 1
net=LAYER4:1
T 40200 24700 5 10 0 0 0 0 1
device=none
T 40100 24100 5 10 1 1 0 7 1
value=LAYER4
}
N 41000 24100 41600 24100 4
N 41600 26600 41000 26600 4
N 41600 29100 41000 29100 4
N 41600 31500 41000 31500 4
N 41000 34000 41600 34000 4
C 42300 44700 1 0 0 A6279-1.sym
{
T 44200 52250 5 10 1 1 0 6 1
refdes=U4
T 42600 52550 5 10 0 0 0 0 1
device=A6279
T 42600 52950 5 10 0 0 0 0 1
footprint=DIP24N
}
C 42300 35900 1 0 0 A6279-1.sym
{
T 44200 43450 5 10 1 1 0 6 1
refdes=U5
T 42600 43750 5 10 0 0 0 0 1
device=A6279
T 42600 44150 5 10 0 0 0 0 1
footprint=DIP24N
}
C 42500 33100 1 0 0 darlington_PNP-1.sym
{
T 42600 32570 5 10 0 1 0 0 1
footprint=TO220F
T 43000 33270 5 10 1 1 0 0 1
refdes=T1
T 43300 35400 5 10 0 0 0 0 1
device=DARLINGTON_PNP
T 44000 34000 5 10 1 1 0 0 1
value=FPJ9020
}
C 42500 30600 1 0 0 darlington_PNP-1.sym
{
T 42600 30070 5 10 0 1 0 0 1
footprint=TO220F
T 43000 30770 5 10 1 1 0 0 1
refdes=T2
T 43300 32900 5 10 0 0 0 0 1
device=DARLINGTON_PNP
T 44000 31500 5 10 1 1 0 0 1
value=FPJ9020
}
C 42500 28200 1 0 0 darlington_PNP-1.sym
{
T 42600 27670 5 10 0 1 0 0 1
footprint=TO220F
T 43000 28370 5 10 1 1 0 0 1
refdes=T3
T 43300 30500 5 10 0 0 0 0 1
device=DARLINGTON_PNP
T 44000 29100 5 10 1 1 0 0 1
value=FPJ9020
}
C 42500 25700 1 0 0 darlington_PNP-1.sym
{
T 42600 25170 5 10 0 1 0 0 1
footprint=TO220F
T 43000 25870 5 10 1 1 0 0 1
refdes=T4
T 43300 28000 5 10 0 0 0 0 1
device=DARLINGTON_PNP
T 44000 26600 5 10 1 1 0 0 1
value=FPJ9020
}
C 42500 23200 1 0 0 darlington_PNP-1.sym
{
T 42600 22670 5 10 0 1 0 0 1
footprint=TO220F
T 43000 23370 5 10 1 1 0 0 1
refdes=T5
T 43300 25500 5 10 0 0 0 0 1
device=DARLINGTON_PNP
T 44000 24100 5 10 1 1 0 0 1
value=FPJ9020
}
C 41600 33900 1 0 0 resistor-1.sym
{
T 41900 34300 5 10 0 0 0 0 1
device=RESISTOR
T 41800 34200 5 10 1 1 0 0 1
refdes=R4
T 41800 33800 5 10 1 1 0 2 1
value=120
T 41600 33900 5 10 0 1 0 0 1
footprint=R025
}
C 41600 31400 1 0 0 resistor-1.sym
{
T 41900 31800 5 10 0 0 0 0 1
device=RESISTOR
T 41800 31700 5 10 1 1 0 0 1
refdes=R5
T 41800 31300 5 10 1 1 0 2 1
value=120
T 41600 31400 5 10 0 1 0 0 1
footprint=R025
}
C 41600 29000 1 0 0 resistor-1.sym
{
T 41900 29400 5 10 0 0 0 0 1
device=RESISTOR
T 41800 29300 5 10 1 1 0 0 1
refdes=R6
T 41800 28900 5 10 1 1 0 2 1
value=120
T 41600 29000 5 10 0 1 0 0 1
footprint=R025
}
C 41600 26500 1 0 0 resistor-1.sym
{
T 41900 26900 5 10 0 0 0 0 1
device=RESISTOR
T 41800 26800 5 10 1 1 0 0 1
refdes=R7
T 41800 26400 5 10 1 1 0 2 1
value=120
T 41600 26500 5 10 0 1 0 0 1
footprint=R025
}
C 41600 24000 1 0 0 resistor-1.sym
{
T 41900 24400 5 10 0 0 0 0 1
device=RESISTOR
T 41800 24300 5 10 1 1 0 0 1
refdes=R8
T 41800 23900 5 10 1 1 0 2 1
value=120
T 41600 24000 5 10 0 1 0 0 1
footprint=R025
}
C 24200 48100 1 90 0 switch-pb.sym
{
T 23950 48600 5 10 1 1 90 0 1
refdes=S3
}
C 24100 47600 1 0 0 gnd-1.sym
N 24200 47900 24200 48100 4
C 24300 49900 1 90 0 resistor-1.sym
{
T 23900 50200 5 10 0 0 90 0 1
device=RESISTOR
T 24000 50100 5 10 1 1 90 0 1
refdes=R9
T 24500 50100 5 10 1 1 90 0 1
value=10K
T 24300 49900 5 10 0 1 0 0 1
footprint=R025
}
C 24000 50800 1 0 0 5V-plus-1.sym
N 24200 49900 24200 49300 4
C 26200 48100 1 90 0 switch-pb.sym
{
T 25950 48600 5 10 1 1 90 0 1
refdes=S4
}
C 26100 47600 1 0 0 gnd-1.sym
N 26200 47900 26200 48100 4
C 26300 49900 1 90 0 resistor-1.sym
{
T 25900 50200 5 10 0 0 90 0 1
device=RESISTOR
T 26000 50100 5 10 1 1 90 0 1
refdes=R10
T 26500 50100 5 10 1 1 90 0 1
value=10K
T 26300 49900 5 10 0 1 0 0 1
footprint=R025
}
C 26000 50800 1 0 0 5V-plus-1.sym
N 26200 49900 26200 49300 4
C 24400 49500 1 0 0 output-2.sym
{
T 25300 49700 5 10 0 0 0 0 1
net=START:1
T 24600 50200 5 10 0 0 0 0 1
device=none
T 25300 49600 5 10 1 1 0 1 1
value=START
}
C 26400 49500 1 0 0 output-2.sym
{
T 27300 49700 5 10 0 0 0 0 1
net=CHMODE:1
T 26600 50200 5 10 0 0 0 0 1
device=none
T 27300 49600 5 10 1 1 0 1 1
value=CHMODE
}
N 26400 49600 26200 49600 4
N 24400 49600 24200 49600 4
C 31400 48400 1 0 0 input-2.sym
{
T 31400 48600 5 10 0 0 0 0 1
net=START:1
T 32000 49100 5 10 0 0 0 0 1
device=none
T 31900 48500 5 10 1 1 0 7 1
value=START
}
C 31400 48000 1 0 0 input-2.sym
{
T 31400 48200 5 10 0 0 0 0 1
net=CHMODE:1
T 32000 48700 5 10 0 0 0 0 1
device=none
T 31900 48100 5 10 1 1 0 7 1
value=CHMODE
}
N 33100 48500 32800 48500 4
N 32800 48100 33100 48100 4
C 40500 50100 1 0 0 resistor-1.sym
{
T 40800 50500 5 10 0 0 0 0 1
device=RESISTOR
T 40700 49900 5 10 1 1 0 0 1
refdes=R9
T 41100 49900 5 10 1 1 0 0 1
value=1K
}
N 41400 50200 42300 50200 4
C 40300 49300 1 0 0 gnd-1.sym
N 40500 50200 40400 50200 4
N 40400 50200 40400 49600 4
C 41100 41300 1 0 0 resistor-1.sym
{
T 41300 41100 5 10 1 1 0 0 1
refdes=R10
T 41400 41700 5 10 0 0 0 0 1
device=RESISTOR
T 41700 41100 5 10 1 1 0 0 1
value=1K
}
N 42000 41400 42300 41400 4
C 40900 40500 1 0 0 gnd-1.sym
N 41100 41400 41000 41400 4
N 41000 41400 41000 40800 4
