PROJECT_DIR=(rtl/verilog)
PROJECT_SRC=(
	fpgala_top.v
)
