3,5c3
< module uart_debug_if (wb_dat32_o, wb_clk_i, wb_rst_i, wb_adr_i, re_o, ier, iir, fcr, mcr, lcr, msr, lsr, rf_count, tf_count, tstate, rstate);
< input wb_clk_i;
< input wb_rst_i;
---
> module uart_debug_if (wb_dat32_o, wb_adr_i, ier, iir, fcr, mcr, lcr, msr, lsr, rf_count, tf_count, tstate, rstate);
8d5
< input re_o;
