|top
sys_clk_port << pll_sys:inst_pll_sys.c0
CLOCK_50 => pll_sys:inst_pll_sys.inclk0
LED[0] << neorv32_top:neorv32_top_inst.gpio_o[0]
LED[1] << neorv32_top:neorv32_top_inst.gpio_o[1]
LED[2] << neorv32_top:neorv32_top_inst.gpio_o[2]
LED[3] << neorv32_top:neorv32_top_inst.gpio_o[3]
LED[4] << neorv32_top:neorv32_top_inst.gpio_o[4]
LED[5] << neorv32_top:neorv32_top_inst.gpio_o[5]
LED[6] << neorv32_top:neorv32_top_inst.gpio_o[6]
LED[7] << neorv32_top:neorv32_top_inst.gpio_o[7]
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
UART0_TXD << neorv32_top:neorv32_top_inst.uart0_txd_o
UART0_RXD => neorv32_top:neorv32_top_inst.uart0_rxd_i
PWM[0] << neorv32_top:neorv32_top_inst.pwm_o[0]
PWM[1] << neorv32_top:neorv32_top_inst.pwm_o[1]
PWM[2] << neorv32_top:neorv32_top_inst.pwm_o[2]
PWM[3] << neorv32_top:neorv32_top_inst.pwm_o[3]
GPIO_i[0] => neorv32_top:neorv32_top_inst.gpio_i[0]
GPIO_i[1] => neorv32_top:neorv32_top_inst.gpio_i[1]
GPIO_i[2] => neorv32_top:neorv32_top_inst.gpio_i[2]
GPIO_i[3] => neorv32_top:neorv32_top_inst.gpio_i[3]
GPIO_i[4] => neorv32_top:neorv32_top_inst.gpio_i[4]
GPIO_i[5] => neorv32_top:neorv32_top_inst.gpio_i[5]
GPIO_i[6] => neorv32_top:neorv32_top_inst.gpio_i[6]
GPIO_i[7] => neorv32_top:neorv32_top_inst.gpio_i[7]
GPIO_i[8] => neorv32_top:neorv32_top_inst.gpio_i[8]
GPIO_i[9] => neorv32_top:neorv32_top_inst.gpio_i[9]
GPIO_i[10] => neorv32_top:neorv32_top_inst.gpio_i[10]
GPIO_i[11] => neorv32_top:neorv32_top_inst.gpio_i[11]
GPIO_i[12] => neorv32_top:neorv32_top_inst.gpio_i[12]
GPIO_o[0] << neorv32_top:neorv32_top_inst.gpio_o[0]
GPIO_o[1] << neorv32_top:neorv32_top_inst.gpio_o[1]
GPIO_o[2] << neorv32_top:neorv32_top_inst.gpio_o[2]
GPIO_o[3] << neorv32_top:neorv32_top_inst.gpio_o[3]
GPIO_o[4] << neorv32_top:neorv32_top_inst.gpio_o[4]
GPIO_o[5] << neorv32_top:neorv32_top_inst.gpio_o[5]
GPIO_o[6] << neorv32_top:neorv32_top_inst.gpio_o[6]
GPIO_o[7] << neorv32_top:neorv32_top_inst.gpio_o[7]
GPIO_o[8] << neorv32_top:neorv32_top_inst.gpio_o[8]
GPIO_o[9] << neorv32_top:neorv32_top_inst.gpio_o[9]
GPIO_o[10] << neorv32_top:neorv32_top_inst.gpio_o[10]
GPIO_o[11] << neorv32_top:neorv32_top_inst.gpio_o[11]
GPIO_o[12] << neorv32_top:neorv32_top_inst.gpio_o[12]
HALL_i => counter:inst_counter.signal_in
FPGA_RESET_N => reset.IN1


|top|counter:inst_counter
clk => prev_signal.CLK
clk => stable_signal.CLK
clk => debounce_counter[0].CLK
clk => debounce_counter[1].CLK
clk => debounce_counter[2].CLK
clk => debounce_counter[3].CLK
clk => debounce_counter[4].CLK
clk => debounce_counter[5].CLK
clk => debounce_counter[6].CLK
clk => debounce_counter[7].CLK
clk => debounce_counter[8].CLK
clk => debounce_counter[9].CLK
clk => debounce_counter[10].CLK
clk => debounce_counter[11].CLK
clk => debounce_counter[12].CLK
clk => debounce_counter[13].CLK
clk => debounce_counter[14].CLK
clk => debounce_counter[15].CLK
clk => debounce_counter[16].CLK
clk => debounce_counter[17].CLK
clk => debounce_counter[18].CLK
clk => debounce_counter[19].CLK
clk => debounce_counter[20].CLK
clk => debounce_counter[21].CLK
clk => debounce_counter[22].CLK
clk => debounce_counter[23].CLK
clk => debounce_counter[24].CLK
clk => debounce_counter[25].CLK
clk => debounce_counter[26].CLK
clk => debounce_counter[27].CLK
clk => debounce_counter[28].CLK
clk => debounce_counter[29].CLK
clk => debounce_counter[30].CLK
clk => debounce_counter[31].CLK
clk => prev_stable_signal.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
rst => internal_counter[0].ACLR
rst => internal_counter[1].ACLR
rst => internal_counter[2].ACLR
rst => internal_counter[3].ACLR
rst => internal_counter[4].ACLR
rst => internal_counter[5].ACLR
rst => internal_counter[6].ACLR
rst => internal_counter[7].ACLR
rst => internal_counter[8].ACLR
rst => internal_counter[9].ACLR
rst => internal_counter[10].ACLR
rst => internal_counter[11].ACLR
rst => stable_signal.ACLR
rst => debounce_counter[0].ACLR
rst => debounce_counter[1].ACLR
rst => debounce_counter[2].ACLR
rst => debounce_counter[3].ACLR
rst => debounce_counter[4].ACLR
rst => debounce_counter[5].ACLR
rst => debounce_counter[6].ACLR
rst => debounce_counter[7].ACLR
rst => debounce_counter[8].ACLR
rst => debounce_counter[9].ACLR
rst => debounce_counter[10].ACLR
rst => debounce_counter[11].ACLR
rst => debounce_counter[12].ACLR
rst => debounce_counter[13].ACLR
rst => debounce_counter[14].ACLR
rst => debounce_counter[15].ACLR
rst => debounce_counter[16].ACLR
rst => debounce_counter[17].ACLR
rst => debounce_counter[18].ACLR
rst => debounce_counter[19].ACLR
rst => debounce_counter[20].ACLR
rst => debounce_counter[21].ACLR
rst => debounce_counter[22].ACLR
rst => debounce_counter[23].ACLR
rst => debounce_counter[24].ACLR
rst => debounce_counter[25].ACLR
rst => debounce_counter[26].ACLR
rst => debounce_counter[27].ACLR
rst => debounce_counter[28].ACLR
rst => debounce_counter[29].ACLR
rst => debounce_counter[30].ACLR
rst => debounce_counter[31].ACLR
rst => prev_stable_signal.ENA
rst => prev_signal.ENA
signal_in => process_0.IN1
signal_in => stable_signal.DATAA
signal_in => prev_signal.DATAIN
counter[0] <= internal_counter[0].DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= internal_counter[1].DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= internal_counter[2].DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= internal_counter[3].DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= internal_counter[4].DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= internal_counter[5].DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= internal_counter[6].DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= internal_counter[7].DB_MAX_OUTPUT_PORT_TYPE
counter[8] <= internal_counter[8].DB_MAX_OUTPUT_PORT_TYPE
counter[9] <= internal_counter[9].DB_MAX_OUTPUT_PORT_TYPE
counter[10] <= internal_counter[10].DB_MAX_OUTPUT_PORT_TYPE
counter[11] <= internal_counter[11].DB_MAX_OUTPUT_PORT_TYPE


|top|pll_sys:inst_pll_sys
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked


|top|pll_sys:inst_pll_sys|altpll:altpll_component
inclk[0] => pll_sys_altpll:auto_generated.inclk[0]
inclk[1] => pll_sys_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_sys_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_sys_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated
areset => generic_pll1.I_RST
areset => generic_pll2.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= generic_pll2.O_OUTCLK
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[0] => generic_pll2.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|top|neorv32_top:neorv32_top_inst
clk_i => neorv32_cpu:core_complex:neorv32_cpu_inst.clk_aux_i
clk_i => iodev_rsp[21].err.CLK
clk_i => iodev_rsp[21].ack.CLK
clk_i => iodev_rsp[21].data[0].CLK
clk_i => iodev_rsp[21].data[1].CLK
clk_i => iodev_rsp[21].data[2].CLK
clk_i => iodev_rsp[21].data[3].CLK
clk_i => iodev_rsp[21].data[4].CLK
clk_i => iodev_rsp[21].data[5].CLK
clk_i => iodev_rsp[21].data[6].CLK
clk_i => iodev_rsp[21].data[7].CLK
clk_i => iodev_rsp[21].data[8].CLK
clk_i => iodev_rsp[21].data[9].CLK
clk_i => iodev_rsp[21].data[10].CLK
clk_i => iodev_rsp[21].data[11].CLK
clk_i => iodev_rsp[21].data[12].CLK
clk_i => iodev_rsp[21].data[13].CLK
clk_i => iodev_rsp[21].data[14].CLK
clk_i => iodev_rsp[21].data[15].CLK
clk_i => iodev_rsp[21].data[16].CLK
clk_i => iodev_rsp[21].data[17].CLK
clk_i => iodev_rsp[21].data[18].CLK
clk_i => iodev_rsp[21].data[19].CLK
clk_i => iodev_rsp[21].data[20].CLK
clk_i => iodev_rsp[21].data[21].CLK
clk_i => iodev_rsp[21].data[22].CLK
clk_i => iodev_rsp[21].data[23].CLK
clk_i => iodev_rsp[21].data[24].CLK
clk_i => iodev_rsp[21].data[25].CLK
clk_i => iodev_rsp[21].data[26].CLK
clk_i => iodev_rsp[21].data[27].CLK
clk_i => iodev_rsp[21].data[28].CLK
clk_i => iodev_rsp[21].data[29].CLK
clk_i => iodev_rsp[21].data[30].CLK
clk_i => iodev_rsp[21].data[31].CLK
clk_i => clk_div_ff[0].CLK
clk_i => clk_div_ff[1].CLK
clk_i => clk_div_ff[2].CLK
clk_i => clk_div_ff[5].CLK
clk_i => clk_div_ff[6].CLK
clk_i => clk_div_ff[9].CLK
clk_i => clk_div_ff[10].CLK
clk_i => clk_div_ff[11].CLK
clk_i => clk_div[0].CLK
clk_i => clk_div[1].CLK
clk_i => clk_div[2].CLK
clk_i => clk_div[3].CLK
clk_i => clk_div[4].CLK
clk_i => clk_div[5].CLK
clk_i => clk_div[6].CLK
clk_i => clk_div[7].CLK
clk_i => clk_div[8].CLK
clk_i => clk_div[9].CLK
clk_i => clk_div[10].CLK
clk_i => clk_div[11].CLK
clk_i => clk_gen_en_ff.CLK
clk_i => rstn_sys.CLK
clk_i => rstn_sys_sreg[0].CLK
clk_i => rstn_sys_sreg[1].CLK
clk_i => rstn_sys_sreg[2].CLK
clk_i => rstn_sys_sreg[3].CLK
clk_i => neorv32_cpu:core_complex:neorv32_cpu_inst.clk_i
clk_i => neorv32_bus_switch:core_complex:neorv32_core_bus_switch_inst.clk_i
clk_i => neorv32_bus_gateway:neorv32_bus_gateway_inst.clk_i
clk_i => neorv32_imem:memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst.clk_i
clk_i => neorv32_dmem:memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst.clk_i
clk_i => neorv32_boot_rom:memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst.clk_i
clk_i => neorv32_bus_io_switch:io_system:neorv32_bus_io_switch_inst.clk_i
clk_i => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.clk_i
clk_i => neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.clk_i
clk_i => neorv32_uart:io_system:neorv32_uart0_inst_true:neorv32_uart0_inst.clk_i
clk_i => neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.clk_i
clk_i => neorv32_gptmr:io_system:neorv32_gptmr_inst_true:neorv32_gptmr_inst.clk_i
clk_i => neorv32_sysinfo:io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst.clk_i
rstn_i => rstn_sys.ACLR
rstn_i => rstn_sys_sreg[0].ACLR
rstn_i => rstn_sys_sreg[1].ACLR
rstn_i => rstn_sys_sreg[2].ACLR
rstn_i => rstn_sys_sreg[3].ACLR
jtag_tck_i => ~NO_FANOUT~
jtag_tdi_i => jtag_tdo_o.DATAIN
jtag_tdo_o <= jtag_tdi_i.DB_MAX_OUTPUT_PORT_TYPE
jtag_tms_i => ~NO_FANOUT~
xbus_adr_o[0] <= <GND>
xbus_adr_o[1] <= <GND>
xbus_adr_o[2] <= <GND>
xbus_adr_o[3] <= <GND>
xbus_adr_o[4] <= <GND>
xbus_adr_o[5] <= <GND>
xbus_adr_o[6] <= <GND>
xbus_adr_o[7] <= <GND>
xbus_adr_o[8] <= <GND>
xbus_adr_o[9] <= <GND>
xbus_adr_o[10] <= <GND>
xbus_adr_o[11] <= <GND>
xbus_adr_o[12] <= <GND>
xbus_adr_o[13] <= <GND>
xbus_adr_o[14] <= <GND>
xbus_adr_o[15] <= <GND>
xbus_adr_o[16] <= <GND>
xbus_adr_o[17] <= <GND>
xbus_adr_o[18] <= <GND>
xbus_adr_o[19] <= <GND>
xbus_adr_o[20] <= <GND>
xbus_adr_o[21] <= <GND>
xbus_adr_o[22] <= <GND>
xbus_adr_o[23] <= <GND>
xbus_adr_o[24] <= <GND>
xbus_adr_o[25] <= <GND>
xbus_adr_o[26] <= <GND>
xbus_adr_o[27] <= <GND>
xbus_adr_o[28] <= <GND>
xbus_adr_o[29] <= <GND>
xbus_adr_o[30] <= <GND>
xbus_adr_o[31] <= <GND>
xbus_dat_o[0] <= <GND>
xbus_dat_o[1] <= <GND>
xbus_dat_o[2] <= <GND>
xbus_dat_o[3] <= <GND>
xbus_dat_o[4] <= <GND>
xbus_dat_o[5] <= <GND>
xbus_dat_o[6] <= <GND>
xbus_dat_o[7] <= <GND>
xbus_dat_o[8] <= <GND>
xbus_dat_o[9] <= <GND>
xbus_dat_o[10] <= <GND>
xbus_dat_o[11] <= <GND>
xbus_dat_o[12] <= <GND>
xbus_dat_o[13] <= <GND>
xbus_dat_o[14] <= <GND>
xbus_dat_o[15] <= <GND>
xbus_dat_o[16] <= <GND>
xbus_dat_o[17] <= <GND>
xbus_dat_o[18] <= <GND>
xbus_dat_o[19] <= <GND>
xbus_dat_o[20] <= <GND>
xbus_dat_o[21] <= <GND>
xbus_dat_o[22] <= <GND>
xbus_dat_o[23] <= <GND>
xbus_dat_o[24] <= <GND>
xbus_dat_o[25] <= <GND>
xbus_dat_o[26] <= <GND>
xbus_dat_o[27] <= <GND>
xbus_dat_o[28] <= <GND>
xbus_dat_o[29] <= <GND>
xbus_dat_o[30] <= <GND>
xbus_dat_o[31] <= <GND>
xbus_tag_o[0] <= <GND>
xbus_tag_o[1] <= <GND>
xbus_tag_o[2] <= <GND>
xbus_we_o <= <GND>
xbus_sel_o[0] <= <GND>
xbus_sel_o[1] <= <GND>
xbus_sel_o[2] <= <GND>
xbus_sel_o[3] <= <GND>
xbus_stb_o <= <GND>
xbus_cyc_o <= <GND>
xbus_dat_i[0] => ~NO_FANOUT~
xbus_dat_i[1] => ~NO_FANOUT~
xbus_dat_i[2] => ~NO_FANOUT~
xbus_dat_i[3] => ~NO_FANOUT~
xbus_dat_i[4] => ~NO_FANOUT~
xbus_dat_i[5] => ~NO_FANOUT~
xbus_dat_i[6] => ~NO_FANOUT~
xbus_dat_i[7] => ~NO_FANOUT~
xbus_dat_i[8] => ~NO_FANOUT~
xbus_dat_i[9] => ~NO_FANOUT~
xbus_dat_i[10] => ~NO_FANOUT~
xbus_dat_i[11] => ~NO_FANOUT~
xbus_dat_i[12] => ~NO_FANOUT~
xbus_dat_i[13] => ~NO_FANOUT~
xbus_dat_i[14] => ~NO_FANOUT~
xbus_dat_i[15] => ~NO_FANOUT~
xbus_dat_i[16] => ~NO_FANOUT~
xbus_dat_i[17] => ~NO_FANOUT~
xbus_dat_i[18] => ~NO_FANOUT~
xbus_dat_i[19] => ~NO_FANOUT~
xbus_dat_i[20] => ~NO_FANOUT~
xbus_dat_i[21] => ~NO_FANOUT~
xbus_dat_i[22] => ~NO_FANOUT~
xbus_dat_i[23] => ~NO_FANOUT~
xbus_dat_i[24] => ~NO_FANOUT~
xbus_dat_i[25] => ~NO_FANOUT~
xbus_dat_i[26] => ~NO_FANOUT~
xbus_dat_i[27] => ~NO_FANOUT~
xbus_dat_i[28] => ~NO_FANOUT~
xbus_dat_i[29] => ~NO_FANOUT~
xbus_dat_i[30] => ~NO_FANOUT~
xbus_dat_i[31] => ~NO_FANOUT~
xbus_ack_i => ~NO_FANOUT~
xbus_err_i => ~NO_FANOUT~
slink_rx_dat_i[0] => ~NO_FANOUT~
slink_rx_dat_i[1] => ~NO_FANOUT~
slink_rx_dat_i[2] => ~NO_FANOUT~
slink_rx_dat_i[3] => ~NO_FANOUT~
slink_rx_dat_i[4] => ~NO_FANOUT~
slink_rx_dat_i[5] => ~NO_FANOUT~
slink_rx_dat_i[6] => ~NO_FANOUT~
slink_rx_dat_i[7] => ~NO_FANOUT~
slink_rx_dat_i[8] => ~NO_FANOUT~
slink_rx_dat_i[9] => ~NO_FANOUT~
slink_rx_dat_i[10] => ~NO_FANOUT~
slink_rx_dat_i[11] => ~NO_FANOUT~
slink_rx_dat_i[12] => ~NO_FANOUT~
slink_rx_dat_i[13] => ~NO_FANOUT~
slink_rx_dat_i[14] => ~NO_FANOUT~
slink_rx_dat_i[15] => ~NO_FANOUT~
slink_rx_dat_i[16] => ~NO_FANOUT~
slink_rx_dat_i[17] => ~NO_FANOUT~
slink_rx_dat_i[18] => ~NO_FANOUT~
slink_rx_dat_i[19] => ~NO_FANOUT~
slink_rx_dat_i[20] => ~NO_FANOUT~
slink_rx_dat_i[21] => ~NO_FANOUT~
slink_rx_dat_i[22] => ~NO_FANOUT~
slink_rx_dat_i[23] => ~NO_FANOUT~
slink_rx_dat_i[24] => ~NO_FANOUT~
slink_rx_dat_i[25] => ~NO_FANOUT~
slink_rx_dat_i[26] => ~NO_FANOUT~
slink_rx_dat_i[27] => ~NO_FANOUT~
slink_rx_dat_i[28] => ~NO_FANOUT~
slink_rx_dat_i[29] => ~NO_FANOUT~
slink_rx_dat_i[30] => ~NO_FANOUT~
slink_rx_dat_i[31] => ~NO_FANOUT~
slink_rx_src_i[0] => ~NO_FANOUT~
slink_rx_src_i[1] => ~NO_FANOUT~
slink_rx_src_i[2] => ~NO_FANOUT~
slink_rx_src_i[3] => ~NO_FANOUT~
slink_rx_val_i => ~NO_FANOUT~
slink_rx_lst_i => ~NO_FANOUT~
slink_rx_rdy_o <= <GND>
slink_tx_dat_o[0] <= <GND>
slink_tx_dat_o[1] <= <GND>
slink_tx_dat_o[2] <= <GND>
slink_tx_dat_o[3] <= <GND>
slink_tx_dat_o[4] <= <GND>
slink_tx_dat_o[5] <= <GND>
slink_tx_dat_o[6] <= <GND>
slink_tx_dat_o[7] <= <GND>
slink_tx_dat_o[8] <= <GND>
slink_tx_dat_o[9] <= <GND>
slink_tx_dat_o[10] <= <GND>
slink_tx_dat_o[11] <= <GND>
slink_tx_dat_o[12] <= <GND>
slink_tx_dat_o[13] <= <GND>
slink_tx_dat_o[14] <= <GND>
slink_tx_dat_o[15] <= <GND>
slink_tx_dat_o[16] <= <GND>
slink_tx_dat_o[17] <= <GND>
slink_tx_dat_o[18] <= <GND>
slink_tx_dat_o[19] <= <GND>
slink_tx_dat_o[20] <= <GND>
slink_tx_dat_o[21] <= <GND>
slink_tx_dat_o[22] <= <GND>
slink_tx_dat_o[23] <= <GND>
slink_tx_dat_o[24] <= <GND>
slink_tx_dat_o[25] <= <GND>
slink_tx_dat_o[26] <= <GND>
slink_tx_dat_o[27] <= <GND>
slink_tx_dat_o[28] <= <GND>
slink_tx_dat_o[29] <= <GND>
slink_tx_dat_o[30] <= <GND>
slink_tx_dat_o[31] <= <GND>
slink_tx_dst_o[0] <= <GND>
slink_tx_dst_o[1] <= <GND>
slink_tx_dst_o[2] <= <GND>
slink_tx_dst_o[3] <= <GND>
slink_tx_val_o <= <GND>
slink_tx_lst_o <= <GND>
slink_tx_rdy_i => ~NO_FANOUT~
xip_csn_o <= <VCC>
xip_clk_o <= <GND>
xip_dat_i => ~NO_FANOUT~
xip_dat_o <= <GND>
gpio_o[0] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[0]
gpio_o[1] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[1]
gpio_o[2] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[2]
gpio_o[3] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[3]
gpio_o[4] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[4]
gpio_o[5] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[5]
gpio_o[6] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[6]
gpio_o[7] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[7]
gpio_o[8] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[8]
gpio_o[9] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[9]
gpio_o[10] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[10]
gpio_o[11] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[11]
gpio_o[12] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[12]
gpio_o[13] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[13]
gpio_o[14] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[14]
gpio_o[15] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[15]
gpio_o[16] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[16]
gpio_o[17] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[17]
gpio_o[18] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[18]
gpio_o[19] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[19]
gpio_o[20] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[20]
gpio_o[21] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[21]
gpio_o[22] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[22]
gpio_o[23] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[23]
gpio_o[24] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[24]
gpio_o[25] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[25]
gpio_o[26] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[26]
gpio_o[27] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[27]
gpio_o[28] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[28]
gpio_o[29] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[29]
gpio_o[30] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[30]
gpio_o[31] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[31]
gpio_o[32] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[32]
gpio_o[33] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[33]
gpio_o[34] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[34]
gpio_o[35] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[35]
gpio_o[36] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[36]
gpio_o[37] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[37]
gpio_o[38] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[38]
gpio_o[39] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[39]
gpio_o[40] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[40]
gpio_o[41] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[41]
gpio_o[42] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[42]
gpio_o[43] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[43]
gpio_o[44] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[44]
gpio_o[45] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[45]
gpio_o[46] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[46]
gpio_o[47] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[47]
gpio_o[48] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[48]
gpio_o[49] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[49]
gpio_o[50] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[50]
gpio_o[51] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[51]
gpio_o[52] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[52]
gpio_o[53] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[53]
gpio_o[54] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[54]
gpio_o[55] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[55]
gpio_o[56] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[56]
gpio_o[57] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[57]
gpio_o[58] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[58]
gpio_o[59] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[59]
gpio_o[60] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[60]
gpio_o[61] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[61]
gpio_o[62] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[62]
gpio_o[63] <= neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_o[63]
gpio_i[0] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[0]
gpio_i[1] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[1]
gpio_i[2] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[2]
gpio_i[3] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[3]
gpio_i[4] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[4]
gpio_i[5] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[5]
gpio_i[6] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[6]
gpio_i[7] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[7]
gpio_i[8] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[8]
gpio_i[9] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[9]
gpio_i[10] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[10]
gpio_i[11] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[11]
gpio_i[12] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[12]
gpio_i[13] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[13]
gpio_i[14] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[14]
gpio_i[15] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[15]
gpio_i[16] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[16]
gpio_i[17] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[17]
gpio_i[18] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[18]
gpio_i[19] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[19]
gpio_i[20] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[20]
gpio_i[21] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[21]
gpio_i[22] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[22]
gpio_i[23] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[23]
gpio_i[24] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[24]
gpio_i[25] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[25]
gpio_i[26] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[26]
gpio_i[27] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[27]
gpio_i[28] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[28]
gpio_i[29] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[29]
gpio_i[30] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[30]
gpio_i[31] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[31]
gpio_i[32] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[32]
gpio_i[33] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[33]
gpio_i[34] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[34]
gpio_i[35] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[35]
gpio_i[36] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[36]
gpio_i[37] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[37]
gpio_i[38] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[38]
gpio_i[39] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[39]
gpio_i[40] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[40]
gpio_i[41] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[41]
gpio_i[42] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[42]
gpio_i[43] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[43]
gpio_i[44] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[44]
gpio_i[45] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[45]
gpio_i[46] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[46]
gpio_i[47] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[47]
gpio_i[48] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[48]
gpio_i[49] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[49]
gpio_i[50] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[50]
gpio_i[51] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[51]
gpio_i[52] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[52]
gpio_i[53] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[53]
gpio_i[54] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[54]
gpio_i[55] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[55]
gpio_i[56] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[56]
gpio_i[57] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[57]
gpio_i[58] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[58]
gpio_i[59] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[59]
gpio_i[60] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[60]
gpio_i[61] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[61]
gpio_i[62] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[62]
gpio_i[63] => neorv32_gpio:io_system:neorv32_gpio_inst_true:neorv32_gpio_inst.gpio_i[63]
uart0_txd_o <= neorv32_uart:io_system:neorv32_uart0_inst_true:neorv32_uart0_inst.uart_txd_o
uart0_rxd_i => neorv32_uart:io_system:neorv32_uart0_inst_true:neorv32_uart0_inst.uart_rxd_i
uart0_rts_o <= neorv32_uart:io_system:neorv32_uart0_inst_true:neorv32_uart0_inst.uart_rts_o
uart0_cts_i => neorv32_uart:io_system:neorv32_uart0_inst_true:neorv32_uart0_inst.uart_cts_i
uart1_txd_o <= <GND>
uart1_rxd_i => ~NO_FANOUT~
uart1_rts_o <= <VCC>
uart1_cts_i => ~NO_FANOUT~
spi_clk_o <= <GND>
spi_dat_o <= <GND>
spi_dat_i => ~NO_FANOUT~
spi_csn_o[0] <= <VCC>
spi_csn_o[1] <= <VCC>
spi_csn_o[2] <= <VCC>
spi_csn_o[3] <= <VCC>
spi_csn_o[4] <= <VCC>
spi_csn_o[5] <= <VCC>
spi_csn_o[6] <= <VCC>
spi_csn_o[7] <= <VCC>
sdi_clk_i => ~NO_FANOUT~
sdi_dat_o <= <GND>
sdi_dat_i => ~NO_FANOUT~
sdi_csn_i => ~NO_FANOUT~
twi_sda_i => ~NO_FANOUT~
twi_sda_o <= <VCC>
twi_scl_i => ~NO_FANOUT~
twi_scl_o <= <VCC>
onewire_i => ~NO_FANOUT~
onewire_o <= <VCC>
pwm_o[0] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[0]
pwm_o[1] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[1]
pwm_o[2] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[2]
pwm_o[3] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[3]
pwm_o[4] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[4]
pwm_o[5] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[5]
pwm_o[6] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[6]
pwm_o[7] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[7]
pwm_o[8] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[8]
pwm_o[9] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[9]
pwm_o[10] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[10]
pwm_o[11] <= neorv32_pwm:io_system:neorv32_pwm_inst_true:neorv32_pwm_inst.pwm_o[11]
cfs_in_i[0] => ~NO_FANOUT~
cfs_in_i[1] => ~NO_FANOUT~
cfs_in_i[2] => ~NO_FANOUT~
cfs_in_i[3] => ~NO_FANOUT~
cfs_in_i[4] => ~NO_FANOUT~
cfs_in_i[5] => ~NO_FANOUT~
cfs_in_i[6] => ~NO_FANOUT~
cfs_in_i[7] => ~NO_FANOUT~
cfs_in_i[8] => ~NO_FANOUT~
cfs_in_i[9] => ~NO_FANOUT~
cfs_in_i[10] => ~NO_FANOUT~
cfs_in_i[11] => ~NO_FANOUT~
cfs_in_i[12] => ~NO_FANOUT~
cfs_in_i[13] => ~NO_FANOUT~
cfs_in_i[14] => ~NO_FANOUT~
cfs_in_i[15] => ~NO_FANOUT~
cfs_in_i[16] => ~NO_FANOUT~
cfs_in_i[17] => ~NO_FANOUT~
cfs_in_i[18] => ~NO_FANOUT~
cfs_in_i[19] => ~NO_FANOUT~
cfs_in_i[20] => ~NO_FANOUT~
cfs_in_i[21] => ~NO_FANOUT~
cfs_in_i[22] => ~NO_FANOUT~
cfs_in_i[23] => ~NO_FANOUT~
cfs_in_i[24] => ~NO_FANOUT~
cfs_in_i[25] => ~NO_FANOUT~
cfs_in_i[26] => ~NO_FANOUT~
cfs_in_i[27] => ~NO_FANOUT~
cfs_in_i[28] => ~NO_FANOUT~
cfs_in_i[29] => ~NO_FANOUT~
cfs_in_i[30] => ~NO_FANOUT~
cfs_in_i[31] => ~NO_FANOUT~
cfs_out_o[0] <= <GND>
cfs_out_o[1] <= <GND>
cfs_out_o[2] <= <GND>
cfs_out_o[3] <= <GND>
cfs_out_o[4] <= <GND>
cfs_out_o[5] <= <GND>
cfs_out_o[6] <= <GND>
cfs_out_o[7] <= <GND>
cfs_out_o[8] <= <GND>
cfs_out_o[9] <= <GND>
cfs_out_o[10] <= <GND>
cfs_out_o[11] <= <GND>
cfs_out_o[12] <= <GND>
cfs_out_o[13] <= <GND>
cfs_out_o[14] <= <GND>
cfs_out_o[15] <= <GND>
cfs_out_o[16] <= <GND>
cfs_out_o[17] <= <GND>
cfs_out_o[18] <= <GND>
cfs_out_o[19] <= <GND>
cfs_out_o[20] <= <GND>
cfs_out_o[21] <= <GND>
cfs_out_o[22] <= <GND>
cfs_out_o[23] <= <GND>
cfs_out_o[24] <= <GND>
cfs_out_o[25] <= <GND>
cfs_out_o[26] <= <GND>
cfs_out_o[27] <= <GND>
cfs_out_o[28] <= <GND>
cfs_out_o[29] <= <GND>
cfs_out_o[30] <= <GND>
cfs_out_o[31] <= <GND>
neoled_o <= <GND>
mtime_time_o[0] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[0]
mtime_time_o[1] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[1]
mtime_time_o[2] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[2]
mtime_time_o[3] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[3]
mtime_time_o[4] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[4]
mtime_time_o[5] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[5]
mtime_time_o[6] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[6]
mtime_time_o[7] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[7]
mtime_time_o[8] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[8]
mtime_time_o[9] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[9]
mtime_time_o[10] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[10]
mtime_time_o[11] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[11]
mtime_time_o[12] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[12]
mtime_time_o[13] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[13]
mtime_time_o[14] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[14]
mtime_time_o[15] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[15]
mtime_time_o[16] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[16]
mtime_time_o[17] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[17]
mtime_time_o[18] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[18]
mtime_time_o[19] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[19]
mtime_time_o[20] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[20]
mtime_time_o[21] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[21]
mtime_time_o[22] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[22]
mtime_time_o[23] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[23]
mtime_time_o[24] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[24]
mtime_time_o[25] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[25]
mtime_time_o[26] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[26]
mtime_time_o[27] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[27]
mtime_time_o[28] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[28]
mtime_time_o[29] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[29]
mtime_time_o[30] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[30]
mtime_time_o[31] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[31]
mtime_time_o[32] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[32]
mtime_time_o[33] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[33]
mtime_time_o[34] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[34]
mtime_time_o[35] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[35]
mtime_time_o[36] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[36]
mtime_time_o[37] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[37]
mtime_time_o[38] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[38]
mtime_time_o[39] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[39]
mtime_time_o[40] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[40]
mtime_time_o[41] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[41]
mtime_time_o[42] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[42]
mtime_time_o[43] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[43]
mtime_time_o[44] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[44]
mtime_time_o[45] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[45]
mtime_time_o[46] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[46]
mtime_time_o[47] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[47]
mtime_time_o[48] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[48]
mtime_time_o[49] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[49]
mtime_time_o[50] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[50]
mtime_time_o[51] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[51]
mtime_time_o[52] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[52]
mtime_time_o[53] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[53]
mtime_time_o[54] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[54]
mtime_time_o[55] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[55]
mtime_time_o[56] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[56]
mtime_time_o[57] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[57]
mtime_time_o[58] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[58]
mtime_time_o[59] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[59]
mtime_time_o[60] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[60]
mtime_time_o[61] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[61]
mtime_time_o[62] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[62]
mtime_time_o[63] <= neorv32_mtime:io_system:neorv32_mtime_inst_true:neorv32_mtime_inst.time_o[63]
xirq_i[0] => ~NO_FANOUT~
xirq_i[1] => ~NO_FANOUT~
xirq_i[2] => ~NO_FANOUT~
xirq_i[3] => ~NO_FANOUT~
xirq_i[4] => ~NO_FANOUT~
xirq_i[5] => ~NO_FANOUT~
xirq_i[6] => ~NO_FANOUT~
xirq_i[7] => ~NO_FANOUT~
xirq_i[8] => ~NO_FANOUT~
xirq_i[9] => ~NO_FANOUT~
xirq_i[10] => ~NO_FANOUT~
xirq_i[11] => ~NO_FANOUT~
xirq_i[12] => ~NO_FANOUT~
xirq_i[13] => ~NO_FANOUT~
xirq_i[14] => ~NO_FANOUT~
xirq_i[15] => ~NO_FANOUT~
xirq_i[16] => ~NO_FANOUT~
xirq_i[17] => ~NO_FANOUT~
xirq_i[18] => ~NO_FANOUT~
xirq_i[19] => ~NO_FANOUT~
xirq_i[20] => ~NO_FANOUT~
xirq_i[21] => ~NO_FANOUT~
xirq_i[22] => ~NO_FANOUT~
xirq_i[23] => ~NO_FANOUT~
xirq_i[24] => ~NO_FANOUT~
xirq_i[25] => ~NO_FANOUT~
xirq_i[26] => ~NO_FANOUT~
xirq_i[27] => ~NO_FANOUT~
xirq_i[28] => ~NO_FANOUT~
xirq_i[29] => ~NO_FANOUT~
xirq_i[30] => ~NO_FANOUT~
xirq_i[31] => ~NO_FANOUT~
mtime_irq_i => ~NO_FANOUT~
msw_irq_i => neorv32_cpu:core_complex:neorv32_cpu_inst.msi_i
mext_irq_i => neorv32_cpu:core_complex:neorv32_cpu_inst.mei_i
counter[0] => iodev_rsp.DATAB
counter[1] => iodev_rsp.DATAB
counter[2] => iodev_rsp.DATAB
counter[3] => iodev_rsp.DATAB
counter[4] => iodev_rsp.DATAB
counter[5] => iodev_rsp.DATAB
counter[6] => iodev_rsp.DATAB
counter[7] => iodev_rsp.DATAB
counter[8] => iodev_rsp.DATAB
counter[9] => iodev_rsp.DATAB
counter[10] => iodev_rsp.DATAB
counter[11] => iodev_rsp.DATAB


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst
clk_i => neorv32_cpu_control:neorv32_cpu_control_inst.clk_i
clk_i => neorv32_cpu_regfile:neorv32_cpu_regfile_inst.clk_i
clk_i => neorv32_cpu_alu:neorv32_cpu_alu_inst.clk_i
clk_i => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.clk_i
clk_aux_i => neorv32_cpu_control:neorv32_cpu_control_inst.clk_aux_i
rstn_i => neorv32_cpu_control:neorv32_cpu_control_inst.rstn_i
rstn_i => neorv32_cpu_regfile:neorv32_cpu_regfile_inst.rstn_i
rstn_i => neorv32_cpu_alu:neorv32_cpu_alu_inst.rstn_i
rstn_i => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.rstn_i
sleep_o <= neorv32_cpu_control:neorv32_cpu_control_inst.ctrl_o.cpu_sleep
debug_o <= neorv32_cpu_control:neorv32_cpu_control_inst.ctrl_o.cpu_debug
msi_i => neorv32_cpu_control:neorv32_cpu_control_inst.msi_i
mei_i => neorv32_cpu_control:neorv32_cpu_control_inst.mei_i
mti_i => neorv32_cpu_control:neorv32_cpu_control_inst.mti_i
firq_i[0] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[0]
firq_i[1] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[1]
firq_i[2] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[2]
firq_i[3] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[3]
firq_i[4] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[4]
firq_i[5] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[5]
firq_i[6] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[6]
firq_i[7] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[7]
firq_i[8] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[8]
firq_i[9] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[9]
firq_i[10] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[10]
firq_i[11] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[11]
firq_i[12] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[12]
firq_i[13] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[13]
firq_i[14] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[14]
firq_i[15] => neorv32_cpu_control:neorv32_cpu_control_inst.firq_i[15]
dbi_i => neorv32_cpu_control:neorv32_cpu_control_inst.db_halt_req_i
ibus_req_o.fence <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.fence
ibus_req_o.rvso <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.rvso
ibus_req_o.priv <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.priv
ibus_req_o.src <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.src
ibus_req_o.rw <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.rw
ibus_req_o.stb <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.stb
ibus_req_o.ben[0] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.ben[0]
ibus_req_o.ben[1] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.ben[1]
ibus_req_o.ben[2] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.ben[2]
ibus_req_o.ben[3] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.ben[3]
ibus_req_o.data[0] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[0]
ibus_req_o.data[1] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[1]
ibus_req_o.data[2] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[2]
ibus_req_o.data[3] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[3]
ibus_req_o.data[4] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[4]
ibus_req_o.data[5] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[5]
ibus_req_o.data[6] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[6]
ibus_req_o.data[7] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[7]
ibus_req_o.data[8] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[8]
ibus_req_o.data[9] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[9]
ibus_req_o.data[10] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[10]
ibus_req_o.data[11] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[11]
ibus_req_o.data[12] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[12]
ibus_req_o.data[13] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[13]
ibus_req_o.data[14] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[14]
ibus_req_o.data[15] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[15]
ibus_req_o.data[16] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[16]
ibus_req_o.data[17] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[17]
ibus_req_o.data[18] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[18]
ibus_req_o.data[19] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[19]
ibus_req_o.data[20] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[20]
ibus_req_o.data[21] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[21]
ibus_req_o.data[22] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[22]
ibus_req_o.data[23] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[23]
ibus_req_o.data[24] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[24]
ibus_req_o.data[25] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[25]
ibus_req_o.data[26] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[26]
ibus_req_o.data[27] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[27]
ibus_req_o.data[28] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[28]
ibus_req_o.data[29] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[29]
ibus_req_o.data[30] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[30]
ibus_req_o.data[31] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.data[31]
ibus_req_o.addr[0] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[0]
ibus_req_o.addr[1] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[1]
ibus_req_o.addr[2] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[2]
ibus_req_o.addr[3] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[3]
ibus_req_o.addr[4] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[4]
ibus_req_o.addr[5] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[5]
ibus_req_o.addr[6] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[6]
ibus_req_o.addr[7] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[7]
ibus_req_o.addr[8] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[8]
ibus_req_o.addr[9] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[9]
ibus_req_o.addr[10] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[10]
ibus_req_o.addr[11] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[11]
ibus_req_o.addr[12] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[12]
ibus_req_o.addr[13] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[13]
ibus_req_o.addr[14] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[14]
ibus_req_o.addr[15] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[15]
ibus_req_o.addr[16] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[16]
ibus_req_o.addr[17] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[17]
ibus_req_o.addr[18] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[18]
ibus_req_o.addr[19] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[19]
ibus_req_o.addr[20] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[20]
ibus_req_o.addr[21] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[21]
ibus_req_o.addr[22] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[22]
ibus_req_o.addr[23] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[23]
ibus_req_o.addr[24] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[24]
ibus_req_o.addr[25] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[25]
ibus_req_o.addr[26] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[26]
ibus_req_o.addr[27] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[27]
ibus_req_o.addr[28] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[28]
ibus_req_o.addr[29] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[29]
ibus_req_o.addr[30] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[30]
ibus_req_o.addr[31] <= neorv32_cpu_control:neorv32_cpu_control_inst.bus_req_o.addr[31]
ibus_rsp_i.err => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.err
ibus_rsp_i.ack => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.ack
ibus_rsp_i.data[0] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[0]
ibus_rsp_i.data[1] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[1]
ibus_rsp_i.data[2] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[2]
ibus_rsp_i.data[3] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[3]
ibus_rsp_i.data[4] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[4]
ibus_rsp_i.data[5] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[5]
ibus_rsp_i.data[6] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[6]
ibus_rsp_i.data[7] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[7]
ibus_rsp_i.data[8] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[8]
ibus_rsp_i.data[9] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[9]
ibus_rsp_i.data[10] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[10]
ibus_rsp_i.data[11] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[11]
ibus_rsp_i.data[12] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[12]
ibus_rsp_i.data[13] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[13]
ibus_rsp_i.data[14] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[14]
ibus_rsp_i.data[15] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[15]
ibus_rsp_i.data[16] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[16]
ibus_rsp_i.data[17] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[17]
ibus_rsp_i.data[18] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[18]
ibus_rsp_i.data[19] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[19]
ibus_rsp_i.data[20] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[20]
ibus_rsp_i.data[21] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[21]
ibus_rsp_i.data[22] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[22]
ibus_rsp_i.data[23] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[23]
ibus_rsp_i.data[24] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[24]
ibus_rsp_i.data[25] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[25]
ibus_rsp_i.data[26] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[26]
ibus_rsp_i.data[27] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[27]
ibus_rsp_i.data[28] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[28]
ibus_rsp_i.data[29] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[29]
ibus_rsp_i.data[30] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[30]
ibus_rsp_i.data[31] => neorv32_cpu_control:neorv32_cpu_control_inst.bus_rsp_i.data[31]
dbus_req_o.fence <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.fence
dbus_req_o.rvso <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.rvso
dbus_req_o.priv <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.priv
dbus_req_o.src <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.src
dbus_req_o.rw <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.rw
dbus_req_o.stb <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.stb
dbus_req_o.ben[0] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.ben[0]
dbus_req_o.ben[1] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.ben[1]
dbus_req_o.ben[2] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.ben[2]
dbus_req_o.ben[3] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.ben[3]
dbus_req_o.data[0] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[0]
dbus_req_o.data[1] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[1]
dbus_req_o.data[2] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[2]
dbus_req_o.data[3] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[3]
dbus_req_o.data[4] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[4]
dbus_req_o.data[5] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[5]
dbus_req_o.data[6] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[6]
dbus_req_o.data[7] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[7]
dbus_req_o.data[8] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[8]
dbus_req_o.data[9] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[9]
dbus_req_o.data[10] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[10]
dbus_req_o.data[11] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[11]
dbus_req_o.data[12] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[12]
dbus_req_o.data[13] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[13]
dbus_req_o.data[14] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[14]
dbus_req_o.data[15] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[15]
dbus_req_o.data[16] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[16]
dbus_req_o.data[17] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[17]
dbus_req_o.data[18] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[18]
dbus_req_o.data[19] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[19]
dbus_req_o.data[20] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[20]
dbus_req_o.data[21] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[21]
dbus_req_o.data[22] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[22]
dbus_req_o.data[23] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[23]
dbus_req_o.data[24] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[24]
dbus_req_o.data[25] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[25]
dbus_req_o.data[26] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[26]
dbus_req_o.data[27] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[27]
dbus_req_o.data[28] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[28]
dbus_req_o.data[29] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[29]
dbus_req_o.data[30] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[30]
dbus_req_o.data[31] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.data[31]
dbus_req_o.addr[0] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[0]
dbus_req_o.addr[1] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[1]
dbus_req_o.addr[2] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[2]
dbus_req_o.addr[3] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[3]
dbus_req_o.addr[4] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[4]
dbus_req_o.addr[5] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[5]
dbus_req_o.addr[6] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[6]
dbus_req_o.addr[7] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[7]
dbus_req_o.addr[8] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[8]
dbus_req_o.addr[9] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[9]
dbus_req_o.addr[10] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[10]
dbus_req_o.addr[11] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[11]
dbus_req_o.addr[12] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[12]
dbus_req_o.addr[13] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[13]
dbus_req_o.addr[14] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[14]
dbus_req_o.addr[15] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[15]
dbus_req_o.addr[16] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[16]
dbus_req_o.addr[17] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[17]
dbus_req_o.addr[18] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[18]
dbus_req_o.addr[19] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[19]
dbus_req_o.addr[20] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[20]
dbus_req_o.addr[21] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[21]
dbus_req_o.addr[22] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[22]
dbus_req_o.addr[23] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[23]
dbus_req_o.addr[24] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[24]
dbus_req_o.addr[25] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[25]
dbus_req_o.addr[26] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[26]
dbus_req_o.addr[27] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[27]
dbus_req_o.addr[28] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[28]
dbus_req_o.addr[29] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[29]
dbus_req_o.addr[30] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[30]
dbus_req_o.addr[31] <= neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_req_o.addr[31]
dbus_rsp_i.err => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.err
dbus_rsp_i.ack => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.ack
dbus_rsp_i.data[0] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[0]
dbus_rsp_i.data[1] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[1]
dbus_rsp_i.data[2] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[2]
dbus_rsp_i.data[3] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[3]
dbus_rsp_i.data[4] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[4]
dbus_rsp_i.data[5] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[5]
dbus_rsp_i.data[6] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[6]
dbus_rsp_i.data[7] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[7]
dbus_rsp_i.data[8] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[8]
dbus_rsp_i.data[9] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[9]
dbus_rsp_i.data[10] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[10]
dbus_rsp_i.data[11] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[11]
dbus_rsp_i.data[12] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[12]
dbus_rsp_i.data[13] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[13]
dbus_rsp_i.data[14] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[14]
dbus_rsp_i.data[15] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[15]
dbus_rsp_i.data[16] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[16]
dbus_rsp_i.data[17] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[17]
dbus_rsp_i.data[18] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[18]
dbus_rsp_i.data[19] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[19]
dbus_rsp_i.data[20] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[20]
dbus_rsp_i.data[21] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[21]
dbus_rsp_i.data[22] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[22]
dbus_rsp_i.data[23] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[23]
dbus_rsp_i.data[24] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[24]
dbus_rsp_i.data[25] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[25]
dbus_rsp_i.data[26] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[26]
dbus_rsp_i.data[27] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[27]
dbus_rsp_i.data[28] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[28]
dbus_rsp_i.data[29] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[29]
dbus_rsp_i.data[30] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[30]
dbus_rsp_i.data[31] => neorv32_cpu_lsu:neorv32_cpu_lsu_inst.bus_rsp_i.data[31]


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst
clk_i => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.clk_i
clk_i => cnt.inc[0][0].CLK
clk_i => cnt.inc[2][0].CLK
clk_i => cnt.ovf[2][0].CLK
clk_i => cnt.hi[2][0].CLK
clk_i => cnt.hi[2][1].CLK
clk_i => cnt.hi[2][2].CLK
clk_i => cnt.hi[2][3].CLK
clk_i => cnt.hi[2][4].CLK
clk_i => cnt.hi[2][5].CLK
clk_i => cnt.hi[2][6].CLK
clk_i => cnt.hi[2][7].CLK
clk_i => cnt.hi[2][8].CLK
clk_i => cnt.hi[2][9].CLK
clk_i => cnt.hi[2][10].CLK
clk_i => cnt.hi[2][11].CLK
clk_i => cnt.hi[2][12].CLK
clk_i => cnt.hi[2][13].CLK
clk_i => cnt.hi[2][14].CLK
clk_i => cnt.hi[2][15].CLK
clk_i => cnt.hi[2][16].CLK
clk_i => cnt.hi[2][17].CLK
clk_i => cnt.hi[2][18].CLK
clk_i => cnt.hi[2][19].CLK
clk_i => cnt.hi[2][20].CLK
clk_i => cnt.hi[2][21].CLK
clk_i => cnt.hi[2][22].CLK
clk_i => cnt.hi[2][23].CLK
clk_i => cnt.hi[2][24].CLK
clk_i => cnt.hi[2][25].CLK
clk_i => cnt.hi[2][26].CLK
clk_i => cnt.hi[2][27].CLK
clk_i => cnt.hi[2][28].CLK
clk_i => cnt.hi[2][29].CLK
clk_i => cnt.hi[2][30].CLK
clk_i => cnt.hi[2][31].CLK
clk_i => cnt.lo[2][0].CLK
clk_i => cnt.lo[2][1].CLK
clk_i => cnt.lo[2][2].CLK
clk_i => cnt.lo[2][3].CLK
clk_i => cnt.lo[2][4].CLK
clk_i => cnt.lo[2][5].CLK
clk_i => cnt.lo[2][6].CLK
clk_i => cnt.lo[2][7].CLK
clk_i => cnt.lo[2][8].CLK
clk_i => cnt.lo[2][9].CLK
clk_i => cnt.lo[2][10].CLK
clk_i => cnt.lo[2][11].CLK
clk_i => cnt.lo[2][12].CLK
clk_i => cnt.lo[2][13].CLK
clk_i => cnt.lo[2][14].CLK
clk_i => cnt.lo[2][15].CLK
clk_i => cnt.lo[2][16].CLK
clk_i => cnt.lo[2][17].CLK
clk_i => cnt.lo[2][18].CLK
clk_i => cnt.lo[2][19].CLK
clk_i => cnt.lo[2][20].CLK
clk_i => cnt.lo[2][21].CLK
clk_i => cnt.lo[2][22].CLK
clk_i => cnt.lo[2][23].CLK
clk_i => cnt.lo[2][24].CLK
clk_i => cnt.lo[2][25].CLK
clk_i => cnt.lo[2][26].CLK
clk_i => cnt.lo[2][27].CLK
clk_i => cnt.lo[2][28].CLK
clk_i => cnt.lo[2][29].CLK
clk_i => cnt.lo[2][30].CLK
clk_i => cnt.lo[2][31].CLK
clk_i => cnt.ovf[0][0].CLK
clk_i => cnt.hi[0][0].CLK
clk_i => cnt.hi[0][1].CLK
clk_i => cnt.hi[0][2].CLK
clk_i => cnt.hi[0][3].CLK
clk_i => cnt.hi[0][4].CLK
clk_i => cnt.hi[0][5].CLK
clk_i => cnt.hi[0][6].CLK
clk_i => cnt.hi[0][7].CLK
clk_i => cnt.hi[0][8].CLK
clk_i => cnt.hi[0][9].CLK
clk_i => cnt.hi[0][10].CLK
clk_i => cnt.hi[0][11].CLK
clk_i => cnt.hi[0][12].CLK
clk_i => cnt.hi[0][13].CLK
clk_i => cnt.hi[0][14].CLK
clk_i => cnt.hi[0][15].CLK
clk_i => cnt.hi[0][16].CLK
clk_i => cnt.hi[0][17].CLK
clk_i => cnt.hi[0][18].CLK
clk_i => cnt.hi[0][19].CLK
clk_i => cnt.hi[0][20].CLK
clk_i => cnt.hi[0][21].CLK
clk_i => cnt.hi[0][22].CLK
clk_i => cnt.hi[0][23].CLK
clk_i => cnt.hi[0][24].CLK
clk_i => cnt.hi[0][25].CLK
clk_i => cnt.hi[0][26].CLK
clk_i => cnt.hi[0][27].CLK
clk_i => cnt.hi[0][28].CLK
clk_i => cnt.hi[0][29].CLK
clk_i => cnt.hi[0][30].CLK
clk_i => cnt.hi[0][31].CLK
clk_i => cnt.lo[0][0].CLK
clk_i => cnt.lo[0][1].CLK
clk_i => cnt.lo[0][2].CLK
clk_i => cnt.lo[0][3].CLK
clk_i => cnt.lo[0][4].CLK
clk_i => cnt.lo[0][5].CLK
clk_i => cnt.lo[0][6].CLK
clk_i => cnt.lo[0][7].CLK
clk_i => cnt.lo[0][8].CLK
clk_i => cnt.lo[0][9].CLK
clk_i => cnt.lo[0][10].CLK
clk_i => cnt.lo[0][11].CLK
clk_i => cnt.lo[0][12].CLK
clk_i => cnt.lo[0][13].CLK
clk_i => cnt.lo[0][14].CLK
clk_i => cnt.lo[0][15].CLK
clk_i => cnt.lo[0][16].CLK
clk_i => cnt.lo[0][17].CLK
clk_i => cnt.lo[0][18].CLK
clk_i => cnt.lo[0][19].CLK
clk_i => cnt.lo[0][20].CLK
clk_i => cnt.lo[0][21].CLK
clk_i => cnt.lo[0][22].CLK
clk_i => cnt.lo[0][23].CLK
clk_i => cnt.lo[0][24].CLK
clk_i => cnt.lo[0][25].CLK
clk_i => cnt.lo[0][26].CLK
clk_i => cnt.lo[0][27].CLK
clk_i => cnt.lo[0][28].CLK
clk_i => cnt.lo[0][29].CLK
clk_i => cnt.lo[0][30].CLK
clk_i => cnt.lo[0][31].CLK
clk_i => csr.rdata[0].CLK
clk_i => csr.rdata[1].CLK
clk_i => csr.rdata[2].CLK
clk_i => csr.rdata[3].CLK
clk_i => csr.rdata[4].CLK
clk_i => csr.rdata[5].CLK
clk_i => csr.rdata[6].CLK
clk_i => csr.rdata[7].CLK
clk_i => csr.rdata[8].CLK
clk_i => csr.rdata[9].CLK
clk_i => csr.rdata[10].CLK
clk_i => csr.rdata[11].CLK
clk_i => csr.rdata[12].CLK
clk_i => csr.rdata[13].CLK
clk_i => csr.rdata[14].CLK
clk_i => csr.rdata[15].CLK
clk_i => csr.rdata[16].CLK
clk_i => csr.rdata[17].CLK
clk_i => csr.rdata[18].CLK
clk_i => csr.rdata[19].CLK
clk_i => csr.rdata[20].CLK
clk_i => csr.rdata[21].CLK
clk_i => csr.rdata[22].CLK
clk_i => csr.rdata[23].CLK
clk_i => csr.rdata[24].CLK
clk_i => csr.rdata[25].CLK
clk_i => csr.rdata[26].CLK
clk_i => csr.rdata[27].CLK
clk_i => csr.rdata[28].CLK
clk_i => csr.rdata[29].CLK
clk_i => csr.rdata[30].CLK
clk_i => csr.rdata[31].CLK
clk_i => csr.re.CLK
clk_i => csr.dcsr_step.CLK
clk_i => csr.mcountinhibit[0].CLK
clk_i => csr.mcountinhibit[2].CLK
clk_i => csr.mscratch[0].CLK
clk_i => csr.mscratch[1].CLK
clk_i => csr.mscratch[2].CLK
clk_i => csr.mscratch[3].CLK
clk_i => csr.mscratch[4].CLK
clk_i => csr.mscratch[5].CLK
clk_i => csr.mscratch[6].CLK
clk_i => csr.mscratch[7].CLK
clk_i => csr.mscratch[8].CLK
clk_i => csr.mscratch[9].CLK
clk_i => csr.mscratch[10].CLK
clk_i => csr.mscratch[11].CLK
clk_i => csr.mscratch[12].CLK
clk_i => csr.mscratch[13].CLK
clk_i => csr.mscratch[14].CLK
clk_i => csr.mscratch[15].CLK
clk_i => csr.mscratch[16].CLK
clk_i => csr.mscratch[17].CLK
clk_i => csr.mscratch[18].CLK
clk_i => csr.mscratch[19].CLK
clk_i => csr.mscratch[20].CLK
clk_i => csr.mscratch[21].CLK
clk_i => csr.mscratch[22].CLK
clk_i => csr.mscratch[23].CLK
clk_i => csr.mscratch[24].CLK
clk_i => csr.mscratch[25].CLK
clk_i => csr.mscratch[26].CLK
clk_i => csr.mscratch[27].CLK
clk_i => csr.mscratch[28].CLK
clk_i => csr.mscratch[29].CLK
clk_i => csr.mscratch[30].CLK
clk_i => csr.mscratch[31].CLK
clk_i => csr.mtinst[0].CLK
clk_i => csr.mtinst[1].CLK
clk_i => csr.mtinst[2].CLK
clk_i => csr.mtinst[3].CLK
clk_i => csr.mtinst[4].CLK
clk_i => csr.mtinst[5].CLK
clk_i => csr.mtinst[6].CLK
clk_i => csr.mtinst[7].CLK
clk_i => csr.mtinst[8].CLK
clk_i => csr.mtinst[9].CLK
clk_i => csr.mtinst[10].CLK
clk_i => csr.mtinst[11].CLK
clk_i => csr.mtinst[12].CLK
clk_i => csr.mtinst[13].CLK
clk_i => csr.mtinst[14].CLK
clk_i => csr.mtinst[15].CLK
clk_i => csr.mtinst[16].CLK
clk_i => csr.mtinst[17].CLK
clk_i => csr.mtinst[18].CLK
clk_i => csr.mtinst[19].CLK
clk_i => csr.mtinst[20].CLK
clk_i => csr.mtinst[21].CLK
clk_i => csr.mtinst[22].CLK
clk_i => csr.mtinst[23].CLK
clk_i => csr.mtinst[24].CLK
clk_i => csr.mtinst[25].CLK
clk_i => csr.mtinst[26].CLK
clk_i => csr.mtinst[27].CLK
clk_i => csr.mtinst[28].CLK
clk_i => csr.mtinst[29].CLK
clk_i => csr.mtinst[30].CLK
clk_i => csr.mtinst[31].CLK
clk_i => csr.mtval[0].CLK
clk_i => csr.mtval[1].CLK
clk_i => csr.mtval[2].CLK
clk_i => csr.mtval[3].CLK
clk_i => csr.mtval[4].CLK
clk_i => csr.mtval[5].CLK
clk_i => csr.mtval[6].CLK
clk_i => csr.mtval[7].CLK
clk_i => csr.mtval[8].CLK
clk_i => csr.mtval[9].CLK
clk_i => csr.mtval[10].CLK
clk_i => csr.mtval[11].CLK
clk_i => csr.mtval[12].CLK
clk_i => csr.mtval[13].CLK
clk_i => csr.mtval[14].CLK
clk_i => csr.mtval[15].CLK
clk_i => csr.mtval[16].CLK
clk_i => csr.mtval[17].CLK
clk_i => csr.mtval[18].CLK
clk_i => csr.mtval[19].CLK
clk_i => csr.mtval[20].CLK
clk_i => csr.mtval[21].CLK
clk_i => csr.mtval[22].CLK
clk_i => csr.mtval[23].CLK
clk_i => csr.mtval[24].CLK
clk_i => csr.mtval[25].CLK
clk_i => csr.mtval[26].CLK
clk_i => csr.mtval[27].CLK
clk_i => csr.mtval[28].CLK
clk_i => csr.mtval[29].CLK
clk_i => csr.mtval[30].CLK
clk_i => csr.mtval[31].CLK
clk_i => csr.mtvec[0].CLK
clk_i => csr.mtvec[1].CLK
clk_i => csr.mtvec[2].CLK
clk_i => csr.mtvec[3].CLK
clk_i => csr.mtvec[4].CLK
clk_i => csr.mtvec[5].CLK
clk_i => csr.mtvec[6].CLK
clk_i => csr.mtvec[7].CLK
clk_i => csr.mtvec[8].CLK
clk_i => csr.mtvec[9].CLK
clk_i => csr.mtvec[10].CLK
clk_i => csr.mtvec[11].CLK
clk_i => csr.mtvec[12].CLK
clk_i => csr.mtvec[13].CLK
clk_i => csr.mtvec[14].CLK
clk_i => csr.mtvec[15].CLK
clk_i => csr.mtvec[16].CLK
clk_i => csr.mtvec[17].CLK
clk_i => csr.mtvec[18].CLK
clk_i => csr.mtvec[19].CLK
clk_i => csr.mtvec[20].CLK
clk_i => csr.mtvec[21].CLK
clk_i => csr.mtvec[22].CLK
clk_i => csr.mtvec[23].CLK
clk_i => csr.mtvec[24].CLK
clk_i => csr.mtvec[25].CLK
clk_i => csr.mtvec[26].CLK
clk_i => csr.mtvec[27].CLK
clk_i => csr.mtvec[28].CLK
clk_i => csr.mtvec[29].CLK
clk_i => csr.mtvec[30].CLK
clk_i => csr.mtvec[31].CLK
clk_i => csr.mcause[0].CLK
clk_i => csr.mcause[1].CLK
clk_i => csr.mcause[2].CLK
clk_i => csr.mcause[3].CLK
clk_i => csr.mcause[4].CLK
clk_i => csr.mcause[5].CLK
clk_i => csr.mepc[1].CLK
clk_i => csr.mepc[2].CLK
clk_i => csr.mepc[3].CLK
clk_i => csr.mepc[4].CLK
clk_i => csr.mepc[5].CLK
clk_i => csr.mepc[6].CLK
clk_i => csr.mepc[7].CLK
clk_i => csr.mepc[8].CLK
clk_i => csr.mepc[9].CLK
clk_i => csr.mepc[10].CLK
clk_i => csr.mepc[11].CLK
clk_i => csr.mepc[12].CLK
clk_i => csr.mepc[13].CLK
clk_i => csr.mepc[14].CLK
clk_i => csr.mepc[15].CLK
clk_i => csr.mepc[16].CLK
clk_i => csr.mepc[17].CLK
clk_i => csr.mepc[18].CLK
clk_i => csr.mepc[19].CLK
clk_i => csr.mepc[20].CLK
clk_i => csr.mepc[21].CLK
clk_i => csr.mepc[22].CLK
clk_i => csr.mepc[23].CLK
clk_i => csr.mepc[24].CLK
clk_i => csr.mepc[25].CLK
clk_i => csr.mepc[26].CLK
clk_i => csr.mepc[27].CLK
clk_i => csr.mepc[28].CLK
clk_i => csr.mepc[29].CLK
clk_i => csr.mepc[30].CLK
clk_i => csr.mepc[31].CLK
clk_i => csr.privilege.CLK
clk_i => csr.mie_firq[0].CLK
clk_i => csr.mie_firq[1].CLK
clk_i => csr.mie_firq[2].CLK
clk_i => csr.mie_firq[3].CLK
clk_i => csr.mie_firq[4].CLK
clk_i => csr.mie_firq[5].CLK
clk_i => csr.mie_firq[6].CLK
clk_i => csr.mie_firq[7].CLK
clk_i => csr.mie_firq[8].CLK
clk_i => csr.mie_firq[9].CLK
clk_i => csr.mie_firq[10].CLK
clk_i => csr.mie_firq[11].CLK
clk_i => csr.mie_firq[12].CLK
clk_i => csr.mie_firq[13].CLK
clk_i => csr.mie_firq[14].CLK
clk_i => csr.mie_firq[15].CLK
clk_i => csr.mie_mti.CLK
clk_i => csr.mie_mei.CLK
clk_i => csr.mie_msi.CLK
clk_i => csr.mstatus_tw.CLK
clk_i => csr.mstatus_mprv.CLK
clk_i => csr.mstatus_mpp.CLK
clk_i => csr.mstatus_mpie.CLK
clk_i => csr.mstatus_mie.CLK
clk_i => csr.we.CLK
clk_i => csr.addr[0].CLK
clk_i => csr.addr[1].CLK
clk_i => csr.addr[2].CLK
clk_i => csr.addr[3].CLK
clk_i => csr.addr[4].CLK
clk_i => csr.addr[5].CLK
clk_i => csr.addr[6].CLK
clk_i => csr.addr[7].CLK
clk_i => csr.addr[8].CLK
clk_i => csr.addr[9].CLK
clk_i => csr.addr[10].CLK
clk_i => csr.addr[11].CLK
clk_i => trap_ctrl.env_entered.CLK
clk_i => trap_ctrl.env_pending.CLK
clk_i => trap_ctrl.cause[0].CLK
clk_i => trap_ctrl.cause[1].CLK
clk_i => trap_ctrl.cause[2].CLK
clk_i => trap_ctrl.cause[3].CLK
clk_i => trap_ctrl.cause[4].CLK
clk_i => trap_ctrl.cause[6].CLK
clk_i => trap_ctrl.exc_buf[0].CLK
clk_i => trap_ctrl.exc_buf[1].CLK
clk_i => trap_ctrl.exc_buf[2].CLK
clk_i => trap_ctrl.exc_buf[3].CLK
clk_i => trap_ctrl.exc_buf[4].CLK
clk_i => trap_ctrl.exc_buf[5].CLK
clk_i => trap_ctrl.exc_buf[6].CLK
clk_i => trap_ctrl.exc_buf[7].CLK
clk_i => trap_ctrl.exc_buf[8].CLK
clk_i => trap_ctrl.exc_buf[9].CLK
clk_i => trap_ctrl.exc_buf[10].CLK
clk_i => monitor.cnt[0].CLK
clk_i => monitor.cnt[1].CLK
clk_i => monitor.cnt[2].CLK
clk_i => monitor.cnt[3].CLK
clk_i => monitor.cnt[4].CLK
clk_i => monitor.cnt[5].CLK
clk_i => monitor.cnt[6].CLK
clk_i => monitor.cnt[7].CLK
clk_i => monitor.cnt[8].CLK
clk_i => monitor.cnt[9].CLK
clk_i => execute_engine.link_pc[1].CLK
clk_i => execute_engine.link_pc[2].CLK
clk_i => execute_engine.link_pc[3].CLK
clk_i => execute_engine.link_pc[4].CLK
clk_i => execute_engine.link_pc[5].CLK
clk_i => execute_engine.link_pc[6].CLK
clk_i => execute_engine.link_pc[7].CLK
clk_i => execute_engine.link_pc[8].CLK
clk_i => execute_engine.link_pc[9].CLK
clk_i => execute_engine.link_pc[10].CLK
clk_i => execute_engine.link_pc[11].CLK
clk_i => execute_engine.link_pc[12].CLK
clk_i => execute_engine.link_pc[13].CLK
clk_i => execute_engine.link_pc[14].CLK
clk_i => execute_engine.link_pc[15].CLK
clk_i => execute_engine.link_pc[16].CLK
clk_i => execute_engine.link_pc[17].CLK
clk_i => execute_engine.link_pc[18].CLK
clk_i => execute_engine.link_pc[19].CLK
clk_i => execute_engine.link_pc[20].CLK
clk_i => execute_engine.link_pc[21].CLK
clk_i => execute_engine.link_pc[22].CLK
clk_i => execute_engine.link_pc[23].CLK
clk_i => execute_engine.link_pc[24].CLK
clk_i => execute_engine.link_pc[25].CLK
clk_i => execute_engine.link_pc[26].CLK
clk_i => execute_engine.link_pc[27].CLK
clk_i => execute_engine.link_pc[28].CLK
clk_i => execute_engine.link_pc[29].CLK
clk_i => execute_engine.link_pc[30].CLK
clk_i => execute_engine.link_pc[31].CLK
clk_i => execute_engine.next_pc[1].CLK
clk_i => execute_engine.next_pc[2].CLK
clk_i => execute_engine.next_pc[3].CLK
clk_i => execute_engine.next_pc[4].CLK
clk_i => execute_engine.next_pc[5].CLK
clk_i => execute_engine.next_pc[6].CLK
clk_i => execute_engine.next_pc[7].CLK
clk_i => execute_engine.next_pc[8].CLK
clk_i => execute_engine.next_pc[9].CLK
clk_i => execute_engine.next_pc[10].CLK
clk_i => execute_engine.next_pc[11].CLK
clk_i => execute_engine.next_pc[12].CLK
clk_i => execute_engine.next_pc[13].CLK
clk_i => execute_engine.next_pc[14].CLK
clk_i => execute_engine.next_pc[15].CLK
clk_i => execute_engine.next_pc[16].CLK
clk_i => execute_engine.next_pc[17].CLK
clk_i => execute_engine.next_pc[18].CLK
clk_i => execute_engine.next_pc[19].CLK
clk_i => execute_engine.next_pc[20].CLK
clk_i => execute_engine.next_pc[21].CLK
clk_i => execute_engine.next_pc[22].CLK
clk_i => execute_engine.next_pc[23].CLK
clk_i => execute_engine.next_pc[24].CLK
clk_i => execute_engine.next_pc[25].CLK
clk_i => execute_engine.next_pc[26].CLK
clk_i => execute_engine.next_pc[27].CLK
clk_i => execute_engine.next_pc[28].CLK
clk_i => execute_engine.next_pc[29].CLK
clk_i => execute_engine.next_pc[30].CLK
clk_i => execute_engine.next_pc[31].CLK
clk_i => execute_engine.pc[1].CLK
clk_i => execute_engine.pc[2].CLK
clk_i => execute_engine.pc[3].CLK
clk_i => execute_engine.pc[4].CLK
clk_i => execute_engine.pc[5].CLK
clk_i => execute_engine.pc[6].CLK
clk_i => execute_engine.pc[7].CLK
clk_i => execute_engine.pc[8].CLK
clk_i => execute_engine.pc[9].CLK
clk_i => execute_engine.pc[10].CLK
clk_i => execute_engine.pc[11].CLK
clk_i => execute_engine.pc[12].CLK
clk_i => execute_engine.pc[13].CLK
clk_i => execute_engine.pc[14].CLK
clk_i => execute_engine.pc[15].CLK
clk_i => execute_engine.pc[16].CLK
clk_i => execute_engine.pc[17].CLK
clk_i => execute_engine.pc[18].CLK
clk_i => execute_engine.pc[19].CLK
clk_i => execute_engine.pc[20].CLK
clk_i => execute_engine.pc[21].CLK
clk_i => execute_engine.pc[22].CLK
clk_i => execute_engine.pc[23].CLK
clk_i => execute_engine.pc[24].CLK
clk_i => execute_engine.pc[25].CLK
clk_i => execute_engine.pc[26].CLK
clk_i => execute_engine.pc[27].CLK
clk_i => execute_engine.pc[28].CLK
clk_i => execute_engine.pc[29].CLK
clk_i => execute_engine.pc[30].CLK
clk_i => execute_engine.pc[31].CLK
clk_i => execute_engine.is_ci.CLK
clk_i => execute_engine.ir[0].CLK
clk_i => execute_engine.ir[1].CLK
clk_i => execute_engine.ir[2].CLK
clk_i => execute_engine.ir[3].CLK
clk_i => execute_engine.ir[4].CLK
clk_i => execute_engine.ir[5].CLK
clk_i => execute_engine.ir[6].CLK
clk_i => execute_engine.ir[7].CLK
clk_i => execute_engine.ir[8].CLK
clk_i => execute_engine.ir[9].CLK
clk_i => execute_engine.ir[10].CLK
clk_i => execute_engine.ir[11].CLK
clk_i => execute_engine.ir[12].CLK
clk_i => execute_engine.ir[13].CLK
clk_i => execute_engine.ir[14].CLK
clk_i => execute_engine.ir[15].CLK
clk_i => execute_engine.ir[16].CLK
clk_i => execute_engine.ir[17].CLK
clk_i => execute_engine.ir[18].CLK
clk_i => execute_engine.ir[19].CLK
clk_i => execute_engine.ir[20].CLK
clk_i => execute_engine.ir[21].CLK
clk_i => execute_engine.ir[22].CLK
clk_i => execute_engine.ir[23].CLK
clk_i => execute_engine.ir[24].CLK
clk_i => execute_engine.ir[25].CLK
clk_i => execute_engine.ir[26].CLK
clk_i => execute_engine.ir[27].CLK
clk_i => execute_engine.ir[28].CLK
clk_i => execute_engine.ir[29].CLK
clk_i => execute_engine.ir[30].CLK
clk_i => execute_engine.ir[31].CLK
clk_i => ctrl.lsu_fence.CLK
clk_i => ctrl.lsu_rw.CLK
clk_i => ctrl.lsu_req.CLK
clk_i => ctrl.alu_cp_trig[0].CLK
clk_i => ctrl.alu_cp_trig[1].CLK
clk_i => ctrl.alu_cp_trig[2].CLK
clk_i => ctrl.alu_cp_trig[3].CLK
clk_i => ctrl.alu_cp_trig[4].CLK
clk_i => ctrl.alu_cp_trig[5].CLK
clk_i => ctrl.alu_unsigned.CLK
clk_i => ctrl.alu_opb_mux.CLK
clk_i => ctrl.alu_opa_mux.CLK
clk_i => ctrl.alu_sub.CLK
clk_i => ctrl.alu_op[0].CLK
clk_i => ctrl.alu_op[1].CLK
clk_i => ctrl.alu_op[2].CLK
clk_i => ctrl.rf_zero_we.CLK
clk_i => ctrl.rf_wb_en.CLK
clk_i => imm_o[0]~reg0.CLK
clk_i => imm_o[1]~reg0.CLK
clk_i => imm_o[2]~reg0.CLK
clk_i => imm_o[3]~reg0.CLK
clk_i => imm_o[4]~reg0.CLK
clk_i => imm_o[5]~reg0.CLK
clk_i => imm_o[6]~reg0.CLK
clk_i => imm_o[7]~reg0.CLK
clk_i => imm_o[8]~reg0.CLK
clk_i => imm_o[9]~reg0.CLK
clk_i => imm_o[10]~reg0.CLK
clk_i => imm_o[11]~reg0.CLK
clk_i => imm_o[12]~reg0.CLK
clk_i => imm_o[13]~reg0.CLK
clk_i => imm_o[14]~reg0.CLK
clk_i => imm_o[15]~reg0.CLK
clk_i => imm_o[16]~reg0.CLK
clk_i => imm_o[17]~reg0.CLK
clk_i => imm_o[18]~reg0.CLK
clk_i => imm_o[19]~reg0.CLK
clk_i => imm_o[20]~reg0.CLK
clk_i => imm_o[21]~reg0.CLK
clk_i => imm_o[22]~reg0.CLK
clk_i => imm_o[23]~reg0.CLK
clk_i => imm_o[24]~reg0.CLK
clk_i => imm_o[25]~reg0.CLK
clk_i => imm_o[26]~reg0.CLK
clk_i => imm_o[27]~reg0.CLK
clk_i => imm_o[28]~reg0.CLK
clk_i => imm_o[29]~reg0.CLK
clk_i => imm_o[30]~reg0.CLK
clk_i => imm_o[31]~reg0.CLK
clk_i => issue_engine.align.CLK
clk_i => fetch_engine.priv.CLK
clk_i => fetch_engine.pc[1].CLK
clk_i => fetch_engine.pc[2].CLK
clk_i => fetch_engine.pc[3].CLK
clk_i => fetch_engine.pc[4].CLK
clk_i => fetch_engine.pc[5].CLK
clk_i => fetch_engine.pc[6].CLK
clk_i => fetch_engine.pc[7].CLK
clk_i => fetch_engine.pc[8].CLK
clk_i => fetch_engine.pc[9].CLK
clk_i => fetch_engine.pc[10].CLK
clk_i => fetch_engine.pc[11].CLK
clk_i => fetch_engine.pc[12].CLK
clk_i => fetch_engine.pc[13].CLK
clk_i => fetch_engine.pc[14].CLK
clk_i => fetch_engine.pc[15].CLK
clk_i => fetch_engine.pc[16].CLK
clk_i => fetch_engine.pc[17].CLK
clk_i => fetch_engine.pc[18].CLK
clk_i => fetch_engine.pc[19].CLK
clk_i => fetch_engine.pc[20].CLK
clk_i => fetch_engine.pc[21].CLK
clk_i => fetch_engine.pc[22].CLK
clk_i => fetch_engine.pc[23].CLK
clk_i => fetch_engine.pc[24].CLK
clk_i => fetch_engine.pc[25].CLK
clk_i => fetch_engine.pc[26].CLK
clk_i => fetch_engine.pc[27].CLK
clk_i => fetch_engine.pc[28].CLK
clk_i => fetch_engine.pc[29].CLK
clk_i => fetch_engine.pc[30].CLK
clk_i => fetch_engine.pc[31].CLK
clk_i => fetch_engine.restart.CLK
clk_i => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.clk_i
clk_i => execute_engine.state~1.DATAIN
clk_i => fetch_engine.state~1.DATAIN
clk_aux_i => sleep_mode.CLK
clk_aux_i => trap_ctrl.irq_buf[0].CLK
clk_aux_i => trap_ctrl.irq_buf[1].CLK
clk_aux_i => trap_ctrl.irq_buf[2].CLK
clk_aux_i => trap_ctrl.irq_buf[3].CLK
clk_aux_i => trap_ctrl.irq_buf[4].CLK
clk_aux_i => trap_ctrl.irq_buf[5].CLK
clk_aux_i => trap_ctrl.irq_buf[6].CLK
clk_aux_i => trap_ctrl.irq_buf[7].CLK
clk_aux_i => trap_ctrl.irq_buf[8].CLK
clk_aux_i => trap_ctrl.irq_buf[9].CLK
clk_aux_i => trap_ctrl.irq_buf[10].CLK
clk_aux_i => trap_ctrl.irq_buf[11].CLK
clk_aux_i => trap_ctrl.irq_buf[12].CLK
clk_aux_i => trap_ctrl.irq_buf[13].CLK
clk_aux_i => trap_ctrl.irq_buf[14].CLK
clk_aux_i => trap_ctrl.irq_buf[15].CLK
clk_aux_i => trap_ctrl.irq_buf[16].CLK
clk_aux_i => trap_ctrl.irq_buf[17].CLK
clk_aux_i => trap_ctrl.irq_buf[18].CLK
clk_aux_i => trap_ctrl.irq_buf[19].CLK
clk_aux_i => trap_ctrl.irq_buf[20].CLK
clk_aux_i => trap_ctrl.irq_pnd[0].CLK
clk_aux_i => trap_ctrl.irq_pnd[1].CLK
clk_aux_i => trap_ctrl.irq_pnd[2].CLK
clk_aux_i => trap_ctrl.irq_pnd[3].CLK
clk_aux_i => trap_ctrl.irq_pnd[4].CLK
clk_aux_i => trap_ctrl.irq_pnd[5].CLK
clk_aux_i => trap_ctrl.irq_pnd[6].CLK
clk_aux_i => trap_ctrl.irq_pnd[7].CLK
clk_aux_i => trap_ctrl.irq_pnd[8].CLK
clk_aux_i => trap_ctrl.irq_pnd[9].CLK
clk_aux_i => trap_ctrl.irq_pnd[10].CLK
clk_aux_i => trap_ctrl.irq_pnd[11].CLK
clk_aux_i => trap_ctrl.irq_pnd[12].CLK
clk_aux_i => trap_ctrl.irq_pnd[13].CLK
clk_aux_i => trap_ctrl.irq_pnd[14].CLK
clk_aux_i => trap_ctrl.irq_pnd[15].CLK
clk_aux_i => trap_ctrl.irq_pnd[16].CLK
clk_aux_i => trap_ctrl.irq_pnd[17].CLK
clk_aux_i => trap_ctrl.irq_pnd[18].CLK
rstn_i => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.rstn_i
rstn_i => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.rstn_i
rstn_i => execute_engine.link_pc[1].ACLR
rstn_i => execute_engine.link_pc[2].ACLR
rstn_i => execute_engine.link_pc[3].ACLR
rstn_i => execute_engine.link_pc[4].ACLR
rstn_i => execute_engine.link_pc[5].ACLR
rstn_i => execute_engine.link_pc[6].ACLR
rstn_i => execute_engine.link_pc[7].ACLR
rstn_i => execute_engine.link_pc[8].ACLR
rstn_i => execute_engine.link_pc[9].ACLR
rstn_i => execute_engine.link_pc[10].ACLR
rstn_i => execute_engine.link_pc[11].ACLR
rstn_i => execute_engine.link_pc[12].ACLR
rstn_i => execute_engine.link_pc[13].ACLR
rstn_i => execute_engine.link_pc[14].ACLR
rstn_i => execute_engine.link_pc[15].ACLR
rstn_i => execute_engine.link_pc[16].ACLR
rstn_i => execute_engine.link_pc[17].ACLR
rstn_i => execute_engine.link_pc[18].ACLR
rstn_i => execute_engine.link_pc[19].ACLR
rstn_i => execute_engine.link_pc[20].ACLR
rstn_i => execute_engine.link_pc[21].ACLR
rstn_i => execute_engine.link_pc[22].ACLR
rstn_i => execute_engine.link_pc[23].ACLR
rstn_i => execute_engine.link_pc[24].ACLR
rstn_i => execute_engine.link_pc[25].ACLR
rstn_i => execute_engine.link_pc[26].ACLR
rstn_i => execute_engine.link_pc[27].ACLR
rstn_i => execute_engine.link_pc[28].ACLR
rstn_i => execute_engine.link_pc[29].ACLR
rstn_i => execute_engine.link_pc[30].ACLR
rstn_i => execute_engine.link_pc[31].ACLR
rstn_i => execute_engine.next_pc[1].ACLR
rstn_i => execute_engine.next_pc[2].ACLR
rstn_i => execute_engine.next_pc[3].ACLR
rstn_i => execute_engine.next_pc[4].ACLR
rstn_i => execute_engine.next_pc[5].ACLR
rstn_i => execute_engine.next_pc[6].ACLR
rstn_i => execute_engine.next_pc[7].ACLR
rstn_i => execute_engine.next_pc[8].ACLR
rstn_i => execute_engine.next_pc[9].ACLR
rstn_i => execute_engine.next_pc[10].ACLR
rstn_i => execute_engine.next_pc[11].ACLR
rstn_i => execute_engine.next_pc[12].ACLR
rstn_i => execute_engine.next_pc[13].ACLR
rstn_i => execute_engine.next_pc[14].PRESET
rstn_i => execute_engine.next_pc[15].PRESET
rstn_i => execute_engine.next_pc[16].PRESET
rstn_i => execute_engine.next_pc[17].PRESET
rstn_i => execute_engine.next_pc[18].PRESET
rstn_i => execute_engine.next_pc[19].PRESET
rstn_i => execute_engine.next_pc[20].PRESET
rstn_i => execute_engine.next_pc[21].PRESET
rstn_i => execute_engine.next_pc[22].PRESET
rstn_i => execute_engine.next_pc[23].PRESET
rstn_i => execute_engine.next_pc[24].PRESET
rstn_i => execute_engine.next_pc[25].PRESET
rstn_i => execute_engine.next_pc[26].PRESET
rstn_i => execute_engine.next_pc[27].PRESET
rstn_i => execute_engine.next_pc[28].PRESET
rstn_i => execute_engine.next_pc[29].PRESET
rstn_i => execute_engine.next_pc[30].PRESET
rstn_i => execute_engine.next_pc[31].PRESET
rstn_i => execute_engine.pc[1].ACLR
rstn_i => execute_engine.pc[2].ACLR
rstn_i => execute_engine.pc[3].ACLR
rstn_i => execute_engine.pc[4].ACLR
rstn_i => execute_engine.pc[5].ACLR
rstn_i => execute_engine.pc[6].ACLR
rstn_i => execute_engine.pc[7].ACLR
rstn_i => execute_engine.pc[8].ACLR
rstn_i => execute_engine.pc[9].ACLR
rstn_i => execute_engine.pc[10].ACLR
rstn_i => execute_engine.pc[11].ACLR
rstn_i => execute_engine.pc[12].ACLR
rstn_i => execute_engine.pc[13].ACLR
rstn_i => execute_engine.pc[14].PRESET
rstn_i => execute_engine.pc[15].PRESET
rstn_i => execute_engine.pc[16].PRESET
rstn_i => execute_engine.pc[17].PRESET
rstn_i => execute_engine.pc[18].PRESET
rstn_i => execute_engine.pc[19].PRESET
rstn_i => execute_engine.pc[20].PRESET
rstn_i => execute_engine.pc[21].PRESET
rstn_i => execute_engine.pc[22].PRESET
rstn_i => execute_engine.pc[23].PRESET
rstn_i => execute_engine.pc[24].PRESET
rstn_i => execute_engine.pc[25].PRESET
rstn_i => execute_engine.pc[26].PRESET
rstn_i => execute_engine.pc[27].PRESET
rstn_i => execute_engine.pc[28].PRESET
rstn_i => execute_engine.pc[29].PRESET
rstn_i => execute_engine.pc[30].PRESET
rstn_i => execute_engine.pc[31].PRESET
rstn_i => execute_engine.is_ci.ACLR
rstn_i => execute_engine.ir[0].ACLR
rstn_i => execute_engine.ir[1].ACLR
rstn_i => execute_engine.ir[2].ACLR
rstn_i => execute_engine.ir[3].ACLR
rstn_i => execute_engine.ir[4].ACLR
rstn_i => execute_engine.ir[5].ACLR
rstn_i => execute_engine.ir[6].ACLR
rstn_i => execute_engine.ir[7].ACLR
rstn_i => execute_engine.ir[8].ACLR
rstn_i => execute_engine.ir[9].ACLR
rstn_i => execute_engine.ir[10].ACLR
rstn_i => execute_engine.ir[11].ACLR
rstn_i => execute_engine.ir[12].ACLR
rstn_i => execute_engine.ir[13].ACLR
rstn_i => execute_engine.ir[14].ACLR
rstn_i => execute_engine.ir[15].ACLR
rstn_i => execute_engine.ir[16].ACLR
rstn_i => execute_engine.ir[17].ACLR
rstn_i => execute_engine.ir[18].ACLR
rstn_i => execute_engine.ir[19].ACLR
rstn_i => execute_engine.ir[20].ACLR
rstn_i => execute_engine.ir[21].ACLR
rstn_i => execute_engine.ir[22].ACLR
rstn_i => execute_engine.ir[23].ACLR
rstn_i => execute_engine.ir[24].ACLR
rstn_i => execute_engine.ir[25].ACLR
rstn_i => execute_engine.ir[26].ACLR
rstn_i => execute_engine.ir[27].ACLR
rstn_i => execute_engine.ir[28].ACLR
rstn_i => execute_engine.ir[29].ACLR
rstn_i => execute_engine.ir[30].ACLR
rstn_i => execute_engine.ir[31].ACLR
rstn_i => ctrl.lsu_fence.ACLR
rstn_i => ctrl.lsu_rw.ACLR
rstn_i => ctrl.lsu_req.ACLR
rstn_i => ctrl.alu_cp_trig[0].ACLR
rstn_i => ctrl.alu_cp_trig[1].ACLR
rstn_i => ctrl.alu_cp_trig[2].ACLR
rstn_i => ctrl.alu_cp_trig[3].ACLR
rstn_i => ctrl.alu_cp_trig[4].ACLR
rstn_i => ctrl.alu_cp_trig[5].ACLR
rstn_i => ctrl.alu_unsigned.ACLR
rstn_i => ctrl.alu_opb_mux.ACLR
rstn_i => ctrl.alu_opa_mux.ACLR
rstn_i => ctrl.alu_sub.ACLR
rstn_i => ctrl.alu_op[0].ACLR
rstn_i => ctrl.alu_op[1].ACLR
rstn_i => ctrl.alu_op[2].ACLR
rstn_i => ctrl.rf_zero_we.ACLR
rstn_i => ctrl.rf_wb_en.ACLR
rstn_i => sleep_mode.ACLR
rstn_i => fetch_engine.priv.ACLR
rstn_i => fetch_engine.pc[1].ACLR
rstn_i => fetch_engine.pc[2].ACLR
rstn_i => fetch_engine.pc[3].ACLR
rstn_i => fetch_engine.pc[4].ACLR
rstn_i => fetch_engine.pc[5].ACLR
rstn_i => fetch_engine.pc[6].ACLR
rstn_i => fetch_engine.pc[7].ACLR
rstn_i => fetch_engine.pc[8].ACLR
rstn_i => fetch_engine.pc[9].ACLR
rstn_i => fetch_engine.pc[10].ACLR
rstn_i => fetch_engine.pc[11].ACLR
rstn_i => fetch_engine.pc[12].ACLR
rstn_i => fetch_engine.pc[13].ACLR
rstn_i => fetch_engine.pc[14].ACLR
rstn_i => fetch_engine.pc[15].ACLR
rstn_i => fetch_engine.pc[16].ACLR
rstn_i => fetch_engine.pc[17].ACLR
rstn_i => fetch_engine.pc[18].ACLR
rstn_i => fetch_engine.pc[19].ACLR
rstn_i => fetch_engine.pc[20].ACLR
rstn_i => fetch_engine.pc[21].ACLR
rstn_i => fetch_engine.pc[22].ACLR
rstn_i => fetch_engine.pc[23].ACLR
rstn_i => fetch_engine.pc[24].ACLR
rstn_i => fetch_engine.pc[25].ACLR
rstn_i => fetch_engine.pc[26].ACLR
rstn_i => fetch_engine.pc[27].ACLR
rstn_i => fetch_engine.pc[28].ACLR
rstn_i => fetch_engine.pc[29].ACLR
rstn_i => fetch_engine.pc[30].ACLR
rstn_i => fetch_engine.pc[31].ACLR
rstn_i => fetch_engine.restart.PRESET
rstn_i => imm_o[0]~reg0.ACLR
rstn_i => imm_o[1]~reg0.ACLR
rstn_i => imm_o[2]~reg0.ACLR
rstn_i => imm_o[3]~reg0.ACLR
rstn_i => imm_o[4]~reg0.ACLR
rstn_i => imm_o[5]~reg0.ACLR
rstn_i => imm_o[6]~reg0.ACLR
rstn_i => imm_o[7]~reg0.ACLR
rstn_i => imm_o[8]~reg0.ACLR
rstn_i => imm_o[9]~reg0.ACLR
rstn_i => imm_o[10]~reg0.ACLR
rstn_i => imm_o[11]~reg0.ACLR
rstn_i => imm_o[12]~reg0.ACLR
rstn_i => imm_o[13]~reg0.ACLR
rstn_i => imm_o[14]~reg0.ACLR
rstn_i => imm_o[15]~reg0.ACLR
rstn_i => imm_o[16]~reg0.ACLR
rstn_i => imm_o[17]~reg0.ACLR
rstn_i => imm_o[18]~reg0.ACLR
rstn_i => imm_o[19]~reg0.ACLR
rstn_i => imm_o[20]~reg0.ACLR
rstn_i => imm_o[21]~reg0.ACLR
rstn_i => imm_o[22]~reg0.ACLR
rstn_i => imm_o[23]~reg0.ACLR
rstn_i => imm_o[24]~reg0.ACLR
rstn_i => imm_o[25]~reg0.ACLR
rstn_i => imm_o[26]~reg0.ACLR
rstn_i => imm_o[27]~reg0.ACLR
rstn_i => imm_o[28]~reg0.ACLR
rstn_i => imm_o[29]~reg0.ACLR
rstn_i => imm_o[30]~reg0.ACLR
rstn_i => imm_o[31]~reg0.ACLR
rstn_i => csr.rdata[0].ACLR
rstn_i => csr.rdata[1].ACLR
rstn_i => csr.rdata[2].ACLR
rstn_i => csr.rdata[3].ACLR
rstn_i => csr.rdata[4].ACLR
rstn_i => csr.rdata[5].ACLR
rstn_i => csr.rdata[6].ACLR
rstn_i => csr.rdata[7].ACLR
rstn_i => csr.rdata[8].ACLR
rstn_i => csr.rdata[9].ACLR
rstn_i => csr.rdata[10].ACLR
rstn_i => csr.rdata[11].ACLR
rstn_i => csr.rdata[12].ACLR
rstn_i => csr.rdata[13].ACLR
rstn_i => csr.rdata[14].ACLR
rstn_i => csr.rdata[15].ACLR
rstn_i => csr.rdata[16].ACLR
rstn_i => csr.rdata[17].ACLR
rstn_i => csr.rdata[18].ACLR
rstn_i => csr.rdata[19].ACLR
rstn_i => csr.rdata[20].ACLR
rstn_i => csr.rdata[21].ACLR
rstn_i => csr.rdata[22].ACLR
rstn_i => csr.rdata[23].ACLR
rstn_i => csr.rdata[24].ACLR
rstn_i => csr.rdata[25].ACLR
rstn_i => csr.rdata[26].ACLR
rstn_i => csr.rdata[27].ACLR
rstn_i => csr.rdata[28].ACLR
rstn_i => csr.rdata[29].ACLR
rstn_i => csr.rdata[30].ACLR
rstn_i => csr.rdata[31].ACLR
rstn_i => csr.re.ACLR
rstn_i => csr.dcsr_step.ACLR
rstn_i => csr.mcountinhibit[0].ACLR
rstn_i => csr.mcountinhibit[2].ACLR
rstn_i => csr.mscratch[0].ACLR
rstn_i => csr.mscratch[1].ACLR
rstn_i => csr.mscratch[2].PRESET
rstn_i => csr.mscratch[3].ACLR
rstn_i => csr.mscratch[4].ACLR
rstn_i => csr.mscratch[5].ACLR
rstn_i => csr.mscratch[6].ACLR
rstn_i => csr.mscratch[7].ACLR
rstn_i => csr.mscratch[8].PRESET
rstn_i => csr.mscratch[9].PRESET
rstn_i => csr.mscratch[10].PRESET
rstn_i => csr.mscratch[11].ACLR
rstn_i => csr.mscratch[12].ACLR
rstn_i => csr.mscratch[13].ACLR
rstn_i => csr.mscratch[14].ACLR
rstn_i => csr.mscratch[15].ACLR
rstn_i => csr.mscratch[16].ACLR
rstn_i => csr.mscratch[17].ACLR
rstn_i => csr.mscratch[18].ACLR
rstn_i => csr.mscratch[19].PRESET
rstn_i => csr.mscratch[20].ACLR
rstn_i => csr.mscratch[21].ACLR
rstn_i => csr.mscratch[22].ACLR
rstn_i => csr.mscratch[23].PRESET
rstn_i => csr.mscratch[24].PRESET
rstn_i => csr.mscratch[25].ACLR
rstn_i => csr.mscratch[26].ACLR
rstn_i => csr.mscratch[27].PRESET
rstn_i => csr.mscratch[28].PRESET
rstn_i => csr.mscratch[29].ACLR
rstn_i => csr.mscratch[30].ACLR
rstn_i => csr.mscratch[31].ACLR
rstn_i => csr.mtinst[0].ACLR
rstn_i => csr.mtinst[1].ACLR
rstn_i => csr.mtinst[2].ACLR
rstn_i => csr.mtinst[3].ACLR
rstn_i => csr.mtinst[4].ACLR
rstn_i => csr.mtinst[5].ACLR
rstn_i => csr.mtinst[6].ACLR
rstn_i => csr.mtinst[7].ACLR
rstn_i => csr.mtinst[8].ACLR
rstn_i => csr.mtinst[9].ACLR
rstn_i => csr.mtinst[10].ACLR
rstn_i => csr.mtinst[11].ACLR
rstn_i => csr.mtinst[12].ACLR
rstn_i => csr.mtinst[13].ACLR
rstn_i => csr.mtinst[14].ACLR
rstn_i => csr.mtinst[15].ACLR
rstn_i => csr.mtinst[16].ACLR
rstn_i => csr.mtinst[17].ACLR
rstn_i => csr.mtinst[18].ACLR
rstn_i => csr.mtinst[19].ACLR
rstn_i => csr.mtinst[20].ACLR
rstn_i => csr.mtinst[21].ACLR
rstn_i => csr.mtinst[22].ACLR
rstn_i => csr.mtinst[23].ACLR
rstn_i => csr.mtinst[24].ACLR
rstn_i => csr.mtinst[25].ACLR
rstn_i => csr.mtinst[26].ACLR
rstn_i => csr.mtinst[27].ACLR
rstn_i => csr.mtinst[28].ACLR
rstn_i => csr.mtinst[29].ACLR
rstn_i => csr.mtinst[30].ACLR
rstn_i => csr.mtinst[31].ACLR
rstn_i => csr.mtval[0].ACLR
rstn_i => csr.mtval[1].ACLR
rstn_i => csr.mtval[2].ACLR
rstn_i => csr.mtval[3].ACLR
rstn_i => csr.mtval[4].ACLR
rstn_i => csr.mtval[5].ACLR
rstn_i => csr.mtval[6].ACLR
rstn_i => csr.mtval[7].ACLR
rstn_i => csr.mtval[8].ACLR
rstn_i => csr.mtval[9].ACLR
rstn_i => csr.mtval[10].ACLR
rstn_i => csr.mtval[11].ACLR
rstn_i => csr.mtval[12].ACLR
rstn_i => csr.mtval[13].ACLR
rstn_i => csr.mtval[14].ACLR
rstn_i => csr.mtval[15].ACLR
rstn_i => csr.mtval[16].ACLR
rstn_i => csr.mtval[17].ACLR
rstn_i => csr.mtval[18].ACLR
rstn_i => csr.mtval[19].ACLR
rstn_i => csr.mtval[20].ACLR
rstn_i => csr.mtval[21].ACLR
rstn_i => csr.mtval[22].ACLR
rstn_i => csr.mtval[23].ACLR
rstn_i => csr.mtval[24].ACLR
rstn_i => csr.mtval[25].ACLR
rstn_i => csr.mtval[26].ACLR
rstn_i => csr.mtval[27].ACLR
rstn_i => csr.mtval[28].ACLR
rstn_i => csr.mtval[29].ACLR
rstn_i => csr.mtval[30].ACLR
rstn_i => csr.mtval[31].ACLR
rstn_i => csr.mtvec[0].ACLR
rstn_i => csr.mtvec[1].ACLR
rstn_i => csr.mtvec[2].ACLR
rstn_i => csr.mtvec[3].ACLR
rstn_i => csr.mtvec[4].ACLR
rstn_i => csr.mtvec[5].ACLR
rstn_i => csr.mtvec[6].ACLR
rstn_i => csr.mtvec[7].ACLR
rstn_i => csr.mtvec[8].ACLR
rstn_i => csr.mtvec[9].ACLR
rstn_i => csr.mtvec[10].ACLR
rstn_i => csr.mtvec[11].ACLR
rstn_i => csr.mtvec[12].ACLR
rstn_i => csr.mtvec[13].ACLR
rstn_i => csr.mtvec[14].ACLR
rstn_i => csr.mtvec[15].ACLR
rstn_i => csr.mtvec[16].ACLR
rstn_i => csr.mtvec[17].ACLR
rstn_i => csr.mtvec[18].ACLR
rstn_i => csr.mtvec[19].ACLR
rstn_i => csr.mtvec[20].ACLR
rstn_i => csr.mtvec[21].ACLR
rstn_i => csr.mtvec[22].ACLR
rstn_i => csr.mtvec[23].ACLR
rstn_i => csr.mtvec[24].ACLR
rstn_i => csr.mtvec[25].ACLR
rstn_i => csr.mtvec[26].ACLR
rstn_i => csr.mtvec[27].ACLR
rstn_i => csr.mtvec[28].ACLR
rstn_i => csr.mtvec[29].ACLR
rstn_i => csr.mtvec[30].ACLR
rstn_i => csr.mtvec[31].ACLR
rstn_i => csr.mcause[0].ACLR
rstn_i => csr.mcause[1].ACLR
rstn_i => csr.mcause[2].ACLR
rstn_i => csr.mcause[3].ACLR
rstn_i => csr.mcause[4].ACLR
rstn_i => csr.mcause[5].ACLR
rstn_i => csr.mepc[1].ACLR
rstn_i => csr.mepc[2].ACLR
rstn_i => csr.mepc[3].ACLR
rstn_i => csr.mepc[4].ACLR
rstn_i => csr.mepc[5].ACLR
rstn_i => csr.mepc[6].ACLR
rstn_i => csr.mepc[7].ACLR
rstn_i => csr.mepc[8].ACLR
rstn_i => csr.mepc[9].ACLR
rstn_i => csr.mepc[10].ACLR
rstn_i => csr.mepc[11].ACLR
rstn_i => csr.mepc[12].ACLR
rstn_i => csr.mepc[13].ACLR
rstn_i => csr.mepc[14].ACLR
rstn_i => csr.mepc[15].ACLR
rstn_i => csr.mepc[16].ACLR
rstn_i => csr.mepc[17].ACLR
rstn_i => csr.mepc[18].ACLR
rstn_i => csr.mepc[19].ACLR
rstn_i => csr.mepc[20].ACLR
rstn_i => csr.mepc[21].ACLR
rstn_i => csr.mepc[22].ACLR
rstn_i => csr.mepc[23].ACLR
rstn_i => csr.mepc[24].ACLR
rstn_i => csr.mepc[25].ACLR
rstn_i => csr.mepc[26].ACLR
rstn_i => csr.mepc[27].ACLR
rstn_i => csr.mepc[28].ACLR
rstn_i => csr.mepc[29].ACLR
rstn_i => csr.mepc[30].ACLR
rstn_i => csr.mepc[31].ACLR
rstn_i => csr.privilege.PRESET
rstn_i => csr.mie_firq[0].ACLR
rstn_i => csr.mie_firq[1].ACLR
rstn_i => csr.mie_firq[2].ACLR
rstn_i => csr.mie_firq[3].ACLR
rstn_i => csr.mie_firq[4].ACLR
rstn_i => csr.mie_firq[5].ACLR
rstn_i => csr.mie_firq[6].ACLR
rstn_i => csr.mie_firq[7].ACLR
rstn_i => csr.mie_firq[8].ACLR
rstn_i => csr.mie_firq[9].ACLR
rstn_i => csr.mie_firq[10].ACLR
rstn_i => csr.mie_firq[11].ACLR
rstn_i => csr.mie_firq[12].ACLR
rstn_i => csr.mie_firq[13].ACLR
rstn_i => csr.mie_firq[14].ACLR
rstn_i => csr.mie_firq[15].ACLR
rstn_i => csr.mie_mti.ACLR
rstn_i => csr.mie_mei.ACLR
rstn_i => csr.mie_msi.ACLR
rstn_i => csr.mstatus_tw.ACLR
rstn_i => csr.mstatus_mprv.ACLR
rstn_i => csr.mstatus_mpp.PRESET
rstn_i => csr.mstatus_mpie.ACLR
rstn_i => csr.mstatus_mie.ACLR
rstn_i => csr.we.ACLR
rstn_i => csr.addr[0].ACLR
rstn_i => csr.addr[1].ACLR
rstn_i => csr.addr[2].ACLR
rstn_i => csr.addr[3].ACLR
rstn_i => csr.addr[4].ACLR
rstn_i => csr.addr[5].ACLR
rstn_i => csr.addr[6].ACLR
rstn_i => csr.addr[7].ACLR
rstn_i => csr.addr[8].ACLR
rstn_i => csr.addr[9].ACLR
rstn_i => csr.addr[10].ACLR
rstn_i => csr.addr[11].ACLR
rstn_i => issue_engine.align.ACLR
rstn_i => monitor.cnt[0].ACLR
rstn_i => monitor.cnt[1].ACLR
rstn_i => monitor.cnt[2].ACLR
rstn_i => monitor.cnt[3].ACLR
rstn_i => monitor.cnt[4].ACLR
rstn_i => monitor.cnt[5].ACLR
rstn_i => monitor.cnt[6].ACLR
rstn_i => monitor.cnt[7].ACLR
rstn_i => monitor.cnt[8].ACLR
rstn_i => monitor.cnt[9].ACLR
rstn_i => trap_ctrl.exc_buf[0].ACLR
rstn_i => trap_ctrl.exc_buf[1].ACLR
rstn_i => trap_ctrl.exc_buf[2].ACLR
rstn_i => trap_ctrl.exc_buf[3].ACLR
rstn_i => trap_ctrl.exc_buf[4].ACLR
rstn_i => trap_ctrl.exc_buf[5].ACLR
rstn_i => trap_ctrl.exc_buf[6].ACLR
rstn_i => trap_ctrl.exc_buf[7].ACLR
rstn_i => trap_ctrl.exc_buf[8].ACLR
rstn_i => trap_ctrl.exc_buf[9].ACLR
rstn_i => trap_ctrl.exc_buf[10].ACLR
rstn_i => trap_ctrl.irq_buf[0].ACLR
rstn_i => trap_ctrl.irq_buf[1].ACLR
rstn_i => trap_ctrl.irq_buf[2].ACLR
rstn_i => trap_ctrl.irq_buf[3].ACLR
rstn_i => trap_ctrl.irq_buf[4].ACLR
rstn_i => trap_ctrl.irq_buf[5].ACLR
rstn_i => trap_ctrl.irq_buf[6].ACLR
rstn_i => trap_ctrl.irq_buf[7].ACLR
rstn_i => trap_ctrl.irq_buf[8].ACLR
rstn_i => trap_ctrl.irq_buf[9].ACLR
rstn_i => trap_ctrl.irq_buf[10].ACLR
rstn_i => trap_ctrl.irq_buf[11].ACLR
rstn_i => trap_ctrl.irq_buf[12].ACLR
rstn_i => trap_ctrl.irq_buf[13].ACLR
rstn_i => trap_ctrl.irq_buf[14].ACLR
rstn_i => trap_ctrl.irq_buf[15].ACLR
rstn_i => trap_ctrl.irq_buf[16].ACLR
rstn_i => trap_ctrl.irq_buf[17].ACLR
rstn_i => trap_ctrl.irq_buf[18].ACLR
rstn_i => trap_ctrl.irq_buf[19].ACLR
rstn_i => trap_ctrl.irq_buf[20].ACLR
rstn_i => trap_ctrl.irq_pnd[0].ACLR
rstn_i => trap_ctrl.irq_pnd[1].ACLR
rstn_i => trap_ctrl.irq_pnd[2].ACLR
rstn_i => trap_ctrl.irq_pnd[3].ACLR
rstn_i => trap_ctrl.irq_pnd[4].ACLR
rstn_i => trap_ctrl.irq_pnd[5].ACLR
rstn_i => trap_ctrl.irq_pnd[6].ACLR
rstn_i => trap_ctrl.irq_pnd[7].ACLR
rstn_i => trap_ctrl.irq_pnd[8].ACLR
rstn_i => trap_ctrl.irq_pnd[9].ACLR
rstn_i => trap_ctrl.irq_pnd[10].ACLR
rstn_i => trap_ctrl.irq_pnd[11].ACLR
rstn_i => trap_ctrl.irq_pnd[12].ACLR
rstn_i => trap_ctrl.irq_pnd[13].ACLR
rstn_i => trap_ctrl.irq_pnd[14].ACLR
rstn_i => trap_ctrl.irq_pnd[15].ACLR
rstn_i => trap_ctrl.irq_pnd[16].ACLR
rstn_i => trap_ctrl.irq_pnd[17].ACLR
rstn_i => trap_ctrl.irq_pnd[18].ACLR
rstn_i => trap_ctrl.cause[0].ACLR
rstn_i => trap_ctrl.cause[1].ACLR
rstn_i => trap_ctrl.cause[2].ACLR
rstn_i => trap_ctrl.cause[3].ACLR
rstn_i => trap_ctrl.cause[4].ACLR
rstn_i => trap_ctrl.cause[6].ACLR
rstn_i => trap_ctrl.env_entered.ACLR
rstn_i => trap_ctrl.env_pending.ACLR
rstn_i => cnt.ovf[0][0].ACLR
rstn_i => cnt.hi[0][0].ACLR
rstn_i => cnt.hi[0][1].ACLR
rstn_i => cnt.hi[0][2].ACLR
rstn_i => cnt.hi[0][3].ACLR
rstn_i => cnt.hi[0][4].ACLR
rstn_i => cnt.hi[0][5].ACLR
rstn_i => cnt.hi[0][6].ACLR
rstn_i => cnt.hi[0][7].ACLR
rstn_i => cnt.hi[0][8].ACLR
rstn_i => cnt.hi[0][9].ACLR
rstn_i => cnt.hi[0][10].ACLR
rstn_i => cnt.hi[0][11].ACLR
rstn_i => cnt.hi[0][12].ACLR
rstn_i => cnt.hi[0][13].ACLR
rstn_i => cnt.hi[0][14].ACLR
rstn_i => cnt.hi[0][15].ACLR
rstn_i => cnt.hi[0][16].ACLR
rstn_i => cnt.hi[0][17].ACLR
rstn_i => cnt.hi[0][18].ACLR
rstn_i => cnt.hi[0][19].ACLR
rstn_i => cnt.hi[0][20].ACLR
rstn_i => cnt.hi[0][21].ACLR
rstn_i => cnt.hi[0][22].ACLR
rstn_i => cnt.hi[0][23].ACLR
rstn_i => cnt.hi[0][24].ACLR
rstn_i => cnt.hi[0][25].ACLR
rstn_i => cnt.hi[0][26].ACLR
rstn_i => cnt.hi[0][27].ACLR
rstn_i => cnt.hi[0][28].ACLR
rstn_i => cnt.hi[0][29].ACLR
rstn_i => cnt.hi[0][30].ACLR
rstn_i => cnt.hi[0][31].ACLR
rstn_i => cnt.lo[0][0].ACLR
rstn_i => cnt.lo[0][1].ACLR
rstn_i => cnt.lo[0][2].ACLR
rstn_i => cnt.lo[0][3].ACLR
rstn_i => cnt.lo[0][4].ACLR
rstn_i => cnt.lo[0][5].ACLR
rstn_i => cnt.lo[0][6].ACLR
rstn_i => cnt.lo[0][7].ACLR
rstn_i => cnt.lo[0][8].ACLR
rstn_i => cnt.lo[0][9].ACLR
rstn_i => cnt.lo[0][10].ACLR
rstn_i => cnt.lo[0][11].ACLR
rstn_i => cnt.lo[0][12].ACLR
rstn_i => cnt.lo[0][13].ACLR
rstn_i => cnt.lo[0][14].ACLR
rstn_i => cnt.lo[0][15].ACLR
rstn_i => cnt.lo[0][16].ACLR
rstn_i => cnt.lo[0][17].ACLR
rstn_i => cnt.lo[0][18].ACLR
rstn_i => cnt.lo[0][19].ACLR
rstn_i => cnt.lo[0][20].ACLR
rstn_i => cnt.lo[0][21].ACLR
rstn_i => cnt.lo[0][22].ACLR
rstn_i => cnt.lo[0][23].ACLR
rstn_i => cnt.lo[0][24].ACLR
rstn_i => cnt.lo[0][25].ACLR
rstn_i => cnt.lo[0][26].ACLR
rstn_i => cnt.lo[0][27].ACLR
rstn_i => cnt.lo[0][28].ACLR
rstn_i => cnt.lo[0][29].ACLR
rstn_i => cnt.lo[0][30].ACLR
rstn_i => cnt.lo[0][31].ACLR
rstn_i => cnt.ovf[2][0].ACLR
rstn_i => cnt.hi[2][0].ACLR
rstn_i => cnt.hi[2][1].ACLR
rstn_i => cnt.hi[2][2].ACLR
rstn_i => cnt.hi[2][3].ACLR
rstn_i => cnt.hi[2][4].ACLR
rstn_i => cnt.hi[2][5].ACLR
rstn_i => cnt.hi[2][6].ACLR
rstn_i => cnt.hi[2][7].ACLR
rstn_i => cnt.hi[2][8].ACLR
rstn_i => cnt.hi[2][9].ACLR
rstn_i => cnt.hi[2][10].ACLR
rstn_i => cnt.hi[2][11].ACLR
rstn_i => cnt.hi[2][12].ACLR
rstn_i => cnt.hi[2][13].ACLR
rstn_i => cnt.hi[2][14].ACLR
rstn_i => cnt.hi[2][15].ACLR
rstn_i => cnt.hi[2][16].ACLR
rstn_i => cnt.hi[2][17].ACLR
rstn_i => cnt.hi[2][18].ACLR
rstn_i => cnt.hi[2][19].ACLR
rstn_i => cnt.hi[2][20].ACLR
rstn_i => cnt.hi[2][21].ACLR
rstn_i => cnt.hi[2][22].ACLR
rstn_i => cnt.hi[2][23].ACLR
rstn_i => cnt.hi[2][24].ACLR
rstn_i => cnt.hi[2][25].ACLR
rstn_i => cnt.hi[2][26].ACLR
rstn_i => cnt.hi[2][27].ACLR
rstn_i => cnt.hi[2][28].ACLR
rstn_i => cnt.hi[2][29].ACLR
rstn_i => cnt.hi[2][30].ACLR
rstn_i => cnt.hi[2][31].ACLR
rstn_i => cnt.lo[2][0].ACLR
rstn_i => cnt.lo[2][1].ACLR
rstn_i => cnt.lo[2][2].ACLR
rstn_i => cnt.lo[2][3].ACLR
rstn_i => cnt.lo[2][4].ACLR
rstn_i => cnt.lo[2][5].ACLR
rstn_i => cnt.lo[2][6].ACLR
rstn_i => cnt.lo[2][7].ACLR
rstn_i => cnt.lo[2][8].ACLR
rstn_i => cnt.lo[2][9].ACLR
rstn_i => cnt.lo[2][10].ACLR
rstn_i => cnt.lo[2][11].ACLR
rstn_i => cnt.lo[2][12].ACLR
rstn_i => cnt.lo[2][13].ACLR
rstn_i => cnt.lo[2][14].ACLR
rstn_i => cnt.lo[2][15].ACLR
rstn_i => cnt.lo[2][16].ACLR
rstn_i => cnt.lo[2][17].ACLR
rstn_i => cnt.lo[2][18].ACLR
rstn_i => cnt.lo[2][19].ACLR
rstn_i => cnt.lo[2][20].ACLR
rstn_i => cnt.lo[2][21].ACLR
rstn_i => cnt.lo[2][22].ACLR
rstn_i => cnt.lo[2][23].ACLR
rstn_i => cnt.lo[2][24].ACLR
rstn_i => cnt.lo[2][25].ACLR
rstn_i => cnt.lo[2][26].ACLR
rstn_i => cnt.lo[2][27].ACLR
rstn_i => cnt.lo[2][28].ACLR
rstn_i => cnt.lo[2][29].ACLR
rstn_i => cnt.lo[2][30].ACLR
rstn_i => cnt.lo[2][31].ACLR
rstn_i => cnt.inc[0][0].ACLR
rstn_i => cnt.inc[2][0].ACLR
rstn_i => execute_engine.state~3.DATAIN
rstn_i => fetch_engine.state~3.DATAIN
ctrl_o.cpu_debug <= <GND>
ctrl_o.cpu_trap <= trap_ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.cpu_sleep <= sleep_mode.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.cpu_priv <= csr.privilege.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[0] <= <VCC>
ctrl_o.ir_opcode[1] <= <VCC>
ctrl_o.ir_opcode[2] <= execute_engine.ir[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[3] <= execute_engine.ir[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[4] <= execute_engine.ir[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[5] <= execute_engine.ir[5].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_opcode[6] <= execute_engine.ir[6].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[0] <= execute_engine.ir[20].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[1] <= execute_engine.ir[21].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[2] <= execute_engine.ir[22].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[3] <= execute_engine.ir[23].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[4] <= execute_engine.ir[24].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[5] <= execute_engine.ir[25].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[6] <= execute_engine.ir[26].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[7] <= execute_engine.ir[27].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[8] <= execute_engine.ir[28].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[9] <= execute_engine.ir[29].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[10] <= execute_engine.ir[30].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct12[11] <= execute_engine.ir[31].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct3[0] <= execute_engine.ir[12].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct3[1] <= execute_engine.ir[13].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.ir_funct3[2] <= execute_engine.ir[14].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_priv <= lsu_priv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_fence <= ctrl.lsu_fence.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_mo_we <= ctrl_o.lsu_mo_we.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_rw <= ctrl.lsu_rw.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.lsu_req <= ctrl.lsu_req.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[0] <= ctrl.alu_cp_trig[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[1] <= ctrl.alu_cp_trig[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[2] <= ctrl.alu_cp_trig[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[3] <= ctrl.alu_cp_trig[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[4] <= ctrl.alu_cp_trig[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_cp_trig[5] <= ctrl.alu_cp_trig[5].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_unsigned <= ctrl.alu_unsigned.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_opb_mux <= ctrl.alu_opb_mux.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_opa_mux <= ctrl.alu_opa_mux.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_sub <= ctrl.alu_sub.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_op[0] <= ctrl.alu_op[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_op[1] <= ctrl.alu_op[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.alu_op[2] <= ctrl.alu_op[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_zero_we <= ctrl.rf_zero_we.DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rd[0] <= execute_engine.ir[7].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rd[1] <= execute_engine.ir[8].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rd[2] <= execute_engine.ir[9].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rd[3] <= execute_engine.ir[10].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rd[4] <= execute_engine.ir[11].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs2[0] <= execute_engine.ir[20].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs2[1] <= execute_engine.ir[21].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs2[2] <= execute_engine.ir[22].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs2[3] <= execute_engine.ir[23].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs2[4] <= execute_engine.ir[24].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs1[0] <= execute_engine.ir[15].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs1[1] <= execute_engine.ir[16].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs1[2] <= execute_engine.ir[17].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs1[3] <= execute_engine.ir[18].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_rs1[4] <= execute_engine.ir[19].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o.rf_wb_en <= rf_wb_en.DB_MAX_OUTPUT_PORT_TYPE
i_pmp_fault_i => ipb.wdata[0][16].IN0
i_pmp_fault_i => ipb.wdata[1][16].IN0
bus_req_o.fence <= ctrl.lsu_fence.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.rvso <= <GND>
bus_req_o.priv <= fetch_engine.priv.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.src <= <VCC>
bus_req_o.rw <= <GND>
bus_req_o.stb <= stb.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.ben[0] <= <GND>
bus_req_o.ben[1] <= <GND>
bus_req_o.ben[2] <= <GND>
bus_req_o.ben[3] <= <GND>
bus_req_o.data[0] <= <GND>
bus_req_o.data[1] <= <GND>
bus_req_o.data[2] <= <GND>
bus_req_o.data[3] <= <GND>
bus_req_o.data[4] <= <GND>
bus_req_o.data[5] <= <GND>
bus_req_o.data[6] <= <GND>
bus_req_o.data[7] <= <GND>
bus_req_o.data[8] <= <GND>
bus_req_o.data[9] <= <GND>
bus_req_o.data[10] <= <GND>
bus_req_o.data[11] <= <GND>
bus_req_o.data[12] <= <GND>
bus_req_o.data[13] <= <GND>
bus_req_o.data[14] <= <GND>
bus_req_o.data[15] <= <GND>
bus_req_o.data[16] <= <GND>
bus_req_o.data[17] <= <GND>
bus_req_o.data[18] <= <GND>
bus_req_o.data[19] <= <GND>
bus_req_o.data[20] <= <GND>
bus_req_o.data[21] <= <GND>
bus_req_o.data[22] <= <GND>
bus_req_o.data[23] <= <GND>
bus_req_o.data[24] <= <GND>
bus_req_o.data[25] <= <GND>
bus_req_o.data[26] <= <GND>
bus_req_o.data[27] <= <GND>
bus_req_o.data[28] <= <GND>
bus_req_o.data[29] <= <GND>
bus_req_o.data[30] <= <GND>
bus_req_o.data[31] <= <GND>
bus_req_o.addr[0] <= <GND>
bus_req_o.addr[1] <= <GND>
bus_req_o.addr[2] <= fetch_engine.pc[2].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[3] <= fetch_engine.pc[3].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[4] <= fetch_engine.pc[4].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[5] <= fetch_engine.pc[5].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[6] <= fetch_engine.pc[6].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[7] <= fetch_engine.pc[7].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[8] <= fetch_engine.pc[8].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[9] <= fetch_engine.pc[9].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[10] <= fetch_engine.pc[10].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[11] <= fetch_engine.pc[11].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[12] <= fetch_engine.pc[12].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[13] <= fetch_engine.pc[13].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[14] <= fetch_engine.pc[14].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[15] <= fetch_engine.pc[15].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[16] <= fetch_engine.pc[16].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[17] <= fetch_engine.pc[17].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[18] <= fetch_engine.pc[18].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[19] <= fetch_engine.pc[19].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[20] <= fetch_engine.pc[20].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[21] <= fetch_engine.pc[21].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[22] <= fetch_engine.pc[22].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[23] <= fetch_engine.pc[23].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[24] <= fetch_engine.pc[24].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[25] <= fetch_engine.pc[25].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[26] <= fetch_engine.pc[26].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[27] <= fetch_engine.pc[27].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[28] <= fetch_engine.pc[28].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[29] <= fetch_engine.pc[29].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[30] <= fetch_engine.pc[30].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[31] <= fetch_engine.pc[31].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_i.err => fetch_engine.resp.IN0
bus_rsp_i.err => ipb.wdata[0][16].IN1
bus_rsp_i.err => ipb.wdata[1][16].IN1
bus_rsp_i.ack => fetch_engine.resp.IN1
bus_rsp_i.data[0] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[0]
bus_rsp_i.data[1] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[1]
bus_rsp_i.data[2] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[2]
bus_rsp_i.data[3] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[3]
bus_rsp_i.data[4] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[4]
bus_rsp_i.data[5] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[5]
bus_rsp_i.data[6] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[6]
bus_rsp_i.data[7] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[7]
bus_rsp_i.data[8] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[8]
bus_rsp_i.data[9] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[9]
bus_rsp_i.data[10] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[10]
bus_rsp_i.data[11] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[11]
bus_rsp_i.data[12] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[12]
bus_rsp_i.data[13] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[13]
bus_rsp_i.data[14] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[14]
bus_rsp_i.data[15] => neorv32_fifo:prefetch_buffer:0:prefetch_buffer_inst.wdata_i[15]
bus_rsp_i.data[16] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[0]
bus_rsp_i.data[17] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[1]
bus_rsp_i.data[18] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[2]
bus_rsp_i.data[19] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[3]
bus_rsp_i.data[20] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[4]
bus_rsp_i.data[21] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[5]
bus_rsp_i.data[22] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[6]
bus_rsp_i.data[23] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[7]
bus_rsp_i.data[24] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[8]
bus_rsp_i.data[25] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[9]
bus_rsp_i.data[26] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[10]
bus_rsp_i.data[27] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[11]
bus_rsp_i.data[28] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[12]
bus_rsp_i.data[29] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[13]
bus_rsp_i.data[30] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[14]
bus_rsp_i.data[31] => neorv32_fifo:prefetch_buffer:1:prefetch_buffer_inst.wdata_i[15]
alu_cp_done_i => execute_engine_fsm_comb.IN1
cmp_i[0] => branch_taken.IN1
cmp_i[1] => branch_taken.IN1
alu_add_i[0] => ~NO_FANOUT~
alu_add_i[1] => execute_engine.DATAB
alu_add_i[1] => Selector64.IN3
alu_add_i[2] => execute_engine.DATAB
alu_add_i[2] => Selector63.IN3
alu_add_i[3] => execute_engine.DATAB
alu_add_i[3] => Selector62.IN3
alu_add_i[4] => execute_engine.DATAB
alu_add_i[4] => Selector61.IN3
alu_add_i[5] => execute_engine.DATAB
alu_add_i[5] => Selector60.IN3
alu_add_i[6] => execute_engine.DATAB
alu_add_i[6] => Selector59.IN3
alu_add_i[7] => execute_engine.DATAB
alu_add_i[7] => Selector58.IN2
alu_add_i[8] => execute_engine.DATAB
alu_add_i[8] => Selector57.IN2
alu_add_i[9] => execute_engine.DATAB
alu_add_i[9] => Selector56.IN2
alu_add_i[10] => execute_engine.DATAB
alu_add_i[10] => Selector55.IN2
alu_add_i[11] => execute_engine.DATAB
alu_add_i[11] => Selector54.IN2
alu_add_i[12] => execute_engine.DATAB
alu_add_i[12] => Selector53.IN2
alu_add_i[13] => execute_engine.DATAB
alu_add_i[13] => Selector52.IN2
alu_add_i[14] => execute_engine.DATAB
alu_add_i[14] => Selector51.IN2
alu_add_i[15] => execute_engine.DATAB
alu_add_i[15] => Selector50.IN2
alu_add_i[16] => execute_engine.DATAB
alu_add_i[16] => Selector49.IN2
alu_add_i[17] => execute_engine.DATAB
alu_add_i[17] => Selector48.IN2
alu_add_i[18] => execute_engine.DATAB
alu_add_i[18] => Selector47.IN2
alu_add_i[19] => execute_engine.DATAB
alu_add_i[19] => Selector46.IN2
alu_add_i[20] => execute_engine.DATAB
alu_add_i[20] => Selector45.IN2
alu_add_i[21] => execute_engine.DATAB
alu_add_i[21] => Selector44.IN2
alu_add_i[22] => execute_engine.DATAB
alu_add_i[22] => Selector43.IN2
alu_add_i[23] => execute_engine.DATAB
alu_add_i[23] => Selector42.IN2
alu_add_i[24] => execute_engine.DATAB
alu_add_i[24] => Selector41.IN2
alu_add_i[25] => execute_engine.DATAB
alu_add_i[25] => Selector40.IN2
alu_add_i[26] => execute_engine.DATAB
alu_add_i[26] => Selector39.IN2
alu_add_i[27] => execute_engine.DATAB
alu_add_i[27] => Selector38.IN2
alu_add_i[28] => execute_engine.DATAB
alu_add_i[28] => Selector37.IN2
alu_add_i[29] => execute_engine.DATAB
alu_add_i[29] => Selector36.IN2
alu_add_i[30] => execute_engine.DATAB
alu_add_i[30] => Selector35.IN2
alu_add_i[31] => execute_engine.DATAB
alu_add_i[31] => Selector34.IN2
rs1_i[0] => \csr_write_data:tmp_v[0].DATAA
rs1_i[1] => \csr_write_data:tmp_v[1].DATAA
rs1_i[2] => \csr_write_data:tmp_v[2].DATAA
rs1_i[3] => \csr_write_data:tmp_v[3].DATAA
rs1_i[4] => \csr_write_data:tmp_v[4].DATAA
rs1_i[5] => \csr_write_data:tmp_v[5].DATAA
rs1_i[6] => \csr_write_data:tmp_v[6].DATAA
rs1_i[7] => \csr_write_data:tmp_v[7].DATAA
rs1_i[8] => \csr_write_data:tmp_v[8].DATAA
rs1_i[9] => \csr_write_data:tmp_v[9].DATAA
rs1_i[10] => \csr_write_data:tmp_v[10].DATAA
rs1_i[11] => \csr_write_data:tmp_v[11].DATAA
rs1_i[12] => \csr_write_data:tmp_v[12].DATAA
rs1_i[13] => \csr_write_data:tmp_v[13].DATAA
rs1_i[14] => \csr_write_data:tmp_v[14].DATAA
rs1_i[15] => \csr_write_data:tmp_v[15].DATAA
rs1_i[16] => \csr_write_data:tmp_v[16].DATAA
rs1_i[17] => \csr_write_data:tmp_v[17].DATAA
rs1_i[18] => \csr_write_data:tmp_v[18].DATAA
rs1_i[19] => \csr_write_data:tmp_v[19].DATAA
rs1_i[20] => \csr_write_data:tmp_v[20].DATAA
rs1_i[21] => \csr_write_data:tmp_v[21].DATAA
rs1_i[22] => \csr_write_data:tmp_v[22].DATAA
rs1_i[23] => \csr_write_data:tmp_v[23].DATAA
rs1_i[24] => \csr_write_data:tmp_v[24].DATAA
rs1_i[25] => \csr_write_data:tmp_v[25].DATAA
rs1_i[26] => \csr_write_data:tmp_v[26].DATAA
rs1_i[27] => \csr_write_data:tmp_v[27].DATAA
rs1_i[28] => \csr_write_data:tmp_v[28].DATAA
rs1_i[29] => \csr_write_data:tmp_v[29].DATAA
rs1_i[30] => \csr_write_data:tmp_v[30].DATAA
rs1_i[31] => \csr_write_data:tmp_v[31].DATAA
imm_o[0] <= imm_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[1] <= imm_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[2] <= imm_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[3] <= imm_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[4] <= imm_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[5] <= imm_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[6] <= imm_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[7] <= imm_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[8] <= imm_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[9] <= imm_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[10] <= imm_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[11] <= imm_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[12] <= imm_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[13] <= imm_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[14] <= imm_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[15] <= imm_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[16] <= imm_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[17] <= imm_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[18] <= imm_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[19] <= imm_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[20] <= imm_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[21] <= imm_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[22] <= imm_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[23] <= imm_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[24] <= imm_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[25] <= imm_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[26] <= imm_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[27] <= imm_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[28] <= imm_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[29] <= imm_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[30] <= imm_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_o[31] <= imm_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[0] <= <GND>
fetch_pc_o[1] <= <GND>
fetch_pc_o[2] <= fetch_engine.pc[2].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[3] <= fetch_engine.pc[3].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[4] <= fetch_engine.pc[4].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[5] <= fetch_engine.pc[5].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[6] <= fetch_engine.pc[6].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[7] <= fetch_engine.pc[7].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[8] <= fetch_engine.pc[8].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[9] <= fetch_engine.pc[9].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[10] <= fetch_engine.pc[10].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[11] <= fetch_engine.pc[11].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[12] <= fetch_engine.pc[12].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[13] <= fetch_engine.pc[13].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[14] <= fetch_engine.pc[14].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[15] <= fetch_engine.pc[15].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[16] <= fetch_engine.pc[16].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[17] <= fetch_engine.pc[17].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[18] <= fetch_engine.pc[18].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[19] <= fetch_engine.pc[19].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[20] <= fetch_engine.pc[20].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[21] <= fetch_engine.pc[21].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[22] <= fetch_engine.pc[22].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[23] <= fetch_engine.pc[23].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[24] <= fetch_engine.pc[24].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[25] <= fetch_engine.pc[25].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[26] <= fetch_engine.pc[26].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[27] <= fetch_engine.pc[27].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[28] <= fetch_engine.pc[28].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[29] <= fetch_engine.pc[29].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[30] <= fetch_engine.pc[30].DB_MAX_OUTPUT_PORT_TYPE
fetch_pc_o[31] <= fetch_engine.pc[31].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[0] <= <GND>
curr_pc_o[1] <= execute_engine.pc[1].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[2] <= execute_engine.pc[2].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[3] <= execute_engine.pc[3].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[4] <= execute_engine.pc[4].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[5] <= execute_engine.pc[5].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[6] <= execute_engine.pc[6].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[7] <= execute_engine.pc[7].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[8] <= execute_engine.pc[8].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[9] <= execute_engine.pc[9].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[10] <= execute_engine.pc[10].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[11] <= execute_engine.pc[11].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[12] <= execute_engine.pc[12].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[13] <= execute_engine.pc[13].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[14] <= execute_engine.pc[14].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[15] <= execute_engine.pc[15].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[16] <= execute_engine.pc[16].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[17] <= execute_engine.pc[17].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[18] <= execute_engine.pc[18].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[19] <= execute_engine.pc[19].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[20] <= execute_engine.pc[20].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[21] <= execute_engine.pc[21].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[22] <= execute_engine.pc[22].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[23] <= execute_engine.pc[23].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[24] <= execute_engine.pc[24].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[25] <= execute_engine.pc[25].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[26] <= execute_engine.pc[26].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[27] <= execute_engine.pc[27].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[28] <= execute_engine.pc[28].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[29] <= execute_engine.pc[29].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[30] <= execute_engine.pc[30].DB_MAX_OUTPUT_PORT_TYPE
curr_pc_o[31] <= execute_engine.pc[31].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[0] <= <GND>
link_pc_o[1] <= execute_engine.link_pc[1].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[2] <= execute_engine.link_pc[2].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[3] <= execute_engine.link_pc[3].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[4] <= execute_engine.link_pc[4].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[5] <= execute_engine.link_pc[5].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[6] <= execute_engine.link_pc[6].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[7] <= execute_engine.link_pc[7].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[8] <= execute_engine.link_pc[8].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[9] <= execute_engine.link_pc[9].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[10] <= execute_engine.link_pc[10].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[11] <= execute_engine.link_pc[11].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[12] <= execute_engine.link_pc[12].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[13] <= execute_engine.link_pc[13].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[14] <= execute_engine.link_pc[14].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[15] <= execute_engine.link_pc[15].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[16] <= execute_engine.link_pc[16].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[17] <= execute_engine.link_pc[17].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[18] <= execute_engine.link_pc[18].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[19] <= execute_engine.link_pc[19].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[20] <= execute_engine.link_pc[20].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[21] <= execute_engine.link_pc[21].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[22] <= execute_engine.link_pc[22].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[23] <= execute_engine.link_pc[23].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[24] <= execute_engine.link_pc[24].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[25] <= execute_engine.link_pc[25].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[26] <= execute_engine.link_pc[26].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[27] <= execute_engine.link_pc[27].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[28] <= execute_engine.link_pc[28].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[29] <= execute_engine.link_pc[29].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[30] <= execute_engine.link_pc[30].DB_MAX_OUTPUT_PORT_TYPE
link_pc_o[31] <= execute_engine.link_pc[31].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[0] <= csr.rdata[0].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[1] <= csr.rdata[1].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[2] <= csr.rdata[2].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[3] <= csr.rdata[3].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[4] <= csr.rdata[4].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[5] <= csr.rdata[5].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[6] <= csr.rdata[6].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[7] <= csr.rdata[7].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[8] <= csr.rdata[8].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[9] <= csr.rdata[9].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[10] <= csr.rdata[10].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[11] <= csr.rdata[11].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[12] <= csr.rdata[12].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[13] <= csr.rdata[13].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[14] <= csr.rdata[14].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[15] <= csr.rdata[15].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[16] <= csr.rdata[16].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[17] <= csr.rdata[17].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[18] <= csr.rdata[18].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[19] <= csr.rdata[19].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[20] <= csr.rdata[20].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[21] <= csr.rdata[21].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[22] <= csr.rdata[22].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[23] <= csr.rdata[23].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[24] <= csr.rdata[24].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[25] <= csr.rdata[25].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[26] <= csr.rdata[26].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[27] <= csr.rdata[27].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[28] <= csr.rdata[28].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[29] <= csr.rdata[29].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[30] <= csr.rdata[30].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[31] <= csr.rdata[31].DB_MAX_OUTPUT_PORT_TYPE
xcsr_we_o <= csr.we.DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[0] <= csr.addr[0].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[1] <= csr.addr[1].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[2] <= csr.addr[2].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[3] <= csr.addr[3].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[4] <= csr.addr[4].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[5] <= csr.addr[5].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[6] <= csr.addr[6].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[7] <= csr.addr[7].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[8] <= csr.addr[8].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[9] <= csr.addr[9].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[10] <= csr.addr[10].DB_MAX_OUTPUT_PORT_TYPE
xcsr_addr_o[11] <= csr.addr[11].DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[0] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[1] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[2] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[3] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[4] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[5] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[6] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[7] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[8] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[9] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[10] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[11] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[12] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[13] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[14] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[15] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[16] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[17] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[18] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[19] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[20] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[21] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[22] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[23] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[24] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[25] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[26] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[27] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[28] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[29] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[30] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
xcsr_wdata_o[31] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
xcsr_rdata_i[0] => Selector112.IN15
xcsr_rdata_i[1] => Selector111.IN15
xcsr_rdata_i[2] => Selector110.IN16
xcsr_rdata_i[3] => Selector109.IN16
xcsr_rdata_i[4] => Selector108.IN15
xcsr_rdata_i[5] => Selector107.IN14
xcsr_rdata_i[6] => Selector106.IN12
xcsr_rdata_i[7] => Selector105.IN17
xcsr_rdata_i[8] => Selector104.IN14
xcsr_rdata_i[9] => Selector103.IN14
xcsr_rdata_i[10] => Selector102.IN12
xcsr_rdata_i[11] => Selector101.IN15
xcsr_rdata_i[12] => Selector100.IN15
xcsr_rdata_i[13] => Selector99.IN12
xcsr_rdata_i[14] => Selector98.IN12
xcsr_rdata_i[15] => Selector97.IN12
xcsr_rdata_i[16] => Selector96.IN14
xcsr_rdata_i[17] => Selector95.IN15
xcsr_rdata_i[18] => Selector94.IN14
xcsr_rdata_i[19] => Selector93.IN14
xcsr_rdata_i[20] => Selector92.IN16
xcsr_rdata_i[21] => Selector91.IN14
xcsr_rdata_i[22] => Selector90.IN14
xcsr_rdata_i[23] => Selector89.IN16
xcsr_rdata_i[24] => Selector88.IN16
xcsr_rdata_i[25] => Selector87.IN14
xcsr_rdata_i[26] => Selector86.IN14
xcsr_rdata_i[27] => Selector85.IN14
xcsr_rdata_i[28] => Selector84.IN14
xcsr_rdata_i[29] => Selector83.IN14
xcsr_rdata_i[30] => Selector82.IN16
xcsr_rdata_i[31] => Selector81.IN15
db_halt_req_i => ~NO_FANOUT~
msi_i => trap_ctrl.irq_pnd[0].DATAIN
mei_i => trap_ctrl.irq_pnd[2].DATAIN
mti_i => trap_ctrl.irq_pnd[1].DATAIN
firq_i[0] => trap_ctrl.irq_pnd[3].DATAIN
firq_i[1] => trap_ctrl.irq_pnd[4].DATAIN
firq_i[2] => trap_ctrl.irq_pnd[5].DATAIN
firq_i[3] => trap_ctrl.irq_pnd[6].DATAIN
firq_i[4] => trap_ctrl.irq_pnd[7].DATAIN
firq_i[5] => trap_ctrl.irq_pnd[8].DATAIN
firq_i[6] => trap_ctrl.irq_pnd[9].DATAIN
firq_i[7] => trap_ctrl.irq_pnd[10].DATAIN
firq_i[8] => trap_ctrl.irq_pnd[11].DATAIN
firq_i[9] => trap_ctrl.irq_pnd[12].DATAIN
firq_i[10] => trap_ctrl.irq_pnd[13].DATAIN
firq_i[11] => trap_ctrl.irq_pnd[14].DATAIN
firq_i[12] => trap_ctrl.irq_pnd[15].DATAIN
firq_i[13] => trap_ctrl.irq_pnd[16].DATAIN
firq_i[14] => trap_ctrl.irq_pnd[17].DATAIN
firq_i[15] => trap_ctrl.irq_pnd[18].DATAIN
lsu_wait_i => execute_engine_fsm_comb.IN1
mar_i[0] => csr.DATAB
mar_i[1] => csr.DATAB
mar_i[2] => csr.DATAB
mar_i[3] => csr.DATAB
mar_i[4] => csr.DATAB
mar_i[5] => csr.DATAB
mar_i[6] => csr.DATAB
mar_i[7] => csr.DATAB
mar_i[8] => csr.DATAB
mar_i[9] => csr.DATAB
mar_i[10] => csr.DATAB
mar_i[11] => csr.DATAB
mar_i[12] => csr.DATAB
mar_i[13] => csr.DATAB
mar_i[14] => csr.DATAB
mar_i[15] => csr.DATAB
mar_i[16] => csr.DATAB
mar_i[17] => csr.DATAB
mar_i[18] => csr.DATAB
mar_i[19] => csr.DATAB
mar_i[20] => csr.DATAB
mar_i[21] => csr.DATAB
mar_i[22] => csr.DATAB
mar_i[23] => csr.DATAB
mar_i[24] => csr.DATAB
mar_i[25] => csr.DATAB
mar_i[26] => csr.DATAB
mar_i[27] => csr.DATAB
mar_i[28] => csr.DATAB
mar_i[29] => csr.DATAB
mar_i[30] => csr.DATAB
mar_i[31] => csr.DATAB
ma_load_i => exc_buf.IN1
ma_store_i => exc_buf.IN1
be_load_i => exc_buf.IN1
be_store_i => exc_buf.IN1


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst
clk_i => r_pnt_ff[0].CLK
clk_i => fifo_mem[1][0].CLK
clk_i => fifo_mem[1][1].CLK
clk_i => fifo_mem[1][2].CLK
clk_i => fifo_mem[1][3].CLK
clk_i => fifo_mem[1][4].CLK
clk_i => fifo_mem[1][5].CLK
clk_i => fifo_mem[1][6].CLK
clk_i => fifo_mem[1][7].CLK
clk_i => fifo_mem[1][8].CLK
clk_i => fifo_mem[1][9].CLK
clk_i => fifo_mem[1][10].CLK
clk_i => fifo_mem[1][11].CLK
clk_i => fifo_mem[1][12].CLK
clk_i => fifo_mem[1][13].CLK
clk_i => fifo_mem[1][14].CLK
clk_i => fifo_mem[1][15].CLK
clk_i => fifo_mem[1][16].CLK
clk_i => fifo_mem[0][0].CLK
clk_i => fifo_mem[0][1].CLK
clk_i => fifo_mem[0][2].CLK
clk_i => fifo_mem[0][3].CLK
clk_i => fifo_mem[0][4].CLK
clk_i => fifo_mem[0][5].CLK
clk_i => fifo_mem[0][6].CLK
clk_i => fifo_mem[0][7].CLK
clk_i => fifo_mem[0][8].CLK
clk_i => fifo_mem[0][9].CLK
clk_i => fifo_mem[0][10].CLK
clk_i => fifo_mem[0][11].CLK
clk_i => fifo_mem[0][12].CLK
clk_i => fifo_mem[0][13].CLK
clk_i => fifo_mem[0][14].CLK
clk_i => fifo_mem[0][15].CLK
clk_i => fifo_mem[0][16].CLK
clk_i => r_pnt[0].CLK
clk_i => r_pnt[1].CLK
clk_i => w_pnt[0].CLK
clk_i => w_pnt[1].CLK
rstn_i => fifo_mem[1][0].ACLR
rstn_i => fifo_mem[1][1].ACLR
rstn_i => fifo_mem[1][2].ACLR
rstn_i => fifo_mem[1][3].ACLR
rstn_i => fifo_mem[1][4].ACLR
rstn_i => fifo_mem[1][5].ACLR
rstn_i => fifo_mem[1][6].ACLR
rstn_i => fifo_mem[1][7].ACLR
rstn_i => fifo_mem[1][8].ACLR
rstn_i => fifo_mem[1][9].ACLR
rstn_i => fifo_mem[1][10].ACLR
rstn_i => fifo_mem[1][11].ACLR
rstn_i => fifo_mem[1][12].ACLR
rstn_i => fifo_mem[1][13].ACLR
rstn_i => fifo_mem[1][14].ACLR
rstn_i => fifo_mem[1][15].ACLR
rstn_i => fifo_mem[1][16].ACLR
rstn_i => fifo_mem[0][0].ACLR
rstn_i => fifo_mem[0][1].ACLR
rstn_i => fifo_mem[0][2].ACLR
rstn_i => fifo_mem[0][3].ACLR
rstn_i => fifo_mem[0][4].ACLR
rstn_i => fifo_mem[0][5].ACLR
rstn_i => fifo_mem[0][6].ACLR
rstn_i => fifo_mem[0][7].ACLR
rstn_i => fifo_mem[0][8].ACLR
rstn_i => fifo_mem[0][9].ACLR
rstn_i => fifo_mem[0][10].ACLR
rstn_i => fifo_mem[0][11].ACLR
rstn_i => fifo_mem[0][12].ACLR
rstn_i => fifo_mem[0][13].ACLR
rstn_i => fifo_mem[0][14].ACLR
rstn_i => fifo_mem[0][15].ACLR
rstn_i => fifo_mem[0][16].ACLR
rstn_i => r_pnt[0].ACLR
rstn_i => r_pnt[1].ACLR
rstn_i => w_pnt[0].ACLR
rstn_i => w_pnt[1].ACLR
clear_i => w_nxt[1].OUTPUTSELECT
clear_i => w_nxt[0].OUTPUTSELECT
clear_i => r_nxt[1].OUTPUTSELECT
clear_i => r_nxt[0].OUTPUTSELECT
half_o <= half.DB_MAX_OUTPUT_PORT_TYPE
wdata_i[0] => fifo_mem.DATAB
wdata_i[0] => fifo_mem.DATAB
wdata_i[1] => fifo_mem.DATAB
wdata_i[1] => fifo_mem.DATAB
wdata_i[2] => fifo_mem.DATAB
wdata_i[2] => fifo_mem.DATAB
wdata_i[3] => fifo_mem.DATAB
wdata_i[3] => fifo_mem.DATAB
wdata_i[4] => fifo_mem.DATAB
wdata_i[4] => fifo_mem.DATAB
wdata_i[5] => fifo_mem.DATAB
wdata_i[5] => fifo_mem.DATAB
wdata_i[6] => fifo_mem.DATAB
wdata_i[6] => fifo_mem.DATAB
wdata_i[7] => fifo_mem.DATAB
wdata_i[7] => fifo_mem.DATAB
wdata_i[8] => fifo_mem.DATAB
wdata_i[8] => fifo_mem.DATAB
wdata_i[9] => fifo_mem.DATAB
wdata_i[9] => fifo_mem.DATAB
wdata_i[10] => fifo_mem.DATAB
wdata_i[10] => fifo_mem.DATAB
wdata_i[11] => fifo_mem.DATAB
wdata_i[11] => fifo_mem.DATAB
wdata_i[12] => fifo_mem.DATAB
wdata_i[12] => fifo_mem.DATAB
wdata_i[13] => fifo_mem.DATAB
wdata_i[13] => fifo_mem.DATAB
wdata_i[14] => fifo_mem.DATAB
wdata_i[14] => fifo_mem.DATAB
wdata_i[15] => fifo_mem.DATAB
wdata_i[15] => fifo_mem.DATAB
wdata_i[16] => fifo_mem.DATAB
wdata_i[16] => fifo_mem.DATAB
we_i => w_nxt.OUTPUTSELECT
we_i => w_nxt.OUTPUTSELECT
we_i => fifo_mem[0][16].ENA
we_i => fifo_mem[0][15].ENA
we_i => fifo_mem[0][14].ENA
we_i => fifo_mem[0][13].ENA
we_i => fifo_mem[0][12].ENA
we_i => fifo_mem[0][11].ENA
we_i => fifo_mem[0][10].ENA
we_i => fifo_mem[0][9].ENA
we_i => fifo_mem[0][8].ENA
we_i => fifo_mem[0][7].ENA
we_i => fifo_mem[0][6].ENA
we_i => fifo_mem[0][5].ENA
we_i => fifo_mem[0][4].ENA
we_i => fifo_mem[0][3].ENA
we_i => fifo_mem[0][2].ENA
we_i => fifo_mem[0][1].ENA
we_i => fifo_mem[0][0].ENA
we_i => fifo_mem[1][16].ENA
we_i => fifo_mem[1][15].ENA
we_i => fifo_mem[1][14].ENA
we_i => fifo_mem[1][13].ENA
we_i => fifo_mem[1][12].ENA
we_i => fifo_mem[1][11].ENA
we_i => fifo_mem[1][10].ENA
we_i => fifo_mem[1][9].ENA
we_i => fifo_mem[1][8].ENA
we_i => fifo_mem[1][7].ENA
we_i => fifo_mem[1][6].ENA
we_i => fifo_mem[1][5].ENA
we_i => fifo_mem[1][4].ENA
we_i => fifo_mem[1][3].ENA
we_i => fifo_mem[1][2].ENA
we_i => fifo_mem[1][1].ENA
we_i => fifo_mem[1][0].ENA
free_o <= full.DB_MAX_OUTPUT_PORT_TYPE
re_i => r_nxt.OUTPUTSELECT
re_i => r_nxt.OUTPUTSELECT
rdata_o[0] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[8] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[9] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[10] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[11] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[12] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[13] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[14] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[15] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[16] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
avail_o <= empty.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst
clk_i => r_pnt_ff[0].CLK
clk_i => fifo_mem[1][0].CLK
clk_i => fifo_mem[1][1].CLK
clk_i => fifo_mem[1][2].CLK
clk_i => fifo_mem[1][3].CLK
clk_i => fifo_mem[1][4].CLK
clk_i => fifo_mem[1][5].CLK
clk_i => fifo_mem[1][6].CLK
clk_i => fifo_mem[1][7].CLK
clk_i => fifo_mem[1][8].CLK
clk_i => fifo_mem[1][9].CLK
clk_i => fifo_mem[1][10].CLK
clk_i => fifo_mem[1][11].CLK
clk_i => fifo_mem[1][12].CLK
clk_i => fifo_mem[1][13].CLK
clk_i => fifo_mem[1][14].CLK
clk_i => fifo_mem[1][15].CLK
clk_i => fifo_mem[1][16].CLK
clk_i => fifo_mem[0][0].CLK
clk_i => fifo_mem[0][1].CLK
clk_i => fifo_mem[0][2].CLK
clk_i => fifo_mem[0][3].CLK
clk_i => fifo_mem[0][4].CLK
clk_i => fifo_mem[0][5].CLK
clk_i => fifo_mem[0][6].CLK
clk_i => fifo_mem[0][7].CLK
clk_i => fifo_mem[0][8].CLK
clk_i => fifo_mem[0][9].CLK
clk_i => fifo_mem[0][10].CLK
clk_i => fifo_mem[0][11].CLK
clk_i => fifo_mem[0][12].CLK
clk_i => fifo_mem[0][13].CLK
clk_i => fifo_mem[0][14].CLK
clk_i => fifo_mem[0][15].CLK
clk_i => fifo_mem[0][16].CLK
clk_i => r_pnt[0].CLK
clk_i => r_pnt[1].CLK
clk_i => w_pnt[0].CLK
clk_i => w_pnt[1].CLK
rstn_i => fifo_mem[1][0].ACLR
rstn_i => fifo_mem[1][1].ACLR
rstn_i => fifo_mem[1][2].ACLR
rstn_i => fifo_mem[1][3].ACLR
rstn_i => fifo_mem[1][4].ACLR
rstn_i => fifo_mem[1][5].ACLR
rstn_i => fifo_mem[1][6].ACLR
rstn_i => fifo_mem[1][7].ACLR
rstn_i => fifo_mem[1][8].ACLR
rstn_i => fifo_mem[1][9].ACLR
rstn_i => fifo_mem[1][10].ACLR
rstn_i => fifo_mem[1][11].ACLR
rstn_i => fifo_mem[1][12].ACLR
rstn_i => fifo_mem[1][13].ACLR
rstn_i => fifo_mem[1][14].ACLR
rstn_i => fifo_mem[1][15].ACLR
rstn_i => fifo_mem[1][16].ACLR
rstn_i => fifo_mem[0][0].ACLR
rstn_i => fifo_mem[0][1].ACLR
rstn_i => fifo_mem[0][2].ACLR
rstn_i => fifo_mem[0][3].ACLR
rstn_i => fifo_mem[0][4].ACLR
rstn_i => fifo_mem[0][5].ACLR
rstn_i => fifo_mem[0][6].ACLR
rstn_i => fifo_mem[0][7].ACLR
rstn_i => fifo_mem[0][8].ACLR
rstn_i => fifo_mem[0][9].ACLR
rstn_i => fifo_mem[0][10].ACLR
rstn_i => fifo_mem[0][11].ACLR
rstn_i => fifo_mem[0][12].ACLR
rstn_i => fifo_mem[0][13].ACLR
rstn_i => fifo_mem[0][14].ACLR
rstn_i => fifo_mem[0][15].ACLR
rstn_i => fifo_mem[0][16].ACLR
rstn_i => r_pnt[0].ACLR
rstn_i => r_pnt[1].ACLR
rstn_i => w_pnt[0].ACLR
rstn_i => w_pnt[1].ACLR
clear_i => w_nxt[1].OUTPUTSELECT
clear_i => w_nxt[0].OUTPUTSELECT
clear_i => r_nxt[1].OUTPUTSELECT
clear_i => r_nxt[0].OUTPUTSELECT
half_o <= half.DB_MAX_OUTPUT_PORT_TYPE
wdata_i[0] => fifo_mem.DATAB
wdata_i[0] => fifo_mem.DATAB
wdata_i[1] => fifo_mem.DATAB
wdata_i[1] => fifo_mem.DATAB
wdata_i[2] => fifo_mem.DATAB
wdata_i[2] => fifo_mem.DATAB
wdata_i[3] => fifo_mem.DATAB
wdata_i[3] => fifo_mem.DATAB
wdata_i[4] => fifo_mem.DATAB
wdata_i[4] => fifo_mem.DATAB
wdata_i[5] => fifo_mem.DATAB
wdata_i[5] => fifo_mem.DATAB
wdata_i[6] => fifo_mem.DATAB
wdata_i[6] => fifo_mem.DATAB
wdata_i[7] => fifo_mem.DATAB
wdata_i[7] => fifo_mem.DATAB
wdata_i[8] => fifo_mem.DATAB
wdata_i[8] => fifo_mem.DATAB
wdata_i[9] => fifo_mem.DATAB
wdata_i[9] => fifo_mem.DATAB
wdata_i[10] => fifo_mem.DATAB
wdata_i[10] => fifo_mem.DATAB
wdata_i[11] => fifo_mem.DATAB
wdata_i[11] => fifo_mem.DATAB
wdata_i[12] => fifo_mem.DATAB
wdata_i[12] => fifo_mem.DATAB
wdata_i[13] => fifo_mem.DATAB
wdata_i[13] => fifo_mem.DATAB
wdata_i[14] => fifo_mem.DATAB
wdata_i[14] => fifo_mem.DATAB
wdata_i[15] => fifo_mem.DATAB
wdata_i[15] => fifo_mem.DATAB
wdata_i[16] => fifo_mem.DATAB
wdata_i[16] => fifo_mem.DATAB
we_i => w_nxt.OUTPUTSELECT
we_i => w_nxt.OUTPUTSELECT
we_i => fifo_mem[0][16].ENA
we_i => fifo_mem[0][15].ENA
we_i => fifo_mem[0][14].ENA
we_i => fifo_mem[0][13].ENA
we_i => fifo_mem[0][12].ENA
we_i => fifo_mem[0][11].ENA
we_i => fifo_mem[0][10].ENA
we_i => fifo_mem[0][9].ENA
we_i => fifo_mem[0][8].ENA
we_i => fifo_mem[0][7].ENA
we_i => fifo_mem[0][6].ENA
we_i => fifo_mem[0][5].ENA
we_i => fifo_mem[0][4].ENA
we_i => fifo_mem[0][3].ENA
we_i => fifo_mem[0][2].ENA
we_i => fifo_mem[0][1].ENA
we_i => fifo_mem[0][0].ENA
we_i => fifo_mem[1][16].ENA
we_i => fifo_mem[1][15].ENA
we_i => fifo_mem[1][14].ENA
we_i => fifo_mem[1][13].ENA
we_i => fifo_mem[1][12].ENA
we_i => fifo_mem[1][11].ENA
we_i => fifo_mem[1][10].ENA
we_i => fifo_mem[1][9].ENA
we_i => fifo_mem[1][8].ENA
we_i => fifo_mem[1][7].ENA
we_i => fifo_mem[1][6].ENA
we_i => fifo_mem[1][5].ENA
we_i => fifo_mem[1][4].ENA
we_i => fifo_mem[1][3].ENA
we_i => fifo_mem[1][2].ENA
we_i => fifo_mem[1][1].ENA
we_i => fifo_mem[1][0].ENA
free_o <= full.DB_MAX_OUTPUT_PORT_TYPE
re_i => r_nxt.OUTPUTSELECT
re_i => r_nxt.OUTPUTSELECT
rdata_o[0] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[8] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[9] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[10] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[11] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[12] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[13] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[14] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[15] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[16] <= rdata_o.DB_MAX_OUTPUT_PORT_TYPE
avail_o <= empty.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\issue_engine_enabled:neorv32_cpu_decompressor_inst
instr16_i[0] => Mux87.IN5
instr16_i[0] => Mux88.IN5
instr16_i[0] => Mux89.IN5
instr16_i[0] => Mux90.IN5
instr16_i[0] => Mux91.IN5
instr16_i[0] => Mux92.IN5
instr16_i[0] => Mux93.IN5
instr16_i[0] => Mux94.IN5
instr16_i[0] => Mux95.IN5
instr16_i[0] => Mux96.IN5
instr16_i[0] => Mux97.IN5
instr16_i[0] => Mux98.IN5
instr16_i[0] => Mux99.IN5
instr16_i[0] => Mux100.IN5
instr16_i[0] => Mux101.IN5
instr16_i[0] => Mux102.IN5
instr16_i[0] => Mux103.IN5
instr16_i[0] => Mux104.IN5
instr16_i[0] => Mux105.IN5
instr16_i[0] => Mux106.IN5
instr16_i[0] => Mux107.IN5
instr16_i[0] => Mux108.IN5
instr16_i[0] => Mux109.IN5
instr16_i[0] => Mux110.IN5
instr16_i[0] => Mux111.IN5
instr16_i[0] => Mux112.IN5
instr16_i[0] => Mux113.IN5
instr16_i[0] => Mux114.IN5
instr16_i[0] => Mux115.IN5
instr16_i[0] => Mux116.IN5
instr16_i[0] => Mux117.IN5
instr16_i[1] => Mux87.IN4
instr16_i[1] => Mux88.IN4
instr16_i[1] => Mux89.IN4
instr16_i[1] => Mux90.IN4
instr16_i[1] => Mux91.IN4
instr16_i[1] => Mux92.IN4
instr16_i[1] => Mux93.IN4
instr16_i[1] => Mux94.IN4
instr16_i[1] => Mux95.IN4
instr16_i[1] => Mux96.IN4
instr16_i[1] => Mux97.IN4
instr16_i[1] => Mux98.IN4
instr16_i[1] => Mux99.IN4
instr16_i[1] => Mux100.IN4
instr16_i[1] => Mux101.IN4
instr16_i[1] => Mux102.IN4
instr16_i[1] => Mux103.IN4
instr16_i[1] => Mux104.IN4
instr16_i[1] => Mux105.IN4
instr16_i[1] => Mux106.IN4
instr16_i[1] => Mux107.IN4
instr16_i[1] => Mux108.IN4
instr16_i[1] => Mux109.IN4
instr16_i[1] => Mux110.IN4
instr16_i[1] => Mux111.IN4
instr16_i[1] => Mux112.IN4
instr16_i[1] => Mux113.IN4
instr16_i[1] => Mux114.IN4
instr16_i[1] => Mux115.IN4
instr16_i[1] => Mux116.IN4
instr16_i[1] => Mux117.IN4
instr16_i[2] => Mux9.IN10
instr16_i[2] => Mux18.IN5
instr16_i[2] => decoded.DATAB
instr16_i[2] => decoded.DATAA
instr16_i[2] => Mux44.IN8
instr16_i[2] => Mux44.IN9
instr16_i[2] => Mux44.IN10
instr16_i[2] => decoded.DATAA
instr16_i[2] => decoded.DATAA
instr16_i[2] => Mux65.IN5
instr16_i[2] => Mux70.IN8
instr16_i[2] => Mux70.IN9
instr16_i[2] => Mux70.IN10
instr16_i[2] => Mux39.IN7
instr16_i[2] => Mux39.IN8
instr16_i[2] => Mux39.IN9
instr16_i[2] => Mux39.IN10
instr16_i[2] => Equal2.IN4
instr16_i[3] => Mux8.IN10
instr16_i[3] => Mux17.IN5
instr16_i[3] => decoded.DATAB
instr16_i[3] => decoded.DATAA
instr16_i[3] => Mux43.IN6
instr16_i[3] => Mux43.IN7
instr16_i[3] => Mux43.IN8
instr16_i[3] => decoded.DATAA
instr16_i[3] => Mux64.IN5
instr16_i[3] => Mux69.IN8
instr16_i[3] => Mux69.IN9
instr16_i[3] => Mux69.IN10
instr16_i[3] => Mux43.IN9
instr16_i[3] => Mux43.IN10
instr16_i[3] => Mux56.IN9
instr16_i[3] => Mux56.IN10
instr16_i[3] => Equal2.IN3
instr16_i[4] => Mux7.IN10
instr16_i[4] => Mux16.IN9
instr16_i[4] => Mux16.IN10
instr16_i[4] => decoded.DATAB
instr16_i[4] => decoded.DATAA
instr16_i[4] => Mux42.IN6
instr16_i[4] => Mux42.IN7
instr16_i[4] => Mux42.IN8
instr16_i[4] => decoded.DATAA
instr16_i[4] => Mux68.IN6
instr16_i[4] => Mux68.IN7
instr16_i[4] => Mux68.IN8
instr16_i[4] => Mux68.IN9
instr16_i[4] => Mux68.IN10
instr16_i[4] => Mux42.IN9
instr16_i[4] => Mux42.IN10
instr16_i[4] => Mux55.IN9
instr16_i[4] => Mux55.IN10
instr16_i[4] => Equal2.IN2
instr16_i[5] => Mux3.IN9
instr16_i[5] => Mux3.IN10
instr16_i[5] => Mux6.IN10
instr16_i[5] => decoded.DATAB
instr16_i[5] => decoded.DATAA
instr16_i[5] => Mux21.IN5
instr16_i[5] => Mux22.IN5
instr16_i[5] => Mux23.IN5
instr16_i[5] => Mux27.IN3
instr16_i[5] => Mux27.IN4
instr16_i[5] => Mux27.IN5
instr16_i[5] => Mux41.IN7
instr16_i[5] => Mux41.IN8
instr16_i[5] => decoded.DATAA
instr16_i[5] => Mux67.IN6
instr16_i[5] => Mux67.IN7
instr16_i[5] => Mux67.IN8
instr16_i[5] => Mux67.IN9
instr16_i[5] => Mux67.IN10
instr16_i[5] => Mux41.IN9
instr16_i[5] => Mux41.IN10
instr16_i[5] => Mux38.IN9
instr16_i[5] => Mux38.IN10
instr16_i[5] => Equal0.IN7
instr16_i[5] => Equal2.IN1
instr16_i[6] => Mux7.IN8
instr16_i[6] => Mux7.IN9
instr16_i[6] => Mux16.IN8
instr16_i[6] => decoded.DATAB
instr16_i[6] => decoded.DATAA
instr16_i[6] => Mux21.IN4
instr16_i[6] => Mux22.IN4
instr16_i[6] => Mux23.IN4
instr16_i[6] => Mux26.IN3
instr16_i[6] => Mux26.IN4
instr16_i[6] => Mux26.IN5
instr16_i[6] => Mux29.IN5
instr16_i[6] => Mux40.IN9
instr16_i[6] => Mux40.IN10
instr16_i[6] => decoded.DATAA
instr16_i[6] => Mux66.IN6
instr16_i[6] => Mux66.IN7
instr16_i[6] => Mux66.IN8
instr16_i[6] => Mux66.IN9
instr16_i[6] => Mux66.IN10
instr16_i[6] => Mux37.IN7
instr16_i[6] => Mux37.IN8
instr16_i[6] => Mux37.IN9
instr16_i[6] => Mux37.IN10
instr16_i[6] => Equal0.IN6
instr16_i[6] => Equal2.IN0
instr16_i[7] => Mux3.IN8
instr16_i[7] => Mux13.IN5
instr16_i[7] => decoded.DATAA
instr16_i[7] => Mux49.IN7
instr16_i[7] => Mux49.IN8
instr16_i[7] => Mux49.IN9
instr16_i[7] => Mux49.IN10
instr16_i[7] => Mux57.IN8
instr16_i[7] => Mux57.IN9
instr16_i[7] => Mux57.IN10
instr16_i[7] => decoded.DATAB
instr16_i[7] => decoded.DATAA
instr16_i[7] => decoded.DATAA
instr16_i[7] => decoded.DATAA
instr16_i[7] => decoded.DATAA
instr16_i[7] => Mux65.IN4
instr16_i[7] => Mux75.IN10
instr16_i[7] => Mux81.IN8
instr16_i[7] => Mux81.IN9
instr16_i[7] => Mux81.IN10
instr16_i[7] => Mux38.IN7
instr16_i[7] => Mux38.IN8
instr16_i[7] => Equal0.IN5
instr16_i[7] => Equal1.IN3
instr16_i[7] => Equal3.IN4
instr16_i[8] => Mux2.IN10
instr16_i[8] => Mux12.IN9
instr16_i[8] => Mux12.IN10
instr16_i[8] => decoded.DATAA
instr16_i[8] => Mux48.IN7
instr16_i[8] => Mux48.IN8
instr16_i[8] => Mux48.IN9
instr16_i[8] => Mux48.IN10
instr16_i[8] => Mux56.IN6
instr16_i[8] => Mux56.IN7
instr16_i[8] => Mux56.IN8
instr16_i[8] => decoded.DATAB
instr16_i[8] => decoded.DATAA
instr16_i[8] => decoded.DATAA
instr16_i[8] => decoded.DATAA
instr16_i[8] => Mux64.IN4
instr16_i[8] => Mux74.IN10
instr16_i[8] => Mux80.IN8
instr16_i[8] => Mux80.IN9
instr16_i[8] => Mux80.IN10
instr16_i[8] => Mux34.IN9
instr16_i[8] => Mux34.IN10
instr16_i[8] => Equal0.IN4
instr16_i[8] => Equal1.IN4
instr16_i[8] => Equal3.IN3
instr16_i[9] => Mux1.IN10
instr16_i[9] => Mux11.IN5
instr16_i[9] => decoded.DATAA
instr16_i[9] => Mux47.IN7
instr16_i[9] => Mux47.IN8
instr16_i[9] => Mux47.IN9
instr16_i[9] => Mux47.IN10
instr16_i[9] => Mux55.IN6
instr16_i[9] => Mux55.IN7
instr16_i[9] => Mux55.IN8
instr16_i[9] => decoded.DATAB
instr16_i[9] => decoded.DATAA
instr16_i[9] => decoded.DATAA
instr16_i[9] => decoded.DATAA
instr16_i[9] => Mux73.IN10
instr16_i[9] => Mux79.IN6
instr16_i[9] => Mux79.IN7
instr16_i[9] => Mux79.IN8
instr16_i[9] => Mux79.IN9
instr16_i[9] => Mux79.IN10
instr16_i[9] => Mux36.IN9
instr16_i[9] => Mux36.IN10
instr16_i[9] => Equal0.IN3
instr16_i[9] => Equal1.IN2
instr16_i[9] => Equal3.IN2
instr16_i[10] => Mux0.IN10
instr16_i[10] => Mux6.IN9
instr16_i[10] => Mux15.IN10
instr16_i[10] => decoded.DATAA
instr16_i[10] => Mux24.IN5
instr16_i[10] => Mux25.IN3
instr16_i[10] => Mux25.IN4
instr16_i[10] => Mux25.IN5
instr16_i[10] => Mux26.IN2
instr16_i[10] => Mux27.IN2
instr16_i[10] => Mux28.IN5
instr16_i[10] => Mux29.IN4
instr16_i[10] => Mux30.IN5
instr16_i[10] => Mux31.IN5
instr16_i[10] => Mux32.IN5
instr16_i[10] => Mux46.IN10
instr16_i[10] => Mux54.IN7
instr16_i[10] => Mux54.IN8
instr16_i[10] => decoded.DATAB
instr16_i[10] => decoded.DATAA
instr16_i[10] => decoded.DATAA
instr16_i[10] => decoded.DATAA
instr16_i[10] => Mux72.IN10
instr16_i[10] => Mux78.IN6
instr16_i[10] => Mux78.IN7
instr16_i[10] => Mux78.IN8
instr16_i[10] => Mux78.IN9
instr16_i[10] => Mux78.IN10
instr16_i[10] => Mux35.IN9
instr16_i[10] => Mux35.IN10
instr16_i[10] => Mux54.IN9
instr16_i[10] => Mux54.IN10
instr16_i[10] => Equal0.IN2
instr16_i[10] => Equal1.IN1
instr16_i[10] => Equal3.IN1
instr16_i[11] => Mux5.IN5
instr16_i[11] => Mux14.IN10
instr16_i[11] => decoded.DATAA
instr16_i[11] => Mux24.IN4
instr16_i[11] => Mux25.IN2
instr16_i[11] => Mux26.IN1
instr16_i[11] => Mux27.IN1
instr16_i[11] => Mux28.IN4
instr16_i[11] => Mux29.IN3
instr16_i[11] => Mux30.IN4
instr16_i[11] => Mux31.IN4
instr16_i[11] => Mux32.IN4
instr16_i[11] => Mux45.IN10
instr16_i[11] => Mux53.IN7
instr16_i[11] => Mux53.IN8
instr16_i[11] => decoded.DATAB
instr16_i[11] => decoded.DATAA
instr16_i[11] => decoded.DATAA
instr16_i[11] => decoded.DATAA
instr16_i[11] => Mux71.IN10
instr16_i[11] => Mux77.IN6
instr16_i[11] => Mux77.IN7
instr16_i[11] => Mux77.IN8
instr16_i[11] => Mux77.IN9
instr16_i[11] => Mux77.IN10
instr16_i[11] => Mux40.IN7
instr16_i[11] => Mux40.IN8
instr16_i[11] => Mux53.IN9
instr16_i[11] => Mux53.IN10
instr16_i[11] => Equal0.IN1
instr16_i[11] => Equal1.IN0
instr16_i[11] => Equal3.IN0
instr16_i[12] => Mux4.IN8
instr16_i[12] => Mux4.IN9
instr16_i[12] => Mux4.IN10
instr16_i[12] => decoded.DATAA
instr16_i[12] => decoded.DATAA
instr16_i[12] => decoded.DATAA
instr16_i[12] => decoded.DATAA
instr16_i[12] => decoded.DATAA
instr16_i[12] => decoded.DATAA
instr16_i[12] => Mux24.IN3
instr16_i[12] => Mux25.IN1
instr16_i[12] => Mux32.IN1
instr16_i[12] => Mux32.IN2
instr16_i[12] => Mux32.IN3
instr16_i[12] => Mux33.IN4
instr16_i[12] => Mux33.IN5
instr16_i[12] => Mux33.IN6
instr16_i[12] => Mux34.IN4
instr16_i[12] => Mux34.IN5
instr16_i[12] => Mux34.IN6
instr16_i[12] => Mux35.IN4
instr16_i[12] => Mux35.IN5
instr16_i[12] => Mux35.IN6
instr16_i[12] => Mux36.IN5
instr16_i[12] => Mux36.IN6
instr16_i[12] => Mux37.IN5
instr16_i[12] => Mux37.IN6
instr16_i[12] => Mux38.IN5
instr16_i[12] => Mux38.IN6
instr16_i[12] => Mux39.IN5
instr16_i[12] => Mux39.IN6
instr16_i[12] => decoded.DATAB
instr16_i[12] => Mux86.IN10
instr16_i[12] => Mux33.IN7
instr16_i[12] => Mux33.IN8
instr16_i[12] => Mux45.IN8
instr16_i[12] => Mux45.IN9
instr16_i[12] => Mux46.IN8
instr16_i[12] => Mux46.IN9
instr16_i[12] => Mux47.IN5
instr16_i[12] => Mux47.IN6
instr16_i[12] => Mux48.IN5
instr16_i[12] => Mux48.IN6
instr16_i[12] => Mux49.IN5
instr16_i[12] => Mux49.IN6
instr16_i[12] => Mux50.IN9
instr16_i[12] => Mux50.IN10
instr16_i[12] => Mux51.IN9
instr16_i[12] => Mux51.IN10
instr16_i[12] => Mux52.IN9
instr16_i[12] => Mux52.IN10
instr16_i[12] => Mux44.IN6
instr16_i[12] => Mux44.IN7
instr16_i[12] => Mux33.IN9
instr16_i[12] => Mux33.IN10
instr16_i[12] => Mux57.IN6
instr16_i[12] => Mux57.IN7
instr16_i[12] => Mux34.IN7
instr16_i[12] => Mux34.IN8
instr16_i[12] => Mux35.IN7
instr16_i[12] => Mux35.IN8
instr16_i[12] => Mux36.IN7
instr16_i[12] => Mux36.IN8
instr16_i[12] => Equal0.IN0
instr16_i[12] => decoded.OUTPUTSELECT
instr16_i[12] => decoded.OUTPUTSELECT
instr16_i[12] => decoded.OUTPUTSELECT
instr16_i[12] => decoded.OUTPUTSELECT
instr16_i[12] => decoded.OUTPUTSELECT
instr16_i[12] => decoded.OUTPUTSELECT
instr16_i[12] => decoded.OUTPUTSELECT
instr16_i[12] => decoded.OUTPUTSELECT
instr16_i[12] => decoded.OUTPUTSELECT
instr16_i[12] => illegal.OUTPUTSELECT
instr16_i[12] => decompressor.IN1
instr16_i[13] => Mux0.IN9
instr16_i[13] => Mux1.IN9
instr16_i[13] => Mux2.IN9
instr16_i[13] => Mux3.IN7
instr16_i[13] => Mux4.IN7
instr16_i[13] => Mux5.IN4
instr16_i[13] => Mux6.IN8
instr16_i[13] => Mux7.IN7
instr16_i[13] => Mux8.IN9
instr16_i[13] => Mux9.IN9
instr16_i[13] => Mux10.IN5
instr16_i[13] => Mux11.IN4
instr16_i[13] => Mux12.IN8
instr16_i[13] => Mux13.IN4
instr16_i[13] => Mux14.IN9
instr16_i[13] => Mux15.IN9
instr16_i[13] => Mux16.IN7
instr16_i[13] => Mux17.IN4
instr16_i[13] => Mux18.IN4
instr16_i[13] => Mux19.IN10
instr16_i[13] => Mux20.IN10
instr16_i[13] => Mux33.IN3
instr16_i[13] => Mux34.IN3
instr16_i[13] => Mux35.IN3
instr16_i[13] => Mux36.IN4
instr16_i[13] => Mux37.IN4
instr16_i[13] => Mux38.IN4
instr16_i[13] => Mux39.IN4
instr16_i[13] => Mux40.IN6
instr16_i[13] => Mux41.IN6
instr16_i[13] => Mux42.IN5
instr16_i[13] => Mux43.IN5
instr16_i[13] => Mux44.IN5
instr16_i[13] => Mux45.IN7
instr16_i[13] => Mux46.IN7
instr16_i[13] => Mux47.IN4
instr16_i[13] => Mux48.IN4
instr16_i[13] => Mux49.IN4
instr16_i[13] => Mux50.IN8
instr16_i[13] => Mux51.IN8
instr16_i[13] => Mux52.IN6
instr16_i[13] => Mux52.IN7
instr16_i[13] => Mux52.IN8
instr16_i[13] => Mux53.IN6
instr16_i[13] => Mux54.IN6
instr16_i[13] => Mux55.IN5
instr16_i[13] => Mux56.IN5
instr16_i[13] => Mux57.IN5
instr16_i[13] => Mux58.IN10
instr16_i[13] => Mux59.IN10
instr16_i[13] => Mux60.IN10
instr16_i[13] => Mux61.IN5
instr16_i[13] => Mux62.IN10
instr16_i[13] => Mux63.IN10
instr16_i[13] => decompressor.IN1
instr16_i[13] => Mux66.IN5
instr16_i[13] => Mux67.IN5
instr16_i[13] => Mux68.IN5
instr16_i[13] => Mux69.IN7
instr16_i[13] => Mux70.IN7
instr16_i[13] => Mux71.IN9
instr16_i[13] => Mux72.IN9
instr16_i[13] => Mux73.IN9
instr16_i[13] => Mux74.IN9
instr16_i[13] => Mux75.IN9
instr16_i[13] => Mux76.IN10
instr16_i[13] => Mux77.IN5
instr16_i[13] => Mux78.IN5
instr16_i[13] => Mux79.IN5
instr16_i[13] => Mux80.IN7
instr16_i[13] => Mux81.IN7
instr16_i[13] => Mux82.IN10
instr16_i[13] => Mux83.IN10
instr16_i[13] => Mux84.IN10
instr16_i[13] => Mux85.IN10
instr16_i[13] => Mux86.IN7
instr16_i[13] => Mux86.IN8
instr16_i[13] => Mux86.IN9
instr16_i[14] => Mux0.IN8
instr16_i[14] => Mux1.IN8
instr16_i[14] => Mux2.IN8
instr16_i[14] => Mux3.IN6
instr16_i[14] => Mux4.IN6
instr16_i[14] => Mux6.IN7
instr16_i[14] => Mux7.IN6
instr16_i[14] => Mux8.IN8
instr16_i[14] => Mux9.IN8
instr16_i[14] => Mux10.IN4
instr16_i[14] => Mux11.IN3
instr16_i[14] => Mux12.IN7
instr16_i[14] => Mux13.IN3
instr16_i[14] => Mux14.IN8
instr16_i[14] => Mux15.IN8
instr16_i[14] => Mux16.IN6
instr16_i[14] => Mux19.IN9
instr16_i[14] => Mux20.IN9
instr16_i[14] => Mux33.IN2
instr16_i[14] => Mux34.IN2
instr16_i[14] => Mux35.IN2
instr16_i[14] => Mux36.IN3
instr16_i[14] => Mux37.IN3
instr16_i[14] => Mux38.IN3
instr16_i[14] => Mux39.IN3
instr16_i[14] => Mux40.IN5
instr16_i[14] => Mux41.IN5
instr16_i[14] => Mux42.IN4
instr16_i[14] => Mux43.IN4
instr16_i[14] => Mux44.IN4
instr16_i[14] => Mux45.IN6
instr16_i[14] => Mux46.IN6
instr16_i[14] => Mux47.IN3
instr16_i[14] => Mux48.IN3
instr16_i[14] => Mux49.IN3
instr16_i[14] => Mux50.IN7
instr16_i[14] => Mux51.IN7
instr16_i[14] => Mux52.IN5
instr16_i[14] => Mux53.IN5
instr16_i[14] => Mux54.IN5
instr16_i[14] => Mux55.IN4
instr16_i[14] => Mux56.IN4
instr16_i[14] => Mux57.IN4
instr16_i[14] => Mux58.IN9
instr16_i[14] => Mux59.IN9
instr16_i[14] => Mux60.IN9
instr16_i[14] => Mux61.IN4
instr16_i[14] => Mux62.IN9
instr16_i[14] => Mux63.IN9
instr16_i[14] => Mux64.IN3
instr16_i[14] => Mux65.IN3
instr16_i[14] => decoded.OUTPUTSELECT
instr16_i[14] => Mux66.IN4
instr16_i[14] => Mux67.IN4
instr16_i[14] => Mux68.IN4
instr16_i[14] => Mux69.IN6
instr16_i[14] => Mux70.IN6
instr16_i[14] => Mux71.IN8
instr16_i[14] => Mux72.IN8
instr16_i[14] => Mux73.IN8
instr16_i[14] => Mux74.IN8
instr16_i[14] => Mux75.IN8
instr16_i[14] => Mux76.IN9
instr16_i[14] => Mux77.IN4
instr16_i[14] => Mux78.IN4
instr16_i[14] => Mux79.IN4
instr16_i[14] => Mux80.IN6
instr16_i[14] => Mux81.IN6
instr16_i[14] => Mux82.IN9
instr16_i[14] => Mux83.IN9
instr16_i[14] => Mux84.IN9
instr16_i[14] => Mux85.IN9
instr16_i[14] => Mux86.IN6
instr16_i[14] => Mux105.IN2
instr16_i[14] => Mux105.IN3
instr16_i[15] => Mux0.IN7
instr16_i[15] => Mux1.IN7
instr16_i[15] => Mux2.IN7
instr16_i[15] => Mux3.IN5
instr16_i[15] => Mux4.IN5
instr16_i[15] => Mux5.IN3
instr16_i[15] => Mux6.IN6
instr16_i[15] => Mux7.IN5
instr16_i[15] => Mux8.IN7
instr16_i[15] => Mux9.IN7
instr16_i[15] => Mux12.IN6
instr16_i[15] => Mux14.IN7
instr16_i[15] => Mux15.IN7
instr16_i[15] => Mux16.IN5
instr16_i[15] => Mux17.IN3
instr16_i[15] => Mux18.IN3
instr16_i[15] => Mux19.IN8
instr16_i[15] => Mux20.IN8
instr16_i[15] => Mux33.IN1
instr16_i[15] => Mux34.IN1
instr16_i[15] => Mux35.IN1
instr16_i[15] => Mux36.IN2
instr16_i[15] => Mux37.IN2
instr16_i[15] => Mux38.IN2
instr16_i[15] => Mux39.IN2
instr16_i[15] => Mux40.IN4
instr16_i[15] => Mux41.IN4
instr16_i[15] => Mux42.IN3
instr16_i[15] => Mux43.IN3
instr16_i[15] => Mux44.IN3
instr16_i[15] => Mux45.IN5
instr16_i[15] => Mux46.IN5
instr16_i[15] => Mux47.IN2
instr16_i[15] => Mux48.IN2
instr16_i[15] => Mux49.IN2
instr16_i[15] => Mux50.IN6
instr16_i[15] => Mux51.IN6
instr16_i[15] => Mux52.IN4
instr16_i[15] => Mux53.IN4
instr16_i[15] => Mux54.IN4
instr16_i[15] => Mux55.IN3
instr16_i[15] => Mux56.IN3
instr16_i[15] => Mux57.IN3
instr16_i[15] => Mux58.IN8
instr16_i[15] => Mux59.IN8
instr16_i[15] => Mux60.IN8
instr16_i[15] => Mux62.IN8
instr16_i[15] => Mux63.IN8
instr16_i[15] => Mux64.IN2
instr16_i[15] => Mux65.IN2
instr16_i[15] => Mux66.IN3
instr16_i[15] => Mux67.IN3
instr16_i[15] => Mux68.IN3
instr16_i[15] => Mux69.IN5
instr16_i[15] => Mux70.IN5
instr16_i[15] => Mux71.IN7
instr16_i[15] => Mux72.IN7
instr16_i[15] => Mux73.IN7
instr16_i[15] => Mux74.IN7
instr16_i[15] => Mux75.IN7
instr16_i[15] => Mux76.IN8
instr16_i[15] => Mux77.IN3
instr16_i[15] => Mux78.IN3
instr16_i[15] => Mux79.IN3
instr16_i[15] => Mux80.IN5
instr16_i[15] => Mux81.IN5
instr16_i[15] => Mux82.IN8
instr16_i[15] => Mux83.IN8
instr16_i[15] => Mux84.IN8
instr16_i[15] => Mux85.IN8
instr16_i[15] => Mux86.IN5
instr16_i[15] => Mux57.IN0
instr16_i[15] => Mux57.IN1
instr32_o[0] <= <VCC>
instr32_o[1] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[2] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[3] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[4] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[5] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[6] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[7] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[8] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[9] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[10] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[11] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[12] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[13] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[14] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[15] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[16] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[17] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[18] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[19] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[20] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[21] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[22] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[23] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[24] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[25] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[26] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[27] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[28] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[29] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[30] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
instr32_o[31] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst
clk_i => reg_file[0][0].CLK
clk_i => reg_file[0][1].CLK
clk_i => reg_file[0][2].CLK
clk_i => reg_file[0][3].CLK
clk_i => reg_file[0][4].CLK
clk_i => reg_file[0][5].CLK
clk_i => reg_file[0][6].CLK
clk_i => reg_file[0][7].CLK
clk_i => reg_file[0][8].CLK
clk_i => reg_file[0][9].CLK
clk_i => reg_file[0][10].CLK
clk_i => reg_file[0][11].CLK
clk_i => reg_file[0][12].CLK
clk_i => reg_file[0][13].CLK
clk_i => reg_file[0][14].CLK
clk_i => reg_file[0][15].CLK
clk_i => reg_file[0][16].CLK
clk_i => reg_file[0][17].CLK
clk_i => reg_file[0][18].CLK
clk_i => reg_file[0][19].CLK
clk_i => reg_file[0][20].CLK
clk_i => reg_file[0][21].CLK
clk_i => reg_file[0][22].CLK
clk_i => reg_file[0][23].CLK
clk_i => reg_file[0][24].CLK
clk_i => reg_file[0][25].CLK
clk_i => reg_file[0][26].CLK
clk_i => reg_file[0][27].CLK
clk_i => reg_file[0][28].CLK
clk_i => reg_file[0][29].CLK
clk_i => reg_file[0][30].CLK
clk_i => reg_file[0][31].CLK
clk_i => reg_file[1][0].CLK
clk_i => reg_file[1][1].CLK
clk_i => reg_file[1][2].CLK
clk_i => reg_file[1][3].CLK
clk_i => reg_file[1][4].CLK
clk_i => reg_file[1][5].CLK
clk_i => reg_file[1][6].CLK
clk_i => reg_file[1][7].CLK
clk_i => reg_file[1][8].CLK
clk_i => reg_file[1][9].CLK
clk_i => reg_file[1][10].CLK
clk_i => reg_file[1][11].CLK
clk_i => reg_file[1][12].CLK
clk_i => reg_file[1][13].CLK
clk_i => reg_file[1][14].CLK
clk_i => reg_file[1][15].CLK
clk_i => reg_file[1][16].CLK
clk_i => reg_file[1][17].CLK
clk_i => reg_file[1][18].CLK
clk_i => reg_file[1][19].CLK
clk_i => reg_file[1][20].CLK
clk_i => reg_file[1][21].CLK
clk_i => reg_file[1][22].CLK
clk_i => reg_file[1][23].CLK
clk_i => reg_file[1][24].CLK
clk_i => reg_file[1][25].CLK
clk_i => reg_file[1][26].CLK
clk_i => reg_file[1][27].CLK
clk_i => reg_file[1][28].CLK
clk_i => reg_file[1][29].CLK
clk_i => reg_file[1][30].CLK
clk_i => reg_file[1][31].CLK
clk_i => reg_file[2][0].CLK
clk_i => reg_file[2][1].CLK
clk_i => reg_file[2][2].CLK
clk_i => reg_file[2][3].CLK
clk_i => reg_file[2][4].CLK
clk_i => reg_file[2][5].CLK
clk_i => reg_file[2][6].CLK
clk_i => reg_file[2][7].CLK
clk_i => reg_file[2][8].CLK
clk_i => reg_file[2][9].CLK
clk_i => reg_file[2][10].CLK
clk_i => reg_file[2][11].CLK
clk_i => reg_file[2][12].CLK
clk_i => reg_file[2][13].CLK
clk_i => reg_file[2][14].CLK
clk_i => reg_file[2][15].CLK
clk_i => reg_file[2][16].CLK
clk_i => reg_file[2][17].CLK
clk_i => reg_file[2][18].CLK
clk_i => reg_file[2][19].CLK
clk_i => reg_file[2][20].CLK
clk_i => reg_file[2][21].CLK
clk_i => reg_file[2][22].CLK
clk_i => reg_file[2][23].CLK
clk_i => reg_file[2][24].CLK
clk_i => reg_file[2][25].CLK
clk_i => reg_file[2][26].CLK
clk_i => reg_file[2][27].CLK
clk_i => reg_file[2][28].CLK
clk_i => reg_file[2][29].CLK
clk_i => reg_file[2][30].CLK
clk_i => reg_file[2][31].CLK
clk_i => reg_file[3][0].CLK
clk_i => reg_file[3][1].CLK
clk_i => reg_file[3][2].CLK
clk_i => reg_file[3][3].CLK
clk_i => reg_file[3][4].CLK
clk_i => reg_file[3][5].CLK
clk_i => reg_file[3][6].CLK
clk_i => reg_file[3][7].CLK
clk_i => reg_file[3][8].CLK
clk_i => reg_file[3][9].CLK
clk_i => reg_file[3][10].CLK
clk_i => reg_file[3][11].CLK
clk_i => reg_file[3][12].CLK
clk_i => reg_file[3][13].CLK
clk_i => reg_file[3][14].CLK
clk_i => reg_file[3][15].CLK
clk_i => reg_file[3][16].CLK
clk_i => reg_file[3][17].CLK
clk_i => reg_file[3][18].CLK
clk_i => reg_file[3][19].CLK
clk_i => reg_file[3][20].CLK
clk_i => reg_file[3][21].CLK
clk_i => reg_file[3][22].CLK
clk_i => reg_file[3][23].CLK
clk_i => reg_file[3][24].CLK
clk_i => reg_file[3][25].CLK
clk_i => reg_file[3][26].CLK
clk_i => reg_file[3][27].CLK
clk_i => reg_file[3][28].CLK
clk_i => reg_file[3][29].CLK
clk_i => reg_file[3][30].CLK
clk_i => reg_file[3][31].CLK
clk_i => reg_file[4][0].CLK
clk_i => reg_file[4][1].CLK
clk_i => reg_file[4][2].CLK
clk_i => reg_file[4][3].CLK
clk_i => reg_file[4][4].CLK
clk_i => reg_file[4][5].CLK
clk_i => reg_file[4][6].CLK
clk_i => reg_file[4][7].CLK
clk_i => reg_file[4][8].CLK
clk_i => reg_file[4][9].CLK
clk_i => reg_file[4][10].CLK
clk_i => reg_file[4][11].CLK
clk_i => reg_file[4][12].CLK
clk_i => reg_file[4][13].CLK
clk_i => reg_file[4][14].CLK
clk_i => reg_file[4][15].CLK
clk_i => reg_file[4][16].CLK
clk_i => reg_file[4][17].CLK
clk_i => reg_file[4][18].CLK
clk_i => reg_file[4][19].CLK
clk_i => reg_file[4][20].CLK
clk_i => reg_file[4][21].CLK
clk_i => reg_file[4][22].CLK
clk_i => reg_file[4][23].CLK
clk_i => reg_file[4][24].CLK
clk_i => reg_file[4][25].CLK
clk_i => reg_file[4][26].CLK
clk_i => reg_file[4][27].CLK
clk_i => reg_file[4][28].CLK
clk_i => reg_file[4][29].CLK
clk_i => reg_file[4][30].CLK
clk_i => reg_file[4][31].CLK
clk_i => reg_file[5][0].CLK
clk_i => reg_file[5][1].CLK
clk_i => reg_file[5][2].CLK
clk_i => reg_file[5][3].CLK
clk_i => reg_file[5][4].CLK
clk_i => reg_file[5][5].CLK
clk_i => reg_file[5][6].CLK
clk_i => reg_file[5][7].CLK
clk_i => reg_file[5][8].CLK
clk_i => reg_file[5][9].CLK
clk_i => reg_file[5][10].CLK
clk_i => reg_file[5][11].CLK
clk_i => reg_file[5][12].CLK
clk_i => reg_file[5][13].CLK
clk_i => reg_file[5][14].CLK
clk_i => reg_file[5][15].CLK
clk_i => reg_file[5][16].CLK
clk_i => reg_file[5][17].CLK
clk_i => reg_file[5][18].CLK
clk_i => reg_file[5][19].CLK
clk_i => reg_file[5][20].CLK
clk_i => reg_file[5][21].CLK
clk_i => reg_file[5][22].CLK
clk_i => reg_file[5][23].CLK
clk_i => reg_file[5][24].CLK
clk_i => reg_file[5][25].CLK
clk_i => reg_file[5][26].CLK
clk_i => reg_file[5][27].CLK
clk_i => reg_file[5][28].CLK
clk_i => reg_file[5][29].CLK
clk_i => reg_file[5][30].CLK
clk_i => reg_file[5][31].CLK
clk_i => reg_file[6][0].CLK
clk_i => reg_file[6][1].CLK
clk_i => reg_file[6][2].CLK
clk_i => reg_file[6][3].CLK
clk_i => reg_file[6][4].CLK
clk_i => reg_file[6][5].CLK
clk_i => reg_file[6][6].CLK
clk_i => reg_file[6][7].CLK
clk_i => reg_file[6][8].CLK
clk_i => reg_file[6][9].CLK
clk_i => reg_file[6][10].CLK
clk_i => reg_file[6][11].CLK
clk_i => reg_file[6][12].CLK
clk_i => reg_file[6][13].CLK
clk_i => reg_file[6][14].CLK
clk_i => reg_file[6][15].CLK
clk_i => reg_file[6][16].CLK
clk_i => reg_file[6][17].CLK
clk_i => reg_file[6][18].CLK
clk_i => reg_file[6][19].CLK
clk_i => reg_file[6][20].CLK
clk_i => reg_file[6][21].CLK
clk_i => reg_file[6][22].CLK
clk_i => reg_file[6][23].CLK
clk_i => reg_file[6][24].CLK
clk_i => reg_file[6][25].CLK
clk_i => reg_file[6][26].CLK
clk_i => reg_file[6][27].CLK
clk_i => reg_file[6][28].CLK
clk_i => reg_file[6][29].CLK
clk_i => reg_file[6][30].CLK
clk_i => reg_file[6][31].CLK
clk_i => reg_file[7][0].CLK
clk_i => reg_file[7][1].CLK
clk_i => reg_file[7][2].CLK
clk_i => reg_file[7][3].CLK
clk_i => reg_file[7][4].CLK
clk_i => reg_file[7][5].CLK
clk_i => reg_file[7][6].CLK
clk_i => reg_file[7][7].CLK
clk_i => reg_file[7][8].CLK
clk_i => reg_file[7][9].CLK
clk_i => reg_file[7][10].CLK
clk_i => reg_file[7][11].CLK
clk_i => reg_file[7][12].CLK
clk_i => reg_file[7][13].CLK
clk_i => reg_file[7][14].CLK
clk_i => reg_file[7][15].CLK
clk_i => reg_file[7][16].CLK
clk_i => reg_file[7][17].CLK
clk_i => reg_file[7][18].CLK
clk_i => reg_file[7][19].CLK
clk_i => reg_file[7][20].CLK
clk_i => reg_file[7][21].CLK
clk_i => reg_file[7][22].CLK
clk_i => reg_file[7][23].CLK
clk_i => reg_file[7][24].CLK
clk_i => reg_file[7][25].CLK
clk_i => reg_file[7][26].CLK
clk_i => reg_file[7][27].CLK
clk_i => reg_file[7][28].CLK
clk_i => reg_file[7][29].CLK
clk_i => reg_file[7][30].CLK
clk_i => reg_file[7][31].CLK
clk_i => reg_file[8][0].CLK
clk_i => reg_file[8][1].CLK
clk_i => reg_file[8][2].CLK
clk_i => reg_file[8][3].CLK
clk_i => reg_file[8][4].CLK
clk_i => reg_file[8][5].CLK
clk_i => reg_file[8][6].CLK
clk_i => reg_file[8][7].CLK
clk_i => reg_file[8][8].CLK
clk_i => reg_file[8][9].CLK
clk_i => reg_file[8][10].CLK
clk_i => reg_file[8][11].CLK
clk_i => reg_file[8][12].CLK
clk_i => reg_file[8][13].CLK
clk_i => reg_file[8][14].CLK
clk_i => reg_file[8][15].CLK
clk_i => reg_file[8][16].CLK
clk_i => reg_file[8][17].CLK
clk_i => reg_file[8][18].CLK
clk_i => reg_file[8][19].CLK
clk_i => reg_file[8][20].CLK
clk_i => reg_file[8][21].CLK
clk_i => reg_file[8][22].CLK
clk_i => reg_file[8][23].CLK
clk_i => reg_file[8][24].CLK
clk_i => reg_file[8][25].CLK
clk_i => reg_file[8][26].CLK
clk_i => reg_file[8][27].CLK
clk_i => reg_file[8][28].CLK
clk_i => reg_file[8][29].CLK
clk_i => reg_file[8][30].CLK
clk_i => reg_file[8][31].CLK
clk_i => reg_file[9][0].CLK
clk_i => reg_file[9][1].CLK
clk_i => reg_file[9][2].CLK
clk_i => reg_file[9][3].CLK
clk_i => reg_file[9][4].CLK
clk_i => reg_file[9][5].CLK
clk_i => reg_file[9][6].CLK
clk_i => reg_file[9][7].CLK
clk_i => reg_file[9][8].CLK
clk_i => reg_file[9][9].CLK
clk_i => reg_file[9][10].CLK
clk_i => reg_file[9][11].CLK
clk_i => reg_file[9][12].CLK
clk_i => reg_file[9][13].CLK
clk_i => reg_file[9][14].CLK
clk_i => reg_file[9][15].CLK
clk_i => reg_file[9][16].CLK
clk_i => reg_file[9][17].CLK
clk_i => reg_file[9][18].CLK
clk_i => reg_file[9][19].CLK
clk_i => reg_file[9][20].CLK
clk_i => reg_file[9][21].CLK
clk_i => reg_file[9][22].CLK
clk_i => reg_file[9][23].CLK
clk_i => reg_file[9][24].CLK
clk_i => reg_file[9][25].CLK
clk_i => reg_file[9][26].CLK
clk_i => reg_file[9][27].CLK
clk_i => reg_file[9][28].CLK
clk_i => reg_file[9][29].CLK
clk_i => reg_file[9][30].CLK
clk_i => reg_file[9][31].CLK
clk_i => reg_file[10][0].CLK
clk_i => reg_file[10][1].CLK
clk_i => reg_file[10][2].CLK
clk_i => reg_file[10][3].CLK
clk_i => reg_file[10][4].CLK
clk_i => reg_file[10][5].CLK
clk_i => reg_file[10][6].CLK
clk_i => reg_file[10][7].CLK
clk_i => reg_file[10][8].CLK
clk_i => reg_file[10][9].CLK
clk_i => reg_file[10][10].CLK
clk_i => reg_file[10][11].CLK
clk_i => reg_file[10][12].CLK
clk_i => reg_file[10][13].CLK
clk_i => reg_file[10][14].CLK
clk_i => reg_file[10][15].CLK
clk_i => reg_file[10][16].CLK
clk_i => reg_file[10][17].CLK
clk_i => reg_file[10][18].CLK
clk_i => reg_file[10][19].CLK
clk_i => reg_file[10][20].CLK
clk_i => reg_file[10][21].CLK
clk_i => reg_file[10][22].CLK
clk_i => reg_file[10][23].CLK
clk_i => reg_file[10][24].CLK
clk_i => reg_file[10][25].CLK
clk_i => reg_file[10][26].CLK
clk_i => reg_file[10][27].CLK
clk_i => reg_file[10][28].CLK
clk_i => reg_file[10][29].CLK
clk_i => reg_file[10][30].CLK
clk_i => reg_file[10][31].CLK
clk_i => reg_file[11][0].CLK
clk_i => reg_file[11][1].CLK
clk_i => reg_file[11][2].CLK
clk_i => reg_file[11][3].CLK
clk_i => reg_file[11][4].CLK
clk_i => reg_file[11][5].CLK
clk_i => reg_file[11][6].CLK
clk_i => reg_file[11][7].CLK
clk_i => reg_file[11][8].CLK
clk_i => reg_file[11][9].CLK
clk_i => reg_file[11][10].CLK
clk_i => reg_file[11][11].CLK
clk_i => reg_file[11][12].CLK
clk_i => reg_file[11][13].CLK
clk_i => reg_file[11][14].CLK
clk_i => reg_file[11][15].CLK
clk_i => reg_file[11][16].CLK
clk_i => reg_file[11][17].CLK
clk_i => reg_file[11][18].CLK
clk_i => reg_file[11][19].CLK
clk_i => reg_file[11][20].CLK
clk_i => reg_file[11][21].CLK
clk_i => reg_file[11][22].CLK
clk_i => reg_file[11][23].CLK
clk_i => reg_file[11][24].CLK
clk_i => reg_file[11][25].CLK
clk_i => reg_file[11][26].CLK
clk_i => reg_file[11][27].CLK
clk_i => reg_file[11][28].CLK
clk_i => reg_file[11][29].CLK
clk_i => reg_file[11][30].CLK
clk_i => reg_file[11][31].CLK
clk_i => reg_file[12][0].CLK
clk_i => reg_file[12][1].CLK
clk_i => reg_file[12][2].CLK
clk_i => reg_file[12][3].CLK
clk_i => reg_file[12][4].CLK
clk_i => reg_file[12][5].CLK
clk_i => reg_file[12][6].CLK
clk_i => reg_file[12][7].CLK
clk_i => reg_file[12][8].CLK
clk_i => reg_file[12][9].CLK
clk_i => reg_file[12][10].CLK
clk_i => reg_file[12][11].CLK
clk_i => reg_file[12][12].CLK
clk_i => reg_file[12][13].CLK
clk_i => reg_file[12][14].CLK
clk_i => reg_file[12][15].CLK
clk_i => reg_file[12][16].CLK
clk_i => reg_file[12][17].CLK
clk_i => reg_file[12][18].CLK
clk_i => reg_file[12][19].CLK
clk_i => reg_file[12][20].CLK
clk_i => reg_file[12][21].CLK
clk_i => reg_file[12][22].CLK
clk_i => reg_file[12][23].CLK
clk_i => reg_file[12][24].CLK
clk_i => reg_file[12][25].CLK
clk_i => reg_file[12][26].CLK
clk_i => reg_file[12][27].CLK
clk_i => reg_file[12][28].CLK
clk_i => reg_file[12][29].CLK
clk_i => reg_file[12][30].CLK
clk_i => reg_file[12][31].CLK
clk_i => reg_file[13][0].CLK
clk_i => reg_file[13][1].CLK
clk_i => reg_file[13][2].CLK
clk_i => reg_file[13][3].CLK
clk_i => reg_file[13][4].CLK
clk_i => reg_file[13][5].CLK
clk_i => reg_file[13][6].CLK
clk_i => reg_file[13][7].CLK
clk_i => reg_file[13][8].CLK
clk_i => reg_file[13][9].CLK
clk_i => reg_file[13][10].CLK
clk_i => reg_file[13][11].CLK
clk_i => reg_file[13][12].CLK
clk_i => reg_file[13][13].CLK
clk_i => reg_file[13][14].CLK
clk_i => reg_file[13][15].CLK
clk_i => reg_file[13][16].CLK
clk_i => reg_file[13][17].CLK
clk_i => reg_file[13][18].CLK
clk_i => reg_file[13][19].CLK
clk_i => reg_file[13][20].CLK
clk_i => reg_file[13][21].CLK
clk_i => reg_file[13][22].CLK
clk_i => reg_file[13][23].CLK
clk_i => reg_file[13][24].CLK
clk_i => reg_file[13][25].CLK
clk_i => reg_file[13][26].CLK
clk_i => reg_file[13][27].CLK
clk_i => reg_file[13][28].CLK
clk_i => reg_file[13][29].CLK
clk_i => reg_file[13][30].CLK
clk_i => reg_file[13][31].CLK
clk_i => reg_file[14][0].CLK
clk_i => reg_file[14][1].CLK
clk_i => reg_file[14][2].CLK
clk_i => reg_file[14][3].CLK
clk_i => reg_file[14][4].CLK
clk_i => reg_file[14][5].CLK
clk_i => reg_file[14][6].CLK
clk_i => reg_file[14][7].CLK
clk_i => reg_file[14][8].CLK
clk_i => reg_file[14][9].CLK
clk_i => reg_file[14][10].CLK
clk_i => reg_file[14][11].CLK
clk_i => reg_file[14][12].CLK
clk_i => reg_file[14][13].CLK
clk_i => reg_file[14][14].CLK
clk_i => reg_file[14][15].CLK
clk_i => reg_file[14][16].CLK
clk_i => reg_file[14][17].CLK
clk_i => reg_file[14][18].CLK
clk_i => reg_file[14][19].CLK
clk_i => reg_file[14][20].CLK
clk_i => reg_file[14][21].CLK
clk_i => reg_file[14][22].CLK
clk_i => reg_file[14][23].CLK
clk_i => reg_file[14][24].CLK
clk_i => reg_file[14][25].CLK
clk_i => reg_file[14][26].CLK
clk_i => reg_file[14][27].CLK
clk_i => reg_file[14][28].CLK
clk_i => reg_file[14][29].CLK
clk_i => reg_file[14][30].CLK
clk_i => reg_file[14][31].CLK
clk_i => reg_file[15][0].CLK
clk_i => reg_file[15][1].CLK
clk_i => reg_file[15][2].CLK
clk_i => reg_file[15][3].CLK
clk_i => reg_file[15][4].CLK
clk_i => reg_file[15][5].CLK
clk_i => reg_file[15][6].CLK
clk_i => reg_file[15][7].CLK
clk_i => reg_file[15][8].CLK
clk_i => reg_file[15][9].CLK
clk_i => reg_file[15][10].CLK
clk_i => reg_file[15][11].CLK
clk_i => reg_file[15][12].CLK
clk_i => reg_file[15][13].CLK
clk_i => reg_file[15][14].CLK
clk_i => reg_file[15][15].CLK
clk_i => reg_file[15][16].CLK
clk_i => reg_file[15][17].CLK
clk_i => reg_file[15][18].CLK
clk_i => reg_file[15][19].CLK
clk_i => reg_file[15][20].CLK
clk_i => reg_file[15][21].CLK
clk_i => reg_file[15][22].CLK
clk_i => reg_file[15][23].CLK
clk_i => reg_file[15][24].CLK
clk_i => reg_file[15][25].CLK
clk_i => reg_file[15][26].CLK
clk_i => reg_file[15][27].CLK
clk_i => reg_file[15][28].CLK
clk_i => reg_file[15][29].CLK
clk_i => reg_file[15][30].CLK
clk_i => reg_file[15][31].CLK
clk_i => reg_file[16][0].CLK
clk_i => reg_file[16][1].CLK
clk_i => reg_file[16][2].CLK
clk_i => reg_file[16][3].CLK
clk_i => reg_file[16][4].CLK
clk_i => reg_file[16][5].CLK
clk_i => reg_file[16][6].CLK
clk_i => reg_file[16][7].CLK
clk_i => reg_file[16][8].CLK
clk_i => reg_file[16][9].CLK
clk_i => reg_file[16][10].CLK
clk_i => reg_file[16][11].CLK
clk_i => reg_file[16][12].CLK
clk_i => reg_file[16][13].CLK
clk_i => reg_file[16][14].CLK
clk_i => reg_file[16][15].CLK
clk_i => reg_file[16][16].CLK
clk_i => reg_file[16][17].CLK
clk_i => reg_file[16][18].CLK
clk_i => reg_file[16][19].CLK
clk_i => reg_file[16][20].CLK
clk_i => reg_file[16][21].CLK
clk_i => reg_file[16][22].CLK
clk_i => reg_file[16][23].CLK
clk_i => reg_file[16][24].CLK
clk_i => reg_file[16][25].CLK
clk_i => reg_file[16][26].CLK
clk_i => reg_file[16][27].CLK
clk_i => reg_file[16][28].CLK
clk_i => reg_file[16][29].CLK
clk_i => reg_file[16][30].CLK
clk_i => reg_file[16][31].CLK
clk_i => reg_file[17][0].CLK
clk_i => reg_file[17][1].CLK
clk_i => reg_file[17][2].CLK
clk_i => reg_file[17][3].CLK
clk_i => reg_file[17][4].CLK
clk_i => reg_file[17][5].CLK
clk_i => reg_file[17][6].CLK
clk_i => reg_file[17][7].CLK
clk_i => reg_file[17][8].CLK
clk_i => reg_file[17][9].CLK
clk_i => reg_file[17][10].CLK
clk_i => reg_file[17][11].CLK
clk_i => reg_file[17][12].CLK
clk_i => reg_file[17][13].CLK
clk_i => reg_file[17][14].CLK
clk_i => reg_file[17][15].CLK
clk_i => reg_file[17][16].CLK
clk_i => reg_file[17][17].CLK
clk_i => reg_file[17][18].CLK
clk_i => reg_file[17][19].CLK
clk_i => reg_file[17][20].CLK
clk_i => reg_file[17][21].CLK
clk_i => reg_file[17][22].CLK
clk_i => reg_file[17][23].CLK
clk_i => reg_file[17][24].CLK
clk_i => reg_file[17][25].CLK
clk_i => reg_file[17][26].CLK
clk_i => reg_file[17][27].CLK
clk_i => reg_file[17][28].CLK
clk_i => reg_file[17][29].CLK
clk_i => reg_file[17][30].CLK
clk_i => reg_file[17][31].CLK
clk_i => reg_file[18][0].CLK
clk_i => reg_file[18][1].CLK
clk_i => reg_file[18][2].CLK
clk_i => reg_file[18][3].CLK
clk_i => reg_file[18][4].CLK
clk_i => reg_file[18][5].CLK
clk_i => reg_file[18][6].CLK
clk_i => reg_file[18][7].CLK
clk_i => reg_file[18][8].CLK
clk_i => reg_file[18][9].CLK
clk_i => reg_file[18][10].CLK
clk_i => reg_file[18][11].CLK
clk_i => reg_file[18][12].CLK
clk_i => reg_file[18][13].CLK
clk_i => reg_file[18][14].CLK
clk_i => reg_file[18][15].CLK
clk_i => reg_file[18][16].CLK
clk_i => reg_file[18][17].CLK
clk_i => reg_file[18][18].CLK
clk_i => reg_file[18][19].CLK
clk_i => reg_file[18][20].CLK
clk_i => reg_file[18][21].CLK
clk_i => reg_file[18][22].CLK
clk_i => reg_file[18][23].CLK
clk_i => reg_file[18][24].CLK
clk_i => reg_file[18][25].CLK
clk_i => reg_file[18][26].CLK
clk_i => reg_file[18][27].CLK
clk_i => reg_file[18][28].CLK
clk_i => reg_file[18][29].CLK
clk_i => reg_file[18][30].CLK
clk_i => reg_file[18][31].CLK
clk_i => reg_file[19][0].CLK
clk_i => reg_file[19][1].CLK
clk_i => reg_file[19][2].CLK
clk_i => reg_file[19][3].CLK
clk_i => reg_file[19][4].CLK
clk_i => reg_file[19][5].CLK
clk_i => reg_file[19][6].CLK
clk_i => reg_file[19][7].CLK
clk_i => reg_file[19][8].CLK
clk_i => reg_file[19][9].CLK
clk_i => reg_file[19][10].CLK
clk_i => reg_file[19][11].CLK
clk_i => reg_file[19][12].CLK
clk_i => reg_file[19][13].CLK
clk_i => reg_file[19][14].CLK
clk_i => reg_file[19][15].CLK
clk_i => reg_file[19][16].CLK
clk_i => reg_file[19][17].CLK
clk_i => reg_file[19][18].CLK
clk_i => reg_file[19][19].CLK
clk_i => reg_file[19][20].CLK
clk_i => reg_file[19][21].CLK
clk_i => reg_file[19][22].CLK
clk_i => reg_file[19][23].CLK
clk_i => reg_file[19][24].CLK
clk_i => reg_file[19][25].CLK
clk_i => reg_file[19][26].CLK
clk_i => reg_file[19][27].CLK
clk_i => reg_file[19][28].CLK
clk_i => reg_file[19][29].CLK
clk_i => reg_file[19][30].CLK
clk_i => reg_file[19][31].CLK
clk_i => reg_file[20][0].CLK
clk_i => reg_file[20][1].CLK
clk_i => reg_file[20][2].CLK
clk_i => reg_file[20][3].CLK
clk_i => reg_file[20][4].CLK
clk_i => reg_file[20][5].CLK
clk_i => reg_file[20][6].CLK
clk_i => reg_file[20][7].CLK
clk_i => reg_file[20][8].CLK
clk_i => reg_file[20][9].CLK
clk_i => reg_file[20][10].CLK
clk_i => reg_file[20][11].CLK
clk_i => reg_file[20][12].CLK
clk_i => reg_file[20][13].CLK
clk_i => reg_file[20][14].CLK
clk_i => reg_file[20][15].CLK
clk_i => reg_file[20][16].CLK
clk_i => reg_file[20][17].CLK
clk_i => reg_file[20][18].CLK
clk_i => reg_file[20][19].CLK
clk_i => reg_file[20][20].CLK
clk_i => reg_file[20][21].CLK
clk_i => reg_file[20][22].CLK
clk_i => reg_file[20][23].CLK
clk_i => reg_file[20][24].CLK
clk_i => reg_file[20][25].CLK
clk_i => reg_file[20][26].CLK
clk_i => reg_file[20][27].CLK
clk_i => reg_file[20][28].CLK
clk_i => reg_file[20][29].CLK
clk_i => reg_file[20][30].CLK
clk_i => reg_file[20][31].CLK
clk_i => reg_file[21][0].CLK
clk_i => reg_file[21][1].CLK
clk_i => reg_file[21][2].CLK
clk_i => reg_file[21][3].CLK
clk_i => reg_file[21][4].CLK
clk_i => reg_file[21][5].CLK
clk_i => reg_file[21][6].CLK
clk_i => reg_file[21][7].CLK
clk_i => reg_file[21][8].CLK
clk_i => reg_file[21][9].CLK
clk_i => reg_file[21][10].CLK
clk_i => reg_file[21][11].CLK
clk_i => reg_file[21][12].CLK
clk_i => reg_file[21][13].CLK
clk_i => reg_file[21][14].CLK
clk_i => reg_file[21][15].CLK
clk_i => reg_file[21][16].CLK
clk_i => reg_file[21][17].CLK
clk_i => reg_file[21][18].CLK
clk_i => reg_file[21][19].CLK
clk_i => reg_file[21][20].CLK
clk_i => reg_file[21][21].CLK
clk_i => reg_file[21][22].CLK
clk_i => reg_file[21][23].CLK
clk_i => reg_file[21][24].CLK
clk_i => reg_file[21][25].CLK
clk_i => reg_file[21][26].CLK
clk_i => reg_file[21][27].CLK
clk_i => reg_file[21][28].CLK
clk_i => reg_file[21][29].CLK
clk_i => reg_file[21][30].CLK
clk_i => reg_file[21][31].CLK
clk_i => reg_file[22][0].CLK
clk_i => reg_file[22][1].CLK
clk_i => reg_file[22][2].CLK
clk_i => reg_file[22][3].CLK
clk_i => reg_file[22][4].CLK
clk_i => reg_file[22][5].CLK
clk_i => reg_file[22][6].CLK
clk_i => reg_file[22][7].CLK
clk_i => reg_file[22][8].CLK
clk_i => reg_file[22][9].CLK
clk_i => reg_file[22][10].CLK
clk_i => reg_file[22][11].CLK
clk_i => reg_file[22][12].CLK
clk_i => reg_file[22][13].CLK
clk_i => reg_file[22][14].CLK
clk_i => reg_file[22][15].CLK
clk_i => reg_file[22][16].CLK
clk_i => reg_file[22][17].CLK
clk_i => reg_file[22][18].CLK
clk_i => reg_file[22][19].CLK
clk_i => reg_file[22][20].CLK
clk_i => reg_file[22][21].CLK
clk_i => reg_file[22][22].CLK
clk_i => reg_file[22][23].CLK
clk_i => reg_file[22][24].CLK
clk_i => reg_file[22][25].CLK
clk_i => reg_file[22][26].CLK
clk_i => reg_file[22][27].CLK
clk_i => reg_file[22][28].CLK
clk_i => reg_file[22][29].CLK
clk_i => reg_file[22][30].CLK
clk_i => reg_file[22][31].CLK
clk_i => reg_file[23][0].CLK
clk_i => reg_file[23][1].CLK
clk_i => reg_file[23][2].CLK
clk_i => reg_file[23][3].CLK
clk_i => reg_file[23][4].CLK
clk_i => reg_file[23][5].CLK
clk_i => reg_file[23][6].CLK
clk_i => reg_file[23][7].CLK
clk_i => reg_file[23][8].CLK
clk_i => reg_file[23][9].CLK
clk_i => reg_file[23][10].CLK
clk_i => reg_file[23][11].CLK
clk_i => reg_file[23][12].CLK
clk_i => reg_file[23][13].CLK
clk_i => reg_file[23][14].CLK
clk_i => reg_file[23][15].CLK
clk_i => reg_file[23][16].CLK
clk_i => reg_file[23][17].CLK
clk_i => reg_file[23][18].CLK
clk_i => reg_file[23][19].CLK
clk_i => reg_file[23][20].CLK
clk_i => reg_file[23][21].CLK
clk_i => reg_file[23][22].CLK
clk_i => reg_file[23][23].CLK
clk_i => reg_file[23][24].CLK
clk_i => reg_file[23][25].CLK
clk_i => reg_file[23][26].CLK
clk_i => reg_file[23][27].CLK
clk_i => reg_file[23][28].CLK
clk_i => reg_file[23][29].CLK
clk_i => reg_file[23][30].CLK
clk_i => reg_file[23][31].CLK
clk_i => reg_file[24][0].CLK
clk_i => reg_file[24][1].CLK
clk_i => reg_file[24][2].CLK
clk_i => reg_file[24][3].CLK
clk_i => reg_file[24][4].CLK
clk_i => reg_file[24][5].CLK
clk_i => reg_file[24][6].CLK
clk_i => reg_file[24][7].CLK
clk_i => reg_file[24][8].CLK
clk_i => reg_file[24][9].CLK
clk_i => reg_file[24][10].CLK
clk_i => reg_file[24][11].CLK
clk_i => reg_file[24][12].CLK
clk_i => reg_file[24][13].CLK
clk_i => reg_file[24][14].CLK
clk_i => reg_file[24][15].CLK
clk_i => reg_file[24][16].CLK
clk_i => reg_file[24][17].CLK
clk_i => reg_file[24][18].CLK
clk_i => reg_file[24][19].CLK
clk_i => reg_file[24][20].CLK
clk_i => reg_file[24][21].CLK
clk_i => reg_file[24][22].CLK
clk_i => reg_file[24][23].CLK
clk_i => reg_file[24][24].CLK
clk_i => reg_file[24][25].CLK
clk_i => reg_file[24][26].CLK
clk_i => reg_file[24][27].CLK
clk_i => reg_file[24][28].CLK
clk_i => reg_file[24][29].CLK
clk_i => reg_file[24][30].CLK
clk_i => reg_file[24][31].CLK
clk_i => reg_file[25][0].CLK
clk_i => reg_file[25][1].CLK
clk_i => reg_file[25][2].CLK
clk_i => reg_file[25][3].CLK
clk_i => reg_file[25][4].CLK
clk_i => reg_file[25][5].CLK
clk_i => reg_file[25][6].CLK
clk_i => reg_file[25][7].CLK
clk_i => reg_file[25][8].CLK
clk_i => reg_file[25][9].CLK
clk_i => reg_file[25][10].CLK
clk_i => reg_file[25][11].CLK
clk_i => reg_file[25][12].CLK
clk_i => reg_file[25][13].CLK
clk_i => reg_file[25][14].CLK
clk_i => reg_file[25][15].CLK
clk_i => reg_file[25][16].CLK
clk_i => reg_file[25][17].CLK
clk_i => reg_file[25][18].CLK
clk_i => reg_file[25][19].CLK
clk_i => reg_file[25][20].CLK
clk_i => reg_file[25][21].CLK
clk_i => reg_file[25][22].CLK
clk_i => reg_file[25][23].CLK
clk_i => reg_file[25][24].CLK
clk_i => reg_file[25][25].CLK
clk_i => reg_file[25][26].CLK
clk_i => reg_file[25][27].CLK
clk_i => reg_file[25][28].CLK
clk_i => reg_file[25][29].CLK
clk_i => reg_file[25][30].CLK
clk_i => reg_file[25][31].CLK
clk_i => reg_file[26][0].CLK
clk_i => reg_file[26][1].CLK
clk_i => reg_file[26][2].CLK
clk_i => reg_file[26][3].CLK
clk_i => reg_file[26][4].CLK
clk_i => reg_file[26][5].CLK
clk_i => reg_file[26][6].CLK
clk_i => reg_file[26][7].CLK
clk_i => reg_file[26][8].CLK
clk_i => reg_file[26][9].CLK
clk_i => reg_file[26][10].CLK
clk_i => reg_file[26][11].CLK
clk_i => reg_file[26][12].CLK
clk_i => reg_file[26][13].CLK
clk_i => reg_file[26][14].CLK
clk_i => reg_file[26][15].CLK
clk_i => reg_file[26][16].CLK
clk_i => reg_file[26][17].CLK
clk_i => reg_file[26][18].CLK
clk_i => reg_file[26][19].CLK
clk_i => reg_file[26][20].CLK
clk_i => reg_file[26][21].CLK
clk_i => reg_file[26][22].CLK
clk_i => reg_file[26][23].CLK
clk_i => reg_file[26][24].CLK
clk_i => reg_file[26][25].CLK
clk_i => reg_file[26][26].CLK
clk_i => reg_file[26][27].CLK
clk_i => reg_file[26][28].CLK
clk_i => reg_file[26][29].CLK
clk_i => reg_file[26][30].CLK
clk_i => reg_file[26][31].CLK
clk_i => reg_file[27][0].CLK
clk_i => reg_file[27][1].CLK
clk_i => reg_file[27][2].CLK
clk_i => reg_file[27][3].CLK
clk_i => reg_file[27][4].CLK
clk_i => reg_file[27][5].CLK
clk_i => reg_file[27][6].CLK
clk_i => reg_file[27][7].CLK
clk_i => reg_file[27][8].CLK
clk_i => reg_file[27][9].CLK
clk_i => reg_file[27][10].CLK
clk_i => reg_file[27][11].CLK
clk_i => reg_file[27][12].CLK
clk_i => reg_file[27][13].CLK
clk_i => reg_file[27][14].CLK
clk_i => reg_file[27][15].CLK
clk_i => reg_file[27][16].CLK
clk_i => reg_file[27][17].CLK
clk_i => reg_file[27][18].CLK
clk_i => reg_file[27][19].CLK
clk_i => reg_file[27][20].CLK
clk_i => reg_file[27][21].CLK
clk_i => reg_file[27][22].CLK
clk_i => reg_file[27][23].CLK
clk_i => reg_file[27][24].CLK
clk_i => reg_file[27][25].CLK
clk_i => reg_file[27][26].CLK
clk_i => reg_file[27][27].CLK
clk_i => reg_file[27][28].CLK
clk_i => reg_file[27][29].CLK
clk_i => reg_file[27][30].CLK
clk_i => reg_file[27][31].CLK
clk_i => reg_file[28][0].CLK
clk_i => reg_file[28][1].CLK
clk_i => reg_file[28][2].CLK
clk_i => reg_file[28][3].CLK
clk_i => reg_file[28][4].CLK
clk_i => reg_file[28][5].CLK
clk_i => reg_file[28][6].CLK
clk_i => reg_file[28][7].CLK
clk_i => reg_file[28][8].CLK
clk_i => reg_file[28][9].CLK
clk_i => reg_file[28][10].CLK
clk_i => reg_file[28][11].CLK
clk_i => reg_file[28][12].CLK
clk_i => reg_file[28][13].CLK
clk_i => reg_file[28][14].CLK
clk_i => reg_file[28][15].CLK
clk_i => reg_file[28][16].CLK
clk_i => reg_file[28][17].CLK
clk_i => reg_file[28][18].CLK
clk_i => reg_file[28][19].CLK
clk_i => reg_file[28][20].CLK
clk_i => reg_file[28][21].CLK
clk_i => reg_file[28][22].CLK
clk_i => reg_file[28][23].CLK
clk_i => reg_file[28][24].CLK
clk_i => reg_file[28][25].CLK
clk_i => reg_file[28][26].CLK
clk_i => reg_file[28][27].CLK
clk_i => reg_file[28][28].CLK
clk_i => reg_file[28][29].CLK
clk_i => reg_file[28][30].CLK
clk_i => reg_file[28][31].CLK
clk_i => reg_file[29][0].CLK
clk_i => reg_file[29][1].CLK
clk_i => reg_file[29][2].CLK
clk_i => reg_file[29][3].CLK
clk_i => reg_file[29][4].CLK
clk_i => reg_file[29][5].CLK
clk_i => reg_file[29][6].CLK
clk_i => reg_file[29][7].CLK
clk_i => reg_file[29][8].CLK
clk_i => reg_file[29][9].CLK
clk_i => reg_file[29][10].CLK
clk_i => reg_file[29][11].CLK
clk_i => reg_file[29][12].CLK
clk_i => reg_file[29][13].CLK
clk_i => reg_file[29][14].CLK
clk_i => reg_file[29][15].CLK
clk_i => reg_file[29][16].CLK
clk_i => reg_file[29][17].CLK
clk_i => reg_file[29][18].CLK
clk_i => reg_file[29][19].CLK
clk_i => reg_file[29][20].CLK
clk_i => reg_file[29][21].CLK
clk_i => reg_file[29][22].CLK
clk_i => reg_file[29][23].CLK
clk_i => reg_file[29][24].CLK
clk_i => reg_file[29][25].CLK
clk_i => reg_file[29][26].CLK
clk_i => reg_file[29][27].CLK
clk_i => reg_file[29][28].CLK
clk_i => reg_file[29][29].CLK
clk_i => reg_file[29][30].CLK
clk_i => reg_file[29][31].CLK
clk_i => reg_file[30][0].CLK
clk_i => reg_file[30][1].CLK
clk_i => reg_file[30][2].CLK
clk_i => reg_file[30][3].CLK
clk_i => reg_file[30][4].CLK
clk_i => reg_file[30][5].CLK
clk_i => reg_file[30][6].CLK
clk_i => reg_file[30][7].CLK
clk_i => reg_file[30][8].CLK
clk_i => reg_file[30][9].CLK
clk_i => reg_file[30][10].CLK
clk_i => reg_file[30][11].CLK
clk_i => reg_file[30][12].CLK
clk_i => reg_file[30][13].CLK
clk_i => reg_file[30][14].CLK
clk_i => reg_file[30][15].CLK
clk_i => reg_file[30][16].CLK
clk_i => reg_file[30][17].CLK
clk_i => reg_file[30][18].CLK
clk_i => reg_file[30][19].CLK
clk_i => reg_file[30][20].CLK
clk_i => reg_file[30][21].CLK
clk_i => reg_file[30][22].CLK
clk_i => reg_file[30][23].CLK
clk_i => reg_file[30][24].CLK
clk_i => reg_file[30][25].CLK
clk_i => reg_file[30][26].CLK
clk_i => reg_file[30][27].CLK
clk_i => reg_file[30][28].CLK
clk_i => reg_file[30][29].CLK
clk_i => reg_file[30][30].CLK
clk_i => reg_file[30][31].CLK
clk_i => reg_file[31][0].CLK
clk_i => reg_file[31][1].CLK
clk_i => reg_file[31][2].CLK
clk_i => reg_file[31][3].CLK
clk_i => reg_file[31][4].CLK
clk_i => reg_file[31][5].CLK
clk_i => reg_file[31][6].CLK
clk_i => reg_file[31][7].CLK
clk_i => reg_file[31][8].CLK
clk_i => reg_file[31][9].CLK
clk_i => reg_file[31][10].CLK
clk_i => reg_file[31][11].CLK
clk_i => reg_file[31][12].CLK
clk_i => reg_file[31][13].CLK
clk_i => reg_file[31][14].CLK
clk_i => reg_file[31][15].CLK
clk_i => reg_file[31][16].CLK
clk_i => reg_file[31][17].CLK
clk_i => reg_file[31][18].CLK
clk_i => reg_file[31][19].CLK
clk_i => reg_file[31][20].CLK
clk_i => reg_file[31][21].CLK
clk_i => reg_file[31][22].CLK
clk_i => reg_file[31][23].CLK
clk_i => reg_file[31][24].CLK
clk_i => reg_file[31][25].CLK
clk_i => reg_file[31][26].CLK
clk_i => reg_file[31][27].CLK
clk_i => reg_file[31][28].CLK
clk_i => reg_file[31][29].CLK
clk_i => reg_file[31][30].CLK
clk_i => reg_file[31][31].CLK
clk_i => altsyncram:reg_file[0][31]__1.clock0
clk_i => altsyncram:reg_file[0][31]__2.clock0
clk_i => altsyncram:reg_file[0][31]__3.clock0
rstn_i => ~NO_FANOUT~
ctrl_i.cpu_debug => ~NO_FANOUT~
ctrl_i.cpu_trap => ~NO_FANOUT~
ctrl_i.cpu_sleep => ~NO_FANOUT~
ctrl_i.cpu_priv => ~NO_FANOUT~
ctrl_i.ir_opcode[0] => ~NO_FANOUT~
ctrl_i.ir_opcode[1] => ~NO_FANOUT~
ctrl_i.ir_opcode[2] => ~NO_FANOUT~
ctrl_i.ir_opcode[3] => ~NO_FANOUT~
ctrl_i.ir_opcode[4] => ~NO_FANOUT~
ctrl_i.ir_opcode[5] => ~NO_FANOUT~
ctrl_i.ir_opcode[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[0] => ~NO_FANOUT~
ctrl_i.ir_funct12[1] => ~NO_FANOUT~
ctrl_i.ir_funct12[2] => ~NO_FANOUT~
ctrl_i.ir_funct12[3] => ~NO_FANOUT~
ctrl_i.ir_funct12[4] => ~NO_FANOUT~
ctrl_i.ir_funct12[5] => ~NO_FANOUT~
ctrl_i.ir_funct12[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[7] => altsyncram:reg_file[0][31]__3.address_b[0]
ctrl_i.ir_funct12[8] => altsyncram:reg_file[0][31]__3.address_b[1]
ctrl_i.ir_funct12[9] => altsyncram:reg_file[0][31]__3.address_b[2]
ctrl_i.ir_funct12[10] => altsyncram:reg_file[0][31]__3.address_b[3]
ctrl_i.ir_funct12[11] => altsyncram:reg_file[0][31]__3.address_b[4]
ctrl_i.ir_funct3[0] => ~NO_FANOUT~
ctrl_i.ir_funct3[1] => ~NO_FANOUT~
ctrl_i.ir_funct3[2] => ~NO_FANOUT~
ctrl_i.lsu_priv => ~NO_FANOUT~
ctrl_i.lsu_fence => ~NO_FANOUT~
ctrl_i.lsu_mo_we => ~NO_FANOUT~
ctrl_i.lsu_rw => ~NO_FANOUT~
ctrl_i.lsu_req => ~NO_FANOUT~
ctrl_i.alu_cp_trig[0] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[1] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[2] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[3] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[4] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[5] => ~NO_FANOUT~
ctrl_i.alu_unsigned => ~NO_FANOUT~
ctrl_i.alu_opb_mux => ~NO_FANOUT~
ctrl_i.alu_opa_mux => ~NO_FANOUT~
ctrl_i.alu_sub => ~NO_FANOUT~
ctrl_i.alu_op[0] => ~NO_FANOUT~
ctrl_i.alu_op[1] => ~NO_FANOUT~
ctrl_i.alu_op[2] => ~NO_FANOUT~
ctrl_i.rf_zero_we => rf_we.IN1
ctrl_i.rf_zero_we => opa_addr[4].OUTPUTSELECT
ctrl_i.rf_zero_we => opa_addr[3].OUTPUTSELECT
ctrl_i.rf_zero_we => opa_addr[2].OUTPUTSELECT
ctrl_i.rf_zero_we => opa_addr[1].OUTPUTSELECT
ctrl_i.rf_zero_we => opa_addr[0].OUTPUTSELECT
ctrl_i.rf_rd[0] => opa_addr.DATAB
ctrl_i.rf_rd[0] => Equal0.IN4
ctrl_i.rf_rd[1] => opa_addr.DATAB
ctrl_i.rf_rd[1] => Equal0.IN3
ctrl_i.rf_rd[2] => opa_addr.DATAB
ctrl_i.rf_rd[2] => Equal0.IN2
ctrl_i.rf_rd[3] => opa_addr.DATAB
ctrl_i.rf_rd[3] => Equal0.IN1
ctrl_i.rf_rd[4] => opa_addr.DATAB
ctrl_i.rf_rd[4] => Equal0.IN0
ctrl_i.rf_rs2[0] => altsyncram:reg_file[0][31]__2.address_b[0]
ctrl_i.rf_rs2[1] => altsyncram:reg_file[0][31]__2.address_b[1]
ctrl_i.rf_rs2[2] => altsyncram:reg_file[0][31]__2.address_b[2]
ctrl_i.rf_rs2[3] => altsyncram:reg_file[0][31]__2.address_b[3]
ctrl_i.rf_rs2[4] => altsyncram:reg_file[0][31]__2.address_b[4]
ctrl_i.rf_rs1[0] => opa_addr.DATAA
ctrl_i.rf_rs1[1] => opa_addr.DATAA
ctrl_i.rf_rs1[2] => opa_addr.DATAA
ctrl_i.rf_rs1[3] => opa_addr.DATAA
ctrl_i.rf_rs1[4] => opa_addr.DATAA
ctrl_i.rf_wb_en => rf_we.IN1
ctrl_i.rf_wb_en => opa_addr.OUTPUTSELECT
ctrl_i.rf_wb_en => opa_addr.OUTPUTSELECT
ctrl_i.rf_wb_en => opa_addr.OUTPUTSELECT
ctrl_i.rf_wb_en => opa_addr.OUTPUTSELECT
ctrl_i.rf_wb_en => opa_addr.OUTPUTSELECT
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => reg_file.DATAB
rd_i[0] => altsyncram:reg_file[0][31]__1.data_a[31]
rd_i[0] => altsyncram:reg_file[0][31]__2.data_a[31]
rd_i[0] => altsyncram:reg_file[0][31]__3.data_a[31]
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => reg_file.DATAB
rd_i[1] => altsyncram:reg_file[0][31]__1.data_a[30]
rd_i[1] => altsyncram:reg_file[0][31]__2.data_a[30]
rd_i[1] => altsyncram:reg_file[0][31]__3.data_a[30]
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => reg_file.DATAB
rd_i[2] => altsyncram:reg_file[0][31]__1.data_a[29]
rd_i[2] => altsyncram:reg_file[0][31]__2.data_a[29]
rd_i[2] => altsyncram:reg_file[0][31]__3.data_a[29]
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => reg_file.DATAB
rd_i[3] => altsyncram:reg_file[0][31]__1.data_a[28]
rd_i[3] => altsyncram:reg_file[0][31]__2.data_a[28]
rd_i[3] => altsyncram:reg_file[0][31]__3.data_a[28]
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => reg_file.DATAB
rd_i[4] => altsyncram:reg_file[0][31]__1.data_a[27]
rd_i[4] => altsyncram:reg_file[0][31]__2.data_a[27]
rd_i[4] => altsyncram:reg_file[0][31]__3.data_a[27]
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => reg_file.DATAB
rd_i[5] => altsyncram:reg_file[0][31]__1.data_a[26]
rd_i[5] => altsyncram:reg_file[0][31]__2.data_a[26]
rd_i[5] => altsyncram:reg_file[0][31]__3.data_a[26]
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => reg_file.DATAB
rd_i[6] => altsyncram:reg_file[0][31]__1.data_a[25]
rd_i[6] => altsyncram:reg_file[0][31]__2.data_a[25]
rd_i[6] => altsyncram:reg_file[0][31]__3.data_a[25]
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => reg_file.DATAB
rd_i[7] => altsyncram:reg_file[0][31]__1.data_a[24]
rd_i[7] => altsyncram:reg_file[0][31]__2.data_a[24]
rd_i[7] => altsyncram:reg_file[0][31]__3.data_a[24]
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => reg_file.DATAB
rd_i[8] => altsyncram:reg_file[0][31]__1.data_a[23]
rd_i[8] => altsyncram:reg_file[0][31]__2.data_a[23]
rd_i[8] => altsyncram:reg_file[0][31]__3.data_a[23]
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => reg_file.DATAB
rd_i[9] => altsyncram:reg_file[0][31]__1.data_a[22]
rd_i[9] => altsyncram:reg_file[0][31]__2.data_a[22]
rd_i[9] => altsyncram:reg_file[0][31]__3.data_a[22]
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => reg_file.DATAB
rd_i[10] => altsyncram:reg_file[0][31]__1.data_a[21]
rd_i[10] => altsyncram:reg_file[0][31]__2.data_a[21]
rd_i[10] => altsyncram:reg_file[0][31]__3.data_a[21]
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => reg_file.DATAB
rd_i[11] => altsyncram:reg_file[0][31]__1.data_a[20]
rd_i[11] => altsyncram:reg_file[0][31]__2.data_a[20]
rd_i[11] => altsyncram:reg_file[0][31]__3.data_a[20]
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => reg_file.DATAB
rd_i[12] => altsyncram:reg_file[0][31]__1.data_a[19]
rd_i[12] => altsyncram:reg_file[0][31]__2.data_a[19]
rd_i[12] => altsyncram:reg_file[0][31]__3.data_a[19]
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => reg_file.DATAB
rd_i[13] => altsyncram:reg_file[0][31]__1.data_a[18]
rd_i[13] => altsyncram:reg_file[0][31]__2.data_a[18]
rd_i[13] => altsyncram:reg_file[0][31]__3.data_a[18]
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => reg_file.DATAB
rd_i[14] => altsyncram:reg_file[0][31]__1.data_a[17]
rd_i[14] => altsyncram:reg_file[0][31]__2.data_a[17]
rd_i[14] => altsyncram:reg_file[0][31]__3.data_a[17]
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => reg_file.DATAB
rd_i[15] => altsyncram:reg_file[0][31]__1.data_a[16]
rd_i[15] => altsyncram:reg_file[0][31]__2.data_a[16]
rd_i[15] => altsyncram:reg_file[0][31]__3.data_a[16]
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => reg_file.DATAB
rd_i[16] => altsyncram:reg_file[0][31]__1.data_a[15]
rd_i[16] => altsyncram:reg_file[0][31]__2.data_a[15]
rd_i[16] => altsyncram:reg_file[0][31]__3.data_a[15]
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => reg_file.DATAB
rd_i[17] => altsyncram:reg_file[0][31]__1.data_a[14]
rd_i[17] => altsyncram:reg_file[0][31]__2.data_a[14]
rd_i[17] => altsyncram:reg_file[0][31]__3.data_a[14]
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => reg_file.DATAB
rd_i[18] => altsyncram:reg_file[0][31]__1.data_a[13]
rd_i[18] => altsyncram:reg_file[0][31]__2.data_a[13]
rd_i[18] => altsyncram:reg_file[0][31]__3.data_a[13]
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => reg_file.DATAB
rd_i[19] => altsyncram:reg_file[0][31]__1.data_a[12]
rd_i[19] => altsyncram:reg_file[0][31]__2.data_a[12]
rd_i[19] => altsyncram:reg_file[0][31]__3.data_a[12]
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => reg_file.DATAB
rd_i[20] => altsyncram:reg_file[0][31]__1.data_a[11]
rd_i[20] => altsyncram:reg_file[0][31]__2.data_a[11]
rd_i[20] => altsyncram:reg_file[0][31]__3.data_a[11]
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => reg_file.DATAB
rd_i[21] => altsyncram:reg_file[0][31]__1.data_a[10]
rd_i[21] => altsyncram:reg_file[0][31]__2.data_a[10]
rd_i[21] => altsyncram:reg_file[0][31]__3.data_a[10]
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => reg_file.DATAB
rd_i[22] => altsyncram:reg_file[0][31]__1.data_a[9]
rd_i[22] => altsyncram:reg_file[0][31]__2.data_a[9]
rd_i[22] => altsyncram:reg_file[0][31]__3.data_a[9]
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => reg_file.DATAB
rd_i[23] => altsyncram:reg_file[0][31]__1.data_a[8]
rd_i[23] => altsyncram:reg_file[0][31]__2.data_a[8]
rd_i[23] => altsyncram:reg_file[0][31]__3.data_a[8]
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => reg_file.DATAB
rd_i[24] => altsyncram:reg_file[0][31]__1.data_a[7]
rd_i[24] => altsyncram:reg_file[0][31]__2.data_a[7]
rd_i[24] => altsyncram:reg_file[0][31]__3.data_a[7]
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => reg_file.DATAB
rd_i[25] => altsyncram:reg_file[0][31]__1.data_a[6]
rd_i[25] => altsyncram:reg_file[0][31]__2.data_a[6]
rd_i[25] => altsyncram:reg_file[0][31]__3.data_a[6]
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => reg_file.DATAB
rd_i[26] => altsyncram:reg_file[0][31]__1.data_a[5]
rd_i[26] => altsyncram:reg_file[0][31]__2.data_a[5]
rd_i[26] => altsyncram:reg_file[0][31]__3.data_a[5]
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => reg_file.DATAB
rd_i[27] => altsyncram:reg_file[0][31]__1.data_a[4]
rd_i[27] => altsyncram:reg_file[0][31]__2.data_a[4]
rd_i[27] => altsyncram:reg_file[0][31]__3.data_a[4]
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => reg_file.DATAB
rd_i[28] => altsyncram:reg_file[0][31]__1.data_a[3]
rd_i[28] => altsyncram:reg_file[0][31]__2.data_a[3]
rd_i[28] => altsyncram:reg_file[0][31]__3.data_a[3]
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => reg_file.DATAB
rd_i[29] => altsyncram:reg_file[0][31]__1.data_a[2]
rd_i[29] => altsyncram:reg_file[0][31]__2.data_a[2]
rd_i[29] => altsyncram:reg_file[0][31]__3.data_a[2]
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => reg_file.DATAB
rd_i[30] => altsyncram:reg_file[0][31]__1.data_a[1]
rd_i[30] => altsyncram:reg_file[0][31]__2.data_a[1]
rd_i[30] => altsyncram:reg_file[0][31]__3.data_a[1]
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => reg_file.DATAB
rd_i[31] => altsyncram:reg_file[0][31]__1.data_a[0]
rd_i[31] => altsyncram:reg_file[0][31]__2.data_a[0]
rd_i[31] => altsyncram:reg_file[0][31]__3.data_a[0]
rs1_o[0] <= altsyncram:reg_file[0][31]__1.q_b[31]
rs1_o[1] <= altsyncram:reg_file[0][31]__1.q_b[30]
rs1_o[2] <= altsyncram:reg_file[0][31]__1.q_b[29]
rs1_o[3] <= altsyncram:reg_file[0][31]__1.q_b[28]
rs1_o[4] <= altsyncram:reg_file[0][31]__1.q_b[27]
rs1_o[5] <= altsyncram:reg_file[0][31]__1.q_b[26]
rs1_o[6] <= altsyncram:reg_file[0][31]__1.q_b[25]
rs1_o[7] <= altsyncram:reg_file[0][31]__1.q_b[24]
rs1_o[8] <= altsyncram:reg_file[0][31]__1.q_b[23]
rs1_o[9] <= altsyncram:reg_file[0][31]__1.q_b[22]
rs1_o[10] <= altsyncram:reg_file[0][31]__1.q_b[21]
rs1_o[11] <= altsyncram:reg_file[0][31]__1.q_b[20]
rs1_o[12] <= altsyncram:reg_file[0][31]__1.q_b[19]
rs1_o[13] <= altsyncram:reg_file[0][31]__1.q_b[18]
rs1_o[14] <= altsyncram:reg_file[0][31]__1.q_b[17]
rs1_o[15] <= altsyncram:reg_file[0][31]__1.q_b[16]
rs1_o[16] <= altsyncram:reg_file[0][31]__1.q_b[15]
rs1_o[17] <= altsyncram:reg_file[0][31]__1.q_b[14]
rs1_o[18] <= altsyncram:reg_file[0][31]__1.q_b[13]
rs1_o[19] <= altsyncram:reg_file[0][31]__1.q_b[12]
rs1_o[20] <= altsyncram:reg_file[0][31]__1.q_b[11]
rs1_o[21] <= altsyncram:reg_file[0][31]__1.q_b[10]
rs1_o[22] <= altsyncram:reg_file[0][31]__1.q_b[9]
rs1_o[23] <= altsyncram:reg_file[0][31]__1.q_b[8]
rs1_o[24] <= altsyncram:reg_file[0][31]__1.q_b[7]
rs1_o[25] <= altsyncram:reg_file[0][31]__1.q_b[6]
rs1_o[26] <= altsyncram:reg_file[0][31]__1.q_b[5]
rs1_o[27] <= altsyncram:reg_file[0][31]__1.q_b[4]
rs1_o[28] <= altsyncram:reg_file[0][31]__1.q_b[3]
rs1_o[29] <= altsyncram:reg_file[0][31]__1.q_b[2]
rs1_o[30] <= altsyncram:reg_file[0][31]__1.q_b[1]
rs1_o[31] <= altsyncram:reg_file[0][31]__1.q_b[0]
rs2_o[0] <= altsyncram:reg_file[0][31]__2.q_b[31]
rs2_o[1] <= altsyncram:reg_file[0][31]__2.q_b[30]
rs2_o[2] <= altsyncram:reg_file[0][31]__2.q_b[29]
rs2_o[3] <= altsyncram:reg_file[0][31]__2.q_b[28]
rs2_o[4] <= altsyncram:reg_file[0][31]__2.q_b[27]
rs2_o[5] <= altsyncram:reg_file[0][31]__2.q_b[26]
rs2_o[6] <= altsyncram:reg_file[0][31]__2.q_b[25]
rs2_o[7] <= altsyncram:reg_file[0][31]__2.q_b[24]
rs2_o[8] <= altsyncram:reg_file[0][31]__2.q_b[23]
rs2_o[9] <= altsyncram:reg_file[0][31]__2.q_b[22]
rs2_o[10] <= altsyncram:reg_file[0][31]__2.q_b[21]
rs2_o[11] <= altsyncram:reg_file[0][31]__2.q_b[20]
rs2_o[12] <= altsyncram:reg_file[0][31]__2.q_b[19]
rs2_o[13] <= altsyncram:reg_file[0][31]__2.q_b[18]
rs2_o[14] <= altsyncram:reg_file[0][31]__2.q_b[17]
rs2_o[15] <= altsyncram:reg_file[0][31]__2.q_b[16]
rs2_o[16] <= altsyncram:reg_file[0][31]__2.q_b[15]
rs2_o[17] <= altsyncram:reg_file[0][31]__2.q_b[14]
rs2_o[18] <= altsyncram:reg_file[0][31]__2.q_b[13]
rs2_o[19] <= altsyncram:reg_file[0][31]__2.q_b[12]
rs2_o[20] <= altsyncram:reg_file[0][31]__2.q_b[11]
rs2_o[21] <= altsyncram:reg_file[0][31]__2.q_b[10]
rs2_o[22] <= altsyncram:reg_file[0][31]__2.q_b[9]
rs2_o[23] <= altsyncram:reg_file[0][31]__2.q_b[8]
rs2_o[24] <= altsyncram:reg_file[0][31]__2.q_b[7]
rs2_o[25] <= altsyncram:reg_file[0][31]__2.q_b[6]
rs2_o[26] <= altsyncram:reg_file[0][31]__2.q_b[5]
rs2_o[27] <= altsyncram:reg_file[0][31]__2.q_b[4]
rs2_o[28] <= altsyncram:reg_file[0][31]__2.q_b[3]
rs2_o[29] <= altsyncram:reg_file[0][31]__2.q_b[2]
rs2_o[30] <= altsyncram:reg_file[0][31]__2.q_b[1]
rs2_o[31] <= altsyncram:reg_file[0][31]__2.q_b[0]
rs3_o[0] <= altsyncram:reg_file[0][31]__3.q_b[31]
rs3_o[1] <= altsyncram:reg_file[0][31]__3.q_b[30]
rs3_o[2] <= altsyncram:reg_file[0][31]__3.q_b[29]
rs3_o[3] <= altsyncram:reg_file[0][31]__3.q_b[28]
rs3_o[4] <= altsyncram:reg_file[0][31]__3.q_b[27]
rs3_o[5] <= altsyncram:reg_file[0][31]__3.q_b[26]
rs3_o[6] <= altsyncram:reg_file[0][31]__3.q_b[25]
rs3_o[7] <= altsyncram:reg_file[0][31]__3.q_b[24]
rs3_o[8] <= altsyncram:reg_file[0][31]__3.q_b[23]
rs3_o[9] <= altsyncram:reg_file[0][31]__3.q_b[22]
rs3_o[10] <= altsyncram:reg_file[0][31]__3.q_b[21]
rs3_o[11] <= altsyncram:reg_file[0][31]__3.q_b[20]
rs3_o[12] <= altsyncram:reg_file[0][31]__3.q_b[19]
rs3_o[13] <= altsyncram:reg_file[0][31]__3.q_b[18]
rs3_o[14] <= altsyncram:reg_file[0][31]__3.q_b[17]
rs3_o[15] <= altsyncram:reg_file[0][31]__3.q_b[16]
rs3_o[16] <= altsyncram:reg_file[0][31]__3.q_b[15]
rs3_o[17] <= altsyncram:reg_file[0][31]__3.q_b[14]
rs3_o[18] <= altsyncram:reg_file[0][31]__3.q_b[13]
rs3_o[19] <= altsyncram:reg_file[0][31]__3.q_b[12]
rs3_o[20] <= altsyncram:reg_file[0][31]__3.q_b[11]
rs3_o[21] <= altsyncram:reg_file[0][31]__3.q_b[10]
rs3_o[22] <= altsyncram:reg_file[0][31]__3.q_b[9]
rs3_o[23] <= altsyncram:reg_file[0][31]__3.q_b[8]
rs3_o[24] <= altsyncram:reg_file[0][31]__3.q_b[7]
rs3_o[25] <= altsyncram:reg_file[0][31]__3.q_b[6]
rs3_o[26] <= altsyncram:reg_file[0][31]__3.q_b[5]
rs3_o[27] <= altsyncram:reg_file[0][31]__3.q_b[4]
rs3_o[28] <= altsyncram:reg_file[0][31]__3.q_b[3]
rs3_o[29] <= altsyncram:reg_file[0][31]__3.q_b[2]
rs3_o[30] <= altsyncram:reg_file[0][31]__3.q_b[1]
rs3_o[31] <= altsyncram:reg_file[0][31]__3.q_b[0]


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1
wren_a => altsyncram_u2n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u2n1:auto_generated.data_a[0]
data_a[1] => altsyncram_u2n1:auto_generated.data_a[1]
data_a[2] => altsyncram_u2n1:auto_generated.data_a[2]
data_a[3] => altsyncram_u2n1:auto_generated.data_a[3]
data_a[4] => altsyncram_u2n1:auto_generated.data_a[4]
data_a[5] => altsyncram_u2n1:auto_generated.data_a[5]
data_a[6] => altsyncram_u2n1:auto_generated.data_a[6]
data_a[7] => altsyncram_u2n1:auto_generated.data_a[7]
data_a[8] => altsyncram_u2n1:auto_generated.data_a[8]
data_a[9] => altsyncram_u2n1:auto_generated.data_a[9]
data_a[10] => altsyncram_u2n1:auto_generated.data_a[10]
data_a[11] => altsyncram_u2n1:auto_generated.data_a[11]
data_a[12] => altsyncram_u2n1:auto_generated.data_a[12]
data_a[13] => altsyncram_u2n1:auto_generated.data_a[13]
data_a[14] => altsyncram_u2n1:auto_generated.data_a[14]
data_a[15] => altsyncram_u2n1:auto_generated.data_a[15]
data_a[16] => altsyncram_u2n1:auto_generated.data_a[16]
data_a[17] => altsyncram_u2n1:auto_generated.data_a[17]
data_a[18] => altsyncram_u2n1:auto_generated.data_a[18]
data_a[19] => altsyncram_u2n1:auto_generated.data_a[19]
data_a[20] => altsyncram_u2n1:auto_generated.data_a[20]
data_a[21] => altsyncram_u2n1:auto_generated.data_a[21]
data_a[22] => altsyncram_u2n1:auto_generated.data_a[22]
data_a[23] => altsyncram_u2n1:auto_generated.data_a[23]
data_a[24] => altsyncram_u2n1:auto_generated.data_a[24]
data_a[25] => altsyncram_u2n1:auto_generated.data_a[25]
data_a[26] => altsyncram_u2n1:auto_generated.data_a[26]
data_a[27] => altsyncram_u2n1:auto_generated.data_a[27]
data_a[28] => altsyncram_u2n1:auto_generated.data_a[28]
data_a[29] => altsyncram_u2n1:auto_generated.data_a[29]
data_a[30] => altsyncram_u2n1:auto_generated.data_a[30]
data_a[31] => altsyncram_u2n1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_u2n1:auto_generated.address_a[0]
address_a[1] => altsyncram_u2n1:auto_generated.address_a[1]
address_a[2] => altsyncram_u2n1:auto_generated.address_a[2]
address_a[3] => altsyncram_u2n1:auto_generated.address_a[3]
address_a[4] => altsyncram_u2n1:auto_generated.address_a[4]
address_b[0] => altsyncram_u2n1:auto_generated.address_b[0]
address_b[1] => altsyncram_u2n1:auto_generated.address_b[1]
address_b[2] => altsyncram_u2n1:auto_generated.address_b[2]
address_b[3] => altsyncram_u2n1:auto_generated.address_b[3]
address_b[4] => altsyncram_u2n1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u2n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_u2n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_u2n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_u2n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_u2n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_u2n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_u2n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_u2n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_u2n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_u2n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_u2n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_u2n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_u2n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_u2n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_u2n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_u2n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_u2n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_u2n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_u2n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_u2n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_u2n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_u2n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_u2n1:auto_generated.q_b[21]
q_b[22] <= altsyncram_u2n1:auto_generated.q_b[22]
q_b[23] <= altsyncram_u2n1:auto_generated.q_b[23]
q_b[24] <= altsyncram_u2n1:auto_generated.q_b[24]
q_b[25] <= altsyncram_u2n1:auto_generated.q_b[25]
q_b[26] <= altsyncram_u2n1:auto_generated.q_b[26]
q_b[27] <= altsyncram_u2n1:auto_generated.q_b[27]
q_b[28] <= altsyncram_u2n1:auto_generated.q_b[28]
q_b[29] <= altsyncram_u2n1:auto_generated.q_b[29]
q_b[30] <= altsyncram_u2n1:auto_generated.q_b[30]
q_b[31] <= altsyncram_u2n1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_u2n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2
wren_a => altsyncram_u2n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u2n1:auto_generated.data_a[0]
data_a[1] => altsyncram_u2n1:auto_generated.data_a[1]
data_a[2] => altsyncram_u2n1:auto_generated.data_a[2]
data_a[3] => altsyncram_u2n1:auto_generated.data_a[3]
data_a[4] => altsyncram_u2n1:auto_generated.data_a[4]
data_a[5] => altsyncram_u2n1:auto_generated.data_a[5]
data_a[6] => altsyncram_u2n1:auto_generated.data_a[6]
data_a[7] => altsyncram_u2n1:auto_generated.data_a[7]
data_a[8] => altsyncram_u2n1:auto_generated.data_a[8]
data_a[9] => altsyncram_u2n1:auto_generated.data_a[9]
data_a[10] => altsyncram_u2n1:auto_generated.data_a[10]
data_a[11] => altsyncram_u2n1:auto_generated.data_a[11]
data_a[12] => altsyncram_u2n1:auto_generated.data_a[12]
data_a[13] => altsyncram_u2n1:auto_generated.data_a[13]
data_a[14] => altsyncram_u2n1:auto_generated.data_a[14]
data_a[15] => altsyncram_u2n1:auto_generated.data_a[15]
data_a[16] => altsyncram_u2n1:auto_generated.data_a[16]
data_a[17] => altsyncram_u2n1:auto_generated.data_a[17]
data_a[18] => altsyncram_u2n1:auto_generated.data_a[18]
data_a[19] => altsyncram_u2n1:auto_generated.data_a[19]
data_a[20] => altsyncram_u2n1:auto_generated.data_a[20]
data_a[21] => altsyncram_u2n1:auto_generated.data_a[21]
data_a[22] => altsyncram_u2n1:auto_generated.data_a[22]
data_a[23] => altsyncram_u2n1:auto_generated.data_a[23]
data_a[24] => altsyncram_u2n1:auto_generated.data_a[24]
data_a[25] => altsyncram_u2n1:auto_generated.data_a[25]
data_a[26] => altsyncram_u2n1:auto_generated.data_a[26]
data_a[27] => altsyncram_u2n1:auto_generated.data_a[27]
data_a[28] => altsyncram_u2n1:auto_generated.data_a[28]
data_a[29] => altsyncram_u2n1:auto_generated.data_a[29]
data_a[30] => altsyncram_u2n1:auto_generated.data_a[30]
data_a[31] => altsyncram_u2n1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_u2n1:auto_generated.address_a[0]
address_a[1] => altsyncram_u2n1:auto_generated.address_a[1]
address_a[2] => altsyncram_u2n1:auto_generated.address_a[2]
address_a[3] => altsyncram_u2n1:auto_generated.address_a[3]
address_a[4] => altsyncram_u2n1:auto_generated.address_a[4]
address_b[0] => altsyncram_u2n1:auto_generated.address_b[0]
address_b[1] => altsyncram_u2n1:auto_generated.address_b[1]
address_b[2] => altsyncram_u2n1:auto_generated.address_b[2]
address_b[3] => altsyncram_u2n1:auto_generated.address_b[3]
address_b[4] => altsyncram_u2n1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u2n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_u2n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_u2n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_u2n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_u2n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_u2n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_u2n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_u2n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_u2n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_u2n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_u2n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_u2n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_u2n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_u2n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_u2n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_u2n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_u2n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_u2n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_u2n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_u2n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_u2n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_u2n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_u2n1:auto_generated.q_b[21]
q_b[22] <= altsyncram_u2n1:auto_generated.q_b[22]
q_b[23] <= altsyncram_u2n1:auto_generated.q_b[23]
q_b[24] <= altsyncram_u2n1:auto_generated.q_b[24]
q_b[25] <= altsyncram_u2n1:auto_generated.q_b[25]
q_b[26] <= altsyncram_u2n1:auto_generated.q_b[26]
q_b[27] <= altsyncram_u2n1:auto_generated.q_b[27]
q_b[28] <= altsyncram_u2n1:auto_generated.q_b[28]
q_b[29] <= altsyncram_u2n1:auto_generated.q_b[29]
q_b[30] <= altsyncram_u2n1:auto_generated.q_b[30]
q_b[31] <= altsyncram_u2n1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_u2n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3
wren_a => altsyncram_u2n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u2n1:auto_generated.data_a[0]
data_a[1] => altsyncram_u2n1:auto_generated.data_a[1]
data_a[2] => altsyncram_u2n1:auto_generated.data_a[2]
data_a[3] => altsyncram_u2n1:auto_generated.data_a[3]
data_a[4] => altsyncram_u2n1:auto_generated.data_a[4]
data_a[5] => altsyncram_u2n1:auto_generated.data_a[5]
data_a[6] => altsyncram_u2n1:auto_generated.data_a[6]
data_a[7] => altsyncram_u2n1:auto_generated.data_a[7]
data_a[8] => altsyncram_u2n1:auto_generated.data_a[8]
data_a[9] => altsyncram_u2n1:auto_generated.data_a[9]
data_a[10] => altsyncram_u2n1:auto_generated.data_a[10]
data_a[11] => altsyncram_u2n1:auto_generated.data_a[11]
data_a[12] => altsyncram_u2n1:auto_generated.data_a[12]
data_a[13] => altsyncram_u2n1:auto_generated.data_a[13]
data_a[14] => altsyncram_u2n1:auto_generated.data_a[14]
data_a[15] => altsyncram_u2n1:auto_generated.data_a[15]
data_a[16] => altsyncram_u2n1:auto_generated.data_a[16]
data_a[17] => altsyncram_u2n1:auto_generated.data_a[17]
data_a[18] => altsyncram_u2n1:auto_generated.data_a[18]
data_a[19] => altsyncram_u2n1:auto_generated.data_a[19]
data_a[20] => altsyncram_u2n1:auto_generated.data_a[20]
data_a[21] => altsyncram_u2n1:auto_generated.data_a[21]
data_a[22] => altsyncram_u2n1:auto_generated.data_a[22]
data_a[23] => altsyncram_u2n1:auto_generated.data_a[23]
data_a[24] => altsyncram_u2n1:auto_generated.data_a[24]
data_a[25] => altsyncram_u2n1:auto_generated.data_a[25]
data_a[26] => altsyncram_u2n1:auto_generated.data_a[26]
data_a[27] => altsyncram_u2n1:auto_generated.data_a[27]
data_a[28] => altsyncram_u2n1:auto_generated.data_a[28]
data_a[29] => altsyncram_u2n1:auto_generated.data_a[29]
data_a[30] => altsyncram_u2n1:auto_generated.data_a[30]
data_a[31] => altsyncram_u2n1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_u2n1:auto_generated.address_a[0]
address_a[1] => altsyncram_u2n1:auto_generated.address_a[1]
address_a[2] => altsyncram_u2n1:auto_generated.address_a[2]
address_a[3] => altsyncram_u2n1:auto_generated.address_a[3]
address_a[4] => altsyncram_u2n1:auto_generated.address_a[4]
address_b[0] => altsyncram_u2n1:auto_generated.address_b[0]
address_b[1] => altsyncram_u2n1:auto_generated.address_b[1]
address_b[2] => altsyncram_u2n1:auto_generated.address_b[2]
address_b[3] => altsyncram_u2n1:auto_generated.address_b[3]
address_b[4] => altsyncram_u2n1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u2n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_u2n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_u2n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_u2n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_u2n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_u2n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_u2n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_u2n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_u2n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_u2n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_u2n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_u2n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_u2n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_u2n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_u2n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_u2n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_u2n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_u2n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_u2n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_u2n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_u2n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_u2n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_u2n1:auto_generated.q_b[21]
q_b[22] <= altsyncram_u2n1:auto_generated.q_b[22]
q_b[23] <= altsyncram_u2n1:auto_generated.q_b[23]
q_b[24] <= altsyncram_u2n1:auto_generated.q_b[24]
q_b[25] <= altsyncram_u2n1:auto_generated.q_b[25]
q_b[26] <= altsyncram_u2n1:auto_generated.q_b[26]
q_b[27] <= altsyncram_u2n1:auto_generated.q_b[27]
q_b[28] <= altsyncram_u2n1:auto_generated.q_b[28]
q_b[29] <= altsyncram_u2n1:auto_generated.q_b[29]
q_b[30] <= altsyncram_u2n1:auto_generated.q_b[30]
q_b[31] <= altsyncram_u2n1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_u2n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst
clk_i => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.clk_i
clk_i => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.clk_i
clk_i => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.clk_i
rstn_i => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rstn_i
rstn_i => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rstn_i
rstn_i => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rstn_i
ctrl_i.cpu_debug => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.cpu_debug
ctrl_i.cpu_debug => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.cpu_debug
ctrl_i.cpu_debug => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.cpu_debug
ctrl_i.cpu_trap => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.cpu_trap
ctrl_i.cpu_trap => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.cpu_trap
ctrl_i.cpu_trap => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.cpu_trap
ctrl_i.cpu_sleep => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.cpu_sleep
ctrl_i.cpu_sleep => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.cpu_sleep
ctrl_i.cpu_sleep => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.cpu_sleep
ctrl_i.cpu_priv => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.cpu_priv
ctrl_i.cpu_priv => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.cpu_priv
ctrl_i.cpu_priv => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.cpu_priv
ctrl_i.ir_opcode[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[0]
ctrl_i.ir_opcode[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[0]
ctrl_i.ir_opcode[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[0]
ctrl_i.ir_opcode[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[1]
ctrl_i.ir_opcode[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[1]
ctrl_i.ir_opcode[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[1]
ctrl_i.ir_opcode[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[2]
ctrl_i.ir_opcode[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[2]
ctrl_i.ir_opcode[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[2]
ctrl_i.ir_opcode[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[3]
ctrl_i.ir_opcode[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[3]
ctrl_i.ir_opcode[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[3]
ctrl_i.ir_opcode[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[4]
ctrl_i.ir_opcode[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[4]
ctrl_i.ir_opcode[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[4]
ctrl_i.ir_opcode[5] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[5]
ctrl_i.ir_opcode[5] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[5]
ctrl_i.ir_opcode[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[5]
ctrl_i.ir_opcode[6] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_opcode[6]
ctrl_i.ir_opcode[6] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_opcode[6]
ctrl_i.ir_opcode[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_opcode[6]
ctrl_i.ir_funct12[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[0]
ctrl_i.ir_funct12[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[0]
ctrl_i.ir_funct12[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[0]
ctrl_i.ir_funct12[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[1]
ctrl_i.ir_funct12[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[1]
ctrl_i.ir_funct12[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[1]
ctrl_i.ir_funct12[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[2]
ctrl_i.ir_funct12[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[2]
ctrl_i.ir_funct12[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[2]
ctrl_i.ir_funct12[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[3]
ctrl_i.ir_funct12[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[3]
ctrl_i.ir_funct12[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[3]
ctrl_i.ir_funct12[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[4]
ctrl_i.ir_funct12[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[4]
ctrl_i.ir_funct12[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[4]
ctrl_i.ir_funct12[5] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[5]
ctrl_i.ir_funct12[5] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[5]
ctrl_i.ir_funct12[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[5]
ctrl_i.ir_funct12[6] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[6]
ctrl_i.ir_funct12[6] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[6]
ctrl_i.ir_funct12[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[6]
ctrl_i.ir_funct12[7] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[7]
ctrl_i.ir_funct12[7] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[7]
ctrl_i.ir_funct12[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[7]
ctrl_i.ir_funct12[8] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[8]
ctrl_i.ir_funct12[8] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[8]
ctrl_i.ir_funct12[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[8]
ctrl_i.ir_funct12[9] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[9]
ctrl_i.ir_funct12[9] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[9]
ctrl_i.ir_funct12[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[9]
ctrl_i.ir_funct12[10] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[10]
ctrl_i.ir_funct12[10] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[10]
ctrl_i.ir_funct12[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[10]
ctrl_i.ir_funct12[11] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct12[11]
ctrl_i.ir_funct12[11] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct12[11]
ctrl_i.ir_funct12[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct12[11]
ctrl_i.ir_funct3[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct3[0]
ctrl_i.ir_funct3[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct3[0]
ctrl_i.ir_funct3[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct3[0]
ctrl_i.ir_funct3[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct3[1]
ctrl_i.ir_funct3[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct3[1]
ctrl_i.ir_funct3[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct3[1]
ctrl_i.ir_funct3[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.ir_funct3[2]
ctrl_i.ir_funct3[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.ir_funct3[2]
ctrl_i.ir_funct3[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.ir_funct3[2]
ctrl_i.lsu_priv => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_priv
ctrl_i.lsu_priv => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_priv
ctrl_i.lsu_priv => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_priv
ctrl_i.lsu_fence => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_fence
ctrl_i.lsu_fence => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_fence
ctrl_i.lsu_fence => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_fence
ctrl_i.lsu_mo_we => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_mo_we
ctrl_i.lsu_mo_we => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_mo_we
ctrl_i.lsu_mo_we => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_mo_we
ctrl_i.lsu_rw => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_rw
ctrl_i.lsu_rw => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_rw
ctrl_i.lsu_rw => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_rw
ctrl_i.lsu_req => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.lsu_req
ctrl_i.lsu_req => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.lsu_req
ctrl_i.lsu_req => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.lsu_req
ctrl_i.alu_cp_trig[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[0]
ctrl_i.alu_cp_trig[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.start_i
ctrl_i.alu_cp_trig[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[0]
ctrl_i.alu_cp_trig[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[0]
ctrl_i.alu_cp_trig[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[1]
ctrl_i.alu_cp_trig[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[1]
ctrl_i.alu_cp_trig[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.start_i
ctrl_i.alu_cp_trig[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[1]
ctrl_i.alu_cp_trig[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[2]
ctrl_i.alu_cp_trig[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[2]
ctrl_i.alu_cp_trig[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[2]
ctrl_i.alu_cp_trig[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[3]
ctrl_i.alu_cp_trig[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[3]
ctrl_i.alu_cp_trig[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[3]
ctrl_i.alu_cp_trig[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.start_i
ctrl_i.alu_cp_trig[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[4]
ctrl_i.alu_cp_trig[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[4]
ctrl_i.alu_cp_trig[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[4]
ctrl_i.alu_cp_trig[5] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_cp_trig[5]
ctrl_i.alu_cp_trig[5] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_cp_trig[5]
ctrl_i.alu_cp_trig[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_cp_trig[5]
ctrl_i.alu_unsigned => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_unsigned
ctrl_i.alu_unsigned => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_unsigned
ctrl_i.alu_unsigned => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_unsigned
ctrl_i.alu_unsigned => cmp_rs2[32].IN0
ctrl_i.alu_unsigned => cmp_rs1[32].IN0
ctrl_i.alu_unsigned => opa_x[32].IN1
ctrl_i.alu_unsigned => opb_x[32].IN1
ctrl_i.alu_opb_mux => opb_x[31].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[30].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[29].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[28].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[27].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[26].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[25].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[24].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[23].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[22].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[21].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[20].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[19].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[18].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[17].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[16].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[15].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[14].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[13].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[12].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[11].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[10].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[9].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[8].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[7].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[6].OUTPUTSELECT
ctrl_i.alu_opb_mux => opb_x[5].OUTPUTSELECT
ctrl_i.alu_opb_mux => cp_shamt[4].OUTPUTSELECT
ctrl_i.alu_opb_mux => cp_shamt[3].OUTPUTSELECT
ctrl_i.alu_opb_mux => cp_shamt[2].OUTPUTSELECT
ctrl_i.alu_opb_mux => cp_shamt[1].OUTPUTSELECT
ctrl_i.alu_opb_mux => cp_shamt[0].OUTPUTSELECT
ctrl_i.alu_opb_mux => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_opb_mux
ctrl_i.alu_opb_mux => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_opb_mux
ctrl_i.alu_opb_mux => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_opb_mux
ctrl_i.alu_opa_mux => opa[31].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[30].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[29].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[28].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[27].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[26].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[25].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[24].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[23].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[22].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[21].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[20].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[19].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[18].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[17].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[16].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[15].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[14].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[13].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[12].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[11].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[10].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[9].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[8].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[7].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[6].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[5].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[4].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[3].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[2].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[1].OUTPUTSELECT
ctrl_i.alu_opa_mux => opa[0].OUTPUTSELECT
ctrl_i.alu_opa_mux => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_opa_mux
ctrl_i.alu_opa_mux => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_opa_mux
ctrl_i.alu_opa_mux => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_opa_mux
ctrl_i.alu_sub => addsub_res[32].OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => addsub_res.OUTPUTSELECT
ctrl_i.alu_sub => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_sub
ctrl_i.alu_sub => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_sub
ctrl_i.alu_sub => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_sub
ctrl_i.alu_op[0] => Mux0.IN7
ctrl_i.alu_op[0] => Mux1.IN7
ctrl_i.alu_op[0] => Mux2.IN7
ctrl_i.alu_op[0] => Mux3.IN7
ctrl_i.alu_op[0] => Mux4.IN7
ctrl_i.alu_op[0] => Mux5.IN7
ctrl_i.alu_op[0] => Mux6.IN7
ctrl_i.alu_op[0] => Mux7.IN7
ctrl_i.alu_op[0] => Mux8.IN7
ctrl_i.alu_op[0] => Mux9.IN7
ctrl_i.alu_op[0] => Mux10.IN7
ctrl_i.alu_op[0] => Mux11.IN7
ctrl_i.alu_op[0] => Mux12.IN7
ctrl_i.alu_op[0] => Mux13.IN7
ctrl_i.alu_op[0] => Mux14.IN7
ctrl_i.alu_op[0] => Mux15.IN7
ctrl_i.alu_op[0] => Mux16.IN7
ctrl_i.alu_op[0] => Mux17.IN7
ctrl_i.alu_op[0] => Mux18.IN7
ctrl_i.alu_op[0] => Mux19.IN7
ctrl_i.alu_op[0] => Mux20.IN7
ctrl_i.alu_op[0] => Mux21.IN7
ctrl_i.alu_op[0] => Mux22.IN7
ctrl_i.alu_op[0] => Mux23.IN7
ctrl_i.alu_op[0] => Mux24.IN7
ctrl_i.alu_op[0] => Mux25.IN7
ctrl_i.alu_op[0] => Mux26.IN7
ctrl_i.alu_op[0] => Mux27.IN7
ctrl_i.alu_op[0] => Mux28.IN7
ctrl_i.alu_op[0] => Mux29.IN7
ctrl_i.alu_op[0] => Mux30.IN7
ctrl_i.alu_op[0] => Mux31.IN6
ctrl_i.alu_op[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_op[0]
ctrl_i.alu_op[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_op[0]
ctrl_i.alu_op[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_op[0]
ctrl_i.alu_op[1] => Mux0.IN6
ctrl_i.alu_op[1] => Mux1.IN6
ctrl_i.alu_op[1] => Mux2.IN6
ctrl_i.alu_op[1] => Mux3.IN6
ctrl_i.alu_op[1] => Mux4.IN6
ctrl_i.alu_op[1] => Mux5.IN6
ctrl_i.alu_op[1] => Mux6.IN6
ctrl_i.alu_op[1] => Mux7.IN6
ctrl_i.alu_op[1] => Mux8.IN6
ctrl_i.alu_op[1] => Mux9.IN6
ctrl_i.alu_op[1] => Mux10.IN6
ctrl_i.alu_op[1] => Mux11.IN6
ctrl_i.alu_op[1] => Mux12.IN6
ctrl_i.alu_op[1] => Mux13.IN6
ctrl_i.alu_op[1] => Mux14.IN6
ctrl_i.alu_op[1] => Mux15.IN6
ctrl_i.alu_op[1] => Mux16.IN6
ctrl_i.alu_op[1] => Mux17.IN6
ctrl_i.alu_op[1] => Mux18.IN6
ctrl_i.alu_op[1] => Mux19.IN6
ctrl_i.alu_op[1] => Mux20.IN6
ctrl_i.alu_op[1] => Mux21.IN6
ctrl_i.alu_op[1] => Mux22.IN6
ctrl_i.alu_op[1] => Mux23.IN6
ctrl_i.alu_op[1] => Mux24.IN6
ctrl_i.alu_op[1] => Mux25.IN6
ctrl_i.alu_op[1] => Mux26.IN6
ctrl_i.alu_op[1] => Mux27.IN6
ctrl_i.alu_op[1] => Mux28.IN6
ctrl_i.alu_op[1] => Mux29.IN6
ctrl_i.alu_op[1] => Mux30.IN6
ctrl_i.alu_op[1] => Mux31.IN5
ctrl_i.alu_op[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_op[1]
ctrl_i.alu_op[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_op[1]
ctrl_i.alu_op[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_op[1]
ctrl_i.alu_op[2] => Mux0.IN5
ctrl_i.alu_op[2] => Mux1.IN5
ctrl_i.alu_op[2] => Mux2.IN5
ctrl_i.alu_op[2] => Mux3.IN5
ctrl_i.alu_op[2] => Mux4.IN5
ctrl_i.alu_op[2] => Mux5.IN5
ctrl_i.alu_op[2] => Mux6.IN5
ctrl_i.alu_op[2] => Mux7.IN5
ctrl_i.alu_op[2] => Mux8.IN5
ctrl_i.alu_op[2] => Mux9.IN5
ctrl_i.alu_op[2] => Mux10.IN5
ctrl_i.alu_op[2] => Mux11.IN5
ctrl_i.alu_op[2] => Mux12.IN5
ctrl_i.alu_op[2] => Mux13.IN5
ctrl_i.alu_op[2] => Mux14.IN5
ctrl_i.alu_op[2] => Mux15.IN5
ctrl_i.alu_op[2] => Mux16.IN5
ctrl_i.alu_op[2] => Mux17.IN5
ctrl_i.alu_op[2] => Mux18.IN5
ctrl_i.alu_op[2] => Mux19.IN5
ctrl_i.alu_op[2] => Mux20.IN5
ctrl_i.alu_op[2] => Mux21.IN5
ctrl_i.alu_op[2] => Mux22.IN5
ctrl_i.alu_op[2] => Mux23.IN5
ctrl_i.alu_op[2] => Mux24.IN5
ctrl_i.alu_op[2] => Mux25.IN5
ctrl_i.alu_op[2] => Mux26.IN5
ctrl_i.alu_op[2] => Mux27.IN5
ctrl_i.alu_op[2] => Mux28.IN5
ctrl_i.alu_op[2] => Mux29.IN5
ctrl_i.alu_op[2] => Mux30.IN5
ctrl_i.alu_op[2] => Mux31.IN4
ctrl_i.alu_op[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.alu_op[2]
ctrl_i.alu_op[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.alu_op[2]
ctrl_i.alu_op[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.alu_op[2]
ctrl_i.rf_zero_we => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_zero_we
ctrl_i.rf_zero_we => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_zero_we
ctrl_i.rf_zero_we => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_zero_we
ctrl_i.rf_rd[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rd[0]
ctrl_i.rf_rd[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rd[0]
ctrl_i.rf_rd[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rd[0]
ctrl_i.rf_rd[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rd[1]
ctrl_i.rf_rd[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rd[1]
ctrl_i.rf_rd[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rd[1]
ctrl_i.rf_rd[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rd[2]
ctrl_i.rf_rd[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rd[2]
ctrl_i.rf_rd[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rd[2]
ctrl_i.rf_rd[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rd[3]
ctrl_i.rf_rd[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rd[3]
ctrl_i.rf_rd[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rd[3]
ctrl_i.rf_rd[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rd[4]
ctrl_i.rf_rd[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rd[4]
ctrl_i.rf_rd[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rd[4]
ctrl_i.rf_rs2[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs2[0]
ctrl_i.rf_rs2[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs2[0]
ctrl_i.rf_rs2[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs2[0]
ctrl_i.rf_rs2[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs2[1]
ctrl_i.rf_rs2[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs2[1]
ctrl_i.rf_rs2[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs2[1]
ctrl_i.rf_rs2[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs2[2]
ctrl_i.rf_rs2[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs2[2]
ctrl_i.rf_rs2[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs2[2]
ctrl_i.rf_rs2[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs2[3]
ctrl_i.rf_rs2[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs2[3]
ctrl_i.rf_rs2[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs2[3]
ctrl_i.rf_rs2[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs2[4]
ctrl_i.rf_rs2[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs2[4]
ctrl_i.rf_rs2[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs2[4]
ctrl_i.rf_rs1[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs1[0]
ctrl_i.rf_rs1[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs1[0]
ctrl_i.rf_rs1[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs1[0]
ctrl_i.rf_rs1[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs1[1]
ctrl_i.rf_rs1[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs1[1]
ctrl_i.rf_rs1[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs1[1]
ctrl_i.rf_rs1[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs1[2]
ctrl_i.rf_rs1[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs1[2]
ctrl_i.rf_rs1[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs1[2]
ctrl_i.rf_rs1[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs1[3]
ctrl_i.rf_rs1[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs1[3]
ctrl_i.rf_rs1[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs1[3]
ctrl_i.rf_rs1[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_rs1[4]
ctrl_i.rf_rs1[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_rs1[4]
ctrl_i.rf_rs1[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_rs1[4]
ctrl_i.rf_wb_en => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.ctrl_i.rf_wb_en
ctrl_i.rf_wb_en => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.ctrl_i.rf_wb_en
ctrl_i.rf_wb_en => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.ctrl_i.rf_wb_en
csr_we_i => fpu_csr_we.IN1
csr_addr_i[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[0]
csr_addr_i[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_addr_i[1]
csr_addr_i[2] => Equal1.IN9
csr_addr_i[3] => Equal1.IN8
csr_addr_i[4] => Equal1.IN7
csr_addr_i[5] => Equal1.IN6
csr_addr_i[6] => Equal1.IN5
csr_addr_i[7] => Equal1.IN4
csr_addr_i[8] => Equal1.IN3
csr_addr_i[9] => Equal1.IN2
csr_addr_i[10] => Equal1.IN1
csr_addr_i[11] => Equal1.IN0
csr_wdata_i[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[0]
csr_wdata_i[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[1]
csr_wdata_i[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[2]
csr_wdata_i[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[3]
csr_wdata_i[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[4]
csr_wdata_i[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[5]
csr_wdata_i[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[6]
csr_wdata_i[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[7]
csr_wdata_i[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[8]
csr_wdata_i[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[9]
csr_wdata_i[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[10]
csr_wdata_i[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[11]
csr_wdata_i[12] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[12]
csr_wdata_i[13] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[13]
csr_wdata_i[14] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[14]
csr_wdata_i[15] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[15]
csr_wdata_i[16] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[16]
csr_wdata_i[17] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[17]
csr_wdata_i[18] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[18]
csr_wdata_i[19] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[19]
csr_wdata_i[20] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[20]
csr_wdata_i[21] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[21]
csr_wdata_i[22] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[22]
csr_wdata_i[23] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[23]
csr_wdata_i[24] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[24]
csr_wdata_i[25] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[25]
csr_wdata_i[26] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[26]
csr_wdata_i[27] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[27]
csr_wdata_i[28] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[28]
csr_wdata_i[29] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[29]
csr_wdata_i[30] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[30]
csr_wdata_i[31] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.csr_wdata_i[31]
csr_rdata_o[0] <= csr_rdata_fpu[0].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[1] <= csr_rdata_fpu[1].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[2] <= csr_rdata_fpu[2].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[3] <= csr_rdata_fpu[3].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[4] <= csr_rdata_fpu[4].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[5] <= csr_rdata_fpu[5].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[6] <= csr_rdata_fpu[6].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[7] <= csr_rdata_fpu[7].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[8] <= csr_rdata_fpu[8].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[9] <= csr_rdata_fpu[9].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[10] <= csr_rdata_fpu[10].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[11] <= csr_rdata_fpu[11].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[12] <= csr_rdata_fpu[12].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[13] <= csr_rdata_fpu[13].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[14] <= csr_rdata_fpu[14].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[15] <= csr_rdata_fpu[15].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[16] <= csr_rdata_fpu[16].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[17] <= csr_rdata_fpu[17].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[18] <= csr_rdata_fpu[18].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[19] <= csr_rdata_fpu[19].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[20] <= csr_rdata_fpu[20].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[21] <= csr_rdata_fpu[21].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[22] <= csr_rdata_fpu[22].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[23] <= csr_rdata_fpu[23].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[24] <= csr_rdata_fpu[24].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[25] <= csr_rdata_fpu[25].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[26] <= csr_rdata_fpu[26].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[27] <= csr_rdata_fpu[27].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[28] <= csr_rdata_fpu[28].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[29] <= csr_rdata_fpu[29].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[30] <= csr_rdata_fpu[30].DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[31] <= csr_rdata_fpu[31].DB_MAX_OUTPUT_PORT_TYPE
rs1_i[0] => Equal0.IN31
rs1_i[0] => opa[0].DATAA
rs1_i[0] => res_o.IN1
rs1_i[0] => res_o.IN1
rs1_i[0] => res_o.IN1
rs1_i[0] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[0]
rs1_i[0] => LessThan0.IN32
rs1_i[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[0]
rs1_i[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[0]
rs1_i[1] => Equal0.IN30
rs1_i[1] => opa[1].DATAA
rs1_i[1] => res_o.IN1
rs1_i[1] => res_o.IN1
rs1_i[1] => res_o.IN1
rs1_i[1] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[1]
rs1_i[1] => LessThan0.IN31
rs1_i[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[1]
rs1_i[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[1]
rs1_i[2] => Equal0.IN29
rs1_i[2] => opa[2].DATAA
rs1_i[2] => res_o.IN1
rs1_i[2] => res_o.IN1
rs1_i[2] => res_o.IN1
rs1_i[2] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[2]
rs1_i[2] => LessThan0.IN30
rs1_i[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[2]
rs1_i[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[2]
rs1_i[3] => Equal0.IN28
rs1_i[3] => opa[3].DATAA
rs1_i[3] => res_o.IN1
rs1_i[3] => res_o.IN1
rs1_i[3] => res_o.IN1
rs1_i[3] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[3]
rs1_i[3] => LessThan0.IN29
rs1_i[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[3]
rs1_i[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[3]
rs1_i[4] => Equal0.IN27
rs1_i[4] => opa[4].DATAA
rs1_i[4] => res_o.IN1
rs1_i[4] => res_o.IN1
rs1_i[4] => res_o.IN1
rs1_i[4] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[4]
rs1_i[4] => LessThan0.IN28
rs1_i[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[4]
rs1_i[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[4]
rs1_i[5] => Equal0.IN26
rs1_i[5] => opa[5].DATAA
rs1_i[5] => res_o.IN1
rs1_i[5] => res_o.IN1
rs1_i[5] => res_o.IN1
rs1_i[5] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[5]
rs1_i[5] => LessThan0.IN27
rs1_i[5] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[5]
rs1_i[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[5]
rs1_i[6] => Equal0.IN25
rs1_i[6] => opa[6].DATAA
rs1_i[6] => res_o.IN1
rs1_i[6] => res_o.IN1
rs1_i[6] => res_o.IN1
rs1_i[6] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[6]
rs1_i[6] => LessThan0.IN26
rs1_i[6] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[6]
rs1_i[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[6]
rs1_i[7] => Equal0.IN24
rs1_i[7] => opa[7].DATAA
rs1_i[7] => res_o.IN1
rs1_i[7] => res_o.IN1
rs1_i[7] => res_o.IN1
rs1_i[7] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[7]
rs1_i[7] => LessThan0.IN25
rs1_i[7] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[7]
rs1_i[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[7]
rs1_i[8] => Equal0.IN23
rs1_i[8] => opa[8].DATAA
rs1_i[8] => res_o.IN1
rs1_i[8] => res_o.IN1
rs1_i[8] => res_o.IN1
rs1_i[8] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[8]
rs1_i[8] => LessThan0.IN24
rs1_i[8] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[8]
rs1_i[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[8]
rs1_i[9] => Equal0.IN22
rs1_i[9] => opa[9].DATAA
rs1_i[9] => res_o.IN1
rs1_i[9] => res_o.IN1
rs1_i[9] => res_o.IN1
rs1_i[9] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[9]
rs1_i[9] => LessThan0.IN23
rs1_i[9] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[9]
rs1_i[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[9]
rs1_i[10] => Equal0.IN21
rs1_i[10] => opa[10].DATAA
rs1_i[10] => res_o.IN1
rs1_i[10] => res_o.IN1
rs1_i[10] => res_o.IN1
rs1_i[10] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[10]
rs1_i[10] => LessThan0.IN22
rs1_i[10] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[10]
rs1_i[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[10]
rs1_i[11] => Equal0.IN20
rs1_i[11] => opa[11].DATAA
rs1_i[11] => res_o.IN1
rs1_i[11] => res_o.IN1
rs1_i[11] => res_o.IN1
rs1_i[11] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[11]
rs1_i[11] => LessThan0.IN21
rs1_i[11] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[11]
rs1_i[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[11]
rs1_i[12] => Equal0.IN19
rs1_i[12] => opa[12].DATAA
rs1_i[12] => res_o.IN1
rs1_i[12] => res_o.IN1
rs1_i[12] => res_o.IN1
rs1_i[12] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[12]
rs1_i[12] => LessThan0.IN20
rs1_i[12] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[12]
rs1_i[12] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[12]
rs1_i[13] => Equal0.IN18
rs1_i[13] => opa[13].DATAA
rs1_i[13] => res_o.IN1
rs1_i[13] => res_o.IN1
rs1_i[13] => res_o.IN1
rs1_i[13] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[13]
rs1_i[13] => LessThan0.IN19
rs1_i[13] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[13]
rs1_i[13] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[13]
rs1_i[14] => Equal0.IN17
rs1_i[14] => opa[14].DATAA
rs1_i[14] => res_o.IN1
rs1_i[14] => res_o.IN1
rs1_i[14] => res_o.IN1
rs1_i[14] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[14]
rs1_i[14] => LessThan0.IN18
rs1_i[14] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[14]
rs1_i[14] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[14]
rs1_i[15] => Equal0.IN16
rs1_i[15] => opa[15].DATAA
rs1_i[15] => res_o.IN1
rs1_i[15] => res_o.IN1
rs1_i[15] => res_o.IN1
rs1_i[15] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[15]
rs1_i[15] => LessThan0.IN17
rs1_i[15] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[15]
rs1_i[15] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[15]
rs1_i[16] => Equal0.IN15
rs1_i[16] => opa[16].DATAA
rs1_i[16] => res_o.IN1
rs1_i[16] => res_o.IN1
rs1_i[16] => res_o.IN1
rs1_i[16] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[16]
rs1_i[16] => LessThan0.IN16
rs1_i[16] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[16]
rs1_i[16] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[16]
rs1_i[17] => Equal0.IN14
rs1_i[17] => opa[17].DATAA
rs1_i[17] => res_o.IN1
rs1_i[17] => res_o.IN1
rs1_i[17] => res_o.IN1
rs1_i[17] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[17]
rs1_i[17] => LessThan0.IN15
rs1_i[17] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[17]
rs1_i[17] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[17]
rs1_i[18] => Equal0.IN13
rs1_i[18] => opa[18].DATAA
rs1_i[18] => res_o.IN1
rs1_i[18] => res_o.IN1
rs1_i[18] => res_o.IN1
rs1_i[18] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[18]
rs1_i[18] => LessThan0.IN14
rs1_i[18] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[18]
rs1_i[18] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[18]
rs1_i[19] => Equal0.IN12
rs1_i[19] => opa[19].DATAA
rs1_i[19] => res_o.IN1
rs1_i[19] => res_o.IN1
rs1_i[19] => res_o.IN1
rs1_i[19] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[19]
rs1_i[19] => LessThan0.IN13
rs1_i[19] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[19]
rs1_i[19] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[19]
rs1_i[20] => Equal0.IN11
rs1_i[20] => opa[20].DATAA
rs1_i[20] => res_o.IN1
rs1_i[20] => res_o.IN1
rs1_i[20] => res_o.IN1
rs1_i[20] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[20]
rs1_i[20] => LessThan0.IN12
rs1_i[20] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[20]
rs1_i[20] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[20]
rs1_i[21] => Equal0.IN10
rs1_i[21] => opa[21].DATAA
rs1_i[21] => res_o.IN1
rs1_i[21] => res_o.IN1
rs1_i[21] => res_o.IN1
rs1_i[21] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[21]
rs1_i[21] => LessThan0.IN11
rs1_i[21] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[21]
rs1_i[21] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[21]
rs1_i[22] => Equal0.IN9
rs1_i[22] => opa[22].DATAA
rs1_i[22] => res_o.IN1
rs1_i[22] => res_o.IN1
rs1_i[22] => res_o.IN1
rs1_i[22] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[22]
rs1_i[22] => LessThan0.IN10
rs1_i[22] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[22]
rs1_i[22] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[22]
rs1_i[23] => Equal0.IN8
rs1_i[23] => opa[23].DATAA
rs1_i[23] => res_o.IN1
rs1_i[23] => res_o.IN1
rs1_i[23] => res_o.IN1
rs1_i[23] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[23]
rs1_i[23] => LessThan0.IN9
rs1_i[23] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[23]
rs1_i[23] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[23]
rs1_i[24] => Equal0.IN7
rs1_i[24] => opa[24].DATAA
rs1_i[24] => res_o.IN1
rs1_i[24] => res_o.IN1
rs1_i[24] => res_o.IN1
rs1_i[24] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[24]
rs1_i[24] => LessThan0.IN8
rs1_i[24] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[24]
rs1_i[24] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[24]
rs1_i[25] => Equal0.IN6
rs1_i[25] => opa[25].DATAA
rs1_i[25] => res_o.IN1
rs1_i[25] => res_o.IN1
rs1_i[25] => res_o.IN1
rs1_i[25] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[25]
rs1_i[25] => LessThan0.IN7
rs1_i[25] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[25]
rs1_i[25] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[25]
rs1_i[26] => Equal0.IN5
rs1_i[26] => opa[26].DATAA
rs1_i[26] => res_o.IN1
rs1_i[26] => res_o.IN1
rs1_i[26] => res_o.IN1
rs1_i[26] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[26]
rs1_i[26] => LessThan0.IN6
rs1_i[26] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[26]
rs1_i[26] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[26]
rs1_i[27] => Equal0.IN4
rs1_i[27] => opa[27].DATAA
rs1_i[27] => res_o.IN1
rs1_i[27] => res_o.IN1
rs1_i[27] => res_o.IN1
rs1_i[27] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[27]
rs1_i[27] => LessThan0.IN5
rs1_i[27] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[27]
rs1_i[27] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[27]
rs1_i[28] => Equal0.IN3
rs1_i[28] => opa[28].DATAA
rs1_i[28] => res_o.IN1
rs1_i[28] => res_o.IN1
rs1_i[28] => res_o.IN1
rs1_i[28] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[28]
rs1_i[28] => LessThan0.IN4
rs1_i[28] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[28]
rs1_i[28] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[28]
rs1_i[29] => Equal0.IN2
rs1_i[29] => opa[29].DATAA
rs1_i[29] => res_o.IN1
rs1_i[29] => res_o.IN1
rs1_i[29] => res_o.IN1
rs1_i[29] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[29]
rs1_i[29] => LessThan0.IN3
rs1_i[29] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[29]
rs1_i[29] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[29]
rs1_i[30] => Equal0.IN1
rs1_i[30] => opa[30].DATAA
rs1_i[30] => res_o.IN1
rs1_i[30] => res_o.IN1
rs1_i[30] => res_o.IN1
rs1_i[30] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[30]
rs1_i[30] => LessThan0.IN2
rs1_i[30] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[30]
rs1_i[30] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[30]
rs1_i[31] => cmp_rs1[32].IN1
rs1_i[31] => Equal0.IN0
rs1_i[31] => opa[31].DATAA
rs1_i[31] => res_o.IN1
rs1_i[31] => res_o.IN1
rs1_i[31] => res_o.IN1
rs1_i[31] => neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst.rs1_i[31]
rs1_i[31] => LessThan0.IN1
rs1_i[31] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs1_i[31]
rs1_i[31] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs1_i[31]
rs2_i[0] => Equal0.IN63
rs2_i[0] => cp_shamt[0].DATAA
rs2_i[0] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[0]
rs2_i[0] => LessThan0.IN64
rs2_i[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[0]
rs2_i[1] => Equal0.IN62
rs2_i[1] => cp_shamt[1].DATAA
rs2_i[1] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[1]
rs2_i[1] => LessThan0.IN63
rs2_i[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[1]
rs2_i[2] => Equal0.IN61
rs2_i[2] => cp_shamt[2].DATAA
rs2_i[2] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[2]
rs2_i[2] => LessThan0.IN62
rs2_i[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[2]
rs2_i[3] => Equal0.IN60
rs2_i[3] => cp_shamt[3].DATAA
rs2_i[3] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[3]
rs2_i[3] => LessThan0.IN61
rs2_i[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[3]
rs2_i[4] => Equal0.IN59
rs2_i[4] => cp_shamt[4].DATAA
rs2_i[4] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[4]
rs2_i[4] => LessThan0.IN60
rs2_i[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[4]
rs2_i[5] => Equal0.IN58
rs2_i[5] => opb_x[5].DATAA
rs2_i[5] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[5]
rs2_i[5] => LessThan0.IN59
rs2_i[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[5]
rs2_i[6] => Equal0.IN57
rs2_i[6] => opb_x[6].DATAA
rs2_i[6] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[6]
rs2_i[6] => LessThan0.IN58
rs2_i[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[6]
rs2_i[7] => Equal0.IN56
rs2_i[7] => opb_x[7].DATAA
rs2_i[7] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[7]
rs2_i[7] => LessThan0.IN57
rs2_i[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[7]
rs2_i[8] => Equal0.IN55
rs2_i[8] => opb_x[8].DATAA
rs2_i[8] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[8]
rs2_i[8] => LessThan0.IN56
rs2_i[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[8]
rs2_i[9] => Equal0.IN54
rs2_i[9] => opb_x[9].DATAA
rs2_i[9] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[9]
rs2_i[9] => LessThan0.IN55
rs2_i[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[9]
rs2_i[10] => Equal0.IN53
rs2_i[10] => opb_x[10].DATAA
rs2_i[10] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[10]
rs2_i[10] => LessThan0.IN54
rs2_i[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[10]
rs2_i[11] => Equal0.IN52
rs2_i[11] => opb_x[11].DATAA
rs2_i[11] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[11]
rs2_i[11] => LessThan0.IN53
rs2_i[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[11]
rs2_i[12] => Equal0.IN51
rs2_i[12] => opb_x[12].DATAA
rs2_i[12] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[12]
rs2_i[12] => LessThan0.IN52
rs2_i[12] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[12]
rs2_i[13] => Equal0.IN50
rs2_i[13] => opb_x[13].DATAA
rs2_i[13] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[13]
rs2_i[13] => LessThan0.IN51
rs2_i[13] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[13]
rs2_i[14] => Equal0.IN49
rs2_i[14] => opb_x[14].DATAA
rs2_i[14] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[14]
rs2_i[14] => LessThan0.IN50
rs2_i[14] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[14]
rs2_i[15] => Equal0.IN48
rs2_i[15] => opb_x[15].DATAA
rs2_i[15] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[15]
rs2_i[15] => LessThan0.IN49
rs2_i[15] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[15]
rs2_i[16] => Equal0.IN47
rs2_i[16] => opb_x[16].DATAA
rs2_i[16] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[16]
rs2_i[16] => LessThan0.IN48
rs2_i[16] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[16]
rs2_i[17] => Equal0.IN46
rs2_i[17] => opb_x[17].DATAA
rs2_i[17] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[17]
rs2_i[17] => LessThan0.IN47
rs2_i[17] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[17]
rs2_i[18] => Equal0.IN45
rs2_i[18] => opb_x[18].DATAA
rs2_i[18] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[18]
rs2_i[18] => LessThan0.IN46
rs2_i[18] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[18]
rs2_i[19] => Equal0.IN44
rs2_i[19] => opb_x[19].DATAA
rs2_i[19] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[19]
rs2_i[19] => LessThan0.IN45
rs2_i[19] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[19]
rs2_i[20] => Equal0.IN43
rs2_i[20] => opb_x[20].DATAA
rs2_i[20] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[20]
rs2_i[20] => LessThan0.IN44
rs2_i[20] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[20]
rs2_i[21] => Equal0.IN42
rs2_i[21] => opb_x[21].DATAA
rs2_i[21] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[21]
rs2_i[21] => LessThan0.IN43
rs2_i[21] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[21]
rs2_i[22] => Equal0.IN41
rs2_i[22] => opb_x[22].DATAA
rs2_i[22] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[22]
rs2_i[22] => LessThan0.IN42
rs2_i[22] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[22]
rs2_i[23] => Equal0.IN40
rs2_i[23] => opb_x[23].DATAA
rs2_i[23] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[23]
rs2_i[23] => LessThan0.IN41
rs2_i[23] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[23]
rs2_i[24] => Equal0.IN39
rs2_i[24] => opb_x[24].DATAA
rs2_i[24] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[24]
rs2_i[24] => LessThan0.IN40
rs2_i[24] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[24]
rs2_i[25] => Equal0.IN38
rs2_i[25] => opb_x[25].DATAA
rs2_i[25] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[25]
rs2_i[25] => LessThan0.IN39
rs2_i[25] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[25]
rs2_i[26] => Equal0.IN37
rs2_i[26] => opb_x[26].DATAA
rs2_i[26] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[26]
rs2_i[26] => LessThan0.IN38
rs2_i[26] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[26]
rs2_i[27] => Equal0.IN36
rs2_i[27] => opb_x[27].DATAA
rs2_i[27] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[27]
rs2_i[27] => LessThan0.IN37
rs2_i[27] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[27]
rs2_i[28] => Equal0.IN35
rs2_i[28] => opb_x[28].DATAA
rs2_i[28] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[28]
rs2_i[28] => LessThan0.IN36
rs2_i[28] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[28]
rs2_i[29] => Equal0.IN34
rs2_i[29] => opb_x[29].DATAA
rs2_i[29] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[29]
rs2_i[29] => LessThan0.IN35
rs2_i[29] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[29]
rs2_i[30] => Equal0.IN33
rs2_i[30] => opb_x[30].DATAA
rs2_i[30] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[30]
rs2_i[30] => LessThan0.IN34
rs2_i[30] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[30]
rs2_i[31] => cmp_rs2[32].IN1
rs2_i[31] => Equal0.IN32
rs2_i[31] => opb_x[31].DATAA
rs2_i[31] => neorv32_cpu_cp_muldiv:neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst.rs2_i[31]
rs2_i[31] => LessThan0.IN33
rs2_i[31] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs2_i[31]
rs3_i[0] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[0]
rs3_i[1] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[1]
rs3_i[2] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[2]
rs3_i[3] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[3]
rs3_i[4] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[4]
rs3_i[5] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[5]
rs3_i[6] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[6]
rs3_i[7] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[7]
rs3_i[8] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[8]
rs3_i[9] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[9]
rs3_i[10] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[10]
rs3_i[11] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[11]
rs3_i[12] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[12]
rs3_i[13] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[13]
rs3_i[14] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[14]
rs3_i[15] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[15]
rs3_i[16] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[16]
rs3_i[17] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[17]
rs3_i[18] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[18]
rs3_i[19] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[19]
rs3_i[20] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[20]
rs3_i[21] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[21]
rs3_i[22] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[22]
rs3_i[23] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[23]
rs3_i[24] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[24]
rs3_i[25] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[25]
rs3_i[26] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[26]
rs3_i[27] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[27]
rs3_i[28] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[28]
rs3_i[29] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[29]
rs3_i[30] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[30]
rs3_i[31] => neorv32_cpu_cp_fpu:neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst.rs3_i[31]
pc_i[0] => opa[0].DATAB
pc_i[1] => opa[1].DATAB
pc_i[2] => opa[2].DATAB
pc_i[3] => opa[3].DATAB
pc_i[4] => opa[4].DATAB
pc_i[5] => opa[5].DATAB
pc_i[6] => opa[6].DATAB
pc_i[7] => opa[7].DATAB
pc_i[8] => opa[8].DATAB
pc_i[9] => opa[9].DATAB
pc_i[10] => opa[10].DATAB
pc_i[11] => opa[11].DATAB
pc_i[12] => opa[12].DATAB
pc_i[13] => opa[13].DATAB
pc_i[14] => opa[14].DATAB
pc_i[15] => opa[15].DATAB
pc_i[16] => opa[16].DATAB
pc_i[17] => opa[17].DATAB
pc_i[18] => opa[18].DATAB
pc_i[19] => opa[19].DATAB
pc_i[20] => opa[20].DATAB
pc_i[21] => opa[21].DATAB
pc_i[22] => opa[22].DATAB
pc_i[23] => opa[23].DATAB
pc_i[24] => opa[24].DATAB
pc_i[25] => opa[25].DATAB
pc_i[26] => opa[26].DATAB
pc_i[27] => opa[27].DATAB
pc_i[28] => opa[28].DATAB
pc_i[29] => opa[29].DATAB
pc_i[30] => opa[30].DATAB
pc_i[31] => opa[31].DATAB
imm_i[0] => cp_shamt[0].DATAB
imm_i[1] => cp_shamt[1].DATAB
imm_i[2] => cp_shamt[2].DATAB
imm_i[3] => cp_shamt[3].DATAB
imm_i[4] => cp_shamt[4].DATAB
imm_i[5] => opb_x[5].DATAB
imm_i[6] => opb_x[6].DATAB
imm_i[7] => opb_x[7].DATAB
imm_i[8] => opb_x[8].DATAB
imm_i[9] => opb_x[9].DATAB
imm_i[10] => opb_x[10].DATAB
imm_i[11] => opb_x[11].DATAB
imm_i[12] => opb_x[12].DATAB
imm_i[13] => opb_x[13].DATAB
imm_i[14] => opb_x[14].DATAB
imm_i[15] => opb_x[15].DATAB
imm_i[16] => opb_x[16].DATAB
imm_i[17] => opb_x[17].DATAB
imm_i[18] => opb_x[18].DATAB
imm_i[19] => opb_x[19].DATAB
imm_i[20] => opb_x[20].DATAB
imm_i[21] => opb_x[21].DATAB
imm_i[22] => opb_x[22].DATAB
imm_i[23] => opb_x[23].DATAB
imm_i[24] => opb_x[24].DATAB
imm_i[25] => opb_x[25].DATAB
imm_i[26] => opb_x[26].DATAB
imm_i[27] => opb_x[27].DATAB
imm_i[28] => opb_x[28].DATAB
imm_i[29] => opb_x[29].DATAB
imm_i[30] => opb_x[30].DATAB
imm_i[31] => opb_x[31].DATAB
cmp_o[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
cmp_o[1] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
res_o[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
res_o[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
res_o[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
res_o[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
res_o[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
res_o[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
res_o[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
res_o[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
res_o[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
res_o[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
res_o[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
res_o[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
res_o[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
res_o[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
res_o[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
res_o[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
res_o[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
res_o[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
res_o[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
res_o[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
res_o[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
res_o[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
res_o[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
res_o[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
res_o[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
res_o[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
res_o[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
res_o[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
res_o[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
res_o[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
res_o[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res_o[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
add_o[0] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[1] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[2] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[3] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[4] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[5] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[6] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[7] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[8] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[9] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[10] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[11] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[12] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[13] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[14] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[15] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[16] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[17] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[18] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[19] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[20] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[21] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[22] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[23] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[24] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[25] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[26] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[27] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[28] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[29] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[30] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
add_o[31] <= addsub_res.DB_MAX_OUTPUT_PORT_TYPE
cp_done_o <= cp_done_o.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst
clk_i => shifter.sreg[0].CLK
clk_i => shifter.sreg[1].CLK
clk_i => shifter.sreg[2].CLK
clk_i => shifter.sreg[3].CLK
clk_i => shifter.sreg[4].CLK
clk_i => shifter.sreg[5].CLK
clk_i => shifter.sreg[6].CLK
clk_i => shifter.sreg[7].CLK
clk_i => shifter.sreg[8].CLK
clk_i => shifter.sreg[9].CLK
clk_i => shifter.sreg[10].CLK
clk_i => shifter.sreg[11].CLK
clk_i => shifter.sreg[12].CLK
clk_i => shifter.sreg[13].CLK
clk_i => shifter.sreg[14].CLK
clk_i => shifter.sreg[15].CLK
clk_i => shifter.sreg[16].CLK
clk_i => shifter.sreg[17].CLK
clk_i => shifter.sreg[18].CLK
clk_i => shifter.sreg[19].CLK
clk_i => shifter.sreg[20].CLK
clk_i => shifter.sreg[21].CLK
clk_i => shifter.sreg[22].CLK
clk_i => shifter.sreg[23].CLK
clk_i => shifter.sreg[24].CLK
clk_i => shifter.sreg[25].CLK
clk_i => shifter.sreg[26].CLK
clk_i => shifter.sreg[27].CLK
clk_i => shifter.sreg[28].CLK
clk_i => shifter.sreg[29].CLK
clk_i => shifter.sreg[30].CLK
clk_i => shifter.sreg[31].CLK
clk_i => shifter.cnt[0].CLK
clk_i => shifter.cnt[1].CLK
clk_i => shifter.cnt[2].CLK
clk_i => shifter.cnt[3].CLK
clk_i => shifter.cnt[4].CLK
clk_i => shifter.done_ff.CLK
clk_i => shifter.busy.CLK
rstn_i => shifter.sreg[0].ACLR
rstn_i => shifter.sreg[1].ACLR
rstn_i => shifter.sreg[2].ACLR
rstn_i => shifter.sreg[3].ACLR
rstn_i => shifter.sreg[4].ACLR
rstn_i => shifter.sreg[5].ACLR
rstn_i => shifter.sreg[6].ACLR
rstn_i => shifter.sreg[7].ACLR
rstn_i => shifter.sreg[8].ACLR
rstn_i => shifter.sreg[9].ACLR
rstn_i => shifter.sreg[10].ACLR
rstn_i => shifter.sreg[11].ACLR
rstn_i => shifter.sreg[12].ACLR
rstn_i => shifter.sreg[13].ACLR
rstn_i => shifter.sreg[14].ACLR
rstn_i => shifter.sreg[15].ACLR
rstn_i => shifter.sreg[16].ACLR
rstn_i => shifter.sreg[17].ACLR
rstn_i => shifter.sreg[18].ACLR
rstn_i => shifter.sreg[19].ACLR
rstn_i => shifter.sreg[20].ACLR
rstn_i => shifter.sreg[21].ACLR
rstn_i => shifter.sreg[22].ACLR
rstn_i => shifter.sreg[23].ACLR
rstn_i => shifter.sreg[24].ACLR
rstn_i => shifter.sreg[25].ACLR
rstn_i => shifter.sreg[26].ACLR
rstn_i => shifter.sreg[27].ACLR
rstn_i => shifter.sreg[28].ACLR
rstn_i => shifter.sreg[29].ACLR
rstn_i => shifter.sreg[30].ACLR
rstn_i => shifter.sreg[31].ACLR
rstn_i => shifter.cnt[0].ACLR
rstn_i => shifter.cnt[1].ACLR
rstn_i => shifter.cnt[2].ACLR
rstn_i => shifter.cnt[3].ACLR
rstn_i => shifter.cnt[4].ACLR
rstn_i => shifter.done_ff.ACLR
rstn_i => shifter.busy.ACLR
ctrl_i.cpu_debug => ~NO_FANOUT~
ctrl_i.cpu_trap => serial_shifter_core.IN1
ctrl_i.cpu_sleep => ~NO_FANOUT~
ctrl_i.cpu_priv => ~NO_FANOUT~
ctrl_i.ir_opcode[0] => ~NO_FANOUT~
ctrl_i.ir_opcode[1] => ~NO_FANOUT~
ctrl_i.ir_opcode[2] => ~NO_FANOUT~
ctrl_i.ir_opcode[3] => ~NO_FANOUT~
ctrl_i.ir_opcode[4] => ~NO_FANOUT~
ctrl_i.ir_opcode[5] => ~NO_FANOUT~
ctrl_i.ir_opcode[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[0] => ~NO_FANOUT~
ctrl_i.ir_funct12[1] => ~NO_FANOUT~
ctrl_i.ir_funct12[2] => ~NO_FANOUT~
ctrl_i.ir_funct12[3] => ~NO_FANOUT~
ctrl_i.ir_funct12[4] => ~NO_FANOUT~
ctrl_i.ir_funct12[5] => ~NO_FANOUT~
ctrl_i.ir_funct12[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[7] => ~NO_FANOUT~
ctrl_i.ir_funct12[8] => ~NO_FANOUT~
ctrl_i.ir_funct12[9] => ~NO_FANOUT~
ctrl_i.ir_funct12[10] => sreg.IN1
ctrl_i.ir_funct12[11] => ~NO_FANOUT~
ctrl_i.ir_funct3[0] => ~NO_FANOUT~
ctrl_i.ir_funct3[1] => ~NO_FANOUT~
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.ir_funct3[2] => shifter.OUTPUTSELECT
ctrl_i.lsu_priv => ~NO_FANOUT~
ctrl_i.lsu_fence => ~NO_FANOUT~
ctrl_i.lsu_mo_we => ~NO_FANOUT~
ctrl_i.lsu_rw => ~NO_FANOUT~
ctrl_i.lsu_req => ~NO_FANOUT~
ctrl_i.alu_cp_trig[0] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[1] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[2] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[3] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[4] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[5] => ~NO_FANOUT~
ctrl_i.alu_unsigned => ~NO_FANOUT~
ctrl_i.alu_opb_mux => ~NO_FANOUT~
ctrl_i.alu_opa_mux => ~NO_FANOUT~
ctrl_i.alu_sub => ~NO_FANOUT~
ctrl_i.alu_op[0] => ~NO_FANOUT~
ctrl_i.alu_op[1] => ~NO_FANOUT~
ctrl_i.alu_op[2] => ~NO_FANOUT~
ctrl_i.rf_zero_we => ~NO_FANOUT~
ctrl_i.rf_rd[0] => ~NO_FANOUT~
ctrl_i.rf_rd[1] => ~NO_FANOUT~
ctrl_i.rf_rd[2] => ~NO_FANOUT~
ctrl_i.rf_rd[3] => ~NO_FANOUT~
ctrl_i.rf_rd[4] => ~NO_FANOUT~
ctrl_i.rf_rs2[0] => ~NO_FANOUT~
ctrl_i.rf_rs2[1] => ~NO_FANOUT~
ctrl_i.rf_rs2[2] => ~NO_FANOUT~
ctrl_i.rf_rs2[3] => ~NO_FANOUT~
ctrl_i.rf_rs2[4] => ~NO_FANOUT~
ctrl_i.rf_rs1[0] => ~NO_FANOUT~
ctrl_i.rf_rs1[1] => ~NO_FANOUT~
ctrl_i.rf_rs1[2] => ~NO_FANOUT~
ctrl_i.rf_rs1[3] => ~NO_FANOUT~
ctrl_i.rf_rs1[4] => ~NO_FANOUT~
ctrl_i.rf_wb_en => ~NO_FANOUT~
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
start_i => shifter.OUTPUTSELECT
rs1_i[0] => shifter.DATAB
rs1_i[1] => shifter.DATAB
rs1_i[2] => shifter.DATAB
rs1_i[3] => shifter.DATAB
rs1_i[4] => shifter.DATAB
rs1_i[5] => shifter.DATAB
rs1_i[6] => shifter.DATAB
rs1_i[7] => shifter.DATAB
rs1_i[8] => shifter.DATAB
rs1_i[9] => shifter.DATAB
rs1_i[10] => shifter.DATAB
rs1_i[11] => shifter.DATAB
rs1_i[12] => shifter.DATAB
rs1_i[13] => shifter.DATAB
rs1_i[14] => shifter.DATAB
rs1_i[15] => shifter.DATAB
rs1_i[16] => shifter.DATAB
rs1_i[17] => shifter.DATAB
rs1_i[18] => shifter.DATAB
rs1_i[19] => shifter.DATAB
rs1_i[20] => shifter.DATAB
rs1_i[21] => shifter.DATAB
rs1_i[22] => shifter.DATAB
rs1_i[23] => shifter.DATAB
rs1_i[24] => shifter.DATAB
rs1_i[25] => shifter.DATAB
rs1_i[26] => shifter.DATAB
rs1_i[27] => shifter.DATAB
rs1_i[28] => shifter.DATAB
rs1_i[29] => shifter.DATAB
rs1_i[30] => shifter.DATAB
rs1_i[31] => shifter.DATAB
shamt_i[0] => shifter.DATAB
shamt_i[1] => shifter.DATAB
shamt_i[2] => shifter.DATAB
shamt_i[3] => shifter.DATAB
shamt_i[4] => shifter.DATAB
res_o[0] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[1] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[2] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[3] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[4] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[5] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[6] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[7] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[8] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[9] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[10] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[11] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[12] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[13] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[14] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[15] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[16] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[17] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[18] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[19] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[20] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[21] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[22] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[23] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[24] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[25] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[26] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[27] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[28] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[29] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[30] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[31] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
valid_o <= valid_o.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst
clk_i => div.quotient[0].CLK
clk_i => div.quotient[1].CLK
clk_i => div.quotient[2].CLK
clk_i => div.quotient[3].CLK
clk_i => div.quotient[4].CLK
clk_i => div.quotient[5].CLK
clk_i => div.quotient[6].CLK
clk_i => div.quotient[7].CLK
clk_i => div.quotient[8].CLK
clk_i => div.quotient[9].CLK
clk_i => div.quotient[10].CLK
clk_i => div.quotient[11].CLK
clk_i => div.quotient[12].CLK
clk_i => div.quotient[13].CLK
clk_i => div.quotient[14].CLK
clk_i => div.quotient[15].CLK
clk_i => div.quotient[16].CLK
clk_i => div.quotient[17].CLK
clk_i => div.quotient[18].CLK
clk_i => div.quotient[19].CLK
clk_i => div.quotient[20].CLK
clk_i => div.quotient[21].CLK
clk_i => div.quotient[22].CLK
clk_i => div.quotient[23].CLK
clk_i => div.quotient[24].CLK
clk_i => div.quotient[25].CLK
clk_i => div.quotient[26].CLK
clk_i => div.quotient[27].CLK
clk_i => div.quotient[28].CLK
clk_i => div.quotient[29].CLK
clk_i => div.quotient[30].CLK
clk_i => div.quotient[31].CLK
clk_i => div.remainder[0].CLK
clk_i => div.remainder[1].CLK
clk_i => div.remainder[2].CLK
clk_i => div.remainder[3].CLK
clk_i => div.remainder[4].CLK
clk_i => div.remainder[5].CLK
clk_i => div.remainder[6].CLK
clk_i => div.remainder[7].CLK
clk_i => div.remainder[8].CLK
clk_i => div.remainder[9].CLK
clk_i => div.remainder[10].CLK
clk_i => div.remainder[11].CLK
clk_i => div.remainder[12].CLK
clk_i => div.remainder[13].CLK
clk_i => div.remainder[14].CLK
clk_i => div.remainder[15].CLK
clk_i => div.remainder[16].CLK
clk_i => div.remainder[17].CLK
clk_i => div.remainder[18].CLK
clk_i => div.remainder[19].CLK
clk_i => div.remainder[20].CLK
clk_i => div.remainder[21].CLK
clk_i => div.remainder[22].CLK
clk_i => div.remainder[23].CLK
clk_i => div.remainder[24].CLK
clk_i => div.remainder[25].CLK
clk_i => div.remainder[26].CLK
clk_i => div.remainder[27].CLK
clk_i => div.remainder[28].CLK
clk_i => div.remainder[29].CLK
clk_i => div.remainder[30].CLK
clk_i => div.remainder[31].CLK
clk_i => div.rs2_abs[0].CLK
clk_i => div.rs2_abs[1].CLK
clk_i => div.rs2_abs[2].CLK
clk_i => div.rs2_abs[3].CLK
clk_i => div.rs2_abs[4].CLK
clk_i => div.rs2_abs[5].CLK
clk_i => div.rs2_abs[6].CLK
clk_i => div.rs2_abs[7].CLK
clk_i => div.rs2_abs[8].CLK
clk_i => div.rs2_abs[9].CLK
clk_i => div.rs2_abs[10].CLK
clk_i => div.rs2_abs[11].CLK
clk_i => div.rs2_abs[12].CLK
clk_i => div.rs2_abs[13].CLK
clk_i => div.rs2_abs[14].CLK
clk_i => div.rs2_abs[15].CLK
clk_i => div.rs2_abs[16].CLK
clk_i => div.rs2_abs[17].CLK
clk_i => div.rs2_abs[18].CLK
clk_i => div.rs2_abs[19].CLK
clk_i => div.rs2_abs[20].CLK
clk_i => div.rs2_abs[21].CLK
clk_i => div.rs2_abs[22].CLK
clk_i => div.rs2_abs[23].CLK
clk_i => div.rs2_abs[24].CLK
clk_i => div.rs2_abs[25].CLK
clk_i => div.rs2_abs[26].CLK
clk_i => div.rs2_abs[27].CLK
clk_i => div.rs2_abs[28].CLK
clk_i => div.rs2_abs[29].CLK
clk_i => div.rs2_abs[30].CLK
clk_i => div.rs2_abs[31].CLK
clk_i => div.sign_mod.CLK
clk_i => mul.prod[0].CLK
clk_i => mul.prod[1].CLK
clk_i => mul.prod[2].CLK
clk_i => mul.prod[3].CLK
clk_i => mul.prod[4].CLK
clk_i => mul.prod[5].CLK
clk_i => mul.prod[6].CLK
clk_i => mul.prod[7].CLK
clk_i => mul.prod[8].CLK
clk_i => mul.prod[9].CLK
clk_i => mul.prod[10].CLK
clk_i => mul.prod[11].CLK
clk_i => mul.prod[12].CLK
clk_i => mul.prod[13].CLK
clk_i => mul.prod[14].CLK
clk_i => mul.prod[15].CLK
clk_i => mul.prod[16].CLK
clk_i => mul.prod[17].CLK
clk_i => mul.prod[18].CLK
clk_i => mul.prod[19].CLK
clk_i => mul.prod[20].CLK
clk_i => mul.prod[21].CLK
clk_i => mul.prod[22].CLK
clk_i => mul.prod[23].CLK
clk_i => mul.prod[24].CLK
clk_i => mul.prod[25].CLK
clk_i => mul.prod[26].CLK
clk_i => mul.prod[27].CLK
clk_i => mul.prod[28].CLK
clk_i => mul.prod[29].CLK
clk_i => mul.prod[30].CLK
clk_i => mul.prod[31].CLK
clk_i => mul.prod[32].CLK
clk_i => mul.prod[33].CLK
clk_i => mul.prod[34].CLK
clk_i => mul.prod[35].CLK
clk_i => mul.prod[36].CLK
clk_i => mul.prod[37].CLK
clk_i => mul.prod[38].CLK
clk_i => mul.prod[39].CLK
clk_i => mul.prod[40].CLK
clk_i => mul.prod[41].CLK
clk_i => mul.prod[42].CLK
clk_i => mul.prod[43].CLK
clk_i => mul.prod[44].CLK
clk_i => mul.prod[45].CLK
clk_i => mul.prod[46].CLK
clk_i => mul.prod[47].CLK
clk_i => mul.prod[48].CLK
clk_i => mul.prod[49].CLK
clk_i => mul.prod[50].CLK
clk_i => mul.prod[51].CLK
clk_i => mul.prod[52].CLK
clk_i => mul.prod[53].CLK
clk_i => mul.prod[54].CLK
clk_i => mul.prod[55].CLK
clk_i => mul.prod[56].CLK
clk_i => mul.prod[57].CLK
clk_i => mul.prod[58].CLK
clk_i => mul.prod[59].CLK
clk_i => mul.prod[60].CLK
clk_i => mul.prod[61].CLK
clk_i => mul.prod[62].CLK
clk_i => mul.prod[63].CLK
clk_i => ctrl.out_en.CLK
clk_i => ctrl.cnt[0].CLK
clk_i => ctrl.cnt[1].CLK
clk_i => ctrl.cnt[2].CLK
clk_i => ctrl.cnt[3].CLK
clk_i => ctrl.cnt[4].CLK
clk_i => ctrl.state~1.DATAIN
rstn_i => div.quotient[0].ACLR
rstn_i => div.quotient[1].ACLR
rstn_i => div.quotient[2].ACLR
rstn_i => div.quotient[3].ACLR
rstn_i => div.quotient[4].ACLR
rstn_i => div.quotient[5].ACLR
rstn_i => div.quotient[6].ACLR
rstn_i => div.quotient[7].ACLR
rstn_i => div.quotient[8].ACLR
rstn_i => div.quotient[9].ACLR
rstn_i => div.quotient[10].ACLR
rstn_i => div.quotient[11].ACLR
rstn_i => div.quotient[12].ACLR
rstn_i => div.quotient[13].ACLR
rstn_i => div.quotient[14].ACLR
rstn_i => div.quotient[15].ACLR
rstn_i => div.quotient[16].ACLR
rstn_i => div.quotient[17].ACLR
rstn_i => div.quotient[18].ACLR
rstn_i => div.quotient[19].ACLR
rstn_i => div.quotient[20].ACLR
rstn_i => div.quotient[21].ACLR
rstn_i => div.quotient[22].ACLR
rstn_i => div.quotient[23].ACLR
rstn_i => div.quotient[24].ACLR
rstn_i => div.quotient[25].ACLR
rstn_i => div.quotient[26].ACLR
rstn_i => div.quotient[27].ACLR
rstn_i => div.quotient[28].ACLR
rstn_i => div.quotient[29].ACLR
rstn_i => div.quotient[30].ACLR
rstn_i => div.quotient[31].ACLR
rstn_i => div.remainder[0].ACLR
rstn_i => div.remainder[1].ACLR
rstn_i => div.remainder[2].ACLR
rstn_i => div.remainder[3].ACLR
rstn_i => div.remainder[4].ACLR
rstn_i => div.remainder[5].ACLR
rstn_i => div.remainder[6].ACLR
rstn_i => div.remainder[7].ACLR
rstn_i => div.remainder[8].ACLR
rstn_i => div.remainder[9].ACLR
rstn_i => div.remainder[10].ACLR
rstn_i => div.remainder[11].ACLR
rstn_i => div.remainder[12].ACLR
rstn_i => div.remainder[13].ACLR
rstn_i => div.remainder[14].ACLR
rstn_i => div.remainder[15].ACLR
rstn_i => div.remainder[16].ACLR
rstn_i => div.remainder[17].ACLR
rstn_i => div.remainder[18].ACLR
rstn_i => div.remainder[19].ACLR
rstn_i => div.remainder[20].ACLR
rstn_i => div.remainder[21].ACLR
rstn_i => div.remainder[22].ACLR
rstn_i => div.remainder[23].ACLR
rstn_i => div.remainder[24].ACLR
rstn_i => div.remainder[25].ACLR
rstn_i => div.remainder[26].ACLR
rstn_i => div.remainder[27].ACLR
rstn_i => div.remainder[28].ACLR
rstn_i => div.remainder[29].ACLR
rstn_i => div.remainder[30].ACLR
rstn_i => div.remainder[31].ACLR
rstn_i => div.rs2_abs[0].ACLR
rstn_i => div.rs2_abs[1].ACLR
rstn_i => div.rs2_abs[2].ACLR
rstn_i => div.rs2_abs[3].ACLR
rstn_i => div.rs2_abs[4].ACLR
rstn_i => div.rs2_abs[5].ACLR
rstn_i => div.rs2_abs[6].ACLR
rstn_i => div.rs2_abs[7].ACLR
rstn_i => div.rs2_abs[8].ACLR
rstn_i => div.rs2_abs[9].ACLR
rstn_i => div.rs2_abs[10].ACLR
rstn_i => div.rs2_abs[11].ACLR
rstn_i => div.rs2_abs[12].ACLR
rstn_i => div.rs2_abs[13].ACLR
rstn_i => div.rs2_abs[14].ACLR
rstn_i => div.rs2_abs[15].ACLR
rstn_i => div.rs2_abs[16].ACLR
rstn_i => div.rs2_abs[17].ACLR
rstn_i => div.rs2_abs[18].ACLR
rstn_i => div.rs2_abs[19].ACLR
rstn_i => div.rs2_abs[20].ACLR
rstn_i => div.rs2_abs[21].ACLR
rstn_i => div.rs2_abs[22].ACLR
rstn_i => div.rs2_abs[23].ACLR
rstn_i => div.rs2_abs[24].ACLR
rstn_i => div.rs2_abs[25].ACLR
rstn_i => div.rs2_abs[26].ACLR
rstn_i => div.rs2_abs[27].ACLR
rstn_i => div.rs2_abs[28].ACLR
rstn_i => div.rs2_abs[29].ACLR
rstn_i => div.rs2_abs[30].ACLR
rstn_i => div.rs2_abs[31].ACLR
rstn_i => div.sign_mod.ACLR
rstn_i => mul.prod[0].ACLR
rstn_i => mul.prod[1].ACLR
rstn_i => mul.prod[2].ACLR
rstn_i => mul.prod[3].ACLR
rstn_i => mul.prod[4].ACLR
rstn_i => mul.prod[5].ACLR
rstn_i => mul.prod[6].ACLR
rstn_i => mul.prod[7].ACLR
rstn_i => mul.prod[8].ACLR
rstn_i => mul.prod[9].ACLR
rstn_i => mul.prod[10].ACLR
rstn_i => mul.prod[11].ACLR
rstn_i => mul.prod[12].ACLR
rstn_i => mul.prod[13].ACLR
rstn_i => mul.prod[14].ACLR
rstn_i => mul.prod[15].ACLR
rstn_i => mul.prod[16].ACLR
rstn_i => mul.prod[17].ACLR
rstn_i => mul.prod[18].ACLR
rstn_i => mul.prod[19].ACLR
rstn_i => mul.prod[20].ACLR
rstn_i => mul.prod[21].ACLR
rstn_i => mul.prod[22].ACLR
rstn_i => mul.prod[23].ACLR
rstn_i => mul.prod[24].ACLR
rstn_i => mul.prod[25].ACLR
rstn_i => mul.prod[26].ACLR
rstn_i => mul.prod[27].ACLR
rstn_i => mul.prod[28].ACLR
rstn_i => mul.prod[29].ACLR
rstn_i => mul.prod[30].ACLR
rstn_i => mul.prod[31].ACLR
rstn_i => mul.prod[32].ACLR
rstn_i => mul.prod[33].ACLR
rstn_i => mul.prod[34].ACLR
rstn_i => mul.prod[35].ACLR
rstn_i => mul.prod[36].ACLR
rstn_i => mul.prod[37].ACLR
rstn_i => mul.prod[38].ACLR
rstn_i => mul.prod[39].ACLR
rstn_i => mul.prod[40].ACLR
rstn_i => mul.prod[41].ACLR
rstn_i => mul.prod[42].ACLR
rstn_i => mul.prod[43].ACLR
rstn_i => mul.prod[44].ACLR
rstn_i => mul.prod[45].ACLR
rstn_i => mul.prod[46].ACLR
rstn_i => mul.prod[47].ACLR
rstn_i => mul.prod[48].ACLR
rstn_i => mul.prod[49].ACLR
rstn_i => mul.prod[50].ACLR
rstn_i => mul.prod[51].ACLR
rstn_i => mul.prod[52].ACLR
rstn_i => mul.prod[53].ACLR
rstn_i => mul.prod[54].ACLR
rstn_i => mul.prod[55].ACLR
rstn_i => mul.prod[56].ACLR
rstn_i => mul.prod[57].ACLR
rstn_i => mul.prod[58].ACLR
rstn_i => mul.prod[59].ACLR
rstn_i => mul.prod[60].ACLR
rstn_i => mul.prod[61].ACLR
rstn_i => mul.prod[62].ACLR
rstn_i => mul.prod[63].ACLR
rstn_i => ctrl.out_en.ACLR
rstn_i => ctrl.cnt[0].ACLR
rstn_i => ctrl.cnt[1].ACLR
rstn_i => ctrl.cnt[2].ACLR
rstn_i => ctrl.cnt[3].ACLR
rstn_i => ctrl.cnt[4].ACLR
rstn_i => ctrl.state~3.DATAIN
ctrl_i.cpu_debug => ~NO_FANOUT~
ctrl_i.cpu_trap => control.IN1
ctrl_i.cpu_sleep => ~NO_FANOUT~
ctrl_i.cpu_priv => ~NO_FANOUT~
ctrl_i.ir_opcode[0] => ~NO_FANOUT~
ctrl_i.ir_opcode[1] => ~NO_FANOUT~
ctrl_i.ir_opcode[2] => ~NO_FANOUT~
ctrl_i.ir_opcode[3] => ~NO_FANOUT~
ctrl_i.ir_opcode[4] => ~NO_FANOUT~
ctrl_i.ir_opcode[5] => ~NO_FANOUT~
ctrl_i.ir_opcode[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[0] => ~NO_FANOUT~
ctrl_i.ir_funct12[1] => ~NO_FANOUT~
ctrl_i.ir_funct12[2] => ~NO_FANOUT~
ctrl_i.ir_funct12[3] => ~NO_FANOUT~
ctrl_i.ir_funct12[4] => ~NO_FANOUT~
ctrl_i.ir_funct12[5] => ~NO_FANOUT~
ctrl_i.ir_funct12[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[7] => ~NO_FANOUT~
ctrl_i.ir_funct12[8] => ~NO_FANOUT~
ctrl_i.ir_funct12[9] => ~NO_FANOUT~
ctrl_i.ir_funct12[10] => ~NO_FANOUT~
ctrl_i.ir_funct12[11] => ~NO_FANOUT~
ctrl_i.ir_funct3[0] => Mux0.IN2
ctrl_i.ir_funct3[0] => Mux1.IN2
ctrl_i.ir_funct3[0] => Mux2.IN2
ctrl_i.ir_funct3[0] => Mux3.IN2
ctrl_i.ir_funct3[0] => Mux4.IN2
ctrl_i.ir_funct3[0] => Mux5.IN2
ctrl_i.ir_funct3[0] => Mux6.IN2
ctrl_i.ir_funct3[0] => Mux7.IN2
ctrl_i.ir_funct3[0] => Mux8.IN2
ctrl_i.ir_funct3[0] => Mux9.IN2
ctrl_i.ir_funct3[0] => Mux10.IN2
ctrl_i.ir_funct3[0] => Mux11.IN2
ctrl_i.ir_funct3[0] => Mux12.IN2
ctrl_i.ir_funct3[0] => Mux13.IN2
ctrl_i.ir_funct3[0] => Mux14.IN2
ctrl_i.ir_funct3[0] => Mux15.IN2
ctrl_i.ir_funct3[0] => Mux16.IN2
ctrl_i.ir_funct3[0] => Mux17.IN2
ctrl_i.ir_funct3[0] => Mux18.IN2
ctrl_i.ir_funct3[0] => Mux19.IN2
ctrl_i.ir_funct3[0] => Mux20.IN2
ctrl_i.ir_funct3[0] => Mux21.IN2
ctrl_i.ir_funct3[0] => Mux22.IN2
ctrl_i.ir_funct3[0] => Mux23.IN2
ctrl_i.ir_funct3[0] => Mux24.IN2
ctrl_i.ir_funct3[0] => Mux25.IN2
ctrl_i.ir_funct3[0] => Mux26.IN2
ctrl_i.ir_funct3[0] => Mux27.IN2
ctrl_i.ir_funct3[0] => Mux28.IN2
ctrl_i.ir_funct3[0] => Mux29.IN2
ctrl_i.ir_funct3[0] => Mux30.IN2
ctrl_i.ir_funct3[0] => Mux31.IN2
ctrl_i.ir_funct3[0] => Equal0.IN1
ctrl_i.ir_funct3[0] => Equal1.IN2
ctrl_i.ir_funct3[0] => Equal2.IN1
ctrl_i.ir_funct3[0] => Equal3.IN0
ctrl_i.ir_funct3[0] => Equal4.IN1
ctrl_i.ir_funct3[0] => Equal5.IN0
ctrl_i.ir_funct3[1] => Mux0.IN1
ctrl_i.ir_funct3[1] => Mux1.IN1
ctrl_i.ir_funct3[1] => Mux2.IN1
ctrl_i.ir_funct3[1] => Mux3.IN1
ctrl_i.ir_funct3[1] => Mux4.IN1
ctrl_i.ir_funct3[1] => Mux5.IN1
ctrl_i.ir_funct3[1] => Mux6.IN1
ctrl_i.ir_funct3[1] => Mux7.IN1
ctrl_i.ir_funct3[1] => Mux8.IN1
ctrl_i.ir_funct3[1] => Mux9.IN1
ctrl_i.ir_funct3[1] => Mux10.IN1
ctrl_i.ir_funct3[1] => Mux11.IN1
ctrl_i.ir_funct3[1] => Mux12.IN1
ctrl_i.ir_funct3[1] => Mux13.IN1
ctrl_i.ir_funct3[1] => Mux14.IN1
ctrl_i.ir_funct3[1] => Mux15.IN1
ctrl_i.ir_funct3[1] => Mux16.IN1
ctrl_i.ir_funct3[1] => Mux17.IN1
ctrl_i.ir_funct3[1] => Mux18.IN1
ctrl_i.ir_funct3[1] => Mux19.IN1
ctrl_i.ir_funct3[1] => Mux20.IN1
ctrl_i.ir_funct3[1] => Mux21.IN1
ctrl_i.ir_funct3[1] => Mux22.IN1
ctrl_i.ir_funct3[1] => Mux23.IN1
ctrl_i.ir_funct3[1] => Mux24.IN1
ctrl_i.ir_funct3[1] => Mux25.IN1
ctrl_i.ir_funct3[1] => Mux26.IN1
ctrl_i.ir_funct3[1] => Mux27.IN1
ctrl_i.ir_funct3[1] => Mux28.IN1
ctrl_i.ir_funct3[1] => Mux29.IN1
ctrl_i.ir_funct3[1] => Mux30.IN1
ctrl_i.ir_funct3[1] => Mux31.IN1
ctrl_i.ir_funct3[1] => Equal0.IN2
ctrl_i.ir_funct3[1] => Equal1.IN1
ctrl_i.ir_funct3[1] => Equal2.IN0
ctrl_i.ir_funct3[1] => Equal3.IN2
ctrl_i.ir_funct3[1] => Equal4.IN0
ctrl_i.ir_funct3[1] => Equal5.IN1
ctrl_i.ir_funct3[1] => Equal6.IN0
ctrl_i.ir_funct3[2] => div.start.IN0
ctrl_i.ir_funct3[2] => Mux0.IN0
ctrl_i.ir_funct3[2] => Mux1.IN0
ctrl_i.ir_funct3[2] => Mux2.IN0
ctrl_i.ir_funct3[2] => Mux3.IN0
ctrl_i.ir_funct3[2] => Mux4.IN0
ctrl_i.ir_funct3[2] => Mux5.IN0
ctrl_i.ir_funct3[2] => Mux6.IN0
ctrl_i.ir_funct3[2] => Mux7.IN0
ctrl_i.ir_funct3[2] => Mux8.IN0
ctrl_i.ir_funct3[2] => Mux9.IN0
ctrl_i.ir_funct3[2] => Mux10.IN0
ctrl_i.ir_funct3[2] => Mux11.IN0
ctrl_i.ir_funct3[2] => Mux12.IN0
ctrl_i.ir_funct3[2] => Mux13.IN0
ctrl_i.ir_funct3[2] => Mux14.IN0
ctrl_i.ir_funct3[2] => Mux15.IN0
ctrl_i.ir_funct3[2] => Mux16.IN0
ctrl_i.ir_funct3[2] => Mux17.IN0
ctrl_i.ir_funct3[2] => Mux18.IN0
ctrl_i.ir_funct3[2] => Mux19.IN0
ctrl_i.ir_funct3[2] => Mux20.IN0
ctrl_i.ir_funct3[2] => Mux21.IN0
ctrl_i.ir_funct3[2] => Mux22.IN0
ctrl_i.ir_funct3[2] => Mux23.IN0
ctrl_i.ir_funct3[2] => Mux24.IN0
ctrl_i.ir_funct3[2] => Mux25.IN0
ctrl_i.ir_funct3[2] => Mux26.IN0
ctrl_i.ir_funct3[2] => Mux27.IN0
ctrl_i.ir_funct3[2] => Mux28.IN0
ctrl_i.ir_funct3[2] => Mux29.IN0
ctrl_i.ir_funct3[2] => Mux30.IN0
ctrl_i.ir_funct3[2] => Mux31.IN0
ctrl_i.ir_funct3[2] => Equal0.IN0
ctrl_i.ir_funct3[2] => Equal1.IN0
ctrl_i.ir_funct3[2] => Equal2.IN2
ctrl_i.ir_funct3[2] => Equal3.IN1
ctrl_i.ir_funct3[2] => mul.start.IN0
ctrl_i.ir_funct3[2] => Equal6.IN1
ctrl_i.lsu_priv => ~NO_FANOUT~
ctrl_i.lsu_fence => ~NO_FANOUT~
ctrl_i.lsu_mo_we => ~NO_FANOUT~
ctrl_i.lsu_rw => ~NO_FANOUT~
ctrl_i.lsu_req => ~NO_FANOUT~
ctrl_i.alu_cp_trig[0] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[1] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[2] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[3] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[4] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[5] => ~NO_FANOUT~
ctrl_i.alu_unsigned => ~NO_FANOUT~
ctrl_i.alu_opb_mux => ~NO_FANOUT~
ctrl_i.alu_opa_mux => ~NO_FANOUT~
ctrl_i.alu_sub => ~NO_FANOUT~
ctrl_i.alu_op[0] => ~NO_FANOUT~
ctrl_i.alu_op[1] => ~NO_FANOUT~
ctrl_i.alu_op[2] => ~NO_FANOUT~
ctrl_i.rf_zero_we => ~NO_FANOUT~
ctrl_i.rf_rd[0] => ~NO_FANOUT~
ctrl_i.rf_rd[1] => ~NO_FANOUT~
ctrl_i.rf_rd[2] => ~NO_FANOUT~
ctrl_i.rf_rd[3] => ~NO_FANOUT~
ctrl_i.rf_rd[4] => ~NO_FANOUT~
ctrl_i.rf_rs2[0] => ~NO_FANOUT~
ctrl_i.rf_rs2[1] => ~NO_FANOUT~
ctrl_i.rf_rs2[2] => ~NO_FANOUT~
ctrl_i.rf_rs2[3] => ~NO_FANOUT~
ctrl_i.rf_rs2[4] => ~NO_FANOUT~
ctrl_i.rf_rs1[0] => ~NO_FANOUT~
ctrl_i.rf_rs1[1] => ~NO_FANOUT~
ctrl_i.rf_rs1[2] => ~NO_FANOUT~
ctrl_i.rf_rs1[3] => ~NO_FANOUT~
ctrl_i.rf_rs1[4] => ~NO_FANOUT~
ctrl_i.rf_wb_en => ~NO_FANOUT~
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => mul.start.IN1
start_i => div.start.IN1
rs1_i[0] => mul.DATAB
rs1_i[0] => div.DATAA
rs1_i[0] => Add3.IN31
rs1_i[1] => mul.DATAB
rs1_i[1] => div.DATAA
rs1_i[1] => Add3.IN30
rs1_i[2] => mul.DATAB
rs1_i[2] => div.DATAA
rs1_i[2] => Add3.IN29
rs1_i[3] => mul.DATAB
rs1_i[3] => div.DATAA
rs1_i[3] => Add3.IN28
rs1_i[4] => mul.DATAB
rs1_i[4] => div.DATAA
rs1_i[4] => Add3.IN27
rs1_i[5] => mul.DATAB
rs1_i[5] => div.DATAA
rs1_i[5] => Add3.IN26
rs1_i[6] => mul.DATAB
rs1_i[6] => div.DATAA
rs1_i[6] => Add3.IN25
rs1_i[7] => mul.DATAB
rs1_i[7] => div.DATAA
rs1_i[7] => Add3.IN24
rs1_i[8] => mul.DATAB
rs1_i[8] => div.DATAA
rs1_i[8] => Add3.IN23
rs1_i[9] => mul.DATAB
rs1_i[9] => div.DATAA
rs1_i[9] => Add3.IN22
rs1_i[10] => mul.DATAB
rs1_i[10] => div.DATAA
rs1_i[10] => Add3.IN21
rs1_i[11] => mul.DATAB
rs1_i[11] => div.DATAA
rs1_i[11] => Add3.IN20
rs1_i[12] => mul.DATAB
rs1_i[12] => div.DATAA
rs1_i[12] => Add3.IN19
rs1_i[13] => mul.DATAB
rs1_i[13] => div.DATAA
rs1_i[13] => Add3.IN18
rs1_i[14] => mul.DATAB
rs1_i[14] => div.DATAA
rs1_i[14] => Add3.IN17
rs1_i[15] => mul.DATAB
rs1_i[15] => div.DATAA
rs1_i[15] => Add3.IN16
rs1_i[16] => mul.DATAB
rs1_i[16] => div.DATAA
rs1_i[16] => Add3.IN15
rs1_i[17] => mul.DATAB
rs1_i[17] => div.DATAA
rs1_i[17] => Add3.IN14
rs1_i[18] => mul.DATAB
rs1_i[18] => div.DATAA
rs1_i[18] => Add3.IN13
rs1_i[19] => mul.DATAB
rs1_i[19] => div.DATAA
rs1_i[19] => Add3.IN12
rs1_i[20] => mul.DATAB
rs1_i[20] => div.DATAA
rs1_i[20] => Add3.IN11
rs1_i[21] => mul.DATAB
rs1_i[21] => div.DATAA
rs1_i[21] => Add3.IN10
rs1_i[22] => mul.DATAB
rs1_i[22] => div.DATAA
rs1_i[22] => Add3.IN9
rs1_i[23] => mul.DATAB
rs1_i[23] => div.DATAA
rs1_i[23] => Add3.IN8
rs1_i[24] => mul.DATAB
rs1_i[24] => div.DATAA
rs1_i[24] => Add3.IN7
rs1_i[25] => mul.DATAB
rs1_i[25] => div.DATAA
rs1_i[25] => Add3.IN6
rs1_i[26] => mul.DATAB
rs1_i[26] => div.DATAA
rs1_i[26] => Add3.IN5
rs1_i[27] => mul.DATAB
rs1_i[27] => div.DATAA
rs1_i[27] => Add3.IN4
rs1_i[28] => mul.DATAB
rs1_i[28] => div.DATAA
rs1_i[28] => Add3.IN3
rs1_i[29] => mul.DATAB
rs1_i[29] => div.DATAA
rs1_i[29] => Add3.IN2
rs1_i[30] => mul.DATAB
rs1_i[30] => div.DATAA
rs1_i[30] => Add3.IN1
rs1_i[31] => mul.DATAB
rs1_i[31] => divider_core.IN1
rs1_i[31] => div.DATAA
rs1_i[31] => sign_mod.IN0
rs1_i[31] => div.DATAB
rs1_i[31] => Add3.IN0
rs2_i[0] => Add2.IN33
rs2_i[0] => div.DATAA
rs2_i[0] => tmp_v.IN1
rs2_i[0] => Add1.IN33
rs2_i[0] => Add4.IN31
rs2_i[1] => Add2.IN32
rs2_i[1] => div.DATAA
rs2_i[1] => tmp_v.IN1
rs2_i[1] => Add1.IN32
rs2_i[1] => Add4.IN30
rs2_i[2] => Add2.IN31
rs2_i[2] => div.DATAA
rs2_i[2] => tmp_v.IN1
rs2_i[2] => Add1.IN31
rs2_i[2] => Add4.IN29
rs2_i[3] => Add2.IN30
rs2_i[3] => div.DATAA
rs2_i[3] => tmp_v.IN1
rs2_i[3] => Add1.IN30
rs2_i[3] => Add4.IN28
rs2_i[4] => Add2.IN29
rs2_i[4] => div.DATAA
rs2_i[4] => tmp_v.IN1
rs2_i[4] => Add1.IN29
rs2_i[4] => Add4.IN27
rs2_i[5] => Add2.IN28
rs2_i[5] => div.DATAA
rs2_i[5] => tmp_v.IN1
rs2_i[5] => Add1.IN28
rs2_i[5] => Add4.IN26
rs2_i[6] => Add2.IN27
rs2_i[6] => div.DATAA
rs2_i[6] => tmp_v.IN1
rs2_i[6] => Add1.IN27
rs2_i[6] => Add4.IN25
rs2_i[7] => Add2.IN26
rs2_i[7] => div.DATAA
rs2_i[7] => tmp_v.IN1
rs2_i[7] => Add1.IN26
rs2_i[7] => Add4.IN24
rs2_i[8] => Add2.IN25
rs2_i[8] => div.DATAA
rs2_i[8] => tmp_v.IN1
rs2_i[8] => Add1.IN25
rs2_i[8] => Add4.IN23
rs2_i[9] => Add2.IN24
rs2_i[9] => div.DATAA
rs2_i[9] => tmp_v.IN1
rs2_i[9] => Add1.IN24
rs2_i[9] => Add4.IN22
rs2_i[10] => Add2.IN23
rs2_i[10] => div.DATAA
rs2_i[10] => tmp_v.IN1
rs2_i[10] => Add1.IN23
rs2_i[10] => Add4.IN21
rs2_i[11] => Add2.IN22
rs2_i[11] => div.DATAA
rs2_i[11] => tmp_v.IN1
rs2_i[11] => Add1.IN22
rs2_i[11] => Add4.IN20
rs2_i[12] => Add2.IN21
rs2_i[12] => div.DATAA
rs2_i[12] => tmp_v.IN1
rs2_i[12] => Add1.IN21
rs2_i[12] => Add4.IN19
rs2_i[13] => Add2.IN20
rs2_i[13] => div.DATAA
rs2_i[13] => tmp_v.IN1
rs2_i[13] => Add1.IN20
rs2_i[13] => Add4.IN18
rs2_i[14] => Add2.IN19
rs2_i[14] => div.DATAA
rs2_i[14] => tmp_v.IN1
rs2_i[14] => Add1.IN19
rs2_i[14] => Add4.IN17
rs2_i[15] => Add2.IN18
rs2_i[15] => div.DATAA
rs2_i[15] => tmp_v.IN1
rs2_i[15] => Add1.IN18
rs2_i[15] => Add4.IN16
rs2_i[16] => Add2.IN17
rs2_i[16] => div.DATAA
rs2_i[16] => tmp_v.IN1
rs2_i[16] => Add1.IN17
rs2_i[16] => Add4.IN15
rs2_i[17] => Add2.IN16
rs2_i[17] => div.DATAA
rs2_i[17] => tmp_v.IN1
rs2_i[17] => Add1.IN16
rs2_i[17] => Add4.IN14
rs2_i[18] => Add2.IN15
rs2_i[18] => div.DATAA
rs2_i[18] => tmp_v.IN1
rs2_i[18] => Add1.IN15
rs2_i[18] => Add4.IN13
rs2_i[19] => Add2.IN14
rs2_i[19] => div.DATAA
rs2_i[19] => tmp_v.IN1
rs2_i[19] => Add1.IN14
rs2_i[19] => Add4.IN12
rs2_i[20] => Add2.IN13
rs2_i[20] => div.DATAA
rs2_i[20] => tmp_v.IN1
rs2_i[20] => Add1.IN13
rs2_i[20] => Add4.IN11
rs2_i[21] => Add2.IN12
rs2_i[21] => div.DATAA
rs2_i[21] => tmp_v.IN1
rs2_i[21] => Add1.IN12
rs2_i[21] => Add4.IN10
rs2_i[22] => Add2.IN11
rs2_i[22] => div.DATAA
rs2_i[22] => tmp_v.IN1
rs2_i[22] => Add1.IN11
rs2_i[22] => Add4.IN9
rs2_i[23] => Add2.IN10
rs2_i[23] => div.DATAA
rs2_i[23] => tmp_v.IN1
rs2_i[23] => Add1.IN10
rs2_i[23] => Add4.IN8
rs2_i[24] => Add2.IN9
rs2_i[24] => div.DATAA
rs2_i[24] => tmp_v.IN1
rs2_i[24] => Add1.IN9
rs2_i[24] => Add4.IN7
rs2_i[25] => Add2.IN8
rs2_i[25] => div.DATAA
rs2_i[25] => tmp_v.IN1
rs2_i[25] => Add1.IN8
rs2_i[25] => Add4.IN6
rs2_i[26] => Add2.IN7
rs2_i[26] => div.DATAA
rs2_i[26] => tmp_v.IN1
rs2_i[26] => Add1.IN7
rs2_i[26] => Add4.IN5
rs2_i[27] => Add2.IN6
rs2_i[27] => div.DATAA
rs2_i[27] => tmp_v.IN1
rs2_i[27] => Add1.IN6
rs2_i[27] => Add4.IN4
rs2_i[28] => Add2.IN5
rs2_i[28] => div.DATAA
rs2_i[28] => tmp_v.IN1
rs2_i[28] => Add1.IN5
rs2_i[28] => Add4.IN3
rs2_i[29] => Add2.IN4
rs2_i[29] => div.DATAA
rs2_i[29] => tmp_v.IN1
rs2_i[29] => Add1.IN4
rs2_i[29] => Add4.IN2
rs2_i[30] => Add2.IN3
rs2_i[30] => div.DATAA
rs2_i[30] => tmp_v.IN0
rs2_i[30] => Add1.IN3
rs2_i[30] => Add4.IN1
rs2_i[31] => add.IN1
rs2_i[31] => Add2.IN2
rs2_i[31] => div.DATAA
rs2_i[31] => sign_mod.IN1
rs2_i[31] => tmp_v.IN1
rs2_i[31] => Add1.IN2
rs2_i[31] => Add4.IN0
res_o[0] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[1] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[2] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[3] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[4] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[5] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[6] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[7] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[8] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[9] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[10] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[11] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[12] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[13] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[14] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[15] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[16] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[17] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[18] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[19] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[20] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[21] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[22] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[23] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[24] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[25] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[26] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[27] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[28] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[29] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[30] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
res_o[31] <= res_o.DB_MAX_OUTPUT_PORT_TYPE
valid_o <= valid_o.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst
clk_i => neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst.clk_i
clk_i => fflags[0].CLK
clk_i => fflags[1].CLK
clk_i => fflags[2].CLK
clk_i => fflags[3].CLK
clk_i => fflags[4].CLK
clk_i => res_o[0]~reg0.CLK
clk_i => res_o[1]~reg0.CLK
clk_i => res_o[2]~reg0.CLK
clk_i => res_o[3]~reg0.CLK
clk_i => res_o[4]~reg0.CLK
clk_i => res_o[5]~reg0.CLK
clk_i => res_o[6]~reg0.CLK
clk_i => res_o[7]~reg0.CLK
clk_i => res_o[8]~reg0.CLK
clk_i => res_o[9]~reg0.CLK
clk_i => res_o[10]~reg0.CLK
clk_i => res_o[11]~reg0.CLK
clk_i => res_o[12]~reg0.CLK
clk_i => res_o[13]~reg0.CLK
clk_i => res_o[14]~reg0.CLK
clk_i => res_o[15]~reg0.CLK
clk_i => res_o[16]~reg0.CLK
clk_i => res_o[17]~reg0.CLK
clk_i => res_o[18]~reg0.CLK
clk_i => res_o[19]~reg0.CLK
clk_i => res_o[20]~reg0.CLK
clk_i => res_o[21]~reg0.CLK
clk_i => res_o[22]~reg0.CLK
clk_i => res_o[23]~reg0.CLK
clk_i => res_o[24]~reg0.CLK
clk_i => res_o[25]~reg0.CLK
clk_i => res_o[26]~reg0.CLK
clk_i => res_o[27]~reg0.CLK
clk_i => res_o[28]~reg0.CLK
clk_i => res_o[29]~reg0.CLK
clk_i => res_o[30]~reg0.CLK
clk_i => res_o[31]~reg0.CLK
clk_i => addsub.res_class[0].CLK
clk_i => addsub.res_class[1].CLK
clk_i => addsub.res_class[2].CLK
clk_i => addsub.res_class[3].CLK
clk_i => addsub.res_class[4].CLK
clk_i => addsub.res_class[5].CLK
clk_i => addsub.res_class[6].CLK
clk_i => addsub.res_class[7].CLK
clk_i => addsub.res_class[8].CLK
clk_i => addsub.res_class[9].CLK
clk_i => addsub.latency[0].CLK
clk_i => addsub.latency[1].CLK
clk_i => addsub.latency[2].CLK
clk_i => addsub.latency[3].CLK
clk_i => addsub.latency[4].CLK
clk_i => addsub.flags[4].CLK
clk_i => addsub.res_sign.CLK
clk_i => addsub.add_stage[0].CLK
clk_i => addsub.add_stage[1].CLK
clk_i => addsub.add_stage[2].CLK
clk_i => addsub.add_stage[3].CLK
clk_i => addsub.add_stage[4].CLK
clk_i => addsub.add_stage[5].CLK
clk_i => addsub.add_stage[6].CLK
clk_i => addsub.add_stage[7].CLK
clk_i => addsub.add_stage[8].CLK
clk_i => addsub.add_stage[9].CLK
clk_i => addsub.add_stage[10].CLK
clk_i => addsub.add_stage[11].CLK
clk_i => addsub.add_stage[12].CLK
clk_i => addsub.add_stage[13].CLK
clk_i => addsub.add_stage[14].CLK
clk_i => addsub.add_stage[15].CLK
clk_i => addsub.add_stage[16].CLK
clk_i => addsub.add_stage[17].CLK
clk_i => addsub.add_stage[18].CLK
clk_i => addsub.add_stage[19].CLK
clk_i => addsub.add_stage[20].CLK
clk_i => addsub.add_stage[21].CLK
clk_i => addsub.add_stage[22].CLK
clk_i => addsub.add_stage[23].CLK
clk_i => addsub.add_stage[24].CLK
clk_i => addsub.add_stage[25].CLK
clk_i => addsub.add_stage[26].CLK
clk_i => addsub.add_stage[27].CLK
clk_i => addsub.man_comp.CLK
clk_i => addsub.exp_cnt[0].CLK
clk_i => addsub.exp_cnt[1].CLK
clk_i => addsub.exp_cnt[2].CLK
clk_i => addsub.exp_cnt[3].CLK
clk_i => addsub.exp_cnt[4].CLK
clk_i => addsub.exp_cnt[5].CLK
clk_i => addsub.exp_cnt[6].CLK
clk_i => addsub.exp_cnt[7].CLK
clk_i => addsub.exp_cnt[8].CLK
clk_i => addsub.man_s_ext.CLK
clk_i => addsub.man_r_ext.CLK
clk_i => addsub.man_g_ext.CLK
clk_i => addsub.man_sreg[0].CLK
clk_i => addsub.man_sreg[1].CLK
clk_i => addsub.man_sreg[2].CLK
clk_i => addsub.man_sreg[3].CLK
clk_i => addsub.man_sreg[4].CLK
clk_i => addsub.man_sreg[5].CLK
clk_i => addsub.man_sreg[6].CLK
clk_i => addsub.man_sreg[7].CLK
clk_i => addsub.man_sreg[8].CLK
clk_i => addsub.man_sreg[9].CLK
clk_i => addsub.man_sreg[10].CLK
clk_i => addsub.man_sreg[11].CLK
clk_i => addsub.man_sreg[12].CLK
clk_i => addsub.man_sreg[13].CLK
clk_i => addsub.man_sreg[14].CLK
clk_i => addsub.man_sreg[15].CLK
clk_i => addsub.man_sreg[16].CLK
clk_i => addsub.man_sreg[17].CLK
clk_i => addsub.man_sreg[18].CLK
clk_i => addsub.man_sreg[19].CLK
clk_i => addsub.man_sreg[20].CLK
clk_i => addsub.man_sreg[21].CLK
clk_i => addsub.man_sreg[22].CLK
clk_i => addsub.man_sreg[23].CLK
clk_i => addsub.exp_comp[0].CLK
clk_i => addsub.exp_comp[1].CLK
clk_i => multiplier.res_class[0].CLK
clk_i => multiplier.res_class[1].CLK
clk_i => multiplier.res_class[2].CLK
clk_i => multiplier.res_class[3].CLK
clk_i => multiplier.res_class[4].CLK
clk_i => multiplier.res_class[5].CLK
clk_i => multiplier.res_class[6].CLK
clk_i => multiplier.res_class[7].CLK
clk_i => multiplier.res_class[8].CLK
clk_i => multiplier.res_class[9].CLK
clk_i => multiplier.latency[0].CLK
clk_i => multiplier.latency[1].CLK
clk_i => multiplier.latency[2].CLK
clk_i => multiplier.flags[0].CLK
clk_i => multiplier.flags[1].CLK
clk_i => multiplier.flags[2].CLK
clk_i => multiplier.flags[3].CLK
clk_i => multiplier.flags[4].CLK
clk_i => multiplier.exp_res[0].CLK
clk_i => multiplier.exp_res[1].CLK
clk_i => multiplier.exp_res[2].CLK
clk_i => multiplier.exp_res[3].CLK
clk_i => multiplier.exp_res[4].CLK
clk_i => multiplier.exp_res[5].CLK
clk_i => multiplier.exp_res[6].CLK
clk_i => multiplier.exp_res[7].CLK
clk_i => multiplier.exp_res[8].CLK
clk_i => multiplier.exp_res[9].CLK
clk_i => multiplier.product[0].CLK
clk_i => multiplier.product[1].CLK
clk_i => multiplier.product[2].CLK
clk_i => multiplier.product[3].CLK
clk_i => multiplier.product[4].CLK
clk_i => multiplier.product[5].CLK
clk_i => multiplier.product[6].CLK
clk_i => multiplier.product[7].CLK
clk_i => multiplier.product[8].CLK
clk_i => multiplier.product[9].CLK
clk_i => multiplier.product[10].CLK
clk_i => multiplier.product[11].CLK
clk_i => multiplier.product[12].CLK
clk_i => multiplier.product[13].CLK
clk_i => multiplier.product[14].CLK
clk_i => multiplier.product[15].CLK
clk_i => multiplier.product[16].CLK
clk_i => multiplier.product[17].CLK
clk_i => multiplier.product[18].CLK
clk_i => multiplier.product[19].CLK
clk_i => multiplier.product[20].CLK
clk_i => multiplier.product[21].CLK
clk_i => multiplier.product[22].CLK
clk_i => multiplier.product[23].CLK
clk_i => multiplier.product[24].CLK
clk_i => multiplier.product[25].CLK
clk_i => multiplier.product[26].CLK
clk_i => multiplier.product[27].CLK
clk_i => multiplier.product[28].CLK
clk_i => multiplier.product[29].CLK
clk_i => multiplier.product[30].CLK
clk_i => multiplier.product[31].CLK
clk_i => multiplier.product[32].CLK
clk_i => multiplier.product[33].CLK
clk_i => multiplier.product[34].CLK
clk_i => multiplier.product[35].CLK
clk_i => multiplier.product[36].CLK
clk_i => multiplier.product[37].CLK
clk_i => multiplier.product[38].CLK
clk_i => multiplier.product[39].CLK
clk_i => multiplier.product[40].CLK
clk_i => multiplier.product[41].CLK
clk_i => multiplier.product[42].CLK
clk_i => multiplier.product[43].CLK
clk_i => multiplier.product[44].CLK
clk_i => multiplier.product[45].CLK
clk_i => multiplier.product[46].CLK
clk_i => multiplier.product[47].CLK
clk_i => multiplier.sign.CLK
clk_i => multiplier.buf_ff[0].CLK
clk_i => multiplier.buf_ff[1].CLK
clk_i => multiplier.buf_ff[2].CLK
clk_i => multiplier.buf_ff[3].CLK
clk_i => multiplier.buf_ff[4].CLK
clk_i => multiplier.buf_ff[5].CLK
clk_i => multiplier.buf_ff[6].CLK
clk_i => multiplier.buf_ff[7].CLK
clk_i => multiplier.buf_ff[8].CLK
clk_i => multiplier.buf_ff[9].CLK
clk_i => multiplier.buf_ff[10].CLK
clk_i => multiplier.buf_ff[11].CLK
clk_i => multiplier.buf_ff[12].CLK
clk_i => multiplier.buf_ff[13].CLK
clk_i => multiplier.buf_ff[14].CLK
clk_i => multiplier.buf_ff[15].CLK
clk_i => multiplier.buf_ff[16].CLK
clk_i => multiplier.buf_ff[17].CLK
clk_i => multiplier.buf_ff[18].CLK
clk_i => multiplier.buf_ff[19].CLK
clk_i => multiplier.buf_ff[20].CLK
clk_i => multiplier.buf_ff[21].CLK
clk_i => multiplier.buf_ff[22].CLK
clk_i => multiplier.buf_ff[23].CLK
clk_i => multiplier.buf_ff[24].CLK
clk_i => multiplier.buf_ff[25].CLK
clk_i => multiplier.buf_ff[26].CLK
clk_i => multiplier.buf_ff[27].CLK
clk_i => multiplier.buf_ff[28].CLK
clk_i => multiplier.buf_ff[29].CLK
clk_i => multiplier.buf_ff[30].CLK
clk_i => multiplier.buf_ff[31].CLK
clk_i => multiplier.buf_ff[32].CLK
clk_i => multiplier.buf_ff[33].CLK
clk_i => multiplier.buf_ff[34].CLK
clk_i => multiplier.buf_ff[35].CLK
clk_i => multiplier.buf_ff[36].CLK
clk_i => multiplier.buf_ff[37].CLK
clk_i => multiplier.buf_ff[38].CLK
clk_i => multiplier.buf_ff[39].CLK
clk_i => multiplier.buf_ff[40].CLK
clk_i => multiplier.buf_ff[41].CLK
clk_i => multiplier.buf_ff[42].CLK
clk_i => multiplier.buf_ff[43].CLK
clk_i => multiplier.buf_ff[44].CLK
clk_i => multiplier.buf_ff[45].CLK
clk_i => multiplier.buf_ff[46].CLK
clk_i => multiplier.buf_ff[47].CLK
clk_i => multiplier.opb[0].CLK
clk_i => multiplier.opb[1].CLK
clk_i => multiplier.opb[2].CLK
clk_i => multiplier.opb[3].CLK
clk_i => multiplier.opb[4].CLK
clk_i => multiplier.opb[5].CLK
clk_i => multiplier.opb[6].CLK
clk_i => multiplier.opb[7].CLK
clk_i => multiplier.opb[8].CLK
clk_i => multiplier.opb[9].CLK
clk_i => multiplier.opb[10].CLK
clk_i => multiplier.opb[11].CLK
clk_i => multiplier.opb[12].CLK
clk_i => multiplier.opb[13].CLK
clk_i => multiplier.opb[14].CLK
clk_i => multiplier.opb[15].CLK
clk_i => multiplier.opb[16].CLK
clk_i => multiplier.opb[17].CLK
clk_i => multiplier.opb[18].CLK
clk_i => multiplier.opb[19].CLK
clk_i => multiplier.opb[20].CLK
clk_i => multiplier.opb[21].CLK
clk_i => multiplier.opb[22].CLK
clk_i => multiplier.opb[23].CLK
clk_i => multiplier.opa[0].CLK
clk_i => multiplier.opa[1].CLK
clk_i => multiplier.opa[2].CLK
clk_i => multiplier.opa[3].CLK
clk_i => multiplier.opa[4].CLK
clk_i => multiplier.opa[5].CLK
clk_i => multiplier.opa[6].CLK
clk_i => multiplier.opa[7].CLK
clk_i => multiplier.opa[8].CLK
clk_i => multiplier.opa[9].CLK
clk_i => multiplier.opa[10].CLK
clk_i => multiplier.opa[11].CLK
clk_i => multiplier.opa[12].CLK
clk_i => multiplier.opa[13].CLK
clk_i => multiplier.opa[14].CLK
clk_i => multiplier.opa[15].CLK
clk_i => multiplier.opa[16].CLK
clk_i => multiplier.opa[17].CLK
clk_i => multiplier.opa[18].CLK
clk_i => multiplier.opa[19].CLK
clk_i => multiplier.opa[20].CLK
clk_i => multiplier.opa[21].CLK
clk_i => multiplier.opa[22].CLK
clk_i => multiplier.opa[23].CLK
clk_i => fu_conv_i2f.done.CLK
clk_i => fu_conv_i2f.sign.CLK
clk_i => fu_conv_i2f.result[0].CLK
clk_i => fu_conv_i2f.result[1].CLK
clk_i => fu_conv_i2f.result[2].CLK
clk_i => fu_conv_i2f.result[3].CLK
clk_i => fu_conv_i2f.result[4].CLK
clk_i => fu_conv_i2f.result[5].CLK
clk_i => fu_conv_i2f.result[6].CLK
clk_i => fu_conv_i2f.result[7].CLK
clk_i => fu_conv_i2f.result[8].CLK
clk_i => fu_conv_i2f.result[9].CLK
clk_i => fu_conv_i2f.result[10].CLK
clk_i => fu_conv_i2f.result[11].CLK
clk_i => fu_conv_i2f.result[12].CLK
clk_i => fu_conv_i2f.result[13].CLK
clk_i => fu_conv_i2f.result[14].CLK
clk_i => fu_conv_i2f.result[15].CLK
clk_i => fu_conv_i2f.result[16].CLK
clk_i => fu_conv_i2f.result[17].CLK
clk_i => fu_conv_i2f.result[18].CLK
clk_i => fu_conv_i2f.result[19].CLK
clk_i => fu_conv_i2f.result[20].CLK
clk_i => fu_conv_i2f.result[21].CLK
clk_i => fu_conv_i2f.result[22].CLK
clk_i => fu_conv_i2f.result[23].CLK
clk_i => fu_conv_i2f.result[24].CLK
clk_i => fu_conv_i2f.result[25].CLK
clk_i => fu_conv_i2f.result[26].CLK
clk_i => fu_conv_i2f.result[27].CLK
clk_i => fu_conv_i2f.result[28].CLK
clk_i => fu_conv_i2f.result[29].CLK
clk_i => fu_conv_i2f.result[30].CLK
clk_i => fu_conv_i2f.result[31].CLK
clk_i => fu_min_max.done.CLK
clk_i => fu_compare.done.CLK
clk_i => comp_less_ff.CLK
clk_i => comp_equal_ff.CLK
clk_i => cmp_ff[0].CLK
clk_i => cmp_ff[1].CLK
clk_i => funct_ff[0].CLK
clk_i => funct_ff[1].CLK
clk_i => funct_ff[2].CLK
clk_i => fpu_operands.frm[0].CLK
clk_i => fpu_operands.frm[1].CLK
clk_i => fpu_operands.frm[2].CLK
clk_i => fpu_operands.rs2_class[0].CLK
clk_i => fpu_operands.rs2_class[1].CLK
clk_i => fpu_operands.rs2_class[2].CLK
clk_i => fpu_operands.rs2_class[3].CLK
clk_i => fpu_operands.rs2_class[4].CLK
clk_i => fpu_operands.rs2_class[5].CLK
clk_i => fpu_operands.rs2_class[6].CLK
clk_i => fpu_operands.rs2_class[7].CLK
clk_i => fpu_operands.rs2_class[8].CLK
clk_i => fpu_operands.rs2_class[9].CLK
clk_i => fpu_operands.rs2[0].CLK
clk_i => fpu_operands.rs2[1].CLK
clk_i => fpu_operands.rs2[2].CLK
clk_i => fpu_operands.rs2[3].CLK
clk_i => fpu_operands.rs2[4].CLK
clk_i => fpu_operands.rs2[5].CLK
clk_i => fpu_operands.rs2[6].CLK
clk_i => fpu_operands.rs2[7].CLK
clk_i => fpu_operands.rs2[8].CLK
clk_i => fpu_operands.rs2[9].CLK
clk_i => fpu_operands.rs2[10].CLK
clk_i => fpu_operands.rs2[11].CLK
clk_i => fpu_operands.rs2[12].CLK
clk_i => fpu_operands.rs2[13].CLK
clk_i => fpu_operands.rs2[14].CLK
clk_i => fpu_operands.rs2[15].CLK
clk_i => fpu_operands.rs2[16].CLK
clk_i => fpu_operands.rs2[17].CLK
clk_i => fpu_operands.rs2[18].CLK
clk_i => fpu_operands.rs2[19].CLK
clk_i => fpu_operands.rs2[20].CLK
clk_i => fpu_operands.rs2[21].CLK
clk_i => fpu_operands.rs2[22].CLK
clk_i => fpu_operands.rs2[23].CLK
clk_i => fpu_operands.rs2[24].CLK
clk_i => fpu_operands.rs2[25].CLK
clk_i => fpu_operands.rs2[26].CLK
clk_i => fpu_operands.rs2[27].CLK
clk_i => fpu_operands.rs2[28].CLK
clk_i => fpu_operands.rs2[29].CLK
clk_i => fpu_operands.rs2[30].CLK
clk_i => fpu_operands.rs2[31].CLK
clk_i => fpu_operands.rs1_class[0].CLK
clk_i => fpu_operands.rs1_class[1].CLK
clk_i => fpu_operands.rs1_class[2].CLK
clk_i => fpu_operands.rs1_class[3].CLK
clk_i => fpu_operands.rs1_class[4].CLK
clk_i => fpu_operands.rs1_class[5].CLK
clk_i => fpu_operands.rs1_class[6].CLK
clk_i => fpu_operands.rs1_class[7].CLK
clk_i => fpu_operands.rs1_class[8].CLK
clk_i => fpu_operands.rs1_class[9].CLK
clk_i => fpu_operands.rs1[0].CLK
clk_i => fpu_operands.rs1[1].CLK
clk_i => fpu_operands.rs1[2].CLK
clk_i => fpu_operands.rs1[3].CLK
clk_i => fpu_operands.rs1[4].CLK
clk_i => fpu_operands.rs1[5].CLK
clk_i => fpu_operands.rs1[6].CLK
clk_i => fpu_operands.rs1[7].CLK
clk_i => fpu_operands.rs1[8].CLK
clk_i => fpu_operands.rs1[9].CLK
clk_i => fpu_operands.rs1[10].CLK
clk_i => fpu_operands.rs1[11].CLK
clk_i => fpu_operands.rs1[12].CLK
clk_i => fpu_operands.rs1[13].CLK
clk_i => fpu_operands.rs1[14].CLK
clk_i => fpu_operands.rs1[15].CLK
clk_i => fpu_operands.rs1[16].CLK
clk_i => fpu_operands.rs1[17].CLK
clk_i => fpu_operands.rs1[18].CLK
clk_i => fpu_operands.rs1[19].CLK
clk_i => fpu_operands.rs1[20].CLK
clk_i => fpu_operands.rs1[21].CLK
clk_i => fpu_operands.rs1[22].CLK
clk_i => fpu_operands.rs1[23].CLK
clk_i => fpu_operands.rs1[24].CLK
clk_i => fpu_operands.rs1[25].CLK
clk_i => fpu_operands.rs1[26].CLK
clk_i => fpu_operands.rs1[27].CLK
clk_i => fpu_operands.rs1[28].CLK
clk_i => fpu_operands.rs1[29].CLK
clk_i => fpu_operands.rs1[30].CLK
clk_i => fpu_operands.rs1[31].CLK
clk_i => ctrl_engine.valid.CLK
clk_i => ctrl_engine.start.CLK
clk_i => ctrl_engine.state.CLK
clk_i => csr_fflags[0].CLK
clk_i => csr_fflags[1].CLK
clk_i => csr_fflags[2].CLK
clk_i => csr_fflags[3].CLK
clk_i => csr_fflags[4].CLK
clk_i => csr_frm[0].CLK
clk_i => csr_frm[1].CLK
clk_i => csr_frm[2].CLK
clk_i => neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst.clk_i
rstn_i => neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst.rstn_i
rstn_i => neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst.rstn_i
rstn_i => cmp_ff[0].ACLR
rstn_i => cmp_ff[1].ACLR
rstn_i => funct_ff[0].ACLR
rstn_i => funct_ff[1].ACLR
rstn_i => funct_ff[2].ACLR
rstn_i => fpu_operands.frm[0].ACLR
rstn_i => fpu_operands.frm[1].ACLR
rstn_i => fpu_operands.frm[2].ACLR
rstn_i => fpu_operands.rs2_class[0].ACLR
rstn_i => fpu_operands.rs2_class[1].ACLR
rstn_i => fpu_operands.rs2_class[2].ACLR
rstn_i => fpu_operands.rs2_class[3].ACLR
rstn_i => fpu_operands.rs2_class[4].ACLR
rstn_i => fpu_operands.rs2_class[5].ACLR
rstn_i => fpu_operands.rs2_class[6].ACLR
rstn_i => fpu_operands.rs2_class[7].ACLR
rstn_i => fpu_operands.rs2_class[8].ACLR
rstn_i => fpu_operands.rs2_class[9].ACLR
rstn_i => fpu_operands.rs2[0].ACLR
rstn_i => fpu_operands.rs2[1].ACLR
rstn_i => fpu_operands.rs2[2].ACLR
rstn_i => fpu_operands.rs2[3].ACLR
rstn_i => fpu_operands.rs2[4].ACLR
rstn_i => fpu_operands.rs2[5].ACLR
rstn_i => fpu_operands.rs2[6].ACLR
rstn_i => fpu_operands.rs2[7].ACLR
rstn_i => fpu_operands.rs2[8].ACLR
rstn_i => fpu_operands.rs2[9].ACLR
rstn_i => fpu_operands.rs2[10].ACLR
rstn_i => fpu_operands.rs2[11].ACLR
rstn_i => fpu_operands.rs2[12].ACLR
rstn_i => fpu_operands.rs2[13].ACLR
rstn_i => fpu_operands.rs2[14].ACLR
rstn_i => fpu_operands.rs2[15].ACLR
rstn_i => fpu_operands.rs2[16].ACLR
rstn_i => fpu_operands.rs2[17].ACLR
rstn_i => fpu_operands.rs2[18].ACLR
rstn_i => fpu_operands.rs2[19].ACLR
rstn_i => fpu_operands.rs2[20].ACLR
rstn_i => fpu_operands.rs2[21].ACLR
rstn_i => fpu_operands.rs2[22].ACLR
rstn_i => fpu_operands.rs2[23].ACLR
rstn_i => fpu_operands.rs2[24].ACLR
rstn_i => fpu_operands.rs2[25].ACLR
rstn_i => fpu_operands.rs2[26].ACLR
rstn_i => fpu_operands.rs2[27].ACLR
rstn_i => fpu_operands.rs2[28].ACLR
rstn_i => fpu_operands.rs2[29].ACLR
rstn_i => fpu_operands.rs2[30].ACLR
rstn_i => fpu_operands.rs2[31].ACLR
rstn_i => fpu_operands.rs1_class[0].ACLR
rstn_i => fpu_operands.rs1_class[1].ACLR
rstn_i => fpu_operands.rs1_class[2].ACLR
rstn_i => fpu_operands.rs1_class[3].ACLR
rstn_i => fpu_operands.rs1_class[4].ACLR
rstn_i => fpu_operands.rs1_class[5].ACLR
rstn_i => fpu_operands.rs1_class[6].ACLR
rstn_i => fpu_operands.rs1_class[7].ACLR
rstn_i => fpu_operands.rs1_class[8].ACLR
rstn_i => fpu_operands.rs1_class[9].ACLR
rstn_i => fpu_operands.rs1[0].ACLR
rstn_i => fpu_operands.rs1[1].ACLR
rstn_i => fpu_operands.rs1[2].ACLR
rstn_i => fpu_operands.rs1[3].ACLR
rstn_i => fpu_operands.rs1[4].ACLR
rstn_i => fpu_operands.rs1[5].ACLR
rstn_i => fpu_operands.rs1[6].ACLR
rstn_i => fpu_operands.rs1[7].ACLR
rstn_i => fpu_operands.rs1[8].ACLR
rstn_i => fpu_operands.rs1[9].ACLR
rstn_i => fpu_operands.rs1[10].ACLR
rstn_i => fpu_operands.rs1[11].ACLR
rstn_i => fpu_operands.rs1[12].ACLR
rstn_i => fpu_operands.rs1[13].ACLR
rstn_i => fpu_operands.rs1[14].ACLR
rstn_i => fpu_operands.rs1[15].ACLR
rstn_i => fpu_operands.rs1[16].ACLR
rstn_i => fpu_operands.rs1[17].ACLR
rstn_i => fpu_operands.rs1[18].ACLR
rstn_i => fpu_operands.rs1[19].ACLR
rstn_i => fpu_operands.rs1[20].ACLR
rstn_i => fpu_operands.rs1[21].ACLR
rstn_i => fpu_operands.rs1[22].ACLR
rstn_i => fpu_operands.rs1[23].ACLR
rstn_i => fpu_operands.rs1[24].ACLR
rstn_i => fpu_operands.rs1[25].ACLR
rstn_i => fpu_operands.rs1[26].ACLR
rstn_i => fpu_operands.rs1[27].ACLR
rstn_i => fpu_operands.rs1[28].ACLR
rstn_i => fpu_operands.rs1[29].ACLR
rstn_i => fpu_operands.rs1[30].ACLR
rstn_i => fpu_operands.rs1[31].ACLR
rstn_i => ctrl_engine.valid.ACLR
rstn_i => ctrl_engine.start.ACLR
rstn_i => ctrl_engine.state.ACLR
rstn_i => fflags[0].ACLR
rstn_i => fflags[1].ACLR
rstn_i => fflags[2].ACLR
rstn_i => fflags[3].ACLR
rstn_i => fflags[4].ACLR
rstn_i => res_o[0]~reg0.ACLR
rstn_i => res_o[1]~reg0.ACLR
rstn_i => res_o[2]~reg0.ACLR
rstn_i => res_o[3]~reg0.ACLR
rstn_i => res_o[4]~reg0.ACLR
rstn_i => res_o[5]~reg0.ACLR
rstn_i => res_o[6]~reg0.ACLR
rstn_i => res_o[7]~reg0.ACLR
rstn_i => res_o[8]~reg0.ACLR
rstn_i => res_o[9]~reg0.ACLR
rstn_i => res_o[10]~reg0.ACLR
rstn_i => res_o[11]~reg0.ACLR
rstn_i => res_o[12]~reg0.ACLR
rstn_i => res_o[13]~reg0.ACLR
rstn_i => res_o[14]~reg0.ACLR
rstn_i => res_o[15]~reg0.ACLR
rstn_i => res_o[16]~reg0.ACLR
rstn_i => res_o[17]~reg0.ACLR
rstn_i => res_o[18]~reg0.ACLR
rstn_i => res_o[19]~reg0.ACLR
rstn_i => res_o[20]~reg0.ACLR
rstn_i => res_o[21]~reg0.ACLR
rstn_i => res_o[22]~reg0.ACLR
rstn_i => res_o[23]~reg0.ACLR
rstn_i => res_o[24]~reg0.ACLR
rstn_i => res_o[25]~reg0.ACLR
rstn_i => res_o[26]~reg0.ACLR
rstn_i => res_o[27]~reg0.ACLR
rstn_i => res_o[28]~reg0.ACLR
rstn_i => res_o[29]~reg0.ACLR
rstn_i => res_o[30]~reg0.ACLR
rstn_i => res_o[31]~reg0.ACLR
rstn_i => csr_fflags[0].ACLR
rstn_i => csr_fflags[1].ACLR
rstn_i => csr_fflags[2].ACLR
rstn_i => csr_fflags[3].ACLR
rstn_i => csr_fflags[4].ACLR
rstn_i => csr_frm[0].ACLR
rstn_i => csr_frm[1].ACLR
rstn_i => csr_frm[2].ACLR
rstn_i => fu_min_max.done.ACLR
rstn_i => fu_compare.done.ACLR
rstn_i => comp_less_ff.ACLR
rstn_i => comp_equal_ff.ACLR
rstn_i => fu_conv_i2f.done.ACLR
rstn_i => fu_conv_i2f.sign.ACLR
rstn_i => fu_conv_i2f.result[0].ACLR
rstn_i => fu_conv_i2f.result[1].ACLR
rstn_i => fu_conv_i2f.result[2].ACLR
rstn_i => fu_conv_i2f.result[3].ACLR
rstn_i => fu_conv_i2f.result[4].ACLR
rstn_i => fu_conv_i2f.result[5].ACLR
rstn_i => fu_conv_i2f.result[6].ACLR
rstn_i => fu_conv_i2f.result[7].ACLR
rstn_i => fu_conv_i2f.result[8].ACLR
rstn_i => fu_conv_i2f.result[9].ACLR
rstn_i => fu_conv_i2f.result[10].ACLR
rstn_i => fu_conv_i2f.result[11].ACLR
rstn_i => fu_conv_i2f.result[12].ACLR
rstn_i => fu_conv_i2f.result[13].ACLR
rstn_i => fu_conv_i2f.result[14].ACLR
rstn_i => fu_conv_i2f.result[15].ACLR
rstn_i => fu_conv_i2f.result[16].ACLR
rstn_i => fu_conv_i2f.result[17].ACLR
rstn_i => fu_conv_i2f.result[18].ACLR
rstn_i => fu_conv_i2f.result[19].ACLR
rstn_i => fu_conv_i2f.result[20].ACLR
rstn_i => fu_conv_i2f.result[21].ACLR
rstn_i => fu_conv_i2f.result[22].ACLR
rstn_i => fu_conv_i2f.result[23].ACLR
rstn_i => fu_conv_i2f.result[24].ACLR
rstn_i => fu_conv_i2f.result[25].ACLR
rstn_i => fu_conv_i2f.result[26].ACLR
rstn_i => fu_conv_i2f.result[27].ACLR
rstn_i => fu_conv_i2f.result[28].ACLR
rstn_i => fu_conv_i2f.result[29].ACLR
rstn_i => fu_conv_i2f.result[30].ACLR
rstn_i => fu_conv_i2f.result[31].ACLR
rstn_i => multiplier.latency[0].ACLR
rstn_i => multiplier.latency[1].ACLR
rstn_i => multiplier.latency[2].ACLR
rstn_i => multiplier.flags[0].ACLR
rstn_i => multiplier.flags[1].ACLR
rstn_i => multiplier.flags[2].ACLR
rstn_i => multiplier.flags[3].ACLR
rstn_i => multiplier.flags[4].ACLR
rstn_i => multiplier.exp_res[0].ACLR
rstn_i => multiplier.exp_res[1].ACLR
rstn_i => multiplier.exp_res[2].ACLR
rstn_i => multiplier.exp_res[3].ACLR
rstn_i => multiplier.exp_res[4].ACLR
rstn_i => multiplier.exp_res[5].ACLR
rstn_i => multiplier.exp_res[6].ACLR
rstn_i => multiplier.exp_res[7].ACLR
rstn_i => multiplier.exp_res[8].ACLR
rstn_i => multiplier.exp_res[9].ACLR
rstn_i => multiplier.product[0].ACLR
rstn_i => multiplier.product[1].ACLR
rstn_i => multiplier.product[2].ACLR
rstn_i => multiplier.product[3].ACLR
rstn_i => multiplier.product[4].ACLR
rstn_i => multiplier.product[5].ACLR
rstn_i => multiplier.product[6].ACLR
rstn_i => multiplier.product[7].ACLR
rstn_i => multiplier.product[8].ACLR
rstn_i => multiplier.product[9].ACLR
rstn_i => multiplier.product[10].ACLR
rstn_i => multiplier.product[11].ACLR
rstn_i => multiplier.product[12].ACLR
rstn_i => multiplier.product[13].ACLR
rstn_i => multiplier.product[14].ACLR
rstn_i => multiplier.product[15].ACLR
rstn_i => multiplier.product[16].ACLR
rstn_i => multiplier.product[17].ACLR
rstn_i => multiplier.product[18].ACLR
rstn_i => multiplier.product[19].ACLR
rstn_i => multiplier.product[20].ACLR
rstn_i => multiplier.product[21].ACLR
rstn_i => multiplier.product[22].ACLR
rstn_i => multiplier.product[23].ACLR
rstn_i => multiplier.product[24].ACLR
rstn_i => multiplier.product[25].ACLR
rstn_i => multiplier.product[26].ACLR
rstn_i => multiplier.product[27].ACLR
rstn_i => multiplier.product[28].ACLR
rstn_i => multiplier.product[29].ACLR
rstn_i => multiplier.product[30].ACLR
rstn_i => multiplier.product[31].ACLR
rstn_i => multiplier.product[32].ACLR
rstn_i => multiplier.product[33].ACLR
rstn_i => multiplier.product[34].ACLR
rstn_i => multiplier.product[35].ACLR
rstn_i => multiplier.product[36].ACLR
rstn_i => multiplier.product[37].ACLR
rstn_i => multiplier.product[38].ACLR
rstn_i => multiplier.product[39].ACLR
rstn_i => multiplier.product[40].ACLR
rstn_i => multiplier.product[41].ACLR
rstn_i => multiplier.product[42].ACLR
rstn_i => multiplier.product[43].ACLR
rstn_i => multiplier.product[44].ACLR
rstn_i => multiplier.product[45].ACLR
rstn_i => multiplier.product[46].ACLR
rstn_i => multiplier.product[47].ACLR
rstn_i => multiplier.sign.ACLR
rstn_i => multiplier.buf_ff[0].ACLR
rstn_i => multiplier.buf_ff[1].ACLR
rstn_i => multiplier.buf_ff[2].ACLR
rstn_i => multiplier.buf_ff[3].ACLR
rstn_i => multiplier.buf_ff[4].ACLR
rstn_i => multiplier.buf_ff[5].ACLR
rstn_i => multiplier.buf_ff[6].ACLR
rstn_i => multiplier.buf_ff[7].ACLR
rstn_i => multiplier.buf_ff[8].ACLR
rstn_i => multiplier.buf_ff[9].ACLR
rstn_i => multiplier.buf_ff[10].ACLR
rstn_i => multiplier.buf_ff[11].ACLR
rstn_i => multiplier.buf_ff[12].ACLR
rstn_i => multiplier.buf_ff[13].ACLR
rstn_i => multiplier.buf_ff[14].ACLR
rstn_i => multiplier.buf_ff[15].ACLR
rstn_i => multiplier.buf_ff[16].ACLR
rstn_i => multiplier.buf_ff[17].ACLR
rstn_i => multiplier.buf_ff[18].ACLR
rstn_i => multiplier.buf_ff[19].ACLR
rstn_i => multiplier.buf_ff[20].ACLR
rstn_i => multiplier.buf_ff[21].ACLR
rstn_i => multiplier.buf_ff[22].ACLR
rstn_i => multiplier.buf_ff[23].ACLR
rstn_i => multiplier.buf_ff[24].ACLR
rstn_i => multiplier.buf_ff[25].ACLR
rstn_i => multiplier.buf_ff[26].ACLR
rstn_i => multiplier.buf_ff[27].ACLR
rstn_i => multiplier.buf_ff[28].ACLR
rstn_i => multiplier.buf_ff[29].ACLR
rstn_i => multiplier.buf_ff[30].ACLR
rstn_i => multiplier.buf_ff[31].ACLR
rstn_i => multiplier.buf_ff[32].ACLR
rstn_i => multiplier.buf_ff[33].ACLR
rstn_i => multiplier.buf_ff[34].ACLR
rstn_i => multiplier.buf_ff[35].ACLR
rstn_i => multiplier.buf_ff[36].ACLR
rstn_i => multiplier.buf_ff[37].ACLR
rstn_i => multiplier.buf_ff[38].ACLR
rstn_i => multiplier.buf_ff[39].ACLR
rstn_i => multiplier.buf_ff[40].ACLR
rstn_i => multiplier.buf_ff[41].ACLR
rstn_i => multiplier.buf_ff[42].ACLR
rstn_i => multiplier.buf_ff[43].ACLR
rstn_i => multiplier.buf_ff[44].ACLR
rstn_i => multiplier.buf_ff[45].ACLR
rstn_i => multiplier.buf_ff[46].ACLR
rstn_i => multiplier.buf_ff[47].ACLR
rstn_i => multiplier.opb[0].ACLR
rstn_i => multiplier.opb[1].ACLR
rstn_i => multiplier.opb[2].ACLR
rstn_i => multiplier.opb[3].ACLR
rstn_i => multiplier.opb[4].ACLR
rstn_i => multiplier.opb[5].ACLR
rstn_i => multiplier.opb[6].ACLR
rstn_i => multiplier.opb[7].ACLR
rstn_i => multiplier.opb[8].ACLR
rstn_i => multiplier.opb[9].ACLR
rstn_i => multiplier.opb[10].ACLR
rstn_i => multiplier.opb[11].ACLR
rstn_i => multiplier.opb[12].ACLR
rstn_i => multiplier.opb[13].ACLR
rstn_i => multiplier.opb[14].ACLR
rstn_i => multiplier.opb[15].ACLR
rstn_i => multiplier.opb[16].ACLR
rstn_i => multiplier.opb[17].ACLR
rstn_i => multiplier.opb[18].ACLR
rstn_i => multiplier.opb[19].ACLR
rstn_i => multiplier.opb[20].ACLR
rstn_i => multiplier.opb[21].ACLR
rstn_i => multiplier.opb[22].ACLR
rstn_i => multiplier.opb[23].ACLR
rstn_i => multiplier.opa[0].ACLR
rstn_i => multiplier.opa[1].ACLR
rstn_i => multiplier.opa[2].ACLR
rstn_i => multiplier.opa[3].ACLR
rstn_i => multiplier.opa[4].ACLR
rstn_i => multiplier.opa[5].ACLR
rstn_i => multiplier.opa[6].ACLR
rstn_i => multiplier.opa[7].ACLR
rstn_i => multiplier.opa[8].ACLR
rstn_i => multiplier.opa[9].ACLR
rstn_i => multiplier.opa[10].ACLR
rstn_i => multiplier.opa[11].ACLR
rstn_i => multiplier.opa[12].ACLR
rstn_i => multiplier.opa[13].ACLR
rstn_i => multiplier.opa[14].ACLR
rstn_i => multiplier.opa[15].ACLR
rstn_i => multiplier.opa[16].ACLR
rstn_i => multiplier.opa[17].ACLR
rstn_i => multiplier.opa[18].ACLR
rstn_i => multiplier.opa[19].ACLR
rstn_i => multiplier.opa[20].ACLR
rstn_i => multiplier.opa[21].ACLR
rstn_i => multiplier.opa[22].ACLR
rstn_i => multiplier.opa[23].ACLR
rstn_i => multiplier.res_class[0].ACLR
rstn_i => multiplier.res_class[1].ACLR
rstn_i => multiplier.res_class[2].ACLR
rstn_i => multiplier.res_class[3].ACLR
rstn_i => multiplier.res_class[4].ACLR
rstn_i => multiplier.res_class[5].ACLR
rstn_i => multiplier.res_class[6].ACLR
rstn_i => multiplier.res_class[7].ACLR
rstn_i => multiplier.res_class[8].ACLR
rstn_i => multiplier.res_class[9].ACLR
rstn_i => addsub.latency[0].ACLR
rstn_i => addsub.latency[1].ACLR
rstn_i => addsub.latency[2].ACLR
rstn_i => addsub.latency[3].ACLR
rstn_i => addsub.latency[4].ACLR
rstn_i => addsub.flags[4].ACLR
rstn_i => addsub.res_sign.ACLR
rstn_i => addsub.add_stage[0].ACLR
rstn_i => addsub.add_stage[1].ACLR
rstn_i => addsub.add_stage[2].ACLR
rstn_i => addsub.add_stage[3].ACLR
rstn_i => addsub.add_stage[4].ACLR
rstn_i => addsub.add_stage[5].ACLR
rstn_i => addsub.add_stage[6].ACLR
rstn_i => addsub.add_stage[7].ACLR
rstn_i => addsub.add_stage[8].ACLR
rstn_i => addsub.add_stage[9].ACLR
rstn_i => addsub.add_stage[10].ACLR
rstn_i => addsub.add_stage[11].ACLR
rstn_i => addsub.add_stage[12].ACLR
rstn_i => addsub.add_stage[13].ACLR
rstn_i => addsub.add_stage[14].ACLR
rstn_i => addsub.add_stage[15].ACLR
rstn_i => addsub.add_stage[16].ACLR
rstn_i => addsub.add_stage[17].ACLR
rstn_i => addsub.add_stage[18].ACLR
rstn_i => addsub.add_stage[19].ACLR
rstn_i => addsub.add_stage[20].ACLR
rstn_i => addsub.add_stage[21].ACLR
rstn_i => addsub.add_stage[22].ACLR
rstn_i => addsub.add_stage[23].ACLR
rstn_i => addsub.add_stage[24].ACLR
rstn_i => addsub.add_stage[25].ACLR
rstn_i => addsub.add_stage[26].ACLR
rstn_i => addsub.add_stage[27].ACLR
rstn_i => addsub.man_comp.ACLR
rstn_i => addsub.exp_cnt[0].ACLR
rstn_i => addsub.exp_cnt[1].ACLR
rstn_i => addsub.exp_cnt[2].ACLR
rstn_i => addsub.exp_cnt[3].ACLR
rstn_i => addsub.exp_cnt[4].ACLR
rstn_i => addsub.exp_cnt[5].ACLR
rstn_i => addsub.exp_cnt[6].ACLR
rstn_i => addsub.exp_cnt[7].ACLR
rstn_i => addsub.exp_cnt[8].ACLR
rstn_i => addsub.man_s_ext.ACLR
rstn_i => addsub.man_r_ext.ACLR
rstn_i => addsub.man_g_ext.ACLR
rstn_i => addsub.man_sreg[0].ACLR
rstn_i => addsub.man_sreg[1].ACLR
rstn_i => addsub.man_sreg[2].ACLR
rstn_i => addsub.man_sreg[3].ACLR
rstn_i => addsub.man_sreg[4].ACLR
rstn_i => addsub.man_sreg[5].ACLR
rstn_i => addsub.man_sreg[6].ACLR
rstn_i => addsub.man_sreg[7].ACLR
rstn_i => addsub.man_sreg[8].ACLR
rstn_i => addsub.man_sreg[9].ACLR
rstn_i => addsub.man_sreg[10].ACLR
rstn_i => addsub.man_sreg[11].ACLR
rstn_i => addsub.man_sreg[12].ACLR
rstn_i => addsub.man_sreg[13].ACLR
rstn_i => addsub.man_sreg[14].ACLR
rstn_i => addsub.man_sreg[15].ACLR
rstn_i => addsub.man_sreg[16].ACLR
rstn_i => addsub.man_sreg[17].ACLR
rstn_i => addsub.man_sreg[18].ACLR
rstn_i => addsub.man_sreg[19].ACLR
rstn_i => addsub.man_sreg[20].ACLR
rstn_i => addsub.man_sreg[21].ACLR
rstn_i => addsub.man_sreg[22].ACLR
rstn_i => addsub.man_sreg[23].ACLR
rstn_i => addsub.exp_comp[0].ACLR
rstn_i => addsub.exp_comp[1].ACLR
rstn_i => addsub.res_class[0].ACLR
rstn_i => addsub.res_class[1].ACLR
rstn_i => addsub.res_class[2].ACLR
rstn_i => addsub.res_class[3].ACLR
rstn_i => addsub.res_class[4].ACLR
rstn_i => addsub.res_class[5].ACLR
rstn_i => addsub.res_class[6].ACLR
rstn_i => addsub.res_class[7].ACLR
rstn_i => addsub.res_class[8].ACLR
rstn_i => addsub.res_class[9].ACLR
ctrl_i.cpu_debug => ~NO_FANOUT~
ctrl_i.cpu_trap => control_engine_fsm.IN1
ctrl_i.cpu_trap => neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst.abort_i
ctrl_i.cpu_trap => neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst.abort_i
ctrl_i.cpu_sleep => ~NO_FANOUT~
ctrl_i.cpu_priv => ~NO_FANOUT~
ctrl_i.ir_opcode[0] => ~NO_FANOUT~
ctrl_i.ir_opcode[1] => ~NO_FANOUT~
ctrl_i.ir_opcode[2] => ~NO_FANOUT~
ctrl_i.ir_opcode[3] => ~NO_FANOUT~
ctrl_i.ir_opcode[4] => ~NO_FANOUT~
ctrl_i.ir_opcode[5] => ~NO_FANOUT~
ctrl_i.ir_opcode[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[0] => neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst.funct_i
ctrl_i.ir_funct12[0] => convert_i2f.IN0
ctrl_i.ir_funct12[1] => Equal7.IN3
ctrl_i.ir_funct12[2] => Equal7.IN2
ctrl_i.ir_funct12[3] => Equal7.IN1
ctrl_i.ir_funct12[4] => Equal7.IN0
ctrl_i.ir_funct12[5] => Equal14.IN1
ctrl_i.ir_funct12[6] => Equal14.IN0
ctrl_i.ir_funct12[7] => adder_subtractor_core.IN1
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => Equal3.IN1
ctrl_i.ir_funct12[7] => Equal5.IN2
ctrl_i.ir_funct12[7] => Equal6.IN1
ctrl_i.ir_funct12[7] => Equal8.IN2
ctrl_i.ir_funct12[7] => Equal9.IN3
ctrl_i.ir_funct12[7] => Equal10.IN4
ctrl_i.ir_funct12[7] => Equal13.IN3
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[7] => addsub.OUTPUTSELECT
ctrl_i.ir_funct12[8] => Equal3.IN0
ctrl_i.ir_funct12[8] => Equal5.IN1
ctrl_i.ir_funct12[8] => Equal6.IN4
ctrl_i.ir_funct12[8] => Equal8.IN1
ctrl_i.ir_funct12[8] => Equal9.IN2
ctrl_i.ir_funct12[8] => Equal10.IN2
ctrl_i.ir_funct12[8] => Equal12.IN3
ctrl_i.ir_funct12[8] => Equal13.IN4
ctrl_i.ir_funct12[9] => Equal3.IN4
ctrl_i.ir_funct12[9] => Equal5.IN4
ctrl_i.ir_funct12[9] => Equal6.IN0
ctrl_i.ir_funct12[9] => Equal8.IN0
ctrl_i.ir_funct12[9] => Equal9.IN4
ctrl_i.ir_funct12[9] => Equal10.IN3
ctrl_i.ir_funct12[9] => Equal12.IN2
ctrl_i.ir_funct12[9] => Equal13.IN2
ctrl_i.ir_funct12[10] => Equal3.IN3
ctrl_i.ir_funct12[10] => Equal5.IN0
ctrl_i.ir_funct12[10] => Equal6.IN3
ctrl_i.ir_funct12[10] => Equal8.IN4
ctrl_i.ir_funct12[10] => Equal9.IN1
ctrl_i.ir_funct12[10] => Equal10.IN1
ctrl_i.ir_funct12[10] => Equal12.IN1
ctrl_i.ir_funct12[10] => Equal13.IN1
ctrl_i.ir_funct12[11] => Equal3.IN2
ctrl_i.ir_funct12[11] => Equal5.IN3
ctrl_i.ir_funct12[11] => Equal6.IN2
ctrl_i.ir_funct12[11] => Equal8.IN3
ctrl_i.ir_funct12[11] => Equal9.IN0
ctrl_i.ir_funct12[11] => Equal10.IN0
ctrl_i.ir_funct12[11] => Equal12.IN0
ctrl_i.ir_funct12[11] => Equal13.IN0
ctrl_i.ir_funct3[0] => fpu_operands.DATAA
ctrl_i.ir_funct3[0] => Mux7.IN5
ctrl_i.ir_funct3[0] => Mux8.IN4
ctrl_i.ir_funct3[0] => cond_v.IN1
ctrl_i.ir_funct3[0] => \min_max_select:cond_v[0].DATAB
ctrl_i.ir_funct3[0] => Mux41.IN3
ctrl_i.ir_funct3[0] => Equal4.IN2
ctrl_i.ir_funct3[0] => Equal17.IN2
ctrl_i.ir_funct3[0] => cond_v.DATAB
ctrl_i.ir_funct3[1] => fpu_operands.DATAA
ctrl_i.ir_funct3[1] => Mux7.IN4
ctrl_i.ir_funct3[1] => Mux8.IN3
ctrl_i.ir_funct3[1] => Mux41.IN2
ctrl_i.ir_funct3[1] => Equal4.IN1
ctrl_i.ir_funct3[1] => Equal11.IN1
ctrl_i.ir_funct3[1] => Equal17.IN1
ctrl_i.ir_funct3[2] => fpu_operands.DATAA
ctrl_i.ir_funct3[2] => Equal4.IN0
ctrl_i.ir_funct3[2] => cmd.instr_sgnj.IN1
ctrl_i.ir_funct3[2] => cmd.instr_comp.IN1
ctrl_i.ir_funct3[2] => Equal11.IN0
ctrl_i.ir_funct3[2] => Equal17.IN0
ctrl_i.lsu_priv => ~NO_FANOUT~
ctrl_i.lsu_fence => ~NO_FANOUT~
ctrl_i.lsu_mo_we => ~NO_FANOUT~
ctrl_i.lsu_rw => ~NO_FANOUT~
ctrl_i.lsu_req => ~NO_FANOUT~
ctrl_i.alu_cp_trig[0] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[1] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[2] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[3] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[4] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[5] => ~NO_FANOUT~
ctrl_i.alu_unsigned => ~NO_FANOUT~
ctrl_i.alu_opb_mux => ~NO_FANOUT~
ctrl_i.alu_opa_mux => ~NO_FANOUT~
ctrl_i.alu_sub => ~NO_FANOUT~
ctrl_i.alu_op[0] => ~NO_FANOUT~
ctrl_i.alu_op[1] => ~NO_FANOUT~
ctrl_i.alu_op[2] => ~NO_FANOUT~
ctrl_i.rf_zero_we => ~NO_FANOUT~
ctrl_i.rf_rd[0] => ~NO_FANOUT~
ctrl_i.rf_rd[1] => ~NO_FANOUT~
ctrl_i.rf_rd[2] => ~NO_FANOUT~
ctrl_i.rf_rd[3] => ~NO_FANOUT~
ctrl_i.rf_rd[4] => ~NO_FANOUT~
ctrl_i.rf_rs2[0] => ~NO_FANOUT~
ctrl_i.rf_rs2[1] => ~NO_FANOUT~
ctrl_i.rf_rs2[2] => ~NO_FANOUT~
ctrl_i.rf_rs2[3] => ~NO_FANOUT~
ctrl_i.rf_rs2[4] => ~NO_FANOUT~
ctrl_i.rf_rs1[0] => ~NO_FANOUT~
ctrl_i.rf_rs1[1] => ~NO_FANOUT~
ctrl_i.rf_rs1[2] => ~NO_FANOUT~
ctrl_i.rf_rs1[3] => ~NO_FANOUT~
ctrl_i.rf_rs1[4] => ~NO_FANOUT~
ctrl_i.rf_wb_en => ~NO_FANOUT~
start_i => control_engine_fsm.IN1
csr_we_i => csr_fflags.OUTPUTSELECT
csr_we_i => csr_fflags.OUTPUTSELECT
csr_we_i => csr_fflags.OUTPUTSELECT
csr_we_i => csr_fflags.OUTPUTSELECT
csr_we_i => csr_fflags.OUTPUTSELECT
csr_we_i => csr_frm[2].ENA
csr_we_i => csr_frm[1].ENA
csr_we_i => csr_frm[0].ENA
csr_addr_i[0] => Mux0.IN4
csr_addr_i[0] => Mux1.IN4
csr_addr_i[0] => Mux2.IN4
csr_addr_i[0] => csr_rdata_o.OUTPUTSELECT
csr_addr_i[0] => csr_rdata_o.OUTPUTSELECT
csr_addr_i[0] => Mux3.IN2
csr_addr_i[0] => Mux4.IN2
csr_addr_i[0] => Mux5.IN2
csr_addr_i[0] => Equal0.IN1
csr_addr_i[0] => Equal1.IN0
csr_addr_i[0] => Equal2.IN1
csr_addr_i[1] => Mux0.IN3
csr_addr_i[1] => Mux1.IN3
csr_addr_i[1] => Mux2.IN3
csr_addr_i[1] => Mux3.IN1
csr_addr_i[1] => Mux4.IN1
csr_addr_i[1] => Mux5.IN1
csr_addr_i[1] => Equal0.IN0
csr_addr_i[1] => Equal1.IN1
csr_addr_i[1] => Equal2.IN0
csr_wdata_i[0] => csr_fflags.DATAB
csr_wdata_i[0] => csr_frm.DATAB
csr_wdata_i[0] => csr_fflags.DATAB
csr_wdata_i[1] => csr_fflags.DATAB
csr_wdata_i[1] => csr_frm.DATAB
csr_wdata_i[1] => csr_fflags.DATAB
csr_wdata_i[2] => csr_fflags.DATAB
csr_wdata_i[2] => csr_frm.DATAB
csr_wdata_i[2] => csr_fflags.DATAB
csr_wdata_i[3] => csr_fflags.DATAB
csr_wdata_i[3] => csr_fflags.DATAB
csr_wdata_i[4] => csr_fflags.DATAB
csr_wdata_i[4] => csr_fflags.DATAB
csr_wdata_i[5] => csr_frm.DATAB
csr_wdata_i[6] => csr_frm.DATAB
csr_wdata_i[7] => csr_frm.DATAB
csr_wdata_i[8] => ~NO_FANOUT~
csr_wdata_i[9] => ~NO_FANOUT~
csr_wdata_i[10] => ~NO_FANOUT~
csr_wdata_i[11] => ~NO_FANOUT~
csr_wdata_i[12] => ~NO_FANOUT~
csr_wdata_i[13] => ~NO_FANOUT~
csr_wdata_i[14] => ~NO_FANOUT~
csr_wdata_i[15] => ~NO_FANOUT~
csr_wdata_i[16] => ~NO_FANOUT~
csr_wdata_i[17] => ~NO_FANOUT~
csr_wdata_i[18] => ~NO_FANOUT~
csr_wdata_i[19] => ~NO_FANOUT~
csr_wdata_i[20] => ~NO_FANOUT~
csr_wdata_i[21] => ~NO_FANOUT~
csr_wdata_i[22] => ~NO_FANOUT~
csr_wdata_i[23] => ~NO_FANOUT~
csr_wdata_i[24] => ~NO_FANOUT~
csr_wdata_i[25] => ~NO_FANOUT~
csr_wdata_i[26] => ~NO_FANOUT~
csr_wdata_i[27] => ~NO_FANOUT~
csr_wdata_i[28] => ~NO_FANOUT~
csr_wdata_i[29] => ~NO_FANOUT~
csr_wdata_i[30] => ~NO_FANOUT~
csr_wdata_i[31] => ~NO_FANOUT~
csr_rdata_o[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[3] <= csr_rdata_o.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[4] <= csr_rdata_o.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
csr_rdata_o[8] <= <GND>
csr_rdata_o[9] <= <GND>
csr_rdata_o[10] <= <GND>
csr_rdata_o[11] <= <GND>
csr_rdata_o[12] <= <GND>
csr_rdata_o[13] <= <GND>
csr_rdata_o[14] <= <GND>
csr_rdata_o[15] <= <GND>
csr_rdata_o[16] <= <GND>
csr_rdata_o[17] <= <GND>
csr_rdata_o[18] <= <GND>
csr_rdata_o[19] <= <GND>
csr_rdata_o[20] <= <GND>
csr_rdata_o[21] <= <GND>
csr_rdata_o[22] <= <GND>
csr_rdata_o[23] <= <GND>
csr_rdata_o[24] <= <GND>
csr_rdata_o[25] <= <GND>
csr_rdata_o[26] <= <GND>
csr_rdata_o[27] <= <GND>
csr_rdata_o[28] <= <GND>
csr_rdata_o[29] <= <GND>
csr_rdata_o[30] <= <GND>
csr_rdata_o[31] <= <GND>
cmp_i[0] => cmp_ff[0].DATAIN
cmp_i[1] => cmp_ff[1].DATAIN
rs1_i[0] => op_data[0][0].DATAA
rs1_i[0] => tmp_v.IN1
rs1_i[0] => fu_conv_i2f.DATAA
rs1_i[0] => Mux148.IN0
rs1_i[0] => Add0.IN31
rs1_i[1] => op_data[0][1].DATAA
rs1_i[1] => tmp_v.IN1
rs1_i[1] => fu_conv_i2f.DATAA
rs1_i[1] => Mux147.IN1
rs1_i[1] => Add0.IN30
rs1_i[2] => op_data[0][2].DATAA
rs1_i[2] => tmp_v.IN1
rs1_i[2] => fu_conv_i2f.DATAA
rs1_i[2] => Mux146.IN1
rs1_i[2] => Add0.IN29
rs1_i[3] => op_data[0][3].DATAA
rs1_i[3] => tmp_v.IN1
rs1_i[3] => fu_conv_i2f.DATAA
rs1_i[3] => Mux145.IN1
rs1_i[3] => Add0.IN28
rs1_i[4] => op_data[0][4].DATAA
rs1_i[4] => tmp_v.IN1
rs1_i[4] => fu_conv_i2f.DATAA
rs1_i[4] => Mux144.IN1
rs1_i[4] => Add0.IN27
rs1_i[5] => op_data[0][5].DATAA
rs1_i[5] => tmp_v.IN1
rs1_i[5] => fu_conv_i2f.DATAA
rs1_i[5] => Mux143.IN1
rs1_i[5] => Add0.IN26
rs1_i[6] => op_data[0][6].DATAA
rs1_i[6] => tmp_v.IN1
rs1_i[6] => fu_conv_i2f.DATAA
rs1_i[6] => Mux142.IN1
rs1_i[6] => Add0.IN25
rs1_i[7] => op_data[0][7].DATAA
rs1_i[7] => tmp_v.IN1
rs1_i[7] => fu_conv_i2f.DATAA
rs1_i[7] => Mux141.IN1
rs1_i[7] => Add0.IN24
rs1_i[8] => op_data[0][8].DATAA
rs1_i[8] => tmp_v.IN1
rs1_i[8] => fu_conv_i2f.DATAA
rs1_i[8] => Mux140.IN1
rs1_i[8] => Add0.IN23
rs1_i[9] => op_data[0][9].DATAA
rs1_i[9] => tmp_v.IN1
rs1_i[9] => fu_conv_i2f.DATAA
rs1_i[9] => Mux139.IN1
rs1_i[9] => Add0.IN22
rs1_i[10] => op_data[0][10].DATAA
rs1_i[10] => tmp_v.IN1
rs1_i[10] => fu_conv_i2f.DATAA
rs1_i[10] => Mux138.IN2
rs1_i[10] => Add0.IN21
rs1_i[11] => op_data[0][11].DATAA
rs1_i[11] => tmp_v.IN1
rs1_i[11] => fu_conv_i2f.DATAA
rs1_i[11] => Mux137.IN2
rs1_i[11] => Add0.IN20
rs1_i[12] => op_data[0][12].DATAA
rs1_i[12] => tmp_v.IN1
rs1_i[12] => fu_conv_i2f.DATAA
rs1_i[12] => Mux136.IN2
rs1_i[12] => Add0.IN19
rs1_i[13] => op_data[0][13].DATAA
rs1_i[13] => tmp_v.IN1
rs1_i[13] => fu_conv_i2f.DATAA
rs1_i[13] => Mux135.IN2
rs1_i[13] => Add0.IN18
rs1_i[14] => op_data[0][14].DATAA
rs1_i[14] => tmp_v.IN1
rs1_i[14] => fu_conv_i2f.DATAA
rs1_i[14] => Mux134.IN2
rs1_i[14] => Add0.IN17
rs1_i[15] => op_data[0][15].DATAA
rs1_i[15] => tmp_v.IN1
rs1_i[15] => fu_conv_i2f.DATAA
rs1_i[15] => Mux133.IN2
rs1_i[15] => Add0.IN16
rs1_i[16] => op_data[0][16].DATAA
rs1_i[16] => tmp_v.IN1
rs1_i[16] => fu_conv_i2f.DATAA
rs1_i[16] => Mux132.IN2
rs1_i[16] => Add0.IN15
rs1_i[17] => op_data[0][17].DATAA
rs1_i[17] => tmp_v.IN1
rs1_i[17] => fu_conv_i2f.DATAA
rs1_i[17] => Mux131.IN2
rs1_i[17] => Add0.IN14
rs1_i[18] => op_data[0][18].DATAA
rs1_i[18] => tmp_v.IN1
rs1_i[18] => fu_conv_i2f.DATAA
rs1_i[18] => Mux130.IN2
rs1_i[18] => Add0.IN13
rs1_i[19] => op_data[0][19].DATAA
rs1_i[19] => tmp_v.IN1
rs1_i[19] => fu_conv_i2f.DATAA
rs1_i[19] => Mux129.IN2
rs1_i[19] => Add0.IN12
rs1_i[20] => op_data[0][20].DATAA
rs1_i[20] => tmp_v.IN1
rs1_i[20] => fu_conv_i2f.DATAA
rs1_i[20] => Mux128.IN2
rs1_i[20] => Add0.IN11
rs1_i[21] => op_data[0][21].DATAA
rs1_i[21] => tmp_v.IN0
rs1_i[21] => fu_conv_i2f.DATAA
rs1_i[21] => Mux127.IN2
rs1_i[21] => Add0.IN10
rs1_i[22] => op_data[0][22].DATAA
rs1_i[22] => tmp_v.IN1
rs1_i[22] => fu_conv_i2f.DATAA
rs1_i[22] => Mux126.IN2
rs1_i[22] => Add0.IN9
rs1_i[23] => fu_conv_i2f.DATAA
rs1_i[23] => tmp_v.IN1
rs1_i[23] => tmp_v.IN1
rs1_i[23] => fpu_operands.DATAB
rs1_i[23] => Mux125.IN2
rs1_i[23] => Equal15.IN7
rs1_i[23] => Add0.IN8
rs1_i[24] => fu_conv_i2f.DATAA
rs1_i[24] => tmp_v.IN1
rs1_i[24] => tmp_v.IN1
rs1_i[24] => fpu_operands.DATAB
rs1_i[24] => Mux124.IN2
rs1_i[24] => Equal15.IN6
rs1_i[24] => Add0.IN7
rs1_i[25] => fu_conv_i2f.DATAA
rs1_i[25] => tmp_v.IN1
rs1_i[25] => tmp_v.IN1
rs1_i[25] => fpu_operands.DATAB
rs1_i[25] => Mux123.IN2
rs1_i[25] => Equal15.IN5
rs1_i[25] => Add0.IN6
rs1_i[26] => fu_conv_i2f.DATAA
rs1_i[26] => tmp_v.IN1
rs1_i[26] => tmp_v.IN1
rs1_i[26] => fpu_operands.DATAB
rs1_i[26] => Mux122.IN2
rs1_i[26] => Equal15.IN4
rs1_i[26] => Add0.IN5
rs1_i[27] => fu_conv_i2f.DATAA
rs1_i[27] => tmp_v.IN1
rs1_i[27] => tmp_v.IN1
rs1_i[27] => fpu_operands.DATAB
rs1_i[27] => Mux121.IN2
rs1_i[27] => Equal15.IN3
rs1_i[27] => Add0.IN4
rs1_i[28] => fu_conv_i2f.DATAA
rs1_i[28] => tmp_v.IN1
rs1_i[28] => tmp_v.IN1
rs1_i[28] => fpu_operands.DATAB
rs1_i[28] => Mux120.IN2
rs1_i[28] => Equal15.IN2
rs1_i[28] => Add0.IN3
rs1_i[29] => fu_conv_i2f.DATAA
rs1_i[29] => tmp_v.IN0
rs1_i[29] => tmp_v.IN0
rs1_i[29] => fpu_operands.DATAB
rs1_i[29] => Mux119.IN2
rs1_i[29] => Equal15.IN1
rs1_i[29] => Add0.IN2
rs1_i[30] => fu_conv_i2f.DATAA
rs1_i[30] => tmp_v.IN1
rs1_i[30] => tmp_v.IN1
rs1_i[30] => fpu_operands.DATAB
rs1_i[30] => Mux118.IN2
rs1_i[30] => Equal15.IN0
rs1_i[30] => Add0.IN1
rs1_i[31] => op_class[0][0].IN1
rs1_i[31] => op_class.IN1
rs1_i[31] => op_class[0][2].IN1
rs1_i[31] => op_class.IN1
rs1_i[31] => fpu_operands.DATAB
rs1_i[31] => convert_i2f.IN1
rs1_i[31] => fu_conv_i2f.DATAA
rs1_i[31] => fu_conv_i2f.DATAB
rs1_i[31] => op_class[0][7].IN1
rs1_i[31] => op_class.IN1
rs1_i[31] => op_class[0][5].IN1
rs1_i[31] => op_class.IN1
rs1_i[31] => Add0.IN0
rs2_i[0] => op_data[1][0].DATAA
rs2_i[0] => tmp_v.IN1
rs2_i[1] => op_data[1][1].DATAA
rs2_i[1] => tmp_v.IN1
rs2_i[2] => op_data[1][2].DATAA
rs2_i[2] => tmp_v.IN1
rs2_i[3] => op_data[1][3].DATAA
rs2_i[3] => tmp_v.IN1
rs2_i[4] => op_data[1][4].DATAA
rs2_i[4] => tmp_v.IN1
rs2_i[5] => op_data[1][5].DATAA
rs2_i[5] => tmp_v.IN1
rs2_i[6] => op_data[1][6].DATAA
rs2_i[6] => tmp_v.IN1
rs2_i[7] => op_data[1][7].DATAA
rs2_i[7] => tmp_v.IN1
rs2_i[8] => op_data[1][8].DATAA
rs2_i[8] => tmp_v.IN1
rs2_i[9] => op_data[1][9].DATAA
rs2_i[9] => tmp_v.IN1
rs2_i[10] => op_data[1][10].DATAA
rs2_i[10] => tmp_v.IN1
rs2_i[11] => op_data[1][11].DATAA
rs2_i[11] => tmp_v.IN1
rs2_i[12] => op_data[1][12].DATAA
rs2_i[12] => tmp_v.IN1
rs2_i[13] => op_data[1][13].DATAA
rs2_i[13] => tmp_v.IN1
rs2_i[14] => op_data[1][14].DATAA
rs2_i[14] => tmp_v.IN1
rs2_i[15] => op_data[1][15].DATAA
rs2_i[15] => tmp_v.IN1
rs2_i[16] => op_data[1][16].DATAA
rs2_i[16] => tmp_v.IN1
rs2_i[17] => op_data[1][17].DATAA
rs2_i[17] => tmp_v.IN1
rs2_i[18] => op_data[1][18].DATAA
rs2_i[18] => tmp_v.IN1
rs2_i[19] => op_data[1][19].DATAA
rs2_i[19] => tmp_v.IN1
rs2_i[20] => op_data[1][20].DATAA
rs2_i[20] => tmp_v.IN1
rs2_i[21] => op_data[1][21].DATAA
rs2_i[21] => tmp_v.IN0
rs2_i[22] => op_data[1][22].DATAA
rs2_i[22] => tmp_v.IN1
rs2_i[23] => tmp_v.IN1
rs2_i[23] => \number_classifier:op_e_all_one_v.IN1
rs2_i[23] => fpu_operands.DATAB
rs2_i[23] => Equal16.IN7
rs2_i[24] => tmp_v.IN1
rs2_i[24] => tmp_v.IN1
rs2_i[24] => fpu_operands.DATAB
rs2_i[24] => Equal16.IN6
rs2_i[25] => tmp_v.IN1
rs2_i[25] => tmp_v.IN1
rs2_i[25] => fpu_operands.DATAB
rs2_i[25] => Equal16.IN5
rs2_i[26] => tmp_v.IN1
rs2_i[26] => tmp_v.IN1
rs2_i[26] => fpu_operands.DATAB
rs2_i[26] => Equal16.IN4
rs2_i[27] => tmp_v.IN1
rs2_i[27] => tmp_v.IN1
rs2_i[27] => fpu_operands.DATAB
rs2_i[27] => Equal16.IN3
rs2_i[28] => tmp_v.IN1
rs2_i[28] => tmp_v.IN1
rs2_i[28] => fpu_operands.DATAB
rs2_i[28] => Equal16.IN2
rs2_i[29] => tmp_v.IN0
rs2_i[29] => tmp_v.IN0
rs2_i[29] => fpu_operands.DATAB
rs2_i[29] => Equal16.IN1
rs2_i[30] => tmp_v.IN1
rs2_i[30] => tmp_v.IN1
rs2_i[30] => fpu_operands.DATAB
rs2_i[30] => Equal16.IN0
rs2_i[31] => op_class[1][0].IN1
rs2_i[31] => op_class.IN1
rs2_i[31] => op_class[1][2].IN1
rs2_i[31] => op_class.IN1
rs2_i[31] => fpu_operands.DATAB
rs2_i[31] => op_class[1][7].IN1
rs2_i[31] => op_class.IN1
rs2_i[31] => op_class[1][5].IN1
rs2_i[31] => op_class.IN1
rs3_i[0] => ~NO_FANOUT~
rs3_i[1] => ~NO_FANOUT~
rs3_i[2] => ~NO_FANOUT~
rs3_i[3] => ~NO_FANOUT~
rs3_i[4] => ~NO_FANOUT~
rs3_i[5] => ~NO_FANOUT~
rs3_i[6] => ~NO_FANOUT~
rs3_i[7] => ~NO_FANOUT~
rs3_i[8] => ~NO_FANOUT~
rs3_i[9] => ~NO_FANOUT~
rs3_i[10] => ~NO_FANOUT~
rs3_i[11] => ~NO_FANOUT~
rs3_i[12] => ~NO_FANOUT~
rs3_i[13] => ~NO_FANOUT~
rs3_i[14] => ~NO_FANOUT~
rs3_i[15] => ~NO_FANOUT~
rs3_i[16] => ~NO_FANOUT~
rs3_i[17] => ~NO_FANOUT~
rs3_i[18] => ~NO_FANOUT~
rs3_i[19] => ~NO_FANOUT~
rs3_i[20] => ~NO_FANOUT~
rs3_i[21] => ~NO_FANOUT~
rs3_i[22] => ~NO_FANOUT~
rs3_i[23] => ~NO_FANOUT~
rs3_i[24] => ~NO_FANOUT~
rs3_i[25] => ~NO_FANOUT~
rs3_i[26] => ~NO_FANOUT~
rs3_i[27] => ~NO_FANOUT~
rs3_i[28] => ~NO_FANOUT~
rs3_i[29] => ~NO_FANOUT~
rs3_i[30] => ~NO_FANOUT~
rs3_i[31] => ~NO_FANOUT~
res_o[0] <= res_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[1] <= res_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[2] <= res_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[3] <= res_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[4] <= res_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[5] <= res_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[6] <= res_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[7] <= res_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[8] <= res_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[9] <= res_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[10] <= res_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[11] <= res_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[12] <= res_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[13] <= res_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[14] <= res_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[15] <= res_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[16] <= res_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[17] <= res_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[18] <= res_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[19] <= res_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[20] <= res_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[21] <= res_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[22] <= res_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[23] <= res_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[24] <= res_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[25] <= res_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[26] <= res_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[27] <= res_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[28] <= res_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[29] <= res_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[30] <= res_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res_o[31] <= res_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_o <= ctrl_engine.valid.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst
clk_i => done_o~reg0.CLK
clk_i => sreg.ext_s.CLK
clk_i => sreg.ext_r.CLK
clk_i => sreg.ext_g.CLK
clk_i => sreg.mant[0].CLK
clk_i => sreg.mant[1].CLK
clk_i => sreg.mant[2].CLK
clk_i => sreg.mant[3].CLK
clk_i => sreg.mant[4].CLK
clk_i => sreg.mant[5].CLK
clk_i => sreg.mant[6].CLK
clk_i => sreg.mant[7].CLK
clk_i => sreg.mant[8].CLK
clk_i => sreg.mant[9].CLK
clk_i => sreg.mant[10].CLK
clk_i => sreg.mant[11].CLK
clk_i => sreg.mant[12].CLK
clk_i => sreg.mant[13].CLK
clk_i => sreg.mant[14].CLK
clk_i => sreg.mant[15].CLK
clk_i => sreg.mant[16].CLK
clk_i => sreg.mant[17].CLK
clk_i => sreg.mant[18].CLK
clk_i => sreg.mant[19].CLK
clk_i => sreg.mant[20].CLK
clk_i => sreg.mant[21].CLK
clk_i => sreg.mant[22].CLK
clk_i => sreg.int[0].CLK
clk_i => sreg.int[1].CLK
clk_i => sreg.int[2].CLK
clk_i => sreg.int[3].CLK
clk_i => sreg.int[4].CLK
clk_i => sreg.int[5].CLK
clk_i => sreg.int[6].CLK
clk_i => sreg.int[7].CLK
clk_i => sreg.int[8].CLK
clk_i => sreg.int[9].CLK
clk_i => sreg.int[10].CLK
clk_i => sreg.int[11].CLK
clk_i => sreg.int[12].CLK
clk_i => sreg.int[13].CLK
clk_i => sreg.int[14].CLK
clk_i => sreg.int[15].CLK
clk_i => sreg.int[16].CLK
clk_i => sreg.int[17].CLK
clk_i => sreg.int[18].CLK
clk_i => sreg.int[19].CLK
clk_i => sreg.int[20].CLK
clk_i => sreg.int[21].CLK
clk_i => sreg.int[22].CLK
clk_i => sreg.int[23].CLK
clk_i => sreg.int[24].CLK
clk_i => sreg.int[25].CLK
clk_i => sreg.int[26].CLK
clk_i => sreg.int[27].CLK
clk_i => sreg.int[28].CLK
clk_i => sreg.int[29].CLK
clk_i => sreg.int[30].CLK
clk_i => sreg.int[31].CLK
clk_i => ctrl.flags[0].CLK
clk_i => ctrl.flags[4].CLK
clk_i => ctrl.result[0].CLK
clk_i => ctrl.result[1].CLK
clk_i => ctrl.result[2].CLK
clk_i => ctrl.result[3].CLK
clk_i => ctrl.result[4].CLK
clk_i => ctrl.result[5].CLK
clk_i => ctrl.result[6].CLK
clk_i => ctrl.result[7].CLK
clk_i => ctrl.result[8].CLK
clk_i => ctrl.result[9].CLK
clk_i => ctrl.result[10].CLK
clk_i => ctrl.result[11].CLK
clk_i => ctrl.result[12].CLK
clk_i => ctrl.result[13].CLK
clk_i => ctrl.result[14].CLK
clk_i => ctrl.result[15].CLK
clk_i => ctrl.result[16].CLK
clk_i => ctrl.result[17].CLK
clk_i => ctrl.result[18].CLK
clk_i => ctrl.result[19].CLK
clk_i => ctrl.result[20].CLK
clk_i => ctrl.result[21].CLK
clk_i => ctrl.result[22].CLK
clk_i => ctrl.result[23].CLK
clk_i => ctrl.result[24].CLK
clk_i => ctrl.result[25].CLK
clk_i => ctrl.result[26].CLK
clk_i => ctrl.result[27].CLK
clk_i => ctrl.result[28].CLK
clk_i => ctrl.result[29].CLK
clk_i => ctrl.result[30].CLK
clk_i => ctrl.result[31].CLK
clk_i => ctrl.result_tmp[0].CLK
clk_i => ctrl.result_tmp[1].CLK
clk_i => ctrl.result_tmp[2].CLK
clk_i => ctrl.result_tmp[3].CLK
clk_i => ctrl.result_tmp[4].CLK
clk_i => ctrl.result_tmp[5].CLK
clk_i => ctrl.result_tmp[6].CLK
clk_i => ctrl.result_tmp[7].CLK
clk_i => ctrl.result_tmp[8].CLK
clk_i => ctrl.result_tmp[9].CLK
clk_i => ctrl.result_tmp[10].CLK
clk_i => ctrl.result_tmp[11].CLK
clk_i => ctrl.result_tmp[12].CLK
clk_i => ctrl.result_tmp[13].CLK
clk_i => ctrl.result_tmp[14].CLK
clk_i => ctrl.result_tmp[15].CLK
clk_i => ctrl.result_tmp[16].CLK
clk_i => ctrl.result_tmp[17].CLK
clk_i => ctrl.result_tmp[18].CLK
clk_i => ctrl.result_tmp[19].CLK
clk_i => ctrl.result_tmp[20].CLK
clk_i => ctrl.result_tmp[21].CLK
clk_i => ctrl.result_tmp[22].CLK
clk_i => ctrl.result_tmp[23].CLK
clk_i => ctrl.result_tmp[24].CLK
clk_i => ctrl.result_tmp[25].CLK
clk_i => ctrl.result_tmp[26].CLK
clk_i => ctrl.result_tmp[27].CLK
clk_i => ctrl.result_tmp[28].CLK
clk_i => ctrl.result_tmp[29].CLK
clk_i => ctrl.result_tmp[30].CLK
clk_i => ctrl.result_tmp[31].CLK
clk_i => ctrl.under.CLK
clk_i => ctrl.over.CLK
clk_i => ctrl.rounded.CLK
clk_i => ctrl.class[0].CLK
clk_i => ctrl.class[2].CLK
clk_i => ctrl.class[3].CLK
clk_i => ctrl.class[4].CLK
clk_i => ctrl.class[5].CLK
clk_i => ctrl.class[7].CLK
clk_i => ctrl.class[8].CLK
clk_i => ctrl.class[9].CLK
clk_i => ctrl.sign.CLK
clk_i => ctrl.cnt[0].CLK
clk_i => ctrl.cnt[1].CLK
clk_i => ctrl.cnt[2].CLK
clk_i => ctrl.cnt[3].CLK
clk_i => ctrl.cnt[4].CLK
clk_i => ctrl.cnt[5].CLK
clk_i => ctrl.cnt[6].CLK
clk_i => ctrl.cnt[7].CLK
clk_i => ctrl.unsign.CLK
clk_i => ctrl.state~1.DATAIN
rstn_i => done_o~reg0.ACLR
rstn_i => sreg.ext_s.ACLR
rstn_i => sreg.ext_r.ACLR
rstn_i => sreg.ext_g.ACLR
rstn_i => sreg.mant[0].ACLR
rstn_i => sreg.mant[1].ACLR
rstn_i => sreg.mant[2].ACLR
rstn_i => sreg.mant[3].ACLR
rstn_i => sreg.mant[4].ACLR
rstn_i => sreg.mant[5].ACLR
rstn_i => sreg.mant[6].ACLR
rstn_i => sreg.mant[7].ACLR
rstn_i => sreg.mant[8].ACLR
rstn_i => sreg.mant[9].ACLR
rstn_i => sreg.mant[10].ACLR
rstn_i => sreg.mant[11].ACLR
rstn_i => sreg.mant[12].ACLR
rstn_i => sreg.mant[13].ACLR
rstn_i => sreg.mant[14].ACLR
rstn_i => sreg.mant[15].ACLR
rstn_i => sreg.mant[16].ACLR
rstn_i => sreg.mant[17].ACLR
rstn_i => sreg.mant[18].ACLR
rstn_i => sreg.mant[19].ACLR
rstn_i => sreg.mant[20].ACLR
rstn_i => sreg.mant[21].ACLR
rstn_i => sreg.mant[22].ACLR
rstn_i => sreg.int[0].ACLR
rstn_i => sreg.int[1].ACLR
rstn_i => sreg.int[2].ACLR
rstn_i => sreg.int[3].ACLR
rstn_i => sreg.int[4].ACLR
rstn_i => sreg.int[5].ACLR
rstn_i => sreg.int[6].ACLR
rstn_i => sreg.int[7].ACLR
rstn_i => sreg.int[8].ACLR
rstn_i => sreg.int[9].ACLR
rstn_i => sreg.int[10].ACLR
rstn_i => sreg.int[11].ACLR
rstn_i => sreg.int[12].ACLR
rstn_i => sreg.int[13].ACLR
rstn_i => sreg.int[14].ACLR
rstn_i => sreg.int[15].ACLR
rstn_i => sreg.int[16].ACLR
rstn_i => sreg.int[17].ACLR
rstn_i => sreg.int[18].ACLR
rstn_i => sreg.int[19].ACLR
rstn_i => sreg.int[20].ACLR
rstn_i => sreg.int[21].ACLR
rstn_i => sreg.int[22].ACLR
rstn_i => sreg.int[23].ACLR
rstn_i => sreg.int[24].ACLR
rstn_i => sreg.int[25].ACLR
rstn_i => sreg.int[26].ACLR
rstn_i => sreg.int[27].ACLR
rstn_i => sreg.int[28].ACLR
rstn_i => sreg.int[29].ACLR
rstn_i => sreg.int[30].ACLR
rstn_i => sreg.int[31].ACLR
rstn_i => ctrl.flags[0].ACLR
rstn_i => ctrl.flags[4].ACLR
rstn_i => ctrl.result[0].ACLR
rstn_i => ctrl.result[1].ACLR
rstn_i => ctrl.result[2].ACLR
rstn_i => ctrl.result[3].ACLR
rstn_i => ctrl.result[4].ACLR
rstn_i => ctrl.result[5].ACLR
rstn_i => ctrl.result[6].ACLR
rstn_i => ctrl.result[7].ACLR
rstn_i => ctrl.result[8].ACLR
rstn_i => ctrl.result[9].ACLR
rstn_i => ctrl.result[10].ACLR
rstn_i => ctrl.result[11].ACLR
rstn_i => ctrl.result[12].ACLR
rstn_i => ctrl.result[13].ACLR
rstn_i => ctrl.result[14].ACLR
rstn_i => ctrl.result[15].ACLR
rstn_i => ctrl.result[16].ACLR
rstn_i => ctrl.result[17].ACLR
rstn_i => ctrl.result[18].ACLR
rstn_i => ctrl.result[19].ACLR
rstn_i => ctrl.result[20].ACLR
rstn_i => ctrl.result[21].ACLR
rstn_i => ctrl.result[22].ACLR
rstn_i => ctrl.result[23].ACLR
rstn_i => ctrl.result[24].ACLR
rstn_i => ctrl.result[25].ACLR
rstn_i => ctrl.result[26].ACLR
rstn_i => ctrl.result[27].ACLR
rstn_i => ctrl.result[28].ACLR
rstn_i => ctrl.result[29].ACLR
rstn_i => ctrl.result[30].ACLR
rstn_i => ctrl.result[31].ACLR
rstn_i => ctrl.result_tmp[0].ACLR
rstn_i => ctrl.result_tmp[1].ACLR
rstn_i => ctrl.result_tmp[2].ACLR
rstn_i => ctrl.result_tmp[3].ACLR
rstn_i => ctrl.result_tmp[4].ACLR
rstn_i => ctrl.result_tmp[5].ACLR
rstn_i => ctrl.result_tmp[6].ACLR
rstn_i => ctrl.result_tmp[7].ACLR
rstn_i => ctrl.result_tmp[8].ACLR
rstn_i => ctrl.result_tmp[9].ACLR
rstn_i => ctrl.result_tmp[10].ACLR
rstn_i => ctrl.result_tmp[11].ACLR
rstn_i => ctrl.result_tmp[12].ACLR
rstn_i => ctrl.result_tmp[13].ACLR
rstn_i => ctrl.result_tmp[14].ACLR
rstn_i => ctrl.result_tmp[15].ACLR
rstn_i => ctrl.result_tmp[16].ACLR
rstn_i => ctrl.result_tmp[17].ACLR
rstn_i => ctrl.result_tmp[18].ACLR
rstn_i => ctrl.result_tmp[19].ACLR
rstn_i => ctrl.result_tmp[20].ACLR
rstn_i => ctrl.result_tmp[21].ACLR
rstn_i => ctrl.result_tmp[22].ACLR
rstn_i => ctrl.result_tmp[23].ACLR
rstn_i => ctrl.result_tmp[24].ACLR
rstn_i => ctrl.result_tmp[25].ACLR
rstn_i => ctrl.result_tmp[26].ACLR
rstn_i => ctrl.result_tmp[27].ACLR
rstn_i => ctrl.result_tmp[28].ACLR
rstn_i => ctrl.result_tmp[29].ACLR
rstn_i => ctrl.result_tmp[30].ACLR
rstn_i => ctrl.result_tmp[31].ACLR
rstn_i => ctrl.under.ACLR
rstn_i => ctrl.over.ACLR
rstn_i => ctrl.rounded.ACLR
rstn_i => ctrl.class[0].ACLR
rstn_i => ctrl.class[2].ACLR
rstn_i => ctrl.class[3].ACLR
rstn_i => ctrl.class[4].ACLR
rstn_i => ctrl.class[5].ACLR
rstn_i => ctrl.class[7].ACLR
rstn_i => ctrl.class[8].ACLR
rstn_i => ctrl.class[9].ACLR
rstn_i => ctrl.sign.ACLR
rstn_i => ctrl.cnt[0].ACLR
rstn_i => ctrl.cnt[1].ACLR
rstn_i => ctrl.cnt[2].ACLR
rstn_i => ctrl.cnt[3].ACLR
rstn_i => ctrl.cnt[4].ACLR
rstn_i => ctrl.cnt[5].ACLR
rstn_i => ctrl.cnt[6].ACLR
rstn_i => ctrl.cnt[7].ACLR
rstn_i => ctrl.unsign.ACLR
rstn_i => ctrl.state~3.DATAIN
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
start_i => sreg.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
rmode_i[0] => Mux0.IN9
rmode_i[1] => Mux0.IN8
rmode_i[2] => Mux0.IN7
funct_i => ctrl.unsign.DATAIN
sign_i => ctrl.DATAB
sign_i => round.OUTPUTSELECT
sign_i => round.OUTPUTSELECT
exponent_i[0] => ctrl.DATAB
exponent_i[1] => ctrl.DATAB
exponent_i[2] => ctrl.DATAB
exponent_i[3] => ctrl.DATAB
exponent_i[4] => ctrl.DATAB
exponent_i[5] => ctrl.DATAB
exponent_i[6] => ctrl.DATAB
exponent_i[7] => ctrl.DATAB
mantissa_i[0] => sreg.DATAB
mantissa_i[0] => Equal3.IN22
mantissa_i[1] => sreg.DATAB
mantissa_i[1] => Equal3.IN21
mantissa_i[2] => sreg.DATAB
mantissa_i[2] => Equal3.IN20
mantissa_i[3] => sreg.DATAB
mantissa_i[3] => Equal3.IN19
mantissa_i[4] => sreg.DATAB
mantissa_i[4] => Equal3.IN18
mantissa_i[5] => sreg.DATAB
mantissa_i[5] => Equal3.IN17
mantissa_i[6] => sreg.DATAB
mantissa_i[6] => Equal3.IN16
mantissa_i[7] => sreg.DATAB
mantissa_i[7] => Equal3.IN15
mantissa_i[8] => sreg.DATAB
mantissa_i[8] => Equal3.IN14
mantissa_i[9] => sreg.DATAB
mantissa_i[9] => Equal3.IN13
mantissa_i[10] => sreg.DATAB
mantissa_i[10] => Equal3.IN12
mantissa_i[11] => sreg.DATAB
mantissa_i[11] => Equal3.IN11
mantissa_i[12] => sreg.DATAB
mantissa_i[12] => Equal3.IN10
mantissa_i[13] => sreg.DATAB
mantissa_i[13] => Equal3.IN9
mantissa_i[14] => sreg.DATAB
mantissa_i[14] => Equal3.IN8
mantissa_i[15] => sreg.DATAB
mantissa_i[15] => Equal3.IN7
mantissa_i[16] => sreg.DATAB
mantissa_i[16] => Equal3.IN6
mantissa_i[17] => sreg.DATAB
mantissa_i[17] => Equal3.IN5
mantissa_i[18] => sreg.DATAB
mantissa_i[18] => Equal3.IN4
mantissa_i[19] => sreg.DATAB
mantissa_i[19] => Equal3.IN3
mantissa_i[20] => sreg.DATAB
mantissa_i[20] => Equal3.IN2
mantissa_i[21] => sreg.DATAB
mantissa_i[21] => Equal3.IN1
mantissa_i[22] => sreg.DATAB
mantissa_i[22] => Equal3.IN0
class_i[0] => ctrl.DATAB
class_i[1] => ~NO_FANOUT~
class_i[2] => ctrl.DATAB
class_i[3] => ctrl.DATAB
class_i[4] => ctrl.DATAB
class_i[5] => ctrl.DATAB
class_i[6] => ~NO_FANOUT~
class_i[7] => ctrl.DATAB
class_i[8] => ctrl.DATAB
class_i[9] => ctrl.DATAB
result_o[0] <= ctrl.result[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= ctrl.result[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= ctrl.result[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= ctrl.result[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= ctrl.result[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= ctrl.result[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= ctrl.result[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= ctrl.result[7].DB_MAX_OUTPUT_PORT_TYPE
result_o[8] <= ctrl.result[8].DB_MAX_OUTPUT_PORT_TYPE
result_o[9] <= ctrl.result[9].DB_MAX_OUTPUT_PORT_TYPE
result_o[10] <= ctrl.result[10].DB_MAX_OUTPUT_PORT_TYPE
result_o[11] <= ctrl.result[11].DB_MAX_OUTPUT_PORT_TYPE
result_o[12] <= ctrl.result[12].DB_MAX_OUTPUT_PORT_TYPE
result_o[13] <= ctrl.result[13].DB_MAX_OUTPUT_PORT_TYPE
result_o[14] <= ctrl.result[14].DB_MAX_OUTPUT_PORT_TYPE
result_o[15] <= ctrl.result[15].DB_MAX_OUTPUT_PORT_TYPE
result_o[16] <= ctrl.result[16].DB_MAX_OUTPUT_PORT_TYPE
result_o[17] <= ctrl.result[17].DB_MAX_OUTPUT_PORT_TYPE
result_o[18] <= ctrl.result[18].DB_MAX_OUTPUT_PORT_TYPE
result_o[19] <= ctrl.result[19].DB_MAX_OUTPUT_PORT_TYPE
result_o[20] <= ctrl.result[20].DB_MAX_OUTPUT_PORT_TYPE
result_o[21] <= ctrl.result[21].DB_MAX_OUTPUT_PORT_TYPE
result_o[22] <= ctrl.result[22].DB_MAX_OUTPUT_PORT_TYPE
result_o[23] <= ctrl.result[23].DB_MAX_OUTPUT_PORT_TYPE
result_o[24] <= ctrl.result[24].DB_MAX_OUTPUT_PORT_TYPE
result_o[25] <= ctrl.result[25].DB_MAX_OUTPUT_PORT_TYPE
result_o[26] <= ctrl.result[26].DB_MAX_OUTPUT_PORT_TYPE
result_o[27] <= ctrl.result[27].DB_MAX_OUTPUT_PORT_TYPE
result_o[28] <= ctrl.result[28].DB_MAX_OUTPUT_PORT_TYPE
result_o[29] <= ctrl.result[29].DB_MAX_OUTPUT_PORT_TYPE
result_o[30] <= ctrl.result[30].DB_MAX_OUTPUT_PORT_TYPE
result_o[31] <= ctrl.result[31].DB_MAX_OUTPUT_PORT_TYPE
flags_o[0] <= ctrl.flags[0].DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= <GND>
flags_o[2] <= <GND>
flags_o[3] <= <GND>
flags_o[4] <= ctrl.flags[4].DB_MAX_OUTPUT_PORT_TYPE
done_o <= done_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst
clk_i => done_o~reg0.CLK
clk_i => sreg.ext_s.CLK
clk_i => sreg.ext_r.CLK
clk_i => sreg.ext_g.CLK
clk_i => sreg.lower[0].CLK
clk_i => sreg.lower[1].CLK
clk_i => sreg.lower[2].CLK
clk_i => sreg.lower[3].CLK
clk_i => sreg.lower[4].CLK
clk_i => sreg.lower[5].CLK
clk_i => sreg.lower[6].CLK
clk_i => sreg.lower[7].CLK
clk_i => sreg.lower[8].CLK
clk_i => sreg.lower[9].CLK
clk_i => sreg.lower[10].CLK
clk_i => sreg.lower[11].CLK
clk_i => sreg.lower[12].CLK
clk_i => sreg.lower[13].CLK
clk_i => sreg.lower[14].CLK
clk_i => sreg.lower[15].CLK
clk_i => sreg.lower[16].CLK
clk_i => sreg.lower[17].CLK
clk_i => sreg.lower[18].CLK
clk_i => sreg.lower[19].CLK
clk_i => sreg.lower[20].CLK
clk_i => sreg.lower[21].CLK
clk_i => sreg.lower[22].CLK
clk_i => sreg.upper[0].CLK
clk_i => sreg.upper[1].CLK
clk_i => sreg.upper[2].CLK
clk_i => sreg.upper[3].CLK
clk_i => sreg.upper[4].CLK
clk_i => sreg.upper[5].CLK
clk_i => sreg.upper[6].CLK
clk_i => sreg.upper[7].CLK
clk_i => sreg.upper[8].CLK
clk_i => sreg.upper[9].CLK
clk_i => sreg.upper[10].CLK
clk_i => sreg.upper[11].CLK
clk_i => sreg.upper[12].CLK
clk_i => sreg.upper[13].CLK
clk_i => sreg.upper[14].CLK
clk_i => sreg.upper[15].CLK
clk_i => sreg.upper[16].CLK
clk_i => sreg.upper[17].CLK
clk_i => sreg.upper[18].CLK
clk_i => sreg.upper[19].CLK
clk_i => sreg.upper[20].CLK
clk_i => sreg.upper[21].CLK
clk_i => sreg.upper[22].CLK
clk_i => sreg.upper[23].CLK
clk_i => sreg.upper[24].CLK
clk_i => sreg.upper[25].CLK
clk_i => sreg.upper[26].CLK
clk_i => sreg.upper[27].CLK
clk_i => sreg.upper[28].CLK
clk_i => sreg.upper[29].CLK
clk_i => sreg.upper[30].CLK
clk_i => sreg.upper[31].CLK
clk_i => sreg.dir.CLK
clk_i => ctrl.flags[0].CLK
clk_i => ctrl.flags[1].CLK
clk_i => ctrl.flags[2].CLK
clk_i => ctrl.flags[3].CLK
clk_i => ctrl.flags[4].CLK
clk_i => ctrl.class[0].CLK
clk_i => ctrl.class[2].CLK
clk_i => ctrl.class[3].CLK
clk_i => ctrl.class[4].CLK
clk_i => ctrl.class[5].CLK
clk_i => ctrl.class[7].CLK
clk_i => ctrl.class[8].CLK
clk_i => ctrl.class[9].CLK
clk_i => ctrl.res_man[0].CLK
clk_i => ctrl.res_man[1].CLK
clk_i => ctrl.res_man[2].CLK
clk_i => ctrl.res_man[3].CLK
clk_i => ctrl.res_man[4].CLK
clk_i => ctrl.res_man[5].CLK
clk_i => ctrl.res_man[6].CLK
clk_i => ctrl.res_man[7].CLK
clk_i => ctrl.res_man[8].CLK
clk_i => ctrl.res_man[9].CLK
clk_i => ctrl.res_man[10].CLK
clk_i => ctrl.res_man[11].CLK
clk_i => ctrl.res_man[12].CLK
clk_i => ctrl.res_man[13].CLK
clk_i => ctrl.res_man[14].CLK
clk_i => ctrl.res_man[15].CLK
clk_i => ctrl.res_man[16].CLK
clk_i => ctrl.res_man[17].CLK
clk_i => ctrl.res_man[18].CLK
clk_i => ctrl.res_man[19].CLK
clk_i => ctrl.res_man[20].CLK
clk_i => ctrl.res_man[21].CLK
clk_i => ctrl.res_man[22].CLK
clk_i => ctrl.res_exp[0].CLK
clk_i => ctrl.res_exp[1].CLK
clk_i => ctrl.res_exp[2].CLK
clk_i => ctrl.res_exp[3].CLK
clk_i => ctrl.res_exp[4].CLK
clk_i => ctrl.res_exp[5].CLK
clk_i => ctrl.res_exp[6].CLK
clk_i => ctrl.res_exp[7].CLK
clk_i => ctrl.res_sgn.CLK
clk_i => ctrl.rounded.CLK
clk_i => ctrl.cnt_uf.CLK
clk_i => ctrl.cnt_of.CLK
clk_i => ctrl.cnt_pre[7].CLK
clk_i => ctrl.cnt_pre[8].CLK
clk_i => ctrl.cnt[0].CLK
clk_i => ctrl.cnt[1].CLK
clk_i => ctrl.cnt[2].CLK
clk_i => ctrl.cnt[3].CLK
clk_i => ctrl.cnt[4].CLK
clk_i => ctrl.cnt[5].CLK
clk_i => ctrl.cnt[6].CLK
clk_i => ctrl.cnt[7].CLK
clk_i => ctrl.cnt[8].CLK
clk_i => ctrl.norm_r.CLK
clk_i => ctrl.state~1.DATAIN
rstn_i => done_o~reg0.ACLR
rstn_i => sreg.ext_s.ACLR
rstn_i => sreg.ext_r.ACLR
rstn_i => sreg.ext_g.ACLR
rstn_i => sreg.lower[0].ACLR
rstn_i => sreg.lower[1].ACLR
rstn_i => sreg.lower[2].ACLR
rstn_i => sreg.lower[3].ACLR
rstn_i => sreg.lower[4].ACLR
rstn_i => sreg.lower[5].ACLR
rstn_i => sreg.lower[6].ACLR
rstn_i => sreg.lower[7].ACLR
rstn_i => sreg.lower[8].ACLR
rstn_i => sreg.lower[9].ACLR
rstn_i => sreg.lower[10].ACLR
rstn_i => sreg.lower[11].ACLR
rstn_i => sreg.lower[12].ACLR
rstn_i => sreg.lower[13].ACLR
rstn_i => sreg.lower[14].ACLR
rstn_i => sreg.lower[15].ACLR
rstn_i => sreg.lower[16].ACLR
rstn_i => sreg.lower[17].ACLR
rstn_i => sreg.lower[18].ACLR
rstn_i => sreg.lower[19].ACLR
rstn_i => sreg.lower[20].ACLR
rstn_i => sreg.lower[21].ACLR
rstn_i => sreg.lower[22].ACLR
rstn_i => sreg.upper[0].ACLR
rstn_i => sreg.upper[1].ACLR
rstn_i => sreg.upper[2].ACLR
rstn_i => sreg.upper[3].ACLR
rstn_i => sreg.upper[4].ACLR
rstn_i => sreg.upper[5].ACLR
rstn_i => sreg.upper[6].ACLR
rstn_i => sreg.upper[7].ACLR
rstn_i => sreg.upper[8].ACLR
rstn_i => sreg.upper[9].ACLR
rstn_i => sreg.upper[10].ACLR
rstn_i => sreg.upper[11].ACLR
rstn_i => sreg.upper[12].ACLR
rstn_i => sreg.upper[13].ACLR
rstn_i => sreg.upper[14].ACLR
rstn_i => sreg.upper[15].ACLR
rstn_i => sreg.upper[16].ACLR
rstn_i => sreg.upper[17].ACLR
rstn_i => sreg.upper[18].ACLR
rstn_i => sreg.upper[19].ACLR
rstn_i => sreg.upper[20].ACLR
rstn_i => sreg.upper[21].ACLR
rstn_i => sreg.upper[22].ACLR
rstn_i => sreg.upper[23].ACLR
rstn_i => sreg.upper[24].ACLR
rstn_i => sreg.upper[25].ACLR
rstn_i => sreg.upper[26].ACLR
rstn_i => sreg.upper[27].ACLR
rstn_i => sreg.upper[28].ACLR
rstn_i => sreg.upper[29].ACLR
rstn_i => sreg.upper[30].ACLR
rstn_i => sreg.upper[31].ACLR
rstn_i => sreg.dir.ACLR
rstn_i => ctrl.flags[0].ACLR
rstn_i => ctrl.flags[1].ACLR
rstn_i => ctrl.flags[2].ACLR
rstn_i => ctrl.flags[3].ACLR
rstn_i => ctrl.flags[4].ACLR
rstn_i => ctrl.class[0].ACLR
rstn_i => ctrl.class[2].ACLR
rstn_i => ctrl.class[3].ACLR
rstn_i => ctrl.class[4].ACLR
rstn_i => ctrl.class[5].ACLR
rstn_i => ctrl.class[7].ACLR
rstn_i => ctrl.class[8].ACLR
rstn_i => ctrl.class[9].ACLR
rstn_i => ctrl.res_man[0].ACLR
rstn_i => ctrl.res_man[1].ACLR
rstn_i => ctrl.res_man[2].ACLR
rstn_i => ctrl.res_man[3].ACLR
rstn_i => ctrl.res_man[4].ACLR
rstn_i => ctrl.res_man[5].ACLR
rstn_i => ctrl.res_man[6].ACLR
rstn_i => ctrl.res_man[7].ACLR
rstn_i => ctrl.res_man[8].ACLR
rstn_i => ctrl.res_man[9].ACLR
rstn_i => ctrl.res_man[10].ACLR
rstn_i => ctrl.res_man[11].ACLR
rstn_i => ctrl.res_man[12].ACLR
rstn_i => ctrl.res_man[13].ACLR
rstn_i => ctrl.res_man[14].ACLR
rstn_i => ctrl.res_man[15].ACLR
rstn_i => ctrl.res_man[16].ACLR
rstn_i => ctrl.res_man[17].ACLR
rstn_i => ctrl.res_man[18].ACLR
rstn_i => ctrl.res_man[19].ACLR
rstn_i => ctrl.res_man[20].ACLR
rstn_i => ctrl.res_man[21].ACLR
rstn_i => ctrl.res_man[22].ACLR
rstn_i => ctrl.res_exp[0].ACLR
rstn_i => ctrl.res_exp[1].ACLR
rstn_i => ctrl.res_exp[2].ACLR
rstn_i => ctrl.res_exp[3].ACLR
rstn_i => ctrl.res_exp[4].ACLR
rstn_i => ctrl.res_exp[5].ACLR
rstn_i => ctrl.res_exp[6].ACLR
rstn_i => ctrl.res_exp[7].ACLR
rstn_i => ctrl.res_sgn.ACLR
rstn_i => ctrl.rounded.ACLR
rstn_i => ctrl.cnt_uf.ACLR
rstn_i => ctrl.cnt_of.ACLR
rstn_i => ctrl.cnt_pre[7].ACLR
rstn_i => ctrl.cnt_pre[8].ACLR
rstn_i => ctrl.cnt[0].ACLR
rstn_i => ctrl.cnt[1].ACLR
rstn_i => ctrl.cnt[2].ACLR
rstn_i => ctrl.cnt[3].ACLR
rstn_i => ctrl.cnt[4].ACLR
rstn_i => ctrl.cnt[5].ACLR
rstn_i => ctrl.cnt[6].ACLR
rstn_i => ctrl.cnt[7].ACLR
rstn_i => ctrl.cnt[8].ACLR
rstn_i => ctrl.norm_r.ACLR
rstn_i => ctrl.state~3.DATAIN
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
start_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
abort_i => ctrl.OUTPUTSELECT
rmode_i[0] => Mux0.IN9
rmode_i[0] => Equal7.IN0
rmode_i[0] => Equal8.IN2
rmode_i[0] => Equal9.IN1
rmode_i[1] => Mux0.IN8
rmode_i[1] => Equal7.IN2
rmode_i[1] => Equal8.IN0
rmode_i[1] => Equal9.IN0
rmode_i[2] => Mux0.IN7
rmode_i[2] => Equal7.IN1
rmode_i[2] => Equal8.IN1
rmode_i[2] => Equal9.IN2
funct_i => ctrl.DATAB
funct_i => ctrl.DATAB
sign_i => ctrl.DATAB
sign_i => ctrl_engine.IN1
sign_i => round.OUTPUTSELECT
sign_i => round.OUTPUTSELECT
sign_i => ctrl_engine.IN1
exponent_i[0] => ctrl.DATAB
exponent_i[1] => ctrl.DATAB
exponent_i[2] => ctrl.DATAB
exponent_i[3] => ctrl.DATAB
exponent_i[4] => ctrl.DATAB
exponent_i[5] => ctrl.DATAB
exponent_i[6] => ctrl.DATAB
exponent_i[7] => ctrl.DATAB
exponent_i[8] => ctrl.DATAB
mantissa_i[0] => tmp_v.IN1
mantissa_i[0] => Equal4.IN95
mantissa_i[1] => tmp_v.IN1
mantissa_i[1] => Equal4.IN94
mantissa_i[2] => tmp_v.IN1
mantissa_i[2] => Equal4.IN93
mantissa_i[3] => tmp_v.IN1
mantissa_i[3] => Equal4.IN92
mantissa_i[4] => tmp_v.IN1
mantissa_i[4] => Equal4.IN91
mantissa_i[5] => tmp_v.IN1
mantissa_i[5] => Equal4.IN90
mantissa_i[6] => tmp_v.IN1
mantissa_i[6] => Equal4.IN89
mantissa_i[7] => tmp_v.IN1
mantissa_i[7] => Equal4.IN88
mantissa_i[8] => tmp_v.IN1
mantissa_i[8] => Equal4.IN87
mantissa_i[9] => tmp_v.IN1
mantissa_i[9] => Equal4.IN86
mantissa_i[10] => tmp_v.IN1
mantissa_i[10] => Equal4.IN85
mantissa_i[11] => tmp_v.IN1
mantissa_i[11] => Equal4.IN84
mantissa_i[12] => tmp_v.IN1
mantissa_i[12] => Equal4.IN83
mantissa_i[13] => tmp_v.IN1
mantissa_i[13] => Equal4.IN82
mantissa_i[14] => tmp_v.IN1
mantissa_i[14] => Equal4.IN81
mantissa_i[15] => tmp_v.IN1
mantissa_i[15] => Equal4.IN80
mantissa_i[16] => tmp_v.IN1
mantissa_i[16] => Equal4.IN79
mantissa_i[17] => tmp_v.IN1
mantissa_i[17] => Equal4.IN78
mantissa_i[18] => tmp_v.IN1
mantissa_i[18] => Equal4.IN77
mantissa_i[19] => tmp_v.IN0
mantissa_i[19] => Equal4.IN76
mantissa_i[20] => tmp_v.IN1
mantissa_i[20] => Equal4.IN75
mantissa_i[21] => Equal4.IN74
mantissa_i[21] => Selector83.IN4
mantissa_i[22] => Equal4.IN73
mantissa_i[22] => Selector82.IN4
mantissa_i[23] => Equal4.IN72
mantissa_i[23] => Selector81.IN3
mantissa_i[24] => Equal4.IN71
mantissa_i[24] => Selector80.IN3
mantissa_i[25] => Equal4.IN70
mantissa_i[25] => Selector79.IN3
mantissa_i[26] => Equal4.IN69
mantissa_i[26] => Selector78.IN3
mantissa_i[27] => Equal4.IN68
mantissa_i[27] => Selector77.IN3
mantissa_i[28] => Equal4.IN67
mantissa_i[28] => Selector76.IN3
mantissa_i[29] => Equal4.IN66
mantissa_i[29] => Selector75.IN3
mantissa_i[30] => Equal4.IN65
mantissa_i[30] => Selector74.IN3
mantissa_i[31] => Equal4.IN64
mantissa_i[31] => Selector73.IN3
mantissa_i[32] => Equal4.IN63
mantissa_i[32] => Selector72.IN3
mantissa_i[33] => Equal4.IN62
mantissa_i[33] => Selector71.IN3
mantissa_i[34] => Equal4.IN61
mantissa_i[34] => Selector70.IN3
mantissa_i[35] => Equal4.IN60
mantissa_i[35] => Selector69.IN3
mantissa_i[36] => Equal4.IN59
mantissa_i[36] => Selector68.IN3
mantissa_i[37] => Equal4.IN58
mantissa_i[37] => Selector67.IN3
mantissa_i[38] => Equal4.IN57
mantissa_i[38] => Selector66.IN3
mantissa_i[39] => Equal4.IN56
mantissa_i[39] => Selector65.IN3
mantissa_i[40] => Equal4.IN55
mantissa_i[40] => Selector64.IN3
mantissa_i[41] => Equal4.IN54
mantissa_i[41] => Selector63.IN3
mantissa_i[42] => Equal4.IN53
mantissa_i[42] => Selector62.IN3
mantissa_i[43] => Equal4.IN52
mantissa_i[43] => Selector61.IN3
mantissa_i[44] => Equal4.IN51
mantissa_i[44] => Selector60.IN3
mantissa_i[45] => Equal4.IN50
mantissa_i[45] => Selector59.IN3
mantissa_i[46] => Equal4.IN49
mantissa_i[46] => Selector58.IN2
mantissa_i[47] => Equal4.IN48
mantissa_i[47] => Selector57.IN2
integer_i[0] => Selector58.IN3
integer_i[1] => Selector57.IN3
integer_i[2] => Selector56.IN4
integer_i[3] => Selector55.IN4
integer_i[4] => Selector54.IN4
integer_i[5] => Selector53.IN4
integer_i[6] => Selector52.IN4
integer_i[7] => Selector51.IN4
integer_i[8] => Selector50.IN4
integer_i[9] => Selector49.IN4
integer_i[10] => Selector48.IN4
integer_i[11] => Selector47.IN4
integer_i[12] => Selector46.IN4
integer_i[13] => Selector45.IN4
integer_i[14] => Selector44.IN4
integer_i[15] => Selector43.IN4
integer_i[16] => Selector42.IN4
integer_i[17] => Selector41.IN4
integer_i[18] => Selector40.IN4
integer_i[19] => Selector39.IN4
integer_i[20] => Selector38.IN4
integer_i[21] => Selector37.IN4
integer_i[22] => Selector36.IN4
integer_i[23] => Selector35.IN4
integer_i[24] => Selector34.IN4
integer_i[25] => Selector33.IN4
integer_i[26] => Selector32.IN4
integer_i[27] => Selector31.IN4
integer_i[28] => Selector30.IN4
integer_i[29] => Selector29.IN4
integer_i[30] => Selector28.IN4
integer_i[31] => Selector27.IN4
class_i[0] => ctrl.DATAB
class_i[1] => ~NO_FANOUT~
class_i[2] => ctrl.OUTPUTSELECT
class_i[3] => ctrl.DATAA
class_i[4] => ctrl.DATAA
class_i[5] => ctrl.OUTPUTSELECT
class_i[6] => ~NO_FANOUT~
class_i[7] => ctrl.DATAB
class_i[8] => ctrl.DATAB
class_i[9] => ctrl.DATAB
flags_i[0] => ctrl.DATAB
flags_i[1] => ctrl.DATAB
flags_i[2] => ctrl.DATAB
flags_i[3] => ctrl.DATAB
flags_i[4] => ctrl.DATAB
result_o[0] <= ctrl.res_man[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= ctrl.res_man[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= ctrl.res_man[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= ctrl.res_man[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= ctrl.res_man[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= ctrl.res_man[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= ctrl.res_man[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= ctrl.res_man[7].DB_MAX_OUTPUT_PORT_TYPE
result_o[8] <= ctrl.res_man[8].DB_MAX_OUTPUT_PORT_TYPE
result_o[9] <= ctrl.res_man[9].DB_MAX_OUTPUT_PORT_TYPE
result_o[10] <= ctrl.res_man[10].DB_MAX_OUTPUT_PORT_TYPE
result_o[11] <= ctrl.res_man[11].DB_MAX_OUTPUT_PORT_TYPE
result_o[12] <= ctrl.res_man[12].DB_MAX_OUTPUT_PORT_TYPE
result_o[13] <= ctrl.res_man[13].DB_MAX_OUTPUT_PORT_TYPE
result_o[14] <= ctrl.res_man[14].DB_MAX_OUTPUT_PORT_TYPE
result_o[15] <= ctrl.res_man[15].DB_MAX_OUTPUT_PORT_TYPE
result_o[16] <= ctrl.res_man[16].DB_MAX_OUTPUT_PORT_TYPE
result_o[17] <= ctrl.res_man[17].DB_MAX_OUTPUT_PORT_TYPE
result_o[18] <= ctrl.res_man[18].DB_MAX_OUTPUT_PORT_TYPE
result_o[19] <= ctrl.res_man[19].DB_MAX_OUTPUT_PORT_TYPE
result_o[20] <= ctrl.res_man[20].DB_MAX_OUTPUT_PORT_TYPE
result_o[21] <= ctrl.res_man[21].DB_MAX_OUTPUT_PORT_TYPE
result_o[22] <= ctrl.res_man[22].DB_MAX_OUTPUT_PORT_TYPE
result_o[23] <= ctrl.res_exp[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[24] <= ctrl.res_exp[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[25] <= ctrl.res_exp[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[26] <= ctrl.res_exp[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[27] <= ctrl.res_exp[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[28] <= ctrl.res_exp[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[29] <= ctrl.res_exp[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[30] <= ctrl.res_exp[7].DB_MAX_OUTPUT_PORT_TYPE
result_o[31] <= ctrl.res_sgn.DB_MAX_OUTPUT_PORT_TYPE
flags_o[0] <= ctrl.flags[0].DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= ctrl.flags[1].DB_MAX_OUTPUT_PORT_TYPE
flags_o[2] <= ctrl.flags[2].DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= ctrl.flags[3].DB_MAX_OUTPUT_PORT_TYPE
flags_o[4] <= ctrl.flags[4].DB_MAX_OUTPUT_PORT_TYPE
done_o <= done_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst
clk_i => arbiter_req.CLK
clk_i => arbiter_err.CLK
clk_i => rdata_o[0]~reg0.CLK
clk_i => rdata_o[1]~reg0.CLK
clk_i => rdata_o[2]~reg0.CLK
clk_i => rdata_o[3]~reg0.CLK
clk_i => rdata_o[4]~reg0.CLK
clk_i => rdata_o[5]~reg0.CLK
clk_i => rdata_o[6]~reg0.CLK
clk_i => rdata_o[7]~reg0.CLK
clk_i => rdata_o[8]~reg0.CLK
clk_i => rdata_o[9]~reg0.CLK
clk_i => rdata_o[10]~reg0.CLK
clk_i => rdata_o[11]~reg0.CLK
clk_i => rdata_o[12]~reg0.CLK
clk_i => rdata_o[13]~reg0.CLK
clk_i => rdata_o[14]~reg0.CLK
clk_i => rdata_o[15]~reg0.CLK
clk_i => rdata_o[16]~reg0.CLK
clk_i => rdata_o[17]~reg0.CLK
clk_i => rdata_o[18]~reg0.CLK
clk_i => rdata_o[19]~reg0.CLK
clk_i => rdata_o[20]~reg0.CLK
clk_i => rdata_o[21]~reg0.CLK
clk_i => rdata_o[22]~reg0.CLK
clk_i => rdata_o[23]~reg0.CLK
clk_i => rdata_o[24]~reg0.CLK
clk_i => rdata_o[25]~reg0.CLK
clk_i => rdata_o[26]~reg0.CLK
clk_i => rdata_o[27]~reg0.CLK
clk_i => rdata_o[28]~reg0.CLK
clk_i => rdata_o[29]~reg0.CLK
clk_i => rdata_o[30]~reg0.CLK
clk_i => rdata_o[31]~reg0.CLK
clk_i => bus_req_o.ben[0]~reg0.CLK
clk_i => bus_req_o.ben[1]~reg0.CLK
clk_i => bus_req_o.ben[2]~reg0.CLK
clk_i => bus_req_o.ben[3]~reg0.CLK
clk_i => bus_req_o.data[0]~reg0.CLK
clk_i => bus_req_o.data[1]~reg0.CLK
clk_i => bus_req_o.data[2]~reg0.CLK
clk_i => bus_req_o.data[3]~reg0.CLK
clk_i => bus_req_o.data[4]~reg0.CLK
clk_i => bus_req_o.data[5]~reg0.CLK
clk_i => bus_req_o.data[6]~reg0.CLK
clk_i => bus_req_o.data[7]~reg0.CLK
clk_i => bus_req_o.data[8]~reg0.CLK
clk_i => bus_req_o.data[9]~reg0.CLK
clk_i => bus_req_o.data[10]~reg0.CLK
clk_i => bus_req_o.data[11]~reg0.CLK
clk_i => bus_req_o.data[12]~reg0.CLK
clk_i => bus_req_o.data[13]~reg0.CLK
clk_i => bus_req_o.data[14]~reg0.CLK
clk_i => bus_req_o.data[15]~reg0.CLK
clk_i => bus_req_o.data[16]~reg0.CLK
clk_i => bus_req_o.data[17]~reg0.CLK
clk_i => bus_req_o.data[18]~reg0.CLK
clk_i => bus_req_o.data[19]~reg0.CLK
clk_i => bus_req_o.data[20]~reg0.CLK
clk_i => bus_req_o.data[21]~reg0.CLK
clk_i => bus_req_o.data[22]~reg0.CLK
clk_i => bus_req_o.data[23]~reg0.CLK
clk_i => bus_req_o.data[24]~reg0.CLK
clk_i => bus_req_o.data[25]~reg0.CLK
clk_i => bus_req_o.data[26]~reg0.CLK
clk_i => bus_req_o.data[27]~reg0.CLK
clk_i => bus_req_o.data[28]~reg0.CLK
clk_i => bus_req_o.data[29]~reg0.CLK
clk_i => bus_req_o.data[30]~reg0.CLK
clk_i => bus_req_o.data[31]~reg0.CLK
clk_i => bus_req_o.rvso~reg0.CLK
clk_i => bus_req_o.priv~reg0.CLK
clk_i => bus_req_o.rw~reg0.CLK
clk_i => misaligned.CLK
clk_i => mar[0].CLK
clk_i => mar[1].CLK
clk_i => mar[2].CLK
clk_i => mar[3].CLK
clk_i => mar[4].CLK
clk_i => mar[5].CLK
clk_i => mar[6].CLK
clk_i => mar[7].CLK
clk_i => mar[8].CLK
clk_i => mar[9].CLK
clk_i => mar[10].CLK
clk_i => mar[11].CLK
clk_i => mar[12].CLK
clk_i => mar[13].CLK
clk_i => mar[14].CLK
clk_i => mar[15].CLK
clk_i => mar[16].CLK
clk_i => mar[17].CLK
clk_i => mar[18].CLK
clk_i => mar[19].CLK
clk_i => mar[20].CLK
clk_i => mar[21].CLK
clk_i => mar[22].CLK
clk_i => mar[23].CLK
clk_i => mar[24].CLK
clk_i => mar[25].CLK
clk_i => mar[26].CLK
clk_i => mar[27].CLK
clk_i => mar[28].CLK
clk_i => mar[29].CLK
clk_i => mar[30].CLK
clk_i => mar[31].CLK
rstn_i => rdata_o[0]~reg0.ACLR
rstn_i => rdata_o[1]~reg0.ACLR
rstn_i => rdata_o[2]~reg0.ACLR
rstn_i => rdata_o[3]~reg0.ACLR
rstn_i => rdata_o[4]~reg0.ACLR
rstn_i => rdata_o[5]~reg0.ACLR
rstn_i => rdata_o[6]~reg0.ACLR
rstn_i => rdata_o[7]~reg0.ACLR
rstn_i => rdata_o[8]~reg0.ACLR
rstn_i => rdata_o[9]~reg0.ACLR
rstn_i => rdata_o[10]~reg0.ACLR
rstn_i => rdata_o[11]~reg0.ACLR
rstn_i => rdata_o[12]~reg0.ACLR
rstn_i => rdata_o[13]~reg0.ACLR
rstn_i => rdata_o[14]~reg0.ACLR
rstn_i => rdata_o[15]~reg0.ACLR
rstn_i => rdata_o[16]~reg0.ACLR
rstn_i => rdata_o[17]~reg0.ACLR
rstn_i => rdata_o[18]~reg0.ACLR
rstn_i => rdata_o[19]~reg0.ACLR
rstn_i => rdata_o[20]~reg0.ACLR
rstn_i => rdata_o[21]~reg0.ACLR
rstn_i => rdata_o[22]~reg0.ACLR
rstn_i => rdata_o[23]~reg0.ACLR
rstn_i => rdata_o[24]~reg0.ACLR
rstn_i => rdata_o[25]~reg0.ACLR
rstn_i => rdata_o[26]~reg0.ACLR
rstn_i => rdata_o[27]~reg0.ACLR
rstn_i => rdata_o[28]~reg0.ACLR
rstn_i => rdata_o[29]~reg0.ACLR
rstn_i => rdata_o[30]~reg0.ACLR
rstn_i => rdata_o[31]~reg0.ACLR
rstn_i => misaligned.ACLR
rstn_i => mar[0].ACLR
rstn_i => mar[1].ACLR
rstn_i => mar[2].ACLR
rstn_i => mar[3].ACLR
rstn_i => mar[4].ACLR
rstn_i => mar[5].ACLR
rstn_i => mar[6].ACLR
rstn_i => mar[7].ACLR
rstn_i => mar[8].ACLR
rstn_i => mar[9].ACLR
rstn_i => mar[10].ACLR
rstn_i => mar[11].ACLR
rstn_i => mar[12].ACLR
rstn_i => mar[13].ACLR
rstn_i => mar[14].ACLR
rstn_i => mar[15].ACLR
rstn_i => mar[16].ACLR
rstn_i => mar[17].ACLR
rstn_i => mar[18].ACLR
rstn_i => mar[19].ACLR
rstn_i => mar[20].ACLR
rstn_i => mar[21].ACLR
rstn_i => mar[22].ACLR
rstn_i => mar[23].ACLR
rstn_i => mar[24].ACLR
rstn_i => mar[25].ACLR
rstn_i => mar[26].ACLR
rstn_i => mar[27].ACLR
rstn_i => mar[28].ACLR
rstn_i => mar[29].ACLR
rstn_i => mar[30].ACLR
rstn_i => mar[31].ACLR
rstn_i => bus_req_o.ben[0]~reg0.ACLR
rstn_i => bus_req_o.ben[1]~reg0.ACLR
rstn_i => bus_req_o.ben[2]~reg0.ACLR
rstn_i => bus_req_o.ben[3]~reg0.ACLR
rstn_i => bus_req_o.data[0]~reg0.ACLR
rstn_i => bus_req_o.data[1]~reg0.ACLR
rstn_i => bus_req_o.data[2]~reg0.ACLR
rstn_i => bus_req_o.data[3]~reg0.ACLR
rstn_i => bus_req_o.data[4]~reg0.ACLR
rstn_i => bus_req_o.data[5]~reg0.ACLR
rstn_i => bus_req_o.data[6]~reg0.ACLR
rstn_i => bus_req_o.data[7]~reg0.ACLR
rstn_i => bus_req_o.data[8]~reg0.ACLR
rstn_i => bus_req_o.data[9]~reg0.ACLR
rstn_i => bus_req_o.data[10]~reg0.ACLR
rstn_i => bus_req_o.data[11]~reg0.ACLR
rstn_i => bus_req_o.data[12]~reg0.ACLR
rstn_i => bus_req_o.data[13]~reg0.ACLR
rstn_i => bus_req_o.data[14]~reg0.ACLR
rstn_i => bus_req_o.data[15]~reg0.ACLR
rstn_i => bus_req_o.data[16]~reg0.ACLR
rstn_i => bus_req_o.data[17]~reg0.ACLR
rstn_i => bus_req_o.data[18]~reg0.ACLR
rstn_i => bus_req_o.data[19]~reg0.ACLR
rstn_i => bus_req_o.data[20]~reg0.ACLR
rstn_i => bus_req_o.data[21]~reg0.ACLR
rstn_i => bus_req_o.data[22]~reg0.ACLR
rstn_i => bus_req_o.data[23]~reg0.ACLR
rstn_i => bus_req_o.data[24]~reg0.ACLR
rstn_i => bus_req_o.data[25]~reg0.ACLR
rstn_i => bus_req_o.data[26]~reg0.ACLR
rstn_i => bus_req_o.data[27]~reg0.ACLR
rstn_i => bus_req_o.data[28]~reg0.ACLR
rstn_i => bus_req_o.data[29]~reg0.ACLR
rstn_i => bus_req_o.data[30]~reg0.ACLR
rstn_i => bus_req_o.data[31]~reg0.ACLR
rstn_i => bus_req_o.rvso~reg0.ACLR
rstn_i => bus_req_o.priv~reg0.ACLR
rstn_i => bus_req_o.rw~reg0.ACLR
rstn_i => arbiter_req.ACLR
rstn_i => arbiter_err.ACLR
ctrl_i.cpu_debug => ~NO_FANOUT~
ctrl_i.cpu_trap => access_arbiter.IN0
ctrl_i.cpu_sleep => ~NO_FANOUT~
ctrl_i.cpu_priv => ~NO_FANOUT~
ctrl_i.ir_opcode[0] => ~NO_FANOUT~
ctrl_i.ir_opcode[1] => ~NO_FANOUT~
ctrl_i.ir_opcode[2] => ~NO_FANOUT~
ctrl_i.ir_opcode[3] => ~NO_FANOUT~
ctrl_i.ir_opcode[4] => ~NO_FANOUT~
ctrl_i.ir_opcode[5] => ~NO_FANOUT~
ctrl_i.ir_opcode[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[0] => ~NO_FANOUT~
ctrl_i.ir_funct12[1] => ~NO_FANOUT~
ctrl_i.ir_funct12[2] => ~NO_FANOUT~
ctrl_i.ir_funct12[3] => ~NO_FANOUT~
ctrl_i.ir_funct12[4] => ~NO_FANOUT~
ctrl_i.ir_funct12[5] => ~NO_FANOUT~
ctrl_i.ir_funct12[6] => ~NO_FANOUT~
ctrl_i.ir_funct12[7] => ~NO_FANOUT~
ctrl_i.ir_funct12[8] => ~NO_FANOUT~
ctrl_i.ir_funct12[9] => ~NO_FANOUT~
ctrl_i.ir_funct12[10] => ~NO_FANOUT~
ctrl_i.ir_funct12[11] => ~NO_FANOUT~
ctrl_i.ir_funct3[0] => Mux0.IN4
ctrl_i.ir_funct3[0] => Mux1.IN1
ctrl_i.ir_funct3[0] => Mux2.IN1
ctrl_i.ir_funct3[0] => Mux3.IN1
ctrl_i.ir_funct3[0] => Mux4.IN1
ctrl_i.ir_funct3[0] => Mux5.IN1
ctrl_i.ir_funct3[0] => Mux6.IN1
ctrl_i.ir_funct3[0] => Mux7.IN1
ctrl_i.ir_funct3[0] => Mux8.IN1
ctrl_i.ir_funct3[0] => Mux9.IN1
ctrl_i.ir_funct3[0] => Mux10.IN1
ctrl_i.ir_funct3[0] => Mux11.IN1
ctrl_i.ir_funct3[0] => Mux12.IN1
ctrl_i.ir_funct3[0] => Mux13.IN1
ctrl_i.ir_funct3[0] => Mux14.IN1
ctrl_i.ir_funct3[0] => Mux15.IN1
ctrl_i.ir_funct3[0] => Mux16.IN1
ctrl_i.ir_funct3[0] => Mux17.IN4
ctrl_i.ir_funct3[0] => Mux18.IN4
ctrl_i.ir_funct3[0] => Mux19.IN5
ctrl_i.ir_funct3[0] => Mux20.IN5
ctrl_i.ir_funct3[0] => Mux30.IN3
ctrl_i.ir_funct3[0] => Mux31.IN3
ctrl_i.ir_funct3[0] => Mux32.IN3
ctrl_i.ir_funct3[0] => Mux33.IN3
ctrl_i.ir_funct3[0] => Mux34.IN3
ctrl_i.ir_funct3[0] => Mux35.IN3
ctrl_i.ir_funct3[0] => Mux36.IN3
ctrl_i.ir_funct3[0] => Mux37.IN3
ctrl_i.ir_funct3[0] => Mux38.IN3
ctrl_i.ir_funct3[0] => Mux39.IN3
ctrl_i.ir_funct3[0] => Mux40.IN3
ctrl_i.ir_funct3[0] => Mux41.IN3
ctrl_i.ir_funct3[0] => Mux42.IN3
ctrl_i.ir_funct3[0] => Mux43.IN3
ctrl_i.ir_funct3[0] => Mux44.IN3
ctrl_i.ir_funct3[0] => Mux45.IN3
ctrl_i.ir_funct3[0] => Mux46.IN3
ctrl_i.ir_funct3[0] => Mux47.IN3
ctrl_i.ir_funct3[0] => Mux48.IN3
ctrl_i.ir_funct3[0] => Mux49.IN3
ctrl_i.ir_funct3[0] => Mux50.IN3
ctrl_i.ir_funct3[0] => Mux51.IN3
ctrl_i.ir_funct3[0] => Mux52.IN3
ctrl_i.ir_funct3[0] => Mux53.IN3
ctrl_i.ir_funct3[0] => Mux54.IN3
ctrl_i.ir_funct3[0] => Mux55.IN3
ctrl_i.ir_funct3[0] => Mux56.IN3
ctrl_i.ir_funct3[0] => Mux57.IN3
ctrl_i.ir_funct3[0] => Mux58.IN3
ctrl_i.ir_funct3[0] => Mux59.IN3
ctrl_i.ir_funct3[0] => Mux60.IN3
ctrl_i.ir_funct3[0] => Mux61.IN3
ctrl_i.ir_funct3[1] => Mux0.IN3
ctrl_i.ir_funct3[1] => Mux1.IN0
ctrl_i.ir_funct3[1] => Mux2.IN0
ctrl_i.ir_funct3[1] => Mux3.IN0
ctrl_i.ir_funct3[1] => Mux4.IN0
ctrl_i.ir_funct3[1] => Mux5.IN0
ctrl_i.ir_funct3[1] => Mux6.IN0
ctrl_i.ir_funct3[1] => Mux7.IN0
ctrl_i.ir_funct3[1] => Mux8.IN0
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => bus_req_o.OUTPUTSELECT
ctrl_i.ir_funct3[1] => Mux9.IN0
ctrl_i.ir_funct3[1] => Mux10.IN0
ctrl_i.ir_funct3[1] => Mux11.IN0
ctrl_i.ir_funct3[1] => Mux12.IN0
ctrl_i.ir_funct3[1] => Mux13.IN0
ctrl_i.ir_funct3[1] => Mux14.IN0
ctrl_i.ir_funct3[1] => Mux15.IN0
ctrl_i.ir_funct3[1] => Mux16.IN0
ctrl_i.ir_funct3[1] => Mux17.IN3
ctrl_i.ir_funct3[1] => Mux18.IN3
ctrl_i.ir_funct3[1] => Mux19.IN4
ctrl_i.ir_funct3[1] => Mux20.IN4
ctrl_i.ir_funct3[1] => Mux30.IN2
ctrl_i.ir_funct3[1] => Mux31.IN2
ctrl_i.ir_funct3[1] => Mux32.IN2
ctrl_i.ir_funct3[1] => Mux33.IN2
ctrl_i.ir_funct3[1] => Mux34.IN2
ctrl_i.ir_funct3[1] => Mux35.IN2
ctrl_i.ir_funct3[1] => Mux36.IN2
ctrl_i.ir_funct3[1] => Mux37.IN2
ctrl_i.ir_funct3[1] => Mux38.IN2
ctrl_i.ir_funct3[1] => Mux39.IN2
ctrl_i.ir_funct3[1] => Mux40.IN2
ctrl_i.ir_funct3[1] => Mux41.IN2
ctrl_i.ir_funct3[1] => Mux42.IN2
ctrl_i.ir_funct3[1] => Mux43.IN2
ctrl_i.ir_funct3[1] => Mux44.IN2
ctrl_i.ir_funct3[1] => Mux45.IN2
ctrl_i.ir_funct3[1] => Mux46.IN2
ctrl_i.ir_funct3[1] => Mux47.IN2
ctrl_i.ir_funct3[1] => Mux48.IN2
ctrl_i.ir_funct3[1] => Mux49.IN2
ctrl_i.ir_funct3[1] => Mux50.IN2
ctrl_i.ir_funct3[1] => Mux51.IN2
ctrl_i.ir_funct3[1] => Mux52.IN2
ctrl_i.ir_funct3[1] => Mux53.IN2
ctrl_i.ir_funct3[1] => Mux54.IN2
ctrl_i.ir_funct3[1] => Mux55.IN2
ctrl_i.ir_funct3[1] => Mux56.IN2
ctrl_i.ir_funct3[1] => Mux57.IN2
ctrl_i.ir_funct3[1] => Mux58.IN2
ctrl_i.ir_funct3[1] => Mux59.IN2
ctrl_i.ir_funct3[1] => Mux60.IN2
ctrl_i.ir_funct3[1] => Mux61.IN2
ctrl_i.ir_funct3[2] => rdata_o.IN0
ctrl_i.ir_funct3[2] => rdata_o.IN0
ctrl_i.ir_funct3[2] => rdata_o.IN1
ctrl_i.lsu_priv => bus_req_o.priv~reg0.DATAIN
ctrl_i.lsu_fence => bus_req_o.fence.DATAIN
ctrl_i.lsu_mo_we => mar[31].ENA
ctrl_i.lsu_mo_we => mar[30].ENA
ctrl_i.lsu_mo_we => mar[29].ENA
ctrl_i.lsu_mo_we => mar[28].ENA
ctrl_i.lsu_mo_we => mar[27].ENA
ctrl_i.lsu_mo_we => mar[26].ENA
ctrl_i.lsu_mo_we => mar[25].ENA
ctrl_i.lsu_mo_we => mar[24].ENA
ctrl_i.lsu_mo_we => mar[23].ENA
ctrl_i.lsu_mo_we => mar[22].ENA
ctrl_i.lsu_mo_we => mar[21].ENA
ctrl_i.lsu_mo_we => mar[20].ENA
ctrl_i.lsu_mo_we => mar[19].ENA
ctrl_i.lsu_mo_we => mar[18].ENA
ctrl_i.lsu_mo_we => mar[17].ENA
ctrl_i.lsu_mo_we => mar[16].ENA
ctrl_i.lsu_mo_we => mar[15].ENA
ctrl_i.lsu_mo_we => mar[14].ENA
ctrl_i.lsu_mo_we => mar[13].ENA
ctrl_i.lsu_mo_we => mar[12].ENA
ctrl_i.lsu_mo_we => mar[11].ENA
ctrl_i.lsu_mo_we => mar[10].ENA
ctrl_i.lsu_mo_we => mar[9].ENA
ctrl_i.lsu_mo_we => mar[8].ENA
ctrl_i.lsu_mo_we => mar[7].ENA
ctrl_i.lsu_mo_we => mar[6].ENA
ctrl_i.lsu_mo_we => mar[5].ENA
ctrl_i.lsu_mo_we => mar[4].ENA
ctrl_i.lsu_mo_we => mar[3].ENA
ctrl_i.lsu_mo_we => mar[2].ENA
ctrl_i.lsu_mo_we => mar[1].ENA
ctrl_i.lsu_mo_we => mar[0].ENA
ctrl_i.lsu_mo_we => misaligned.ENA
ctrl_i.lsu_mo_we => bus_req_o.rw~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.priv~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.rvso~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[31]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[30]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[29]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[28]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[27]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[26]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[25]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[24]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[23]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[22]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[21]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[20]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[19]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[18]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[17]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[16]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[15]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[14]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[13]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[12]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[11]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[10]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[9]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[8]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[7]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[6]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[5]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[4]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[3]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[2]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[1]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.data[0]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.ben[3]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.ben[2]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.ben[1]~reg0.ENA
ctrl_i.lsu_mo_we => bus_req_o.ben[0]~reg0.ENA
ctrl_i.lsu_rw => ma_store_o.IN1
ctrl_i.lsu_rw => ma_load_o.IN1
ctrl_i.lsu_rw => bus_req_o.rw~reg0.DATAIN
ctrl_i.lsu_req => stb.IN1
ctrl_i.lsu_req => arbiter_req.DATAA
ctrl_i.alu_cp_trig[0] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[1] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[2] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[3] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[4] => ~NO_FANOUT~
ctrl_i.alu_cp_trig[5] => ~NO_FANOUT~
ctrl_i.alu_unsigned => ~NO_FANOUT~
ctrl_i.alu_opb_mux => ~NO_FANOUT~
ctrl_i.alu_opa_mux => ~NO_FANOUT~
ctrl_i.alu_sub => ~NO_FANOUT~
ctrl_i.alu_op[0] => ~NO_FANOUT~
ctrl_i.alu_op[1] => ~NO_FANOUT~
ctrl_i.alu_op[2] => ~NO_FANOUT~
ctrl_i.rf_zero_we => ~NO_FANOUT~
ctrl_i.rf_rd[0] => ~NO_FANOUT~
ctrl_i.rf_rd[1] => ~NO_FANOUT~
ctrl_i.rf_rd[2] => ~NO_FANOUT~
ctrl_i.rf_rd[3] => ~NO_FANOUT~
ctrl_i.rf_rd[4] => ~NO_FANOUT~
ctrl_i.rf_rs2[0] => ~NO_FANOUT~
ctrl_i.rf_rs2[1] => ~NO_FANOUT~
ctrl_i.rf_rs2[2] => ~NO_FANOUT~
ctrl_i.rf_rs2[3] => ~NO_FANOUT~
ctrl_i.rf_rs2[4] => ~NO_FANOUT~
ctrl_i.rf_rs1[0] => ~NO_FANOUT~
ctrl_i.rf_rs1[1] => ~NO_FANOUT~
ctrl_i.rf_rs1[2] => ~NO_FANOUT~
ctrl_i.rf_rs1[3] => ~NO_FANOUT~
ctrl_i.rf_rs1[4] => ~NO_FANOUT~
ctrl_i.rf_wb_en => ~NO_FANOUT~
addr_i[0] => misaligned.IN0
addr_i[0] => Mux0.IN5
addr_i[0] => Decoder0.IN1
addr_i[0] => mar[0].DATAIN
addr_i[1] => misaligned.IN1
addr_i[1] => Decoder0.IN0
addr_i[1] => Mux17.IN5
addr_i[1] => Mux18.IN5
addr_i[1] => Mux19.IN3
addr_i[1] => Mux20.IN3
addr_i[1] => mar[1].DATAIN
addr_i[2] => mar[2].DATAIN
addr_i[3] => mar[3].DATAIN
addr_i[4] => mar[4].DATAIN
addr_i[5] => mar[5].DATAIN
addr_i[6] => mar[6].DATAIN
addr_i[7] => mar[7].DATAIN
addr_i[8] => mar[8].DATAIN
addr_i[9] => mar[9].DATAIN
addr_i[10] => mar[10].DATAIN
addr_i[11] => mar[11].DATAIN
addr_i[12] => mar[12].DATAIN
addr_i[13] => mar[13].DATAIN
addr_i[14] => mar[14].DATAIN
addr_i[15] => mar[15].DATAIN
addr_i[16] => mar[16].DATAIN
addr_i[17] => mar[17].DATAIN
addr_i[18] => mar[18].DATAIN
addr_i[19] => mar[19].DATAIN
addr_i[20] => mar[20].DATAIN
addr_i[21] => mar[21].DATAIN
addr_i[22] => mar[22].DATAIN
addr_i[23] => mar[23].DATAIN
addr_i[24] => mar[24].DATAIN
addr_i[25] => mar[25].DATAIN
addr_i[26] => mar[26].DATAIN
addr_i[27] => mar[27].DATAIN
addr_i[28] => mar[28].DATAIN
addr_i[29] => mar[29].DATAIN
addr_i[30] => mar[30].DATAIN
addr_i[31] => mar[31].DATAIN
wdata_i[0] => Mux8.IN5
wdata_i[0] => bus_req_o.DATAA
wdata_i[0] => Mux16.IN5
wdata_i[0] => bus_req_o.data[0]~reg0.DATAIN
wdata_i[1] => Mux7.IN5
wdata_i[1] => bus_req_o.DATAA
wdata_i[1] => Mux15.IN5
wdata_i[1] => bus_req_o.data[1]~reg0.DATAIN
wdata_i[2] => Mux6.IN5
wdata_i[2] => bus_req_o.DATAA
wdata_i[2] => Mux14.IN5
wdata_i[2] => bus_req_o.data[2]~reg0.DATAIN
wdata_i[3] => Mux5.IN5
wdata_i[3] => bus_req_o.DATAA
wdata_i[3] => Mux13.IN5
wdata_i[3] => bus_req_o.data[3]~reg0.DATAIN
wdata_i[4] => Mux4.IN5
wdata_i[4] => bus_req_o.DATAA
wdata_i[4] => Mux12.IN5
wdata_i[4] => bus_req_o.data[4]~reg0.DATAIN
wdata_i[5] => Mux3.IN5
wdata_i[5] => bus_req_o.DATAA
wdata_i[5] => Mux11.IN5
wdata_i[5] => bus_req_o.data[5]~reg0.DATAIN
wdata_i[6] => Mux2.IN5
wdata_i[6] => bus_req_o.DATAA
wdata_i[6] => Mux10.IN5
wdata_i[6] => bus_req_o.data[6]~reg0.DATAIN
wdata_i[7] => Mux1.IN5
wdata_i[7] => bus_req_o.DATAA
wdata_i[7] => Mux9.IN5
wdata_i[7] => bus_req_o.data[7]~reg0.DATAIN
wdata_i[8] => Mux8.IN4
wdata_i[8] => Mux16.IN2
wdata_i[8] => Mux16.IN3
wdata_i[8] => Mux16.IN4
wdata_i[9] => Mux7.IN4
wdata_i[9] => Mux15.IN2
wdata_i[9] => Mux15.IN3
wdata_i[9] => Mux15.IN4
wdata_i[10] => Mux6.IN4
wdata_i[10] => Mux14.IN2
wdata_i[10] => Mux14.IN3
wdata_i[10] => Mux14.IN4
wdata_i[11] => Mux5.IN4
wdata_i[11] => Mux13.IN2
wdata_i[11] => Mux13.IN3
wdata_i[11] => Mux13.IN4
wdata_i[12] => Mux4.IN4
wdata_i[12] => Mux12.IN2
wdata_i[12] => Mux12.IN3
wdata_i[12] => Mux12.IN4
wdata_i[13] => Mux3.IN4
wdata_i[13] => Mux11.IN2
wdata_i[13] => Mux11.IN3
wdata_i[13] => Mux11.IN4
wdata_i[14] => Mux2.IN4
wdata_i[14] => Mux10.IN2
wdata_i[14] => Mux10.IN3
wdata_i[14] => Mux10.IN4
wdata_i[15] => Mux1.IN4
wdata_i[15] => Mux9.IN2
wdata_i[15] => Mux9.IN3
wdata_i[15] => Mux9.IN4
wdata_i[16] => bus_req_o.DATAB
wdata_i[17] => bus_req_o.DATAB
wdata_i[18] => bus_req_o.DATAB
wdata_i[19] => bus_req_o.DATAB
wdata_i[20] => bus_req_o.DATAB
wdata_i[21] => bus_req_o.DATAB
wdata_i[22] => bus_req_o.DATAB
wdata_i[23] => bus_req_o.DATAB
wdata_i[24] => Mux8.IN2
wdata_i[24] => Mux8.IN3
wdata_i[25] => Mux7.IN2
wdata_i[25] => Mux7.IN3
wdata_i[26] => Mux6.IN2
wdata_i[26] => Mux6.IN3
wdata_i[27] => Mux5.IN2
wdata_i[27] => Mux5.IN3
wdata_i[28] => Mux4.IN2
wdata_i[28] => Mux4.IN3
wdata_i[29] => Mux3.IN2
wdata_i[29] => Mux3.IN3
wdata_i[30] => Mux2.IN2
wdata_i[30] => Mux2.IN3
wdata_i[31] => Mux1.IN2
wdata_i[31] => Mux1.IN3
rdata_o[0] <= rdata_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= rdata_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= rdata_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= rdata_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= rdata_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= rdata_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= rdata_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= rdata_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[8] <= rdata_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[9] <= rdata_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[10] <= rdata_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[11] <= rdata_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[12] <= rdata_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[13] <= rdata_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[14] <= rdata_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[15] <= rdata_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[16] <= rdata_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[17] <= rdata_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[18] <= rdata_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[19] <= rdata_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[20] <= rdata_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[21] <= rdata_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[22] <= rdata_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[23] <= rdata_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[24] <= rdata_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[25] <= rdata_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[26] <= rdata_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[27] <= rdata_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[28] <= rdata_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[29] <= rdata_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[30] <= rdata_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[31] <= rdata_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mar_o[0] <= mar[0].DB_MAX_OUTPUT_PORT_TYPE
mar_o[1] <= mar[1].DB_MAX_OUTPUT_PORT_TYPE
mar_o[2] <= mar[2].DB_MAX_OUTPUT_PORT_TYPE
mar_o[3] <= mar[3].DB_MAX_OUTPUT_PORT_TYPE
mar_o[4] <= mar[4].DB_MAX_OUTPUT_PORT_TYPE
mar_o[5] <= mar[5].DB_MAX_OUTPUT_PORT_TYPE
mar_o[6] <= mar[6].DB_MAX_OUTPUT_PORT_TYPE
mar_o[7] <= mar[7].DB_MAX_OUTPUT_PORT_TYPE
mar_o[8] <= mar[8].DB_MAX_OUTPUT_PORT_TYPE
mar_o[9] <= mar[9].DB_MAX_OUTPUT_PORT_TYPE
mar_o[10] <= mar[10].DB_MAX_OUTPUT_PORT_TYPE
mar_o[11] <= mar[11].DB_MAX_OUTPUT_PORT_TYPE
mar_o[12] <= mar[12].DB_MAX_OUTPUT_PORT_TYPE
mar_o[13] <= mar[13].DB_MAX_OUTPUT_PORT_TYPE
mar_o[14] <= mar[14].DB_MAX_OUTPUT_PORT_TYPE
mar_o[15] <= mar[15].DB_MAX_OUTPUT_PORT_TYPE
mar_o[16] <= mar[16].DB_MAX_OUTPUT_PORT_TYPE
mar_o[17] <= mar[17].DB_MAX_OUTPUT_PORT_TYPE
mar_o[18] <= mar[18].DB_MAX_OUTPUT_PORT_TYPE
mar_o[19] <= mar[19].DB_MAX_OUTPUT_PORT_TYPE
mar_o[20] <= mar[20].DB_MAX_OUTPUT_PORT_TYPE
mar_o[21] <= mar[21].DB_MAX_OUTPUT_PORT_TYPE
mar_o[22] <= mar[22].DB_MAX_OUTPUT_PORT_TYPE
mar_o[23] <= mar[23].DB_MAX_OUTPUT_PORT_TYPE
mar_o[24] <= mar[24].DB_MAX_OUTPUT_PORT_TYPE
mar_o[25] <= mar[25].DB_MAX_OUTPUT_PORT_TYPE
mar_o[26] <= mar[26].DB_MAX_OUTPUT_PORT_TYPE
mar_o[27] <= mar[27].DB_MAX_OUTPUT_PORT_TYPE
mar_o[28] <= mar[28].DB_MAX_OUTPUT_PORT_TYPE
mar_o[29] <= mar[29].DB_MAX_OUTPUT_PORT_TYPE
mar_o[30] <= mar[30].DB_MAX_OUTPUT_PORT_TYPE
mar_o[31] <= mar[31].DB_MAX_OUTPUT_PORT_TYPE
wait_o <= bus_rsp_i.ack.DB_MAX_OUTPUT_PORT_TYPE
ma_load_o <= ma_load_o.DB_MAX_OUTPUT_PORT_TYPE
ma_store_o <= ma_store_o.DB_MAX_OUTPUT_PORT_TYPE
be_load_o <= be_load_o.DB_MAX_OUTPUT_PORT_TYPE
be_store_o <= be_store_o.DB_MAX_OUTPUT_PORT_TYPE
pmp_fault_i => arbiter_err.IN0
pmp_fault_i => stb.IN1
bus_req_o.fence <= ctrl_i.lsu_fence.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.rvso <= bus_req_o.rvso~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.priv <= bus_req_o.priv~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.src <= <GND>
bus_req_o.rw <= bus_req_o.rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.stb <= stb.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.ben[0] <= bus_req_o.ben[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.ben[1] <= bus_req_o.ben[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.ben[2] <= bus_req_o.ben[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.ben[3] <= bus_req_o.ben[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[0] <= bus_req_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[1] <= bus_req_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[2] <= bus_req_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[3] <= bus_req_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[4] <= bus_req_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[5] <= bus_req_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[6] <= bus_req_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[7] <= bus_req_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[8] <= bus_req_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[9] <= bus_req_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[10] <= bus_req_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[11] <= bus_req_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[12] <= bus_req_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[13] <= bus_req_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[14] <= bus_req_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[15] <= bus_req_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[16] <= bus_req_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[17] <= bus_req_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[18] <= bus_req_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[19] <= bus_req_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[20] <= bus_req_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[21] <= bus_req_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[22] <= bus_req_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[23] <= bus_req_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[24] <= bus_req_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[25] <= bus_req_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[26] <= bus_req_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[27] <= bus_req_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[28] <= bus_req_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[29] <= bus_req_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[30] <= bus_req_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.data[31] <= bus_req_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[0] <= mar[0].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[1] <= mar[1].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[2] <= mar[2].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[3] <= mar[3].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[4] <= mar[4].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[5] <= mar[5].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[6] <= mar[6].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[7] <= mar[7].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[8] <= mar[8].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[9] <= mar[9].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[10] <= mar[10].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[11] <= mar[11].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[12] <= mar[12].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[13] <= mar[13].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[14] <= mar[14].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[15] <= mar[15].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[16] <= mar[16].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[17] <= mar[17].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[18] <= mar[18].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[19] <= mar[19].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[20] <= mar[20].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[21] <= mar[21].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[22] <= mar[22].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[23] <= mar[23].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[24] <= mar[24].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[25] <= mar[25].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[26] <= mar[26].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[27] <= mar[27].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[28] <= mar[28].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[29] <= mar[29].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[30] <= mar[30].DB_MAX_OUTPUT_PORT_TYPE
bus_req_o.addr[31] <= mar[31].DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_i.err => arbiter_err.IN1
bus_rsp_i.ack => access_arbiter.IN1
bus_rsp_i.ack => wait_o.DATAIN
bus_rsp_i.data[0] => Mux29.IN3
bus_rsp_i.data[0] => rdata_o.DATAB
bus_rsp_i.data[0] => Mux61.IN4
bus_rsp_i.data[0] => Mux61.IN5
bus_rsp_i.data[1] => Mux28.IN3
bus_rsp_i.data[1] => rdata_o.DATAB
bus_rsp_i.data[1] => Mux60.IN4
bus_rsp_i.data[1] => Mux60.IN5
bus_rsp_i.data[2] => Mux27.IN3
bus_rsp_i.data[2] => rdata_o.DATAB
bus_rsp_i.data[2] => Mux59.IN4
bus_rsp_i.data[2] => Mux59.IN5
bus_rsp_i.data[3] => Mux26.IN3
bus_rsp_i.data[3] => rdata_o.DATAB
bus_rsp_i.data[3] => Mux58.IN4
bus_rsp_i.data[3] => Mux58.IN5
bus_rsp_i.data[4] => Mux25.IN3
bus_rsp_i.data[4] => rdata_o.DATAB
bus_rsp_i.data[4] => Mux57.IN4
bus_rsp_i.data[4] => Mux57.IN5
bus_rsp_i.data[5] => Mux24.IN3
bus_rsp_i.data[5] => rdata_o.DATAB
bus_rsp_i.data[5] => Mux56.IN4
bus_rsp_i.data[5] => Mux56.IN5
bus_rsp_i.data[6] => Mux23.IN3
bus_rsp_i.data[6] => rdata_o.DATAB
bus_rsp_i.data[6] => Mux55.IN4
bus_rsp_i.data[6] => Mux55.IN5
bus_rsp_i.data[7] => Mux22.IN3
bus_rsp_i.data[7] => rdata_o.DATAB
bus_rsp_i.data[7] => Mux54.IN4
bus_rsp_i.data[7] => Mux54.IN5
bus_rsp_i.data[7] => Mux21.IN3
bus_rsp_i.data[8] => Mux29.IN2
bus_rsp_i.data[8] => rdata_o.DATAB
bus_rsp_i.data[8] => Mux53.IN4
bus_rsp_i.data[8] => Mux53.IN5
bus_rsp_i.data[9] => Mux28.IN2
bus_rsp_i.data[9] => rdata_o.DATAB
bus_rsp_i.data[9] => Mux52.IN4
bus_rsp_i.data[9] => Mux52.IN5
bus_rsp_i.data[10] => Mux27.IN2
bus_rsp_i.data[10] => rdata_o.DATAB
bus_rsp_i.data[10] => Mux51.IN4
bus_rsp_i.data[10] => Mux51.IN5
bus_rsp_i.data[11] => Mux26.IN2
bus_rsp_i.data[11] => rdata_o.DATAB
bus_rsp_i.data[11] => Mux50.IN4
bus_rsp_i.data[11] => Mux50.IN5
bus_rsp_i.data[12] => Mux25.IN2
bus_rsp_i.data[12] => rdata_o.DATAB
bus_rsp_i.data[12] => Mux49.IN4
bus_rsp_i.data[12] => Mux49.IN5
bus_rsp_i.data[13] => Mux24.IN2
bus_rsp_i.data[13] => rdata_o.DATAB
bus_rsp_i.data[13] => Mux48.IN4
bus_rsp_i.data[13] => Mux48.IN5
bus_rsp_i.data[14] => Mux23.IN2
bus_rsp_i.data[14] => rdata_o.DATAB
bus_rsp_i.data[14] => Mux47.IN4
bus_rsp_i.data[14] => Mux47.IN5
bus_rsp_i.data[15] => Mux22.IN2
bus_rsp_i.data[15] => rdata_o.IN1
bus_rsp_i.data[15] => rdata_o.DATAB
bus_rsp_i.data[15] => Mux46.IN4
bus_rsp_i.data[15] => Mux46.IN5
bus_rsp_i.data[15] => Mux21.IN2
bus_rsp_i.data[16] => Mux29.IN1
bus_rsp_i.data[16] => rdata_o.DATAA
bus_rsp_i.data[16] => Mux45.IN4
bus_rsp_i.data[16] => Mux45.IN5
bus_rsp_i.data[17] => Mux28.IN1
bus_rsp_i.data[17] => rdata_o.DATAA
bus_rsp_i.data[17] => Mux44.IN4
bus_rsp_i.data[17] => Mux44.IN5
bus_rsp_i.data[18] => Mux27.IN1
bus_rsp_i.data[18] => rdata_o.DATAA
bus_rsp_i.data[18] => Mux43.IN4
bus_rsp_i.data[18] => Mux43.IN5
bus_rsp_i.data[19] => Mux26.IN1
bus_rsp_i.data[19] => rdata_o.DATAA
bus_rsp_i.data[19] => Mux42.IN4
bus_rsp_i.data[19] => Mux42.IN5
bus_rsp_i.data[20] => Mux25.IN1
bus_rsp_i.data[20] => rdata_o.DATAA
bus_rsp_i.data[20] => Mux41.IN4
bus_rsp_i.data[20] => Mux41.IN5
bus_rsp_i.data[21] => Mux24.IN1
bus_rsp_i.data[21] => rdata_o.DATAA
bus_rsp_i.data[21] => Mux40.IN4
bus_rsp_i.data[21] => Mux40.IN5
bus_rsp_i.data[22] => Mux23.IN1
bus_rsp_i.data[22] => rdata_o.DATAA
bus_rsp_i.data[22] => Mux39.IN4
bus_rsp_i.data[22] => Mux39.IN5
bus_rsp_i.data[23] => Mux22.IN1
bus_rsp_i.data[23] => rdata_o.DATAA
bus_rsp_i.data[23] => Mux38.IN4
bus_rsp_i.data[23] => Mux38.IN5
bus_rsp_i.data[23] => Mux21.IN1
bus_rsp_i.data[24] => Mux29.IN0
bus_rsp_i.data[24] => rdata_o.DATAA
bus_rsp_i.data[24] => Mux37.IN4
bus_rsp_i.data[24] => Mux37.IN5
bus_rsp_i.data[25] => Mux28.IN0
bus_rsp_i.data[25] => rdata_o.DATAA
bus_rsp_i.data[25] => Mux36.IN4
bus_rsp_i.data[25] => Mux36.IN5
bus_rsp_i.data[26] => Mux27.IN0
bus_rsp_i.data[26] => rdata_o.DATAA
bus_rsp_i.data[26] => Mux35.IN4
bus_rsp_i.data[26] => Mux35.IN5
bus_rsp_i.data[27] => Mux26.IN0
bus_rsp_i.data[27] => rdata_o.DATAA
bus_rsp_i.data[27] => Mux34.IN4
bus_rsp_i.data[27] => Mux34.IN5
bus_rsp_i.data[28] => Mux25.IN0
bus_rsp_i.data[28] => rdata_o.DATAA
bus_rsp_i.data[28] => Mux33.IN4
bus_rsp_i.data[28] => Mux33.IN5
bus_rsp_i.data[29] => Mux24.IN0
bus_rsp_i.data[29] => rdata_o.DATAA
bus_rsp_i.data[29] => Mux32.IN4
bus_rsp_i.data[29] => Mux32.IN5
bus_rsp_i.data[30] => Mux23.IN0
bus_rsp_i.data[30] => rdata_o.DATAA
bus_rsp_i.data[30] => Mux31.IN4
bus_rsp_i.data[30] => Mux31.IN5
bus_rsp_i.data[31] => Mux22.IN0
bus_rsp_i.data[31] => rdata_o.IN1
bus_rsp_i.data[31] => rdata_o.DATAA
bus_rsp_i.data[31] => Mux30.IN4
bus_rsp_i.data[31] => Mux30.IN5
bus_rsp_i.data[31] => Mux21.IN0


|top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst
clk_i => arbiter.b_req.CLK
clk_i => arbiter.a_req.CLK
clk_i => arbiter.state[0].CLK
clk_i => arbiter.state[1].CLK
rstn_i => arbiter.b_req.ACLR
rstn_i => arbiter.a_req.ACLR
rstn_i => arbiter.state[0].ACLR
rstn_i => arbiter.state[1].ACLR
a_lock_i => arbiter_comb.IN1
a_req_i.fence => fence.IN0
a_req_i.rvso => rvso.DATAB
a_req_i.priv => priv.DATAB
a_req_i.src => src.DATAB
a_req_i.rw => rw.DATAB
a_req_i.stb => arbiter_comb.IN1
a_req_i.ben[0] => x_req_o.ben[0].DATAIN
a_req_i.ben[1] => x_req_o.ben[1].DATAIN
a_req_i.ben[2] => x_req_o.ben[2].DATAIN
a_req_i.ben[3] => x_req_o.ben[3].DATAIN
a_req_i.data[0] => x_req_o.data[0].DATAIN
a_req_i.data[1] => x_req_o.data[1].DATAIN
a_req_i.data[2] => x_req_o.data[2].DATAIN
a_req_i.data[3] => x_req_o.data[3].DATAIN
a_req_i.data[4] => x_req_o.data[4].DATAIN
a_req_i.data[5] => x_req_o.data[5].DATAIN
a_req_i.data[6] => x_req_o.data[6].DATAIN
a_req_i.data[7] => x_req_o.data[7].DATAIN
a_req_i.data[8] => x_req_o.data[8].DATAIN
a_req_i.data[9] => x_req_o.data[9].DATAIN
a_req_i.data[10] => x_req_o.data[10].DATAIN
a_req_i.data[11] => x_req_o.data[11].DATAIN
a_req_i.data[12] => x_req_o.data[12].DATAIN
a_req_i.data[13] => x_req_o.data[13].DATAIN
a_req_i.data[14] => x_req_o.data[14].DATAIN
a_req_i.data[15] => x_req_o.data[15].DATAIN
a_req_i.data[16] => x_req_o.data[16].DATAIN
a_req_i.data[17] => x_req_o.data[17].DATAIN
a_req_i.data[18] => x_req_o.data[18].DATAIN
a_req_i.data[19] => x_req_o.data[19].DATAIN
a_req_i.data[20] => x_req_o.data[20].DATAIN
a_req_i.data[21] => x_req_o.data[21].DATAIN
a_req_i.data[22] => x_req_o.data[22].DATAIN
a_req_i.data[23] => x_req_o.data[23].DATAIN
a_req_i.data[24] => x_req_o.data[24].DATAIN
a_req_i.data[25] => x_req_o.data[25].DATAIN
a_req_i.data[26] => x_req_o.data[26].DATAIN
a_req_i.data[27] => x_req_o.data[27].DATAIN
a_req_i.data[28] => x_req_o.data[28].DATAIN
a_req_i.data[29] => x_req_o.data[29].DATAIN
a_req_i.data[30] => x_req_o.data[30].DATAIN
a_req_i.data[31] => x_req_o.data[31].DATAIN
a_req_i.addr[0] => addr.DATAB
a_req_i.addr[1] => addr.DATAB
a_req_i.addr[2] => addr.DATAB
a_req_i.addr[3] => addr.DATAB
a_req_i.addr[4] => addr.DATAB
a_req_i.addr[5] => addr.DATAB
a_req_i.addr[6] => addr.DATAB
a_req_i.addr[7] => addr.DATAB
a_req_i.addr[8] => addr.DATAB
a_req_i.addr[9] => addr.DATAB
a_req_i.addr[10] => addr.DATAB
a_req_i.addr[11] => addr.DATAB
a_req_i.addr[12] => addr.DATAB
a_req_i.addr[13] => addr.DATAB
a_req_i.addr[14] => addr.DATAB
a_req_i.addr[15] => addr.DATAB
a_req_i.addr[16] => addr.DATAB
a_req_i.addr[17] => addr.DATAB
a_req_i.addr[18] => addr.DATAB
a_req_i.addr[19] => addr.DATAB
a_req_i.addr[20] => addr.DATAB
a_req_i.addr[21] => addr.DATAB
a_req_i.addr[22] => addr.DATAB
a_req_i.addr[23] => addr.DATAB
a_req_i.addr[24] => addr.DATAB
a_req_i.addr[25] => addr.DATAB
a_req_i.addr[26] => addr.DATAB
a_req_i.addr[27] => addr.DATAB
a_req_i.addr[28] => addr.DATAB
a_req_i.addr[29] => addr.DATAB
a_req_i.addr[30] => addr.DATAB
a_req_i.addr[31] => addr.DATAB
a_rsp_o.err <= err.DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[0] <= x_rsp_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[1] <= x_rsp_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[2] <= x_rsp_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[3] <= x_rsp_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[4] <= x_rsp_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[5] <= x_rsp_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[6] <= x_rsp_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[7] <= x_rsp_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[8] <= x_rsp_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[9] <= x_rsp_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[10] <= x_rsp_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[11] <= x_rsp_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[12] <= x_rsp_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[13] <= x_rsp_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[14] <= x_rsp_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[15] <= x_rsp_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[16] <= x_rsp_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[17] <= x_rsp_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[18] <= x_rsp_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[19] <= x_rsp_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[20] <= x_rsp_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[21] <= x_rsp_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[22] <= x_rsp_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[23] <= x_rsp_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[24] <= x_rsp_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[25] <= x_rsp_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[26] <= x_rsp_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[27] <= x_rsp_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[28] <= x_rsp_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[29] <= x_rsp_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[30] <= x_rsp_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_o.data[31] <= x_rsp_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
b_req_i.fence => fence.IN1
b_req_i.rvso => rvso.DATAA
b_req_i.priv => priv.DATAA
b_req_i.src => src.DATAA
b_req_i.rw => rw.DATAA
b_req_i.stb => arbiter_comb.IN1
b_req_i.ben[0] => ~NO_FANOUT~
b_req_i.ben[1] => ~NO_FANOUT~
b_req_i.ben[2] => ~NO_FANOUT~
b_req_i.ben[3] => ~NO_FANOUT~
b_req_i.data[0] => ~NO_FANOUT~
b_req_i.data[1] => ~NO_FANOUT~
b_req_i.data[2] => ~NO_FANOUT~
b_req_i.data[3] => ~NO_FANOUT~
b_req_i.data[4] => ~NO_FANOUT~
b_req_i.data[5] => ~NO_FANOUT~
b_req_i.data[6] => ~NO_FANOUT~
b_req_i.data[7] => ~NO_FANOUT~
b_req_i.data[8] => ~NO_FANOUT~
b_req_i.data[9] => ~NO_FANOUT~
b_req_i.data[10] => ~NO_FANOUT~
b_req_i.data[11] => ~NO_FANOUT~
b_req_i.data[12] => ~NO_FANOUT~
b_req_i.data[13] => ~NO_FANOUT~
b_req_i.data[14] => ~NO_FANOUT~
b_req_i.data[15] => ~NO_FANOUT~
b_req_i.data[16] => ~NO_FANOUT~
b_req_i.data[17] => ~NO_FANOUT~
b_req_i.data[18] => ~NO_FANOUT~
b_req_i.data[19] => ~NO_FANOUT~
b_req_i.data[20] => ~NO_FANOUT~
b_req_i.data[21] => ~NO_FANOUT~
b_req_i.data[22] => ~NO_FANOUT~
b_req_i.data[23] => ~NO_FANOUT~
b_req_i.data[24] => ~NO_FANOUT~
b_req_i.data[25] => ~NO_FANOUT~
b_req_i.data[26] => ~NO_FANOUT~
b_req_i.data[27] => ~NO_FANOUT~
b_req_i.data[28] => ~NO_FANOUT~
b_req_i.data[29] => ~NO_FANOUT~
b_req_i.data[30] => ~NO_FANOUT~
b_req_i.data[31] => ~NO_FANOUT~
b_req_i.addr[0] => addr.DATAA
b_req_i.addr[1] => addr.DATAA
b_req_i.addr[2] => addr.DATAA
b_req_i.addr[3] => addr.DATAA
b_req_i.addr[4] => addr.DATAA
b_req_i.addr[5] => addr.DATAA
b_req_i.addr[6] => addr.DATAA
b_req_i.addr[7] => addr.DATAA
b_req_i.addr[8] => addr.DATAA
b_req_i.addr[9] => addr.DATAA
b_req_i.addr[10] => addr.DATAA
b_req_i.addr[11] => addr.DATAA
b_req_i.addr[12] => addr.DATAA
b_req_i.addr[13] => addr.DATAA
b_req_i.addr[14] => addr.DATAA
b_req_i.addr[15] => addr.DATAA
b_req_i.addr[16] => addr.DATAA
b_req_i.addr[17] => addr.DATAA
b_req_i.addr[18] => addr.DATAA
b_req_i.addr[19] => addr.DATAA
b_req_i.addr[20] => addr.DATAA
b_req_i.addr[21] => addr.DATAA
b_req_i.addr[22] => addr.DATAA
b_req_i.addr[23] => addr.DATAA
b_req_i.addr[24] => addr.DATAA
b_req_i.addr[25] => addr.DATAA
b_req_i.addr[26] => addr.DATAA
b_req_i.addr[27] => addr.DATAA
b_req_i.addr[28] => addr.DATAA
b_req_i.addr[29] => addr.DATAA
b_req_i.addr[30] => addr.DATAA
b_req_i.addr[31] => addr.DATAA
b_rsp_o.err <= err.DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[0] <= x_rsp_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[1] <= x_rsp_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[2] <= x_rsp_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[3] <= x_rsp_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[4] <= x_rsp_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[5] <= x_rsp_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[6] <= x_rsp_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[7] <= x_rsp_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[8] <= x_rsp_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[9] <= x_rsp_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[10] <= x_rsp_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[11] <= x_rsp_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[12] <= x_rsp_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[13] <= x_rsp_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[14] <= x_rsp_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[15] <= x_rsp_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[16] <= x_rsp_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[17] <= x_rsp_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[18] <= x_rsp_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[19] <= x_rsp_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[20] <= x_rsp_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[21] <= x_rsp_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[22] <= x_rsp_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[23] <= x_rsp_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[24] <= x_rsp_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[25] <= x_rsp_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[26] <= x_rsp_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[27] <= x_rsp_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[28] <= x_rsp_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[29] <= x_rsp_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[30] <= x_rsp_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_o.data[31] <= x_rsp_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.fence <= fence.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.rvso <= rvso.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.priv <= priv.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.src <= src.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.rw <= rw.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.stb <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.ben[0] <= a_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.ben[1] <= a_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.ben[2] <= a_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.ben[3] <= a_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[0] <= a_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[1] <= a_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[2] <= a_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[3] <= a_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[4] <= a_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[5] <= a_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[6] <= a_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[7] <= a_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[8] <= a_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[9] <= a_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[10] <= a_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[11] <= a_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[12] <= a_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[13] <= a_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[14] <= a_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[15] <= a_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[16] <= a_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[17] <= a_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[18] <= a_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[19] <= a_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[20] <= a_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[21] <= a_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[22] <= a_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[23] <= a_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[24] <= a_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[25] <= a_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[26] <= a_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[27] <= a_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[28] <= a_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[29] <= a_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[30] <= a_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.data[31] <= a_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[11] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[12] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[13] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[14] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[15] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[16] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[17] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[18] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[19] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[20] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[21] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[22] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[23] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[24] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[25] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[26] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[27] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[28] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[29] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[30] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_req_o.addr[31] <= addr.DB_MAX_OUTPUT_PORT_TYPE
x_rsp_i.err => arbiter_comb.IN0
x_rsp_i.err => err.DATAB
x_rsp_i.err => err.DATAB
x_rsp_i.ack => arbiter_comb.IN1
x_rsp_i.ack => ack.DATAB
x_rsp_i.ack => ack.DATAB
x_rsp_i.data[0] => b_rsp_o.data[0].DATAIN
x_rsp_i.data[0] => a_rsp_o.data[0].DATAIN
x_rsp_i.data[1] => b_rsp_o.data[1].DATAIN
x_rsp_i.data[1] => a_rsp_o.data[1].DATAIN
x_rsp_i.data[2] => b_rsp_o.data[2].DATAIN
x_rsp_i.data[2] => a_rsp_o.data[2].DATAIN
x_rsp_i.data[3] => b_rsp_o.data[3].DATAIN
x_rsp_i.data[3] => a_rsp_o.data[3].DATAIN
x_rsp_i.data[4] => b_rsp_o.data[4].DATAIN
x_rsp_i.data[4] => a_rsp_o.data[4].DATAIN
x_rsp_i.data[5] => b_rsp_o.data[5].DATAIN
x_rsp_i.data[5] => a_rsp_o.data[5].DATAIN
x_rsp_i.data[6] => b_rsp_o.data[6].DATAIN
x_rsp_i.data[6] => a_rsp_o.data[6].DATAIN
x_rsp_i.data[7] => b_rsp_o.data[7].DATAIN
x_rsp_i.data[7] => a_rsp_o.data[7].DATAIN
x_rsp_i.data[8] => b_rsp_o.data[8].DATAIN
x_rsp_i.data[8] => a_rsp_o.data[8].DATAIN
x_rsp_i.data[9] => b_rsp_o.data[9].DATAIN
x_rsp_i.data[9] => a_rsp_o.data[9].DATAIN
x_rsp_i.data[10] => b_rsp_o.data[10].DATAIN
x_rsp_i.data[10] => a_rsp_o.data[10].DATAIN
x_rsp_i.data[11] => b_rsp_o.data[11].DATAIN
x_rsp_i.data[11] => a_rsp_o.data[11].DATAIN
x_rsp_i.data[12] => b_rsp_o.data[12].DATAIN
x_rsp_i.data[12] => a_rsp_o.data[12].DATAIN
x_rsp_i.data[13] => b_rsp_o.data[13].DATAIN
x_rsp_i.data[13] => a_rsp_o.data[13].DATAIN
x_rsp_i.data[14] => b_rsp_o.data[14].DATAIN
x_rsp_i.data[14] => a_rsp_o.data[14].DATAIN
x_rsp_i.data[15] => b_rsp_o.data[15].DATAIN
x_rsp_i.data[15] => a_rsp_o.data[15].DATAIN
x_rsp_i.data[16] => b_rsp_o.data[16].DATAIN
x_rsp_i.data[16] => a_rsp_o.data[16].DATAIN
x_rsp_i.data[17] => b_rsp_o.data[17].DATAIN
x_rsp_i.data[17] => a_rsp_o.data[17].DATAIN
x_rsp_i.data[18] => b_rsp_o.data[18].DATAIN
x_rsp_i.data[18] => a_rsp_o.data[18].DATAIN
x_rsp_i.data[19] => b_rsp_o.data[19].DATAIN
x_rsp_i.data[19] => a_rsp_o.data[19].DATAIN
x_rsp_i.data[20] => b_rsp_o.data[20].DATAIN
x_rsp_i.data[20] => a_rsp_o.data[20].DATAIN
x_rsp_i.data[21] => b_rsp_o.data[21].DATAIN
x_rsp_i.data[21] => a_rsp_o.data[21].DATAIN
x_rsp_i.data[22] => b_rsp_o.data[22].DATAIN
x_rsp_i.data[22] => a_rsp_o.data[22].DATAIN
x_rsp_i.data[23] => b_rsp_o.data[23].DATAIN
x_rsp_i.data[23] => a_rsp_o.data[23].DATAIN
x_rsp_i.data[24] => b_rsp_o.data[24].DATAIN
x_rsp_i.data[24] => a_rsp_o.data[24].DATAIN
x_rsp_i.data[25] => b_rsp_o.data[25].DATAIN
x_rsp_i.data[25] => a_rsp_o.data[25].DATAIN
x_rsp_i.data[26] => b_rsp_o.data[26].DATAIN
x_rsp_i.data[26] => a_rsp_o.data[26].DATAIN
x_rsp_i.data[27] => b_rsp_o.data[27].DATAIN
x_rsp_i.data[27] => a_rsp_o.data[27].DATAIN
x_rsp_i.data[28] => b_rsp_o.data[28].DATAIN
x_rsp_i.data[28] => a_rsp_o.data[28].DATAIN
x_rsp_i.data[29] => b_rsp_o.data[29].DATAIN
x_rsp_i.data[29] => a_rsp_o.data[29].DATAIN
x_rsp_i.data[30] => b_rsp_o.data[30].DATAIN
x_rsp_i.data[30] => a_rsp_o.data[30].DATAIN
x_rsp_i.data[31] => b_rsp_o.data[31].DATAIN
x_rsp_i.data[31] => a_rsp_o.data[31].DATAIN


|top|neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst
clk_i => keeper.halt.CLK
clk_i => keeper.err.CLK
clk_i => keeper.cnt[0].CLK
clk_i => keeper.cnt[1].CLK
clk_i => keeper.cnt[2].CLK
clk_i => keeper.cnt[3].CLK
clk_i => keeper.cnt[4].CLK
clk_i => keeper.busy.CLK
rstn_i => keeper.halt.ACLR
rstn_i => keeper.err.ACLR
rstn_i => keeper.cnt[0].ACLR
rstn_i => keeper.cnt[1].ACLR
rstn_i => keeper.cnt[2].ACLR
rstn_i => keeper.cnt[3].ACLR
rstn_i => keeper.cnt[4].ACLR
rstn_i => keeper.busy.ACLR
req_i.fence => e_req_o.fence.DATAIN
req_i.fence => a_req_o.fence.DATAIN
req_i.fence => b_req_o.fence.DATAIN
req_i.fence => d_req_o.fence.DATAIN
req_i.rvso => e_req_o.rvso.DATAIN
req_i.rvso => a_req_o.rvso.DATAIN
req_i.rvso => b_req_o.rvso.DATAIN
req_i.rvso => d_req_o.rvso.DATAIN
req_i.priv => stb.IN1
req_i.priv => stb.IN1
req_i.priv => a_req_o.priv.DATAIN
req_i.priv => b_req_o.priv.DATAIN
req_i.priv => d_req_o.priv.DATAIN
req_i.priv => e_req_o.priv.DATAIN
req_i.src => e_req_o.src.DATAIN
req_i.src => a_req_o.src.DATAIN
req_i.src => b_req_o.src.DATAIN
req_i.src => d_req_o.src.DATAIN
req_i.rw => e_req_o.rw.DATAIN
req_i.rw => a_req_o.rw.DATAIN
req_i.rw => b_req_o.rw.DATAIN
req_i.rw => d_req_o.rw.DATAIN
req_i.stb => stb.IN1
req_i.stb => stb.IN1
req_i.stb => stb.IN1
req_i.stb => stb.IN1
req_i.stb => keeper.DATAB
req_i.ben[0] => e_req_o.ben[0].DATAIN
req_i.ben[0] => a_req_o.ben[0].DATAIN
req_i.ben[0] => b_req_o.ben[0].DATAIN
req_i.ben[0] => d_req_o.ben[0].DATAIN
req_i.ben[1] => e_req_o.ben[1].DATAIN
req_i.ben[1] => a_req_o.ben[1].DATAIN
req_i.ben[1] => b_req_o.ben[1].DATAIN
req_i.ben[1] => d_req_o.ben[1].DATAIN
req_i.ben[2] => e_req_o.ben[2].DATAIN
req_i.ben[2] => a_req_o.ben[2].DATAIN
req_i.ben[2] => b_req_o.ben[2].DATAIN
req_i.ben[2] => d_req_o.ben[2].DATAIN
req_i.ben[3] => e_req_o.ben[3].DATAIN
req_i.ben[3] => a_req_o.ben[3].DATAIN
req_i.ben[3] => b_req_o.ben[3].DATAIN
req_i.ben[3] => d_req_o.ben[3].DATAIN
req_i.data[0] => e_req_o.data[0].DATAIN
req_i.data[0] => a_req_o.data[0].DATAIN
req_i.data[0] => b_req_o.data[0].DATAIN
req_i.data[0] => d_req_o.data[0].DATAIN
req_i.data[1] => e_req_o.data[1].DATAIN
req_i.data[1] => a_req_o.data[1].DATAIN
req_i.data[1] => b_req_o.data[1].DATAIN
req_i.data[1] => d_req_o.data[1].DATAIN
req_i.data[2] => e_req_o.data[2].DATAIN
req_i.data[2] => a_req_o.data[2].DATAIN
req_i.data[2] => b_req_o.data[2].DATAIN
req_i.data[2] => d_req_o.data[2].DATAIN
req_i.data[3] => e_req_o.data[3].DATAIN
req_i.data[3] => a_req_o.data[3].DATAIN
req_i.data[3] => b_req_o.data[3].DATAIN
req_i.data[3] => d_req_o.data[3].DATAIN
req_i.data[4] => e_req_o.data[4].DATAIN
req_i.data[4] => a_req_o.data[4].DATAIN
req_i.data[4] => b_req_o.data[4].DATAIN
req_i.data[4] => d_req_o.data[4].DATAIN
req_i.data[5] => e_req_o.data[5].DATAIN
req_i.data[5] => a_req_o.data[5].DATAIN
req_i.data[5] => b_req_o.data[5].DATAIN
req_i.data[5] => d_req_o.data[5].DATAIN
req_i.data[6] => e_req_o.data[6].DATAIN
req_i.data[6] => a_req_o.data[6].DATAIN
req_i.data[6] => b_req_o.data[6].DATAIN
req_i.data[6] => d_req_o.data[6].DATAIN
req_i.data[7] => e_req_o.data[7].DATAIN
req_i.data[7] => a_req_o.data[7].DATAIN
req_i.data[7] => b_req_o.data[7].DATAIN
req_i.data[7] => d_req_o.data[7].DATAIN
req_i.data[8] => e_req_o.data[8].DATAIN
req_i.data[8] => a_req_o.data[8].DATAIN
req_i.data[8] => b_req_o.data[8].DATAIN
req_i.data[8] => d_req_o.data[8].DATAIN
req_i.data[9] => e_req_o.data[9].DATAIN
req_i.data[9] => a_req_o.data[9].DATAIN
req_i.data[9] => b_req_o.data[9].DATAIN
req_i.data[9] => d_req_o.data[9].DATAIN
req_i.data[10] => e_req_o.data[10].DATAIN
req_i.data[10] => a_req_o.data[10].DATAIN
req_i.data[10] => b_req_o.data[10].DATAIN
req_i.data[10] => d_req_o.data[10].DATAIN
req_i.data[11] => e_req_o.data[11].DATAIN
req_i.data[11] => a_req_o.data[11].DATAIN
req_i.data[11] => b_req_o.data[11].DATAIN
req_i.data[11] => d_req_o.data[11].DATAIN
req_i.data[12] => e_req_o.data[12].DATAIN
req_i.data[12] => a_req_o.data[12].DATAIN
req_i.data[12] => b_req_o.data[12].DATAIN
req_i.data[12] => d_req_o.data[12].DATAIN
req_i.data[13] => e_req_o.data[13].DATAIN
req_i.data[13] => a_req_o.data[13].DATAIN
req_i.data[13] => b_req_o.data[13].DATAIN
req_i.data[13] => d_req_o.data[13].DATAIN
req_i.data[14] => e_req_o.data[14].DATAIN
req_i.data[14] => a_req_o.data[14].DATAIN
req_i.data[14] => b_req_o.data[14].DATAIN
req_i.data[14] => d_req_o.data[14].DATAIN
req_i.data[15] => e_req_o.data[15].DATAIN
req_i.data[15] => a_req_o.data[15].DATAIN
req_i.data[15] => b_req_o.data[15].DATAIN
req_i.data[15] => d_req_o.data[15].DATAIN
req_i.data[16] => e_req_o.data[16].DATAIN
req_i.data[16] => a_req_o.data[16].DATAIN
req_i.data[16] => b_req_o.data[16].DATAIN
req_i.data[16] => d_req_o.data[16].DATAIN
req_i.data[17] => e_req_o.data[17].DATAIN
req_i.data[17] => a_req_o.data[17].DATAIN
req_i.data[17] => b_req_o.data[17].DATAIN
req_i.data[17] => d_req_o.data[17].DATAIN
req_i.data[18] => e_req_o.data[18].DATAIN
req_i.data[18] => a_req_o.data[18].DATAIN
req_i.data[18] => b_req_o.data[18].DATAIN
req_i.data[18] => d_req_o.data[18].DATAIN
req_i.data[19] => e_req_o.data[19].DATAIN
req_i.data[19] => a_req_o.data[19].DATAIN
req_i.data[19] => b_req_o.data[19].DATAIN
req_i.data[19] => d_req_o.data[19].DATAIN
req_i.data[20] => e_req_o.data[20].DATAIN
req_i.data[20] => a_req_o.data[20].DATAIN
req_i.data[20] => b_req_o.data[20].DATAIN
req_i.data[20] => d_req_o.data[20].DATAIN
req_i.data[21] => e_req_o.data[21].DATAIN
req_i.data[21] => a_req_o.data[21].DATAIN
req_i.data[21] => b_req_o.data[21].DATAIN
req_i.data[21] => d_req_o.data[21].DATAIN
req_i.data[22] => e_req_o.data[22].DATAIN
req_i.data[22] => a_req_o.data[22].DATAIN
req_i.data[22] => b_req_o.data[22].DATAIN
req_i.data[22] => d_req_o.data[22].DATAIN
req_i.data[23] => e_req_o.data[23].DATAIN
req_i.data[23] => a_req_o.data[23].DATAIN
req_i.data[23] => b_req_o.data[23].DATAIN
req_i.data[23] => d_req_o.data[23].DATAIN
req_i.data[24] => e_req_o.data[24].DATAIN
req_i.data[24] => a_req_o.data[24].DATAIN
req_i.data[24] => b_req_o.data[24].DATAIN
req_i.data[24] => d_req_o.data[24].DATAIN
req_i.data[25] => e_req_o.data[25].DATAIN
req_i.data[25] => a_req_o.data[25].DATAIN
req_i.data[25] => b_req_o.data[25].DATAIN
req_i.data[25] => d_req_o.data[25].DATAIN
req_i.data[26] => e_req_o.data[26].DATAIN
req_i.data[26] => a_req_o.data[26].DATAIN
req_i.data[26] => b_req_o.data[26].DATAIN
req_i.data[26] => d_req_o.data[26].DATAIN
req_i.data[27] => e_req_o.data[27].DATAIN
req_i.data[27] => a_req_o.data[27].DATAIN
req_i.data[27] => b_req_o.data[27].DATAIN
req_i.data[27] => d_req_o.data[27].DATAIN
req_i.data[28] => e_req_o.data[28].DATAIN
req_i.data[28] => a_req_o.data[28].DATAIN
req_i.data[28] => b_req_o.data[28].DATAIN
req_i.data[28] => d_req_o.data[28].DATAIN
req_i.data[29] => e_req_o.data[29].DATAIN
req_i.data[29] => a_req_o.data[29].DATAIN
req_i.data[29] => b_req_o.data[29].DATAIN
req_i.data[29] => d_req_o.data[29].DATAIN
req_i.data[30] => e_req_o.data[30].DATAIN
req_i.data[30] => a_req_o.data[30].DATAIN
req_i.data[30] => b_req_o.data[30].DATAIN
req_i.data[30] => d_req_o.data[30].DATAIN
req_i.data[31] => e_req_o.data[31].DATAIN
req_i.data[31] => a_req_o.data[31].DATAIN
req_i.data[31] => b_req_o.data[31].DATAIN
req_i.data[31] => d_req_o.data[31].DATAIN
req_i.addr[0] => e_req_o.addr[0].DATAIN
req_i.addr[0] => a_req_o.addr[0].DATAIN
req_i.addr[0] => b_req_o.addr[0].DATAIN
req_i.addr[0] => d_req_o.addr[0].DATAIN
req_i.addr[1] => e_req_o.addr[1].DATAIN
req_i.addr[1] => a_req_o.addr[1].DATAIN
req_i.addr[1] => b_req_o.addr[1].DATAIN
req_i.addr[1] => d_req_o.addr[1].DATAIN
req_i.addr[2] => e_req_o.addr[2].DATAIN
req_i.addr[2] => a_req_o.addr[2].DATAIN
req_i.addr[2] => b_req_o.addr[2].DATAIN
req_i.addr[2] => d_req_o.addr[2].DATAIN
req_i.addr[3] => e_req_o.addr[3].DATAIN
req_i.addr[3] => a_req_o.addr[3].DATAIN
req_i.addr[3] => b_req_o.addr[3].DATAIN
req_i.addr[3] => d_req_o.addr[3].DATAIN
req_i.addr[4] => e_req_o.addr[4].DATAIN
req_i.addr[4] => a_req_o.addr[4].DATAIN
req_i.addr[4] => b_req_o.addr[4].DATAIN
req_i.addr[4] => d_req_o.addr[4].DATAIN
req_i.addr[5] => e_req_o.addr[5].DATAIN
req_i.addr[5] => a_req_o.addr[5].DATAIN
req_i.addr[5] => b_req_o.addr[5].DATAIN
req_i.addr[5] => d_req_o.addr[5].DATAIN
req_i.addr[6] => e_req_o.addr[6].DATAIN
req_i.addr[6] => a_req_o.addr[6].DATAIN
req_i.addr[6] => b_req_o.addr[6].DATAIN
req_i.addr[6] => d_req_o.addr[6].DATAIN
req_i.addr[7] => e_req_o.addr[7].DATAIN
req_i.addr[7] => a_req_o.addr[7].DATAIN
req_i.addr[7] => b_req_o.addr[7].DATAIN
req_i.addr[7] => d_req_o.addr[7].DATAIN
req_i.addr[8] => e_req_o.addr[8].DATAIN
req_i.addr[8] => a_req_o.addr[8].DATAIN
req_i.addr[8] => b_req_o.addr[8].DATAIN
req_i.addr[8] => d_req_o.addr[8].DATAIN
req_i.addr[9] => e_req_o.addr[9].DATAIN
req_i.addr[9] => a_req_o.addr[9].DATAIN
req_i.addr[9] => b_req_o.addr[9].DATAIN
req_i.addr[9] => d_req_o.addr[9].DATAIN
req_i.addr[10] => e_req_o.addr[10].DATAIN
req_i.addr[10] => a_req_o.addr[10].DATAIN
req_i.addr[10] => b_req_o.addr[10].DATAIN
req_i.addr[10] => d_req_o.addr[10].DATAIN
req_i.addr[11] => e_req_o.addr[11].DATAIN
req_i.addr[11] => a_req_o.addr[11].DATAIN
req_i.addr[11] => b_req_o.addr[11].DATAIN
req_i.addr[11] => d_req_o.addr[11].DATAIN
req_i.addr[12] => e_req_o.addr[12].DATAIN
req_i.addr[12] => a_req_o.addr[12].DATAIN
req_i.addr[12] => b_req_o.addr[12].DATAIN
req_i.addr[12] => d_req_o.addr[12].DATAIN
req_i.addr[13] => a_req_o.addr[13].DATAIN
req_i.addr[13] => b_req_o.addr[13].DATAIN
req_i.addr[13] => d_req_o.addr[13].DATAIN
req_i.addr[13] => e_req_o.addr[13].DATAIN
req_i.addr[13] => Equal2.IN18
req_i.addr[13] => Equal3.IN18
req_i.addr[14] => a_req_o.addr[14].DATAIN
req_i.addr[14] => b_req_o.addr[14].DATAIN
req_i.addr[14] => d_req_o.addr[14].DATAIN
req_i.addr[14] => e_req_o.addr[14].DATAIN
req_i.addr[14] => Equal2.IN17
req_i.addr[14] => Equal3.IN17
req_i.addr[15] => a_req_o.addr[15].DATAIN
req_i.addr[15] => b_req_o.addr[15].DATAIN
req_i.addr[15] => d_req_o.addr[15].DATAIN
req_i.addr[15] => e_req_o.addr[15].DATAIN
req_i.addr[15] => Equal1.IN16
req_i.addr[15] => Equal2.IN16
req_i.addr[15] => Equal3.IN16
req_i.addr[16] => a_req_o.addr[16].DATAIN
req_i.addr[16] => b_req_o.addr[16].DATAIN
req_i.addr[16] => d_req_o.addr[16].DATAIN
req_i.addr[16] => e_req_o.addr[16].DATAIN
req_i.addr[16] => Equal0.IN15
req_i.addr[16] => Equal1.IN15
req_i.addr[16] => Equal2.IN15
req_i.addr[16] => Equal3.IN15
req_i.addr[17] => a_req_o.addr[17].DATAIN
req_i.addr[17] => b_req_o.addr[17].DATAIN
req_i.addr[17] => d_req_o.addr[17].DATAIN
req_i.addr[17] => e_req_o.addr[17].DATAIN
req_i.addr[17] => Equal0.IN14
req_i.addr[17] => Equal1.IN14
req_i.addr[17] => Equal2.IN14
req_i.addr[17] => Equal3.IN14
req_i.addr[18] => a_req_o.addr[18].DATAIN
req_i.addr[18] => b_req_o.addr[18].DATAIN
req_i.addr[18] => d_req_o.addr[18].DATAIN
req_i.addr[18] => e_req_o.addr[18].DATAIN
req_i.addr[18] => Equal0.IN13
req_i.addr[18] => Equal1.IN13
req_i.addr[18] => Equal2.IN13
req_i.addr[18] => Equal3.IN13
req_i.addr[19] => a_req_o.addr[19].DATAIN
req_i.addr[19] => b_req_o.addr[19].DATAIN
req_i.addr[19] => d_req_o.addr[19].DATAIN
req_i.addr[19] => e_req_o.addr[19].DATAIN
req_i.addr[19] => Equal0.IN12
req_i.addr[19] => Equal1.IN12
req_i.addr[19] => Equal2.IN12
req_i.addr[19] => Equal3.IN12
req_i.addr[20] => a_req_o.addr[20].DATAIN
req_i.addr[20] => b_req_o.addr[20].DATAIN
req_i.addr[20] => d_req_o.addr[20].DATAIN
req_i.addr[20] => e_req_o.addr[20].DATAIN
req_i.addr[20] => Equal0.IN11
req_i.addr[20] => Equal1.IN11
req_i.addr[20] => Equal2.IN11
req_i.addr[20] => Equal3.IN11
req_i.addr[21] => a_req_o.addr[21].DATAIN
req_i.addr[21] => b_req_o.addr[21].DATAIN
req_i.addr[21] => d_req_o.addr[21].DATAIN
req_i.addr[21] => e_req_o.addr[21].DATAIN
req_i.addr[21] => Equal0.IN10
req_i.addr[21] => Equal1.IN10
req_i.addr[21] => Equal2.IN10
req_i.addr[21] => Equal3.IN10
req_i.addr[22] => a_req_o.addr[22].DATAIN
req_i.addr[22] => b_req_o.addr[22].DATAIN
req_i.addr[22] => d_req_o.addr[22].DATAIN
req_i.addr[22] => e_req_o.addr[22].DATAIN
req_i.addr[22] => Equal0.IN9
req_i.addr[22] => Equal1.IN9
req_i.addr[22] => Equal2.IN9
req_i.addr[22] => Equal3.IN9
req_i.addr[23] => a_req_o.addr[23].DATAIN
req_i.addr[23] => b_req_o.addr[23].DATAIN
req_i.addr[23] => d_req_o.addr[23].DATAIN
req_i.addr[23] => e_req_o.addr[23].DATAIN
req_i.addr[23] => Equal0.IN8
req_i.addr[23] => Equal1.IN8
req_i.addr[23] => Equal2.IN8
req_i.addr[23] => Equal3.IN8
req_i.addr[24] => a_req_o.addr[24].DATAIN
req_i.addr[24] => b_req_o.addr[24].DATAIN
req_i.addr[24] => d_req_o.addr[24].DATAIN
req_i.addr[24] => e_req_o.addr[24].DATAIN
req_i.addr[24] => Equal0.IN7
req_i.addr[24] => Equal1.IN7
req_i.addr[24] => Equal2.IN7
req_i.addr[24] => Equal3.IN7
req_i.addr[25] => a_req_o.addr[25].DATAIN
req_i.addr[25] => b_req_o.addr[25].DATAIN
req_i.addr[25] => d_req_o.addr[25].DATAIN
req_i.addr[25] => e_req_o.addr[25].DATAIN
req_i.addr[25] => Equal0.IN6
req_i.addr[25] => Equal1.IN6
req_i.addr[25] => Equal2.IN6
req_i.addr[25] => Equal3.IN6
req_i.addr[26] => a_req_o.addr[26].DATAIN
req_i.addr[26] => b_req_o.addr[26].DATAIN
req_i.addr[26] => d_req_o.addr[26].DATAIN
req_i.addr[26] => e_req_o.addr[26].DATAIN
req_i.addr[26] => Equal0.IN5
req_i.addr[26] => Equal1.IN5
req_i.addr[26] => Equal2.IN5
req_i.addr[26] => Equal3.IN5
req_i.addr[27] => a_req_o.addr[27].DATAIN
req_i.addr[27] => b_req_o.addr[27].DATAIN
req_i.addr[27] => d_req_o.addr[27].DATAIN
req_i.addr[27] => e_req_o.addr[27].DATAIN
req_i.addr[27] => Equal0.IN4
req_i.addr[27] => Equal1.IN4
req_i.addr[27] => Equal2.IN4
req_i.addr[27] => Equal3.IN4
req_i.addr[28] => a_req_o.addr[28].DATAIN
req_i.addr[28] => b_req_o.addr[28].DATAIN
req_i.addr[28] => d_req_o.addr[28].DATAIN
req_i.addr[28] => e_req_o.addr[28].DATAIN
req_i.addr[28] => Equal0.IN3
req_i.addr[28] => Equal1.IN3
req_i.addr[28] => Equal2.IN3
req_i.addr[28] => Equal3.IN3
req_i.addr[29] => a_req_o.addr[29].DATAIN
req_i.addr[29] => b_req_o.addr[29].DATAIN
req_i.addr[29] => d_req_o.addr[29].DATAIN
req_i.addr[29] => e_req_o.addr[29].DATAIN
req_i.addr[29] => Equal0.IN2
req_i.addr[29] => Equal1.IN2
req_i.addr[29] => Equal2.IN2
req_i.addr[29] => Equal3.IN2
req_i.addr[30] => a_req_o.addr[30].DATAIN
req_i.addr[30] => b_req_o.addr[30].DATAIN
req_i.addr[30] => d_req_o.addr[30].DATAIN
req_i.addr[30] => e_req_o.addr[30].DATAIN
req_i.addr[30] => Equal0.IN1
req_i.addr[30] => Equal1.IN1
req_i.addr[30] => Equal2.IN1
req_i.addr[30] => Equal3.IN1
req_i.addr[31] => a_req_o.addr[31].DATAIN
req_i.addr[31] => b_req_o.addr[31].DATAIN
req_i.addr[31] => d_req_o.addr[31].DATAIN
req_i.addr[31] => e_req_o.addr[31].DATAIN
req_i.addr[31] => Equal0.IN0
req_i.addr[31] => Equal1.IN0
req_i.addr[31] => Equal2.IN0
req_i.addr[31] => Equal3.IN0
rsp_o.err <= keeper.err.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE
a_req_o.fence <= req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
a_req_o.rvso <= req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
a_req_o.priv <= req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
a_req_o.src <= req_i.src.DB_MAX_OUTPUT_PORT_TYPE
a_req_o.rw <= req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
a_req_o.stb <= stb.DB_MAX_OUTPUT_PORT_TYPE
a_req_o.ben[0] <= req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.ben[1] <= req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.ben[2] <= req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.ben[3] <= req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[0] <= req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[1] <= req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[2] <= req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[3] <= req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[4] <= req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[5] <= req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[6] <= req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[7] <= req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[8] <= req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[9] <= req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[10] <= req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[11] <= req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[12] <= req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[13] <= req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[14] <= req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[15] <= req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[16] <= req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[17] <= req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[18] <= req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[19] <= req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[20] <= req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[21] <= req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[22] <= req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[23] <= req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[24] <= req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[25] <= req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[26] <= req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[27] <= req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[28] <= req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[29] <= req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[30] <= req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.data[31] <= req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[0] <= req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[1] <= req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[2] <= req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[3] <= req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[4] <= req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[5] <= req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[6] <= req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[7] <= req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[8] <= req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[9] <= req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[10] <= req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[11] <= req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[12] <= req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[13] <= req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[14] <= req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[15] <= req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[16] <= req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[17] <= req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[18] <= req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[19] <= req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[20] <= req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[21] <= req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[22] <= req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[23] <= req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[24] <= req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[25] <= req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[26] <= req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[27] <= req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[28] <= req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[29] <= req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[30] <= req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
a_req_o.addr[31] <= req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
a_rsp_i.err => err.IN0
a_rsp_i.ack => ack.IN0
a_rsp_i.data[0] => data.IN0
a_rsp_i.data[1] => data.IN0
a_rsp_i.data[2] => data.IN0
a_rsp_i.data[3] => data.IN0
a_rsp_i.data[4] => data.IN0
a_rsp_i.data[5] => data.IN0
a_rsp_i.data[6] => data.IN0
a_rsp_i.data[7] => data.IN0
a_rsp_i.data[8] => data.IN0
a_rsp_i.data[9] => data.IN0
a_rsp_i.data[10] => data.IN0
a_rsp_i.data[11] => data.IN0
a_rsp_i.data[12] => data.IN0
a_rsp_i.data[13] => data.IN0
a_rsp_i.data[14] => data.IN0
a_rsp_i.data[15] => data.IN0
a_rsp_i.data[16] => data.IN0
a_rsp_i.data[17] => data.IN0
a_rsp_i.data[18] => data.IN0
a_rsp_i.data[19] => data.IN0
a_rsp_i.data[20] => data.IN0
a_rsp_i.data[21] => data.IN0
a_rsp_i.data[22] => data.IN0
a_rsp_i.data[23] => data.IN0
a_rsp_i.data[24] => data.IN0
a_rsp_i.data[25] => data.IN0
a_rsp_i.data[26] => data.IN0
a_rsp_i.data[27] => data.IN0
a_rsp_i.data[28] => data.IN0
a_rsp_i.data[29] => data.IN0
a_rsp_i.data[30] => data.IN0
a_rsp_i.data[31] => data.IN0
b_req_o.fence <= req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
b_req_o.rvso <= req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
b_req_o.priv <= req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
b_req_o.src <= req_i.src.DB_MAX_OUTPUT_PORT_TYPE
b_req_o.rw <= req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
b_req_o.stb <= stb.DB_MAX_OUTPUT_PORT_TYPE
b_req_o.ben[0] <= req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.ben[1] <= req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.ben[2] <= req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.ben[3] <= req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[0] <= req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[1] <= req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[2] <= req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[3] <= req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[4] <= req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[5] <= req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[6] <= req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[7] <= req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[8] <= req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[9] <= req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[10] <= req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[11] <= req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[12] <= req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[13] <= req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[14] <= req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[15] <= req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[16] <= req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[17] <= req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[18] <= req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[19] <= req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[20] <= req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[21] <= req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[22] <= req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[23] <= req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[24] <= req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[25] <= req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[26] <= req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[27] <= req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[28] <= req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[29] <= req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[30] <= req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.data[31] <= req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[0] <= req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[1] <= req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[2] <= req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[3] <= req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[4] <= req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[5] <= req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[6] <= req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[7] <= req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[8] <= req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[9] <= req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[10] <= req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[11] <= req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[12] <= req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[13] <= req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[14] <= req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[15] <= req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[16] <= req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[17] <= req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[18] <= req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[19] <= req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[20] <= req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[21] <= req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[22] <= req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[23] <= req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[24] <= req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[25] <= req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[26] <= req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[27] <= req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[28] <= req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[29] <= req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[30] <= req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
b_req_o.addr[31] <= req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
b_rsp_i.err => err.IN1
b_rsp_i.ack => ack.IN1
b_rsp_i.data[0] => data.IN1
b_rsp_i.data[1] => data.IN1
b_rsp_i.data[2] => data.IN1
b_rsp_i.data[3] => data.IN1
b_rsp_i.data[4] => data.IN1
b_rsp_i.data[5] => data.IN1
b_rsp_i.data[6] => data.IN1
b_rsp_i.data[7] => data.IN1
b_rsp_i.data[8] => data.IN1
b_rsp_i.data[9] => data.IN1
b_rsp_i.data[10] => data.IN1
b_rsp_i.data[11] => data.IN1
b_rsp_i.data[12] => data.IN1
b_rsp_i.data[13] => data.IN1
b_rsp_i.data[14] => data.IN1
b_rsp_i.data[15] => data.IN1
b_rsp_i.data[16] => data.IN1
b_rsp_i.data[17] => data.IN1
b_rsp_i.data[18] => data.IN1
b_rsp_i.data[19] => data.IN1
b_rsp_i.data[20] => data.IN1
b_rsp_i.data[21] => data.IN1
b_rsp_i.data[22] => data.IN1
b_rsp_i.data[23] => data.IN1
b_rsp_i.data[24] => data.IN1
b_rsp_i.data[25] => data.IN1
b_rsp_i.data[26] => data.IN1
b_rsp_i.data[27] => data.IN1
b_rsp_i.data[28] => data.IN1
b_rsp_i.data[29] => data.IN1
b_rsp_i.data[30] => data.IN1
b_rsp_i.data[31] => data.IN1
c_req_o.fence <= <GND>
c_req_o.rvso <= <GND>
c_req_o.priv <= <GND>
c_req_o.src <= <GND>
c_req_o.rw <= <GND>
c_req_o.stb <= <GND>
c_req_o.ben[0] <= <GND>
c_req_o.ben[1] <= <GND>
c_req_o.ben[2] <= <GND>
c_req_o.ben[3] <= <GND>
c_req_o.data[0] <= <GND>
c_req_o.data[1] <= <GND>
c_req_o.data[2] <= <GND>
c_req_o.data[3] <= <GND>
c_req_o.data[4] <= <GND>
c_req_o.data[5] <= <GND>
c_req_o.data[6] <= <GND>
c_req_o.data[7] <= <GND>
c_req_o.data[8] <= <GND>
c_req_o.data[9] <= <GND>
c_req_o.data[10] <= <GND>
c_req_o.data[11] <= <GND>
c_req_o.data[12] <= <GND>
c_req_o.data[13] <= <GND>
c_req_o.data[14] <= <GND>
c_req_o.data[15] <= <GND>
c_req_o.data[16] <= <GND>
c_req_o.data[17] <= <GND>
c_req_o.data[18] <= <GND>
c_req_o.data[19] <= <GND>
c_req_o.data[20] <= <GND>
c_req_o.data[21] <= <GND>
c_req_o.data[22] <= <GND>
c_req_o.data[23] <= <GND>
c_req_o.data[24] <= <GND>
c_req_o.data[25] <= <GND>
c_req_o.data[26] <= <GND>
c_req_o.data[27] <= <GND>
c_req_o.data[28] <= <GND>
c_req_o.data[29] <= <GND>
c_req_o.data[30] <= <GND>
c_req_o.data[31] <= <GND>
c_req_o.addr[0] <= <GND>
c_req_o.addr[1] <= <GND>
c_req_o.addr[2] <= <GND>
c_req_o.addr[3] <= <GND>
c_req_o.addr[4] <= <GND>
c_req_o.addr[5] <= <GND>
c_req_o.addr[6] <= <GND>
c_req_o.addr[7] <= <GND>
c_req_o.addr[8] <= <GND>
c_req_o.addr[9] <= <GND>
c_req_o.addr[10] <= <GND>
c_req_o.addr[11] <= <GND>
c_req_o.addr[12] <= <GND>
c_req_o.addr[13] <= <GND>
c_req_o.addr[14] <= <GND>
c_req_o.addr[15] <= <GND>
c_req_o.addr[16] <= <GND>
c_req_o.addr[17] <= <GND>
c_req_o.addr[18] <= <GND>
c_req_o.addr[19] <= <GND>
c_req_o.addr[20] <= <GND>
c_req_o.addr[21] <= <GND>
c_req_o.addr[22] <= <GND>
c_req_o.addr[23] <= <GND>
c_req_o.addr[24] <= <GND>
c_req_o.addr[25] <= <GND>
c_req_o.addr[26] <= <GND>
c_req_o.addr[27] <= <GND>
c_req_o.addr[28] <= <GND>
c_req_o.addr[29] <= <GND>
c_req_o.addr[30] <= <GND>
c_req_o.addr[31] <= <GND>
c_rsp_i.err => ~NO_FANOUT~
c_rsp_i.ack => ~NO_FANOUT~
c_rsp_i.data[0] => ~NO_FANOUT~
c_rsp_i.data[1] => ~NO_FANOUT~
c_rsp_i.data[2] => ~NO_FANOUT~
c_rsp_i.data[3] => ~NO_FANOUT~
c_rsp_i.data[4] => ~NO_FANOUT~
c_rsp_i.data[5] => ~NO_FANOUT~
c_rsp_i.data[6] => ~NO_FANOUT~
c_rsp_i.data[7] => ~NO_FANOUT~
c_rsp_i.data[8] => ~NO_FANOUT~
c_rsp_i.data[9] => ~NO_FANOUT~
c_rsp_i.data[10] => ~NO_FANOUT~
c_rsp_i.data[11] => ~NO_FANOUT~
c_rsp_i.data[12] => ~NO_FANOUT~
c_rsp_i.data[13] => ~NO_FANOUT~
c_rsp_i.data[14] => ~NO_FANOUT~
c_rsp_i.data[15] => ~NO_FANOUT~
c_rsp_i.data[16] => ~NO_FANOUT~
c_rsp_i.data[17] => ~NO_FANOUT~
c_rsp_i.data[18] => ~NO_FANOUT~
c_rsp_i.data[19] => ~NO_FANOUT~
c_rsp_i.data[20] => ~NO_FANOUT~
c_rsp_i.data[21] => ~NO_FANOUT~
c_rsp_i.data[22] => ~NO_FANOUT~
c_rsp_i.data[23] => ~NO_FANOUT~
c_rsp_i.data[24] => ~NO_FANOUT~
c_rsp_i.data[25] => ~NO_FANOUT~
c_rsp_i.data[26] => ~NO_FANOUT~
c_rsp_i.data[27] => ~NO_FANOUT~
c_rsp_i.data[28] => ~NO_FANOUT~
c_rsp_i.data[29] => ~NO_FANOUT~
c_rsp_i.data[30] => ~NO_FANOUT~
c_rsp_i.data[31] => ~NO_FANOUT~
d_req_o.fence <= req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
d_req_o.rvso <= req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
d_req_o.priv <= req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
d_req_o.src <= req_i.src.DB_MAX_OUTPUT_PORT_TYPE
d_req_o.rw <= req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
d_req_o.stb <= stb.DB_MAX_OUTPUT_PORT_TYPE
d_req_o.ben[0] <= req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.ben[1] <= req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.ben[2] <= req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.ben[3] <= req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[0] <= req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[1] <= req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[2] <= req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[3] <= req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[4] <= req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[5] <= req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[6] <= req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[7] <= req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[8] <= req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[9] <= req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[10] <= req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[11] <= req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[12] <= req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[13] <= req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[14] <= req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[15] <= req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[16] <= req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[17] <= req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[18] <= req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[19] <= req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[20] <= req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[21] <= req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[22] <= req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[23] <= req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[24] <= req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[25] <= req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[26] <= req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[27] <= req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[28] <= req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[29] <= req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[30] <= req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.data[31] <= req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[0] <= req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[1] <= req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[2] <= req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[3] <= req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[4] <= req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[5] <= req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[6] <= req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[7] <= req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[8] <= req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[9] <= req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[10] <= req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[11] <= req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[12] <= req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[13] <= req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[14] <= req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[15] <= req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[16] <= req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[17] <= req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[18] <= req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[19] <= req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[20] <= req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[21] <= req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[22] <= req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[23] <= req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[24] <= req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[25] <= req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[26] <= req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[27] <= req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[28] <= req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[29] <= req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[30] <= req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
d_req_o.addr[31] <= req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
d_rsp_i.err => err.IN1
d_rsp_i.ack => ack.IN1
d_rsp_i.data[0] => data.IN1
d_rsp_i.data[1] => data.IN1
d_rsp_i.data[2] => data.IN1
d_rsp_i.data[3] => data.IN1
d_rsp_i.data[4] => data.IN1
d_rsp_i.data[5] => data.IN1
d_rsp_i.data[6] => data.IN1
d_rsp_i.data[7] => data.IN1
d_rsp_i.data[8] => data.IN1
d_rsp_i.data[9] => data.IN1
d_rsp_i.data[10] => data.IN1
d_rsp_i.data[11] => data.IN1
d_rsp_i.data[12] => data.IN1
d_rsp_i.data[13] => data.IN1
d_rsp_i.data[14] => data.IN1
d_rsp_i.data[15] => data.IN1
d_rsp_i.data[16] => data.IN1
d_rsp_i.data[17] => data.IN1
d_rsp_i.data[18] => data.IN1
d_rsp_i.data[19] => data.IN1
d_rsp_i.data[20] => data.IN1
d_rsp_i.data[21] => data.IN1
d_rsp_i.data[22] => data.IN1
d_rsp_i.data[23] => data.IN1
d_rsp_i.data[24] => data.IN1
d_rsp_i.data[25] => data.IN1
d_rsp_i.data[26] => data.IN1
d_rsp_i.data[27] => data.IN1
d_rsp_i.data[28] => data.IN1
d_rsp_i.data[29] => data.IN1
d_rsp_i.data[30] => data.IN1
d_rsp_i.data[31] => data.IN1
e_req_o.fence <= req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
e_req_o.rvso <= req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
e_req_o.priv <= req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
e_req_o.src <= req_i.src.DB_MAX_OUTPUT_PORT_TYPE
e_req_o.rw <= req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
e_req_o.stb <= stb.DB_MAX_OUTPUT_PORT_TYPE
e_req_o.ben[0] <= req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.ben[1] <= req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.ben[2] <= req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.ben[3] <= req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[0] <= req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[1] <= req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[2] <= req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[3] <= req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[4] <= req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[5] <= req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[6] <= req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[7] <= req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[8] <= req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[9] <= req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[10] <= req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[11] <= req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[12] <= req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[13] <= req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[14] <= req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[15] <= req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[16] <= req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[17] <= req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[18] <= req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[19] <= req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[20] <= req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[21] <= req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[22] <= req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[23] <= req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[24] <= req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[25] <= req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[26] <= req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[27] <= req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[28] <= req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[29] <= req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[30] <= req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.data[31] <= req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[0] <= req_i.addr[0].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[1] <= req_i.addr[1].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[2] <= req_i.addr[2].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[3] <= req_i.addr[3].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[4] <= req_i.addr[4].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[5] <= req_i.addr[5].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[6] <= req_i.addr[6].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[7] <= req_i.addr[7].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[8] <= req_i.addr[8].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[9] <= req_i.addr[9].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[10] <= req_i.addr[10].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[11] <= req_i.addr[11].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[12] <= req_i.addr[12].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[13] <= req_i.addr[13].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[14] <= req_i.addr[14].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[15] <= req_i.addr[15].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[16] <= req_i.addr[16].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[17] <= req_i.addr[17].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[18] <= req_i.addr[18].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[19] <= req_i.addr[19].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[20] <= req_i.addr[20].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[21] <= req_i.addr[21].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[22] <= req_i.addr[22].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[23] <= req_i.addr[23].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[24] <= req_i.addr[24].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[25] <= req_i.addr[25].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[26] <= req_i.addr[26].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[27] <= req_i.addr[27].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[28] <= req_i.addr[28].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[29] <= req_i.addr[29].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[30] <= req_i.addr[30].DB_MAX_OUTPUT_PORT_TYPE
e_req_o.addr[31] <= req_i.addr[31].DB_MAX_OUTPUT_PORT_TYPE
e_rsp_i.err => \response:tmp_v.err.IN1
e_rsp_i.ack => ack.IN1
e_rsp_i.data[0] => data.IN1
e_rsp_i.data[1] => data.IN1
e_rsp_i.data[2] => data.IN1
e_rsp_i.data[3] => data.IN1
e_rsp_i.data[4] => data.IN1
e_rsp_i.data[5] => data.IN1
e_rsp_i.data[6] => data.IN1
e_rsp_i.data[7] => data.IN1
e_rsp_i.data[8] => data.IN1
e_rsp_i.data[9] => data.IN1
e_rsp_i.data[10] => data.IN1
e_rsp_i.data[11] => data.IN1
e_rsp_i.data[12] => data.IN1
e_rsp_i.data[13] => data.IN1
e_rsp_i.data[14] => data.IN1
e_rsp_i.data[15] => data.IN1
e_rsp_i.data[16] => data.IN1
e_rsp_i.data[17] => data.IN1
e_rsp_i.data[18] => data.IN1
e_rsp_i.data[19] => data.IN1
e_rsp_i.data[20] => data.IN1
e_rsp_i.data[21] => data.IN1
e_rsp_i.data[22] => data.IN1
e_rsp_i.data[23] => data.IN1
e_rsp_i.data[24] => data.IN1
e_rsp_i.data[25] => data.IN1
e_rsp_i.data[26] => data.IN1
e_rsp_i.data[27] => data.IN1
e_rsp_i.data[28] => data.IN1
e_rsp_i.data[29] => data.IN1
e_rsp_i.data[30] => data.IN1
e_rsp_i.data[31] => data.IN1
x_req_o.fence <= <GND>
x_req_o.rvso <= <GND>
x_req_o.priv <= <GND>
x_req_o.src <= <GND>
x_req_o.rw <= <GND>
x_req_o.stb <= <GND>
x_req_o.ben[0] <= <GND>
x_req_o.ben[1] <= <GND>
x_req_o.ben[2] <= <GND>
x_req_o.ben[3] <= <GND>
x_req_o.data[0] <= <GND>
x_req_o.data[1] <= <GND>
x_req_o.data[2] <= <GND>
x_req_o.data[3] <= <GND>
x_req_o.data[4] <= <GND>
x_req_o.data[5] <= <GND>
x_req_o.data[6] <= <GND>
x_req_o.data[7] <= <GND>
x_req_o.data[8] <= <GND>
x_req_o.data[9] <= <GND>
x_req_o.data[10] <= <GND>
x_req_o.data[11] <= <GND>
x_req_o.data[12] <= <GND>
x_req_o.data[13] <= <GND>
x_req_o.data[14] <= <GND>
x_req_o.data[15] <= <GND>
x_req_o.data[16] <= <GND>
x_req_o.data[17] <= <GND>
x_req_o.data[18] <= <GND>
x_req_o.data[19] <= <GND>
x_req_o.data[20] <= <GND>
x_req_o.data[21] <= <GND>
x_req_o.data[22] <= <GND>
x_req_o.data[23] <= <GND>
x_req_o.data[24] <= <GND>
x_req_o.data[25] <= <GND>
x_req_o.data[26] <= <GND>
x_req_o.data[27] <= <GND>
x_req_o.data[28] <= <GND>
x_req_o.data[29] <= <GND>
x_req_o.data[30] <= <GND>
x_req_o.data[31] <= <GND>
x_req_o.addr[0] <= <GND>
x_req_o.addr[1] <= <GND>
x_req_o.addr[2] <= <GND>
x_req_o.addr[3] <= <GND>
x_req_o.addr[4] <= <GND>
x_req_o.addr[5] <= <GND>
x_req_o.addr[6] <= <GND>
x_req_o.addr[7] <= <GND>
x_req_o.addr[8] <= <GND>
x_req_o.addr[9] <= <GND>
x_req_o.addr[10] <= <GND>
x_req_o.addr[11] <= <GND>
x_req_o.addr[12] <= <GND>
x_req_o.addr[13] <= <GND>
x_req_o.addr[14] <= <GND>
x_req_o.addr[15] <= <GND>
x_req_o.addr[16] <= <GND>
x_req_o.addr[17] <= <GND>
x_req_o.addr[18] <= <GND>
x_req_o.addr[19] <= <GND>
x_req_o.addr[20] <= <GND>
x_req_o.addr[21] <= <GND>
x_req_o.addr[22] <= <GND>
x_req_o.addr[23] <= <GND>
x_req_o.addr[24] <= <GND>
x_req_o.addr[25] <= <GND>
x_req_o.addr[26] <= <GND>
x_req_o.addr[27] <= <GND>
x_req_o.addr[28] <= <GND>
x_req_o.addr[29] <= <GND>
x_req_o.addr[30] <= <GND>
x_req_o.addr[31] <= <GND>
x_rsp_i.err => ~NO_FANOUT~
x_rsp_i.ack => ~NO_FANOUT~
x_rsp_i.data[0] => ~NO_FANOUT~
x_rsp_i.data[1] => ~NO_FANOUT~
x_rsp_i.data[2] => ~NO_FANOUT~
x_rsp_i.data[3] => ~NO_FANOUT~
x_rsp_i.data[4] => ~NO_FANOUT~
x_rsp_i.data[5] => ~NO_FANOUT~
x_rsp_i.data[6] => ~NO_FANOUT~
x_rsp_i.data[7] => ~NO_FANOUT~
x_rsp_i.data[8] => ~NO_FANOUT~
x_rsp_i.data[9] => ~NO_FANOUT~
x_rsp_i.data[10] => ~NO_FANOUT~
x_rsp_i.data[11] => ~NO_FANOUT~
x_rsp_i.data[12] => ~NO_FANOUT~
x_rsp_i.data[13] => ~NO_FANOUT~
x_rsp_i.data[14] => ~NO_FANOUT~
x_rsp_i.data[15] => ~NO_FANOUT~
x_rsp_i.data[16] => ~NO_FANOUT~
x_rsp_i.data[17] => ~NO_FANOUT~
x_rsp_i.data[18] => ~NO_FANOUT~
x_rsp_i.data[19] => ~NO_FANOUT~
x_rsp_i.data[20] => ~NO_FANOUT~
x_rsp_i.data[21] => ~NO_FANOUT~
x_rsp_i.data[22] => ~NO_FANOUT~
x_rsp_i.data[23] => ~NO_FANOUT~
x_rsp_i.data[24] => ~NO_FANOUT~
x_rsp_i.data[25] => ~NO_FANOUT~
x_rsp_i.data[26] => ~NO_FANOUT~
x_rsp_i.data[27] => ~NO_FANOUT~
x_rsp_i.data[28] => ~NO_FANOUT~
x_rsp_i.data[29] => ~NO_FANOUT~
x_rsp_i.data[30] => ~NO_FANOUT~
x_rsp_i.data[31] => ~NO_FANOUT~


|top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst
clk_i => mem_ram_b0~22.CLK
clk_i => mem_ram_b0~0.CLK
clk_i => mem_ram_b0~1.CLK
clk_i => mem_ram_b0~2.CLK
clk_i => mem_ram_b0~3.CLK
clk_i => mem_ram_b0~4.CLK
clk_i => mem_ram_b0~5.CLK
clk_i => mem_ram_b0~6.CLK
clk_i => mem_ram_b0~7.CLK
clk_i => mem_ram_b0~8.CLK
clk_i => mem_ram_b0~9.CLK
clk_i => mem_ram_b0~10.CLK
clk_i => mem_ram_b0~11.CLK
clk_i => mem_ram_b0~12.CLK
clk_i => mem_ram_b0~13.CLK
clk_i => mem_ram_b0~14.CLK
clk_i => mem_ram_b0~15.CLK
clk_i => mem_ram_b0~16.CLK
clk_i => mem_ram_b0~17.CLK
clk_i => mem_ram_b0~18.CLK
clk_i => mem_ram_b0~19.CLK
clk_i => mem_ram_b0~20.CLK
clk_i => mem_ram_b0~21.CLK
clk_i => mem_ram_b1~0.CLK
clk_i => mem_ram_b1~1.CLK
clk_i => mem_ram_b1~2.CLK
clk_i => mem_ram_b1~3.CLK
clk_i => mem_ram_b1~4.CLK
clk_i => mem_ram_b1~5.CLK
clk_i => mem_ram_b1~6.CLK
clk_i => mem_ram_b1~7.CLK
clk_i => mem_ram_b1~8.CLK
clk_i => mem_ram_b1~9.CLK
clk_i => mem_ram_b1~10.CLK
clk_i => mem_ram_b1~11.CLK
clk_i => mem_ram_b1~12.CLK
clk_i => mem_ram_b1~13.CLK
clk_i => mem_ram_b1~14.CLK
clk_i => mem_ram_b1~15.CLK
clk_i => mem_ram_b1~16.CLK
clk_i => mem_ram_b1~17.CLK
clk_i => mem_ram_b1~18.CLK
clk_i => mem_ram_b1~19.CLK
clk_i => mem_ram_b1~20.CLK
clk_i => mem_ram_b1~21.CLK
clk_i => mem_ram_b1~22.CLK
clk_i => mem_ram_b2~0.CLK
clk_i => mem_ram_b2~1.CLK
clk_i => mem_ram_b2~2.CLK
clk_i => mem_ram_b2~3.CLK
clk_i => mem_ram_b2~4.CLK
clk_i => mem_ram_b2~5.CLK
clk_i => mem_ram_b2~6.CLK
clk_i => mem_ram_b2~7.CLK
clk_i => mem_ram_b2~8.CLK
clk_i => mem_ram_b2~9.CLK
clk_i => mem_ram_b2~10.CLK
clk_i => mem_ram_b2~11.CLK
clk_i => mem_ram_b2~12.CLK
clk_i => mem_ram_b2~13.CLK
clk_i => mem_ram_b2~14.CLK
clk_i => mem_ram_b2~15.CLK
clk_i => mem_ram_b2~16.CLK
clk_i => mem_ram_b2~17.CLK
clk_i => mem_ram_b2~18.CLK
clk_i => mem_ram_b2~19.CLK
clk_i => mem_ram_b2~20.CLK
clk_i => mem_ram_b2~21.CLK
clk_i => mem_ram_b2~22.CLK
clk_i => mem_ram_b3~0.CLK
clk_i => mem_ram_b3~1.CLK
clk_i => mem_ram_b3~2.CLK
clk_i => mem_ram_b3~3.CLK
clk_i => mem_ram_b3~4.CLK
clk_i => mem_ram_b3~5.CLK
clk_i => mem_ram_b3~6.CLK
clk_i => mem_ram_b3~7.CLK
clk_i => mem_ram_b3~8.CLK
clk_i => mem_ram_b3~9.CLK
clk_i => mem_ram_b3~10.CLK
clk_i => mem_ram_b3~11.CLK
clk_i => mem_ram_b3~12.CLK
clk_i => mem_ram_b3~13.CLK
clk_i => mem_ram_b3~14.CLK
clk_i => mem_ram_b3~15.CLK
clk_i => mem_ram_b3~16.CLK
clk_i => mem_ram_b3~17.CLK
clk_i => mem_ram_b3~18.CLK
clk_i => mem_ram_b3~19.CLK
clk_i => mem_ram_b3~20.CLK
clk_i => mem_ram_b3~21.CLK
clk_i => mem_ram_b3~22.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => rden.CLK
clk_i => rdata[0].CLK
clk_i => rdata[1].CLK
clk_i => rdata[2].CLK
clk_i => rdata[3].CLK
clk_i => rdata[4].CLK
clk_i => rdata[5].CLK
clk_i => rdata[6].CLK
clk_i => rdata[7].CLK
clk_i => rdata[8].CLK
clk_i => rdata[9].CLK
clk_i => rdata[10].CLK
clk_i => rdata[11].CLK
clk_i => rdata[12].CLK
clk_i => rdata[13].CLK
clk_i => rdata[14].CLK
clk_i => rdata[15].CLK
clk_i => rdata[16].CLK
clk_i => rdata[17].CLK
clk_i => rdata[18].CLK
clk_i => rdata[19].CLK
clk_i => rdata[20].CLK
clk_i => rdata[21].CLK
clk_i => rdata[22].CLK
clk_i => rdata[23].CLK
clk_i => rdata[24].CLK
clk_i => rdata[25].CLK
clk_i => rdata[26].CLK
clk_i => rdata[27].CLK
clk_i => rdata[28].CLK
clk_i => rdata[29].CLK
clk_i => rdata[30].CLK
clk_i => rdata[31].CLK
clk_i => mem_ram_b0.CLK0
clk_i => mem_ram_b1.CLK0
clk_i => mem_ram_b2.CLK0
clk_i => mem_ram_b3.CLK0
rstn_i => bus_rsp_o.ack~reg0.ACLR
rstn_i => rden.ACLR
bus_req_i.fence => ~NO_FANOUT~
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.rw => mem_access.IN0
bus_req_i.rw => rden.IN0
bus_req_i.stb => mem_access.IN1
bus_req_i.stb => rden.IN1
bus_req_i.stb => bus_rsp_o.ack~reg0.DATAIN
bus_req_i.ben[0] => mem_ram_b0.DATAB
bus_req_i.ben[1] => mem_ram_b1.DATAB
bus_req_i.ben[2] => mem_ram_b2.DATAB
bus_req_i.ben[3] => mem_ram_b3.DATAB
bus_req_i.data[0] => mem_ram_b0~21.DATAIN
bus_req_i.data[0] => mem_ram_b0.DATAIN
bus_req_i.data[1] => mem_ram_b0~20.DATAIN
bus_req_i.data[1] => mem_ram_b0.DATAIN1
bus_req_i.data[2] => mem_ram_b0~19.DATAIN
bus_req_i.data[2] => mem_ram_b0.DATAIN2
bus_req_i.data[3] => mem_ram_b0~18.DATAIN
bus_req_i.data[3] => mem_ram_b0.DATAIN3
bus_req_i.data[4] => mem_ram_b0~17.DATAIN
bus_req_i.data[4] => mem_ram_b0.DATAIN4
bus_req_i.data[5] => mem_ram_b0~16.DATAIN
bus_req_i.data[5] => mem_ram_b0.DATAIN5
bus_req_i.data[6] => mem_ram_b0~15.DATAIN
bus_req_i.data[6] => mem_ram_b0.DATAIN6
bus_req_i.data[7] => mem_ram_b0~14.DATAIN
bus_req_i.data[7] => mem_ram_b0.DATAIN7
bus_req_i.data[8] => mem_ram_b1~22.DATAIN
bus_req_i.data[8] => mem_ram_b1.DATAIN
bus_req_i.data[9] => mem_ram_b1~21.DATAIN
bus_req_i.data[9] => mem_ram_b1.DATAIN1
bus_req_i.data[10] => mem_ram_b1~20.DATAIN
bus_req_i.data[10] => mem_ram_b1.DATAIN2
bus_req_i.data[11] => mem_ram_b1~19.DATAIN
bus_req_i.data[11] => mem_ram_b1.DATAIN3
bus_req_i.data[12] => mem_ram_b1~18.DATAIN
bus_req_i.data[12] => mem_ram_b1.DATAIN4
bus_req_i.data[13] => mem_ram_b1~17.DATAIN
bus_req_i.data[13] => mem_ram_b1.DATAIN5
bus_req_i.data[14] => mem_ram_b1~16.DATAIN
bus_req_i.data[14] => mem_ram_b1.DATAIN6
bus_req_i.data[15] => mem_ram_b1~15.DATAIN
bus_req_i.data[15] => mem_ram_b1.DATAIN7
bus_req_i.data[16] => mem_ram_b2~22.DATAIN
bus_req_i.data[16] => mem_ram_b2.DATAIN
bus_req_i.data[17] => mem_ram_b2~21.DATAIN
bus_req_i.data[17] => mem_ram_b2.DATAIN1
bus_req_i.data[18] => mem_ram_b2~20.DATAIN
bus_req_i.data[18] => mem_ram_b2.DATAIN2
bus_req_i.data[19] => mem_ram_b2~19.DATAIN
bus_req_i.data[19] => mem_ram_b2.DATAIN3
bus_req_i.data[20] => mem_ram_b2~18.DATAIN
bus_req_i.data[20] => mem_ram_b2.DATAIN4
bus_req_i.data[21] => mem_ram_b2~17.DATAIN
bus_req_i.data[21] => mem_ram_b2.DATAIN5
bus_req_i.data[22] => mem_ram_b2~16.DATAIN
bus_req_i.data[22] => mem_ram_b2.DATAIN6
bus_req_i.data[23] => mem_ram_b2~15.DATAIN
bus_req_i.data[23] => mem_ram_b2.DATAIN7
bus_req_i.data[24] => mem_ram_b3~22.DATAIN
bus_req_i.data[24] => mem_ram_b3.DATAIN
bus_req_i.data[25] => mem_ram_b3~21.DATAIN
bus_req_i.data[25] => mem_ram_b3.DATAIN1
bus_req_i.data[26] => mem_ram_b3~20.DATAIN
bus_req_i.data[26] => mem_ram_b3.DATAIN2
bus_req_i.data[27] => mem_ram_b3~19.DATAIN
bus_req_i.data[27] => mem_ram_b3.DATAIN3
bus_req_i.data[28] => mem_ram_b3~18.DATAIN
bus_req_i.data[28] => mem_ram_b3.DATAIN4
bus_req_i.data[29] => mem_ram_b3~17.DATAIN
bus_req_i.data[29] => mem_ram_b3.DATAIN5
bus_req_i.data[30] => mem_ram_b3~16.DATAIN
bus_req_i.data[30] => mem_ram_b3.DATAIN6
bus_req_i.data[31] => mem_ram_b3~15.DATAIN
bus_req_i.data[31] => mem_ram_b3.DATAIN7
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => mem_ram_b0~13.DATAIN
bus_req_i.addr[2] => mem_ram_b1~14.DATAIN
bus_req_i.addr[2] => mem_ram_b2~14.DATAIN
bus_req_i.addr[2] => mem_ram_b3~14.DATAIN
bus_req_i.addr[2] => mem_ram_b0.WADDR
bus_req_i.addr[2] => mem_ram_b0.RADDR
bus_req_i.addr[2] => mem_ram_b1.WADDR
bus_req_i.addr[2] => mem_ram_b1.RADDR
bus_req_i.addr[2] => mem_ram_b2.WADDR
bus_req_i.addr[2] => mem_ram_b2.RADDR
bus_req_i.addr[2] => mem_ram_b3.WADDR
bus_req_i.addr[2] => mem_ram_b3.RADDR
bus_req_i.addr[3] => mem_ram_b0~12.DATAIN
bus_req_i.addr[3] => mem_ram_b1~13.DATAIN
bus_req_i.addr[3] => mem_ram_b2~13.DATAIN
bus_req_i.addr[3] => mem_ram_b3~13.DATAIN
bus_req_i.addr[3] => mem_ram_b0.WADDR1
bus_req_i.addr[3] => mem_ram_b0.RADDR1
bus_req_i.addr[3] => mem_ram_b1.WADDR1
bus_req_i.addr[3] => mem_ram_b1.RADDR1
bus_req_i.addr[3] => mem_ram_b2.WADDR1
bus_req_i.addr[3] => mem_ram_b2.RADDR1
bus_req_i.addr[3] => mem_ram_b3.WADDR1
bus_req_i.addr[3] => mem_ram_b3.RADDR1
bus_req_i.addr[4] => mem_ram_b0~11.DATAIN
bus_req_i.addr[4] => mem_ram_b1~12.DATAIN
bus_req_i.addr[4] => mem_ram_b2~12.DATAIN
bus_req_i.addr[4] => mem_ram_b3~12.DATAIN
bus_req_i.addr[4] => mem_ram_b0.WADDR2
bus_req_i.addr[4] => mem_ram_b0.RADDR2
bus_req_i.addr[4] => mem_ram_b1.WADDR2
bus_req_i.addr[4] => mem_ram_b1.RADDR2
bus_req_i.addr[4] => mem_ram_b2.WADDR2
bus_req_i.addr[4] => mem_ram_b2.RADDR2
bus_req_i.addr[4] => mem_ram_b3.WADDR2
bus_req_i.addr[4] => mem_ram_b3.RADDR2
bus_req_i.addr[5] => mem_ram_b0~10.DATAIN
bus_req_i.addr[5] => mem_ram_b1~11.DATAIN
bus_req_i.addr[5] => mem_ram_b2~11.DATAIN
bus_req_i.addr[5] => mem_ram_b3~11.DATAIN
bus_req_i.addr[5] => mem_ram_b0.WADDR3
bus_req_i.addr[5] => mem_ram_b0.RADDR3
bus_req_i.addr[5] => mem_ram_b1.WADDR3
bus_req_i.addr[5] => mem_ram_b1.RADDR3
bus_req_i.addr[5] => mem_ram_b2.WADDR3
bus_req_i.addr[5] => mem_ram_b2.RADDR3
bus_req_i.addr[5] => mem_ram_b3.WADDR3
bus_req_i.addr[5] => mem_ram_b3.RADDR3
bus_req_i.addr[6] => mem_ram_b0~9.DATAIN
bus_req_i.addr[6] => mem_ram_b1~10.DATAIN
bus_req_i.addr[6] => mem_ram_b2~10.DATAIN
bus_req_i.addr[6] => mem_ram_b3~10.DATAIN
bus_req_i.addr[6] => mem_ram_b0.WADDR4
bus_req_i.addr[6] => mem_ram_b0.RADDR4
bus_req_i.addr[6] => mem_ram_b1.WADDR4
bus_req_i.addr[6] => mem_ram_b1.RADDR4
bus_req_i.addr[6] => mem_ram_b2.WADDR4
bus_req_i.addr[6] => mem_ram_b2.RADDR4
bus_req_i.addr[6] => mem_ram_b3.WADDR4
bus_req_i.addr[6] => mem_ram_b3.RADDR4
bus_req_i.addr[7] => mem_ram_b0~8.DATAIN
bus_req_i.addr[7] => mem_ram_b1~9.DATAIN
bus_req_i.addr[7] => mem_ram_b2~9.DATAIN
bus_req_i.addr[7] => mem_ram_b3~9.DATAIN
bus_req_i.addr[7] => mem_ram_b0.WADDR5
bus_req_i.addr[7] => mem_ram_b0.RADDR5
bus_req_i.addr[7] => mem_ram_b1.WADDR5
bus_req_i.addr[7] => mem_ram_b1.RADDR5
bus_req_i.addr[7] => mem_ram_b2.WADDR5
bus_req_i.addr[7] => mem_ram_b2.RADDR5
bus_req_i.addr[7] => mem_ram_b3.WADDR5
bus_req_i.addr[7] => mem_ram_b3.RADDR5
bus_req_i.addr[8] => mem_ram_b0~7.DATAIN
bus_req_i.addr[8] => mem_ram_b1~8.DATAIN
bus_req_i.addr[8] => mem_ram_b2~8.DATAIN
bus_req_i.addr[8] => mem_ram_b3~8.DATAIN
bus_req_i.addr[8] => mem_ram_b0.WADDR6
bus_req_i.addr[8] => mem_ram_b0.RADDR6
bus_req_i.addr[8] => mem_ram_b1.WADDR6
bus_req_i.addr[8] => mem_ram_b1.RADDR6
bus_req_i.addr[8] => mem_ram_b2.WADDR6
bus_req_i.addr[8] => mem_ram_b2.RADDR6
bus_req_i.addr[8] => mem_ram_b3.WADDR6
bus_req_i.addr[8] => mem_ram_b3.RADDR6
bus_req_i.addr[9] => mem_ram_b0~6.DATAIN
bus_req_i.addr[9] => mem_ram_b1~7.DATAIN
bus_req_i.addr[9] => mem_ram_b2~7.DATAIN
bus_req_i.addr[9] => mem_ram_b3~7.DATAIN
bus_req_i.addr[9] => mem_ram_b0.WADDR7
bus_req_i.addr[9] => mem_ram_b0.RADDR7
bus_req_i.addr[9] => mem_ram_b1.WADDR7
bus_req_i.addr[9] => mem_ram_b1.RADDR7
bus_req_i.addr[9] => mem_ram_b2.WADDR7
bus_req_i.addr[9] => mem_ram_b2.RADDR7
bus_req_i.addr[9] => mem_ram_b3.WADDR7
bus_req_i.addr[9] => mem_ram_b3.RADDR7
bus_req_i.addr[10] => mem_ram_b0~5.DATAIN
bus_req_i.addr[10] => mem_ram_b1~6.DATAIN
bus_req_i.addr[10] => mem_ram_b2~6.DATAIN
bus_req_i.addr[10] => mem_ram_b3~6.DATAIN
bus_req_i.addr[10] => mem_ram_b0.WADDR8
bus_req_i.addr[10] => mem_ram_b0.RADDR8
bus_req_i.addr[10] => mem_ram_b1.WADDR8
bus_req_i.addr[10] => mem_ram_b1.RADDR8
bus_req_i.addr[10] => mem_ram_b2.WADDR8
bus_req_i.addr[10] => mem_ram_b2.RADDR8
bus_req_i.addr[10] => mem_ram_b3.WADDR8
bus_req_i.addr[10] => mem_ram_b3.RADDR8
bus_req_i.addr[11] => mem_ram_b0~4.DATAIN
bus_req_i.addr[11] => mem_ram_b1~5.DATAIN
bus_req_i.addr[11] => mem_ram_b2~5.DATAIN
bus_req_i.addr[11] => mem_ram_b3~5.DATAIN
bus_req_i.addr[11] => mem_ram_b0.WADDR9
bus_req_i.addr[11] => mem_ram_b0.RADDR9
bus_req_i.addr[11] => mem_ram_b1.WADDR9
bus_req_i.addr[11] => mem_ram_b1.RADDR9
bus_req_i.addr[11] => mem_ram_b2.WADDR9
bus_req_i.addr[11] => mem_ram_b2.RADDR9
bus_req_i.addr[11] => mem_ram_b3.WADDR9
bus_req_i.addr[11] => mem_ram_b3.RADDR9
bus_req_i.addr[12] => mem_ram_b0~3.DATAIN
bus_req_i.addr[12] => mem_ram_b1~4.DATAIN
bus_req_i.addr[12] => mem_ram_b2~4.DATAIN
bus_req_i.addr[12] => mem_ram_b3~4.DATAIN
bus_req_i.addr[12] => mem_ram_b0.WADDR10
bus_req_i.addr[12] => mem_ram_b0.RADDR10
bus_req_i.addr[12] => mem_ram_b1.WADDR10
bus_req_i.addr[12] => mem_ram_b1.RADDR10
bus_req_i.addr[12] => mem_ram_b2.WADDR10
bus_req_i.addr[12] => mem_ram_b2.RADDR10
bus_req_i.addr[12] => mem_ram_b3.WADDR10
bus_req_i.addr[12] => mem_ram_b3.RADDR10
bus_req_i.addr[13] => mem_ram_b0~2.DATAIN
bus_req_i.addr[13] => mem_ram_b1~3.DATAIN
bus_req_i.addr[13] => mem_ram_b2~3.DATAIN
bus_req_i.addr[13] => mem_ram_b3~3.DATAIN
bus_req_i.addr[13] => mem_ram_b0.WADDR11
bus_req_i.addr[13] => mem_ram_b0.RADDR11
bus_req_i.addr[13] => mem_ram_b1.WADDR11
bus_req_i.addr[13] => mem_ram_b1.RADDR11
bus_req_i.addr[13] => mem_ram_b2.WADDR11
bus_req_i.addr[13] => mem_ram_b2.RADDR11
bus_req_i.addr[13] => mem_ram_b3.WADDR11
bus_req_i.addr[13] => mem_ram_b3.RADDR11
bus_req_i.addr[14] => mem_ram_b0~1.DATAIN
bus_req_i.addr[14] => mem_ram_b1~2.DATAIN
bus_req_i.addr[14] => mem_ram_b2~2.DATAIN
bus_req_i.addr[14] => mem_ram_b3~2.DATAIN
bus_req_i.addr[14] => mem_ram_b0.WADDR12
bus_req_i.addr[14] => mem_ram_b0.RADDR12
bus_req_i.addr[14] => mem_ram_b1.WADDR12
bus_req_i.addr[14] => mem_ram_b1.RADDR12
bus_req_i.addr[14] => mem_ram_b2.WADDR12
bus_req_i.addr[14] => mem_ram_b2.RADDR12
bus_req_i.addr[14] => mem_ram_b3.WADDR12
bus_req_i.addr[14] => mem_ram_b3.RADDR12
bus_req_i.addr[15] => mem_ram_b0~0.DATAIN
bus_req_i.addr[15] => mem_ram_b1~1.DATAIN
bus_req_i.addr[15] => mem_ram_b2~1.DATAIN
bus_req_i.addr[15] => mem_ram_b3~1.DATAIN
bus_req_i.addr[15] => mem_ram_b0.WADDR13
bus_req_i.addr[15] => mem_ram_b0.RADDR13
bus_req_i.addr[15] => mem_ram_b1.WADDR13
bus_req_i.addr[15] => mem_ram_b1.RADDR13
bus_req_i.addr[15] => mem_ram_b2.WADDR13
bus_req_i.addr[15] => mem_ram_b2.RADDR13
bus_req_i.addr[15] => mem_ram_b3.WADDR13
bus_req_i.addr[15] => mem_ram_b3.RADDR13
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst
clk_i => mem_ram_b0~21.CLK
clk_i => mem_ram_b0~0.CLK
clk_i => mem_ram_b0~1.CLK
clk_i => mem_ram_b0~2.CLK
clk_i => mem_ram_b0~3.CLK
clk_i => mem_ram_b0~4.CLK
clk_i => mem_ram_b0~5.CLK
clk_i => mem_ram_b0~6.CLK
clk_i => mem_ram_b0~7.CLK
clk_i => mem_ram_b0~8.CLK
clk_i => mem_ram_b0~9.CLK
clk_i => mem_ram_b0~10.CLK
clk_i => mem_ram_b0~11.CLK
clk_i => mem_ram_b0~12.CLK
clk_i => mem_ram_b0~13.CLK
clk_i => mem_ram_b0~14.CLK
clk_i => mem_ram_b0~15.CLK
clk_i => mem_ram_b0~16.CLK
clk_i => mem_ram_b0~17.CLK
clk_i => mem_ram_b0~18.CLK
clk_i => mem_ram_b0~19.CLK
clk_i => mem_ram_b0~20.CLK
clk_i => mem_ram_b1~0.CLK
clk_i => mem_ram_b1~1.CLK
clk_i => mem_ram_b1~2.CLK
clk_i => mem_ram_b1~3.CLK
clk_i => mem_ram_b1~4.CLK
clk_i => mem_ram_b1~5.CLK
clk_i => mem_ram_b1~6.CLK
clk_i => mem_ram_b1~7.CLK
clk_i => mem_ram_b1~8.CLK
clk_i => mem_ram_b1~9.CLK
clk_i => mem_ram_b1~10.CLK
clk_i => mem_ram_b1~11.CLK
clk_i => mem_ram_b1~12.CLK
clk_i => mem_ram_b1~13.CLK
clk_i => mem_ram_b1~14.CLK
clk_i => mem_ram_b1~15.CLK
clk_i => mem_ram_b1~16.CLK
clk_i => mem_ram_b1~17.CLK
clk_i => mem_ram_b1~18.CLK
clk_i => mem_ram_b1~19.CLK
clk_i => mem_ram_b1~20.CLK
clk_i => mem_ram_b1~21.CLK
clk_i => mem_ram_b2~0.CLK
clk_i => mem_ram_b2~1.CLK
clk_i => mem_ram_b2~2.CLK
clk_i => mem_ram_b2~3.CLK
clk_i => mem_ram_b2~4.CLK
clk_i => mem_ram_b2~5.CLK
clk_i => mem_ram_b2~6.CLK
clk_i => mem_ram_b2~7.CLK
clk_i => mem_ram_b2~8.CLK
clk_i => mem_ram_b2~9.CLK
clk_i => mem_ram_b2~10.CLK
clk_i => mem_ram_b2~11.CLK
clk_i => mem_ram_b2~12.CLK
clk_i => mem_ram_b2~13.CLK
clk_i => mem_ram_b2~14.CLK
clk_i => mem_ram_b2~15.CLK
clk_i => mem_ram_b2~16.CLK
clk_i => mem_ram_b2~17.CLK
clk_i => mem_ram_b2~18.CLK
clk_i => mem_ram_b2~19.CLK
clk_i => mem_ram_b2~20.CLK
clk_i => mem_ram_b2~21.CLK
clk_i => mem_ram_b3~0.CLK
clk_i => mem_ram_b3~1.CLK
clk_i => mem_ram_b3~2.CLK
clk_i => mem_ram_b3~3.CLK
clk_i => mem_ram_b3~4.CLK
clk_i => mem_ram_b3~5.CLK
clk_i => mem_ram_b3~6.CLK
clk_i => mem_ram_b3~7.CLK
clk_i => mem_ram_b3~8.CLK
clk_i => mem_ram_b3~9.CLK
clk_i => mem_ram_b3~10.CLK
clk_i => mem_ram_b3~11.CLK
clk_i => mem_ram_b3~12.CLK
clk_i => mem_ram_b3~13.CLK
clk_i => mem_ram_b3~14.CLK
clk_i => mem_ram_b3~15.CLK
clk_i => mem_ram_b3~16.CLK
clk_i => mem_ram_b3~17.CLK
clk_i => mem_ram_b3~18.CLK
clk_i => mem_ram_b3~19.CLK
clk_i => mem_ram_b3~20.CLK
clk_i => mem_ram_b3~21.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => rden.CLK
clk_i => rdata[0].CLK
clk_i => rdata[1].CLK
clk_i => rdata[2].CLK
clk_i => rdata[3].CLK
clk_i => rdata[4].CLK
clk_i => rdata[5].CLK
clk_i => rdata[6].CLK
clk_i => rdata[7].CLK
clk_i => rdata[8].CLK
clk_i => rdata[9].CLK
clk_i => rdata[10].CLK
clk_i => rdata[11].CLK
clk_i => rdata[12].CLK
clk_i => rdata[13].CLK
clk_i => rdata[14].CLK
clk_i => rdata[15].CLK
clk_i => rdata[16].CLK
clk_i => rdata[17].CLK
clk_i => rdata[18].CLK
clk_i => rdata[19].CLK
clk_i => rdata[20].CLK
clk_i => rdata[21].CLK
clk_i => rdata[22].CLK
clk_i => rdata[23].CLK
clk_i => rdata[24].CLK
clk_i => rdata[25].CLK
clk_i => rdata[26].CLK
clk_i => rdata[27].CLK
clk_i => rdata[28].CLK
clk_i => rdata[29].CLK
clk_i => rdata[30].CLK
clk_i => rdata[31].CLK
clk_i => mem_ram_b0.CLK0
clk_i => mem_ram_b1.CLK0
clk_i => mem_ram_b2.CLK0
clk_i => mem_ram_b3.CLK0
rstn_i => bus_rsp_o.ack~reg0.ACLR
rstn_i => rden.ACLR
bus_req_i.fence => ~NO_FANOUT~
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.rw => mem_access.IN0
bus_req_i.rw => rden.IN0
bus_req_i.stb => mem_access.IN1
bus_req_i.stb => rden.IN1
bus_req_i.stb => bus_rsp_o.ack~reg0.DATAIN
bus_req_i.ben[0] => mem_ram_b0.DATAB
bus_req_i.ben[1] => mem_ram_b1.DATAB
bus_req_i.ben[2] => mem_ram_b2.DATAB
bus_req_i.ben[3] => mem_ram_b3.DATAB
bus_req_i.data[0] => mem_ram_b0~20.DATAIN
bus_req_i.data[0] => mem_ram_b0.DATAIN
bus_req_i.data[1] => mem_ram_b0~19.DATAIN
bus_req_i.data[1] => mem_ram_b0.DATAIN1
bus_req_i.data[2] => mem_ram_b0~18.DATAIN
bus_req_i.data[2] => mem_ram_b0.DATAIN2
bus_req_i.data[3] => mem_ram_b0~17.DATAIN
bus_req_i.data[3] => mem_ram_b0.DATAIN3
bus_req_i.data[4] => mem_ram_b0~16.DATAIN
bus_req_i.data[4] => mem_ram_b0.DATAIN4
bus_req_i.data[5] => mem_ram_b0~15.DATAIN
bus_req_i.data[5] => mem_ram_b0.DATAIN5
bus_req_i.data[6] => mem_ram_b0~14.DATAIN
bus_req_i.data[6] => mem_ram_b0.DATAIN6
bus_req_i.data[7] => mem_ram_b0~13.DATAIN
bus_req_i.data[7] => mem_ram_b0.DATAIN7
bus_req_i.data[8] => mem_ram_b1~21.DATAIN
bus_req_i.data[8] => mem_ram_b1.DATAIN
bus_req_i.data[9] => mem_ram_b1~20.DATAIN
bus_req_i.data[9] => mem_ram_b1.DATAIN1
bus_req_i.data[10] => mem_ram_b1~19.DATAIN
bus_req_i.data[10] => mem_ram_b1.DATAIN2
bus_req_i.data[11] => mem_ram_b1~18.DATAIN
bus_req_i.data[11] => mem_ram_b1.DATAIN3
bus_req_i.data[12] => mem_ram_b1~17.DATAIN
bus_req_i.data[12] => mem_ram_b1.DATAIN4
bus_req_i.data[13] => mem_ram_b1~16.DATAIN
bus_req_i.data[13] => mem_ram_b1.DATAIN5
bus_req_i.data[14] => mem_ram_b1~15.DATAIN
bus_req_i.data[14] => mem_ram_b1.DATAIN6
bus_req_i.data[15] => mem_ram_b1~14.DATAIN
bus_req_i.data[15] => mem_ram_b1.DATAIN7
bus_req_i.data[16] => mem_ram_b2~21.DATAIN
bus_req_i.data[16] => mem_ram_b2.DATAIN
bus_req_i.data[17] => mem_ram_b2~20.DATAIN
bus_req_i.data[17] => mem_ram_b2.DATAIN1
bus_req_i.data[18] => mem_ram_b2~19.DATAIN
bus_req_i.data[18] => mem_ram_b2.DATAIN2
bus_req_i.data[19] => mem_ram_b2~18.DATAIN
bus_req_i.data[19] => mem_ram_b2.DATAIN3
bus_req_i.data[20] => mem_ram_b2~17.DATAIN
bus_req_i.data[20] => mem_ram_b2.DATAIN4
bus_req_i.data[21] => mem_ram_b2~16.DATAIN
bus_req_i.data[21] => mem_ram_b2.DATAIN5
bus_req_i.data[22] => mem_ram_b2~15.DATAIN
bus_req_i.data[22] => mem_ram_b2.DATAIN6
bus_req_i.data[23] => mem_ram_b2~14.DATAIN
bus_req_i.data[23] => mem_ram_b2.DATAIN7
bus_req_i.data[24] => mem_ram_b3~21.DATAIN
bus_req_i.data[24] => mem_ram_b3.DATAIN
bus_req_i.data[25] => mem_ram_b3~20.DATAIN
bus_req_i.data[25] => mem_ram_b3.DATAIN1
bus_req_i.data[26] => mem_ram_b3~19.DATAIN
bus_req_i.data[26] => mem_ram_b3.DATAIN2
bus_req_i.data[27] => mem_ram_b3~18.DATAIN
bus_req_i.data[27] => mem_ram_b3.DATAIN3
bus_req_i.data[28] => mem_ram_b3~17.DATAIN
bus_req_i.data[28] => mem_ram_b3.DATAIN4
bus_req_i.data[29] => mem_ram_b3~16.DATAIN
bus_req_i.data[29] => mem_ram_b3.DATAIN5
bus_req_i.data[30] => mem_ram_b3~15.DATAIN
bus_req_i.data[30] => mem_ram_b3.DATAIN6
bus_req_i.data[31] => mem_ram_b3~14.DATAIN
bus_req_i.data[31] => mem_ram_b3.DATAIN7
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => mem_ram_b0~12.DATAIN
bus_req_i.addr[2] => mem_ram_b1~13.DATAIN
bus_req_i.addr[2] => mem_ram_b2~13.DATAIN
bus_req_i.addr[2] => mem_ram_b3~13.DATAIN
bus_req_i.addr[2] => mem_ram_b0.WADDR
bus_req_i.addr[2] => mem_ram_b0.RADDR
bus_req_i.addr[2] => mem_ram_b1.WADDR
bus_req_i.addr[2] => mem_ram_b1.RADDR
bus_req_i.addr[2] => mem_ram_b2.WADDR
bus_req_i.addr[2] => mem_ram_b2.RADDR
bus_req_i.addr[2] => mem_ram_b3.WADDR
bus_req_i.addr[2] => mem_ram_b3.RADDR
bus_req_i.addr[3] => mem_ram_b0~11.DATAIN
bus_req_i.addr[3] => mem_ram_b1~12.DATAIN
bus_req_i.addr[3] => mem_ram_b2~12.DATAIN
bus_req_i.addr[3] => mem_ram_b3~12.DATAIN
bus_req_i.addr[3] => mem_ram_b0.WADDR1
bus_req_i.addr[3] => mem_ram_b0.RADDR1
bus_req_i.addr[3] => mem_ram_b1.WADDR1
bus_req_i.addr[3] => mem_ram_b1.RADDR1
bus_req_i.addr[3] => mem_ram_b2.WADDR1
bus_req_i.addr[3] => mem_ram_b2.RADDR1
bus_req_i.addr[3] => mem_ram_b3.WADDR1
bus_req_i.addr[3] => mem_ram_b3.RADDR1
bus_req_i.addr[4] => mem_ram_b0~10.DATAIN
bus_req_i.addr[4] => mem_ram_b1~11.DATAIN
bus_req_i.addr[4] => mem_ram_b2~11.DATAIN
bus_req_i.addr[4] => mem_ram_b3~11.DATAIN
bus_req_i.addr[4] => mem_ram_b0.WADDR2
bus_req_i.addr[4] => mem_ram_b0.RADDR2
bus_req_i.addr[4] => mem_ram_b1.WADDR2
bus_req_i.addr[4] => mem_ram_b1.RADDR2
bus_req_i.addr[4] => mem_ram_b2.WADDR2
bus_req_i.addr[4] => mem_ram_b2.RADDR2
bus_req_i.addr[4] => mem_ram_b3.WADDR2
bus_req_i.addr[4] => mem_ram_b3.RADDR2
bus_req_i.addr[5] => mem_ram_b0~9.DATAIN
bus_req_i.addr[5] => mem_ram_b1~10.DATAIN
bus_req_i.addr[5] => mem_ram_b2~10.DATAIN
bus_req_i.addr[5] => mem_ram_b3~10.DATAIN
bus_req_i.addr[5] => mem_ram_b0.WADDR3
bus_req_i.addr[5] => mem_ram_b0.RADDR3
bus_req_i.addr[5] => mem_ram_b1.WADDR3
bus_req_i.addr[5] => mem_ram_b1.RADDR3
bus_req_i.addr[5] => mem_ram_b2.WADDR3
bus_req_i.addr[5] => mem_ram_b2.RADDR3
bus_req_i.addr[5] => mem_ram_b3.WADDR3
bus_req_i.addr[5] => mem_ram_b3.RADDR3
bus_req_i.addr[6] => mem_ram_b0~8.DATAIN
bus_req_i.addr[6] => mem_ram_b1~9.DATAIN
bus_req_i.addr[6] => mem_ram_b2~9.DATAIN
bus_req_i.addr[6] => mem_ram_b3~9.DATAIN
bus_req_i.addr[6] => mem_ram_b0.WADDR4
bus_req_i.addr[6] => mem_ram_b0.RADDR4
bus_req_i.addr[6] => mem_ram_b1.WADDR4
bus_req_i.addr[6] => mem_ram_b1.RADDR4
bus_req_i.addr[6] => mem_ram_b2.WADDR4
bus_req_i.addr[6] => mem_ram_b2.RADDR4
bus_req_i.addr[6] => mem_ram_b3.WADDR4
bus_req_i.addr[6] => mem_ram_b3.RADDR4
bus_req_i.addr[7] => mem_ram_b0~7.DATAIN
bus_req_i.addr[7] => mem_ram_b1~8.DATAIN
bus_req_i.addr[7] => mem_ram_b2~8.DATAIN
bus_req_i.addr[7] => mem_ram_b3~8.DATAIN
bus_req_i.addr[7] => mem_ram_b0.WADDR5
bus_req_i.addr[7] => mem_ram_b0.RADDR5
bus_req_i.addr[7] => mem_ram_b1.WADDR5
bus_req_i.addr[7] => mem_ram_b1.RADDR5
bus_req_i.addr[7] => mem_ram_b2.WADDR5
bus_req_i.addr[7] => mem_ram_b2.RADDR5
bus_req_i.addr[7] => mem_ram_b3.WADDR5
bus_req_i.addr[7] => mem_ram_b3.RADDR5
bus_req_i.addr[8] => mem_ram_b0~6.DATAIN
bus_req_i.addr[8] => mem_ram_b1~7.DATAIN
bus_req_i.addr[8] => mem_ram_b2~7.DATAIN
bus_req_i.addr[8] => mem_ram_b3~7.DATAIN
bus_req_i.addr[8] => mem_ram_b0.WADDR6
bus_req_i.addr[8] => mem_ram_b0.RADDR6
bus_req_i.addr[8] => mem_ram_b1.WADDR6
bus_req_i.addr[8] => mem_ram_b1.RADDR6
bus_req_i.addr[8] => mem_ram_b2.WADDR6
bus_req_i.addr[8] => mem_ram_b2.RADDR6
bus_req_i.addr[8] => mem_ram_b3.WADDR6
bus_req_i.addr[8] => mem_ram_b3.RADDR6
bus_req_i.addr[9] => mem_ram_b0~5.DATAIN
bus_req_i.addr[9] => mem_ram_b1~6.DATAIN
bus_req_i.addr[9] => mem_ram_b2~6.DATAIN
bus_req_i.addr[9] => mem_ram_b3~6.DATAIN
bus_req_i.addr[9] => mem_ram_b0.WADDR7
bus_req_i.addr[9] => mem_ram_b0.RADDR7
bus_req_i.addr[9] => mem_ram_b1.WADDR7
bus_req_i.addr[9] => mem_ram_b1.RADDR7
bus_req_i.addr[9] => mem_ram_b2.WADDR7
bus_req_i.addr[9] => mem_ram_b2.RADDR7
bus_req_i.addr[9] => mem_ram_b3.WADDR7
bus_req_i.addr[9] => mem_ram_b3.RADDR7
bus_req_i.addr[10] => mem_ram_b0~4.DATAIN
bus_req_i.addr[10] => mem_ram_b1~5.DATAIN
bus_req_i.addr[10] => mem_ram_b2~5.DATAIN
bus_req_i.addr[10] => mem_ram_b3~5.DATAIN
bus_req_i.addr[10] => mem_ram_b0.WADDR8
bus_req_i.addr[10] => mem_ram_b0.RADDR8
bus_req_i.addr[10] => mem_ram_b1.WADDR8
bus_req_i.addr[10] => mem_ram_b1.RADDR8
bus_req_i.addr[10] => mem_ram_b2.WADDR8
bus_req_i.addr[10] => mem_ram_b2.RADDR8
bus_req_i.addr[10] => mem_ram_b3.WADDR8
bus_req_i.addr[10] => mem_ram_b3.RADDR8
bus_req_i.addr[11] => mem_ram_b0~3.DATAIN
bus_req_i.addr[11] => mem_ram_b1~4.DATAIN
bus_req_i.addr[11] => mem_ram_b2~4.DATAIN
bus_req_i.addr[11] => mem_ram_b3~4.DATAIN
bus_req_i.addr[11] => mem_ram_b0.WADDR9
bus_req_i.addr[11] => mem_ram_b0.RADDR9
bus_req_i.addr[11] => mem_ram_b1.WADDR9
bus_req_i.addr[11] => mem_ram_b1.RADDR9
bus_req_i.addr[11] => mem_ram_b2.WADDR9
bus_req_i.addr[11] => mem_ram_b2.RADDR9
bus_req_i.addr[11] => mem_ram_b3.WADDR9
bus_req_i.addr[11] => mem_ram_b3.RADDR9
bus_req_i.addr[12] => mem_ram_b0~2.DATAIN
bus_req_i.addr[12] => mem_ram_b1~3.DATAIN
bus_req_i.addr[12] => mem_ram_b2~3.DATAIN
bus_req_i.addr[12] => mem_ram_b3~3.DATAIN
bus_req_i.addr[12] => mem_ram_b0.WADDR10
bus_req_i.addr[12] => mem_ram_b0.RADDR10
bus_req_i.addr[12] => mem_ram_b1.WADDR10
bus_req_i.addr[12] => mem_ram_b1.RADDR10
bus_req_i.addr[12] => mem_ram_b2.WADDR10
bus_req_i.addr[12] => mem_ram_b2.RADDR10
bus_req_i.addr[12] => mem_ram_b3.WADDR10
bus_req_i.addr[12] => mem_ram_b3.RADDR10
bus_req_i.addr[13] => mem_ram_b0~1.DATAIN
bus_req_i.addr[13] => mem_ram_b1~2.DATAIN
bus_req_i.addr[13] => mem_ram_b2~2.DATAIN
bus_req_i.addr[13] => mem_ram_b3~2.DATAIN
bus_req_i.addr[13] => mem_ram_b0.WADDR11
bus_req_i.addr[13] => mem_ram_b0.RADDR11
bus_req_i.addr[13] => mem_ram_b1.WADDR11
bus_req_i.addr[13] => mem_ram_b1.RADDR11
bus_req_i.addr[13] => mem_ram_b2.WADDR11
bus_req_i.addr[13] => mem_ram_b2.RADDR11
bus_req_i.addr[13] => mem_ram_b3.WADDR11
bus_req_i.addr[13] => mem_ram_b3.RADDR11
bus_req_i.addr[14] => mem_ram_b0~0.DATAIN
bus_req_i.addr[14] => mem_ram_b1~1.DATAIN
bus_req_i.addr[14] => mem_ram_b2~1.DATAIN
bus_req_i.addr[14] => mem_ram_b3~1.DATAIN
bus_req_i.addr[14] => mem_ram_b0.WADDR12
bus_req_i.addr[14] => mem_ram_b0.RADDR12
bus_req_i.addr[14] => mem_ram_b1.WADDR12
bus_req_i.addr[14] => mem_ram_b1.RADDR12
bus_req_i.addr[14] => mem_ram_b2.WADDR12
bus_req_i.addr[14] => mem_ram_b2.RADDR12
bus_req_i.addr[14] => mem_ram_b3.WADDR12
bus_req_i.addr[14] => mem_ram_b3.RADDR12
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst
clk_i => rden.CLK
clk_i => rdata[0].CLK
clk_i => rdata[1].CLK
clk_i => rdata[2].CLK
clk_i => rdata[3].CLK
clk_i => rdata[4].CLK
clk_i => rdata[5].CLK
clk_i => rdata[6].CLK
clk_i => rdata[7].CLK
clk_i => rdata[8].CLK
clk_i => rdata[9].CLK
clk_i => rdata[10].CLK
clk_i => rdata[11].CLK
clk_i => rdata[12].CLK
clk_i => rdata[13].CLK
clk_i => rdata[14].CLK
clk_i => rdata[15].CLK
clk_i => rdata[16].CLK
clk_i => rdata[17].CLK
clk_i => rdata[18].CLK
clk_i => rdata[19].CLK
clk_i => rdata[20].CLK
clk_i => rdata[21].CLK
clk_i => rdata[22].CLK
clk_i => rdata[23].CLK
clk_i => rdata[24].CLK
clk_i => rdata[25].CLK
clk_i => rdata[26].CLK
clk_i => rdata[27].CLK
clk_i => rdata[28].CLK
clk_i => rdata[29].CLK
clk_i => rdata[30].CLK
clk_i => rdata[31].CLK
rstn_i => rden.ACLR
bus_req_i.fence => ~NO_FANOUT~
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.rw => rden.IN0
bus_req_i.stb => rden.IN1
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => ~NO_FANOUT~
bus_req_i.data[1] => ~NO_FANOUT~
bus_req_i.data[2] => ~NO_FANOUT~
bus_req_i.data[3] => ~NO_FANOUT~
bus_req_i.data[4] => ~NO_FANOUT~
bus_req_i.data[5] => ~NO_FANOUT~
bus_req_i.data[6] => ~NO_FANOUT~
bus_req_i.data[7] => ~NO_FANOUT~
bus_req_i.data[8] => ~NO_FANOUT~
bus_req_i.data[9] => ~NO_FANOUT~
bus_req_i.data[10] => ~NO_FANOUT~
bus_req_i.data[11] => ~NO_FANOUT~
bus_req_i.data[12] => ~NO_FANOUT~
bus_req_i.data[13] => ~NO_FANOUT~
bus_req_i.data[14] => ~NO_FANOUT~
bus_req_i.data[15] => ~NO_FANOUT~
bus_req_i.data[16] => ~NO_FANOUT~
bus_req_i.data[17] => ~NO_FANOUT~
bus_req_i.data[18] => ~NO_FANOUT~
bus_req_i.data[19] => ~NO_FANOUT~
bus_req_i.data[20] => ~NO_FANOUT~
bus_req_i.data[21] => ~NO_FANOUT~
bus_req_i.data[22] => ~NO_FANOUT~
bus_req_i.data[23] => ~NO_FANOUT~
bus_req_i.data[24] => ~NO_FANOUT~
bus_req_i.data[25] => ~NO_FANOUT~
bus_req_i.data[26] => ~NO_FANOUT~
bus_req_i.data[27] => ~NO_FANOUT~
bus_req_i.data[28] => ~NO_FANOUT~
bus_req_i.data[29] => ~NO_FANOUT~
bus_req_i.data[30] => ~NO_FANOUT~
bus_req_i.data[31] => ~NO_FANOUT~
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Mux0.IN1033
bus_req_i.addr[2] => Mux1.IN1033
bus_req_i.addr[2] => Mux2.IN1033
bus_req_i.addr[2] => Mux3.IN1033
bus_req_i.addr[2] => Mux4.IN1033
bus_req_i.addr[2] => Mux5.IN1033
bus_req_i.addr[2] => Mux6.IN1033
bus_req_i.addr[2] => Mux7.IN1033
bus_req_i.addr[2] => Mux8.IN1033
bus_req_i.addr[2] => Mux9.IN1033
bus_req_i.addr[2] => Mux10.IN1033
bus_req_i.addr[2] => Mux11.IN1033
bus_req_i.addr[2] => Mux12.IN1033
bus_req_i.addr[2] => Mux13.IN1033
bus_req_i.addr[2] => Mux14.IN1033
bus_req_i.addr[2] => Mux15.IN1033
bus_req_i.addr[2] => Mux16.IN1033
bus_req_i.addr[2] => Mux17.IN1033
bus_req_i.addr[2] => Mux18.IN1033
bus_req_i.addr[2] => Mux19.IN1033
bus_req_i.addr[2] => Mux20.IN1033
bus_req_i.addr[2] => Mux21.IN1033
bus_req_i.addr[2] => Mux22.IN1033
bus_req_i.addr[2] => Mux23.IN1033
bus_req_i.addr[2] => Mux24.IN1033
bus_req_i.addr[2] => Mux25.IN1033
bus_req_i.addr[2] => Mux26.IN1033
bus_req_i.addr[2] => Mux27.IN1033
bus_req_i.addr[2] => Mux28.IN1033
bus_req_i.addr[2] => Mux29.IN1033
bus_req_i.addr[2] => Mux30.IN1033
bus_req_i.addr[2] => Mux31.IN1033
bus_req_i.addr[3] => Mux0.IN1032
bus_req_i.addr[3] => Mux1.IN1032
bus_req_i.addr[3] => Mux2.IN1032
bus_req_i.addr[3] => Mux3.IN1032
bus_req_i.addr[3] => Mux4.IN1032
bus_req_i.addr[3] => Mux5.IN1032
bus_req_i.addr[3] => Mux6.IN1032
bus_req_i.addr[3] => Mux7.IN1032
bus_req_i.addr[3] => Mux8.IN1032
bus_req_i.addr[3] => Mux9.IN1032
bus_req_i.addr[3] => Mux10.IN1032
bus_req_i.addr[3] => Mux11.IN1032
bus_req_i.addr[3] => Mux12.IN1032
bus_req_i.addr[3] => Mux13.IN1032
bus_req_i.addr[3] => Mux14.IN1032
bus_req_i.addr[3] => Mux15.IN1032
bus_req_i.addr[3] => Mux16.IN1032
bus_req_i.addr[3] => Mux17.IN1032
bus_req_i.addr[3] => Mux18.IN1032
bus_req_i.addr[3] => Mux19.IN1032
bus_req_i.addr[3] => Mux20.IN1032
bus_req_i.addr[3] => Mux21.IN1032
bus_req_i.addr[3] => Mux22.IN1032
bus_req_i.addr[3] => Mux23.IN1032
bus_req_i.addr[3] => Mux24.IN1032
bus_req_i.addr[3] => Mux25.IN1032
bus_req_i.addr[3] => Mux26.IN1032
bus_req_i.addr[3] => Mux27.IN1032
bus_req_i.addr[3] => Mux28.IN1032
bus_req_i.addr[3] => Mux29.IN1032
bus_req_i.addr[3] => Mux30.IN1032
bus_req_i.addr[3] => Mux31.IN1032
bus_req_i.addr[4] => Mux0.IN1031
bus_req_i.addr[4] => Mux1.IN1031
bus_req_i.addr[4] => Mux2.IN1031
bus_req_i.addr[4] => Mux3.IN1031
bus_req_i.addr[4] => Mux4.IN1031
bus_req_i.addr[4] => Mux5.IN1031
bus_req_i.addr[4] => Mux6.IN1031
bus_req_i.addr[4] => Mux7.IN1031
bus_req_i.addr[4] => Mux8.IN1031
bus_req_i.addr[4] => Mux9.IN1031
bus_req_i.addr[4] => Mux10.IN1031
bus_req_i.addr[4] => Mux11.IN1031
bus_req_i.addr[4] => Mux12.IN1031
bus_req_i.addr[4] => Mux13.IN1031
bus_req_i.addr[4] => Mux14.IN1031
bus_req_i.addr[4] => Mux15.IN1031
bus_req_i.addr[4] => Mux16.IN1031
bus_req_i.addr[4] => Mux17.IN1031
bus_req_i.addr[4] => Mux18.IN1031
bus_req_i.addr[4] => Mux19.IN1031
bus_req_i.addr[4] => Mux20.IN1031
bus_req_i.addr[4] => Mux21.IN1031
bus_req_i.addr[4] => Mux22.IN1031
bus_req_i.addr[4] => Mux23.IN1031
bus_req_i.addr[4] => Mux24.IN1031
bus_req_i.addr[4] => Mux25.IN1031
bus_req_i.addr[4] => Mux26.IN1031
bus_req_i.addr[4] => Mux27.IN1031
bus_req_i.addr[4] => Mux28.IN1031
bus_req_i.addr[4] => Mux29.IN1031
bus_req_i.addr[4] => Mux30.IN1031
bus_req_i.addr[4] => Mux31.IN1031
bus_req_i.addr[5] => Mux0.IN1030
bus_req_i.addr[5] => Mux1.IN1030
bus_req_i.addr[5] => Mux2.IN1030
bus_req_i.addr[5] => Mux3.IN1030
bus_req_i.addr[5] => Mux4.IN1030
bus_req_i.addr[5] => Mux5.IN1030
bus_req_i.addr[5] => Mux6.IN1030
bus_req_i.addr[5] => Mux7.IN1030
bus_req_i.addr[5] => Mux8.IN1030
bus_req_i.addr[5] => Mux9.IN1030
bus_req_i.addr[5] => Mux10.IN1030
bus_req_i.addr[5] => Mux11.IN1030
bus_req_i.addr[5] => Mux12.IN1030
bus_req_i.addr[5] => Mux13.IN1030
bus_req_i.addr[5] => Mux14.IN1030
bus_req_i.addr[5] => Mux15.IN1030
bus_req_i.addr[5] => Mux16.IN1030
bus_req_i.addr[5] => Mux17.IN1030
bus_req_i.addr[5] => Mux18.IN1030
bus_req_i.addr[5] => Mux19.IN1030
bus_req_i.addr[5] => Mux20.IN1030
bus_req_i.addr[5] => Mux21.IN1030
bus_req_i.addr[5] => Mux22.IN1030
bus_req_i.addr[5] => Mux23.IN1030
bus_req_i.addr[5] => Mux24.IN1030
bus_req_i.addr[5] => Mux25.IN1030
bus_req_i.addr[5] => Mux26.IN1030
bus_req_i.addr[5] => Mux27.IN1030
bus_req_i.addr[5] => Mux28.IN1030
bus_req_i.addr[5] => Mux29.IN1030
bus_req_i.addr[5] => Mux30.IN1030
bus_req_i.addr[5] => Mux31.IN1030
bus_req_i.addr[6] => Mux0.IN1029
bus_req_i.addr[6] => Mux1.IN1029
bus_req_i.addr[6] => Mux2.IN1029
bus_req_i.addr[6] => Mux3.IN1029
bus_req_i.addr[6] => Mux4.IN1029
bus_req_i.addr[6] => Mux5.IN1029
bus_req_i.addr[6] => Mux6.IN1029
bus_req_i.addr[6] => Mux7.IN1029
bus_req_i.addr[6] => Mux8.IN1029
bus_req_i.addr[6] => Mux9.IN1029
bus_req_i.addr[6] => Mux10.IN1029
bus_req_i.addr[6] => Mux11.IN1029
bus_req_i.addr[6] => Mux12.IN1029
bus_req_i.addr[6] => Mux13.IN1029
bus_req_i.addr[6] => Mux14.IN1029
bus_req_i.addr[6] => Mux15.IN1029
bus_req_i.addr[6] => Mux16.IN1029
bus_req_i.addr[6] => Mux17.IN1029
bus_req_i.addr[6] => Mux18.IN1029
bus_req_i.addr[6] => Mux19.IN1029
bus_req_i.addr[6] => Mux20.IN1029
bus_req_i.addr[6] => Mux21.IN1029
bus_req_i.addr[6] => Mux22.IN1029
bus_req_i.addr[6] => Mux23.IN1029
bus_req_i.addr[6] => Mux24.IN1029
bus_req_i.addr[6] => Mux25.IN1029
bus_req_i.addr[6] => Mux26.IN1029
bus_req_i.addr[6] => Mux27.IN1029
bus_req_i.addr[6] => Mux28.IN1029
bus_req_i.addr[6] => Mux29.IN1029
bus_req_i.addr[6] => Mux30.IN1029
bus_req_i.addr[6] => Mux31.IN1029
bus_req_i.addr[7] => Mux0.IN1028
bus_req_i.addr[7] => Mux1.IN1028
bus_req_i.addr[7] => Mux2.IN1028
bus_req_i.addr[7] => Mux3.IN1028
bus_req_i.addr[7] => Mux4.IN1028
bus_req_i.addr[7] => Mux5.IN1028
bus_req_i.addr[7] => Mux6.IN1028
bus_req_i.addr[7] => Mux7.IN1028
bus_req_i.addr[7] => Mux8.IN1028
bus_req_i.addr[7] => Mux9.IN1028
bus_req_i.addr[7] => Mux10.IN1028
bus_req_i.addr[7] => Mux11.IN1028
bus_req_i.addr[7] => Mux12.IN1028
bus_req_i.addr[7] => Mux13.IN1028
bus_req_i.addr[7] => Mux14.IN1028
bus_req_i.addr[7] => Mux15.IN1028
bus_req_i.addr[7] => Mux16.IN1028
bus_req_i.addr[7] => Mux17.IN1028
bus_req_i.addr[7] => Mux18.IN1028
bus_req_i.addr[7] => Mux19.IN1028
bus_req_i.addr[7] => Mux20.IN1028
bus_req_i.addr[7] => Mux21.IN1028
bus_req_i.addr[7] => Mux22.IN1028
bus_req_i.addr[7] => Mux23.IN1028
bus_req_i.addr[7] => Mux24.IN1028
bus_req_i.addr[7] => Mux25.IN1028
bus_req_i.addr[7] => Mux26.IN1028
bus_req_i.addr[7] => Mux27.IN1028
bus_req_i.addr[7] => Mux28.IN1028
bus_req_i.addr[7] => Mux29.IN1028
bus_req_i.addr[7] => Mux30.IN1028
bus_req_i.addr[7] => Mux31.IN1028
bus_req_i.addr[8] => Mux0.IN1027
bus_req_i.addr[8] => Mux1.IN1027
bus_req_i.addr[8] => Mux2.IN1027
bus_req_i.addr[8] => Mux3.IN1027
bus_req_i.addr[8] => Mux4.IN1027
bus_req_i.addr[8] => Mux5.IN1027
bus_req_i.addr[8] => Mux6.IN1027
bus_req_i.addr[8] => Mux7.IN1027
bus_req_i.addr[8] => Mux8.IN1027
bus_req_i.addr[8] => Mux9.IN1027
bus_req_i.addr[8] => Mux10.IN1027
bus_req_i.addr[8] => Mux11.IN1027
bus_req_i.addr[8] => Mux12.IN1027
bus_req_i.addr[8] => Mux13.IN1027
bus_req_i.addr[8] => Mux14.IN1027
bus_req_i.addr[8] => Mux15.IN1027
bus_req_i.addr[8] => Mux16.IN1027
bus_req_i.addr[8] => Mux17.IN1027
bus_req_i.addr[8] => Mux18.IN1027
bus_req_i.addr[8] => Mux19.IN1027
bus_req_i.addr[8] => Mux20.IN1027
bus_req_i.addr[8] => Mux21.IN1027
bus_req_i.addr[8] => Mux22.IN1027
bus_req_i.addr[8] => Mux23.IN1027
bus_req_i.addr[8] => Mux24.IN1027
bus_req_i.addr[8] => Mux25.IN1027
bus_req_i.addr[8] => Mux26.IN1027
bus_req_i.addr[8] => Mux27.IN1027
bus_req_i.addr[8] => Mux28.IN1027
bus_req_i.addr[8] => Mux29.IN1027
bus_req_i.addr[8] => Mux30.IN1027
bus_req_i.addr[8] => Mux31.IN1027
bus_req_i.addr[9] => Mux0.IN1026
bus_req_i.addr[9] => Mux1.IN1026
bus_req_i.addr[9] => Mux2.IN1026
bus_req_i.addr[9] => Mux3.IN1026
bus_req_i.addr[9] => Mux4.IN1026
bus_req_i.addr[9] => Mux5.IN1026
bus_req_i.addr[9] => Mux6.IN1026
bus_req_i.addr[9] => Mux7.IN1026
bus_req_i.addr[9] => Mux8.IN1026
bus_req_i.addr[9] => Mux9.IN1026
bus_req_i.addr[9] => Mux10.IN1026
bus_req_i.addr[9] => Mux11.IN1026
bus_req_i.addr[9] => Mux12.IN1026
bus_req_i.addr[9] => Mux13.IN1026
bus_req_i.addr[9] => Mux14.IN1026
bus_req_i.addr[9] => Mux15.IN1026
bus_req_i.addr[9] => Mux16.IN1026
bus_req_i.addr[9] => Mux17.IN1026
bus_req_i.addr[9] => Mux18.IN1026
bus_req_i.addr[9] => Mux19.IN1026
bus_req_i.addr[9] => Mux20.IN1026
bus_req_i.addr[9] => Mux21.IN1026
bus_req_i.addr[9] => Mux22.IN1026
bus_req_i.addr[9] => Mux23.IN1026
bus_req_i.addr[9] => Mux24.IN1026
bus_req_i.addr[9] => Mux25.IN1026
bus_req_i.addr[9] => Mux26.IN1026
bus_req_i.addr[9] => Mux27.IN1026
bus_req_i.addr[9] => Mux28.IN1026
bus_req_i.addr[9] => Mux29.IN1026
bus_req_i.addr[9] => Mux30.IN1026
bus_req_i.addr[9] => Mux31.IN1026
bus_req_i.addr[10] => Mux0.IN1025
bus_req_i.addr[10] => Mux1.IN1025
bus_req_i.addr[10] => Mux2.IN1025
bus_req_i.addr[10] => Mux3.IN1025
bus_req_i.addr[10] => Mux4.IN1025
bus_req_i.addr[10] => Mux5.IN1025
bus_req_i.addr[10] => Mux6.IN1025
bus_req_i.addr[10] => Mux7.IN1025
bus_req_i.addr[10] => Mux8.IN1025
bus_req_i.addr[10] => Mux9.IN1025
bus_req_i.addr[10] => Mux10.IN1025
bus_req_i.addr[10] => Mux11.IN1025
bus_req_i.addr[10] => Mux12.IN1025
bus_req_i.addr[10] => Mux13.IN1025
bus_req_i.addr[10] => Mux14.IN1025
bus_req_i.addr[10] => Mux15.IN1025
bus_req_i.addr[10] => Mux16.IN1025
bus_req_i.addr[10] => Mux17.IN1025
bus_req_i.addr[10] => Mux18.IN1025
bus_req_i.addr[10] => Mux19.IN1025
bus_req_i.addr[10] => Mux20.IN1025
bus_req_i.addr[10] => Mux21.IN1025
bus_req_i.addr[10] => Mux22.IN1025
bus_req_i.addr[10] => Mux23.IN1025
bus_req_i.addr[10] => Mux24.IN1025
bus_req_i.addr[10] => Mux25.IN1025
bus_req_i.addr[10] => Mux26.IN1025
bus_req_i.addr[10] => Mux27.IN1025
bus_req_i.addr[10] => Mux28.IN1025
bus_req_i.addr[10] => Mux29.IN1025
bus_req_i.addr[10] => Mux30.IN1025
bus_req_i.addr[10] => Mux31.IN1025
bus_req_i.addr[11] => Mux0.IN1024
bus_req_i.addr[11] => Mux1.IN1024
bus_req_i.addr[11] => Mux2.IN1024
bus_req_i.addr[11] => Mux3.IN1024
bus_req_i.addr[11] => Mux4.IN1024
bus_req_i.addr[11] => Mux5.IN1024
bus_req_i.addr[11] => Mux6.IN1024
bus_req_i.addr[11] => Mux7.IN1024
bus_req_i.addr[11] => Mux8.IN1024
bus_req_i.addr[11] => Mux9.IN1024
bus_req_i.addr[11] => Mux10.IN1024
bus_req_i.addr[11] => Mux11.IN1024
bus_req_i.addr[11] => Mux12.IN1024
bus_req_i.addr[11] => Mux13.IN1024
bus_req_i.addr[11] => Mux14.IN1024
bus_req_i.addr[11] => Mux15.IN1024
bus_req_i.addr[11] => Mux16.IN1024
bus_req_i.addr[11] => Mux17.IN1024
bus_req_i.addr[11] => Mux18.IN1024
bus_req_i.addr[11] => Mux19.IN1024
bus_req_i.addr[11] => Mux20.IN1024
bus_req_i.addr[11] => Mux21.IN1024
bus_req_i.addr[11] => Mux22.IN1024
bus_req_i.addr[11] => Mux23.IN1024
bus_req_i.addr[11] => Mux24.IN1024
bus_req_i.addr[11] => Mux25.IN1024
bus_req_i.addr[11] => Mux26.IN1024
bus_req_i.addr[11] => Mux27.IN1024
bus_req_i.addr[11] => Mux28.IN1024
bus_req_i.addr[11] => Mux29.IN1024
bus_req_i.addr[11] => Mux30.IN1024
bus_req_i.addr[11] => Mux31.IN1024
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= rden.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst
clk_i => main_req.stb.CLK
clk_i => main_req.addr[0].CLK
clk_i => main_req.addr[1].CLK
clk_i => main_req.addr[2].CLK
clk_i => main_req.addr[3].CLK
clk_i => main_req.addr[4].CLK
clk_i => main_req.addr[5].CLK
clk_i => main_req.addr[6].CLK
clk_i => main_req.addr[7].CLK
clk_i => main_req.addr[8].CLK
clk_i => main_req.addr[9].CLK
clk_i => main_req.addr[10].CLK
clk_i => main_req.addr[11].CLK
clk_i => main_req.addr[12].CLK
clk_i => main_req.addr[13].CLK
clk_i => main_req.addr[14].CLK
clk_i => main_req.addr[15].CLK
clk_i => main_req.addr[16].CLK
clk_i => main_req.addr[17].CLK
clk_i => main_req.addr[18].CLK
clk_i => main_req.addr[19].CLK
clk_i => main_req.addr[20].CLK
clk_i => main_req.addr[21].CLK
clk_i => main_req.addr[22].CLK
clk_i => main_req.addr[23].CLK
clk_i => main_req.addr[24].CLK
clk_i => main_req.addr[25].CLK
clk_i => main_req.addr[26].CLK
clk_i => main_req.addr[27].CLK
clk_i => main_req.addr[28].CLK
clk_i => main_req.addr[29].CLK
clk_i => main_req.addr[30].CLK
clk_i => main_req.addr[31].CLK
rstn_i => main_req.stb.ACLR
rstn_i => main_req.addr[0].ACLR
rstn_i => main_req.addr[1].ACLR
rstn_i => main_req.addr[2].ACLR
rstn_i => main_req.addr[3].ACLR
rstn_i => main_req.addr[4].ACLR
rstn_i => main_req.addr[5].ACLR
rstn_i => main_req.addr[6].ACLR
rstn_i => main_req.addr[7].ACLR
rstn_i => main_req.addr[8].ACLR
rstn_i => main_req.addr[9].ACLR
rstn_i => main_req.addr[10].ACLR
rstn_i => main_req.addr[11].ACLR
rstn_i => main_req.addr[12].ACLR
rstn_i => main_req.addr[13].ACLR
rstn_i => main_req.addr[14].ACLR
rstn_i => main_req.addr[15].ACLR
rstn_i => main_req.addr[16].ACLR
rstn_i => main_req.addr[17].ACLR
rstn_i => main_req.addr[18].ACLR
rstn_i => main_req.addr[19].ACLR
rstn_i => main_req.addr[20].ACLR
rstn_i => main_req.addr[21].ACLR
rstn_i => main_req.addr[22].ACLR
rstn_i => main_req.addr[23].ACLR
rstn_i => main_req.addr[24].ACLR
rstn_i => main_req.addr[25].ACLR
rstn_i => main_req.addr[26].ACLR
rstn_i => main_req.addr[27].ACLR
rstn_i => main_req.addr[28].ACLR
rstn_i => main_req.addr[29].ACLR
rstn_i => main_req.addr[30].ACLR
rstn_i => main_req.addr[31].ACLR
main_req_i.fence => dev_21_req_o.fence.DATAIN
main_req_i.fence => dev_01_req_o.fence.DATAIN
main_req_i.fence => dev_03_req_o.fence.DATAIN
main_req_i.fence => dev_10_req_o.fence.DATAIN
main_req_i.fence => dev_11_req_o.fence.DATAIN
main_req_i.fence => dev_14_req_o.fence.DATAIN
main_req_i.fence => dev_15_req_o.fence.DATAIN
main_req_i.rvso => dev_21_req_o.rvso.DATAIN
main_req_i.rvso => dev_01_req_o.rvso.DATAIN
main_req_i.rvso => dev_03_req_o.rvso.DATAIN
main_req_i.rvso => dev_10_req_o.rvso.DATAIN
main_req_i.rvso => dev_11_req_o.rvso.DATAIN
main_req_i.rvso => dev_14_req_o.rvso.DATAIN
main_req_i.rvso => dev_15_req_o.rvso.DATAIN
main_req_i.priv => dev_21_req_o.priv.DATAIN
main_req_i.priv => dev_01_req_o.priv.DATAIN
main_req_i.priv => dev_03_req_o.priv.DATAIN
main_req_i.priv => dev_10_req_o.priv.DATAIN
main_req_i.priv => dev_11_req_o.priv.DATAIN
main_req_i.priv => dev_14_req_o.priv.DATAIN
main_req_i.priv => dev_15_req_o.priv.DATAIN
main_req_i.src => dev_21_req_o.src.DATAIN
main_req_i.src => dev_01_req_o.src.DATAIN
main_req_i.src => dev_03_req_o.src.DATAIN
main_req_i.src => dev_10_req_o.src.DATAIN
main_req_i.src => dev_11_req_o.src.DATAIN
main_req_i.src => dev_14_req_o.src.DATAIN
main_req_i.src => dev_15_req_o.src.DATAIN
main_req_i.rw => dev_21_req_o.rw.DATAIN
main_req_i.rw => dev_01_req_o.rw.DATAIN
main_req_i.rw => dev_03_req_o.rw.DATAIN
main_req_i.rw => dev_10_req_o.rw.DATAIN
main_req_i.rw => dev_11_req_o.rw.DATAIN
main_req_i.rw => dev_14_req_o.rw.DATAIN
main_req_i.rw => dev_15_req_o.rw.DATAIN
main_req_i.stb => main_req.stb.DATAIN
main_req_i.stb => main_req.addr[31].ENA
main_req_i.stb => main_req.addr[30].ENA
main_req_i.stb => main_req.addr[29].ENA
main_req_i.stb => main_req.addr[28].ENA
main_req_i.stb => main_req.addr[27].ENA
main_req_i.stb => main_req.addr[26].ENA
main_req_i.stb => main_req.addr[25].ENA
main_req_i.stb => main_req.addr[24].ENA
main_req_i.stb => main_req.addr[23].ENA
main_req_i.stb => main_req.addr[22].ENA
main_req_i.stb => main_req.addr[21].ENA
main_req_i.stb => main_req.addr[20].ENA
main_req_i.stb => main_req.addr[19].ENA
main_req_i.stb => main_req.addr[18].ENA
main_req_i.stb => main_req.addr[17].ENA
main_req_i.stb => main_req.addr[16].ENA
main_req_i.stb => main_req.addr[15].ENA
main_req_i.stb => main_req.addr[14].ENA
main_req_i.stb => main_req.addr[13].ENA
main_req_i.stb => main_req.addr[12].ENA
main_req_i.stb => main_req.addr[11].ENA
main_req_i.stb => main_req.addr[10].ENA
main_req_i.stb => main_req.addr[9].ENA
main_req_i.stb => main_req.addr[8].ENA
main_req_i.stb => main_req.addr[7].ENA
main_req_i.stb => main_req.addr[6].ENA
main_req_i.stb => main_req.addr[5].ENA
main_req_i.stb => main_req.addr[4].ENA
main_req_i.stb => main_req.addr[3].ENA
main_req_i.stb => main_req.addr[2].ENA
main_req_i.stb => main_req.addr[1].ENA
main_req_i.stb => main_req.addr[0].ENA
main_req_i.ben[0] => dev_21_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_01_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_03_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_10_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_11_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_14_req_o.ben[0].DATAIN
main_req_i.ben[0] => dev_15_req_o.ben[0].DATAIN
main_req_i.ben[1] => dev_21_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_01_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_03_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_10_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_11_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_14_req_o.ben[1].DATAIN
main_req_i.ben[1] => dev_15_req_o.ben[1].DATAIN
main_req_i.ben[2] => dev_21_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_01_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_03_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_10_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_11_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_14_req_o.ben[2].DATAIN
main_req_i.ben[2] => dev_15_req_o.ben[2].DATAIN
main_req_i.ben[3] => dev_21_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_01_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_03_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_10_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_11_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_14_req_o.ben[3].DATAIN
main_req_i.ben[3] => dev_15_req_o.ben[3].DATAIN
main_req_i.data[0] => dev_21_req_o.data[0].DATAIN
main_req_i.data[0] => dev_01_req_o.data[0].DATAIN
main_req_i.data[0] => dev_03_req_o.data[0].DATAIN
main_req_i.data[0] => dev_10_req_o.data[0].DATAIN
main_req_i.data[0] => dev_11_req_o.data[0].DATAIN
main_req_i.data[0] => dev_14_req_o.data[0].DATAIN
main_req_i.data[0] => dev_15_req_o.data[0].DATAIN
main_req_i.data[1] => dev_21_req_o.data[1].DATAIN
main_req_i.data[1] => dev_01_req_o.data[1].DATAIN
main_req_i.data[1] => dev_03_req_o.data[1].DATAIN
main_req_i.data[1] => dev_10_req_o.data[1].DATAIN
main_req_i.data[1] => dev_11_req_o.data[1].DATAIN
main_req_i.data[1] => dev_14_req_o.data[1].DATAIN
main_req_i.data[1] => dev_15_req_o.data[1].DATAIN
main_req_i.data[2] => dev_21_req_o.data[2].DATAIN
main_req_i.data[2] => dev_01_req_o.data[2].DATAIN
main_req_i.data[2] => dev_03_req_o.data[2].DATAIN
main_req_i.data[2] => dev_10_req_o.data[2].DATAIN
main_req_i.data[2] => dev_11_req_o.data[2].DATAIN
main_req_i.data[2] => dev_14_req_o.data[2].DATAIN
main_req_i.data[2] => dev_15_req_o.data[2].DATAIN
main_req_i.data[3] => dev_21_req_o.data[3].DATAIN
main_req_i.data[3] => dev_01_req_o.data[3].DATAIN
main_req_i.data[3] => dev_03_req_o.data[3].DATAIN
main_req_i.data[3] => dev_10_req_o.data[3].DATAIN
main_req_i.data[3] => dev_11_req_o.data[3].DATAIN
main_req_i.data[3] => dev_14_req_o.data[3].DATAIN
main_req_i.data[3] => dev_15_req_o.data[3].DATAIN
main_req_i.data[4] => dev_21_req_o.data[4].DATAIN
main_req_i.data[4] => dev_01_req_o.data[4].DATAIN
main_req_i.data[4] => dev_03_req_o.data[4].DATAIN
main_req_i.data[4] => dev_10_req_o.data[4].DATAIN
main_req_i.data[4] => dev_11_req_o.data[4].DATAIN
main_req_i.data[4] => dev_14_req_o.data[4].DATAIN
main_req_i.data[4] => dev_15_req_o.data[4].DATAIN
main_req_i.data[5] => dev_21_req_o.data[5].DATAIN
main_req_i.data[5] => dev_01_req_o.data[5].DATAIN
main_req_i.data[5] => dev_03_req_o.data[5].DATAIN
main_req_i.data[5] => dev_10_req_o.data[5].DATAIN
main_req_i.data[5] => dev_11_req_o.data[5].DATAIN
main_req_i.data[5] => dev_14_req_o.data[5].DATAIN
main_req_i.data[5] => dev_15_req_o.data[5].DATAIN
main_req_i.data[6] => dev_21_req_o.data[6].DATAIN
main_req_i.data[6] => dev_01_req_o.data[6].DATAIN
main_req_i.data[6] => dev_03_req_o.data[6].DATAIN
main_req_i.data[6] => dev_10_req_o.data[6].DATAIN
main_req_i.data[6] => dev_11_req_o.data[6].DATAIN
main_req_i.data[6] => dev_14_req_o.data[6].DATAIN
main_req_i.data[6] => dev_15_req_o.data[6].DATAIN
main_req_i.data[7] => dev_21_req_o.data[7].DATAIN
main_req_i.data[7] => dev_01_req_o.data[7].DATAIN
main_req_i.data[7] => dev_03_req_o.data[7].DATAIN
main_req_i.data[7] => dev_10_req_o.data[7].DATAIN
main_req_i.data[7] => dev_11_req_o.data[7].DATAIN
main_req_i.data[7] => dev_14_req_o.data[7].DATAIN
main_req_i.data[7] => dev_15_req_o.data[7].DATAIN
main_req_i.data[8] => dev_21_req_o.data[8].DATAIN
main_req_i.data[8] => dev_01_req_o.data[8].DATAIN
main_req_i.data[8] => dev_03_req_o.data[8].DATAIN
main_req_i.data[8] => dev_10_req_o.data[8].DATAIN
main_req_i.data[8] => dev_11_req_o.data[8].DATAIN
main_req_i.data[8] => dev_14_req_o.data[8].DATAIN
main_req_i.data[8] => dev_15_req_o.data[8].DATAIN
main_req_i.data[9] => dev_21_req_o.data[9].DATAIN
main_req_i.data[9] => dev_01_req_o.data[9].DATAIN
main_req_i.data[9] => dev_03_req_o.data[9].DATAIN
main_req_i.data[9] => dev_10_req_o.data[9].DATAIN
main_req_i.data[9] => dev_11_req_o.data[9].DATAIN
main_req_i.data[9] => dev_14_req_o.data[9].DATAIN
main_req_i.data[9] => dev_15_req_o.data[9].DATAIN
main_req_i.data[10] => dev_21_req_o.data[10].DATAIN
main_req_i.data[10] => dev_01_req_o.data[10].DATAIN
main_req_i.data[10] => dev_03_req_o.data[10].DATAIN
main_req_i.data[10] => dev_10_req_o.data[10].DATAIN
main_req_i.data[10] => dev_11_req_o.data[10].DATAIN
main_req_i.data[10] => dev_14_req_o.data[10].DATAIN
main_req_i.data[10] => dev_15_req_o.data[10].DATAIN
main_req_i.data[11] => dev_21_req_o.data[11].DATAIN
main_req_i.data[11] => dev_01_req_o.data[11].DATAIN
main_req_i.data[11] => dev_03_req_o.data[11].DATAIN
main_req_i.data[11] => dev_10_req_o.data[11].DATAIN
main_req_i.data[11] => dev_11_req_o.data[11].DATAIN
main_req_i.data[11] => dev_14_req_o.data[11].DATAIN
main_req_i.data[11] => dev_15_req_o.data[11].DATAIN
main_req_i.data[12] => dev_21_req_o.data[12].DATAIN
main_req_i.data[12] => dev_01_req_o.data[12].DATAIN
main_req_i.data[12] => dev_03_req_o.data[12].DATAIN
main_req_i.data[12] => dev_10_req_o.data[12].DATAIN
main_req_i.data[12] => dev_11_req_o.data[12].DATAIN
main_req_i.data[12] => dev_14_req_o.data[12].DATAIN
main_req_i.data[12] => dev_15_req_o.data[12].DATAIN
main_req_i.data[13] => dev_21_req_o.data[13].DATAIN
main_req_i.data[13] => dev_01_req_o.data[13].DATAIN
main_req_i.data[13] => dev_03_req_o.data[13].DATAIN
main_req_i.data[13] => dev_10_req_o.data[13].DATAIN
main_req_i.data[13] => dev_11_req_o.data[13].DATAIN
main_req_i.data[13] => dev_14_req_o.data[13].DATAIN
main_req_i.data[13] => dev_15_req_o.data[13].DATAIN
main_req_i.data[14] => dev_21_req_o.data[14].DATAIN
main_req_i.data[14] => dev_01_req_o.data[14].DATAIN
main_req_i.data[14] => dev_03_req_o.data[14].DATAIN
main_req_i.data[14] => dev_10_req_o.data[14].DATAIN
main_req_i.data[14] => dev_11_req_o.data[14].DATAIN
main_req_i.data[14] => dev_14_req_o.data[14].DATAIN
main_req_i.data[14] => dev_15_req_o.data[14].DATAIN
main_req_i.data[15] => dev_21_req_o.data[15].DATAIN
main_req_i.data[15] => dev_01_req_o.data[15].DATAIN
main_req_i.data[15] => dev_03_req_o.data[15].DATAIN
main_req_i.data[15] => dev_10_req_o.data[15].DATAIN
main_req_i.data[15] => dev_11_req_o.data[15].DATAIN
main_req_i.data[15] => dev_14_req_o.data[15].DATAIN
main_req_i.data[15] => dev_15_req_o.data[15].DATAIN
main_req_i.data[16] => dev_21_req_o.data[16].DATAIN
main_req_i.data[16] => dev_01_req_o.data[16].DATAIN
main_req_i.data[16] => dev_03_req_o.data[16].DATAIN
main_req_i.data[16] => dev_10_req_o.data[16].DATAIN
main_req_i.data[16] => dev_11_req_o.data[16].DATAIN
main_req_i.data[16] => dev_14_req_o.data[16].DATAIN
main_req_i.data[16] => dev_15_req_o.data[16].DATAIN
main_req_i.data[17] => dev_21_req_o.data[17].DATAIN
main_req_i.data[17] => dev_01_req_o.data[17].DATAIN
main_req_i.data[17] => dev_03_req_o.data[17].DATAIN
main_req_i.data[17] => dev_10_req_o.data[17].DATAIN
main_req_i.data[17] => dev_11_req_o.data[17].DATAIN
main_req_i.data[17] => dev_14_req_o.data[17].DATAIN
main_req_i.data[17] => dev_15_req_o.data[17].DATAIN
main_req_i.data[18] => dev_21_req_o.data[18].DATAIN
main_req_i.data[18] => dev_01_req_o.data[18].DATAIN
main_req_i.data[18] => dev_03_req_o.data[18].DATAIN
main_req_i.data[18] => dev_10_req_o.data[18].DATAIN
main_req_i.data[18] => dev_11_req_o.data[18].DATAIN
main_req_i.data[18] => dev_14_req_o.data[18].DATAIN
main_req_i.data[18] => dev_15_req_o.data[18].DATAIN
main_req_i.data[19] => dev_21_req_o.data[19].DATAIN
main_req_i.data[19] => dev_01_req_o.data[19].DATAIN
main_req_i.data[19] => dev_03_req_o.data[19].DATAIN
main_req_i.data[19] => dev_10_req_o.data[19].DATAIN
main_req_i.data[19] => dev_11_req_o.data[19].DATAIN
main_req_i.data[19] => dev_14_req_o.data[19].DATAIN
main_req_i.data[19] => dev_15_req_o.data[19].DATAIN
main_req_i.data[20] => dev_21_req_o.data[20].DATAIN
main_req_i.data[20] => dev_01_req_o.data[20].DATAIN
main_req_i.data[20] => dev_03_req_o.data[20].DATAIN
main_req_i.data[20] => dev_10_req_o.data[20].DATAIN
main_req_i.data[20] => dev_11_req_o.data[20].DATAIN
main_req_i.data[20] => dev_14_req_o.data[20].DATAIN
main_req_i.data[20] => dev_15_req_o.data[20].DATAIN
main_req_i.data[21] => dev_21_req_o.data[21].DATAIN
main_req_i.data[21] => dev_01_req_o.data[21].DATAIN
main_req_i.data[21] => dev_03_req_o.data[21].DATAIN
main_req_i.data[21] => dev_10_req_o.data[21].DATAIN
main_req_i.data[21] => dev_11_req_o.data[21].DATAIN
main_req_i.data[21] => dev_14_req_o.data[21].DATAIN
main_req_i.data[21] => dev_15_req_o.data[21].DATAIN
main_req_i.data[22] => dev_21_req_o.data[22].DATAIN
main_req_i.data[22] => dev_01_req_o.data[22].DATAIN
main_req_i.data[22] => dev_03_req_o.data[22].DATAIN
main_req_i.data[22] => dev_10_req_o.data[22].DATAIN
main_req_i.data[22] => dev_11_req_o.data[22].DATAIN
main_req_i.data[22] => dev_14_req_o.data[22].DATAIN
main_req_i.data[22] => dev_15_req_o.data[22].DATAIN
main_req_i.data[23] => dev_21_req_o.data[23].DATAIN
main_req_i.data[23] => dev_01_req_o.data[23].DATAIN
main_req_i.data[23] => dev_03_req_o.data[23].DATAIN
main_req_i.data[23] => dev_10_req_o.data[23].DATAIN
main_req_i.data[23] => dev_11_req_o.data[23].DATAIN
main_req_i.data[23] => dev_14_req_o.data[23].DATAIN
main_req_i.data[23] => dev_15_req_o.data[23].DATAIN
main_req_i.data[24] => dev_21_req_o.data[24].DATAIN
main_req_i.data[24] => dev_01_req_o.data[24].DATAIN
main_req_i.data[24] => dev_03_req_o.data[24].DATAIN
main_req_i.data[24] => dev_10_req_o.data[24].DATAIN
main_req_i.data[24] => dev_11_req_o.data[24].DATAIN
main_req_i.data[24] => dev_14_req_o.data[24].DATAIN
main_req_i.data[24] => dev_15_req_o.data[24].DATAIN
main_req_i.data[25] => dev_21_req_o.data[25].DATAIN
main_req_i.data[25] => dev_01_req_o.data[25].DATAIN
main_req_i.data[25] => dev_03_req_o.data[25].DATAIN
main_req_i.data[25] => dev_10_req_o.data[25].DATAIN
main_req_i.data[25] => dev_11_req_o.data[25].DATAIN
main_req_i.data[25] => dev_14_req_o.data[25].DATAIN
main_req_i.data[25] => dev_15_req_o.data[25].DATAIN
main_req_i.data[26] => dev_21_req_o.data[26].DATAIN
main_req_i.data[26] => dev_01_req_o.data[26].DATAIN
main_req_i.data[26] => dev_03_req_o.data[26].DATAIN
main_req_i.data[26] => dev_10_req_o.data[26].DATAIN
main_req_i.data[26] => dev_11_req_o.data[26].DATAIN
main_req_i.data[26] => dev_14_req_o.data[26].DATAIN
main_req_i.data[26] => dev_15_req_o.data[26].DATAIN
main_req_i.data[27] => dev_21_req_o.data[27].DATAIN
main_req_i.data[27] => dev_01_req_o.data[27].DATAIN
main_req_i.data[27] => dev_03_req_o.data[27].DATAIN
main_req_i.data[27] => dev_10_req_o.data[27].DATAIN
main_req_i.data[27] => dev_11_req_o.data[27].DATAIN
main_req_i.data[27] => dev_14_req_o.data[27].DATAIN
main_req_i.data[27] => dev_15_req_o.data[27].DATAIN
main_req_i.data[28] => dev_21_req_o.data[28].DATAIN
main_req_i.data[28] => dev_01_req_o.data[28].DATAIN
main_req_i.data[28] => dev_03_req_o.data[28].DATAIN
main_req_i.data[28] => dev_10_req_o.data[28].DATAIN
main_req_i.data[28] => dev_11_req_o.data[28].DATAIN
main_req_i.data[28] => dev_14_req_o.data[28].DATAIN
main_req_i.data[28] => dev_15_req_o.data[28].DATAIN
main_req_i.data[29] => dev_21_req_o.data[29].DATAIN
main_req_i.data[29] => dev_01_req_o.data[29].DATAIN
main_req_i.data[29] => dev_03_req_o.data[29].DATAIN
main_req_i.data[29] => dev_10_req_o.data[29].DATAIN
main_req_i.data[29] => dev_11_req_o.data[29].DATAIN
main_req_i.data[29] => dev_14_req_o.data[29].DATAIN
main_req_i.data[29] => dev_15_req_o.data[29].DATAIN
main_req_i.data[30] => dev_21_req_o.data[30].DATAIN
main_req_i.data[30] => dev_01_req_o.data[30].DATAIN
main_req_i.data[30] => dev_03_req_o.data[30].DATAIN
main_req_i.data[30] => dev_10_req_o.data[30].DATAIN
main_req_i.data[30] => dev_11_req_o.data[30].DATAIN
main_req_i.data[30] => dev_14_req_o.data[30].DATAIN
main_req_i.data[30] => dev_15_req_o.data[30].DATAIN
main_req_i.data[31] => dev_21_req_o.data[31].DATAIN
main_req_i.data[31] => dev_01_req_o.data[31].DATAIN
main_req_i.data[31] => dev_03_req_o.data[31].DATAIN
main_req_i.data[31] => dev_10_req_o.data[31].DATAIN
main_req_i.data[31] => dev_11_req_o.data[31].DATAIN
main_req_i.data[31] => dev_14_req_o.data[31].DATAIN
main_req_i.data[31] => dev_15_req_o.data[31].DATAIN
main_req_i.addr[0] => main_req.addr[0].DATAIN
main_req_i.addr[1] => main_req.addr[1].DATAIN
main_req_i.addr[2] => main_req.addr[2].DATAIN
main_req_i.addr[3] => main_req.addr[3].DATAIN
main_req_i.addr[4] => main_req.addr[4].DATAIN
main_req_i.addr[5] => main_req.addr[5].DATAIN
main_req_i.addr[6] => main_req.addr[6].DATAIN
main_req_i.addr[7] => main_req.addr[7].DATAIN
main_req_i.addr[8] => main_req.addr[8].DATAIN
main_req_i.addr[9] => main_req.addr[9].DATAIN
main_req_i.addr[10] => main_req.addr[10].DATAIN
main_req_i.addr[11] => main_req.addr[11].DATAIN
main_req_i.addr[12] => main_req.addr[12].DATAIN
main_req_i.addr[13] => main_req.addr[13].DATAIN
main_req_i.addr[14] => main_req.addr[14].DATAIN
main_req_i.addr[15] => main_req.addr[15].DATAIN
main_req_i.addr[16] => main_req.addr[16].DATAIN
main_req_i.addr[17] => main_req.addr[17].DATAIN
main_req_i.addr[18] => main_req.addr[18].DATAIN
main_req_i.addr[19] => main_req.addr[19].DATAIN
main_req_i.addr[20] => main_req.addr[20].DATAIN
main_req_i.addr[21] => main_req.addr[21].DATAIN
main_req_i.addr[22] => main_req.addr[22].DATAIN
main_req_i.addr[23] => main_req.addr[23].DATAIN
main_req_i.addr[24] => main_req.addr[24].DATAIN
main_req_i.addr[25] => main_req.addr[25].DATAIN
main_req_i.addr[26] => main_req.addr[26].DATAIN
main_req_i.addr[27] => main_req.addr[27].DATAIN
main_req_i.addr[28] => main_req.addr[28].DATAIN
main_req_i.addr[29] => main_req.addr[29].DATAIN
main_req_i.addr[30] => main_req.addr[30].DATAIN
main_req_i.addr[31] => main_req.addr[31].DATAIN
main_rsp_o.err <= err.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
main_rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE
dev_00_req_o.fence <= <GND>
dev_00_req_o.rvso <= <GND>
dev_00_req_o.priv <= <GND>
dev_00_req_o.src <= <GND>
dev_00_req_o.rw <= <GND>
dev_00_req_o.stb <= <GND>
dev_00_req_o.ben[0] <= <GND>
dev_00_req_o.ben[1] <= <GND>
dev_00_req_o.ben[2] <= <GND>
dev_00_req_o.ben[3] <= <GND>
dev_00_req_o.data[0] <= <GND>
dev_00_req_o.data[1] <= <GND>
dev_00_req_o.data[2] <= <GND>
dev_00_req_o.data[3] <= <GND>
dev_00_req_o.data[4] <= <GND>
dev_00_req_o.data[5] <= <GND>
dev_00_req_o.data[6] <= <GND>
dev_00_req_o.data[7] <= <GND>
dev_00_req_o.data[8] <= <GND>
dev_00_req_o.data[9] <= <GND>
dev_00_req_o.data[10] <= <GND>
dev_00_req_o.data[11] <= <GND>
dev_00_req_o.data[12] <= <GND>
dev_00_req_o.data[13] <= <GND>
dev_00_req_o.data[14] <= <GND>
dev_00_req_o.data[15] <= <GND>
dev_00_req_o.data[16] <= <GND>
dev_00_req_o.data[17] <= <GND>
dev_00_req_o.data[18] <= <GND>
dev_00_req_o.data[19] <= <GND>
dev_00_req_o.data[20] <= <GND>
dev_00_req_o.data[21] <= <GND>
dev_00_req_o.data[22] <= <GND>
dev_00_req_o.data[23] <= <GND>
dev_00_req_o.data[24] <= <GND>
dev_00_req_o.data[25] <= <GND>
dev_00_req_o.data[26] <= <GND>
dev_00_req_o.data[27] <= <GND>
dev_00_req_o.data[28] <= <GND>
dev_00_req_o.data[29] <= <GND>
dev_00_req_o.data[30] <= <GND>
dev_00_req_o.data[31] <= <GND>
dev_00_req_o.addr[0] <= <GND>
dev_00_req_o.addr[1] <= <GND>
dev_00_req_o.addr[2] <= <GND>
dev_00_req_o.addr[3] <= <GND>
dev_00_req_o.addr[4] <= <GND>
dev_00_req_o.addr[5] <= <GND>
dev_00_req_o.addr[6] <= <GND>
dev_00_req_o.addr[7] <= <GND>
dev_00_req_o.addr[8] <= <GND>
dev_00_req_o.addr[9] <= <GND>
dev_00_req_o.addr[10] <= <GND>
dev_00_req_o.addr[11] <= <GND>
dev_00_req_o.addr[12] <= <GND>
dev_00_req_o.addr[13] <= <GND>
dev_00_req_o.addr[14] <= <GND>
dev_00_req_o.addr[15] <= <GND>
dev_00_req_o.addr[16] <= <GND>
dev_00_req_o.addr[17] <= <GND>
dev_00_req_o.addr[18] <= <GND>
dev_00_req_o.addr[19] <= <GND>
dev_00_req_o.addr[20] <= <GND>
dev_00_req_o.addr[21] <= <GND>
dev_00_req_o.addr[22] <= <GND>
dev_00_req_o.addr[23] <= <GND>
dev_00_req_o.addr[24] <= <GND>
dev_00_req_o.addr[25] <= <GND>
dev_00_req_o.addr[26] <= <GND>
dev_00_req_o.addr[27] <= <GND>
dev_00_req_o.addr[28] <= <GND>
dev_00_req_o.addr[29] <= <GND>
dev_00_req_o.addr[30] <= <GND>
dev_00_req_o.addr[31] <= <GND>
dev_00_rsp_i.err => ~NO_FANOUT~
dev_00_rsp_i.ack => ~NO_FANOUT~
dev_00_rsp_i.data[0] => ~NO_FANOUT~
dev_00_rsp_i.data[1] => ~NO_FANOUT~
dev_00_rsp_i.data[2] => ~NO_FANOUT~
dev_00_rsp_i.data[3] => ~NO_FANOUT~
dev_00_rsp_i.data[4] => ~NO_FANOUT~
dev_00_rsp_i.data[5] => ~NO_FANOUT~
dev_00_rsp_i.data[6] => ~NO_FANOUT~
dev_00_rsp_i.data[7] => ~NO_FANOUT~
dev_00_rsp_i.data[8] => ~NO_FANOUT~
dev_00_rsp_i.data[9] => ~NO_FANOUT~
dev_00_rsp_i.data[10] => ~NO_FANOUT~
dev_00_rsp_i.data[11] => ~NO_FANOUT~
dev_00_rsp_i.data[12] => ~NO_FANOUT~
dev_00_rsp_i.data[13] => ~NO_FANOUT~
dev_00_rsp_i.data[14] => ~NO_FANOUT~
dev_00_rsp_i.data[15] => ~NO_FANOUT~
dev_00_rsp_i.data[16] => ~NO_FANOUT~
dev_00_rsp_i.data[17] => ~NO_FANOUT~
dev_00_rsp_i.data[18] => ~NO_FANOUT~
dev_00_rsp_i.data[19] => ~NO_FANOUT~
dev_00_rsp_i.data[20] => ~NO_FANOUT~
dev_00_rsp_i.data[21] => ~NO_FANOUT~
dev_00_rsp_i.data[22] => ~NO_FANOUT~
dev_00_rsp_i.data[23] => ~NO_FANOUT~
dev_00_rsp_i.data[24] => ~NO_FANOUT~
dev_00_rsp_i.data[25] => ~NO_FANOUT~
dev_00_rsp_i.data[26] => ~NO_FANOUT~
dev_00_rsp_i.data[27] => ~NO_FANOUT~
dev_00_rsp_i.data[28] => ~NO_FANOUT~
dev_00_rsp_i.data[29] => ~NO_FANOUT~
dev_00_rsp_i.data[30] => ~NO_FANOUT~
dev_00_rsp_i.data[31] => ~NO_FANOUT~
dev_01_req_o.fence <= main_req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.rw <= main_req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.stb <= dev_req.DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[0] <= main_req.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[1] <= main_req.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[2] <= main_req.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[3] <= main_req.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[4] <= main_req.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[5] <= main_req.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[6] <= main_req.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[7] <= main_req.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[8] <= main_req.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[9] <= main_req.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[10] <= main_req.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[11] <= main_req.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[12] <= main_req.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[13] <= main_req.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[14] <= main_req.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[15] <= main_req.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[16] <= main_req.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[17] <= main_req.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[18] <= main_req.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[19] <= main_req.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[20] <= main_req.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[21] <= main_req.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[22] <= main_req.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[23] <= main_req.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[24] <= main_req.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[25] <= main_req.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[26] <= main_req.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[27] <= main_req.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[28] <= main_req.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[29] <= main_req.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[30] <= main_req.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_01_req_o.addr[31] <= main_req.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_01_rsp_i.err => err.IN0
dev_01_rsp_i.ack => ack.IN0
dev_01_rsp_i.data[0] => data.IN0
dev_01_rsp_i.data[1] => data.IN0
dev_01_rsp_i.data[2] => data.IN0
dev_01_rsp_i.data[3] => data.IN0
dev_01_rsp_i.data[4] => data.IN0
dev_01_rsp_i.data[5] => data.IN0
dev_01_rsp_i.data[6] => data.IN0
dev_01_rsp_i.data[7] => data.IN0
dev_01_rsp_i.data[8] => data.IN0
dev_01_rsp_i.data[9] => data.IN0
dev_01_rsp_i.data[10] => data.IN0
dev_01_rsp_i.data[11] => data.IN0
dev_01_rsp_i.data[12] => data.IN0
dev_01_rsp_i.data[13] => data.IN0
dev_01_rsp_i.data[14] => data.IN0
dev_01_rsp_i.data[15] => data.IN0
dev_01_rsp_i.data[16] => data.IN0
dev_01_rsp_i.data[17] => data.IN0
dev_01_rsp_i.data[18] => data.IN0
dev_01_rsp_i.data[19] => data.IN0
dev_01_rsp_i.data[20] => data.IN0
dev_01_rsp_i.data[21] => data.IN0
dev_01_rsp_i.data[22] => data.IN0
dev_01_rsp_i.data[23] => data.IN0
dev_01_rsp_i.data[24] => data.IN0
dev_01_rsp_i.data[25] => data.IN0
dev_01_rsp_i.data[26] => data.IN0
dev_01_rsp_i.data[27] => data.IN0
dev_01_rsp_i.data[28] => data.IN0
dev_01_rsp_i.data[29] => data.IN0
dev_01_rsp_i.data[30] => data.IN0
dev_01_rsp_i.data[31] => data.IN0
dev_02_req_o.fence <= <GND>
dev_02_req_o.rvso <= <GND>
dev_02_req_o.priv <= <GND>
dev_02_req_o.src <= <GND>
dev_02_req_o.rw <= <GND>
dev_02_req_o.stb <= <GND>
dev_02_req_o.ben[0] <= <GND>
dev_02_req_o.ben[1] <= <GND>
dev_02_req_o.ben[2] <= <GND>
dev_02_req_o.ben[3] <= <GND>
dev_02_req_o.data[0] <= <GND>
dev_02_req_o.data[1] <= <GND>
dev_02_req_o.data[2] <= <GND>
dev_02_req_o.data[3] <= <GND>
dev_02_req_o.data[4] <= <GND>
dev_02_req_o.data[5] <= <GND>
dev_02_req_o.data[6] <= <GND>
dev_02_req_o.data[7] <= <GND>
dev_02_req_o.data[8] <= <GND>
dev_02_req_o.data[9] <= <GND>
dev_02_req_o.data[10] <= <GND>
dev_02_req_o.data[11] <= <GND>
dev_02_req_o.data[12] <= <GND>
dev_02_req_o.data[13] <= <GND>
dev_02_req_o.data[14] <= <GND>
dev_02_req_o.data[15] <= <GND>
dev_02_req_o.data[16] <= <GND>
dev_02_req_o.data[17] <= <GND>
dev_02_req_o.data[18] <= <GND>
dev_02_req_o.data[19] <= <GND>
dev_02_req_o.data[20] <= <GND>
dev_02_req_o.data[21] <= <GND>
dev_02_req_o.data[22] <= <GND>
dev_02_req_o.data[23] <= <GND>
dev_02_req_o.data[24] <= <GND>
dev_02_req_o.data[25] <= <GND>
dev_02_req_o.data[26] <= <GND>
dev_02_req_o.data[27] <= <GND>
dev_02_req_o.data[28] <= <GND>
dev_02_req_o.data[29] <= <GND>
dev_02_req_o.data[30] <= <GND>
dev_02_req_o.data[31] <= <GND>
dev_02_req_o.addr[0] <= <GND>
dev_02_req_o.addr[1] <= <GND>
dev_02_req_o.addr[2] <= <GND>
dev_02_req_o.addr[3] <= <GND>
dev_02_req_o.addr[4] <= <GND>
dev_02_req_o.addr[5] <= <GND>
dev_02_req_o.addr[6] <= <GND>
dev_02_req_o.addr[7] <= <GND>
dev_02_req_o.addr[8] <= <GND>
dev_02_req_o.addr[9] <= <GND>
dev_02_req_o.addr[10] <= <GND>
dev_02_req_o.addr[11] <= <GND>
dev_02_req_o.addr[12] <= <GND>
dev_02_req_o.addr[13] <= <GND>
dev_02_req_o.addr[14] <= <GND>
dev_02_req_o.addr[15] <= <GND>
dev_02_req_o.addr[16] <= <GND>
dev_02_req_o.addr[17] <= <GND>
dev_02_req_o.addr[18] <= <GND>
dev_02_req_o.addr[19] <= <GND>
dev_02_req_o.addr[20] <= <GND>
dev_02_req_o.addr[21] <= <GND>
dev_02_req_o.addr[22] <= <GND>
dev_02_req_o.addr[23] <= <GND>
dev_02_req_o.addr[24] <= <GND>
dev_02_req_o.addr[25] <= <GND>
dev_02_req_o.addr[26] <= <GND>
dev_02_req_o.addr[27] <= <GND>
dev_02_req_o.addr[28] <= <GND>
dev_02_req_o.addr[29] <= <GND>
dev_02_req_o.addr[30] <= <GND>
dev_02_req_o.addr[31] <= <GND>
dev_02_rsp_i.err => ~NO_FANOUT~
dev_02_rsp_i.ack => ~NO_FANOUT~
dev_02_rsp_i.data[0] => ~NO_FANOUT~
dev_02_rsp_i.data[1] => ~NO_FANOUT~
dev_02_rsp_i.data[2] => ~NO_FANOUT~
dev_02_rsp_i.data[3] => ~NO_FANOUT~
dev_02_rsp_i.data[4] => ~NO_FANOUT~
dev_02_rsp_i.data[5] => ~NO_FANOUT~
dev_02_rsp_i.data[6] => ~NO_FANOUT~
dev_02_rsp_i.data[7] => ~NO_FANOUT~
dev_02_rsp_i.data[8] => ~NO_FANOUT~
dev_02_rsp_i.data[9] => ~NO_FANOUT~
dev_02_rsp_i.data[10] => ~NO_FANOUT~
dev_02_rsp_i.data[11] => ~NO_FANOUT~
dev_02_rsp_i.data[12] => ~NO_FANOUT~
dev_02_rsp_i.data[13] => ~NO_FANOUT~
dev_02_rsp_i.data[14] => ~NO_FANOUT~
dev_02_rsp_i.data[15] => ~NO_FANOUT~
dev_02_rsp_i.data[16] => ~NO_FANOUT~
dev_02_rsp_i.data[17] => ~NO_FANOUT~
dev_02_rsp_i.data[18] => ~NO_FANOUT~
dev_02_rsp_i.data[19] => ~NO_FANOUT~
dev_02_rsp_i.data[20] => ~NO_FANOUT~
dev_02_rsp_i.data[21] => ~NO_FANOUT~
dev_02_rsp_i.data[22] => ~NO_FANOUT~
dev_02_rsp_i.data[23] => ~NO_FANOUT~
dev_02_rsp_i.data[24] => ~NO_FANOUT~
dev_02_rsp_i.data[25] => ~NO_FANOUT~
dev_02_rsp_i.data[26] => ~NO_FANOUT~
dev_02_rsp_i.data[27] => ~NO_FANOUT~
dev_02_rsp_i.data[28] => ~NO_FANOUT~
dev_02_rsp_i.data[29] => ~NO_FANOUT~
dev_02_rsp_i.data[30] => ~NO_FANOUT~
dev_02_rsp_i.data[31] => ~NO_FANOUT~
dev_03_req_o.fence <= main_req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.rw <= main_req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.stb <= dev_req.DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[0] <= main_req.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[1] <= main_req.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[2] <= main_req.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[3] <= main_req.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[4] <= main_req.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[5] <= main_req.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[6] <= main_req.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[7] <= main_req.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[8] <= main_req.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[9] <= main_req.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[10] <= main_req.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[11] <= main_req.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[12] <= main_req.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[13] <= main_req.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[14] <= main_req.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[15] <= main_req.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[16] <= main_req.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[17] <= main_req.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[18] <= main_req.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[19] <= main_req.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[20] <= main_req.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[21] <= main_req.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[22] <= main_req.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[23] <= main_req.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[24] <= main_req.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[25] <= main_req.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[26] <= main_req.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[27] <= main_req.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[28] <= main_req.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[29] <= main_req.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[30] <= main_req.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_03_req_o.addr[31] <= main_req.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_03_rsp_i.err => err.IN1
dev_03_rsp_i.ack => ack.IN1
dev_03_rsp_i.data[0] => data.IN1
dev_03_rsp_i.data[1] => data.IN1
dev_03_rsp_i.data[2] => data.IN1
dev_03_rsp_i.data[3] => data.IN1
dev_03_rsp_i.data[4] => data.IN1
dev_03_rsp_i.data[5] => data.IN1
dev_03_rsp_i.data[6] => data.IN1
dev_03_rsp_i.data[7] => data.IN1
dev_03_rsp_i.data[8] => data.IN1
dev_03_rsp_i.data[9] => data.IN1
dev_03_rsp_i.data[10] => data.IN1
dev_03_rsp_i.data[11] => data.IN1
dev_03_rsp_i.data[12] => data.IN1
dev_03_rsp_i.data[13] => data.IN1
dev_03_rsp_i.data[14] => data.IN1
dev_03_rsp_i.data[15] => data.IN1
dev_03_rsp_i.data[16] => data.IN1
dev_03_rsp_i.data[17] => data.IN1
dev_03_rsp_i.data[18] => data.IN1
dev_03_rsp_i.data[19] => data.IN1
dev_03_rsp_i.data[20] => data.IN1
dev_03_rsp_i.data[21] => data.IN1
dev_03_rsp_i.data[22] => data.IN1
dev_03_rsp_i.data[23] => data.IN1
dev_03_rsp_i.data[24] => data.IN1
dev_03_rsp_i.data[25] => data.IN1
dev_03_rsp_i.data[26] => data.IN1
dev_03_rsp_i.data[27] => data.IN1
dev_03_rsp_i.data[28] => data.IN1
dev_03_rsp_i.data[29] => data.IN1
dev_03_rsp_i.data[30] => data.IN1
dev_03_rsp_i.data[31] => data.IN1
dev_04_req_o.fence <= <GND>
dev_04_req_o.rvso <= <GND>
dev_04_req_o.priv <= <GND>
dev_04_req_o.src <= <GND>
dev_04_req_o.rw <= <GND>
dev_04_req_o.stb <= <GND>
dev_04_req_o.ben[0] <= <GND>
dev_04_req_o.ben[1] <= <GND>
dev_04_req_o.ben[2] <= <GND>
dev_04_req_o.ben[3] <= <GND>
dev_04_req_o.data[0] <= <GND>
dev_04_req_o.data[1] <= <GND>
dev_04_req_o.data[2] <= <GND>
dev_04_req_o.data[3] <= <GND>
dev_04_req_o.data[4] <= <GND>
dev_04_req_o.data[5] <= <GND>
dev_04_req_o.data[6] <= <GND>
dev_04_req_o.data[7] <= <GND>
dev_04_req_o.data[8] <= <GND>
dev_04_req_o.data[9] <= <GND>
dev_04_req_o.data[10] <= <GND>
dev_04_req_o.data[11] <= <GND>
dev_04_req_o.data[12] <= <GND>
dev_04_req_o.data[13] <= <GND>
dev_04_req_o.data[14] <= <GND>
dev_04_req_o.data[15] <= <GND>
dev_04_req_o.data[16] <= <GND>
dev_04_req_o.data[17] <= <GND>
dev_04_req_o.data[18] <= <GND>
dev_04_req_o.data[19] <= <GND>
dev_04_req_o.data[20] <= <GND>
dev_04_req_o.data[21] <= <GND>
dev_04_req_o.data[22] <= <GND>
dev_04_req_o.data[23] <= <GND>
dev_04_req_o.data[24] <= <GND>
dev_04_req_o.data[25] <= <GND>
dev_04_req_o.data[26] <= <GND>
dev_04_req_o.data[27] <= <GND>
dev_04_req_o.data[28] <= <GND>
dev_04_req_o.data[29] <= <GND>
dev_04_req_o.data[30] <= <GND>
dev_04_req_o.data[31] <= <GND>
dev_04_req_o.addr[0] <= <GND>
dev_04_req_o.addr[1] <= <GND>
dev_04_req_o.addr[2] <= <GND>
dev_04_req_o.addr[3] <= <GND>
dev_04_req_o.addr[4] <= <GND>
dev_04_req_o.addr[5] <= <GND>
dev_04_req_o.addr[6] <= <GND>
dev_04_req_o.addr[7] <= <GND>
dev_04_req_o.addr[8] <= <GND>
dev_04_req_o.addr[9] <= <GND>
dev_04_req_o.addr[10] <= <GND>
dev_04_req_o.addr[11] <= <GND>
dev_04_req_o.addr[12] <= <GND>
dev_04_req_o.addr[13] <= <GND>
dev_04_req_o.addr[14] <= <GND>
dev_04_req_o.addr[15] <= <GND>
dev_04_req_o.addr[16] <= <GND>
dev_04_req_o.addr[17] <= <GND>
dev_04_req_o.addr[18] <= <GND>
dev_04_req_o.addr[19] <= <GND>
dev_04_req_o.addr[20] <= <GND>
dev_04_req_o.addr[21] <= <GND>
dev_04_req_o.addr[22] <= <GND>
dev_04_req_o.addr[23] <= <GND>
dev_04_req_o.addr[24] <= <GND>
dev_04_req_o.addr[25] <= <GND>
dev_04_req_o.addr[26] <= <GND>
dev_04_req_o.addr[27] <= <GND>
dev_04_req_o.addr[28] <= <GND>
dev_04_req_o.addr[29] <= <GND>
dev_04_req_o.addr[30] <= <GND>
dev_04_req_o.addr[31] <= <GND>
dev_04_rsp_i.err => ~NO_FANOUT~
dev_04_rsp_i.ack => ~NO_FANOUT~
dev_04_rsp_i.data[0] => ~NO_FANOUT~
dev_04_rsp_i.data[1] => ~NO_FANOUT~
dev_04_rsp_i.data[2] => ~NO_FANOUT~
dev_04_rsp_i.data[3] => ~NO_FANOUT~
dev_04_rsp_i.data[4] => ~NO_FANOUT~
dev_04_rsp_i.data[5] => ~NO_FANOUT~
dev_04_rsp_i.data[6] => ~NO_FANOUT~
dev_04_rsp_i.data[7] => ~NO_FANOUT~
dev_04_rsp_i.data[8] => ~NO_FANOUT~
dev_04_rsp_i.data[9] => ~NO_FANOUT~
dev_04_rsp_i.data[10] => ~NO_FANOUT~
dev_04_rsp_i.data[11] => ~NO_FANOUT~
dev_04_rsp_i.data[12] => ~NO_FANOUT~
dev_04_rsp_i.data[13] => ~NO_FANOUT~
dev_04_rsp_i.data[14] => ~NO_FANOUT~
dev_04_rsp_i.data[15] => ~NO_FANOUT~
dev_04_rsp_i.data[16] => ~NO_FANOUT~
dev_04_rsp_i.data[17] => ~NO_FANOUT~
dev_04_rsp_i.data[18] => ~NO_FANOUT~
dev_04_rsp_i.data[19] => ~NO_FANOUT~
dev_04_rsp_i.data[20] => ~NO_FANOUT~
dev_04_rsp_i.data[21] => ~NO_FANOUT~
dev_04_rsp_i.data[22] => ~NO_FANOUT~
dev_04_rsp_i.data[23] => ~NO_FANOUT~
dev_04_rsp_i.data[24] => ~NO_FANOUT~
dev_04_rsp_i.data[25] => ~NO_FANOUT~
dev_04_rsp_i.data[26] => ~NO_FANOUT~
dev_04_rsp_i.data[27] => ~NO_FANOUT~
dev_04_rsp_i.data[28] => ~NO_FANOUT~
dev_04_rsp_i.data[29] => ~NO_FANOUT~
dev_04_rsp_i.data[30] => ~NO_FANOUT~
dev_04_rsp_i.data[31] => ~NO_FANOUT~
dev_05_req_o.fence <= <GND>
dev_05_req_o.rvso <= <GND>
dev_05_req_o.priv <= <GND>
dev_05_req_o.src <= <GND>
dev_05_req_o.rw <= <GND>
dev_05_req_o.stb <= <GND>
dev_05_req_o.ben[0] <= <GND>
dev_05_req_o.ben[1] <= <GND>
dev_05_req_o.ben[2] <= <GND>
dev_05_req_o.ben[3] <= <GND>
dev_05_req_o.data[0] <= <GND>
dev_05_req_o.data[1] <= <GND>
dev_05_req_o.data[2] <= <GND>
dev_05_req_o.data[3] <= <GND>
dev_05_req_o.data[4] <= <GND>
dev_05_req_o.data[5] <= <GND>
dev_05_req_o.data[6] <= <GND>
dev_05_req_o.data[7] <= <GND>
dev_05_req_o.data[8] <= <GND>
dev_05_req_o.data[9] <= <GND>
dev_05_req_o.data[10] <= <GND>
dev_05_req_o.data[11] <= <GND>
dev_05_req_o.data[12] <= <GND>
dev_05_req_o.data[13] <= <GND>
dev_05_req_o.data[14] <= <GND>
dev_05_req_o.data[15] <= <GND>
dev_05_req_o.data[16] <= <GND>
dev_05_req_o.data[17] <= <GND>
dev_05_req_o.data[18] <= <GND>
dev_05_req_o.data[19] <= <GND>
dev_05_req_o.data[20] <= <GND>
dev_05_req_o.data[21] <= <GND>
dev_05_req_o.data[22] <= <GND>
dev_05_req_o.data[23] <= <GND>
dev_05_req_o.data[24] <= <GND>
dev_05_req_o.data[25] <= <GND>
dev_05_req_o.data[26] <= <GND>
dev_05_req_o.data[27] <= <GND>
dev_05_req_o.data[28] <= <GND>
dev_05_req_o.data[29] <= <GND>
dev_05_req_o.data[30] <= <GND>
dev_05_req_o.data[31] <= <GND>
dev_05_req_o.addr[0] <= <GND>
dev_05_req_o.addr[1] <= <GND>
dev_05_req_o.addr[2] <= <GND>
dev_05_req_o.addr[3] <= <GND>
dev_05_req_o.addr[4] <= <GND>
dev_05_req_o.addr[5] <= <GND>
dev_05_req_o.addr[6] <= <GND>
dev_05_req_o.addr[7] <= <GND>
dev_05_req_o.addr[8] <= <GND>
dev_05_req_o.addr[9] <= <GND>
dev_05_req_o.addr[10] <= <GND>
dev_05_req_o.addr[11] <= <GND>
dev_05_req_o.addr[12] <= <GND>
dev_05_req_o.addr[13] <= <GND>
dev_05_req_o.addr[14] <= <GND>
dev_05_req_o.addr[15] <= <GND>
dev_05_req_o.addr[16] <= <GND>
dev_05_req_o.addr[17] <= <GND>
dev_05_req_o.addr[18] <= <GND>
dev_05_req_o.addr[19] <= <GND>
dev_05_req_o.addr[20] <= <GND>
dev_05_req_o.addr[21] <= <GND>
dev_05_req_o.addr[22] <= <GND>
dev_05_req_o.addr[23] <= <GND>
dev_05_req_o.addr[24] <= <GND>
dev_05_req_o.addr[25] <= <GND>
dev_05_req_o.addr[26] <= <GND>
dev_05_req_o.addr[27] <= <GND>
dev_05_req_o.addr[28] <= <GND>
dev_05_req_o.addr[29] <= <GND>
dev_05_req_o.addr[30] <= <GND>
dev_05_req_o.addr[31] <= <GND>
dev_05_rsp_i.err => ~NO_FANOUT~
dev_05_rsp_i.ack => ~NO_FANOUT~
dev_05_rsp_i.data[0] => ~NO_FANOUT~
dev_05_rsp_i.data[1] => ~NO_FANOUT~
dev_05_rsp_i.data[2] => ~NO_FANOUT~
dev_05_rsp_i.data[3] => ~NO_FANOUT~
dev_05_rsp_i.data[4] => ~NO_FANOUT~
dev_05_rsp_i.data[5] => ~NO_FANOUT~
dev_05_rsp_i.data[6] => ~NO_FANOUT~
dev_05_rsp_i.data[7] => ~NO_FANOUT~
dev_05_rsp_i.data[8] => ~NO_FANOUT~
dev_05_rsp_i.data[9] => ~NO_FANOUT~
dev_05_rsp_i.data[10] => ~NO_FANOUT~
dev_05_rsp_i.data[11] => ~NO_FANOUT~
dev_05_rsp_i.data[12] => ~NO_FANOUT~
dev_05_rsp_i.data[13] => ~NO_FANOUT~
dev_05_rsp_i.data[14] => ~NO_FANOUT~
dev_05_rsp_i.data[15] => ~NO_FANOUT~
dev_05_rsp_i.data[16] => ~NO_FANOUT~
dev_05_rsp_i.data[17] => ~NO_FANOUT~
dev_05_rsp_i.data[18] => ~NO_FANOUT~
dev_05_rsp_i.data[19] => ~NO_FANOUT~
dev_05_rsp_i.data[20] => ~NO_FANOUT~
dev_05_rsp_i.data[21] => ~NO_FANOUT~
dev_05_rsp_i.data[22] => ~NO_FANOUT~
dev_05_rsp_i.data[23] => ~NO_FANOUT~
dev_05_rsp_i.data[24] => ~NO_FANOUT~
dev_05_rsp_i.data[25] => ~NO_FANOUT~
dev_05_rsp_i.data[26] => ~NO_FANOUT~
dev_05_rsp_i.data[27] => ~NO_FANOUT~
dev_05_rsp_i.data[28] => ~NO_FANOUT~
dev_05_rsp_i.data[29] => ~NO_FANOUT~
dev_05_rsp_i.data[30] => ~NO_FANOUT~
dev_05_rsp_i.data[31] => ~NO_FANOUT~
dev_06_req_o.fence <= <GND>
dev_06_req_o.rvso <= <GND>
dev_06_req_o.priv <= <GND>
dev_06_req_o.src <= <GND>
dev_06_req_o.rw <= <GND>
dev_06_req_o.stb <= <GND>
dev_06_req_o.ben[0] <= <GND>
dev_06_req_o.ben[1] <= <GND>
dev_06_req_o.ben[2] <= <GND>
dev_06_req_o.ben[3] <= <GND>
dev_06_req_o.data[0] <= <GND>
dev_06_req_o.data[1] <= <GND>
dev_06_req_o.data[2] <= <GND>
dev_06_req_o.data[3] <= <GND>
dev_06_req_o.data[4] <= <GND>
dev_06_req_o.data[5] <= <GND>
dev_06_req_o.data[6] <= <GND>
dev_06_req_o.data[7] <= <GND>
dev_06_req_o.data[8] <= <GND>
dev_06_req_o.data[9] <= <GND>
dev_06_req_o.data[10] <= <GND>
dev_06_req_o.data[11] <= <GND>
dev_06_req_o.data[12] <= <GND>
dev_06_req_o.data[13] <= <GND>
dev_06_req_o.data[14] <= <GND>
dev_06_req_o.data[15] <= <GND>
dev_06_req_o.data[16] <= <GND>
dev_06_req_o.data[17] <= <GND>
dev_06_req_o.data[18] <= <GND>
dev_06_req_o.data[19] <= <GND>
dev_06_req_o.data[20] <= <GND>
dev_06_req_o.data[21] <= <GND>
dev_06_req_o.data[22] <= <GND>
dev_06_req_o.data[23] <= <GND>
dev_06_req_o.data[24] <= <GND>
dev_06_req_o.data[25] <= <GND>
dev_06_req_o.data[26] <= <GND>
dev_06_req_o.data[27] <= <GND>
dev_06_req_o.data[28] <= <GND>
dev_06_req_o.data[29] <= <GND>
dev_06_req_o.data[30] <= <GND>
dev_06_req_o.data[31] <= <GND>
dev_06_req_o.addr[0] <= <GND>
dev_06_req_o.addr[1] <= <GND>
dev_06_req_o.addr[2] <= <GND>
dev_06_req_o.addr[3] <= <GND>
dev_06_req_o.addr[4] <= <GND>
dev_06_req_o.addr[5] <= <GND>
dev_06_req_o.addr[6] <= <GND>
dev_06_req_o.addr[7] <= <GND>
dev_06_req_o.addr[8] <= <GND>
dev_06_req_o.addr[9] <= <GND>
dev_06_req_o.addr[10] <= <GND>
dev_06_req_o.addr[11] <= <GND>
dev_06_req_o.addr[12] <= <GND>
dev_06_req_o.addr[13] <= <GND>
dev_06_req_o.addr[14] <= <GND>
dev_06_req_o.addr[15] <= <GND>
dev_06_req_o.addr[16] <= <GND>
dev_06_req_o.addr[17] <= <GND>
dev_06_req_o.addr[18] <= <GND>
dev_06_req_o.addr[19] <= <GND>
dev_06_req_o.addr[20] <= <GND>
dev_06_req_o.addr[21] <= <GND>
dev_06_req_o.addr[22] <= <GND>
dev_06_req_o.addr[23] <= <GND>
dev_06_req_o.addr[24] <= <GND>
dev_06_req_o.addr[25] <= <GND>
dev_06_req_o.addr[26] <= <GND>
dev_06_req_o.addr[27] <= <GND>
dev_06_req_o.addr[28] <= <GND>
dev_06_req_o.addr[29] <= <GND>
dev_06_req_o.addr[30] <= <GND>
dev_06_req_o.addr[31] <= <GND>
dev_06_rsp_i.err => ~NO_FANOUT~
dev_06_rsp_i.ack => ~NO_FANOUT~
dev_06_rsp_i.data[0] => ~NO_FANOUT~
dev_06_rsp_i.data[1] => ~NO_FANOUT~
dev_06_rsp_i.data[2] => ~NO_FANOUT~
dev_06_rsp_i.data[3] => ~NO_FANOUT~
dev_06_rsp_i.data[4] => ~NO_FANOUT~
dev_06_rsp_i.data[5] => ~NO_FANOUT~
dev_06_rsp_i.data[6] => ~NO_FANOUT~
dev_06_rsp_i.data[7] => ~NO_FANOUT~
dev_06_rsp_i.data[8] => ~NO_FANOUT~
dev_06_rsp_i.data[9] => ~NO_FANOUT~
dev_06_rsp_i.data[10] => ~NO_FANOUT~
dev_06_rsp_i.data[11] => ~NO_FANOUT~
dev_06_rsp_i.data[12] => ~NO_FANOUT~
dev_06_rsp_i.data[13] => ~NO_FANOUT~
dev_06_rsp_i.data[14] => ~NO_FANOUT~
dev_06_rsp_i.data[15] => ~NO_FANOUT~
dev_06_rsp_i.data[16] => ~NO_FANOUT~
dev_06_rsp_i.data[17] => ~NO_FANOUT~
dev_06_rsp_i.data[18] => ~NO_FANOUT~
dev_06_rsp_i.data[19] => ~NO_FANOUT~
dev_06_rsp_i.data[20] => ~NO_FANOUT~
dev_06_rsp_i.data[21] => ~NO_FANOUT~
dev_06_rsp_i.data[22] => ~NO_FANOUT~
dev_06_rsp_i.data[23] => ~NO_FANOUT~
dev_06_rsp_i.data[24] => ~NO_FANOUT~
dev_06_rsp_i.data[25] => ~NO_FANOUT~
dev_06_rsp_i.data[26] => ~NO_FANOUT~
dev_06_rsp_i.data[27] => ~NO_FANOUT~
dev_06_rsp_i.data[28] => ~NO_FANOUT~
dev_06_rsp_i.data[29] => ~NO_FANOUT~
dev_06_rsp_i.data[30] => ~NO_FANOUT~
dev_06_rsp_i.data[31] => ~NO_FANOUT~
dev_07_req_o.fence <= <GND>
dev_07_req_o.rvso <= <GND>
dev_07_req_o.priv <= <GND>
dev_07_req_o.src <= <GND>
dev_07_req_o.rw <= <GND>
dev_07_req_o.stb <= <GND>
dev_07_req_o.ben[0] <= <GND>
dev_07_req_o.ben[1] <= <GND>
dev_07_req_o.ben[2] <= <GND>
dev_07_req_o.ben[3] <= <GND>
dev_07_req_o.data[0] <= <GND>
dev_07_req_o.data[1] <= <GND>
dev_07_req_o.data[2] <= <GND>
dev_07_req_o.data[3] <= <GND>
dev_07_req_o.data[4] <= <GND>
dev_07_req_o.data[5] <= <GND>
dev_07_req_o.data[6] <= <GND>
dev_07_req_o.data[7] <= <GND>
dev_07_req_o.data[8] <= <GND>
dev_07_req_o.data[9] <= <GND>
dev_07_req_o.data[10] <= <GND>
dev_07_req_o.data[11] <= <GND>
dev_07_req_o.data[12] <= <GND>
dev_07_req_o.data[13] <= <GND>
dev_07_req_o.data[14] <= <GND>
dev_07_req_o.data[15] <= <GND>
dev_07_req_o.data[16] <= <GND>
dev_07_req_o.data[17] <= <GND>
dev_07_req_o.data[18] <= <GND>
dev_07_req_o.data[19] <= <GND>
dev_07_req_o.data[20] <= <GND>
dev_07_req_o.data[21] <= <GND>
dev_07_req_o.data[22] <= <GND>
dev_07_req_o.data[23] <= <GND>
dev_07_req_o.data[24] <= <GND>
dev_07_req_o.data[25] <= <GND>
dev_07_req_o.data[26] <= <GND>
dev_07_req_o.data[27] <= <GND>
dev_07_req_o.data[28] <= <GND>
dev_07_req_o.data[29] <= <GND>
dev_07_req_o.data[30] <= <GND>
dev_07_req_o.data[31] <= <GND>
dev_07_req_o.addr[0] <= <GND>
dev_07_req_o.addr[1] <= <GND>
dev_07_req_o.addr[2] <= <GND>
dev_07_req_o.addr[3] <= <GND>
dev_07_req_o.addr[4] <= <GND>
dev_07_req_o.addr[5] <= <GND>
dev_07_req_o.addr[6] <= <GND>
dev_07_req_o.addr[7] <= <GND>
dev_07_req_o.addr[8] <= <GND>
dev_07_req_o.addr[9] <= <GND>
dev_07_req_o.addr[10] <= <GND>
dev_07_req_o.addr[11] <= <GND>
dev_07_req_o.addr[12] <= <GND>
dev_07_req_o.addr[13] <= <GND>
dev_07_req_o.addr[14] <= <GND>
dev_07_req_o.addr[15] <= <GND>
dev_07_req_o.addr[16] <= <GND>
dev_07_req_o.addr[17] <= <GND>
dev_07_req_o.addr[18] <= <GND>
dev_07_req_o.addr[19] <= <GND>
dev_07_req_o.addr[20] <= <GND>
dev_07_req_o.addr[21] <= <GND>
dev_07_req_o.addr[22] <= <GND>
dev_07_req_o.addr[23] <= <GND>
dev_07_req_o.addr[24] <= <GND>
dev_07_req_o.addr[25] <= <GND>
dev_07_req_o.addr[26] <= <GND>
dev_07_req_o.addr[27] <= <GND>
dev_07_req_o.addr[28] <= <GND>
dev_07_req_o.addr[29] <= <GND>
dev_07_req_o.addr[30] <= <GND>
dev_07_req_o.addr[31] <= <GND>
dev_07_rsp_i.err => ~NO_FANOUT~
dev_07_rsp_i.ack => ~NO_FANOUT~
dev_07_rsp_i.data[0] => ~NO_FANOUT~
dev_07_rsp_i.data[1] => ~NO_FANOUT~
dev_07_rsp_i.data[2] => ~NO_FANOUT~
dev_07_rsp_i.data[3] => ~NO_FANOUT~
dev_07_rsp_i.data[4] => ~NO_FANOUT~
dev_07_rsp_i.data[5] => ~NO_FANOUT~
dev_07_rsp_i.data[6] => ~NO_FANOUT~
dev_07_rsp_i.data[7] => ~NO_FANOUT~
dev_07_rsp_i.data[8] => ~NO_FANOUT~
dev_07_rsp_i.data[9] => ~NO_FANOUT~
dev_07_rsp_i.data[10] => ~NO_FANOUT~
dev_07_rsp_i.data[11] => ~NO_FANOUT~
dev_07_rsp_i.data[12] => ~NO_FANOUT~
dev_07_rsp_i.data[13] => ~NO_FANOUT~
dev_07_rsp_i.data[14] => ~NO_FANOUT~
dev_07_rsp_i.data[15] => ~NO_FANOUT~
dev_07_rsp_i.data[16] => ~NO_FANOUT~
dev_07_rsp_i.data[17] => ~NO_FANOUT~
dev_07_rsp_i.data[18] => ~NO_FANOUT~
dev_07_rsp_i.data[19] => ~NO_FANOUT~
dev_07_rsp_i.data[20] => ~NO_FANOUT~
dev_07_rsp_i.data[21] => ~NO_FANOUT~
dev_07_rsp_i.data[22] => ~NO_FANOUT~
dev_07_rsp_i.data[23] => ~NO_FANOUT~
dev_07_rsp_i.data[24] => ~NO_FANOUT~
dev_07_rsp_i.data[25] => ~NO_FANOUT~
dev_07_rsp_i.data[26] => ~NO_FANOUT~
dev_07_rsp_i.data[27] => ~NO_FANOUT~
dev_07_rsp_i.data[28] => ~NO_FANOUT~
dev_07_rsp_i.data[29] => ~NO_FANOUT~
dev_07_rsp_i.data[30] => ~NO_FANOUT~
dev_07_rsp_i.data[31] => ~NO_FANOUT~
dev_08_req_o.fence <= <GND>
dev_08_req_o.rvso <= <GND>
dev_08_req_o.priv <= <GND>
dev_08_req_o.src <= <GND>
dev_08_req_o.rw <= <GND>
dev_08_req_o.stb <= <GND>
dev_08_req_o.ben[0] <= <GND>
dev_08_req_o.ben[1] <= <GND>
dev_08_req_o.ben[2] <= <GND>
dev_08_req_o.ben[3] <= <GND>
dev_08_req_o.data[0] <= <GND>
dev_08_req_o.data[1] <= <GND>
dev_08_req_o.data[2] <= <GND>
dev_08_req_o.data[3] <= <GND>
dev_08_req_o.data[4] <= <GND>
dev_08_req_o.data[5] <= <GND>
dev_08_req_o.data[6] <= <GND>
dev_08_req_o.data[7] <= <GND>
dev_08_req_o.data[8] <= <GND>
dev_08_req_o.data[9] <= <GND>
dev_08_req_o.data[10] <= <GND>
dev_08_req_o.data[11] <= <GND>
dev_08_req_o.data[12] <= <GND>
dev_08_req_o.data[13] <= <GND>
dev_08_req_o.data[14] <= <GND>
dev_08_req_o.data[15] <= <GND>
dev_08_req_o.data[16] <= <GND>
dev_08_req_o.data[17] <= <GND>
dev_08_req_o.data[18] <= <GND>
dev_08_req_o.data[19] <= <GND>
dev_08_req_o.data[20] <= <GND>
dev_08_req_o.data[21] <= <GND>
dev_08_req_o.data[22] <= <GND>
dev_08_req_o.data[23] <= <GND>
dev_08_req_o.data[24] <= <GND>
dev_08_req_o.data[25] <= <GND>
dev_08_req_o.data[26] <= <GND>
dev_08_req_o.data[27] <= <GND>
dev_08_req_o.data[28] <= <GND>
dev_08_req_o.data[29] <= <GND>
dev_08_req_o.data[30] <= <GND>
dev_08_req_o.data[31] <= <GND>
dev_08_req_o.addr[0] <= <GND>
dev_08_req_o.addr[1] <= <GND>
dev_08_req_o.addr[2] <= <GND>
dev_08_req_o.addr[3] <= <GND>
dev_08_req_o.addr[4] <= <GND>
dev_08_req_o.addr[5] <= <GND>
dev_08_req_o.addr[6] <= <GND>
dev_08_req_o.addr[7] <= <GND>
dev_08_req_o.addr[8] <= <GND>
dev_08_req_o.addr[9] <= <GND>
dev_08_req_o.addr[10] <= <GND>
dev_08_req_o.addr[11] <= <GND>
dev_08_req_o.addr[12] <= <GND>
dev_08_req_o.addr[13] <= <GND>
dev_08_req_o.addr[14] <= <GND>
dev_08_req_o.addr[15] <= <GND>
dev_08_req_o.addr[16] <= <GND>
dev_08_req_o.addr[17] <= <GND>
dev_08_req_o.addr[18] <= <GND>
dev_08_req_o.addr[19] <= <GND>
dev_08_req_o.addr[20] <= <GND>
dev_08_req_o.addr[21] <= <GND>
dev_08_req_o.addr[22] <= <GND>
dev_08_req_o.addr[23] <= <GND>
dev_08_req_o.addr[24] <= <GND>
dev_08_req_o.addr[25] <= <GND>
dev_08_req_o.addr[26] <= <GND>
dev_08_req_o.addr[27] <= <GND>
dev_08_req_o.addr[28] <= <GND>
dev_08_req_o.addr[29] <= <GND>
dev_08_req_o.addr[30] <= <GND>
dev_08_req_o.addr[31] <= <GND>
dev_08_rsp_i.err => ~NO_FANOUT~
dev_08_rsp_i.ack => ~NO_FANOUT~
dev_08_rsp_i.data[0] => ~NO_FANOUT~
dev_08_rsp_i.data[1] => ~NO_FANOUT~
dev_08_rsp_i.data[2] => ~NO_FANOUT~
dev_08_rsp_i.data[3] => ~NO_FANOUT~
dev_08_rsp_i.data[4] => ~NO_FANOUT~
dev_08_rsp_i.data[5] => ~NO_FANOUT~
dev_08_rsp_i.data[6] => ~NO_FANOUT~
dev_08_rsp_i.data[7] => ~NO_FANOUT~
dev_08_rsp_i.data[8] => ~NO_FANOUT~
dev_08_rsp_i.data[9] => ~NO_FANOUT~
dev_08_rsp_i.data[10] => ~NO_FANOUT~
dev_08_rsp_i.data[11] => ~NO_FANOUT~
dev_08_rsp_i.data[12] => ~NO_FANOUT~
dev_08_rsp_i.data[13] => ~NO_FANOUT~
dev_08_rsp_i.data[14] => ~NO_FANOUT~
dev_08_rsp_i.data[15] => ~NO_FANOUT~
dev_08_rsp_i.data[16] => ~NO_FANOUT~
dev_08_rsp_i.data[17] => ~NO_FANOUT~
dev_08_rsp_i.data[18] => ~NO_FANOUT~
dev_08_rsp_i.data[19] => ~NO_FANOUT~
dev_08_rsp_i.data[20] => ~NO_FANOUT~
dev_08_rsp_i.data[21] => ~NO_FANOUT~
dev_08_rsp_i.data[22] => ~NO_FANOUT~
dev_08_rsp_i.data[23] => ~NO_FANOUT~
dev_08_rsp_i.data[24] => ~NO_FANOUT~
dev_08_rsp_i.data[25] => ~NO_FANOUT~
dev_08_rsp_i.data[26] => ~NO_FANOUT~
dev_08_rsp_i.data[27] => ~NO_FANOUT~
dev_08_rsp_i.data[28] => ~NO_FANOUT~
dev_08_rsp_i.data[29] => ~NO_FANOUT~
dev_08_rsp_i.data[30] => ~NO_FANOUT~
dev_08_rsp_i.data[31] => ~NO_FANOUT~
dev_09_req_o.fence <= <GND>
dev_09_req_o.rvso <= <GND>
dev_09_req_o.priv <= <GND>
dev_09_req_o.src <= <GND>
dev_09_req_o.rw <= <GND>
dev_09_req_o.stb <= <GND>
dev_09_req_o.ben[0] <= <GND>
dev_09_req_o.ben[1] <= <GND>
dev_09_req_o.ben[2] <= <GND>
dev_09_req_o.ben[3] <= <GND>
dev_09_req_o.data[0] <= <GND>
dev_09_req_o.data[1] <= <GND>
dev_09_req_o.data[2] <= <GND>
dev_09_req_o.data[3] <= <GND>
dev_09_req_o.data[4] <= <GND>
dev_09_req_o.data[5] <= <GND>
dev_09_req_o.data[6] <= <GND>
dev_09_req_o.data[7] <= <GND>
dev_09_req_o.data[8] <= <GND>
dev_09_req_o.data[9] <= <GND>
dev_09_req_o.data[10] <= <GND>
dev_09_req_o.data[11] <= <GND>
dev_09_req_o.data[12] <= <GND>
dev_09_req_o.data[13] <= <GND>
dev_09_req_o.data[14] <= <GND>
dev_09_req_o.data[15] <= <GND>
dev_09_req_o.data[16] <= <GND>
dev_09_req_o.data[17] <= <GND>
dev_09_req_o.data[18] <= <GND>
dev_09_req_o.data[19] <= <GND>
dev_09_req_o.data[20] <= <GND>
dev_09_req_o.data[21] <= <GND>
dev_09_req_o.data[22] <= <GND>
dev_09_req_o.data[23] <= <GND>
dev_09_req_o.data[24] <= <GND>
dev_09_req_o.data[25] <= <GND>
dev_09_req_o.data[26] <= <GND>
dev_09_req_o.data[27] <= <GND>
dev_09_req_o.data[28] <= <GND>
dev_09_req_o.data[29] <= <GND>
dev_09_req_o.data[30] <= <GND>
dev_09_req_o.data[31] <= <GND>
dev_09_req_o.addr[0] <= <GND>
dev_09_req_o.addr[1] <= <GND>
dev_09_req_o.addr[2] <= <GND>
dev_09_req_o.addr[3] <= <GND>
dev_09_req_o.addr[4] <= <GND>
dev_09_req_o.addr[5] <= <GND>
dev_09_req_o.addr[6] <= <GND>
dev_09_req_o.addr[7] <= <GND>
dev_09_req_o.addr[8] <= <GND>
dev_09_req_o.addr[9] <= <GND>
dev_09_req_o.addr[10] <= <GND>
dev_09_req_o.addr[11] <= <GND>
dev_09_req_o.addr[12] <= <GND>
dev_09_req_o.addr[13] <= <GND>
dev_09_req_o.addr[14] <= <GND>
dev_09_req_o.addr[15] <= <GND>
dev_09_req_o.addr[16] <= <GND>
dev_09_req_o.addr[17] <= <GND>
dev_09_req_o.addr[18] <= <GND>
dev_09_req_o.addr[19] <= <GND>
dev_09_req_o.addr[20] <= <GND>
dev_09_req_o.addr[21] <= <GND>
dev_09_req_o.addr[22] <= <GND>
dev_09_req_o.addr[23] <= <GND>
dev_09_req_o.addr[24] <= <GND>
dev_09_req_o.addr[25] <= <GND>
dev_09_req_o.addr[26] <= <GND>
dev_09_req_o.addr[27] <= <GND>
dev_09_req_o.addr[28] <= <GND>
dev_09_req_o.addr[29] <= <GND>
dev_09_req_o.addr[30] <= <GND>
dev_09_req_o.addr[31] <= <GND>
dev_09_rsp_i.err => ~NO_FANOUT~
dev_09_rsp_i.ack => ~NO_FANOUT~
dev_09_rsp_i.data[0] => ~NO_FANOUT~
dev_09_rsp_i.data[1] => ~NO_FANOUT~
dev_09_rsp_i.data[2] => ~NO_FANOUT~
dev_09_rsp_i.data[3] => ~NO_FANOUT~
dev_09_rsp_i.data[4] => ~NO_FANOUT~
dev_09_rsp_i.data[5] => ~NO_FANOUT~
dev_09_rsp_i.data[6] => ~NO_FANOUT~
dev_09_rsp_i.data[7] => ~NO_FANOUT~
dev_09_rsp_i.data[8] => ~NO_FANOUT~
dev_09_rsp_i.data[9] => ~NO_FANOUT~
dev_09_rsp_i.data[10] => ~NO_FANOUT~
dev_09_rsp_i.data[11] => ~NO_FANOUT~
dev_09_rsp_i.data[12] => ~NO_FANOUT~
dev_09_rsp_i.data[13] => ~NO_FANOUT~
dev_09_rsp_i.data[14] => ~NO_FANOUT~
dev_09_rsp_i.data[15] => ~NO_FANOUT~
dev_09_rsp_i.data[16] => ~NO_FANOUT~
dev_09_rsp_i.data[17] => ~NO_FANOUT~
dev_09_rsp_i.data[18] => ~NO_FANOUT~
dev_09_rsp_i.data[19] => ~NO_FANOUT~
dev_09_rsp_i.data[20] => ~NO_FANOUT~
dev_09_rsp_i.data[21] => ~NO_FANOUT~
dev_09_rsp_i.data[22] => ~NO_FANOUT~
dev_09_rsp_i.data[23] => ~NO_FANOUT~
dev_09_rsp_i.data[24] => ~NO_FANOUT~
dev_09_rsp_i.data[25] => ~NO_FANOUT~
dev_09_rsp_i.data[26] => ~NO_FANOUT~
dev_09_rsp_i.data[27] => ~NO_FANOUT~
dev_09_rsp_i.data[28] => ~NO_FANOUT~
dev_09_rsp_i.data[29] => ~NO_FANOUT~
dev_09_rsp_i.data[30] => ~NO_FANOUT~
dev_09_rsp_i.data[31] => ~NO_FANOUT~
dev_10_req_o.fence <= main_req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.rw <= main_req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.stb <= dev_req.DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[0] <= main_req.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[1] <= main_req.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[2] <= main_req.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[3] <= main_req.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[4] <= main_req.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[5] <= main_req.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[6] <= main_req.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[7] <= main_req.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[8] <= main_req.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[9] <= main_req.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[10] <= main_req.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[11] <= main_req.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[12] <= main_req.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[13] <= main_req.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[14] <= main_req.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[15] <= main_req.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[16] <= main_req.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[17] <= main_req.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[18] <= main_req.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[19] <= main_req.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[20] <= main_req.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[21] <= main_req.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[22] <= main_req.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[23] <= main_req.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[24] <= main_req.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[25] <= main_req.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[26] <= main_req.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[27] <= main_req.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[28] <= main_req.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[29] <= main_req.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[30] <= main_req.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_10_req_o.addr[31] <= main_req.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_10_rsp_i.err => err.IN1
dev_10_rsp_i.ack => ack.IN1
dev_10_rsp_i.data[0] => data.IN1
dev_10_rsp_i.data[1] => data.IN1
dev_10_rsp_i.data[2] => data.IN1
dev_10_rsp_i.data[3] => data.IN1
dev_10_rsp_i.data[4] => data.IN1
dev_10_rsp_i.data[5] => data.IN1
dev_10_rsp_i.data[6] => data.IN1
dev_10_rsp_i.data[7] => data.IN1
dev_10_rsp_i.data[8] => data.IN1
dev_10_rsp_i.data[9] => data.IN1
dev_10_rsp_i.data[10] => data.IN1
dev_10_rsp_i.data[11] => data.IN1
dev_10_rsp_i.data[12] => data.IN1
dev_10_rsp_i.data[13] => data.IN1
dev_10_rsp_i.data[14] => data.IN1
dev_10_rsp_i.data[15] => data.IN1
dev_10_rsp_i.data[16] => data.IN1
dev_10_rsp_i.data[17] => data.IN1
dev_10_rsp_i.data[18] => data.IN1
dev_10_rsp_i.data[19] => data.IN1
dev_10_rsp_i.data[20] => data.IN1
dev_10_rsp_i.data[21] => data.IN1
dev_10_rsp_i.data[22] => data.IN1
dev_10_rsp_i.data[23] => data.IN1
dev_10_rsp_i.data[24] => data.IN1
dev_10_rsp_i.data[25] => data.IN1
dev_10_rsp_i.data[26] => data.IN1
dev_10_rsp_i.data[27] => data.IN1
dev_10_rsp_i.data[28] => data.IN1
dev_10_rsp_i.data[29] => data.IN1
dev_10_rsp_i.data[30] => data.IN1
dev_10_rsp_i.data[31] => data.IN1
dev_11_req_o.fence <= main_req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.rw <= main_req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.stb <= dev_req.DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[0] <= main_req.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[1] <= main_req.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[2] <= main_req.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[3] <= main_req.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[4] <= main_req.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[5] <= main_req.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[6] <= main_req.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[7] <= main_req.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[8] <= main_req.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[9] <= main_req.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[10] <= main_req.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[11] <= main_req.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[12] <= main_req.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[13] <= main_req.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[14] <= main_req.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[15] <= main_req.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[16] <= main_req.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[17] <= main_req.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[18] <= main_req.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[19] <= main_req.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[20] <= main_req.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[21] <= main_req.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[22] <= main_req.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[23] <= main_req.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[24] <= main_req.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[25] <= main_req.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[26] <= main_req.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[27] <= main_req.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[28] <= main_req.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[29] <= main_req.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[30] <= main_req.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_11_req_o.addr[31] <= main_req.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_11_rsp_i.err => err.IN1
dev_11_rsp_i.ack => ack.IN1
dev_11_rsp_i.data[0] => data.IN1
dev_11_rsp_i.data[1] => data.IN1
dev_11_rsp_i.data[2] => data.IN1
dev_11_rsp_i.data[3] => data.IN1
dev_11_rsp_i.data[4] => data.IN1
dev_11_rsp_i.data[5] => data.IN1
dev_11_rsp_i.data[6] => data.IN1
dev_11_rsp_i.data[7] => data.IN1
dev_11_rsp_i.data[8] => data.IN1
dev_11_rsp_i.data[9] => data.IN1
dev_11_rsp_i.data[10] => data.IN1
dev_11_rsp_i.data[11] => data.IN1
dev_11_rsp_i.data[12] => data.IN1
dev_11_rsp_i.data[13] => data.IN1
dev_11_rsp_i.data[14] => data.IN1
dev_11_rsp_i.data[15] => data.IN1
dev_11_rsp_i.data[16] => data.IN1
dev_11_rsp_i.data[17] => data.IN1
dev_11_rsp_i.data[18] => data.IN1
dev_11_rsp_i.data[19] => data.IN1
dev_11_rsp_i.data[20] => data.IN1
dev_11_rsp_i.data[21] => data.IN1
dev_11_rsp_i.data[22] => data.IN1
dev_11_rsp_i.data[23] => data.IN1
dev_11_rsp_i.data[24] => data.IN1
dev_11_rsp_i.data[25] => data.IN1
dev_11_rsp_i.data[26] => data.IN1
dev_11_rsp_i.data[27] => data.IN1
dev_11_rsp_i.data[28] => data.IN1
dev_11_rsp_i.data[29] => data.IN1
dev_11_rsp_i.data[30] => data.IN1
dev_11_rsp_i.data[31] => data.IN1
dev_12_req_o.fence <= <GND>
dev_12_req_o.rvso <= <GND>
dev_12_req_o.priv <= <GND>
dev_12_req_o.src <= <GND>
dev_12_req_o.rw <= <GND>
dev_12_req_o.stb <= <GND>
dev_12_req_o.ben[0] <= <GND>
dev_12_req_o.ben[1] <= <GND>
dev_12_req_o.ben[2] <= <GND>
dev_12_req_o.ben[3] <= <GND>
dev_12_req_o.data[0] <= <GND>
dev_12_req_o.data[1] <= <GND>
dev_12_req_o.data[2] <= <GND>
dev_12_req_o.data[3] <= <GND>
dev_12_req_o.data[4] <= <GND>
dev_12_req_o.data[5] <= <GND>
dev_12_req_o.data[6] <= <GND>
dev_12_req_o.data[7] <= <GND>
dev_12_req_o.data[8] <= <GND>
dev_12_req_o.data[9] <= <GND>
dev_12_req_o.data[10] <= <GND>
dev_12_req_o.data[11] <= <GND>
dev_12_req_o.data[12] <= <GND>
dev_12_req_o.data[13] <= <GND>
dev_12_req_o.data[14] <= <GND>
dev_12_req_o.data[15] <= <GND>
dev_12_req_o.data[16] <= <GND>
dev_12_req_o.data[17] <= <GND>
dev_12_req_o.data[18] <= <GND>
dev_12_req_o.data[19] <= <GND>
dev_12_req_o.data[20] <= <GND>
dev_12_req_o.data[21] <= <GND>
dev_12_req_o.data[22] <= <GND>
dev_12_req_o.data[23] <= <GND>
dev_12_req_o.data[24] <= <GND>
dev_12_req_o.data[25] <= <GND>
dev_12_req_o.data[26] <= <GND>
dev_12_req_o.data[27] <= <GND>
dev_12_req_o.data[28] <= <GND>
dev_12_req_o.data[29] <= <GND>
dev_12_req_o.data[30] <= <GND>
dev_12_req_o.data[31] <= <GND>
dev_12_req_o.addr[0] <= <GND>
dev_12_req_o.addr[1] <= <GND>
dev_12_req_o.addr[2] <= <GND>
dev_12_req_o.addr[3] <= <GND>
dev_12_req_o.addr[4] <= <GND>
dev_12_req_o.addr[5] <= <GND>
dev_12_req_o.addr[6] <= <GND>
dev_12_req_o.addr[7] <= <GND>
dev_12_req_o.addr[8] <= <GND>
dev_12_req_o.addr[9] <= <GND>
dev_12_req_o.addr[10] <= <GND>
dev_12_req_o.addr[11] <= <GND>
dev_12_req_o.addr[12] <= <GND>
dev_12_req_o.addr[13] <= <GND>
dev_12_req_o.addr[14] <= <GND>
dev_12_req_o.addr[15] <= <GND>
dev_12_req_o.addr[16] <= <GND>
dev_12_req_o.addr[17] <= <GND>
dev_12_req_o.addr[18] <= <GND>
dev_12_req_o.addr[19] <= <GND>
dev_12_req_o.addr[20] <= <GND>
dev_12_req_o.addr[21] <= <GND>
dev_12_req_o.addr[22] <= <GND>
dev_12_req_o.addr[23] <= <GND>
dev_12_req_o.addr[24] <= <GND>
dev_12_req_o.addr[25] <= <GND>
dev_12_req_o.addr[26] <= <GND>
dev_12_req_o.addr[27] <= <GND>
dev_12_req_o.addr[28] <= <GND>
dev_12_req_o.addr[29] <= <GND>
dev_12_req_o.addr[30] <= <GND>
dev_12_req_o.addr[31] <= <GND>
dev_12_rsp_i.err => ~NO_FANOUT~
dev_12_rsp_i.ack => ~NO_FANOUT~
dev_12_rsp_i.data[0] => ~NO_FANOUT~
dev_12_rsp_i.data[1] => ~NO_FANOUT~
dev_12_rsp_i.data[2] => ~NO_FANOUT~
dev_12_rsp_i.data[3] => ~NO_FANOUT~
dev_12_rsp_i.data[4] => ~NO_FANOUT~
dev_12_rsp_i.data[5] => ~NO_FANOUT~
dev_12_rsp_i.data[6] => ~NO_FANOUT~
dev_12_rsp_i.data[7] => ~NO_FANOUT~
dev_12_rsp_i.data[8] => ~NO_FANOUT~
dev_12_rsp_i.data[9] => ~NO_FANOUT~
dev_12_rsp_i.data[10] => ~NO_FANOUT~
dev_12_rsp_i.data[11] => ~NO_FANOUT~
dev_12_rsp_i.data[12] => ~NO_FANOUT~
dev_12_rsp_i.data[13] => ~NO_FANOUT~
dev_12_rsp_i.data[14] => ~NO_FANOUT~
dev_12_rsp_i.data[15] => ~NO_FANOUT~
dev_12_rsp_i.data[16] => ~NO_FANOUT~
dev_12_rsp_i.data[17] => ~NO_FANOUT~
dev_12_rsp_i.data[18] => ~NO_FANOUT~
dev_12_rsp_i.data[19] => ~NO_FANOUT~
dev_12_rsp_i.data[20] => ~NO_FANOUT~
dev_12_rsp_i.data[21] => ~NO_FANOUT~
dev_12_rsp_i.data[22] => ~NO_FANOUT~
dev_12_rsp_i.data[23] => ~NO_FANOUT~
dev_12_rsp_i.data[24] => ~NO_FANOUT~
dev_12_rsp_i.data[25] => ~NO_FANOUT~
dev_12_rsp_i.data[26] => ~NO_FANOUT~
dev_12_rsp_i.data[27] => ~NO_FANOUT~
dev_12_rsp_i.data[28] => ~NO_FANOUT~
dev_12_rsp_i.data[29] => ~NO_FANOUT~
dev_12_rsp_i.data[30] => ~NO_FANOUT~
dev_12_rsp_i.data[31] => ~NO_FANOUT~
dev_13_req_o.fence <= <GND>
dev_13_req_o.rvso <= <GND>
dev_13_req_o.priv <= <GND>
dev_13_req_o.src <= <GND>
dev_13_req_o.rw <= <GND>
dev_13_req_o.stb <= <GND>
dev_13_req_o.ben[0] <= <GND>
dev_13_req_o.ben[1] <= <GND>
dev_13_req_o.ben[2] <= <GND>
dev_13_req_o.ben[3] <= <GND>
dev_13_req_o.data[0] <= <GND>
dev_13_req_o.data[1] <= <GND>
dev_13_req_o.data[2] <= <GND>
dev_13_req_o.data[3] <= <GND>
dev_13_req_o.data[4] <= <GND>
dev_13_req_o.data[5] <= <GND>
dev_13_req_o.data[6] <= <GND>
dev_13_req_o.data[7] <= <GND>
dev_13_req_o.data[8] <= <GND>
dev_13_req_o.data[9] <= <GND>
dev_13_req_o.data[10] <= <GND>
dev_13_req_o.data[11] <= <GND>
dev_13_req_o.data[12] <= <GND>
dev_13_req_o.data[13] <= <GND>
dev_13_req_o.data[14] <= <GND>
dev_13_req_o.data[15] <= <GND>
dev_13_req_o.data[16] <= <GND>
dev_13_req_o.data[17] <= <GND>
dev_13_req_o.data[18] <= <GND>
dev_13_req_o.data[19] <= <GND>
dev_13_req_o.data[20] <= <GND>
dev_13_req_o.data[21] <= <GND>
dev_13_req_o.data[22] <= <GND>
dev_13_req_o.data[23] <= <GND>
dev_13_req_o.data[24] <= <GND>
dev_13_req_o.data[25] <= <GND>
dev_13_req_o.data[26] <= <GND>
dev_13_req_o.data[27] <= <GND>
dev_13_req_o.data[28] <= <GND>
dev_13_req_o.data[29] <= <GND>
dev_13_req_o.data[30] <= <GND>
dev_13_req_o.data[31] <= <GND>
dev_13_req_o.addr[0] <= <GND>
dev_13_req_o.addr[1] <= <GND>
dev_13_req_o.addr[2] <= <GND>
dev_13_req_o.addr[3] <= <GND>
dev_13_req_o.addr[4] <= <GND>
dev_13_req_o.addr[5] <= <GND>
dev_13_req_o.addr[6] <= <GND>
dev_13_req_o.addr[7] <= <GND>
dev_13_req_o.addr[8] <= <GND>
dev_13_req_o.addr[9] <= <GND>
dev_13_req_o.addr[10] <= <GND>
dev_13_req_o.addr[11] <= <GND>
dev_13_req_o.addr[12] <= <GND>
dev_13_req_o.addr[13] <= <GND>
dev_13_req_o.addr[14] <= <GND>
dev_13_req_o.addr[15] <= <GND>
dev_13_req_o.addr[16] <= <GND>
dev_13_req_o.addr[17] <= <GND>
dev_13_req_o.addr[18] <= <GND>
dev_13_req_o.addr[19] <= <GND>
dev_13_req_o.addr[20] <= <GND>
dev_13_req_o.addr[21] <= <GND>
dev_13_req_o.addr[22] <= <GND>
dev_13_req_o.addr[23] <= <GND>
dev_13_req_o.addr[24] <= <GND>
dev_13_req_o.addr[25] <= <GND>
dev_13_req_o.addr[26] <= <GND>
dev_13_req_o.addr[27] <= <GND>
dev_13_req_o.addr[28] <= <GND>
dev_13_req_o.addr[29] <= <GND>
dev_13_req_o.addr[30] <= <GND>
dev_13_req_o.addr[31] <= <GND>
dev_13_rsp_i.err => ~NO_FANOUT~
dev_13_rsp_i.ack => ~NO_FANOUT~
dev_13_rsp_i.data[0] => ~NO_FANOUT~
dev_13_rsp_i.data[1] => ~NO_FANOUT~
dev_13_rsp_i.data[2] => ~NO_FANOUT~
dev_13_rsp_i.data[3] => ~NO_FANOUT~
dev_13_rsp_i.data[4] => ~NO_FANOUT~
dev_13_rsp_i.data[5] => ~NO_FANOUT~
dev_13_rsp_i.data[6] => ~NO_FANOUT~
dev_13_rsp_i.data[7] => ~NO_FANOUT~
dev_13_rsp_i.data[8] => ~NO_FANOUT~
dev_13_rsp_i.data[9] => ~NO_FANOUT~
dev_13_rsp_i.data[10] => ~NO_FANOUT~
dev_13_rsp_i.data[11] => ~NO_FANOUT~
dev_13_rsp_i.data[12] => ~NO_FANOUT~
dev_13_rsp_i.data[13] => ~NO_FANOUT~
dev_13_rsp_i.data[14] => ~NO_FANOUT~
dev_13_rsp_i.data[15] => ~NO_FANOUT~
dev_13_rsp_i.data[16] => ~NO_FANOUT~
dev_13_rsp_i.data[17] => ~NO_FANOUT~
dev_13_rsp_i.data[18] => ~NO_FANOUT~
dev_13_rsp_i.data[19] => ~NO_FANOUT~
dev_13_rsp_i.data[20] => ~NO_FANOUT~
dev_13_rsp_i.data[21] => ~NO_FANOUT~
dev_13_rsp_i.data[22] => ~NO_FANOUT~
dev_13_rsp_i.data[23] => ~NO_FANOUT~
dev_13_rsp_i.data[24] => ~NO_FANOUT~
dev_13_rsp_i.data[25] => ~NO_FANOUT~
dev_13_rsp_i.data[26] => ~NO_FANOUT~
dev_13_rsp_i.data[27] => ~NO_FANOUT~
dev_13_rsp_i.data[28] => ~NO_FANOUT~
dev_13_rsp_i.data[29] => ~NO_FANOUT~
dev_13_rsp_i.data[30] => ~NO_FANOUT~
dev_13_rsp_i.data[31] => ~NO_FANOUT~
dev_14_req_o.fence <= main_req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.rw <= main_req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.stb <= dev_req.DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[0] <= main_req.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[1] <= main_req.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[2] <= main_req.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[3] <= main_req.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[4] <= main_req.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[5] <= main_req.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[6] <= main_req.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[7] <= main_req.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[8] <= main_req.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[9] <= main_req.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[10] <= main_req.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[11] <= main_req.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[12] <= main_req.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[13] <= main_req.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[14] <= main_req.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[15] <= main_req.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[16] <= main_req.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[17] <= main_req.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[18] <= main_req.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[19] <= main_req.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[20] <= main_req.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[21] <= main_req.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[22] <= main_req.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[23] <= main_req.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[24] <= main_req.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[25] <= main_req.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[26] <= main_req.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[27] <= main_req.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[28] <= main_req.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[29] <= main_req.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[30] <= main_req.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_14_req_o.addr[31] <= main_req.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_14_rsp_i.err => err.IN1
dev_14_rsp_i.ack => ack.IN1
dev_14_rsp_i.data[0] => data.IN1
dev_14_rsp_i.data[1] => data.IN1
dev_14_rsp_i.data[2] => data.IN1
dev_14_rsp_i.data[3] => data.IN1
dev_14_rsp_i.data[4] => data.IN1
dev_14_rsp_i.data[5] => data.IN1
dev_14_rsp_i.data[6] => data.IN1
dev_14_rsp_i.data[7] => data.IN1
dev_14_rsp_i.data[8] => data.IN1
dev_14_rsp_i.data[9] => data.IN1
dev_14_rsp_i.data[10] => data.IN1
dev_14_rsp_i.data[11] => data.IN1
dev_14_rsp_i.data[12] => data.IN1
dev_14_rsp_i.data[13] => data.IN1
dev_14_rsp_i.data[14] => data.IN1
dev_14_rsp_i.data[15] => data.IN1
dev_14_rsp_i.data[16] => data.IN1
dev_14_rsp_i.data[17] => data.IN1
dev_14_rsp_i.data[18] => data.IN1
dev_14_rsp_i.data[19] => data.IN1
dev_14_rsp_i.data[20] => data.IN1
dev_14_rsp_i.data[21] => data.IN1
dev_14_rsp_i.data[22] => data.IN1
dev_14_rsp_i.data[23] => data.IN1
dev_14_rsp_i.data[24] => data.IN1
dev_14_rsp_i.data[25] => data.IN1
dev_14_rsp_i.data[26] => data.IN1
dev_14_rsp_i.data[27] => data.IN1
dev_14_rsp_i.data[28] => data.IN1
dev_14_rsp_i.data[29] => data.IN1
dev_14_rsp_i.data[30] => data.IN1
dev_14_rsp_i.data[31] => data.IN1
dev_15_req_o.fence <= main_req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.rw <= main_req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.stb <= dev_req.DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[0] <= main_req.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[1] <= main_req.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[2] <= main_req.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[3] <= main_req.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[4] <= main_req.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[5] <= main_req.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[6] <= main_req.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[7] <= main_req.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[8] <= main_req.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[9] <= main_req.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[10] <= main_req.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[11] <= main_req.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[12] <= main_req.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[13] <= main_req.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[14] <= main_req.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[15] <= main_req.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[16] <= main_req.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[17] <= main_req.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[18] <= main_req.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[19] <= main_req.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[20] <= main_req.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[21] <= main_req.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[22] <= main_req.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[23] <= main_req.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[24] <= main_req.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[25] <= main_req.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[26] <= main_req.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[27] <= main_req.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[28] <= main_req.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[29] <= main_req.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[30] <= main_req.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_15_req_o.addr[31] <= main_req.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_15_rsp_i.err => err.IN1
dev_15_rsp_i.ack => ack.IN1
dev_15_rsp_i.data[0] => data.IN1
dev_15_rsp_i.data[1] => data.IN1
dev_15_rsp_i.data[2] => data.IN1
dev_15_rsp_i.data[3] => data.IN1
dev_15_rsp_i.data[4] => data.IN1
dev_15_rsp_i.data[5] => data.IN1
dev_15_rsp_i.data[6] => data.IN1
dev_15_rsp_i.data[7] => data.IN1
dev_15_rsp_i.data[8] => data.IN1
dev_15_rsp_i.data[9] => data.IN1
dev_15_rsp_i.data[10] => data.IN1
dev_15_rsp_i.data[11] => data.IN1
dev_15_rsp_i.data[12] => data.IN1
dev_15_rsp_i.data[13] => data.IN1
dev_15_rsp_i.data[14] => data.IN1
dev_15_rsp_i.data[15] => data.IN1
dev_15_rsp_i.data[16] => data.IN1
dev_15_rsp_i.data[17] => data.IN1
dev_15_rsp_i.data[18] => data.IN1
dev_15_rsp_i.data[19] => data.IN1
dev_15_rsp_i.data[20] => data.IN1
dev_15_rsp_i.data[21] => data.IN1
dev_15_rsp_i.data[22] => data.IN1
dev_15_rsp_i.data[23] => data.IN1
dev_15_rsp_i.data[24] => data.IN1
dev_15_rsp_i.data[25] => data.IN1
dev_15_rsp_i.data[26] => data.IN1
dev_15_rsp_i.data[27] => data.IN1
dev_15_rsp_i.data[28] => data.IN1
dev_15_rsp_i.data[29] => data.IN1
dev_15_rsp_i.data[30] => data.IN1
dev_15_rsp_i.data[31] => data.IN1
dev_16_req_o.fence <= <GND>
dev_16_req_o.rvso <= <GND>
dev_16_req_o.priv <= <GND>
dev_16_req_o.src <= <GND>
dev_16_req_o.rw <= <GND>
dev_16_req_o.stb <= <GND>
dev_16_req_o.ben[0] <= <GND>
dev_16_req_o.ben[1] <= <GND>
dev_16_req_o.ben[2] <= <GND>
dev_16_req_o.ben[3] <= <GND>
dev_16_req_o.data[0] <= <GND>
dev_16_req_o.data[1] <= <GND>
dev_16_req_o.data[2] <= <GND>
dev_16_req_o.data[3] <= <GND>
dev_16_req_o.data[4] <= <GND>
dev_16_req_o.data[5] <= <GND>
dev_16_req_o.data[6] <= <GND>
dev_16_req_o.data[7] <= <GND>
dev_16_req_o.data[8] <= <GND>
dev_16_req_o.data[9] <= <GND>
dev_16_req_o.data[10] <= <GND>
dev_16_req_o.data[11] <= <GND>
dev_16_req_o.data[12] <= <GND>
dev_16_req_o.data[13] <= <GND>
dev_16_req_o.data[14] <= <GND>
dev_16_req_o.data[15] <= <GND>
dev_16_req_o.data[16] <= <GND>
dev_16_req_o.data[17] <= <GND>
dev_16_req_o.data[18] <= <GND>
dev_16_req_o.data[19] <= <GND>
dev_16_req_o.data[20] <= <GND>
dev_16_req_o.data[21] <= <GND>
dev_16_req_o.data[22] <= <GND>
dev_16_req_o.data[23] <= <GND>
dev_16_req_o.data[24] <= <GND>
dev_16_req_o.data[25] <= <GND>
dev_16_req_o.data[26] <= <GND>
dev_16_req_o.data[27] <= <GND>
dev_16_req_o.data[28] <= <GND>
dev_16_req_o.data[29] <= <GND>
dev_16_req_o.data[30] <= <GND>
dev_16_req_o.data[31] <= <GND>
dev_16_req_o.addr[0] <= <GND>
dev_16_req_o.addr[1] <= <GND>
dev_16_req_o.addr[2] <= <GND>
dev_16_req_o.addr[3] <= <GND>
dev_16_req_o.addr[4] <= <GND>
dev_16_req_o.addr[5] <= <GND>
dev_16_req_o.addr[6] <= <GND>
dev_16_req_o.addr[7] <= <GND>
dev_16_req_o.addr[8] <= <GND>
dev_16_req_o.addr[9] <= <GND>
dev_16_req_o.addr[10] <= <GND>
dev_16_req_o.addr[11] <= <GND>
dev_16_req_o.addr[12] <= <GND>
dev_16_req_o.addr[13] <= <GND>
dev_16_req_o.addr[14] <= <GND>
dev_16_req_o.addr[15] <= <GND>
dev_16_req_o.addr[16] <= <GND>
dev_16_req_o.addr[17] <= <GND>
dev_16_req_o.addr[18] <= <GND>
dev_16_req_o.addr[19] <= <GND>
dev_16_req_o.addr[20] <= <GND>
dev_16_req_o.addr[21] <= <GND>
dev_16_req_o.addr[22] <= <GND>
dev_16_req_o.addr[23] <= <GND>
dev_16_req_o.addr[24] <= <GND>
dev_16_req_o.addr[25] <= <GND>
dev_16_req_o.addr[26] <= <GND>
dev_16_req_o.addr[27] <= <GND>
dev_16_req_o.addr[28] <= <GND>
dev_16_req_o.addr[29] <= <GND>
dev_16_req_o.addr[30] <= <GND>
dev_16_req_o.addr[31] <= <GND>
dev_16_rsp_i.err => ~NO_FANOUT~
dev_16_rsp_i.ack => ~NO_FANOUT~
dev_16_rsp_i.data[0] => ~NO_FANOUT~
dev_16_rsp_i.data[1] => ~NO_FANOUT~
dev_16_rsp_i.data[2] => ~NO_FANOUT~
dev_16_rsp_i.data[3] => ~NO_FANOUT~
dev_16_rsp_i.data[4] => ~NO_FANOUT~
dev_16_rsp_i.data[5] => ~NO_FANOUT~
dev_16_rsp_i.data[6] => ~NO_FANOUT~
dev_16_rsp_i.data[7] => ~NO_FANOUT~
dev_16_rsp_i.data[8] => ~NO_FANOUT~
dev_16_rsp_i.data[9] => ~NO_FANOUT~
dev_16_rsp_i.data[10] => ~NO_FANOUT~
dev_16_rsp_i.data[11] => ~NO_FANOUT~
dev_16_rsp_i.data[12] => ~NO_FANOUT~
dev_16_rsp_i.data[13] => ~NO_FANOUT~
dev_16_rsp_i.data[14] => ~NO_FANOUT~
dev_16_rsp_i.data[15] => ~NO_FANOUT~
dev_16_rsp_i.data[16] => ~NO_FANOUT~
dev_16_rsp_i.data[17] => ~NO_FANOUT~
dev_16_rsp_i.data[18] => ~NO_FANOUT~
dev_16_rsp_i.data[19] => ~NO_FANOUT~
dev_16_rsp_i.data[20] => ~NO_FANOUT~
dev_16_rsp_i.data[21] => ~NO_FANOUT~
dev_16_rsp_i.data[22] => ~NO_FANOUT~
dev_16_rsp_i.data[23] => ~NO_FANOUT~
dev_16_rsp_i.data[24] => ~NO_FANOUT~
dev_16_rsp_i.data[25] => ~NO_FANOUT~
dev_16_rsp_i.data[26] => ~NO_FANOUT~
dev_16_rsp_i.data[27] => ~NO_FANOUT~
dev_16_rsp_i.data[28] => ~NO_FANOUT~
dev_16_rsp_i.data[29] => ~NO_FANOUT~
dev_16_rsp_i.data[30] => ~NO_FANOUT~
dev_16_rsp_i.data[31] => ~NO_FANOUT~
dev_17_req_o.fence <= <GND>
dev_17_req_o.rvso <= <GND>
dev_17_req_o.priv <= <GND>
dev_17_req_o.src <= <GND>
dev_17_req_o.rw <= <GND>
dev_17_req_o.stb <= <GND>
dev_17_req_o.ben[0] <= <GND>
dev_17_req_o.ben[1] <= <GND>
dev_17_req_o.ben[2] <= <GND>
dev_17_req_o.ben[3] <= <GND>
dev_17_req_o.data[0] <= <GND>
dev_17_req_o.data[1] <= <GND>
dev_17_req_o.data[2] <= <GND>
dev_17_req_o.data[3] <= <GND>
dev_17_req_o.data[4] <= <GND>
dev_17_req_o.data[5] <= <GND>
dev_17_req_o.data[6] <= <GND>
dev_17_req_o.data[7] <= <GND>
dev_17_req_o.data[8] <= <GND>
dev_17_req_o.data[9] <= <GND>
dev_17_req_o.data[10] <= <GND>
dev_17_req_o.data[11] <= <GND>
dev_17_req_o.data[12] <= <GND>
dev_17_req_o.data[13] <= <GND>
dev_17_req_o.data[14] <= <GND>
dev_17_req_o.data[15] <= <GND>
dev_17_req_o.data[16] <= <GND>
dev_17_req_o.data[17] <= <GND>
dev_17_req_o.data[18] <= <GND>
dev_17_req_o.data[19] <= <GND>
dev_17_req_o.data[20] <= <GND>
dev_17_req_o.data[21] <= <GND>
dev_17_req_o.data[22] <= <GND>
dev_17_req_o.data[23] <= <GND>
dev_17_req_o.data[24] <= <GND>
dev_17_req_o.data[25] <= <GND>
dev_17_req_o.data[26] <= <GND>
dev_17_req_o.data[27] <= <GND>
dev_17_req_o.data[28] <= <GND>
dev_17_req_o.data[29] <= <GND>
dev_17_req_o.data[30] <= <GND>
dev_17_req_o.data[31] <= <GND>
dev_17_req_o.addr[0] <= <GND>
dev_17_req_o.addr[1] <= <GND>
dev_17_req_o.addr[2] <= <GND>
dev_17_req_o.addr[3] <= <GND>
dev_17_req_o.addr[4] <= <GND>
dev_17_req_o.addr[5] <= <GND>
dev_17_req_o.addr[6] <= <GND>
dev_17_req_o.addr[7] <= <GND>
dev_17_req_o.addr[8] <= <GND>
dev_17_req_o.addr[9] <= <GND>
dev_17_req_o.addr[10] <= <GND>
dev_17_req_o.addr[11] <= <GND>
dev_17_req_o.addr[12] <= <GND>
dev_17_req_o.addr[13] <= <GND>
dev_17_req_o.addr[14] <= <GND>
dev_17_req_o.addr[15] <= <GND>
dev_17_req_o.addr[16] <= <GND>
dev_17_req_o.addr[17] <= <GND>
dev_17_req_o.addr[18] <= <GND>
dev_17_req_o.addr[19] <= <GND>
dev_17_req_o.addr[20] <= <GND>
dev_17_req_o.addr[21] <= <GND>
dev_17_req_o.addr[22] <= <GND>
dev_17_req_o.addr[23] <= <GND>
dev_17_req_o.addr[24] <= <GND>
dev_17_req_o.addr[25] <= <GND>
dev_17_req_o.addr[26] <= <GND>
dev_17_req_o.addr[27] <= <GND>
dev_17_req_o.addr[28] <= <GND>
dev_17_req_o.addr[29] <= <GND>
dev_17_req_o.addr[30] <= <GND>
dev_17_req_o.addr[31] <= <GND>
dev_17_rsp_i.err => ~NO_FANOUT~
dev_17_rsp_i.ack => ~NO_FANOUT~
dev_17_rsp_i.data[0] => ~NO_FANOUT~
dev_17_rsp_i.data[1] => ~NO_FANOUT~
dev_17_rsp_i.data[2] => ~NO_FANOUT~
dev_17_rsp_i.data[3] => ~NO_FANOUT~
dev_17_rsp_i.data[4] => ~NO_FANOUT~
dev_17_rsp_i.data[5] => ~NO_FANOUT~
dev_17_rsp_i.data[6] => ~NO_FANOUT~
dev_17_rsp_i.data[7] => ~NO_FANOUT~
dev_17_rsp_i.data[8] => ~NO_FANOUT~
dev_17_rsp_i.data[9] => ~NO_FANOUT~
dev_17_rsp_i.data[10] => ~NO_FANOUT~
dev_17_rsp_i.data[11] => ~NO_FANOUT~
dev_17_rsp_i.data[12] => ~NO_FANOUT~
dev_17_rsp_i.data[13] => ~NO_FANOUT~
dev_17_rsp_i.data[14] => ~NO_FANOUT~
dev_17_rsp_i.data[15] => ~NO_FANOUT~
dev_17_rsp_i.data[16] => ~NO_FANOUT~
dev_17_rsp_i.data[17] => ~NO_FANOUT~
dev_17_rsp_i.data[18] => ~NO_FANOUT~
dev_17_rsp_i.data[19] => ~NO_FANOUT~
dev_17_rsp_i.data[20] => ~NO_FANOUT~
dev_17_rsp_i.data[21] => ~NO_FANOUT~
dev_17_rsp_i.data[22] => ~NO_FANOUT~
dev_17_rsp_i.data[23] => ~NO_FANOUT~
dev_17_rsp_i.data[24] => ~NO_FANOUT~
dev_17_rsp_i.data[25] => ~NO_FANOUT~
dev_17_rsp_i.data[26] => ~NO_FANOUT~
dev_17_rsp_i.data[27] => ~NO_FANOUT~
dev_17_rsp_i.data[28] => ~NO_FANOUT~
dev_17_rsp_i.data[29] => ~NO_FANOUT~
dev_17_rsp_i.data[30] => ~NO_FANOUT~
dev_17_rsp_i.data[31] => ~NO_FANOUT~
dev_18_req_o.fence <= <GND>
dev_18_req_o.rvso <= <GND>
dev_18_req_o.priv <= <GND>
dev_18_req_o.src <= <GND>
dev_18_req_o.rw <= <GND>
dev_18_req_o.stb <= <GND>
dev_18_req_o.ben[0] <= <GND>
dev_18_req_o.ben[1] <= <GND>
dev_18_req_o.ben[2] <= <GND>
dev_18_req_o.ben[3] <= <GND>
dev_18_req_o.data[0] <= <GND>
dev_18_req_o.data[1] <= <GND>
dev_18_req_o.data[2] <= <GND>
dev_18_req_o.data[3] <= <GND>
dev_18_req_o.data[4] <= <GND>
dev_18_req_o.data[5] <= <GND>
dev_18_req_o.data[6] <= <GND>
dev_18_req_o.data[7] <= <GND>
dev_18_req_o.data[8] <= <GND>
dev_18_req_o.data[9] <= <GND>
dev_18_req_o.data[10] <= <GND>
dev_18_req_o.data[11] <= <GND>
dev_18_req_o.data[12] <= <GND>
dev_18_req_o.data[13] <= <GND>
dev_18_req_o.data[14] <= <GND>
dev_18_req_o.data[15] <= <GND>
dev_18_req_o.data[16] <= <GND>
dev_18_req_o.data[17] <= <GND>
dev_18_req_o.data[18] <= <GND>
dev_18_req_o.data[19] <= <GND>
dev_18_req_o.data[20] <= <GND>
dev_18_req_o.data[21] <= <GND>
dev_18_req_o.data[22] <= <GND>
dev_18_req_o.data[23] <= <GND>
dev_18_req_o.data[24] <= <GND>
dev_18_req_o.data[25] <= <GND>
dev_18_req_o.data[26] <= <GND>
dev_18_req_o.data[27] <= <GND>
dev_18_req_o.data[28] <= <GND>
dev_18_req_o.data[29] <= <GND>
dev_18_req_o.data[30] <= <GND>
dev_18_req_o.data[31] <= <GND>
dev_18_req_o.addr[0] <= <GND>
dev_18_req_o.addr[1] <= <GND>
dev_18_req_o.addr[2] <= <GND>
dev_18_req_o.addr[3] <= <GND>
dev_18_req_o.addr[4] <= <GND>
dev_18_req_o.addr[5] <= <GND>
dev_18_req_o.addr[6] <= <GND>
dev_18_req_o.addr[7] <= <GND>
dev_18_req_o.addr[8] <= <GND>
dev_18_req_o.addr[9] <= <GND>
dev_18_req_o.addr[10] <= <GND>
dev_18_req_o.addr[11] <= <GND>
dev_18_req_o.addr[12] <= <GND>
dev_18_req_o.addr[13] <= <GND>
dev_18_req_o.addr[14] <= <GND>
dev_18_req_o.addr[15] <= <GND>
dev_18_req_o.addr[16] <= <GND>
dev_18_req_o.addr[17] <= <GND>
dev_18_req_o.addr[18] <= <GND>
dev_18_req_o.addr[19] <= <GND>
dev_18_req_o.addr[20] <= <GND>
dev_18_req_o.addr[21] <= <GND>
dev_18_req_o.addr[22] <= <GND>
dev_18_req_o.addr[23] <= <GND>
dev_18_req_o.addr[24] <= <GND>
dev_18_req_o.addr[25] <= <GND>
dev_18_req_o.addr[26] <= <GND>
dev_18_req_o.addr[27] <= <GND>
dev_18_req_o.addr[28] <= <GND>
dev_18_req_o.addr[29] <= <GND>
dev_18_req_o.addr[30] <= <GND>
dev_18_req_o.addr[31] <= <GND>
dev_18_rsp_i.err => ~NO_FANOUT~
dev_18_rsp_i.ack => ~NO_FANOUT~
dev_18_rsp_i.data[0] => ~NO_FANOUT~
dev_18_rsp_i.data[1] => ~NO_FANOUT~
dev_18_rsp_i.data[2] => ~NO_FANOUT~
dev_18_rsp_i.data[3] => ~NO_FANOUT~
dev_18_rsp_i.data[4] => ~NO_FANOUT~
dev_18_rsp_i.data[5] => ~NO_FANOUT~
dev_18_rsp_i.data[6] => ~NO_FANOUT~
dev_18_rsp_i.data[7] => ~NO_FANOUT~
dev_18_rsp_i.data[8] => ~NO_FANOUT~
dev_18_rsp_i.data[9] => ~NO_FANOUT~
dev_18_rsp_i.data[10] => ~NO_FANOUT~
dev_18_rsp_i.data[11] => ~NO_FANOUT~
dev_18_rsp_i.data[12] => ~NO_FANOUT~
dev_18_rsp_i.data[13] => ~NO_FANOUT~
dev_18_rsp_i.data[14] => ~NO_FANOUT~
dev_18_rsp_i.data[15] => ~NO_FANOUT~
dev_18_rsp_i.data[16] => ~NO_FANOUT~
dev_18_rsp_i.data[17] => ~NO_FANOUT~
dev_18_rsp_i.data[18] => ~NO_FANOUT~
dev_18_rsp_i.data[19] => ~NO_FANOUT~
dev_18_rsp_i.data[20] => ~NO_FANOUT~
dev_18_rsp_i.data[21] => ~NO_FANOUT~
dev_18_rsp_i.data[22] => ~NO_FANOUT~
dev_18_rsp_i.data[23] => ~NO_FANOUT~
dev_18_rsp_i.data[24] => ~NO_FANOUT~
dev_18_rsp_i.data[25] => ~NO_FANOUT~
dev_18_rsp_i.data[26] => ~NO_FANOUT~
dev_18_rsp_i.data[27] => ~NO_FANOUT~
dev_18_rsp_i.data[28] => ~NO_FANOUT~
dev_18_rsp_i.data[29] => ~NO_FANOUT~
dev_18_rsp_i.data[30] => ~NO_FANOUT~
dev_18_rsp_i.data[31] => ~NO_FANOUT~
dev_19_req_o.fence <= <GND>
dev_19_req_o.rvso <= <GND>
dev_19_req_o.priv <= <GND>
dev_19_req_o.src <= <GND>
dev_19_req_o.rw <= <GND>
dev_19_req_o.stb <= <GND>
dev_19_req_o.ben[0] <= <GND>
dev_19_req_o.ben[1] <= <GND>
dev_19_req_o.ben[2] <= <GND>
dev_19_req_o.ben[3] <= <GND>
dev_19_req_o.data[0] <= <GND>
dev_19_req_o.data[1] <= <GND>
dev_19_req_o.data[2] <= <GND>
dev_19_req_o.data[3] <= <GND>
dev_19_req_o.data[4] <= <GND>
dev_19_req_o.data[5] <= <GND>
dev_19_req_o.data[6] <= <GND>
dev_19_req_o.data[7] <= <GND>
dev_19_req_o.data[8] <= <GND>
dev_19_req_o.data[9] <= <GND>
dev_19_req_o.data[10] <= <GND>
dev_19_req_o.data[11] <= <GND>
dev_19_req_o.data[12] <= <GND>
dev_19_req_o.data[13] <= <GND>
dev_19_req_o.data[14] <= <GND>
dev_19_req_o.data[15] <= <GND>
dev_19_req_o.data[16] <= <GND>
dev_19_req_o.data[17] <= <GND>
dev_19_req_o.data[18] <= <GND>
dev_19_req_o.data[19] <= <GND>
dev_19_req_o.data[20] <= <GND>
dev_19_req_o.data[21] <= <GND>
dev_19_req_o.data[22] <= <GND>
dev_19_req_o.data[23] <= <GND>
dev_19_req_o.data[24] <= <GND>
dev_19_req_o.data[25] <= <GND>
dev_19_req_o.data[26] <= <GND>
dev_19_req_o.data[27] <= <GND>
dev_19_req_o.data[28] <= <GND>
dev_19_req_o.data[29] <= <GND>
dev_19_req_o.data[30] <= <GND>
dev_19_req_o.data[31] <= <GND>
dev_19_req_o.addr[0] <= <GND>
dev_19_req_o.addr[1] <= <GND>
dev_19_req_o.addr[2] <= <GND>
dev_19_req_o.addr[3] <= <GND>
dev_19_req_o.addr[4] <= <GND>
dev_19_req_o.addr[5] <= <GND>
dev_19_req_o.addr[6] <= <GND>
dev_19_req_o.addr[7] <= <GND>
dev_19_req_o.addr[8] <= <GND>
dev_19_req_o.addr[9] <= <GND>
dev_19_req_o.addr[10] <= <GND>
dev_19_req_o.addr[11] <= <GND>
dev_19_req_o.addr[12] <= <GND>
dev_19_req_o.addr[13] <= <GND>
dev_19_req_o.addr[14] <= <GND>
dev_19_req_o.addr[15] <= <GND>
dev_19_req_o.addr[16] <= <GND>
dev_19_req_o.addr[17] <= <GND>
dev_19_req_o.addr[18] <= <GND>
dev_19_req_o.addr[19] <= <GND>
dev_19_req_o.addr[20] <= <GND>
dev_19_req_o.addr[21] <= <GND>
dev_19_req_o.addr[22] <= <GND>
dev_19_req_o.addr[23] <= <GND>
dev_19_req_o.addr[24] <= <GND>
dev_19_req_o.addr[25] <= <GND>
dev_19_req_o.addr[26] <= <GND>
dev_19_req_o.addr[27] <= <GND>
dev_19_req_o.addr[28] <= <GND>
dev_19_req_o.addr[29] <= <GND>
dev_19_req_o.addr[30] <= <GND>
dev_19_req_o.addr[31] <= <GND>
dev_19_rsp_i.err => ~NO_FANOUT~
dev_19_rsp_i.ack => ~NO_FANOUT~
dev_19_rsp_i.data[0] => ~NO_FANOUT~
dev_19_rsp_i.data[1] => ~NO_FANOUT~
dev_19_rsp_i.data[2] => ~NO_FANOUT~
dev_19_rsp_i.data[3] => ~NO_FANOUT~
dev_19_rsp_i.data[4] => ~NO_FANOUT~
dev_19_rsp_i.data[5] => ~NO_FANOUT~
dev_19_rsp_i.data[6] => ~NO_FANOUT~
dev_19_rsp_i.data[7] => ~NO_FANOUT~
dev_19_rsp_i.data[8] => ~NO_FANOUT~
dev_19_rsp_i.data[9] => ~NO_FANOUT~
dev_19_rsp_i.data[10] => ~NO_FANOUT~
dev_19_rsp_i.data[11] => ~NO_FANOUT~
dev_19_rsp_i.data[12] => ~NO_FANOUT~
dev_19_rsp_i.data[13] => ~NO_FANOUT~
dev_19_rsp_i.data[14] => ~NO_FANOUT~
dev_19_rsp_i.data[15] => ~NO_FANOUT~
dev_19_rsp_i.data[16] => ~NO_FANOUT~
dev_19_rsp_i.data[17] => ~NO_FANOUT~
dev_19_rsp_i.data[18] => ~NO_FANOUT~
dev_19_rsp_i.data[19] => ~NO_FANOUT~
dev_19_rsp_i.data[20] => ~NO_FANOUT~
dev_19_rsp_i.data[21] => ~NO_FANOUT~
dev_19_rsp_i.data[22] => ~NO_FANOUT~
dev_19_rsp_i.data[23] => ~NO_FANOUT~
dev_19_rsp_i.data[24] => ~NO_FANOUT~
dev_19_rsp_i.data[25] => ~NO_FANOUT~
dev_19_rsp_i.data[26] => ~NO_FANOUT~
dev_19_rsp_i.data[27] => ~NO_FANOUT~
dev_19_rsp_i.data[28] => ~NO_FANOUT~
dev_19_rsp_i.data[29] => ~NO_FANOUT~
dev_19_rsp_i.data[30] => ~NO_FANOUT~
dev_19_rsp_i.data[31] => ~NO_FANOUT~
dev_20_req_o.fence <= <GND>
dev_20_req_o.rvso <= <GND>
dev_20_req_o.priv <= <GND>
dev_20_req_o.src <= <GND>
dev_20_req_o.rw <= <GND>
dev_20_req_o.stb <= <GND>
dev_20_req_o.ben[0] <= <GND>
dev_20_req_o.ben[1] <= <GND>
dev_20_req_o.ben[2] <= <GND>
dev_20_req_o.ben[3] <= <GND>
dev_20_req_o.data[0] <= <GND>
dev_20_req_o.data[1] <= <GND>
dev_20_req_o.data[2] <= <GND>
dev_20_req_o.data[3] <= <GND>
dev_20_req_o.data[4] <= <GND>
dev_20_req_o.data[5] <= <GND>
dev_20_req_o.data[6] <= <GND>
dev_20_req_o.data[7] <= <GND>
dev_20_req_o.data[8] <= <GND>
dev_20_req_o.data[9] <= <GND>
dev_20_req_o.data[10] <= <GND>
dev_20_req_o.data[11] <= <GND>
dev_20_req_o.data[12] <= <GND>
dev_20_req_o.data[13] <= <GND>
dev_20_req_o.data[14] <= <GND>
dev_20_req_o.data[15] <= <GND>
dev_20_req_o.data[16] <= <GND>
dev_20_req_o.data[17] <= <GND>
dev_20_req_o.data[18] <= <GND>
dev_20_req_o.data[19] <= <GND>
dev_20_req_o.data[20] <= <GND>
dev_20_req_o.data[21] <= <GND>
dev_20_req_o.data[22] <= <GND>
dev_20_req_o.data[23] <= <GND>
dev_20_req_o.data[24] <= <GND>
dev_20_req_o.data[25] <= <GND>
dev_20_req_o.data[26] <= <GND>
dev_20_req_o.data[27] <= <GND>
dev_20_req_o.data[28] <= <GND>
dev_20_req_o.data[29] <= <GND>
dev_20_req_o.data[30] <= <GND>
dev_20_req_o.data[31] <= <GND>
dev_20_req_o.addr[0] <= <GND>
dev_20_req_o.addr[1] <= <GND>
dev_20_req_o.addr[2] <= <GND>
dev_20_req_o.addr[3] <= <GND>
dev_20_req_o.addr[4] <= <GND>
dev_20_req_o.addr[5] <= <GND>
dev_20_req_o.addr[6] <= <GND>
dev_20_req_o.addr[7] <= <GND>
dev_20_req_o.addr[8] <= <GND>
dev_20_req_o.addr[9] <= <GND>
dev_20_req_o.addr[10] <= <GND>
dev_20_req_o.addr[11] <= <GND>
dev_20_req_o.addr[12] <= <GND>
dev_20_req_o.addr[13] <= <GND>
dev_20_req_o.addr[14] <= <GND>
dev_20_req_o.addr[15] <= <GND>
dev_20_req_o.addr[16] <= <GND>
dev_20_req_o.addr[17] <= <GND>
dev_20_req_o.addr[18] <= <GND>
dev_20_req_o.addr[19] <= <GND>
dev_20_req_o.addr[20] <= <GND>
dev_20_req_o.addr[21] <= <GND>
dev_20_req_o.addr[22] <= <GND>
dev_20_req_o.addr[23] <= <GND>
dev_20_req_o.addr[24] <= <GND>
dev_20_req_o.addr[25] <= <GND>
dev_20_req_o.addr[26] <= <GND>
dev_20_req_o.addr[27] <= <GND>
dev_20_req_o.addr[28] <= <GND>
dev_20_req_o.addr[29] <= <GND>
dev_20_req_o.addr[30] <= <GND>
dev_20_req_o.addr[31] <= <GND>
dev_20_rsp_i.err => ~NO_FANOUT~
dev_20_rsp_i.ack => ~NO_FANOUT~
dev_20_rsp_i.data[0] => ~NO_FANOUT~
dev_20_rsp_i.data[1] => ~NO_FANOUT~
dev_20_rsp_i.data[2] => ~NO_FANOUT~
dev_20_rsp_i.data[3] => ~NO_FANOUT~
dev_20_rsp_i.data[4] => ~NO_FANOUT~
dev_20_rsp_i.data[5] => ~NO_FANOUT~
dev_20_rsp_i.data[6] => ~NO_FANOUT~
dev_20_rsp_i.data[7] => ~NO_FANOUT~
dev_20_rsp_i.data[8] => ~NO_FANOUT~
dev_20_rsp_i.data[9] => ~NO_FANOUT~
dev_20_rsp_i.data[10] => ~NO_FANOUT~
dev_20_rsp_i.data[11] => ~NO_FANOUT~
dev_20_rsp_i.data[12] => ~NO_FANOUT~
dev_20_rsp_i.data[13] => ~NO_FANOUT~
dev_20_rsp_i.data[14] => ~NO_FANOUT~
dev_20_rsp_i.data[15] => ~NO_FANOUT~
dev_20_rsp_i.data[16] => ~NO_FANOUT~
dev_20_rsp_i.data[17] => ~NO_FANOUT~
dev_20_rsp_i.data[18] => ~NO_FANOUT~
dev_20_rsp_i.data[19] => ~NO_FANOUT~
dev_20_rsp_i.data[20] => ~NO_FANOUT~
dev_20_rsp_i.data[21] => ~NO_FANOUT~
dev_20_rsp_i.data[22] => ~NO_FANOUT~
dev_20_rsp_i.data[23] => ~NO_FANOUT~
dev_20_rsp_i.data[24] => ~NO_FANOUT~
dev_20_rsp_i.data[25] => ~NO_FANOUT~
dev_20_rsp_i.data[26] => ~NO_FANOUT~
dev_20_rsp_i.data[27] => ~NO_FANOUT~
dev_20_rsp_i.data[28] => ~NO_FANOUT~
dev_20_rsp_i.data[29] => ~NO_FANOUT~
dev_20_rsp_i.data[30] => ~NO_FANOUT~
dev_20_rsp_i.data[31] => ~NO_FANOUT~
dev_21_req_o.fence <= main_req_i.fence.DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.rvso <= main_req_i.rvso.DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.priv <= main_req_i.priv.DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.src <= main_req_i.src.DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.rw <= main_req_i.rw.DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.stb <= dev_req.DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.ben[0] <= main_req_i.ben[0].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.ben[1] <= main_req_i.ben[1].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.ben[2] <= main_req_i.ben[2].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.ben[3] <= main_req_i.ben[3].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[0] <= main_req_i.data[0].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[1] <= main_req_i.data[1].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[2] <= main_req_i.data[2].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[3] <= main_req_i.data[3].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[4] <= main_req_i.data[4].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[5] <= main_req_i.data[5].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[6] <= main_req_i.data[6].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[7] <= main_req_i.data[7].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[8] <= main_req_i.data[8].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[9] <= main_req_i.data[9].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[10] <= main_req_i.data[10].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[11] <= main_req_i.data[11].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[12] <= main_req_i.data[12].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[13] <= main_req_i.data[13].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[14] <= main_req_i.data[14].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[15] <= main_req_i.data[15].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[16] <= main_req_i.data[16].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[17] <= main_req_i.data[17].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[18] <= main_req_i.data[18].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[19] <= main_req_i.data[19].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[20] <= main_req_i.data[20].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[21] <= main_req_i.data[21].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[22] <= main_req_i.data[22].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[23] <= main_req_i.data[23].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[24] <= main_req_i.data[24].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[25] <= main_req_i.data[25].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[26] <= main_req_i.data[26].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[27] <= main_req_i.data[27].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[28] <= main_req_i.data[28].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[29] <= main_req_i.data[29].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[30] <= main_req_i.data[30].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.data[31] <= main_req_i.data[31].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[0] <= main_req.addr[0].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[1] <= main_req.addr[1].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[2] <= main_req.addr[2].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[3] <= main_req.addr[3].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[4] <= main_req.addr[4].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[5] <= main_req.addr[5].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[6] <= main_req.addr[6].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[7] <= main_req.addr[7].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[8] <= main_req.addr[8].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[9] <= main_req.addr[9].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[10] <= main_req.addr[10].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[11] <= main_req.addr[11].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[12] <= main_req.addr[12].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[13] <= main_req.addr[13].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[14] <= main_req.addr[14].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[15] <= main_req.addr[15].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[16] <= main_req.addr[16].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[17] <= main_req.addr[17].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[18] <= main_req.addr[18].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[19] <= main_req.addr[19].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[20] <= main_req.addr[20].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[21] <= main_req.addr[21].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[22] <= main_req.addr[22].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[23] <= main_req.addr[23].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[24] <= main_req.addr[24].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[25] <= main_req.addr[25].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[26] <= main_req.addr[26].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[27] <= main_req.addr[27].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[28] <= main_req.addr[28].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[29] <= main_req.addr[29].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[30] <= main_req.addr[30].DB_MAX_OUTPUT_PORT_TYPE
dev_21_req_o.addr[31] <= main_req.addr[31].DB_MAX_OUTPUT_PORT_TYPE
dev_21_rsp_i.err => err.IN1
dev_21_rsp_i.ack => ack.IN1
dev_21_rsp_i.data[0] => data.IN1
dev_21_rsp_i.data[1] => data.IN1
dev_21_rsp_i.data[2] => data.IN1
dev_21_rsp_i.data[3] => data.IN1
dev_21_rsp_i.data[4] => data.IN1
dev_21_rsp_i.data[5] => data.IN1
dev_21_rsp_i.data[6] => data.IN1
dev_21_rsp_i.data[7] => data.IN1
dev_21_rsp_i.data[8] => data.IN1
dev_21_rsp_i.data[9] => data.IN1
dev_21_rsp_i.data[10] => data.IN1
dev_21_rsp_i.data[11] => data.IN1
dev_21_rsp_i.data[12] => data.IN1
dev_21_rsp_i.data[13] => data.IN1
dev_21_rsp_i.data[14] => data.IN1
dev_21_rsp_i.data[15] => data.IN1
dev_21_rsp_i.data[16] => data.IN1
dev_21_rsp_i.data[17] => data.IN1
dev_21_rsp_i.data[18] => data.IN1
dev_21_rsp_i.data[19] => data.IN1
dev_21_rsp_i.data[20] => data.IN1
dev_21_rsp_i.data[21] => data.IN1
dev_21_rsp_i.data[22] => data.IN1
dev_21_rsp_i.data[23] => data.IN1
dev_21_rsp_i.data[24] => data.IN1
dev_21_rsp_i.data[25] => data.IN1
dev_21_rsp_i.data[26] => data.IN1
dev_21_rsp_i.data[27] => data.IN1
dev_21_rsp_i.data[28] => data.IN1
dev_21_rsp_i.data[29] => data.IN1
dev_21_rsp_i.data[30] => data.IN1
dev_21_rsp_i.data[31] => data.IN1
dev_22_req_o.fence <= <GND>
dev_22_req_o.rvso <= <GND>
dev_22_req_o.priv <= <GND>
dev_22_req_o.src <= <GND>
dev_22_req_o.rw <= <GND>
dev_22_req_o.stb <= <GND>
dev_22_req_o.ben[0] <= <GND>
dev_22_req_o.ben[1] <= <GND>
dev_22_req_o.ben[2] <= <GND>
dev_22_req_o.ben[3] <= <GND>
dev_22_req_o.data[0] <= <GND>
dev_22_req_o.data[1] <= <GND>
dev_22_req_o.data[2] <= <GND>
dev_22_req_o.data[3] <= <GND>
dev_22_req_o.data[4] <= <GND>
dev_22_req_o.data[5] <= <GND>
dev_22_req_o.data[6] <= <GND>
dev_22_req_o.data[7] <= <GND>
dev_22_req_o.data[8] <= <GND>
dev_22_req_o.data[9] <= <GND>
dev_22_req_o.data[10] <= <GND>
dev_22_req_o.data[11] <= <GND>
dev_22_req_o.data[12] <= <GND>
dev_22_req_o.data[13] <= <GND>
dev_22_req_o.data[14] <= <GND>
dev_22_req_o.data[15] <= <GND>
dev_22_req_o.data[16] <= <GND>
dev_22_req_o.data[17] <= <GND>
dev_22_req_o.data[18] <= <GND>
dev_22_req_o.data[19] <= <GND>
dev_22_req_o.data[20] <= <GND>
dev_22_req_o.data[21] <= <GND>
dev_22_req_o.data[22] <= <GND>
dev_22_req_o.data[23] <= <GND>
dev_22_req_o.data[24] <= <GND>
dev_22_req_o.data[25] <= <GND>
dev_22_req_o.data[26] <= <GND>
dev_22_req_o.data[27] <= <GND>
dev_22_req_o.data[28] <= <GND>
dev_22_req_o.data[29] <= <GND>
dev_22_req_o.data[30] <= <GND>
dev_22_req_o.data[31] <= <GND>
dev_22_req_o.addr[0] <= <GND>
dev_22_req_o.addr[1] <= <GND>
dev_22_req_o.addr[2] <= <GND>
dev_22_req_o.addr[3] <= <GND>
dev_22_req_o.addr[4] <= <GND>
dev_22_req_o.addr[5] <= <GND>
dev_22_req_o.addr[6] <= <GND>
dev_22_req_o.addr[7] <= <GND>
dev_22_req_o.addr[8] <= <GND>
dev_22_req_o.addr[9] <= <GND>
dev_22_req_o.addr[10] <= <GND>
dev_22_req_o.addr[11] <= <GND>
dev_22_req_o.addr[12] <= <GND>
dev_22_req_o.addr[13] <= <GND>
dev_22_req_o.addr[14] <= <GND>
dev_22_req_o.addr[15] <= <GND>
dev_22_req_o.addr[16] <= <GND>
dev_22_req_o.addr[17] <= <GND>
dev_22_req_o.addr[18] <= <GND>
dev_22_req_o.addr[19] <= <GND>
dev_22_req_o.addr[20] <= <GND>
dev_22_req_o.addr[21] <= <GND>
dev_22_req_o.addr[22] <= <GND>
dev_22_req_o.addr[23] <= <GND>
dev_22_req_o.addr[24] <= <GND>
dev_22_req_o.addr[25] <= <GND>
dev_22_req_o.addr[26] <= <GND>
dev_22_req_o.addr[27] <= <GND>
dev_22_req_o.addr[28] <= <GND>
dev_22_req_o.addr[29] <= <GND>
dev_22_req_o.addr[30] <= <GND>
dev_22_req_o.addr[31] <= <GND>
dev_22_rsp_i.err => ~NO_FANOUT~
dev_22_rsp_i.ack => ~NO_FANOUT~
dev_22_rsp_i.data[0] => ~NO_FANOUT~
dev_22_rsp_i.data[1] => ~NO_FANOUT~
dev_22_rsp_i.data[2] => ~NO_FANOUT~
dev_22_rsp_i.data[3] => ~NO_FANOUT~
dev_22_rsp_i.data[4] => ~NO_FANOUT~
dev_22_rsp_i.data[5] => ~NO_FANOUT~
dev_22_rsp_i.data[6] => ~NO_FANOUT~
dev_22_rsp_i.data[7] => ~NO_FANOUT~
dev_22_rsp_i.data[8] => ~NO_FANOUT~
dev_22_rsp_i.data[9] => ~NO_FANOUT~
dev_22_rsp_i.data[10] => ~NO_FANOUT~
dev_22_rsp_i.data[11] => ~NO_FANOUT~
dev_22_rsp_i.data[12] => ~NO_FANOUT~
dev_22_rsp_i.data[13] => ~NO_FANOUT~
dev_22_rsp_i.data[14] => ~NO_FANOUT~
dev_22_rsp_i.data[15] => ~NO_FANOUT~
dev_22_rsp_i.data[16] => ~NO_FANOUT~
dev_22_rsp_i.data[17] => ~NO_FANOUT~
dev_22_rsp_i.data[18] => ~NO_FANOUT~
dev_22_rsp_i.data[19] => ~NO_FANOUT~
dev_22_rsp_i.data[20] => ~NO_FANOUT~
dev_22_rsp_i.data[21] => ~NO_FANOUT~
dev_22_rsp_i.data[22] => ~NO_FANOUT~
dev_22_rsp_i.data[23] => ~NO_FANOUT~
dev_22_rsp_i.data[24] => ~NO_FANOUT~
dev_22_rsp_i.data[25] => ~NO_FANOUT~
dev_22_rsp_i.data[26] => ~NO_FANOUT~
dev_22_rsp_i.data[27] => ~NO_FANOUT~
dev_22_rsp_i.data[28] => ~NO_FANOUT~
dev_22_rsp_i.data[29] => ~NO_FANOUT~
dev_22_rsp_i.data[30] => ~NO_FANOUT~
dev_22_rsp_i.data[31] => ~NO_FANOUT~
dev_23_req_o.fence <= <GND>
dev_23_req_o.rvso <= <GND>
dev_23_req_o.priv <= <GND>
dev_23_req_o.src <= <GND>
dev_23_req_o.rw <= <GND>
dev_23_req_o.stb <= <GND>
dev_23_req_o.ben[0] <= <GND>
dev_23_req_o.ben[1] <= <GND>
dev_23_req_o.ben[2] <= <GND>
dev_23_req_o.ben[3] <= <GND>
dev_23_req_o.data[0] <= <GND>
dev_23_req_o.data[1] <= <GND>
dev_23_req_o.data[2] <= <GND>
dev_23_req_o.data[3] <= <GND>
dev_23_req_o.data[4] <= <GND>
dev_23_req_o.data[5] <= <GND>
dev_23_req_o.data[6] <= <GND>
dev_23_req_o.data[7] <= <GND>
dev_23_req_o.data[8] <= <GND>
dev_23_req_o.data[9] <= <GND>
dev_23_req_o.data[10] <= <GND>
dev_23_req_o.data[11] <= <GND>
dev_23_req_o.data[12] <= <GND>
dev_23_req_o.data[13] <= <GND>
dev_23_req_o.data[14] <= <GND>
dev_23_req_o.data[15] <= <GND>
dev_23_req_o.data[16] <= <GND>
dev_23_req_o.data[17] <= <GND>
dev_23_req_o.data[18] <= <GND>
dev_23_req_o.data[19] <= <GND>
dev_23_req_o.data[20] <= <GND>
dev_23_req_o.data[21] <= <GND>
dev_23_req_o.data[22] <= <GND>
dev_23_req_o.data[23] <= <GND>
dev_23_req_o.data[24] <= <GND>
dev_23_req_o.data[25] <= <GND>
dev_23_req_o.data[26] <= <GND>
dev_23_req_o.data[27] <= <GND>
dev_23_req_o.data[28] <= <GND>
dev_23_req_o.data[29] <= <GND>
dev_23_req_o.data[30] <= <GND>
dev_23_req_o.data[31] <= <GND>
dev_23_req_o.addr[0] <= <GND>
dev_23_req_o.addr[1] <= <GND>
dev_23_req_o.addr[2] <= <GND>
dev_23_req_o.addr[3] <= <GND>
dev_23_req_o.addr[4] <= <GND>
dev_23_req_o.addr[5] <= <GND>
dev_23_req_o.addr[6] <= <GND>
dev_23_req_o.addr[7] <= <GND>
dev_23_req_o.addr[8] <= <GND>
dev_23_req_o.addr[9] <= <GND>
dev_23_req_o.addr[10] <= <GND>
dev_23_req_o.addr[11] <= <GND>
dev_23_req_o.addr[12] <= <GND>
dev_23_req_o.addr[13] <= <GND>
dev_23_req_o.addr[14] <= <GND>
dev_23_req_o.addr[15] <= <GND>
dev_23_req_o.addr[16] <= <GND>
dev_23_req_o.addr[17] <= <GND>
dev_23_req_o.addr[18] <= <GND>
dev_23_req_o.addr[19] <= <GND>
dev_23_req_o.addr[20] <= <GND>
dev_23_req_o.addr[21] <= <GND>
dev_23_req_o.addr[22] <= <GND>
dev_23_req_o.addr[23] <= <GND>
dev_23_req_o.addr[24] <= <GND>
dev_23_req_o.addr[25] <= <GND>
dev_23_req_o.addr[26] <= <GND>
dev_23_req_o.addr[27] <= <GND>
dev_23_req_o.addr[28] <= <GND>
dev_23_req_o.addr[29] <= <GND>
dev_23_req_o.addr[30] <= <GND>
dev_23_req_o.addr[31] <= <GND>
dev_23_rsp_i.err => ~NO_FANOUT~
dev_23_rsp_i.ack => ~NO_FANOUT~
dev_23_rsp_i.data[0] => ~NO_FANOUT~
dev_23_rsp_i.data[1] => ~NO_FANOUT~
dev_23_rsp_i.data[2] => ~NO_FANOUT~
dev_23_rsp_i.data[3] => ~NO_FANOUT~
dev_23_rsp_i.data[4] => ~NO_FANOUT~
dev_23_rsp_i.data[5] => ~NO_FANOUT~
dev_23_rsp_i.data[6] => ~NO_FANOUT~
dev_23_rsp_i.data[7] => ~NO_FANOUT~
dev_23_rsp_i.data[8] => ~NO_FANOUT~
dev_23_rsp_i.data[9] => ~NO_FANOUT~
dev_23_rsp_i.data[10] => ~NO_FANOUT~
dev_23_rsp_i.data[11] => ~NO_FANOUT~
dev_23_rsp_i.data[12] => ~NO_FANOUT~
dev_23_rsp_i.data[13] => ~NO_FANOUT~
dev_23_rsp_i.data[14] => ~NO_FANOUT~
dev_23_rsp_i.data[15] => ~NO_FANOUT~
dev_23_rsp_i.data[16] => ~NO_FANOUT~
dev_23_rsp_i.data[17] => ~NO_FANOUT~
dev_23_rsp_i.data[18] => ~NO_FANOUT~
dev_23_rsp_i.data[19] => ~NO_FANOUT~
dev_23_rsp_i.data[20] => ~NO_FANOUT~
dev_23_rsp_i.data[21] => ~NO_FANOUT~
dev_23_rsp_i.data[22] => ~NO_FANOUT~
dev_23_rsp_i.data[23] => ~NO_FANOUT~
dev_23_rsp_i.data[24] => ~NO_FANOUT~
dev_23_rsp_i.data[25] => ~NO_FANOUT~
dev_23_rsp_i.data[26] => ~NO_FANOUT~
dev_23_rsp_i.data[27] => ~NO_FANOUT~
dev_23_rsp_i.data[28] => ~NO_FANOUT~
dev_23_rsp_i.data[29] => ~NO_FANOUT~
dev_23_rsp_i.data[30] => ~NO_FANOUT~
dev_23_rsp_i.data[31] => ~NO_FANOUT~
dev_24_req_o.fence <= <GND>
dev_24_req_o.rvso <= <GND>
dev_24_req_o.priv <= <GND>
dev_24_req_o.src <= <GND>
dev_24_req_o.rw <= <GND>
dev_24_req_o.stb <= <GND>
dev_24_req_o.ben[0] <= <GND>
dev_24_req_o.ben[1] <= <GND>
dev_24_req_o.ben[2] <= <GND>
dev_24_req_o.ben[3] <= <GND>
dev_24_req_o.data[0] <= <GND>
dev_24_req_o.data[1] <= <GND>
dev_24_req_o.data[2] <= <GND>
dev_24_req_o.data[3] <= <GND>
dev_24_req_o.data[4] <= <GND>
dev_24_req_o.data[5] <= <GND>
dev_24_req_o.data[6] <= <GND>
dev_24_req_o.data[7] <= <GND>
dev_24_req_o.data[8] <= <GND>
dev_24_req_o.data[9] <= <GND>
dev_24_req_o.data[10] <= <GND>
dev_24_req_o.data[11] <= <GND>
dev_24_req_o.data[12] <= <GND>
dev_24_req_o.data[13] <= <GND>
dev_24_req_o.data[14] <= <GND>
dev_24_req_o.data[15] <= <GND>
dev_24_req_o.data[16] <= <GND>
dev_24_req_o.data[17] <= <GND>
dev_24_req_o.data[18] <= <GND>
dev_24_req_o.data[19] <= <GND>
dev_24_req_o.data[20] <= <GND>
dev_24_req_o.data[21] <= <GND>
dev_24_req_o.data[22] <= <GND>
dev_24_req_o.data[23] <= <GND>
dev_24_req_o.data[24] <= <GND>
dev_24_req_o.data[25] <= <GND>
dev_24_req_o.data[26] <= <GND>
dev_24_req_o.data[27] <= <GND>
dev_24_req_o.data[28] <= <GND>
dev_24_req_o.data[29] <= <GND>
dev_24_req_o.data[30] <= <GND>
dev_24_req_o.data[31] <= <GND>
dev_24_req_o.addr[0] <= <GND>
dev_24_req_o.addr[1] <= <GND>
dev_24_req_o.addr[2] <= <GND>
dev_24_req_o.addr[3] <= <GND>
dev_24_req_o.addr[4] <= <GND>
dev_24_req_o.addr[5] <= <GND>
dev_24_req_o.addr[6] <= <GND>
dev_24_req_o.addr[7] <= <GND>
dev_24_req_o.addr[8] <= <GND>
dev_24_req_o.addr[9] <= <GND>
dev_24_req_o.addr[10] <= <GND>
dev_24_req_o.addr[11] <= <GND>
dev_24_req_o.addr[12] <= <GND>
dev_24_req_o.addr[13] <= <GND>
dev_24_req_o.addr[14] <= <GND>
dev_24_req_o.addr[15] <= <GND>
dev_24_req_o.addr[16] <= <GND>
dev_24_req_o.addr[17] <= <GND>
dev_24_req_o.addr[18] <= <GND>
dev_24_req_o.addr[19] <= <GND>
dev_24_req_o.addr[20] <= <GND>
dev_24_req_o.addr[21] <= <GND>
dev_24_req_o.addr[22] <= <GND>
dev_24_req_o.addr[23] <= <GND>
dev_24_req_o.addr[24] <= <GND>
dev_24_req_o.addr[25] <= <GND>
dev_24_req_o.addr[26] <= <GND>
dev_24_req_o.addr[27] <= <GND>
dev_24_req_o.addr[28] <= <GND>
dev_24_req_o.addr[29] <= <GND>
dev_24_req_o.addr[30] <= <GND>
dev_24_req_o.addr[31] <= <GND>
dev_24_rsp_i.err => ~NO_FANOUT~
dev_24_rsp_i.ack => ~NO_FANOUT~
dev_24_rsp_i.data[0] => ~NO_FANOUT~
dev_24_rsp_i.data[1] => ~NO_FANOUT~
dev_24_rsp_i.data[2] => ~NO_FANOUT~
dev_24_rsp_i.data[3] => ~NO_FANOUT~
dev_24_rsp_i.data[4] => ~NO_FANOUT~
dev_24_rsp_i.data[5] => ~NO_FANOUT~
dev_24_rsp_i.data[6] => ~NO_FANOUT~
dev_24_rsp_i.data[7] => ~NO_FANOUT~
dev_24_rsp_i.data[8] => ~NO_FANOUT~
dev_24_rsp_i.data[9] => ~NO_FANOUT~
dev_24_rsp_i.data[10] => ~NO_FANOUT~
dev_24_rsp_i.data[11] => ~NO_FANOUT~
dev_24_rsp_i.data[12] => ~NO_FANOUT~
dev_24_rsp_i.data[13] => ~NO_FANOUT~
dev_24_rsp_i.data[14] => ~NO_FANOUT~
dev_24_rsp_i.data[15] => ~NO_FANOUT~
dev_24_rsp_i.data[16] => ~NO_FANOUT~
dev_24_rsp_i.data[17] => ~NO_FANOUT~
dev_24_rsp_i.data[18] => ~NO_FANOUT~
dev_24_rsp_i.data[19] => ~NO_FANOUT~
dev_24_rsp_i.data[20] => ~NO_FANOUT~
dev_24_rsp_i.data[21] => ~NO_FANOUT~
dev_24_rsp_i.data[22] => ~NO_FANOUT~
dev_24_rsp_i.data[23] => ~NO_FANOUT~
dev_24_rsp_i.data[24] => ~NO_FANOUT~
dev_24_rsp_i.data[25] => ~NO_FANOUT~
dev_24_rsp_i.data[26] => ~NO_FANOUT~
dev_24_rsp_i.data[27] => ~NO_FANOUT~
dev_24_rsp_i.data[28] => ~NO_FANOUT~
dev_24_rsp_i.data[29] => ~NO_FANOUT~
dev_24_rsp_i.data[30] => ~NO_FANOUT~
dev_24_rsp_i.data[31] => ~NO_FANOUT~
dev_25_req_o.fence <= <GND>
dev_25_req_o.rvso <= <GND>
dev_25_req_o.priv <= <GND>
dev_25_req_o.src <= <GND>
dev_25_req_o.rw <= <GND>
dev_25_req_o.stb <= <GND>
dev_25_req_o.ben[0] <= <GND>
dev_25_req_o.ben[1] <= <GND>
dev_25_req_o.ben[2] <= <GND>
dev_25_req_o.ben[3] <= <GND>
dev_25_req_o.data[0] <= <GND>
dev_25_req_o.data[1] <= <GND>
dev_25_req_o.data[2] <= <GND>
dev_25_req_o.data[3] <= <GND>
dev_25_req_o.data[4] <= <GND>
dev_25_req_o.data[5] <= <GND>
dev_25_req_o.data[6] <= <GND>
dev_25_req_o.data[7] <= <GND>
dev_25_req_o.data[8] <= <GND>
dev_25_req_o.data[9] <= <GND>
dev_25_req_o.data[10] <= <GND>
dev_25_req_o.data[11] <= <GND>
dev_25_req_o.data[12] <= <GND>
dev_25_req_o.data[13] <= <GND>
dev_25_req_o.data[14] <= <GND>
dev_25_req_o.data[15] <= <GND>
dev_25_req_o.data[16] <= <GND>
dev_25_req_o.data[17] <= <GND>
dev_25_req_o.data[18] <= <GND>
dev_25_req_o.data[19] <= <GND>
dev_25_req_o.data[20] <= <GND>
dev_25_req_o.data[21] <= <GND>
dev_25_req_o.data[22] <= <GND>
dev_25_req_o.data[23] <= <GND>
dev_25_req_o.data[24] <= <GND>
dev_25_req_o.data[25] <= <GND>
dev_25_req_o.data[26] <= <GND>
dev_25_req_o.data[27] <= <GND>
dev_25_req_o.data[28] <= <GND>
dev_25_req_o.data[29] <= <GND>
dev_25_req_o.data[30] <= <GND>
dev_25_req_o.data[31] <= <GND>
dev_25_req_o.addr[0] <= <GND>
dev_25_req_o.addr[1] <= <GND>
dev_25_req_o.addr[2] <= <GND>
dev_25_req_o.addr[3] <= <GND>
dev_25_req_o.addr[4] <= <GND>
dev_25_req_o.addr[5] <= <GND>
dev_25_req_o.addr[6] <= <GND>
dev_25_req_o.addr[7] <= <GND>
dev_25_req_o.addr[8] <= <GND>
dev_25_req_o.addr[9] <= <GND>
dev_25_req_o.addr[10] <= <GND>
dev_25_req_o.addr[11] <= <GND>
dev_25_req_o.addr[12] <= <GND>
dev_25_req_o.addr[13] <= <GND>
dev_25_req_o.addr[14] <= <GND>
dev_25_req_o.addr[15] <= <GND>
dev_25_req_o.addr[16] <= <GND>
dev_25_req_o.addr[17] <= <GND>
dev_25_req_o.addr[18] <= <GND>
dev_25_req_o.addr[19] <= <GND>
dev_25_req_o.addr[20] <= <GND>
dev_25_req_o.addr[21] <= <GND>
dev_25_req_o.addr[22] <= <GND>
dev_25_req_o.addr[23] <= <GND>
dev_25_req_o.addr[24] <= <GND>
dev_25_req_o.addr[25] <= <GND>
dev_25_req_o.addr[26] <= <GND>
dev_25_req_o.addr[27] <= <GND>
dev_25_req_o.addr[28] <= <GND>
dev_25_req_o.addr[29] <= <GND>
dev_25_req_o.addr[30] <= <GND>
dev_25_req_o.addr[31] <= <GND>
dev_25_rsp_i.err => ~NO_FANOUT~
dev_25_rsp_i.ack => ~NO_FANOUT~
dev_25_rsp_i.data[0] => ~NO_FANOUT~
dev_25_rsp_i.data[1] => ~NO_FANOUT~
dev_25_rsp_i.data[2] => ~NO_FANOUT~
dev_25_rsp_i.data[3] => ~NO_FANOUT~
dev_25_rsp_i.data[4] => ~NO_FANOUT~
dev_25_rsp_i.data[5] => ~NO_FANOUT~
dev_25_rsp_i.data[6] => ~NO_FANOUT~
dev_25_rsp_i.data[7] => ~NO_FANOUT~
dev_25_rsp_i.data[8] => ~NO_FANOUT~
dev_25_rsp_i.data[9] => ~NO_FANOUT~
dev_25_rsp_i.data[10] => ~NO_FANOUT~
dev_25_rsp_i.data[11] => ~NO_FANOUT~
dev_25_rsp_i.data[12] => ~NO_FANOUT~
dev_25_rsp_i.data[13] => ~NO_FANOUT~
dev_25_rsp_i.data[14] => ~NO_FANOUT~
dev_25_rsp_i.data[15] => ~NO_FANOUT~
dev_25_rsp_i.data[16] => ~NO_FANOUT~
dev_25_rsp_i.data[17] => ~NO_FANOUT~
dev_25_rsp_i.data[18] => ~NO_FANOUT~
dev_25_rsp_i.data[19] => ~NO_FANOUT~
dev_25_rsp_i.data[20] => ~NO_FANOUT~
dev_25_rsp_i.data[21] => ~NO_FANOUT~
dev_25_rsp_i.data[22] => ~NO_FANOUT~
dev_25_rsp_i.data[23] => ~NO_FANOUT~
dev_25_rsp_i.data[24] => ~NO_FANOUT~
dev_25_rsp_i.data[25] => ~NO_FANOUT~
dev_25_rsp_i.data[26] => ~NO_FANOUT~
dev_25_rsp_i.data[27] => ~NO_FANOUT~
dev_25_rsp_i.data[28] => ~NO_FANOUT~
dev_25_rsp_i.data[29] => ~NO_FANOUT~
dev_25_rsp_i.data[30] => ~NO_FANOUT~
dev_25_rsp_i.data[31] => ~NO_FANOUT~
dev_26_req_o.fence <= <GND>
dev_26_req_o.rvso <= <GND>
dev_26_req_o.priv <= <GND>
dev_26_req_o.src <= <GND>
dev_26_req_o.rw <= <GND>
dev_26_req_o.stb <= <GND>
dev_26_req_o.ben[0] <= <GND>
dev_26_req_o.ben[1] <= <GND>
dev_26_req_o.ben[2] <= <GND>
dev_26_req_o.ben[3] <= <GND>
dev_26_req_o.data[0] <= <GND>
dev_26_req_o.data[1] <= <GND>
dev_26_req_o.data[2] <= <GND>
dev_26_req_o.data[3] <= <GND>
dev_26_req_o.data[4] <= <GND>
dev_26_req_o.data[5] <= <GND>
dev_26_req_o.data[6] <= <GND>
dev_26_req_o.data[7] <= <GND>
dev_26_req_o.data[8] <= <GND>
dev_26_req_o.data[9] <= <GND>
dev_26_req_o.data[10] <= <GND>
dev_26_req_o.data[11] <= <GND>
dev_26_req_o.data[12] <= <GND>
dev_26_req_o.data[13] <= <GND>
dev_26_req_o.data[14] <= <GND>
dev_26_req_o.data[15] <= <GND>
dev_26_req_o.data[16] <= <GND>
dev_26_req_o.data[17] <= <GND>
dev_26_req_o.data[18] <= <GND>
dev_26_req_o.data[19] <= <GND>
dev_26_req_o.data[20] <= <GND>
dev_26_req_o.data[21] <= <GND>
dev_26_req_o.data[22] <= <GND>
dev_26_req_o.data[23] <= <GND>
dev_26_req_o.data[24] <= <GND>
dev_26_req_o.data[25] <= <GND>
dev_26_req_o.data[26] <= <GND>
dev_26_req_o.data[27] <= <GND>
dev_26_req_o.data[28] <= <GND>
dev_26_req_o.data[29] <= <GND>
dev_26_req_o.data[30] <= <GND>
dev_26_req_o.data[31] <= <GND>
dev_26_req_o.addr[0] <= <GND>
dev_26_req_o.addr[1] <= <GND>
dev_26_req_o.addr[2] <= <GND>
dev_26_req_o.addr[3] <= <GND>
dev_26_req_o.addr[4] <= <GND>
dev_26_req_o.addr[5] <= <GND>
dev_26_req_o.addr[6] <= <GND>
dev_26_req_o.addr[7] <= <GND>
dev_26_req_o.addr[8] <= <GND>
dev_26_req_o.addr[9] <= <GND>
dev_26_req_o.addr[10] <= <GND>
dev_26_req_o.addr[11] <= <GND>
dev_26_req_o.addr[12] <= <GND>
dev_26_req_o.addr[13] <= <GND>
dev_26_req_o.addr[14] <= <GND>
dev_26_req_o.addr[15] <= <GND>
dev_26_req_o.addr[16] <= <GND>
dev_26_req_o.addr[17] <= <GND>
dev_26_req_o.addr[18] <= <GND>
dev_26_req_o.addr[19] <= <GND>
dev_26_req_o.addr[20] <= <GND>
dev_26_req_o.addr[21] <= <GND>
dev_26_req_o.addr[22] <= <GND>
dev_26_req_o.addr[23] <= <GND>
dev_26_req_o.addr[24] <= <GND>
dev_26_req_o.addr[25] <= <GND>
dev_26_req_o.addr[26] <= <GND>
dev_26_req_o.addr[27] <= <GND>
dev_26_req_o.addr[28] <= <GND>
dev_26_req_o.addr[29] <= <GND>
dev_26_req_o.addr[30] <= <GND>
dev_26_req_o.addr[31] <= <GND>
dev_26_rsp_i.err => ~NO_FANOUT~
dev_26_rsp_i.ack => ~NO_FANOUT~
dev_26_rsp_i.data[0] => ~NO_FANOUT~
dev_26_rsp_i.data[1] => ~NO_FANOUT~
dev_26_rsp_i.data[2] => ~NO_FANOUT~
dev_26_rsp_i.data[3] => ~NO_FANOUT~
dev_26_rsp_i.data[4] => ~NO_FANOUT~
dev_26_rsp_i.data[5] => ~NO_FANOUT~
dev_26_rsp_i.data[6] => ~NO_FANOUT~
dev_26_rsp_i.data[7] => ~NO_FANOUT~
dev_26_rsp_i.data[8] => ~NO_FANOUT~
dev_26_rsp_i.data[9] => ~NO_FANOUT~
dev_26_rsp_i.data[10] => ~NO_FANOUT~
dev_26_rsp_i.data[11] => ~NO_FANOUT~
dev_26_rsp_i.data[12] => ~NO_FANOUT~
dev_26_rsp_i.data[13] => ~NO_FANOUT~
dev_26_rsp_i.data[14] => ~NO_FANOUT~
dev_26_rsp_i.data[15] => ~NO_FANOUT~
dev_26_rsp_i.data[16] => ~NO_FANOUT~
dev_26_rsp_i.data[17] => ~NO_FANOUT~
dev_26_rsp_i.data[18] => ~NO_FANOUT~
dev_26_rsp_i.data[19] => ~NO_FANOUT~
dev_26_rsp_i.data[20] => ~NO_FANOUT~
dev_26_rsp_i.data[21] => ~NO_FANOUT~
dev_26_rsp_i.data[22] => ~NO_FANOUT~
dev_26_rsp_i.data[23] => ~NO_FANOUT~
dev_26_rsp_i.data[24] => ~NO_FANOUT~
dev_26_rsp_i.data[25] => ~NO_FANOUT~
dev_26_rsp_i.data[26] => ~NO_FANOUT~
dev_26_rsp_i.data[27] => ~NO_FANOUT~
dev_26_rsp_i.data[28] => ~NO_FANOUT~
dev_26_rsp_i.data[29] => ~NO_FANOUT~
dev_26_rsp_i.data[30] => ~NO_FANOUT~
dev_26_rsp_i.data[31] => ~NO_FANOUT~
dev_27_req_o.fence <= <GND>
dev_27_req_o.rvso <= <GND>
dev_27_req_o.priv <= <GND>
dev_27_req_o.src <= <GND>
dev_27_req_o.rw <= <GND>
dev_27_req_o.stb <= <GND>
dev_27_req_o.ben[0] <= <GND>
dev_27_req_o.ben[1] <= <GND>
dev_27_req_o.ben[2] <= <GND>
dev_27_req_o.ben[3] <= <GND>
dev_27_req_o.data[0] <= <GND>
dev_27_req_o.data[1] <= <GND>
dev_27_req_o.data[2] <= <GND>
dev_27_req_o.data[3] <= <GND>
dev_27_req_o.data[4] <= <GND>
dev_27_req_o.data[5] <= <GND>
dev_27_req_o.data[6] <= <GND>
dev_27_req_o.data[7] <= <GND>
dev_27_req_o.data[8] <= <GND>
dev_27_req_o.data[9] <= <GND>
dev_27_req_o.data[10] <= <GND>
dev_27_req_o.data[11] <= <GND>
dev_27_req_o.data[12] <= <GND>
dev_27_req_o.data[13] <= <GND>
dev_27_req_o.data[14] <= <GND>
dev_27_req_o.data[15] <= <GND>
dev_27_req_o.data[16] <= <GND>
dev_27_req_o.data[17] <= <GND>
dev_27_req_o.data[18] <= <GND>
dev_27_req_o.data[19] <= <GND>
dev_27_req_o.data[20] <= <GND>
dev_27_req_o.data[21] <= <GND>
dev_27_req_o.data[22] <= <GND>
dev_27_req_o.data[23] <= <GND>
dev_27_req_o.data[24] <= <GND>
dev_27_req_o.data[25] <= <GND>
dev_27_req_o.data[26] <= <GND>
dev_27_req_o.data[27] <= <GND>
dev_27_req_o.data[28] <= <GND>
dev_27_req_o.data[29] <= <GND>
dev_27_req_o.data[30] <= <GND>
dev_27_req_o.data[31] <= <GND>
dev_27_req_o.addr[0] <= <GND>
dev_27_req_o.addr[1] <= <GND>
dev_27_req_o.addr[2] <= <GND>
dev_27_req_o.addr[3] <= <GND>
dev_27_req_o.addr[4] <= <GND>
dev_27_req_o.addr[5] <= <GND>
dev_27_req_o.addr[6] <= <GND>
dev_27_req_o.addr[7] <= <GND>
dev_27_req_o.addr[8] <= <GND>
dev_27_req_o.addr[9] <= <GND>
dev_27_req_o.addr[10] <= <GND>
dev_27_req_o.addr[11] <= <GND>
dev_27_req_o.addr[12] <= <GND>
dev_27_req_o.addr[13] <= <GND>
dev_27_req_o.addr[14] <= <GND>
dev_27_req_o.addr[15] <= <GND>
dev_27_req_o.addr[16] <= <GND>
dev_27_req_o.addr[17] <= <GND>
dev_27_req_o.addr[18] <= <GND>
dev_27_req_o.addr[19] <= <GND>
dev_27_req_o.addr[20] <= <GND>
dev_27_req_o.addr[21] <= <GND>
dev_27_req_o.addr[22] <= <GND>
dev_27_req_o.addr[23] <= <GND>
dev_27_req_o.addr[24] <= <GND>
dev_27_req_o.addr[25] <= <GND>
dev_27_req_o.addr[26] <= <GND>
dev_27_req_o.addr[27] <= <GND>
dev_27_req_o.addr[28] <= <GND>
dev_27_req_o.addr[29] <= <GND>
dev_27_req_o.addr[30] <= <GND>
dev_27_req_o.addr[31] <= <GND>
dev_27_rsp_i.err => ~NO_FANOUT~
dev_27_rsp_i.ack => ~NO_FANOUT~
dev_27_rsp_i.data[0] => ~NO_FANOUT~
dev_27_rsp_i.data[1] => ~NO_FANOUT~
dev_27_rsp_i.data[2] => ~NO_FANOUT~
dev_27_rsp_i.data[3] => ~NO_FANOUT~
dev_27_rsp_i.data[4] => ~NO_FANOUT~
dev_27_rsp_i.data[5] => ~NO_FANOUT~
dev_27_rsp_i.data[6] => ~NO_FANOUT~
dev_27_rsp_i.data[7] => ~NO_FANOUT~
dev_27_rsp_i.data[8] => ~NO_FANOUT~
dev_27_rsp_i.data[9] => ~NO_FANOUT~
dev_27_rsp_i.data[10] => ~NO_FANOUT~
dev_27_rsp_i.data[11] => ~NO_FANOUT~
dev_27_rsp_i.data[12] => ~NO_FANOUT~
dev_27_rsp_i.data[13] => ~NO_FANOUT~
dev_27_rsp_i.data[14] => ~NO_FANOUT~
dev_27_rsp_i.data[15] => ~NO_FANOUT~
dev_27_rsp_i.data[16] => ~NO_FANOUT~
dev_27_rsp_i.data[17] => ~NO_FANOUT~
dev_27_rsp_i.data[18] => ~NO_FANOUT~
dev_27_rsp_i.data[19] => ~NO_FANOUT~
dev_27_rsp_i.data[20] => ~NO_FANOUT~
dev_27_rsp_i.data[21] => ~NO_FANOUT~
dev_27_rsp_i.data[22] => ~NO_FANOUT~
dev_27_rsp_i.data[23] => ~NO_FANOUT~
dev_27_rsp_i.data[24] => ~NO_FANOUT~
dev_27_rsp_i.data[25] => ~NO_FANOUT~
dev_27_rsp_i.data[26] => ~NO_FANOUT~
dev_27_rsp_i.data[27] => ~NO_FANOUT~
dev_27_rsp_i.data[28] => ~NO_FANOUT~
dev_27_rsp_i.data[29] => ~NO_FANOUT~
dev_27_rsp_i.data[30] => ~NO_FANOUT~
dev_27_rsp_i.data[31] => ~NO_FANOUT~
dev_28_req_o.fence <= <GND>
dev_28_req_o.rvso <= <GND>
dev_28_req_o.priv <= <GND>
dev_28_req_o.src <= <GND>
dev_28_req_o.rw <= <GND>
dev_28_req_o.stb <= <GND>
dev_28_req_o.ben[0] <= <GND>
dev_28_req_o.ben[1] <= <GND>
dev_28_req_o.ben[2] <= <GND>
dev_28_req_o.ben[3] <= <GND>
dev_28_req_o.data[0] <= <GND>
dev_28_req_o.data[1] <= <GND>
dev_28_req_o.data[2] <= <GND>
dev_28_req_o.data[3] <= <GND>
dev_28_req_o.data[4] <= <GND>
dev_28_req_o.data[5] <= <GND>
dev_28_req_o.data[6] <= <GND>
dev_28_req_o.data[7] <= <GND>
dev_28_req_o.data[8] <= <GND>
dev_28_req_o.data[9] <= <GND>
dev_28_req_o.data[10] <= <GND>
dev_28_req_o.data[11] <= <GND>
dev_28_req_o.data[12] <= <GND>
dev_28_req_o.data[13] <= <GND>
dev_28_req_o.data[14] <= <GND>
dev_28_req_o.data[15] <= <GND>
dev_28_req_o.data[16] <= <GND>
dev_28_req_o.data[17] <= <GND>
dev_28_req_o.data[18] <= <GND>
dev_28_req_o.data[19] <= <GND>
dev_28_req_o.data[20] <= <GND>
dev_28_req_o.data[21] <= <GND>
dev_28_req_o.data[22] <= <GND>
dev_28_req_o.data[23] <= <GND>
dev_28_req_o.data[24] <= <GND>
dev_28_req_o.data[25] <= <GND>
dev_28_req_o.data[26] <= <GND>
dev_28_req_o.data[27] <= <GND>
dev_28_req_o.data[28] <= <GND>
dev_28_req_o.data[29] <= <GND>
dev_28_req_o.data[30] <= <GND>
dev_28_req_o.data[31] <= <GND>
dev_28_req_o.addr[0] <= <GND>
dev_28_req_o.addr[1] <= <GND>
dev_28_req_o.addr[2] <= <GND>
dev_28_req_o.addr[3] <= <GND>
dev_28_req_o.addr[4] <= <GND>
dev_28_req_o.addr[5] <= <GND>
dev_28_req_o.addr[6] <= <GND>
dev_28_req_o.addr[7] <= <GND>
dev_28_req_o.addr[8] <= <GND>
dev_28_req_o.addr[9] <= <GND>
dev_28_req_o.addr[10] <= <GND>
dev_28_req_o.addr[11] <= <GND>
dev_28_req_o.addr[12] <= <GND>
dev_28_req_o.addr[13] <= <GND>
dev_28_req_o.addr[14] <= <GND>
dev_28_req_o.addr[15] <= <GND>
dev_28_req_o.addr[16] <= <GND>
dev_28_req_o.addr[17] <= <GND>
dev_28_req_o.addr[18] <= <GND>
dev_28_req_o.addr[19] <= <GND>
dev_28_req_o.addr[20] <= <GND>
dev_28_req_o.addr[21] <= <GND>
dev_28_req_o.addr[22] <= <GND>
dev_28_req_o.addr[23] <= <GND>
dev_28_req_o.addr[24] <= <GND>
dev_28_req_o.addr[25] <= <GND>
dev_28_req_o.addr[26] <= <GND>
dev_28_req_o.addr[27] <= <GND>
dev_28_req_o.addr[28] <= <GND>
dev_28_req_o.addr[29] <= <GND>
dev_28_req_o.addr[30] <= <GND>
dev_28_req_o.addr[31] <= <GND>
dev_28_rsp_i.err => ~NO_FANOUT~
dev_28_rsp_i.ack => ~NO_FANOUT~
dev_28_rsp_i.data[0] => ~NO_FANOUT~
dev_28_rsp_i.data[1] => ~NO_FANOUT~
dev_28_rsp_i.data[2] => ~NO_FANOUT~
dev_28_rsp_i.data[3] => ~NO_FANOUT~
dev_28_rsp_i.data[4] => ~NO_FANOUT~
dev_28_rsp_i.data[5] => ~NO_FANOUT~
dev_28_rsp_i.data[6] => ~NO_FANOUT~
dev_28_rsp_i.data[7] => ~NO_FANOUT~
dev_28_rsp_i.data[8] => ~NO_FANOUT~
dev_28_rsp_i.data[9] => ~NO_FANOUT~
dev_28_rsp_i.data[10] => ~NO_FANOUT~
dev_28_rsp_i.data[11] => ~NO_FANOUT~
dev_28_rsp_i.data[12] => ~NO_FANOUT~
dev_28_rsp_i.data[13] => ~NO_FANOUT~
dev_28_rsp_i.data[14] => ~NO_FANOUT~
dev_28_rsp_i.data[15] => ~NO_FANOUT~
dev_28_rsp_i.data[16] => ~NO_FANOUT~
dev_28_rsp_i.data[17] => ~NO_FANOUT~
dev_28_rsp_i.data[18] => ~NO_FANOUT~
dev_28_rsp_i.data[19] => ~NO_FANOUT~
dev_28_rsp_i.data[20] => ~NO_FANOUT~
dev_28_rsp_i.data[21] => ~NO_FANOUT~
dev_28_rsp_i.data[22] => ~NO_FANOUT~
dev_28_rsp_i.data[23] => ~NO_FANOUT~
dev_28_rsp_i.data[24] => ~NO_FANOUT~
dev_28_rsp_i.data[25] => ~NO_FANOUT~
dev_28_rsp_i.data[26] => ~NO_FANOUT~
dev_28_rsp_i.data[27] => ~NO_FANOUT~
dev_28_rsp_i.data[28] => ~NO_FANOUT~
dev_28_rsp_i.data[29] => ~NO_FANOUT~
dev_28_rsp_i.data[30] => ~NO_FANOUT~
dev_28_rsp_i.data[31] => ~NO_FANOUT~
dev_29_req_o.fence <= <GND>
dev_29_req_o.rvso <= <GND>
dev_29_req_o.priv <= <GND>
dev_29_req_o.src <= <GND>
dev_29_req_o.rw <= <GND>
dev_29_req_o.stb <= <GND>
dev_29_req_o.ben[0] <= <GND>
dev_29_req_o.ben[1] <= <GND>
dev_29_req_o.ben[2] <= <GND>
dev_29_req_o.ben[3] <= <GND>
dev_29_req_o.data[0] <= <GND>
dev_29_req_o.data[1] <= <GND>
dev_29_req_o.data[2] <= <GND>
dev_29_req_o.data[3] <= <GND>
dev_29_req_o.data[4] <= <GND>
dev_29_req_o.data[5] <= <GND>
dev_29_req_o.data[6] <= <GND>
dev_29_req_o.data[7] <= <GND>
dev_29_req_o.data[8] <= <GND>
dev_29_req_o.data[9] <= <GND>
dev_29_req_o.data[10] <= <GND>
dev_29_req_o.data[11] <= <GND>
dev_29_req_o.data[12] <= <GND>
dev_29_req_o.data[13] <= <GND>
dev_29_req_o.data[14] <= <GND>
dev_29_req_o.data[15] <= <GND>
dev_29_req_o.data[16] <= <GND>
dev_29_req_o.data[17] <= <GND>
dev_29_req_o.data[18] <= <GND>
dev_29_req_o.data[19] <= <GND>
dev_29_req_o.data[20] <= <GND>
dev_29_req_o.data[21] <= <GND>
dev_29_req_o.data[22] <= <GND>
dev_29_req_o.data[23] <= <GND>
dev_29_req_o.data[24] <= <GND>
dev_29_req_o.data[25] <= <GND>
dev_29_req_o.data[26] <= <GND>
dev_29_req_o.data[27] <= <GND>
dev_29_req_o.data[28] <= <GND>
dev_29_req_o.data[29] <= <GND>
dev_29_req_o.data[30] <= <GND>
dev_29_req_o.data[31] <= <GND>
dev_29_req_o.addr[0] <= <GND>
dev_29_req_o.addr[1] <= <GND>
dev_29_req_o.addr[2] <= <GND>
dev_29_req_o.addr[3] <= <GND>
dev_29_req_o.addr[4] <= <GND>
dev_29_req_o.addr[5] <= <GND>
dev_29_req_o.addr[6] <= <GND>
dev_29_req_o.addr[7] <= <GND>
dev_29_req_o.addr[8] <= <GND>
dev_29_req_o.addr[9] <= <GND>
dev_29_req_o.addr[10] <= <GND>
dev_29_req_o.addr[11] <= <GND>
dev_29_req_o.addr[12] <= <GND>
dev_29_req_o.addr[13] <= <GND>
dev_29_req_o.addr[14] <= <GND>
dev_29_req_o.addr[15] <= <GND>
dev_29_req_o.addr[16] <= <GND>
dev_29_req_o.addr[17] <= <GND>
dev_29_req_o.addr[18] <= <GND>
dev_29_req_o.addr[19] <= <GND>
dev_29_req_o.addr[20] <= <GND>
dev_29_req_o.addr[21] <= <GND>
dev_29_req_o.addr[22] <= <GND>
dev_29_req_o.addr[23] <= <GND>
dev_29_req_o.addr[24] <= <GND>
dev_29_req_o.addr[25] <= <GND>
dev_29_req_o.addr[26] <= <GND>
dev_29_req_o.addr[27] <= <GND>
dev_29_req_o.addr[28] <= <GND>
dev_29_req_o.addr[29] <= <GND>
dev_29_req_o.addr[30] <= <GND>
dev_29_req_o.addr[31] <= <GND>
dev_29_rsp_i.err => ~NO_FANOUT~
dev_29_rsp_i.ack => ~NO_FANOUT~
dev_29_rsp_i.data[0] => ~NO_FANOUT~
dev_29_rsp_i.data[1] => ~NO_FANOUT~
dev_29_rsp_i.data[2] => ~NO_FANOUT~
dev_29_rsp_i.data[3] => ~NO_FANOUT~
dev_29_rsp_i.data[4] => ~NO_FANOUT~
dev_29_rsp_i.data[5] => ~NO_FANOUT~
dev_29_rsp_i.data[6] => ~NO_FANOUT~
dev_29_rsp_i.data[7] => ~NO_FANOUT~
dev_29_rsp_i.data[8] => ~NO_FANOUT~
dev_29_rsp_i.data[9] => ~NO_FANOUT~
dev_29_rsp_i.data[10] => ~NO_FANOUT~
dev_29_rsp_i.data[11] => ~NO_FANOUT~
dev_29_rsp_i.data[12] => ~NO_FANOUT~
dev_29_rsp_i.data[13] => ~NO_FANOUT~
dev_29_rsp_i.data[14] => ~NO_FANOUT~
dev_29_rsp_i.data[15] => ~NO_FANOUT~
dev_29_rsp_i.data[16] => ~NO_FANOUT~
dev_29_rsp_i.data[17] => ~NO_FANOUT~
dev_29_rsp_i.data[18] => ~NO_FANOUT~
dev_29_rsp_i.data[19] => ~NO_FANOUT~
dev_29_rsp_i.data[20] => ~NO_FANOUT~
dev_29_rsp_i.data[21] => ~NO_FANOUT~
dev_29_rsp_i.data[22] => ~NO_FANOUT~
dev_29_rsp_i.data[23] => ~NO_FANOUT~
dev_29_rsp_i.data[24] => ~NO_FANOUT~
dev_29_rsp_i.data[25] => ~NO_FANOUT~
dev_29_rsp_i.data[26] => ~NO_FANOUT~
dev_29_rsp_i.data[27] => ~NO_FANOUT~
dev_29_rsp_i.data[28] => ~NO_FANOUT~
dev_29_rsp_i.data[29] => ~NO_FANOUT~
dev_29_rsp_i.data[30] => ~NO_FANOUT~
dev_29_rsp_i.data[31] => ~NO_FANOUT~
dev_30_req_o.fence <= <GND>
dev_30_req_o.rvso <= <GND>
dev_30_req_o.priv <= <GND>
dev_30_req_o.src <= <GND>
dev_30_req_o.rw <= <GND>
dev_30_req_o.stb <= <GND>
dev_30_req_o.ben[0] <= <GND>
dev_30_req_o.ben[1] <= <GND>
dev_30_req_o.ben[2] <= <GND>
dev_30_req_o.ben[3] <= <GND>
dev_30_req_o.data[0] <= <GND>
dev_30_req_o.data[1] <= <GND>
dev_30_req_o.data[2] <= <GND>
dev_30_req_o.data[3] <= <GND>
dev_30_req_o.data[4] <= <GND>
dev_30_req_o.data[5] <= <GND>
dev_30_req_o.data[6] <= <GND>
dev_30_req_o.data[7] <= <GND>
dev_30_req_o.data[8] <= <GND>
dev_30_req_o.data[9] <= <GND>
dev_30_req_o.data[10] <= <GND>
dev_30_req_o.data[11] <= <GND>
dev_30_req_o.data[12] <= <GND>
dev_30_req_o.data[13] <= <GND>
dev_30_req_o.data[14] <= <GND>
dev_30_req_o.data[15] <= <GND>
dev_30_req_o.data[16] <= <GND>
dev_30_req_o.data[17] <= <GND>
dev_30_req_o.data[18] <= <GND>
dev_30_req_o.data[19] <= <GND>
dev_30_req_o.data[20] <= <GND>
dev_30_req_o.data[21] <= <GND>
dev_30_req_o.data[22] <= <GND>
dev_30_req_o.data[23] <= <GND>
dev_30_req_o.data[24] <= <GND>
dev_30_req_o.data[25] <= <GND>
dev_30_req_o.data[26] <= <GND>
dev_30_req_o.data[27] <= <GND>
dev_30_req_o.data[28] <= <GND>
dev_30_req_o.data[29] <= <GND>
dev_30_req_o.data[30] <= <GND>
dev_30_req_o.data[31] <= <GND>
dev_30_req_o.addr[0] <= <GND>
dev_30_req_o.addr[1] <= <GND>
dev_30_req_o.addr[2] <= <GND>
dev_30_req_o.addr[3] <= <GND>
dev_30_req_o.addr[4] <= <GND>
dev_30_req_o.addr[5] <= <GND>
dev_30_req_o.addr[6] <= <GND>
dev_30_req_o.addr[7] <= <GND>
dev_30_req_o.addr[8] <= <GND>
dev_30_req_o.addr[9] <= <GND>
dev_30_req_o.addr[10] <= <GND>
dev_30_req_o.addr[11] <= <GND>
dev_30_req_o.addr[12] <= <GND>
dev_30_req_o.addr[13] <= <GND>
dev_30_req_o.addr[14] <= <GND>
dev_30_req_o.addr[15] <= <GND>
dev_30_req_o.addr[16] <= <GND>
dev_30_req_o.addr[17] <= <GND>
dev_30_req_o.addr[18] <= <GND>
dev_30_req_o.addr[19] <= <GND>
dev_30_req_o.addr[20] <= <GND>
dev_30_req_o.addr[21] <= <GND>
dev_30_req_o.addr[22] <= <GND>
dev_30_req_o.addr[23] <= <GND>
dev_30_req_o.addr[24] <= <GND>
dev_30_req_o.addr[25] <= <GND>
dev_30_req_o.addr[26] <= <GND>
dev_30_req_o.addr[27] <= <GND>
dev_30_req_o.addr[28] <= <GND>
dev_30_req_o.addr[29] <= <GND>
dev_30_req_o.addr[30] <= <GND>
dev_30_req_o.addr[31] <= <GND>
dev_30_rsp_i.err => ~NO_FANOUT~
dev_30_rsp_i.ack => ~NO_FANOUT~
dev_30_rsp_i.data[0] => ~NO_FANOUT~
dev_30_rsp_i.data[1] => ~NO_FANOUT~
dev_30_rsp_i.data[2] => ~NO_FANOUT~
dev_30_rsp_i.data[3] => ~NO_FANOUT~
dev_30_rsp_i.data[4] => ~NO_FANOUT~
dev_30_rsp_i.data[5] => ~NO_FANOUT~
dev_30_rsp_i.data[6] => ~NO_FANOUT~
dev_30_rsp_i.data[7] => ~NO_FANOUT~
dev_30_rsp_i.data[8] => ~NO_FANOUT~
dev_30_rsp_i.data[9] => ~NO_FANOUT~
dev_30_rsp_i.data[10] => ~NO_FANOUT~
dev_30_rsp_i.data[11] => ~NO_FANOUT~
dev_30_rsp_i.data[12] => ~NO_FANOUT~
dev_30_rsp_i.data[13] => ~NO_FANOUT~
dev_30_rsp_i.data[14] => ~NO_FANOUT~
dev_30_rsp_i.data[15] => ~NO_FANOUT~
dev_30_rsp_i.data[16] => ~NO_FANOUT~
dev_30_rsp_i.data[17] => ~NO_FANOUT~
dev_30_rsp_i.data[18] => ~NO_FANOUT~
dev_30_rsp_i.data[19] => ~NO_FANOUT~
dev_30_rsp_i.data[20] => ~NO_FANOUT~
dev_30_rsp_i.data[21] => ~NO_FANOUT~
dev_30_rsp_i.data[22] => ~NO_FANOUT~
dev_30_rsp_i.data[23] => ~NO_FANOUT~
dev_30_rsp_i.data[24] => ~NO_FANOUT~
dev_30_rsp_i.data[25] => ~NO_FANOUT~
dev_30_rsp_i.data[26] => ~NO_FANOUT~
dev_30_rsp_i.data[27] => ~NO_FANOUT~
dev_30_rsp_i.data[28] => ~NO_FANOUT~
dev_30_rsp_i.data[29] => ~NO_FANOUT~
dev_30_rsp_i.data[30] => ~NO_FANOUT~
dev_30_rsp_i.data[31] => ~NO_FANOUT~
dev_31_req_o.fence <= <GND>
dev_31_req_o.rvso <= <GND>
dev_31_req_o.priv <= <GND>
dev_31_req_o.src <= <GND>
dev_31_req_o.rw <= <GND>
dev_31_req_o.stb <= <GND>
dev_31_req_o.ben[0] <= <GND>
dev_31_req_o.ben[1] <= <GND>
dev_31_req_o.ben[2] <= <GND>
dev_31_req_o.ben[3] <= <GND>
dev_31_req_o.data[0] <= <GND>
dev_31_req_o.data[1] <= <GND>
dev_31_req_o.data[2] <= <GND>
dev_31_req_o.data[3] <= <GND>
dev_31_req_o.data[4] <= <GND>
dev_31_req_o.data[5] <= <GND>
dev_31_req_o.data[6] <= <GND>
dev_31_req_o.data[7] <= <GND>
dev_31_req_o.data[8] <= <GND>
dev_31_req_o.data[9] <= <GND>
dev_31_req_o.data[10] <= <GND>
dev_31_req_o.data[11] <= <GND>
dev_31_req_o.data[12] <= <GND>
dev_31_req_o.data[13] <= <GND>
dev_31_req_o.data[14] <= <GND>
dev_31_req_o.data[15] <= <GND>
dev_31_req_o.data[16] <= <GND>
dev_31_req_o.data[17] <= <GND>
dev_31_req_o.data[18] <= <GND>
dev_31_req_o.data[19] <= <GND>
dev_31_req_o.data[20] <= <GND>
dev_31_req_o.data[21] <= <GND>
dev_31_req_o.data[22] <= <GND>
dev_31_req_o.data[23] <= <GND>
dev_31_req_o.data[24] <= <GND>
dev_31_req_o.data[25] <= <GND>
dev_31_req_o.data[26] <= <GND>
dev_31_req_o.data[27] <= <GND>
dev_31_req_o.data[28] <= <GND>
dev_31_req_o.data[29] <= <GND>
dev_31_req_o.data[30] <= <GND>
dev_31_req_o.data[31] <= <GND>
dev_31_req_o.addr[0] <= <GND>
dev_31_req_o.addr[1] <= <GND>
dev_31_req_o.addr[2] <= <GND>
dev_31_req_o.addr[3] <= <GND>
dev_31_req_o.addr[4] <= <GND>
dev_31_req_o.addr[5] <= <GND>
dev_31_req_o.addr[6] <= <GND>
dev_31_req_o.addr[7] <= <GND>
dev_31_req_o.addr[8] <= <GND>
dev_31_req_o.addr[9] <= <GND>
dev_31_req_o.addr[10] <= <GND>
dev_31_req_o.addr[11] <= <GND>
dev_31_req_o.addr[12] <= <GND>
dev_31_req_o.addr[13] <= <GND>
dev_31_req_o.addr[14] <= <GND>
dev_31_req_o.addr[15] <= <GND>
dev_31_req_o.addr[16] <= <GND>
dev_31_req_o.addr[17] <= <GND>
dev_31_req_o.addr[18] <= <GND>
dev_31_req_o.addr[19] <= <GND>
dev_31_req_o.addr[20] <= <GND>
dev_31_req_o.addr[21] <= <GND>
dev_31_req_o.addr[22] <= <GND>
dev_31_req_o.addr[23] <= <GND>
dev_31_req_o.addr[24] <= <GND>
dev_31_req_o.addr[25] <= <GND>
dev_31_req_o.addr[26] <= <GND>
dev_31_req_o.addr[27] <= <GND>
dev_31_req_o.addr[28] <= <GND>
dev_31_req_o.addr[29] <= <GND>
dev_31_req_o.addr[30] <= <GND>
dev_31_req_o.addr[31] <= <GND>
dev_31_rsp_i.err => ~NO_FANOUT~
dev_31_rsp_i.ack => ~NO_FANOUT~
dev_31_rsp_i.data[0] => ~NO_FANOUT~
dev_31_rsp_i.data[1] => ~NO_FANOUT~
dev_31_rsp_i.data[2] => ~NO_FANOUT~
dev_31_rsp_i.data[3] => ~NO_FANOUT~
dev_31_rsp_i.data[4] => ~NO_FANOUT~
dev_31_rsp_i.data[5] => ~NO_FANOUT~
dev_31_rsp_i.data[6] => ~NO_FANOUT~
dev_31_rsp_i.data[7] => ~NO_FANOUT~
dev_31_rsp_i.data[8] => ~NO_FANOUT~
dev_31_rsp_i.data[9] => ~NO_FANOUT~
dev_31_rsp_i.data[10] => ~NO_FANOUT~
dev_31_rsp_i.data[11] => ~NO_FANOUT~
dev_31_rsp_i.data[12] => ~NO_FANOUT~
dev_31_rsp_i.data[13] => ~NO_FANOUT~
dev_31_rsp_i.data[14] => ~NO_FANOUT~
dev_31_rsp_i.data[15] => ~NO_FANOUT~
dev_31_rsp_i.data[16] => ~NO_FANOUT~
dev_31_rsp_i.data[17] => ~NO_FANOUT~
dev_31_rsp_i.data[18] => ~NO_FANOUT~
dev_31_rsp_i.data[19] => ~NO_FANOUT~
dev_31_rsp_i.data[20] => ~NO_FANOUT~
dev_31_rsp_i.data[21] => ~NO_FANOUT~
dev_31_rsp_i.data[22] => ~NO_FANOUT~
dev_31_rsp_i.data[23] => ~NO_FANOUT~
dev_31_rsp_i.data[24] => ~NO_FANOUT~
dev_31_rsp_i.data[25] => ~NO_FANOUT~
dev_31_rsp_i.data[26] => ~NO_FANOUT~
dev_31_rsp_i.data[27] => ~NO_FANOUT~
dev_31_rsp_i.data[28] => ~NO_FANOUT~
dev_31_rsp_i.data[29] => ~NO_FANOUT~
dev_31_rsp_i.data[30] => ~NO_FANOUT~
dev_31_rsp_i.data[31] => ~NO_FANOUT~


|top|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst
clk_i => din[0].CLK
clk_i => din[1].CLK
clk_i => din[2].CLK
clk_i => din[3].CLK
clk_i => din[4].CLK
clk_i => din[5].CLK
clk_i => din[6].CLK
clk_i => din[7].CLK
clk_i => din[8].CLK
clk_i => din[9].CLK
clk_i => din[10].CLK
clk_i => din[11].CLK
clk_i => din[12].CLK
clk_i => din[13].CLK
clk_i => din[14].CLK
clk_i => din[15].CLK
clk_i => din[16].CLK
clk_i => din[17].CLK
clk_i => din[18].CLK
clk_i => din[19].CLK
clk_i => din[20].CLK
clk_i => din[21].CLK
clk_i => din[22].CLK
clk_i => din[23].CLK
clk_i => din[24].CLK
clk_i => din[25].CLK
clk_i => din[26].CLK
clk_i => din[27].CLK
clk_i => din[28].CLK
clk_i => din[29].CLK
clk_i => din[30].CLK
clk_i => din[31].CLK
clk_i => dout[0].CLK
clk_i => dout[1].CLK
clk_i => dout[2].CLK
clk_i => dout[3].CLK
clk_i => dout[4].CLK
clk_i => dout[5].CLK
clk_i => dout[6].CLK
clk_i => dout[7].CLK
clk_i => dout[8].CLK
clk_i => dout[9].CLK
clk_i => dout[10].CLK
clk_i => dout[11].CLK
clk_i => dout[12].CLK
clk_i => dout[13].CLK
clk_i => dout[14].CLK
clk_i => dout[15].CLK
clk_i => dout[16].CLK
clk_i => dout[17].CLK
clk_i => dout[18].CLK
clk_i => dout[19].CLK
clk_i => dout[20].CLK
clk_i => dout[21].CLK
clk_i => dout[22].CLK
clk_i => dout[23].CLK
clk_i => dout[24].CLK
clk_i => dout[25].CLK
clk_i => dout[26].CLK
clk_i => dout[27].CLK
clk_i => dout[28].CLK
clk_i => dout[29].CLK
clk_i => dout[30].CLK
clk_i => dout[31].CLK
clk_i => bus_rsp_o.err~reg0.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
rstn_i => dout[0].ACLR
rstn_i => dout[1].ACLR
rstn_i => dout[2].ACLR
rstn_i => dout[3].ACLR
rstn_i => dout[4].ACLR
rstn_i => dout[5].ACLR
rstn_i => dout[6].ACLR
rstn_i => dout[7].ACLR
rstn_i => dout[8].ACLR
rstn_i => dout[9].ACLR
rstn_i => dout[10].ACLR
rstn_i => dout[11].ACLR
rstn_i => dout[12].ACLR
rstn_i => dout[13].ACLR
rstn_i => dout[14].ACLR
rstn_i => dout[15].ACLR
rstn_i => dout[16].ACLR
rstn_i => dout[17].ACLR
rstn_i => dout[18].ACLR
rstn_i => dout[19].ACLR
rstn_i => dout[20].ACLR
rstn_i => dout[21].ACLR
rstn_i => dout[22].ACLR
rstn_i => dout[23].ACLR
rstn_i => dout[24].ACLR
rstn_i => dout[25].ACLR
rstn_i => dout[26].ACLR
rstn_i => dout[27].ACLR
rstn_i => dout[28].ACLR
rstn_i => dout[29].ACLR
rstn_i => dout[30].ACLR
rstn_i => dout[31].ACLR
rstn_i => bus_rsp_o.err~reg0.ACLR
rstn_i => bus_rsp_o.ack~reg0.ACLR
rstn_i => bus_rsp_o.data[0]~reg0.ACLR
rstn_i => bus_rsp_o.data[1]~reg0.ACLR
rstn_i => bus_rsp_o.data[2]~reg0.ACLR
rstn_i => bus_rsp_o.data[3]~reg0.ACLR
rstn_i => bus_rsp_o.data[4]~reg0.ACLR
rstn_i => bus_rsp_o.data[5]~reg0.ACLR
rstn_i => bus_rsp_o.data[6]~reg0.ACLR
rstn_i => bus_rsp_o.data[7]~reg0.ACLR
rstn_i => bus_rsp_o.data[8]~reg0.ACLR
rstn_i => bus_rsp_o.data[9]~reg0.ACLR
rstn_i => bus_rsp_o.data[10]~reg0.ACLR
rstn_i => bus_rsp_o.data[11]~reg0.ACLR
rstn_i => bus_rsp_o.data[12]~reg0.ACLR
rstn_i => bus_rsp_o.data[13]~reg0.ACLR
rstn_i => bus_rsp_o.data[14]~reg0.ACLR
rstn_i => bus_rsp_o.data[15]~reg0.ACLR
rstn_i => bus_rsp_o.data[16]~reg0.ACLR
rstn_i => bus_rsp_o.data[17]~reg0.ACLR
rstn_i => bus_rsp_o.data[18]~reg0.ACLR
rstn_i => bus_rsp_o.data[19]~reg0.ACLR
rstn_i => bus_rsp_o.data[20]~reg0.ACLR
rstn_i => bus_rsp_o.data[21]~reg0.ACLR
rstn_i => bus_rsp_o.data[22]~reg0.ACLR
rstn_i => bus_rsp_o.data[23]~reg0.ACLR
rstn_i => bus_rsp_o.data[24]~reg0.ACLR
rstn_i => bus_rsp_o.data[25]~reg0.ACLR
rstn_i => bus_rsp_o.data[26]~reg0.ACLR
rstn_i => bus_rsp_o.data[27]~reg0.ACLR
rstn_i => bus_rsp_o.data[28]~reg0.ACLR
rstn_i => bus_rsp_o.data[29]~reg0.ACLR
rstn_i => bus_rsp_o.data[30]~reg0.ACLR
rstn_i => bus_rsp_o.data[31]~reg0.ACLR
rstn_i => din[0].ACLR
rstn_i => din[1].ACLR
rstn_i => din[2].ACLR
rstn_i => din[3].ACLR
rstn_i => din[4].ACLR
rstn_i => din[5].ACLR
rstn_i => din[6].ACLR
rstn_i => din[7].ACLR
rstn_i => din[8].ACLR
rstn_i => din[9].ACLR
rstn_i => din[10].ACLR
rstn_i => din[11].ACLR
rstn_i => din[12].ACLR
rstn_i => din[13].ACLR
rstn_i => din[14].ACLR
rstn_i => din[15].ACLR
rstn_i => din[16].ACLR
rstn_i => din[17].ACLR
rstn_i => din[18].ACLR
rstn_i => din[19].ACLR
rstn_i => din[20].ACLR
rstn_i => din[21].ACLR
rstn_i => din[22].ACLR
rstn_i => din[23].ACLR
rstn_i => din[24].ACLR
rstn_i => din[25].ACLR
rstn_i => din[26].ACLR
rstn_i => din[27].ACLR
rstn_i => din[28].ACLR
rstn_i => din[29].ACLR
rstn_i => din[30].ACLR
rstn_i => din[31].ACLR
bus_req_i.fence => ~NO_FANOUT~
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => dout.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.ack~reg0.DATAIN
bus_req_i.stb => dout[31].ENA
bus_req_i.stb => dout[30].ENA
bus_req_i.stb => dout[29].ENA
bus_req_i.stb => dout[28].ENA
bus_req_i.stb => dout[27].ENA
bus_req_i.stb => dout[26].ENA
bus_req_i.stb => dout[25].ENA
bus_req_i.stb => dout[24].ENA
bus_req_i.stb => dout[23].ENA
bus_req_i.stb => dout[22].ENA
bus_req_i.stb => dout[21].ENA
bus_req_i.stb => dout[20].ENA
bus_req_i.stb => dout[19].ENA
bus_req_i.stb => dout[18].ENA
bus_req_i.stb => dout[17].ENA
bus_req_i.stb => dout[16].ENA
bus_req_i.stb => dout[15].ENA
bus_req_i.stb => dout[14].ENA
bus_req_i.stb => dout[13].ENA
bus_req_i.stb => dout[12].ENA
bus_req_i.stb => dout[11].ENA
bus_req_i.stb => dout[10].ENA
bus_req_i.stb => dout[9].ENA
bus_req_i.stb => dout[8].ENA
bus_req_i.stb => dout[7].ENA
bus_req_i.stb => dout[6].ENA
bus_req_i.stb => dout[5].ENA
bus_req_i.stb => dout[4].ENA
bus_req_i.stb => dout[3].ENA
bus_req_i.stb => dout[2].ENA
bus_req_i.stb => dout[1].ENA
bus_req_i.stb => dout[0].ENA
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => dout.DATAB
bus_req_i.data[1] => dout.DATAB
bus_req_i.data[2] => dout.DATAB
bus_req_i.data[3] => dout.DATAB
bus_req_i.data[4] => dout.DATAB
bus_req_i.data[5] => dout.DATAB
bus_req_i.data[6] => dout.DATAB
bus_req_i.data[7] => dout.DATAB
bus_req_i.data[8] => dout.DATAB
bus_req_i.data[9] => dout.DATAB
bus_req_i.data[10] => dout.DATAB
bus_req_i.data[11] => dout.DATAB
bus_req_i.data[12] => dout.DATAB
bus_req_i.data[13] => dout.DATAB
bus_req_i.data[14] => dout.DATAB
bus_req_i.data[15] => dout.DATAB
bus_req_i.data[16] => dout.DATAB
bus_req_i.data[17] => dout.DATAB
bus_req_i.data[18] => dout.DATAB
bus_req_i.data[19] => dout.DATAB
bus_req_i.data[20] => dout.DATAB
bus_req_i.data[21] => dout.DATAB
bus_req_i.data[22] => dout.DATAB
bus_req_i.data[23] => dout.DATAB
bus_req_i.data[24] => dout.DATAB
bus_req_i.data[25] => dout.DATAB
bus_req_i.data[26] => dout.DATAB
bus_req_i.data[27] => dout.DATAB
bus_req_i.data[28] => dout.DATAB
bus_req_i.data[29] => dout.DATAB
bus_req_i.data[30] => dout.DATAB
bus_req_i.data[31] => dout.DATAB
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Mux0.IN3
bus_req_i.addr[2] => Mux1.IN3
bus_req_i.addr[2] => Mux2.IN3
bus_req_i.addr[2] => Mux3.IN3
bus_req_i.addr[2] => Mux4.IN3
bus_req_i.addr[2] => Mux5.IN3
bus_req_i.addr[2] => Mux6.IN3
bus_req_i.addr[2] => Mux7.IN3
bus_req_i.addr[2] => Mux8.IN3
bus_req_i.addr[2] => Mux9.IN3
bus_req_i.addr[2] => Mux10.IN3
bus_req_i.addr[2] => Mux11.IN3
bus_req_i.addr[2] => Mux12.IN3
bus_req_i.addr[2] => Mux13.IN3
bus_req_i.addr[2] => Mux14.IN3
bus_req_i.addr[2] => Mux15.IN3
bus_req_i.addr[2] => Mux16.IN3
bus_req_i.addr[2] => Mux17.IN3
bus_req_i.addr[2] => Mux18.IN3
bus_req_i.addr[2] => Mux19.IN3
bus_req_i.addr[2] => Mux20.IN3
bus_req_i.addr[2] => Mux21.IN3
bus_req_i.addr[2] => Mux22.IN3
bus_req_i.addr[2] => Mux23.IN3
bus_req_i.addr[2] => Mux24.IN3
bus_req_i.addr[2] => Mux25.IN3
bus_req_i.addr[2] => Mux26.IN3
bus_req_i.addr[2] => Mux27.IN3
bus_req_i.addr[2] => Mux28.IN3
bus_req_i.addr[2] => Mux29.IN3
bus_req_i.addr[2] => Mux30.IN3
bus_req_i.addr[2] => Mux31.IN3
bus_req_i.addr[2] => Equal0.IN1
bus_req_i.addr[3] => Mux0.IN2
bus_req_i.addr[3] => Mux1.IN2
bus_req_i.addr[3] => Mux2.IN2
bus_req_i.addr[3] => Mux3.IN2
bus_req_i.addr[3] => Mux4.IN2
bus_req_i.addr[3] => Mux5.IN2
bus_req_i.addr[3] => Mux6.IN2
bus_req_i.addr[3] => Mux7.IN2
bus_req_i.addr[3] => Mux8.IN2
bus_req_i.addr[3] => Mux9.IN2
bus_req_i.addr[3] => Mux10.IN2
bus_req_i.addr[3] => Mux11.IN2
bus_req_i.addr[3] => Mux12.IN2
bus_req_i.addr[3] => Mux13.IN2
bus_req_i.addr[3] => Mux14.IN2
bus_req_i.addr[3] => Mux15.IN2
bus_req_i.addr[3] => Mux16.IN2
bus_req_i.addr[3] => Mux17.IN2
bus_req_i.addr[3] => Mux18.IN2
bus_req_i.addr[3] => Mux19.IN2
bus_req_i.addr[3] => Mux20.IN2
bus_req_i.addr[3] => Mux21.IN2
bus_req_i.addr[3] => Mux22.IN2
bus_req_i.addr[3] => Mux23.IN2
bus_req_i.addr[3] => Mux24.IN2
bus_req_i.addr[3] => Mux25.IN2
bus_req_i.addr[3] => Mux26.IN2
bus_req_i.addr[3] => Mux27.IN2
bus_req_i.addr[3] => Mux28.IN2
bus_req_i.addr[3] => Mux29.IN2
bus_req_i.addr[3] => Mux30.IN2
bus_req_i.addr[3] => Mux31.IN2
bus_req_i.addr[3] => Equal0.IN0
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= bus_rsp_o.err~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[8] <= dout[8].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[9] <= dout[9].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[10] <= dout[10].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[11] <= dout[11].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[12] <= dout[12].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[13] <= dout[13].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[14] <= dout[14].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[15] <= dout[15].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[16] <= dout[16].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[17] <= dout[17].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[18] <= dout[18].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[19] <= dout[19].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[20] <= dout[20].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[21] <= dout[21].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[22] <= dout[22].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[23] <= dout[23].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[24] <= dout[24].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[25] <= dout[25].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[26] <= dout[26].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[27] <= dout[27].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[28] <= dout[28].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[29] <= dout[29].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[30] <= dout[30].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[31] <= dout[31].DB_MAX_OUTPUT_PORT_TYPE
gpio_o[32] <= <GND>
gpio_o[33] <= <GND>
gpio_o[34] <= <GND>
gpio_o[35] <= <GND>
gpio_o[36] <= <GND>
gpio_o[37] <= <GND>
gpio_o[38] <= <GND>
gpio_o[39] <= <GND>
gpio_o[40] <= <GND>
gpio_o[41] <= <GND>
gpio_o[42] <= <GND>
gpio_o[43] <= <GND>
gpio_o[44] <= <GND>
gpio_o[45] <= <GND>
gpio_o[46] <= <GND>
gpio_o[47] <= <GND>
gpio_o[48] <= <GND>
gpio_o[49] <= <GND>
gpio_o[50] <= <GND>
gpio_o[51] <= <GND>
gpio_o[52] <= <GND>
gpio_o[53] <= <GND>
gpio_o[54] <= <GND>
gpio_o[55] <= <GND>
gpio_o[56] <= <GND>
gpio_o[57] <= <GND>
gpio_o[58] <= <GND>
gpio_o[59] <= <GND>
gpio_o[60] <= <GND>
gpio_o[61] <= <GND>
gpio_o[62] <= <GND>
gpio_o[63] <= <GND>
gpio_i[0] => din[0].DATAIN
gpio_i[1] => din[1].DATAIN
gpio_i[2] => din[2].DATAIN
gpio_i[3] => din[3].DATAIN
gpio_i[4] => din[4].DATAIN
gpio_i[5] => din[5].DATAIN
gpio_i[6] => din[6].DATAIN
gpio_i[7] => din[7].DATAIN
gpio_i[8] => din[8].DATAIN
gpio_i[9] => din[9].DATAIN
gpio_i[10] => din[10].DATAIN
gpio_i[11] => din[11].DATAIN
gpio_i[12] => din[12].DATAIN
gpio_i[13] => din[13].DATAIN
gpio_i[14] => din[14].DATAIN
gpio_i[15] => din[15].DATAIN
gpio_i[16] => din[16].DATAIN
gpio_i[17] => din[17].DATAIN
gpio_i[18] => din[18].DATAIN
gpio_i[19] => din[19].DATAIN
gpio_i[20] => din[20].DATAIN
gpio_i[21] => din[21].DATAIN
gpio_i[22] => din[22].DATAIN
gpio_i[23] => din[23].DATAIN
gpio_i[24] => din[24].DATAIN
gpio_i[25] => din[25].DATAIN
gpio_i[26] => din[26].DATAIN
gpio_i[27] => din[27].DATAIN
gpio_i[28] => din[28].DATAIN
gpio_i[29] => din[29].DATAIN
gpio_i[30] => din[30].DATAIN
gpio_i[31] => din[31].DATAIN
gpio_i[32] => ~NO_FANOUT~
gpio_i[33] => ~NO_FANOUT~
gpio_i[34] => ~NO_FANOUT~
gpio_i[35] => ~NO_FANOUT~
gpio_i[36] => ~NO_FANOUT~
gpio_i[37] => ~NO_FANOUT~
gpio_i[38] => ~NO_FANOUT~
gpio_i[39] => ~NO_FANOUT~
gpio_i[40] => ~NO_FANOUT~
gpio_i[41] => ~NO_FANOUT~
gpio_i[42] => ~NO_FANOUT~
gpio_i[43] => ~NO_FANOUT~
gpio_i[44] => ~NO_FANOUT~
gpio_i[45] => ~NO_FANOUT~
gpio_i[46] => ~NO_FANOUT~
gpio_i[47] => ~NO_FANOUT~
gpio_i[48] => ~NO_FANOUT~
gpio_i[49] => ~NO_FANOUT~
gpio_i[50] => ~NO_FANOUT~
gpio_i[51] => ~NO_FANOUT~
gpio_i[52] => ~NO_FANOUT~
gpio_i[53] => ~NO_FANOUT~
gpio_i[54] => ~NO_FANOUT~
gpio_i[55] => ~NO_FANOUT~
gpio_i[56] => ~NO_FANOUT~
gpio_i[57] => ~NO_FANOUT~
gpio_i[58] => ~NO_FANOUT~
gpio_i[59] => ~NO_FANOUT~
gpio_i[60] => ~NO_FANOUT~
gpio_i[61] => ~NO_FANOUT~
gpio_i[62] => ~NO_FANOUT~
gpio_i[63] => ~NO_FANOUT~


|top|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst
clk_i => irq_o~reg0.CLK
clk_i => cmp_lo_ge.CLK
clk_i => mtime_lo_q[0].CLK
clk_i => mtime_lo_q[1].CLK
clk_i => mtime_lo_q[2].CLK
clk_i => mtime_lo_q[3].CLK
clk_i => mtime_lo_q[4].CLK
clk_i => mtime_lo_q[5].CLK
clk_i => mtime_lo_q[6].CLK
clk_i => mtime_lo_q[7].CLK
clk_i => mtime_lo_q[8].CLK
clk_i => mtime_lo_q[9].CLK
clk_i => mtime_lo_q[10].CLK
clk_i => mtime_lo_q[11].CLK
clk_i => mtime_lo_q[12].CLK
clk_i => mtime_lo_q[13].CLK
clk_i => mtime_lo_q[14].CLK
clk_i => mtime_lo_q[15].CLK
clk_i => mtime_lo_q[16].CLK
clk_i => mtime_lo_q[17].CLK
clk_i => mtime_lo_q[18].CLK
clk_i => mtime_lo_q[19].CLK
clk_i => mtime_lo_q[20].CLK
clk_i => mtime_lo_q[21].CLK
clk_i => mtime_lo_q[22].CLK
clk_i => mtime_lo_q[23].CLK
clk_i => mtime_lo_q[24].CLK
clk_i => mtime_lo_q[25].CLK
clk_i => mtime_lo_q[26].CLK
clk_i => mtime_lo_q[27].CLK
clk_i => mtime_lo_q[28].CLK
clk_i => mtime_lo_q[29].CLK
clk_i => mtime_lo_q[30].CLK
clk_i => mtime_lo_q[31].CLK
clk_i => mtime_hi[0].CLK
clk_i => mtime_hi[1].CLK
clk_i => mtime_hi[2].CLK
clk_i => mtime_hi[3].CLK
clk_i => mtime_hi[4].CLK
clk_i => mtime_hi[5].CLK
clk_i => mtime_hi[6].CLK
clk_i => mtime_hi[7].CLK
clk_i => mtime_hi[8].CLK
clk_i => mtime_hi[9].CLK
clk_i => mtime_hi[10].CLK
clk_i => mtime_hi[11].CLK
clk_i => mtime_hi[12].CLK
clk_i => mtime_hi[13].CLK
clk_i => mtime_hi[14].CLK
clk_i => mtime_hi[15].CLK
clk_i => mtime_hi[16].CLK
clk_i => mtime_hi[17].CLK
clk_i => mtime_hi[18].CLK
clk_i => mtime_hi[19].CLK
clk_i => mtime_hi[20].CLK
clk_i => mtime_hi[21].CLK
clk_i => mtime_hi[22].CLK
clk_i => mtime_hi[23].CLK
clk_i => mtime_hi[24].CLK
clk_i => mtime_hi[25].CLK
clk_i => mtime_hi[26].CLK
clk_i => mtime_hi[27].CLK
clk_i => mtime_hi[28].CLK
clk_i => mtime_hi[29].CLK
clk_i => mtime_hi[30].CLK
clk_i => mtime_hi[31].CLK
clk_i => carry[0].CLK
clk_i => mtime_lo[0].CLK
clk_i => mtime_lo[1].CLK
clk_i => mtime_lo[2].CLK
clk_i => mtime_lo[3].CLK
clk_i => mtime_lo[4].CLK
clk_i => mtime_lo[5].CLK
clk_i => mtime_lo[6].CLK
clk_i => mtime_lo[7].CLK
clk_i => mtime_lo[8].CLK
clk_i => mtime_lo[9].CLK
clk_i => mtime_lo[10].CLK
clk_i => mtime_lo[11].CLK
clk_i => mtime_lo[12].CLK
clk_i => mtime_lo[13].CLK
clk_i => mtime_lo[14].CLK
clk_i => mtime_lo[15].CLK
clk_i => mtime_lo[16].CLK
clk_i => mtime_lo[17].CLK
clk_i => mtime_lo[18].CLK
clk_i => mtime_lo[19].CLK
clk_i => mtime_lo[20].CLK
clk_i => mtime_lo[21].CLK
clk_i => mtime_lo[22].CLK
clk_i => mtime_lo[23].CLK
clk_i => mtime_lo[24].CLK
clk_i => mtime_lo[25].CLK
clk_i => mtime_lo[26].CLK
clk_i => mtime_lo[27].CLK
clk_i => mtime_lo[28].CLK
clk_i => mtime_lo[29].CLK
clk_i => mtime_lo[30].CLK
clk_i => mtime_lo[31].CLK
clk_i => bus_rsp_o.err~reg0.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
clk_i => mtime_we[0].CLK
clk_i => mtime_we[1].CLK
clk_i => mtimecmp_hi[0].CLK
clk_i => mtimecmp_hi[1].CLK
clk_i => mtimecmp_hi[2].CLK
clk_i => mtimecmp_hi[3].CLK
clk_i => mtimecmp_hi[4].CLK
clk_i => mtimecmp_hi[5].CLK
clk_i => mtimecmp_hi[6].CLK
clk_i => mtimecmp_hi[7].CLK
clk_i => mtimecmp_hi[8].CLK
clk_i => mtimecmp_hi[9].CLK
clk_i => mtimecmp_hi[10].CLK
clk_i => mtimecmp_hi[11].CLK
clk_i => mtimecmp_hi[12].CLK
clk_i => mtimecmp_hi[13].CLK
clk_i => mtimecmp_hi[14].CLK
clk_i => mtimecmp_hi[15].CLK
clk_i => mtimecmp_hi[16].CLK
clk_i => mtimecmp_hi[17].CLK
clk_i => mtimecmp_hi[18].CLK
clk_i => mtimecmp_hi[19].CLK
clk_i => mtimecmp_hi[20].CLK
clk_i => mtimecmp_hi[21].CLK
clk_i => mtimecmp_hi[22].CLK
clk_i => mtimecmp_hi[23].CLK
clk_i => mtimecmp_hi[24].CLK
clk_i => mtimecmp_hi[25].CLK
clk_i => mtimecmp_hi[26].CLK
clk_i => mtimecmp_hi[27].CLK
clk_i => mtimecmp_hi[28].CLK
clk_i => mtimecmp_hi[29].CLK
clk_i => mtimecmp_hi[30].CLK
clk_i => mtimecmp_hi[31].CLK
clk_i => mtimecmp_lo[0].CLK
clk_i => mtimecmp_lo[1].CLK
clk_i => mtimecmp_lo[2].CLK
clk_i => mtimecmp_lo[3].CLK
clk_i => mtimecmp_lo[4].CLK
clk_i => mtimecmp_lo[5].CLK
clk_i => mtimecmp_lo[6].CLK
clk_i => mtimecmp_lo[7].CLK
clk_i => mtimecmp_lo[8].CLK
clk_i => mtimecmp_lo[9].CLK
clk_i => mtimecmp_lo[10].CLK
clk_i => mtimecmp_lo[11].CLK
clk_i => mtimecmp_lo[12].CLK
clk_i => mtimecmp_lo[13].CLK
clk_i => mtimecmp_lo[14].CLK
clk_i => mtimecmp_lo[15].CLK
clk_i => mtimecmp_lo[16].CLK
clk_i => mtimecmp_lo[17].CLK
clk_i => mtimecmp_lo[18].CLK
clk_i => mtimecmp_lo[19].CLK
clk_i => mtimecmp_lo[20].CLK
clk_i => mtimecmp_lo[21].CLK
clk_i => mtimecmp_lo[22].CLK
clk_i => mtimecmp_lo[23].CLK
clk_i => mtimecmp_lo[24].CLK
clk_i => mtimecmp_lo[25].CLK
clk_i => mtimecmp_lo[26].CLK
clk_i => mtimecmp_lo[27].CLK
clk_i => mtimecmp_lo[28].CLK
clk_i => mtimecmp_lo[29].CLK
clk_i => mtimecmp_lo[30].CLK
clk_i => mtimecmp_lo[31].CLK
rstn_i => bus_rsp_o.err~reg0.ACLR
rstn_i => bus_rsp_o.ack~reg0.ACLR
rstn_i => bus_rsp_o.data[0]~reg0.ACLR
rstn_i => bus_rsp_o.data[1]~reg0.ACLR
rstn_i => bus_rsp_o.data[2]~reg0.ACLR
rstn_i => bus_rsp_o.data[3]~reg0.ACLR
rstn_i => bus_rsp_o.data[4]~reg0.ACLR
rstn_i => bus_rsp_o.data[5]~reg0.ACLR
rstn_i => bus_rsp_o.data[6]~reg0.ACLR
rstn_i => bus_rsp_o.data[7]~reg0.ACLR
rstn_i => bus_rsp_o.data[8]~reg0.ACLR
rstn_i => bus_rsp_o.data[9]~reg0.ACLR
rstn_i => bus_rsp_o.data[10]~reg0.ACLR
rstn_i => bus_rsp_o.data[11]~reg0.ACLR
rstn_i => bus_rsp_o.data[12]~reg0.ACLR
rstn_i => bus_rsp_o.data[13]~reg0.ACLR
rstn_i => bus_rsp_o.data[14]~reg0.ACLR
rstn_i => bus_rsp_o.data[15]~reg0.ACLR
rstn_i => bus_rsp_o.data[16]~reg0.ACLR
rstn_i => bus_rsp_o.data[17]~reg0.ACLR
rstn_i => bus_rsp_o.data[18]~reg0.ACLR
rstn_i => bus_rsp_o.data[19]~reg0.ACLR
rstn_i => bus_rsp_o.data[20]~reg0.ACLR
rstn_i => bus_rsp_o.data[21]~reg0.ACLR
rstn_i => bus_rsp_o.data[22]~reg0.ACLR
rstn_i => bus_rsp_o.data[23]~reg0.ACLR
rstn_i => bus_rsp_o.data[24]~reg0.ACLR
rstn_i => bus_rsp_o.data[25]~reg0.ACLR
rstn_i => bus_rsp_o.data[26]~reg0.ACLR
rstn_i => bus_rsp_o.data[27]~reg0.ACLR
rstn_i => bus_rsp_o.data[28]~reg0.ACLR
rstn_i => bus_rsp_o.data[29]~reg0.ACLR
rstn_i => bus_rsp_o.data[30]~reg0.ACLR
rstn_i => bus_rsp_o.data[31]~reg0.ACLR
rstn_i => mtime_we[0].ACLR
rstn_i => mtime_we[1].ACLR
rstn_i => mtimecmp_hi[0].ACLR
rstn_i => mtimecmp_hi[1].ACLR
rstn_i => mtimecmp_hi[2].ACLR
rstn_i => mtimecmp_hi[3].ACLR
rstn_i => mtimecmp_hi[4].ACLR
rstn_i => mtimecmp_hi[5].ACLR
rstn_i => mtimecmp_hi[6].ACLR
rstn_i => mtimecmp_hi[7].ACLR
rstn_i => mtimecmp_hi[8].ACLR
rstn_i => mtimecmp_hi[9].ACLR
rstn_i => mtimecmp_hi[10].ACLR
rstn_i => mtimecmp_hi[11].ACLR
rstn_i => mtimecmp_hi[12].ACLR
rstn_i => mtimecmp_hi[13].ACLR
rstn_i => mtimecmp_hi[14].ACLR
rstn_i => mtimecmp_hi[15].ACLR
rstn_i => mtimecmp_hi[16].ACLR
rstn_i => mtimecmp_hi[17].ACLR
rstn_i => mtimecmp_hi[18].ACLR
rstn_i => mtimecmp_hi[19].ACLR
rstn_i => mtimecmp_hi[20].ACLR
rstn_i => mtimecmp_hi[21].ACLR
rstn_i => mtimecmp_hi[22].ACLR
rstn_i => mtimecmp_hi[23].ACLR
rstn_i => mtimecmp_hi[24].ACLR
rstn_i => mtimecmp_hi[25].ACLR
rstn_i => mtimecmp_hi[26].ACLR
rstn_i => mtimecmp_hi[27].ACLR
rstn_i => mtimecmp_hi[28].ACLR
rstn_i => mtimecmp_hi[29].ACLR
rstn_i => mtimecmp_hi[30].ACLR
rstn_i => mtimecmp_hi[31].ACLR
rstn_i => mtimecmp_lo[0].ACLR
rstn_i => mtimecmp_lo[1].ACLR
rstn_i => mtimecmp_lo[2].ACLR
rstn_i => mtimecmp_lo[3].ACLR
rstn_i => mtimecmp_lo[4].ACLR
rstn_i => mtimecmp_lo[5].ACLR
rstn_i => mtimecmp_lo[6].ACLR
rstn_i => mtimecmp_lo[7].ACLR
rstn_i => mtimecmp_lo[8].ACLR
rstn_i => mtimecmp_lo[9].ACLR
rstn_i => mtimecmp_lo[10].ACLR
rstn_i => mtimecmp_lo[11].ACLR
rstn_i => mtimecmp_lo[12].ACLR
rstn_i => mtimecmp_lo[13].ACLR
rstn_i => mtimecmp_lo[14].ACLR
rstn_i => mtimecmp_lo[15].ACLR
rstn_i => mtimecmp_lo[16].ACLR
rstn_i => mtimecmp_lo[17].ACLR
rstn_i => mtimecmp_lo[18].ACLR
rstn_i => mtimecmp_lo[19].ACLR
rstn_i => mtimecmp_lo[20].ACLR
rstn_i => mtimecmp_lo[21].ACLR
rstn_i => mtimecmp_lo[22].ACLR
rstn_i => mtimecmp_lo[23].ACLR
rstn_i => mtimecmp_lo[24].ACLR
rstn_i => mtimecmp_lo[25].ACLR
rstn_i => mtimecmp_lo[26].ACLR
rstn_i => mtimecmp_lo[27].ACLR
rstn_i => mtimecmp_lo[28].ACLR
rstn_i => mtimecmp_lo[29].ACLR
rstn_i => mtimecmp_lo[30].ACLR
rstn_i => mtimecmp_lo[31].ACLR
rstn_i => mtime_hi[0].ACLR
rstn_i => mtime_hi[1].ACLR
rstn_i => mtime_hi[2].ACLR
rstn_i => mtime_hi[3].ACLR
rstn_i => mtime_hi[4].ACLR
rstn_i => mtime_hi[5].ACLR
rstn_i => mtime_hi[6].ACLR
rstn_i => mtime_hi[7].ACLR
rstn_i => mtime_hi[8].ACLR
rstn_i => mtime_hi[9].ACLR
rstn_i => mtime_hi[10].ACLR
rstn_i => mtime_hi[11].ACLR
rstn_i => mtime_hi[12].ACLR
rstn_i => mtime_hi[13].ACLR
rstn_i => mtime_hi[14].ACLR
rstn_i => mtime_hi[15].ACLR
rstn_i => mtime_hi[16].ACLR
rstn_i => mtime_hi[17].ACLR
rstn_i => mtime_hi[18].ACLR
rstn_i => mtime_hi[19].ACLR
rstn_i => mtime_hi[20].ACLR
rstn_i => mtime_hi[21].ACLR
rstn_i => mtime_hi[22].ACLR
rstn_i => mtime_hi[23].ACLR
rstn_i => mtime_hi[24].ACLR
rstn_i => mtime_hi[25].ACLR
rstn_i => mtime_hi[26].ACLR
rstn_i => mtime_hi[27].ACLR
rstn_i => mtime_hi[28].ACLR
rstn_i => mtime_hi[29].ACLR
rstn_i => mtime_hi[30].ACLR
rstn_i => mtime_hi[31].ACLR
rstn_i => carry[0].ACLR
rstn_i => mtime_lo[0].ACLR
rstn_i => mtime_lo[1].ACLR
rstn_i => mtime_lo[2].ACLR
rstn_i => mtime_lo[3].ACLR
rstn_i => mtime_lo[4].ACLR
rstn_i => mtime_lo[5].ACLR
rstn_i => mtime_lo[6].ACLR
rstn_i => mtime_lo[7].ACLR
rstn_i => mtime_lo[8].ACLR
rstn_i => mtime_lo[9].ACLR
rstn_i => mtime_lo[10].ACLR
rstn_i => mtime_lo[11].ACLR
rstn_i => mtime_lo[12].ACLR
rstn_i => mtime_lo[13].ACLR
rstn_i => mtime_lo[14].ACLR
rstn_i => mtime_lo[15].ACLR
rstn_i => mtime_lo[16].ACLR
rstn_i => mtime_lo[17].ACLR
rstn_i => mtime_lo[18].ACLR
rstn_i => mtime_lo[19].ACLR
rstn_i => mtime_lo[20].ACLR
rstn_i => mtime_lo[21].ACLR
rstn_i => mtime_lo[22].ACLR
rstn_i => mtime_lo[23].ACLR
rstn_i => mtime_lo[24].ACLR
rstn_i => mtime_lo[25].ACLR
rstn_i => mtime_lo[26].ACLR
rstn_i => mtime_lo[27].ACLR
rstn_i => mtime_lo[28].ACLR
rstn_i => mtime_lo[29].ACLR
rstn_i => mtime_lo[30].ACLR
rstn_i => mtime_lo[31].ACLR
rstn_i => mtime_lo_q[0].ACLR
rstn_i => mtime_lo_q[1].ACLR
rstn_i => mtime_lo_q[2].ACLR
rstn_i => mtime_lo_q[3].ACLR
rstn_i => mtime_lo_q[4].ACLR
rstn_i => mtime_lo_q[5].ACLR
rstn_i => mtime_lo_q[6].ACLR
rstn_i => mtime_lo_q[7].ACLR
rstn_i => mtime_lo_q[8].ACLR
rstn_i => mtime_lo_q[9].ACLR
rstn_i => mtime_lo_q[10].ACLR
rstn_i => mtime_lo_q[11].ACLR
rstn_i => mtime_lo_q[12].ACLR
rstn_i => mtime_lo_q[13].ACLR
rstn_i => mtime_lo_q[14].ACLR
rstn_i => mtime_lo_q[15].ACLR
rstn_i => mtime_lo_q[16].ACLR
rstn_i => mtime_lo_q[17].ACLR
rstn_i => mtime_lo_q[18].ACLR
rstn_i => mtime_lo_q[19].ACLR
rstn_i => mtime_lo_q[20].ACLR
rstn_i => mtime_lo_q[21].ACLR
rstn_i => mtime_lo_q[22].ACLR
rstn_i => mtime_lo_q[23].ACLR
rstn_i => mtime_lo_q[24].ACLR
rstn_i => mtime_lo_q[25].ACLR
rstn_i => mtime_lo_q[26].ACLR
rstn_i => mtime_lo_q[27].ACLR
rstn_i => mtime_lo_q[28].ACLR
rstn_i => mtime_lo_q[29].ACLR
rstn_i => mtime_lo_q[30].ACLR
rstn_i => mtime_lo_q[31].ACLR
rstn_i => irq_o~reg0.ACLR
rstn_i => cmp_lo_ge.ACLR
bus_req_i.fence => ~NO_FANOUT~
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.rw => bus_access.IN0
bus_req_i.rw => bus_access.IN0
bus_req_i.stb => bus_access.IN1
bus_req_i.stb => bus_access.IN1
bus_req_i.stb => bus_rsp_o.ack~reg0.DATAIN
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => mtimecmp_lo.DATAB
bus_req_i.data[0] => mtimecmp_hi.DATAA
bus_req_i.data[0] => mtime_lo.DATAB
bus_req_i.data[0] => mtime_hi.DATAB
bus_req_i.data[1] => mtimecmp_lo.DATAB
bus_req_i.data[1] => mtimecmp_hi.DATAA
bus_req_i.data[1] => mtime_lo.DATAB
bus_req_i.data[1] => mtime_hi.DATAB
bus_req_i.data[2] => mtimecmp_lo.DATAB
bus_req_i.data[2] => mtimecmp_hi.DATAA
bus_req_i.data[2] => mtime_lo.DATAB
bus_req_i.data[2] => mtime_hi.DATAB
bus_req_i.data[3] => mtimecmp_lo.DATAB
bus_req_i.data[3] => mtimecmp_hi.DATAA
bus_req_i.data[3] => mtime_lo.DATAB
bus_req_i.data[3] => mtime_hi.DATAB
bus_req_i.data[4] => mtimecmp_lo.DATAB
bus_req_i.data[4] => mtimecmp_hi.DATAA
bus_req_i.data[4] => mtime_lo.DATAB
bus_req_i.data[4] => mtime_hi.DATAB
bus_req_i.data[5] => mtimecmp_lo.DATAB
bus_req_i.data[5] => mtimecmp_hi.DATAA
bus_req_i.data[5] => mtime_lo.DATAB
bus_req_i.data[5] => mtime_hi.DATAB
bus_req_i.data[6] => mtimecmp_lo.DATAB
bus_req_i.data[6] => mtimecmp_hi.DATAA
bus_req_i.data[6] => mtime_lo.DATAB
bus_req_i.data[6] => mtime_hi.DATAB
bus_req_i.data[7] => mtimecmp_lo.DATAB
bus_req_i.data[7] => mtimecmp_hi.DATAA
bus_req_i.data[7] => mtime_lo.DATAB
bus_req_i.data[7] => mtime_hi.DATAB
bus_req_i.data[8] => mtimecmp_lo.DATAB
bus_req_i.data[8] => mtimecmp_hi.DATAA
bus_req_i.data[8] => mtime_lo.DATAB
bus_req_i.data[8] => mtime_hi.DATAB
bus_req_i.data[9] => mtimecmp_lo.DATAB
bus_req_i.data[9] => mtimecmp_hi.DATAA
bus_req_i.data[9] => mtime_lo.DATAB
bus_req_i.data[9] => mtime_hi.DATAB
bus_req_i.data[10] => mtimecmp_lo.DATAB
bus_req_i.data[10] => mtimecmp_hi.DATAA
bus_req_i.data[10] => mtime_lo.DATAB
bus_req_i.data[10] => mtime_hi.DATAB
bus_req_i.data[11] => mtimecmp_lo.DATAB
bus_req_i.data[11] => mtimecmp_hi.DATAA
bus_req_i.data[11] => mtime_lo.DATAB
bus_req_i.data[11] => mtime_hi.DATAB
bus_req_i.data[12] => mtimecmp_lo.DATAB
bus_req_i.data[12] => mtimecmp_hi.DATAA
bus_req_i.data[12] => mtime_lo.DATAB
bus_req_i.data[12] => mtime_hi.DATAB
bus_req_i.data[13] => mtimecmp_lo.DATAB
bus_req_i.data[13] => mtimecmp_hi.DATAA
bus_req_i.data[13] => mtime_lo.DATAB
bus_req_i.data[13] => mtime_hi.DATAB
bus_req_i.data[14] => mtimecmp_lo.DATAB
bus_req_i.data[14] => mtimecmp_hi.DATAA
bus_req_i.data[14] => mtime_lo.DATAB
bus_req_i.data[14] => mtime_hi.DATAB
bus_req_i.data[15] => mtimecmp_lo.DATAB
bus_req_i.data[15] => mtimecmp_hi.DATAA
bus_req_i.data[15] => mtime_lo.DATAB
bus_req_i.data[15] => mtime_hi.DATAB
bus_req_i.data[16] => mtimecmp_lo.DATAB
bus_req_i.data[16] => mtimecmp_hi.DATAA
bus_req_i.data[16] => mtime_lo.DATAB
bus_req_i.data[16] => mtime_hi.DATAB
bus_req_i.data[17] => mtimecmp_lo.DATAB
bus_req_i.data[17] => mtimecmp_hi.DATAA
bus_req_i.data[17] => mtime_lo.DATAB
bus_req_i.data[17] => mtime_hi.DATAB
bus_req_i.data[18] => mtimecmp_lo.DATAB
bus_req_i.data[18] => mtimecmp_hi.DATAA
bus_req_i.data[18] => mtime_lo.DATAB
bus_req_i.data[18] => mtime_hi.DATAB
bus_req_i.data[19] => mtimecmp_lo.DATAB
bus_req_i.data[19] => mtimecmp_hi.DATAA
bus_req_i.data[19] => mtime_lo.DATAB
bus_req_i.data[19] => mtime_hi.DATAB
bus_req_i.data[20] => mtimecmp_lo.DATAB
bus_req_i.data[20] => mtimecmp_hi.DATAA
bus_req_i.data[20] => mtime_lo.DATAB
bus_req_i.data[20] => mtime_hi.DATAB
bus_req_i.data[21] => mtimecmp_lo.DATAB
bus_req_i.data[21] => mtimecmp_hi.DATAA
bus_req_i.data[21] => mtime_lo.DATAB
bus_req_i.data[21] => mtime_hi.DATAB
bus_req_i.data[22] => mtimecmp_lo.DATAB
bus_req_i.data[22] => mtimecmp_hi.DATAA
bus_req_i.data[22] => mtime_lo.DATAB
bus_req_i.data[22] => mtime_hi.DATAB
bus_req_i.data[23] => mtimecmp_lo.DATAB
bus_req_i.data[23] => mtimecmp_hi.DATAA
bus_req_i.data[23] => mtime_lo.DATAB
bus_req_i.data[23] => mtime_hi.DATAB
bus_req_i.data[24] => mtimecmp_lo.DATAB
bus_req_i.data[24] => mtimecmp_hi.DATAA
bus_req_i.data[24] => mtime_lo.DATAB
bus_req_i.data[24] => mtime_hi.DATAB
bus_req_i.data[25] => mtimecmp_lo.DATAB
bus_req_i.data[25] => mtimecmp_hi.DATAA
bus_req_i.data[25] => mtime_lo.DATAB
bus_req_i.data[25] => mtime_hi.DATAB
bus_req_i.data[26] => mtimecmp_lo.DATAB
bus_req_i.data[26] => mtimecmp_hi.DATAA
bus_req_i.data[26] => mtime_lo.DATAB
bus_req_i.data[26] => mtime_hi.DATAB
bus_req_i.data[27] => mtimecmp_lo.DATAB
bus_req_i.data[27] => mtimecmp_hi.DATAA
bus_req_i.data[27] => mtime_lo.DATAB
bus_req_i.data[27] => mtime_hi.DATAB
bus_req_i.data[28] => mtimecmp_lo.DATAB
bus_req_i.data[28] => mtimecmp_hi.DATAA
bus_req_i.data[28] => mtime_lo.DATAB
bus_req_i.data[28] => mtime_hi.DATAB
bus_req_i.data[29] => mtimecmp_lo.DATAB
bus_req_i.data[29] => mtimecmp_hi.DATAA
bus_req_i.data[29] => mtime_lo.DATAB
bus_req_i.data[29] => mtime_hi.DATAB
bus_req_i.data[30] => mtimecmp_lo.DATAB
bus_req_i.data[30] => mtimecmp_hi.DATAA
bus_req_i.data[30] => mtime_lo.DATAB
bus_req_i.data[30] => mtime_hi.DATAB
bus_req_i.data[31] => mtimecmp_lo.DATAB
bus_req_i.data[31] => mtimecmp_hi.DATAA
bus_req_i.data[31] => mtime_lo.DATAB
bus_req_i.data[31] => mtime_hi.DATAB
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => mtime_we.IN1
bus_req_i.addr[2] => Mux0.IN1
bus_req_i.addr[2] => Mux1.IN1
bus_req_i.addr[2] => Mux2.IN1
bus_req_i.addr[2] => Mux3.IN1
bus_req_i.addr[2] => Mux4.IN1
bus_req_i.addr[2] => Mux5.IN1
bus_req_i.addr[2] => Mux6.IN1
bus_req_i.addr[2] => Mux7.IN1
bus_req_i.addr[2] => Mux8.IN1
bus_req_i.addr[2] => Mux9.IN1
bus_req_i.addr[2] => Mux10.IN1
bus_req_i.addr[2] => Mux11.IN1
bus_req_i.addr[2] => Mux12.IN1
bus_req_i.addr[2] => Mux13.IN1
bus_req_i.addr[2] => Mux14.IN1
bus_req_i.addr[2] => Mux15.IN1
bus_req_i.addr[2] => Mux16.IN1
bus_req_i.addr[2] => Mux17.IN1
bus_req_i.addr[2] => Mux18.IN1
bus_req_i.addr[2] => Mux19.IN1
bus_req_i.addr[2] => Mux20.IN1
bus_req_i.addr[2] => Mux21.IN1
bus_req_i.addr[2] => Mux22.IN1
bus_req_i.addr[2] => Mux23.IN1
bus_req_i.addr[2] => Mux24.IN1
bus_req_i.addr[2] => Mux25.IN1
bus_req_i.addr[2] => Mux26.IN1
bus_req_i.addr[2] => Mux27.IN1
bus_req_i.addr[2] => Mux28.IN1
bus_req_i.addr[2] => Mux29.IN1
bus_req_i.addr[2] => Mux30.IN1
bus_req_i.addr[2] => Mux31.IN1
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_lo.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtimecmp_hi.OUTPUTSELECT
bus_req_i.addr[2] => mtime_we.IN1
bus_req_i.addr[3] => bus_access.IN1
bus_req_i.addr[3] => Mux0.IN0
bus_req_i.addr[3] => Mux1.IN0
bus_req_i.addr[3] => Mux2.IN0
bus_req_i.addr[3] => Mux3.IN0
bus_req_i.addr[3] => Mux4.IN0
bus_req_i.addr[3] => Mux5.IN0
bus_req_i.addr[3] => Mux6.IN0
bus_req_i.addr[3] => Mux7.IN0
bus_req_i.addr[3] => Mux8.IN0
bus_req_i.addr[3] => Mux9.IN0
bus_req_i.addr[3] => Mux10.IN0
bus_req_i.addr[3] => Mux11.IN0
bus_req_i.addr[3] => Mux12.IN0
bus_req_i.addr[3] => Mux13.IN0
bus_req_i.addr[3] => Mux14.IN0
bus_req_i.addr[3] => Mux15.IN0
bus_req_i.addr[3] => Mux16.IN0
bus_req_i.addr[3] => Mux17.IN0
bus_req_i.addr[3] => Mux18.IN0
bus_req_i.addr[3] => Mux19.IN0
bus_req_i.addr[3] => Mux20.IN0
bus_req_i.addr[3] => Mux21.IN0
bus_req_i.addr[3] => Mux22.IN0
bus_req_i.addr[3] => Mux23.IN0
bus_req_i.addr[3] => Mux24.IN0
bus_req_i.addr[3] => Mux25.IN0
bus_req_i.addr[3] => Mux26.IN0
bus_req_i.addr[3] => Mux27.IN0
bus_req_i.addr[3] => Mux28.IN0
bus_req_i.addr[3] => Mux29.IN0
bus_req_i.addr[3] => Mux30.IN0
bus_req_i.addr[3] => Mux31.IN0
bus_req_i.addr[3] => mtime_we.IN1
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= bus_rsp_o.err~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_o[0] <= mtime_lo_q[0].DB_MAX_OUTPUT_PORT_TYPE
time_o[1] <= mtime_lo_q[1].DB_MAX_OUTPUT_PORT_TYPE
time_o[2] <= mtime_lo_q[2].DB_MAX_OUTPUT_PORT_TYPE
time_o[3] <= mtime_lo_q[3].DB_MAX_OUTPUT_PORT_TYPE
time_o[4] <= mtime_lo_q[4].DB_MAX_OUTPUT_PORT_TYPE
time_o[5] <= mtime_lo_q[5].DB_MAX_OUTPUT_PORT_TYPE
time_o[6] <= mtime_lo_q[6].DB_MAX_OUTPUT_PORT_TYPE
time_o[7] <= mtime_lo_q[7].DB_MAX_OUTPUT_PORT_TYPE
time_o[8] <= mtime_lo_q[8].DB_MAX_OUTPUT_PORT_TYPE
time_o[9] <= mtime_lo_q[9].DB_MAX_OUTPUT_PORT_TYPE
time_o[10] <= mtime_lo_q[10].DB_MAX_OUTPUT_PORT_TYPE
time_o[11] <= mtime_lo_q[11].DB_MAX_OUTPUT_PORT_TYPE
time_o[12] <= mtime_lo_q[12].DB_MAX_OUTPUT_PORT_TYPE
time_o[13] <= mtime_lo_q[13].DB_MAX_OUTPUT_PORT_TYPE
time_o[14] <= mtime_lo_q[14].DB_MAX_OUTPUT_PORT_TYPE
time_o[15] <= mtime_lo_q[15].DB_MAX_OUTPUT_PORT_TYPE
time_o[16] <= mtime_lo_q[16].DB_MAX_OUTPUT_PORT_TYPE
time_o[17] <= mtime_lo_q[17].DB_MAX_OUTPUT_PORT_TYPE
time_o[18] <= mtime_lo_q[18].DB_MAX_OUTPUT_PORT_TYPE
time_o[19] <= mtime_lo_q[19].DB_MAX_OUTPUT_PORT_TYPE
time_o[20] <= mtime_lo_q[20].DB_MAX_OUTPUT_PORT_TYPE
time_o[21] <= mtime_lo_q[21].DB_MAX_OUTPUT_PORT_TYPE
time_o[22] <= mtime_lo_q[22].DB_MAX_OUTPUT_PORT_TYPE
time_o[23] <= mtime_lo_q[23].DB_MAX_OUTPUT_PORT_TYPE
time_o[24] <= mtime_lo_q[24].DB_MAX_OUTPUT_PORT_TYPE
time_o[25] <= mtime_lo_q[25].DB_MAX_OUTPUT_PORT_TYPE
time_o[26] <= mtime_lo_q[26].DB_MAX_OUTPUT_PORT_TYPE
time_o[27] <= mtime_lo_q[27].DB_MAX_OUTPUT_PORT_TYPE
time_o[28] <= mtime_lo_q[28].DB_MAX_OUTPUT_PORT_TYPE
time_o[29] <= mtime_lo_q[29].DB_MAX_OUTPUT_PORT_TYPE
time_o[30] <= mtime_lo_q[30].DB_MAX_OUTPUT_PORT_TYPE
time_o[31] <= mtime_lo_q[31].DB_MAX_OUTPUT_PORT_TYPE
time_o[32] <= mtime_hi[0].DB_MAX_OUTPUT_PORT_TYPE
time_o[33] <= mtime_hi[1].DB_MAX_OUTPUT_PORT_TYPE
time_o[34] <= mtime_hi[2].DB_MAX_OUTPUT_PORT_TYPE
time_o[35] <= mtime_hi[3].DB_MAX_OUTPUT_PORT_TYPE
time_o[36] <= mtime_hi[4].DB_MAX_OUTPUT_PORT_TYPE
time_o[37] <= mtime_hi[5].DB_MAX_OUTPUT_PORT_TYPE
time_o[38] <= mtime_hi[6].DB_MAX_OUTPUT_PORT_TYPE
time_o[39] <= mtime_hi[7].DB_MAX_OUTPUT_PORT_TYPE
time_o[40] <= mtime_hi[8].DB_MAX_OUTPUT_PORT_TYPE
time_o[41] <= mtime_hi[9].DB_MAX_OUTPUT_PORT_TYPE
time_o[42] <= mtime_hi[10].DB_MAX_OUTPUT_PORT_TYPE
time_o[43] <= mtime_hi[11].DB_MAX_OUTPUT_PORT_TYPE
time_o[44] <= mtime_hi[12].DB_MAX_OUTPUT_PORT_TYPE
time_o[45] <= mtime_hi[13].DB_MAX_OUTPUT_PORT_TYPE
time_o[46] <= mtime_hi[14].DB_MAX_OUTPUT_PORT_TYPE
time_o[47] <= mtime_hi[15].DB_MAX_OUTPUT_PORT_TYPE
time_o[48] <= mtime_hi[16].DB_MAX_OUTPUT_PORT_TYPE
time_o[49] <= mtime_hi[17].DB_MAX_OUTPUT_PORT_TYPE
time_o[50] <= mtime_hi[18].DB_MAX_OUTPUT_PORT_TYPE
time_o[51] <= mtime_hi[19].DB_MAX_OUTPUT_PORT_TYPE
time_o[52] <= mtime_hi[20].DB_MAX_OUTPUT_PORT_TYPE
time_o[53] <= mtime_hi[21].DB_MAX_OUTPUT_PORT_TYPE
time_o[54] <= mtime_hi[22].DB_MAX_OUTPUT_PORT_TYPE
time_o[55] <= mtime_hi[23].DB_MAX_OUTPUT_PORT_TYPE
time_o[56] <= mtime_hi[24].DB_MAX_OUTPUT_PORT_TYPE
time_o[57] <= mtime_hi[25].DB_MAX_OUTPUT_PORT_TYPE
time_o[58] <= mtime_hi[26].DB_MAX_OUTPUT_PORT_TYPE
time_o[59] <= mtime_hi[27].DB_MAX_OUTPUT_PORT_TYPE
time_o[60] <= mtime_hi[28].DB_MAX_OUTPUT_PORT_TYPE
time_o[61] <= mtime_hi[29].DB_MAX_OUTPUT_PORT_TYPE
time_o[62] <= mtime_hi[30].DB_MAX_OUTPUT_PORT_TYPE
time_o[63] <= mtime_hi[31].DB_MAX_OUTPUT_PORT_TYPE
irq_o <= irq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst
clk_i => neorv32_fifo:tx_engine_fifo_inst.clk_i
clk_i => uart_rts_o~reg0.CLK
clk_i => rx_engine.over.CLK
clk_i => rx_engine.sync[0].CLK
clk_i => rx_engine.sync[1].CLK
clk_i => rx_engine.sync[2].CLK
clk_i => rx_engine.done.CLK
clk_i => rx_engine.baudcnt[0].CLK
clk_i => rx_engine.baudcnt[1].CLK
clk_i => rx_engine.baudcnt[2].CLK
clk_i => rx_engine.baudcnt[3].CLK
clk_i => rx_engine.baudcnt[4].CLK
clk_i => rx_engine.baudcnt[5].CLK
clk_i => rx_engine.baudcnt[6].CLK
clk_i => rx_engine.baudcnt[7].CLK
clk_i => rx_engine.baudcnt[8].CLK
clk_i => rx_engine.baudcnt[9].CLK
clk_i => rx_engine.bitcnt[0].CLK
clk_i => rx_engine.bitcnt[1].CLK
clk_i => rx_engine.bitcnt[2].CLK
clk_i => rx_engine.bitcnt[3].CLK
clk_i => rx_engine.sreg[0].CLK
clk_i => rx_engine.sreg[1].CLK
clk_i => rx_engine.sreg[2].CLK
clk_i => rx_engine.sreg[3].CLK
clk_i => rx_engine.sreg[4].CLK
clk_i => rx_engine.sreg[5].CLK
clk_i => rx_engine.sreg[6].CLK
clk_i => rx_engine.sreg[7].CLK
clk_i => rx_engine.sreg[8].CLK
clk_i => rx_engine.state[0].CLK
clk_i => rx_engine.state[1].CLK
clk_i => tx_engine.txd.CLK
clk_i => tx_engine.cts_sync[0].CLK
clk_i => tx_engine.cts_sync[1].CLK
clk_i => tx_engine.baudcnt[0].CLK
clk_i => tx_engine.baudcnt[1].CLK
clk_i => tx_engine.baudcnt[2].CLK
clk_i => tx_engine.baudcnt[3].CLK
clk_i => tx_engine.baudcnt[4].CLK
clk_i => tx_engine.baudcnt[5].CLK
clk_i => tx_engine.baudcnt[6].CLK
clk_i => tx_engine.baudcnt[7].CLK
clk_i => tx_engine.baudcnt[8].CLK
clk_i => tx_engine.baudcnt[9].CLK
clk_i => tx_engine.bitcnt[0].CLK
clk_i => tx_engine.bitcnt[1].CLK
clk_i => tx_engine.bitcnt[2].CLK
clk_i => tx_engine.bitcnt[3].CLK
clk_i => tx_engine.sreg[0].CLK
clk_i => tx_engine.sreg[1].CLK
clk_i => tx_engine.sreg[2].CLK
clk_i => tx_engine.sreg[3].CLK
clk_i => tx_engine.sreg[4].CLK
clk_i => tx_engine.sreg[5].CLK
clk_i => tx_engine.sreg[6].CLK
clk_i => tx_engine.sreg[7].CLK
clk_i => tx_engine.sreg[8].CLK
clk_i => tx_engine.state[0].CLK
clk_i => tx_engine.state[1].CLK
clk_i => tx_engine.state[2].CLK
clk_i => irq_rx_o~reg0.CLK
clk_i => irq_tx_o~reg0.CLK
clk_i => ctrl.clr_tx.CLK
clk_i => ctrl.clr_rx.CLK
clk_i => ctrl.irq_tx_nhalf.CLK
clk_i => ctrl.irq_tx_empty.CLK
clk_i => ctrl.irq_rx_full.CLK
clk_i => ctrl.irq_rx_half.CLK
clk_i => ctrl.irq_rx_nempty.CLK
clk_i => ctrl.baud[0].CLK
clk_i => ctrl.baud[1].CLK
clk_i => ctrl.baud[2].CLK
clk_i => ctrl.baud[3].CLK
clk_i => ctrl.baud[4].CLK
clk_i => ctrl.baud[5].CLK
clk_i => ctrl.baud[6].CLK
clk_i => ctrl.baud[7].CLK
clk_i => ctrl.baud[8].CLK
clk_i => ctrl.baud[9].CLK
clk_i => ctrl.prsc[0].CLK
clk_i => ctrl.prsc[1].CLK
clk_i => ctrl.prsc[2].CLK
clk_i => ctrl.hwfc_en.CLK
clk_i => ctrl.sim_mode.CLK
clk_i => ctrl.enable.CLK
clk_i => bus_rsp_o.err~reg0.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
clk_i => neorv32_fifo:rx_engine_fifo_inst.clk_i
rstn_i => neorv32_fifo:tx_engine_fifo_inst.rstn_i
rstn_i => neorv32_fifo:rx_engine_fifo_inst.rstn_i
rstn_i => ctrl.clr_tx.ACLR
rstn_i => ctrl.clr_rx.ACLR
rstn_i => ctrl.irq_tx_nhalf.ACLR
rstn_i => ctrl.irq_tx_empty.ACLR
rstn_i => ctrl.irq_rx_full.ACLR
rstn_i => ctrl.irq_rx_half.ACLR
rstn_i => ctrl.irq_rx_nempty.ACLR
rstn_i => ctrl.baud[0].ACLR
rstn_i => ctrl.baud[1].ACLR
rstn_i => ctrl.baud[2].ACLR
rstn_i => ctrl.baud[3].ACLR
rstn_i => ctrl.baud[4].ACLR
rstn_i => ctrl.baud[5].ACLR
rstn_i => ctrl.baud[6].ACLR
rstn_i => ctrl.baud[7].ACLR
rstn_i => ctrl.baud[8].ACLR
rstn_i => ctrl.baud[9].ACLR
rstn_i => ctrl.prsc[0].ACLR
rstn_i => ctrl.prsc[1].ACLR
rstn_i => ctrl.prsc[2].ACLR
rstn_i => ctrl.hwfc_en.ACLR
rstn_i => ctrl.sim_mode.ACLR
rstn_i => ctrl.enable.ACLR
rstn_i => bus_rsp_o.err~reg0.ACLR
rstn_i => bus_rsp_o.ack~reg0.ACLR
rstn_i => bus_rsp_o.data[0]~reg0.ACLR
rstn_i => bus_rsp_o.data[1]~reg0.ACLR
rstn_i => bus_rsp_o.data[2]~reg0.ACLR
rstn_i => bus_rsp_o.data[3]~reg0.ACLR
rstn_i => bus_rsp_o.data[4]~reg0.ACLR
rstn_i => bus_rsp_o.data[5]~reg0.ACLR
rstn_i => bus_rsp_o.data[6]~reg0.ACLR
rstn_i => bus_rsp_o.data[7]~reg0.ACLR
rstn_i => bus_rsp_o.data[8]~reg0.ACLR
rstn_i => bus_rsp_o.data[9]~reg0.ACLR
rstn_i => bus_rsp_o.data[10]~reg0.ACLR
rstn_i => bus_rsp_o.data[11]~reg0.ACLR
rstn_i => bus_rsp_o.data[12]~reg0.ACLR
rstn_i => bus_rsp_o.data[13]~reg0.ACLR
rstn_i => bus_rsp_o.data[14]~reg0.ACLR
rstn_i => bus_rsp_o.data[15]~reg0.ACLR
rstn_i => bus_rsp_o.data[16]~reg0.ACLR
rstn_i => bus_rsp_o.data[17]~reg0.ACLR
rstn_i => bus_rsp_o.data[18]~reg0.ACLR
rstn_i => bus_rsp_o.data[19]~reg0.ACLR
rstn_i => bus_rsp_o.data[20]~reg0.ACLR
rstn_i => bus_rsp_o.data[21]~reg0.ACLR
rstn_i => bus_rsp_o.data[22]~reg0.ACLR
rstn_i => bus_rsp_o.data[23]~reg0.ACLR
rstn_i => bus_rsp_o.data[24]~reg0.ACLR
rstn_i => bus_rsp_o.data[25]~reg0.ACLR
rstn_i => bus_rsp_o.data[26]~reg0.ACLR
rstn_i => bus_rsp_o.data[27]~reg0.ACLR
rstn_i => bus_rsp_o.data[28]~reg0.ACLR
rstn_i => bus_rsp_o.data[29]~reg0.ACLR
rstn_i => bus_rsp_o.data[30]~reg0.ACLR
rstn_i => bus_rsp_o.data[31]~reg0.ACLR
rstn_i => tx_engine.txd.PRESET
rstn_i => tx_engine.cts_sync[0].ACLR
rstn_i => tx_engine.cts_sync[1].ACLR
rstn_i => tx_engine.baudcnt[0].ACLR
rstn_i => tx_engine.baudcnt[1].ACLR
rstn_i => tx_engine.baudcnt[2].ACLR
rstn_i => tx_engine.baudcnt[3].ACLR
rstn_i => tx_engine.baudcnt[4].ACLR
rstn_i => tx_engine.baudcnt[5].ACLR
rstn_i => tx_engine.baudcnt[6].ACLR
rstn_i => tx_engine.baudcnt[7].ACLR
rstn_i => tx_engine.baudcnt[8].ACLR
rstn_i => tx_engine.baudcnt[9].ACLR
rstn_i => tx_engine.bitcnt[0].ACLR
rstn_i => tx_engine.bitcnt[1].ACLR
rstn_i => tx_engine.bitcnt[2].ACLR
rstn_i => tx_engine.bitcnt[3].ACLR
rstn_i => tx_engine.sreg[0].ACLR
rstn_i => tx_engine.sreg[1].ACLR
rstn_i => tx_engine.sreg[2].ACLR
rstn_i => tx_engine.sreg[3].ACLR
rstn_i => tx_engine.sreg[4].ACLR
rstn_i => tx_engine.sreg[5].ACLR
rstn_i => tx_engine.sreg[6].ACLR
rstn_i => tx_engine.sreg[7].ACLR
rstn_i => tx_engine.sreg[8].ACLR
rstn_i => tx_engine.state[0].ACLR
rstn_i => tx_engine.state[1].ACLR
rstn_i => tx_engine.state[2].ACLR
rstn_i => uart_rts_o~reg0.ACLR
rstn_i => irq_rx_o~reg0.ACLR
rstn_i => irq_tx_o~reg0.ACLR
rstn_i => rx_engine.sync[0].ACLR
rstn_i => rx_engine.sync[1].ACLR
rstn_i => rx_engine.sync[2].ACLR
rstn_i => rx_engine.done.ACLR
rstn_i => rx_engine.baudcnt[0].ACLR
rstn_i => rx_engine.baudcnt[1].ACLR
rstn_i => rx_engine.baudcnt[2].ACLR
rstn_i => rx_engine.baudcnt[3].ACLR
rstn_i => rx_engine.baudcnt[4].ACLR
rstn_i => rx_engine.baudcnt[5].ACLR
rstn_i => rx_engine.baudcnt[6].ACLR
rstn_i => rx_engine.baudcnt[7].ACLR
rstn_i => rx_engine.baudcnt[8].ACLR
rstn_i => rx_engine.baudcnt[9].ACLR
rstn_i => rx_engine.bitcnt[0].ACLR
rstn_i => rx_engine.bitcnt[1].ACLR
rstn_i => rx_engine.bitcnt[2].ACLR
rstn_i => rx_engine.bitcnt[3].ACLR
rstn_i => rx_engine.sreg[0].ACLR
rstn_i => rx_engine.sreg[1].ACLR
rstn_i => rx_engine.sreg[2].ACLR
rstn_i => rx_engine.sreg[3].ACLR
rstn_i => rx_engine.sreg[4].ACLR
rstn_i => rx_engine.sreg[5].ACLR
rstn_i => rx_engine.sreg[6].ACLR
rstn_i => rx_engine.sreg[7].ACLR
rstn_i => rx_engine.sreg[8].ACLR
rstn_i => rx_engine.state[0].ACLR
rstn_i => rx_engine.state[1].ACLR
rstn_i => rx_engine.over.ACLR
bus_req_i.fence => ~NO_FANOUT~
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => we.IN0
bus_req_i.rw => re.IN0
bus_req_i.stb => ctrl.OUTPUTSELECT
bus_req_i.stb => ctrl.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => we.IN1
bus_req_i.stb => re.IN1
bus_req_i.stb => bus_rsp_o.ack~reg0.DATAIN
bus_req_i.stb => ctrl.enable.ENA
bus_req_i.stb => ctrl.sim_mode.ENA
bus_req_i.stb => ctrl.hwfc_en.ENA
bus_req_i.stb => ctrl.prsc[2].ENA
bus_req_i.stb => ctrl.prsc[1].ENA
bus_req_i.stb => ctrl.prsc[0].ENA
bus_req_i.stb => ctrl.baud[9].ENA
bus_req_i.stb => ctrl.baud[8].ENA
bus_req_i.stb => ctrl.baud[7].ENA
bus_req_i.stb => ctrl.baud[6].ENA
bus_req_i.stb => ctrl.baud[5].ENA
bus_req_i.stb => ctrl.baud[4].ENA
bus_req_i.stb => ctrl.baud[3].ENA
bus_req_i.stb => ctrl.baud[2].ENA
bus_req_i.stb => ctrl.baud[1].ENA
bus_req_i.stb => ctrl.baud[0].ENA
bus_req_i.stb => ctrl.irq_rx_nempty.ENA
bus_req_i.stb => ctrl.irq_rx_half.ENA
bus_req_i.stb => ctrl.irq_rx_full.ENA
bus_req_i.stb => ctrl.irq_tx_empty.ENA
bus_req_i.stb => ctrl.irq_tx_nhalf.ENA
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[0]
bus_req_i.data[0] => ctrl.DATAB
bus_req_i.data[1] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[1]
bus_req_i.data[1] => ctrl.DATAB
bus_req_i.data[2] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[2]
bus_req_i.data[2] => ctrl.DATAB
bus_req_i.data[3] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[3]
bus_req_i.data[3] => ctrl.DATAB
bus_req_i.data[4] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[4]
bus_req_i.data[4] => ctrl.DATAB
bus_req_i.data[5] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[5]
bus_req_i.data[5] => ctrl.DATAB
bus_req_i.data[6] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[6]
bus_req_i.data[6] => ctrl.DATAB
bus_req_i.data[7] => neorv32_fifo:tx_engine_fifo_inst.wdata_i[7]
bus_req_i.data[7] => ctrl.DATAB
bus_req_i.data[8] => ctrl.DATAB
bus_req_i.data[9] => ctrl.DATAB
bus_req_i.data[10] => ctrl.DATAB
bus_req_i.data[11] => ctrl.DATAB
bus_req_i.data[12] => ctrl.DATAB
bus_req_i.data[13] => ctrl.DATAB
bus_req_i.data[14] => ctrl.DATAB
bus_req_i.data[15] => ctrl.DATAB
bus_req_i.data[16] => ~NO_FANOUT~
bus_req_i.data[17] => ~NO_FANOUT~
bus_req_i.data[18] => ~NO_FANOUT~
bus_req_i.data[19] => ~NO_FANOUT~
bus_req_i.data[20] => ~NO_FANOUT~
bus_req_i.data[21] => ~NO_FANOUT~
bus_req_i.data[22] => ctrl.DATAB
bus_req_i.data[23] => ctrl.DATAB
bus_req_i.data[24] => ctrl.DATAB
bus_req_i.data[25] => ctrl.DATAB
bus_req_i.data[26] => ctrl.DATAB
bus_req_i.data[27] => ~NO_FANOUT~
bus_req_i.data[28] => ctrl.DATAB
bus_req_i.data[29] => ctrl.DATAB
bus_req_i.data[30] => ~NO_FANOUT~
bus_req_i.data[31] => ~NO_FANOUT~
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => tx_fifo.we.IN1
bus_req_i.addr[2] => rx_fifo.re.IN1
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => bus_rsp_o.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[2] => ctrl.OUTPUTSELECT
bus_req_i.addr[3] => ~NO_FANOUT~
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= bus_rsp_o.err~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= ctrl.enable.DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux0.IN7
clkgen_i[1] => Mux0.IN6
clkgen_i[2] => Mux0.IN5
clkgen_i[3] => Mux0.IN4
clkgen_i[4] => Mux0.IN3
clkgen_i[5] => Mux0.IN2
clkgen_i[6] => Mux0.IN1
clkgen_i[7] => Mux0.IN0
uart_txd_o <= tx_engine.txd.DB_MAX_OUTPUT_PORT_TYPE
uart_rxd_i => rx_engine.sync[2].DATAIN
uart_rts_o <= uart_rts_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_cts_i => tx_engine.cts_sync[0].DATAIN
irq_rx_o <= irq_rx_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq_tx_o <= irq_tx_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst
clk_i => half_o~reg0.CLK
clk_i => avail_o~reg0.CLK
clk_i => free_o~reg0.CLK
clk_i => fifo_reg[0].CLK
clk_i => fifo_reg[1].CLK
clk_i => fifo_reg[2].CLK
clk_i => fifo_reg[3].CLK
clk_i => fifo_reg[4].CLK
clk_i => fifo_reg[5].CLK
clk_i => fifo_reg[6].CLK
clk_i => fifo_reg[7].CLK
clk_i => r_pnt[0].CLK
clk_i => w_pnt[0].CLK
rstn_i => half_o~reg0.ACLR
rstn_i => avail_o~reg0.ACLR
rstn_i => free_o~reg0.ACLR
rstn_i => r_pnt[0].ACLR
rstn_i => w_pnt[0].ACLR
clear_i => w_nxt[0].OUTPUTSELECT
clear_i => r_nxt[0].OUTPUTSELECT
half_o <= half_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata_i[0] => fifo_reg[0].DATAIN
wdata_i[1] => fifo_reg[1].DATAIN
wdata_i[2] => fifo_reg[2].DATAIN
wdata_i[3] => fifo_reg[3].DATAIN
wdata_i[4] => fifo_reg[4].DATAIN
wdata_i[5] => fifo_reg[5].DATAIN
wdata_i[6] => fifo_reg[6].DATAIN
wdata_i[7] => fifo_reg[7].DATAIN
we_i => we.IN1
free_o <= free_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
re_i => re.IN1
rdata_o[0] <= fifo_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= fifo_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= fifo_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= fifo_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= fifo_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= fifo_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= fifo_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= fifo_reg[7].DB_MAX_OUTPUT_PORT_TYPE
avail_o <= avail_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst
clk_i => half_o~reg0.CLK
clk_i => avail_o~reg0.CLK
clk_i => free_o~reg0.CLK
clk_i => fifo_reg[0].CLK
clk_i => fifo_reg[1].CLK
clk_i => fifo_reg[2].CLK
clk_i => fifo_reg[3].CLK
clk_i => fifo_reg[4].CLK
clk_i => fifo_reg[5].CLK
clk_i => fifo_reg[6].CLK
clk_i => fifo_reg[7].CLK
clk_i => r_pnt[0].CLK
clk_i => w_pnt[0].CLK
rstn_i => half_o~reg0.ACLR
rstn_i => avail_o~reg0.ACLR
rstn_i => free_o~reg0.ACLR
rstn_i => r_pnt[0].ACLR
rstn_i => w_pnt[0].ACLR
clear_i => w_nxt[0].OUTPUTSELECT
clear_i => r_nxt[0].OUTPUTSELECT
half_o <= half_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata_i[0] => fifo_reg[0].DATAIN
wdata_i[1] => fifo_reg[1].DATAIN
wdata_i[2] => fifo_reg[2].DATAIN
wdata_i[3] => fifo_reg[3].DATAIN
wdata_i[4] => fifo_reg[4].DATAIN
wdata_i[5] => fifo_reg[5].DATAIN
wdata_i[6] => fifo_reg[6].DATAIN
wdata_i[7] => fifo_reg[7].DATAIN
we_i => we.IN1
free_o <= free_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
re_i => re.IN1
rdata_o[0] <= fifo_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= fifo_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= fifo_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= fifo_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= fifo_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= fifo_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= fifo_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= fifo_reg[7].DB_MAX_OUTPUT_PORT_TYPE
avail_o <= avail_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst
clk_i => pwm_o[0]~reg0.CLK
clk_i => pwm_o[1]~reg0.CLK
clk_i => pwm_o[2]~reg0.CLK
clk_i => pwm_o[3]~reg0.CLK
clk_i => pwm_o[4]~reg0.CLK
clk_i => pwm_o[5]~reg0.CLK
clk_i => pwm_o[6]~reg0.CLK
clk_i => pwm_o[7]~reg0.CLK
clk_i => pwm_o[8]~reg0.CLK
clk_i => pwm_o[9]~reg0.CLK
clk_i => pwm_o[10]~reg0.CLK
clk_i => pwm_o[11]~reg0.CLK
clk_i => pwm_cnt[0].CLK
clk_i => pwm_cnt[1].CLK
clk_i => pwm_cnt[2].CLK
clk_i => pwm_cnt[3].CLK
clk_i => pwm_cnt[4].CLK
clk_i => pwm_cnt[5].CLK
clk_i => pwm_cnt[6].CLK
clk_i => pwm_cnt[7].CLK
clk_i => pwm_ch[3][0].CLK
clk_i => pwm_ch[3][1].CLK
clk_i => pwm_ch[3][2].CLK
clk_i => pwm_ch[3][3].CLK
clk_i => pwm_ch[3][4].CLK
clk_i => pwm_ch[3][5].CLK
clk_i => pwm_ch[3][6].CLK
clk_i => pwm_ch[3][7].CLK
clk_i => pwm_ch[2][0].CLK
clk_i => pwm_ch[2][1].CLK
clk_i => pwm_ch[2][2].CLK
clk_i => pwm_ch[2][3].CLK
clk_i => pwm_ch[2][4].CLK
clk_i => pwm_ch[2][5].CLK
clk_i => pwm_ch[2][6].CLK
clk_i => pwm_ch[2][7].CLK
clk_i => pwm_ch[1][0].CLK
clk_i => pwm_ch[1][1].CLK
clk_i => pwm_ch[1][2].CLK
clk_i => pwm_ch[1][3].CLK
clk_i => pwm_ch[1][4].CLK
clk_i => pwm_ch[1][5].CLK
clk_i => pwm_ch[1][6].CLK
clk_i => pwm_ch[1][7].CLK
clk_i => pwm_ch[0][0].CLK
clk_i => pwm_ch[0][1].CLK
clk_i => pwm_ch[0][2].CLK
clk_i => pwm_ch[0][3].CLK
clk_i => pwm_ch[0][4].CLK
clk_i => pwm_ch[0][5].CLK
clk_i => pwm_ch[0][6].CLK
clk_i => pwm_ch[0][7].CLK
clk_i => prsc[0].CLK
clk_i => prsc[1].CLK
clk_i => prsc[2].CLK
clk_i => enable.CLK
clk_i => bus_rsp_o.err~reg0.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
rstn_i => pwm_ch[3][0].ACLR
rstn_i => pwm_ch[3][1].ACLR
rstn_i => pwm_ch[3][2].ACLR
rstn_i => pwm_ch[3][3].ACLR
rstn_i => pwm_ch[3][4].ACLR
rstn_i => pwm_ch[3][5].ACLR
rstn_i => pwm_ch[3][6].ACLR
rstn_i => pwm_ch[3][7].ACLR
rstn_i => pwm_ch[2][0].ACLR
rstn_i => pwm_ch[2][1].ACLR
rstn_i => pwm_ch[2][2].ACLR
rstn_i => pwm_ch[2][3].ACLR
rstn_i => pwm_ch[2][4].ACLR
rstn_i => pwm_ch[2][5].ACLR
rstn_i => pwm_ch[2][6].ACLR
rstn_i => pwm_ch[2][7].ACLR
rstn_i => pwm_ch[1][0].ACLR
rstn_i => pwm_ch[1][1].ACLR
rstn_i => pwm_ch[1][2].ACLR
rstn_i => pwm_ch[1][3].ACLR
rstn_i => pwm_ch[1][4].ACLR
rstn_i => pwm_ch[1][5].ACLR
rstn_i => pwm_ch[1][6].ACLR
rstn_i => pwm_ch[1][7].ACLR
rstn_i => pwm_ch[0][0].ACLR
rstn_i => pwm_ch[0][1].ACLR
rstn_i => pwm_ch[0][2].ACLR
rstn_i => pwm_ch[0][3].ACLR
rstn_i => pwm_ch[0][4].ACLR
rstn_i => pwm_ch[0][5].ACLR
rstn_i => pwm_ch[0][6].ACLR
rstn_i => pwm_ch[0][7].ACLR
rstn_i => prsc[0].ACLR
rstn_i => prsc[1].ACLR
rstn_i => prsc[2].ACLR
rstn_i => enable.ACLR
rstn_i => bus_rsp_o.err~reg0.ACLR
rstn_i => bus_rsp_o.ack~reg0.ACLR
rstn_i => bus_rsp_o.data[0]~reg0.ACLR
rstn_i => bus_rsp_o.data[1]~reg0.ACLR
rstn_i => bus_rsp_o.data[2]~reg0.ACLR
rstn_i => bus_rsp_o.data[3]~reg0.ACLR
rstn_i => bus_rsp_o.data[4]~reg0.ACLR
rstn_i => bus_rsp_o.data[5]~reg0.ACLR
rstn_i => bus_rsp_o.data[6]~reg0.ACLR
rstn_i => bus_rsp_o.data[7]~reg0.ACLR
rstn_i => bus_rsp_o.data[8]~reg0.ACLR
rstn_i => bus_rsp_o.data[9]~reg0.ACLR
rstn_i => bus_rsp_o.data[10]~reg0.ACLR
rstn_i => bus_rsp_o.data[11]~reg0.ACLR
rstn_i => bus_rsp_o.data[12]~reg0.ACLR
rstn_i => bus_rsp_o.data[13]~reg0.ACLR
rstn_i => bus_rsp_o.data[14]~reg0.ACLR
rstn_i => bus_rsp_o.data[15]~reg0.ACLR
rstn_i => bus_rsp_o.data[16]~reg0.ACLR
rstn_i => bus_rsp_o.data[17]~reg0.ACLR
rstn_i => bus_rsp_o.data[18]~reg0.ACLR
rstn_i => bus_rsp_o.data[19]~reg0.ACLR
rstn_i => bus_rsp_o.data[20]~reg0.ACLR
rstn_i => bus_rsp_o.data[21]~reg0.ACLR
rstn_i => bus_rsp_o.data[22]~reg0.ACLR
rstn_i => bus_rsp_o.data[23]~reg0.ACLR
rstn_i => bus_rsp_o.data[24]~reg0.ACLR
rstn_i => bus_rsp_o.data[25]~reg0.ACLR
rstn_i => bus_rsp_o.data[26]~reg0.ACLR
rstn_i => bus_rsp_o.data[27]~reg0.ACLR
rstn_i => bus_rsp_o.data[28]~reg0.ACLR
rstn_i => bus_rsp_o.data[29]~reg0.ACLR
rstn_i => bus_rsp_o.data[30]~reg0.ACLR
rstn_i => bus_rsp_o.data[31]~reg0.ACLR
rstn_i => pwm_o[0]~reg0.ACLR
rstn_i => pwm_o[1]~reg0.ACLR
rstn_i => pwm_o[2]~reg0.ACLR
rstn_i => pwm_o[3]~reg0.ACLR
rstn_i => pwm_o[4]~reg0.ACLR
rstn_i => pwm_o[5]~reg0.ACLR
rstn_i => pwm_o[6]~reg0.ACLR
rstn_i => pwm_o[7]~reg0.ACLR
rstn_i => pwm_o[8]~reg0.ACLR
rstn_i => pwm_o[9]~reg0.ACLR
rstn_i => pwm_o[10]~reg0.ACLR
rstn_i => pwm_o[11]~reg0.ACLR
rstn_i => pwm_cnt[0].ACLR
rstn_i => pwm_cnt[1].ACLR
rstn_i => pwm_cnt[2].ACLR
rstn_i => pwm_cnt[3].ACLR
rstn_i => pwm_cnt[4].ACLR
rstn_i => pwm_cnt[5].ACLR
rstn_i => pwm_cnt[6].ACLR
rstn_i => pwm_cnt[7].ACLR
bus_req_i.fence => ~NO_FANOUT~
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.rw => enable.OUTPUTSELECT
bus_req_i.rw => prsc.OUTPUTSELECT
bus_req_i.rw => prsc.OUTPUTSELECT
bus_req_i.rw => prsc.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => pwm_ch.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.ack~reg0.DATAIN
bus_req_i.stb => enable.ENA
bus_req_i.stb => prsc[2].ENA
bus_req_i.stb => prsc[1].ENA
bus_req_i.stb => prsc[0].ENA
bus_req_i.stb => pwm_ch[0][7].ENA
bus_req_i.stb => pwm_ch[0][6].ENA
bus_req_i.stb => pwm_ch[0][5].ENA
bus_req_i.stb => pwm_ch[0][4].ENA
bus_req_i.stb => pwm_ch[0][3].ENA
bus_req_i.stb => pwm_ch[0][2].ENA
bus_req_i.stb => pwm_ch[0][1].ENA
bus_req_i.stb => pwm_ch[0][0].ENA
bus_req_i.stb => pwm_ch[1][7].ENA
bus_req_i.stb => pwm_ch[1][6].ENA
bus_req_i.stb => pwm_ch[1][5].ENA
bus_req_i.stb => pwm_ch[1][4].ENA
bus_req_i.stb => pwm_ch[1][3].ENA
bus_req_i.stb => pwm_ch[1][2].ENA
bus_req_i.stb => pwm_ch[1][1].ENA
bus_req_i.stb => pwm_ch[1][0].ENA
bus_req_i.stb => pwm_ch[2][7].ENA
bus_req_i.stb => pwm_ch[2][6].ENA
bus_req_i.stb => pwm_ch[2][5].ENA
bus_req_i.stb => pwm_ch[2][4].ENA
bus_req_i.stb => pwm_ch[2][3].ENA
bus_req_i.stb => pwm_ch[2][2].ENA
bus_req_i.stb => pwm_ch[2][1].ENA
bus_req_i.stb => pwm_ch[2][0].ENA
bus_req_i.stb => pwm_ch[3][7].ENA
bus_req_i.stb => pwm_ch[3][6].ENA
bus_req_i.stb => pwm_ch[3][5].ENA
bus_req_i.stb => pwm_ch[3][4].ENA
bus_req_i.stb => pwm_ch[3][3].ENA
bus_req_i.stb => pwm_ch[3][2].ENA
bus_req_i.stb => pwm_ch[3][1].ENA
bus_req_i.stb => pwm_ch[3][0].ENA
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => enable.DATAB
bus_req_i.data[0] => pwm_ch.DATAB
bus_req_i.data[1] => prsc.DATAB
bus_req_i.data[1] => pwm_ch.DATAB
bus_req_i.data[2] => prsc.DATAB
bus_req_i.data[2] => pwm_ch.DATAB
bus_req_i.data[3] => prsc.DATAB
bus_req_i.data[3] => pwm_ch.DATAB
bus_req_i.data[4] => pwm_ch.DATAB
bus_req_i.data[5] => pwm_ch.DATAB
bus_req_i.data[6] => pwm_ch.DATAB
bus_req_i.data[7] => pwm_ch.DATAB
bus_req_i.data[8] => pwm_ch.DATAB
bus_req_i.data[9] => pwm_ch.DATAB
bus_req_i.data[10] => pwm_ch.DATAB
bus_req_i.data[11] => pwm_ch.DATAB
bus_req_i.data[12] => pwm_ch.DATAB
bus_req_i.data[13] => pwm_ch.DATAB
bus_req_i.data[14] => pwm_ch.DATAB
bus_req_i.data[15] => pwm_ch.DATAB
bus_req_i.data[16] => pwm_ch.DATAB
bus_req_i.data[17] => pwm_ch.DATAB
bus_req_i.data[18] => pwm_ch.DATAB
bus_req_i.data[19] => pwm_ch.DATAB
bus_req_i.data[20] => pwm_ch.DATAB
bus_req_i.data[21] => pwm_ch.DATAB
bus_req_i.data[22] => pwm_ch.DATAB
bus_req_i.data[23] => pwm_ch.DATAB
bus_req_i.data[24] => pwm_ch.DATAB
bus_req_i.data[25] => pwm_ch.DATAB
bus_req_i.data[26] => pwm_ch.DATAB
bus_req_i.data[27] => pwm_ch.DATAB
bus_req_i.data[28] => pwm_ch.DATAB
bus_req_i.data[29] => pwm_ch.DATAB
bus_req_i.data[30] => pwm_ch.DATAB
bus_req_i.data[31] => pwm_ch.DATAB
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Mux0.IN4
bus_req_i.addr[2] => Mux1.IN4
bus_req_i.addr[2] => Mux2.IN4
bus_req_i.addr[2] => Mux3.IN4
bus_req_i.addr[2] => Mux4.IN4
bus_req_i.addr[2] => Mux5.IN4
bus_req_i.addr[2] => Mux6.IN4
bus_req_i.addr[2] => Mux7.IN4
bus_req_i.addr[2] => Mux8.IN4
bus_req_i.addr[2] => Mux9.IN4
bus_req_i.addr[2] => Mux10.IN4
bus_req_i.addr[2] => Mux11.IN4
bus_req_i.addr[2] => Mux12.IN4
bus_req_i.addr[2] => Mux13.IN4
bus_req_i.addr[2] => Mux14.IN4
bus_req_i.addr[2] => Mux15.IN4
bus_req_i.addr[2] => Mux16.IN4
bus_req_i.addr[2] => Mux17.IN4
bus_req_i.addr[2] => Mux18.IN4
bus_req_i.addr[2] => Mux19.IN4
bus_req_i.addr[2] => Mux20.IN4
bus_req_i.addr[2] => Mux21.IN4
bus_req_i.addr[2] => Mux22.IN4
bus_req_i.addr[2] => Mux23.IN4
bus_req_i.addr[2] => Mux24.IN4
bus_req_i.addr[2] => Mux25.IN4
bus_req_i.addr[2] => Mux26.IN4
bus_req_i.addr[2] => Mux27.IN4
bus_req_i.addr[2] => Mux28.IN3
bus_req_i.addr[2] => Mux29.IN3
bus_req_i.addr[2] => Mux30.IN3
bus_req_i.addr[2] => Mux31.IN3
bus_req_i.addr[2] => Equal0.IN1
bus_req_i.addr[2] => Equal1.IN0
bus_req_i.addr[3] => Mux0.IN3
bus_req_i.addr[3] => Mux1.IN3
bus_req_i.addr[3] => Mux2.IN3
bus_req_i.addr[3] => Mux3.IN3
bus_req_i.addr[3] => Mux4.IN3
bus_req_i.addr[3] => Mux5.IN3
bus_req_i.addr[3] => Mux6.IN3
bus_req_i.addr[3] => Mux7.IN3
bus_req_i.addr[3] => Mux8.IN3
bus_req_i.addr[3] => Mux9.IN3
bus_req_i.addr[3] => Mux10.IN3
bus_req_i.addr[3] => Mux11.IN3
bus_req_i.addr[3] => Mux12.IN3
bus_req_i.addr[3] => Mux13.IN3
bus_req_i.addr[3] => Mux14.IN3
bus_req_i.addr[3] => Mux15.IN3
bus_req_i.addr[3] => Mux16.IN3
bus_req_i.addr[3] => Mux17.IN3
bus_req_i.addr[3] => Mux18.IN3
bus_req_i.addr[3] => Mux19.IN3
bus_req_i.addr[3] => Mux20.IN3
bus_req_i.addr[3] => Mux21.IN3
bus_req_i.addr[3] => Mux22.IN3
bus_req_i.addr[3] => Mux23.IN3
bus_req_i.addr[3] => Mux24.IN3
bus_req_i.addr[3] => Mux25.IN3
bus_req_i.addr[3] => Mux26.IN3
bus_req_i.addr[3] => Mux27.IN3
bus_req_i.addr[3] => Mux28.IN2
bus_req_i.addr[3] => Mux29.IN2
bus_req_i.addr[3] => Mux30.IN2
bus_req_i.addr[3] => Mux31.IN2
bus_req_i.addr[3] => Equal0.IN0
bus_req_i.addr[3] => Equal1.IN1
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= bus_rsp_o.err~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= enable.DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux32.IN7
clkgen_i[1] => Mux32.IN6
clkgen_i[2] => Mux32.IN5
clkgen_i[3] => Mux32.IN4
clkgen_i[4] => Mux32.IN3
clkgen_i[5] => Mux32.IN2
clkgen_i[6] => Mux32.IN1
clkgen_i[7] => Mux32.IN0
pwm_o[0] <= pwm_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[1] <= pwm_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[2] <= pwm_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[3] <= pwm_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[4] <= pwm_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[5] <= pwm_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[6] <= pwm_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[7] <= pwm_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[8] <= pwm_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[9] <= pwm_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[10] <= pwm_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[11] <= pwm_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_gptmr:\io_system:neorv32_gptmr_inst_true:neorv32_gptmr_inst
clk_i => irq_pnd.CLK
clk_i => timer.count[0].CLK
clk_i => timer.count[1].CLK
clk_i => timer.count[2].CLK
clk_i => timer.count[3].CLK
clk_i => timer.count[4].CLK
clk_i => timer.count[5].CLK
clk_i => timer.count[6].CLK
clk_i => timer.count[7].CLK
clk_i => timer.count[8].CLK
clk_i => timer.count[9].CLK
clk_i => timer.count[10].CLK
clk_i => timer.count[11].CLK
clk_i => timer.count[12].CLK
clk_i => timer.count[13].CLK
clk_i => timer.count[14].CLK
clk_i => timer.count[15].CLK
clk_i => timer.count[16].CLK
clk_i => timer.count[17].CLK
clk_i => timer.count[18].CLK
clk_i => timer.count[19].CLK
clk_i => timer.count[20].CLK
clk_i => timer.count[21].CLK
clk_i => timer.count[22].CLK
clk_i => timer.count[23].CLK
clk_i => timer.count[24].CLK
clk_i => timer.count[25].CLK
clk_i => timer.count[26].CLK
clk_i => timer.count[27].CLK
clk_i => timer.count[28].CLK
clk_i => timer.count[29].CLK
clk_i => timer.count[30].CLK
clk_i => timer.count[31].CLK
clk_i => timer.tick.CLK
clk_i => irq_clr.CLK
clk_i => timer.thres[0].CLK
clk_i => timer.thres[1].CLK
clk_i => timer.thres[2].CLK
clk_i => timer.thres[3].CLK
clk_i => timer.thres[4].CLK
clk_i => timer.thres[5].CLK
clk_i => timer.thres[6].CLK
clk_i => timer.thres[7].CLK
clk_i => timer.thres[8].CLK
clk_i => timer.thres[9].CLK
clk_i => timer.thres[10].CLK
clk_i => timer.thres[11].CLK
clk_i => timer.thres[12].CLK
clk_i => timer.thres[13].CLK
clk_i => timer.thres[14].CLK
clk_i => timer.thres[15].CLK
clk_i => timer.thres[16].CLK
clk_i => timer.thres[17].CLK
clk_i => timer.thres[18].CLK
clk_i => timer.thres[19].CLK
clk_i => timer.thres[20].CLK
clk_i => timer.thres[21].CLK
clk_i => timer.thres[22].CLK
clk_i => timer.thres[23].CLK
clk_i => timer.thres[24].CLK
clk_i => timer.thres[25].CLK
clk_i => timer.thres[26].CLK
clk_i => timer.thres[27].CLK
clk_i => timer.thres[28].CLK
clk_i => timer.thres[29].CLK
clk_i => timer.thres[30].CLK
clk_i => timer.thres[31].CLK
clk_i => ctrl[0].CLK
clk_i => ctrl[1].CLK
clk_i => ctrl[2].CLK
clk_i => ctrl[3].CLK
clk_i => ctrl[4].CLK
clk_i => bus_rsp_o.err~reg0.CLK
clk_i => bus_rsp_o.ack~reg0.CLK
clk_i => bus_rsp_o.data[0]~reg0.CLK
clk_i => bus_rsp_o.data[1]~reg0.CLK
clk_i => bus_rsp_o.data[2]~reg0.CLK
clk_i => bus_rsp_o.data[3]~reg0.CLK
clk_i => bus_rsp_o.data[4]~reg0.CLK
clk_i => bus_rsp_o.data[5]~reg0.CLK
clk_i => bus_rsp_o.data[6]~reg0.CLK
clk_i => bus_rsp_o.data[7]~reg0.CLK
clk_i => bus_rsp_o.data[8]~reg0.CLK
clk_i => bus_rsp_o.data[9]~reg0.CLK
clk_i => bus_rsp_o.data[10]~reg0.CLK
clk_i => bus_rsp_o.data[11]~reg0.CLK
clk_i => bus_rsp_o.data[12]~reg0.CLK
clk_i => bus_rsp_o.data[13]~reg0.CLK
clk_i => bus_rsp_o.data[14]~reg0.CLK
clk_i => bus_rsp_o.data[15]~reg0.CLK
clk_i => bus_rsp_o.data[16]~reg0.CLK
clk_i => bus_rsp_o.data[17]~reg0.CLK
clk_i => bus_rsp_o.data[18]~reg0.CLK
clk_i => bus_rsp_o.data[19]~reg0.CLK
clk_i => bus_rsp_o.data[20]~reg0.CLK
clk_i => bus_rsp_o.data[21]~reg0.CLK
clk_i => bus_rsp_o.data[22]~reg0.CLK
clk_i => bus_rsp_o.data[23]~reg0.CLK
clk_i => bus_rsp_o.data[24]~reg0.CLK
clk_i => bus_rsp_o.data[25]~reg0.CLK
clk_i => bus_rsp_o.data[26]~reg0.CLK
clk_i => bus_rsp_o.data[27]~reg0.CLK
clk_i => bus_rsp_o.data[28]~reg0.CLK
clk_i => bus_rsp_o.data[29]~reg0.CLK
clk_i => bus_rsp_o.data[30]~reg0.CLK
clk_i => bus_rsp_o.data[31]~reg0.CLK
rstn_i => irq_clr.ACLR
rstn_i => timer.thres[0].ACLR
rstn_i => timer.thres[1].ACLR
rstn_i => timer.thres[2].ACLR
rstn_i => timer.thres[3].ACLR
rstn_i => timer.thres[4].ACLR
rstn_i => timer.thres[5].ACLR
rstn_i => timer.thres[6].ACLR
rstn_i => timer.thres[7].ACLR
rstn_i => timer.thres[8].ACLR
rstn_i => timer.thres[9].ACLR
rstn_i => timer.thres[10].ACLR
rstn_i => timer.thres[11].ACLR
rstn_i => timer.thres[12].ACLR
rstn_i => timer.thres[13].ACLR
rstn_i => timer.thres[14].ACLR
rstn_i => timer.thres[15].ACLR
rstn_i => timer.thres[16].ACLR
rstn_i => timer.thres[17].ACLR
rstn_i => timer.thres[18].ACLR
rstn_i => timer.thres[19].ACLR
rstn_i => timer.thres[20].ACLR
rstn_i => timer.thres[21].ACLR
rstn_i => timer.thres[22].ACLR
rstn_i => timer.thres[23].ACLR
rstn_i => timer.thres[24].ACLR
rstn_i => timer.thres[25].ACLR
rstn_i => timer.thres[26].ACLR
rstn_i => timer.thres[27].ACLR
rstn_i => timer.thres[28].ACLR
rstn_i => timer.thres[29].ACLR
rstn_i => timer.thres[30].ACLR
rstn_i => timer.thres[31].ACLR
rstn_i => ctrl[0].ACLR
rstn_i => ctrl[1].ACLR
rstn_i => ctrl[2].ACLR
rstn_i => ctrl[3].ACLR
rstn_i => ctrl[4].ACLR
rstn_i => bus_rsp_o.err~reg0.ACLR
rstn_i => bus_rsp_o.ack~reg0.ACLR
rstn_i => bus_rsp_o.data[0]~reg0.ACLR
rstn_i => bus_rsp_o.data[1]~reg0.ACLR
rstn_i => bus_rsp_o.data[2]~reg0.ACLR
rstn_i => bus_rsp_o.data[3]~reg0.ACLR
rstn_i => bus_rsp_o.data[4]~reg0.ACLR
rstn_i => bus_rsp_o.data[5]~reg0.ACLR
rstn_i => bus_rsp_o.data[6]~reg0.ACLR
rstn_i => bus_rsp_o.data[7]~reg0.ACLR
rstn_i => bus_rsp_o.data[8]~reg0.ACLR
rstn_i => bus_rsp_o.data[9]~reg0.ACLR
rstn_i => bus_rsp_o.data[10]~reg0.ACLR
rstn_i => bus_rsp_o.data[11]~reg0.ACLR
rstn_i => bus_rsp_o.data[12]~reg0.ACLR
rstn_i => bus_rsp_o.data[13]~reg0.ACLR
rstn_i => bus_rsp_o.data[14]~reg0.ACLR
rstn_i => bus_rsp_o.data[15]~reg0.ACLR
rstn_i => bus_rsp_o.data[16]~reg0.ACLR
rstn_i => bus_rsp_o.data[17]~reg0.ACLR
rstn_i => bus_rsp_o.data[18]~reg0.ACLR
rstn_i => bus_rsp_o.data[19]~reg0.ACLR
rstn_i => bus_rsp_o.data[20]~reg0.ACLR
rstn_i => bus_rsp_o.data[21]~reg0.ACLR
rstn_i => bus_rsp_o.data[22]~reg0.ACLR
rstn_i => bus_rsp_o.data[23]~reg0.ACLR
rstn_i => bus_rsp_o.data[24]~reg0.ACLR
rstn_i => bus_rsp_o.data[25]~reg0.ACLR
rstn_i => bus_rsp_o.data[26]~reg0.ACLR
rstn_i => bus_rsp_o.data[27]~reg0.ACLR
rstn_i => bus_rsp_o.data[28]~reg0.ACLR
rstn_i => bus_rsp_o.data[29]~reg0.ACLR
rstn_i => bus_rsp_o.data[30]~reg0.ACLR
rstn_i => bus_rsp_o.data[31]~reg0.ACLR
rstn_i => irq_pnd.ACLR
rstn_i => timer.count[0].ACLR
rstn_i => timer.count[1].ACLR
rstn_i => timer.count[2].ACLR
rstn_i => timer.count[3].ACLR
rstn_i => timer.count[4].ACLR
rstn_i => timer.count[5].ACLR
rstn_i => timer.count[6].ACLR
rstn_i => timer.count[7].ACLR
rstn_i => timer.count[8].ACLR
rstn_i => timer.count[9].ACLR
rstn_i => timer.count[10].ACLR
rstn_i => timer.count[11].ACLR
rstn_i => timer.count[12].ACLR
rstn_i => timer.count[13].ACLR
rstn_i => timer.count[14].ACLR
rstn_i => timer.count[15].ACLR
rstn_i => timer.count[16].ACLR
rstn_i => timer.count[17].ACLR
rstn_i => timer.count[18].ACLR
rstn_i => timer.count[19].ACLR
rstn_i => timer.count[20].ACLR
rstn_i => timer.count[21].ACLR
rstn_i => timer.count[22].ACLR
rstn_i => timer.count[23].ACLR
rstn_i => timer.count[24].ACLR
rstn_i => timer.count[25].ACLR
rstn_i => timer.count[26].ACLR
rstn_i => timer.count[27].ACLR
rstn_i => timer.count[28].ACLR
rstn_i => timer.count[29].ACLR
rstn_i => timer.count[30].ACLR
rstn_i => timer.count[31].ACLR
rstn_i => timer.tick.ACLR
bus_req_i.fence => ~NO_FANOUT~
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => ctrl.OUTPUTSELECT
bus_req_i.rw => irq_clr.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => timer.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.rw => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => irq_clr.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.OUTPUTSELECT
bus_req_i.stb => bus_rsp_o.ack~reg0.DATAIN
bus_req_i.stb => ctrl[4].ENA
bus_req_i.stb => ctrl[3].ENA
bus_req_i.stb => ctrl[2].ENA
bus_req_i.stb => ctrl[1].ENA
bus_req_i.stb => ctrl[0].ENA
bus_req_i.stb => timer.thres[31].ENA
bus_req_i.stb => timer.thres[30].ENA
bus_req_i.stb => timer.thres[29].ENA
bus_req_i.stb => timer.thres[28].ENA
bus_req_i.stb => timer.thres[27].ENA
bus_req_i.stb => timer.thres[26].ENA
bus_req_i.stb => timer.thres[25].ENA
bus_req_i.stb => timer.thres[24].ENA
bus_req_i.stb => timer.thres[23].ENA
bus_req_i.stb => timer.thres[22].ENA
bus_req_i.stb => timer.thres[21].ENA
bus_req_i.stb => timer.thres[20].ENA
bus_req_i.stb => timer.thres[19].ENA
bus_req_i.stb => timer.thres[18].ENA
bus_req_i.stb => timer.thres[17].ENA
bus_req_i.stb => timer.thres[16].ENA
bus_req_i.stb => timer.thres[15].ENA
bus_req_i.stb => timer.thres[14].ENA
bus_req_i.stb => timer.thres[13].ENA
bus_req_i.stb => timer.thres[12].ENA
bus_req_i.stb => timer.thres[11].ENA
bus_req_i.stb => timer.thres[10].ENA
bus_req_i.stb => timer.thres[9].ENA
bus_req_i.stb => timer.thres[8].ENA
bus_req_i.stb => timer.thres[7].ENA
bus_req_i.stb => timer.thres[6].ENA
bus_req_i.stb => timer.thres[5].ENA
bus_req_i.stb => timer.thres[4].ENA
bus_req_i.stb => timer.thres[3].ENA
bus_req_i.stb => timer.thres[2].ENA
bus_req_i.stb => timer.thres[1].ENA
bus_req_i.stb => timer.thres[0].ENA
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => ctrl.DATAB
bus_req_i.data[0] => timer.DATAB
bus_req_i.data[1] => ctrl.DATAB
bus_req_i.data[1] => timer.DATAB
bus_req_i.data[2] => ctrl.DATAB
bus_req_i.data[2] => timer.DATAB
bus_req_i.data[3] => ctrl.DATAB
bus_req_i.data[3] => timer.DATAB
bus_req_i.data[4] => ctrl.DATAB
bus_req_i.data[4] => timer.DATAB
bus_req_i.data[5] => timer.DATAB
bus_req_i.data[6] => timer.DATAB
bus_req_i.data[7] => timer.DATAB
bus_req_i.data[8] => timer.DATAB
bus_req_i.data[9] => timer.DATAB
bus_req_i.data[10] => timer.DATAB
bus_req_i.data[11] => timer.DATAB
bus_req_i.data[12] => timer.DATAB
bus_req_i.data[13] => timer.DATAB
bus_req_i.data[14] => timer.DATAB
bus_req_i.data[15] => timer.DATAB
bus_req_i.data[16] => timer.DATAB
bus_req_i.data[17] => timer.DATAB
bus_req_i.data[18] => timer.DATAB
bus_req_i.data[19] => timer.DATAB
bus_req_i.data[20] => timer.DATAB
bus_req_i.data[21] => timer.DATAB
bus_req_i.data[22] => timer.DATAB
bus_req_i.data[23] => timer.DATAB
bus_req_i.data[24] => timer.DATAB
bus_req_i.data[25] => timer.DATAB
bus_req_i.data[26] => timer.DATAB
bus_req_i.data[27] => timer.DATAB
bus_req_i.data[28] => timer.DATAB
bus_req_i.data[29] => timer.DATAB
bus_req_i.data[30] => irq_clr.DATAB
bus_req_i.data[30] => timer.DATAB
bus_req_i.data[31] => timer.DATAB
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Mux0.IN1
bus_req_i.addr[2] => Mux1.IN2
bus_req_i.addr[2] => Mux2.IN2
bus_req_i.addr[2] => Mux3.IN2
bus_req_i.addr[2] => Mux4.IN2
bus_req_i.addr[2] => Mux5.IN2
bus_req_i.addr[2] => Mux6.IN2
bus_req_i.addr[2] => Mux7.IN2
bus_req_i.addr[2] => Mux8.IN2
bus_req_i.addr[2] => Mux9.IN2
bus_req_i.addr[2] => Mux10.IN2
bus_req_i.addr[2] => Mux11.IN2
bus_req_i.addr[2] => Mux12.IN2
bus_req_i.addr[2] => Mux13.IN2
bus_req_i.addr[2] => Mux14.IN2
bus_req_i.addr[2] => Mux15.IN2
bus_req_i.addr[2] => Mux16.IN2
bus_req_i.addr[2] => Mux17.IN2
bus_req_i.addr[2] => Mux18.IN2
bus_req_i.addr[2] => Mux19.IN2
bus_req_i.addr[2] => Mux20.IN2
bus_req_i.addr[2] => Mux21.IN2
bus_req_i.addr[2] => Mux22.IN2
bus_req_i.addr[2] => Mux23.IN2
bus_req_i.addr[2] => Mux24.IN2
bus_req_i.addr[2] => Mux25.IN2
bus_req_i.addr[2] => Mux26.IN2
bus_req_i.addr[2] => Mux27.IN1
bus_req_i.addr[2] => Mux28.IN1
bus_req_i.addr[2] => Mux29.IN1
bus_req_i.addr[2] => Mux30.IN1
bus_req_i.addr[2] => Mux31.IN1
bus_req_i.addr[2] => Equal0.IN1
bus_req_i.addr[2] => Equal1.IN1
bus_req_i.addr[3] => Mux0.IN0
bus_req_i.addr[3] => Mux1.IN1
bus_req_i.addr[3] => Mux2.IN1
bus_req_i.addr[3] => Mux3.IN1
bus_req_i.addr[3] => Mux4.IN1
bus_req_i.addr[3] => Mux5.IN1
bus_req_i.addr[3] => Mux6.IN1
bus_req_i.addr[3] => Mux7.IN1
bus_req_i.addr[3] => Mux8.IN1
bus_req_i.addr[3] => Mux9.IN1
bus_req_i.addr[3] => Mux10.IN1
bus_req_i.addr[3] => Mux11.IN1
bus_req_i.addr[3] => Mux12.IN1
bus_req_i.addr[3] => Mux13.IN1
bus_req_i.addr[3] => Mux14.IN1
bus_req_i.addr[3] => Mux15.IN1
bus_req_i.addr[3] => Mux16.IN1
bus_req_i.addr[3] => Mux17.IN1
bus_req_i.addr[3] => Mux18.IN1
bus_req_i.addr[3] => Mux19.IN1
bus_req_i.addr[3] => Mux20.IN1
bus_req_i.addr[3] => Mux21.IN1
bus_req_i.addr[3] => Mux22.IN1
bus_req_i.addr[3] => Mux23.IN1
bus_req_i.addr[3] => Mux24.IN1
bus_req_i.addr[3] => Mux25.IN1
bus_req_i.addr[3] => Mux26.IN1
bus_req_i.addr[3] => Mux27.IN0
bus_req_i.addr[3] => Mux28.IN0
bus_req_i.addr[3] => Mux29.IN0
bus_req_i.addr[3] => Mux30.IN0
bus_req_i.addr[3] => Mux31.IN0
bus_req_i.addr[3] => Equal0.IN0
bus_req_i.addr[3] => Equal1.IN0
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= bus_rsp_o.err~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.ack <= bus_rsp_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= bus_rsp_o.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= bus_rsp_o.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= bus_rsp_o.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= bus_rsp_o.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= bus_rsp_o.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= bus_rsp_o.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= bus_rsp_o.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= bus_rsp_o.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= bus_rsp_o.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= bus_rsp_o.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= bus_rsp_o.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= bus_rsp_o.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= bus_rsp_o.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= bus_rsp_o.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= bus_rsp_o.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= bus_rsp_o.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= bus_rsp_o.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= bus_rsp_o.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= bus_rsp_o.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= bus_rsp_o.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= bus_rsp_o.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= bus_rsp_o.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= bus_rsp_o.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= bus_rsp_o.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= bus_rsp_o.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= bus_rsp_o.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= bus_rsp_o.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= bus_rsp_o.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= bus_rsp_o.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= bus_rsp_o.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= bus_rsp_o.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= bus_rsp_o.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux32.IN7
clkgen_i[1] => Mux32.IN6
clkgen_i[2] => Mux32.IN5
clkgen_i[3] => Mux32.IN4
clkgen_i[4] => Mux32.IN3
clkgen_i[5] => Mux32.IN2
clkgen_i[6] => Mux32.IN1
clkgen_i[7] => Mux32.IN0
irq_o <= irq_pnd.DB_MAX_OUTPUT_PORT_TYPE


|top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst
clk_i => buf_adr[0].CLK
clk_i => buf_adr[1].CLK
clk_i => buf_ack.CLK
clk_i => sysinfo[0][0].CLK
clk_i => sysinfo[0][1].CLK
clk_i => sysinfo[0][2].CLK
clk_i => sysinfo[0][3].CLK
clk_i => sysinfo[0][4].CLK
clk_i => sysinfo[0][5].CLK
clk_i => sysinfo[0][6].CLK
clk_i => sysinfo[0][7].CLK
clk_i => sysinfo[0][8].CLK
clk_i => sysinfo[0][9].CLK
clk_i => sysinfo[0][10].CLK
clk_i => sysinfo[0][11].CLK
clk_i => sysinfo[0][12].CLK
clk_i => sysinfo[0][13].CLK
clk_i => sysinfo[0][14].CLK
clk_i => sysinfo[0][15].CLK
clk_i => sysinfo[0][16].CLK
clk_i => sysinfo[0][17].CLK
clk_i => sysinfo[0][18].CLK
clk_i => sysinfo[0][19].CLK
clk_i => sysinfo[0][20].CLK
clk_i => sysinfo[0][21].CLK
clk_i => sysinfo[0][22].CLK
clk_i => sysinfo[0][23].CLK
clk_i => sysinfo[0][24].CLK
clk_i => sysinfo[0][25].CLK
clk_i => sysinfo[0][26].CLK
clk_i => sysinfo[0][27].CLK
clk_i => sysinfo[0][28].CLK
clk_i => sysinfo[0][29].CLK
clk_i => sysinfo[0][30].CLK
clk_i => sysinfo[0][31].CLK
rstn_i => sysinfo[0][0].ACLR
rstn_i => sysinfo[0][1].ACLR
rstn_i => sysinfo[0][2].ACLR
rstn_i => sysinfo[0][3].ACLR
rstn_i => sysinfo[0][4].ACLR
rstn_i => sysinfo[0][5].ACLR
rstn_i => sysinfo[0][6].ACLR
rstn_i => sysinfo[0][7].ACLR
rstn_i => sysinfo[0][8].PRESET
rstn_i => sysinfo[0][9].ACLR
rstn_i => sysinfo[0][10].ACLR
rstn_i => sysinfo[0][11].ACLR
rstn_i => sysinfo[0][12].ACLR
rstn_i => sysinfo[0][13].PRESET
rstn_i => sysinfo[0][14].PRESET
rstn_i => sysinfo[0][15].PRESET
rstn_i => sysinfo[0][16].PRESET
rstn_i => sysinfo[0][17].ACLR
rstn_i => sysinfo[0][18].PRESET
rstn_i => sysinfo[0][19].ACLR
rstn_i => sysinfo[0][20].PRESET
rstn_i => sysinfo[0][21].PRESET
rstn_i => sysinfo[0][22].PRESET
rstn_i => sysinfo[0][23].PRESET
rstn_i => sysinfo[0][24].PRESET
rstn_i => sysinfo[0][25].ACLR
rstn_i => sysinfo[0][26].PRESET
rstn_i => sysinfo[0][27].ACLR
rstn_i => sysinfo[0][28].ACLR
rstn_i => sysinfo[0][29].ACLR
rstn_i => sysinfo[0][30].ACLR
rstn_i => sysinfo[0][31].ACLR
rstn_i => buf_adr[0].ACLR
rstn_i => buf_adr[1].ACLR
rstn_i => buf_ack.ACLR
bus_req_i.fence => ~NO_FANOUT~
bus_req_i.rvso => ~NO_FANOUT~
bus_req_i.priv => ~NO_FANOUT~
bus_req_i.src => ~NO_FANOUT~
bus_req_i.rw => sysinfo_0_write.IN0
bus_req_i.stb => sysinfo_0_write.IN1
bus_req_i.stb => buf_ack.DATAIN
bus_req_i.stb => buf_adr[0].ENA
bus_req_i.stb => buf_adr[1].ENA
bus_req_i.ben[0] => ~NO_FANOUT~
bus_req_i.ben[1] => ~NO_FANOUT~
bus_req_i.ben[2] => ~NO_FANOUT~
bus_req_i.ben[3] => ~NO_FANOUT~
bus_req_i.data[0] => sysinfo[0][0].DATAIN
bus_req_i.data[1] => sysinfo[0][1].DATAIN
bus_req_i.data[2] => sysinfo[0][2].DATAIN
bus_req_i.data[3] => sysinfo[0][3].DATAIN
bus_req_i.data[4] => sysinfo[0][4].DATAIN
bus_req_i.data[5] => sysinfo[0][5].DATAIN
bus_req_i.data[6] => sysinfo[0][6].DATAIN
bus_req_i.data[7] => sysinfo[0][7].DATAIN
bus_req_i.data[8] => sysinfo[0][8].DATAIN
bus_req_i.data[9] => sysinfo[0][9].DATAIN
bus_req_i.data[10] => sysinfo[0][10].DATAIN
bus_req_i.data[11] => sysinfo[0][11].DATAIN
bus_req_i.data[12] => sysinfo[0][12].DATAIN
bus_req_i.data[13] => sysinfo[0][13].DATAIN
bus_req_i.data[14] => sysinfo[0][14].DATAIN
bus_req_i.data[15] => sysinfo[0][15].DATAIN
bus_req_i.data[16] => sysinfo[0][16].DATAIN
bus_req_i.data[17] => sysinfo[0][17].DATAIN
bus_req_i.data[18] => sysinfo[0][18].DATAIN
bus_req_i.data[19] => sysinfo[0][19].DATAIN
bus_req_i.data[20] => sysinfo[0][20].DATAIN
bus_req_i.data[21] => sysinfo[0][21].DATAIN
bus_req_i.data[22] => sysinfo[0][22].DATAIN
bus_req_i.data[23] => sysinfo[0][23].DATAIN
bus_req_i.data[24] => sysinfo[0][24].DATAIN
bus_req_i.data[25] => sysinfo[0][25].DATAIN
bus_req_i.data[26] => sysinfo[0][26].DATAIN
bus_req_i.data[27] => sysinfo[0][27].DATAIN
bus_req_i.data[28] => sysinfo[0][28].DATAIN
bus_req_i.data[29] => sysinfo[0][29].DATAIN
bus_req_i.data[30] => sysinfo[0][30].DATAIN
bus_req_i.data[31] => sysinfo[0][31].DATAIN
bus_req_i.addr[0] => ~NO_FANOUT~
bus_req_i.addr[1] => ~NO_FANOUT~
bus_req_i.addr[2] => Equal0.IN1
bus_req_i.addr[2] => buf_adr[0].DATAIN
bus_req_i.addr[3] => Equal0.IN0
bus_req_i.addr[3] => buf_adr[1].DATAIN
bus_req_i.addr[4] => ~NO_FANOUT~
bus_req_i.addr[5] => ~NO_FANOUT~
bus_req_i.addr[6] => ~NO_FANOUT~
bus_req_i.addr[7] => ~NO_FANOUT~
bus_req_i.addr[8] => ~NO_FANOUT~
bus_req_i.addr[9] => ~NO_FANOUT~
bus_req_i.addr[10] => ~NO_FANOUT~
bus_req_i.addr[11] => ~NO_FANOUT~
bus_req_i.addr[12] => ~NO_FANOUT~
bus_req_i.addr[13] => ~NO_FANOUT~
bus_req_i.addr[14] => ~NO_FANOUT~
bus_req_i.addr[15] => ~NO_FANOUT~
bus_req_i.addr[16] => ~NO_FANOUT~
bus_req_i.addr[17] => ~NO_FANOUT~
bus_req_i.addr[18] => ~NO_FANOUT~
bus_req_i.addr[19] => ~NO_FANOUT~
bus_req_i.addr[20] => ~NO_FANOUT~
bus_req_i.addr[21] => ~NO_FANOUT~
bus_req_i.addr[22] => ~NO_FANOUT~
bus_req_i.addr[23] => ~NO_FANOUT~
bus_req_i.addr[24] => ~NO_FANOUT~
bus_req_i.addr[25] => ~NO_FANOUT~
bus_req_i.addr[26] => ~NO_FANOUT~
bus_req_i.addr[27] => ~NO_FANOUT~
bus_req_i.addr[28] => ~NO_FANOUT~
bus_req_i.addr[29] => ~NO_FANOUT~
bus_req_i.addr[30] => ~NO_FANOUT~
bus_req_i.addr[31] => ~NO_FANOUT~
bus_rsp_o.err <= <GND>
bus_rsp_o.ack <= buf_ack.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[18] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[19] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[20] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[21] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[22] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[23] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[24] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[25] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[27] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[28] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[29] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[30] <= data.DB_MAX_OUTPUT_PORT_TYPE
bus_rsp_o.data[31] <= data.DB_MAX_OUTPUT_PORT_TYPE


