report_timing -group REGOUT -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group REGOUT
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Tue Mar 17 18:54:22 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[91] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[131] (net)                                                0.00       0.16 r
  U1925/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[91] (net)                            4                   0.00       0.25 r
  io_cmd_o[91] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[69] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[109] (net)                                                0.00       0.17 r
  U1881/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[69] (net)                            4                   0.00       0.25 r
  io_cmd_o[69] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[68] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[108] (net)                                                0.00       0.17 r
  U1879/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[68] (net)                            4                   0.00       0.25 r
  io_cmd_o[68] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[66] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[106] (net)                                                0.00       0.17 r
  U1875/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[66] (net)                            4                   0.00       0.25 r
  io_cmd_o[66] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[89] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[129] (net)                                                0.00       0.17 r
  U1921/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[89] (net)                            4                   0.00       0.25 r
  io_cmd_o[89] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[79] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[119] (net)                                                0.00       0.17 r
  U1901/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[79] (net)                            4                   0.00       0.25 r
  io_cmd_o[79] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)           0.04      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[90] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[130] (net)                                                0.00       0.17 r
  U1923/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[90] (net)                            4                   0.00       0.25 r
  io_cmd_o[90] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[78] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[118] (net)                                                0.00       0.17 r
  U1899/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[78] (net)                            4                   0.00       0.25 r
  io_cmd_o[78] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[84] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[124] (net)                                                0.00       0.16 r
  U1911/Q (AND2X1)                                        0.08      0.08 *     0.25 r
  io_cmd_o[84] (net)                            4                   0.00       0.25 r
  io_cmd_o[84] (out)                                      0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[67] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[107] (net)                                                0.00       0.17 r
  U1877/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[67] (net)                            4                   0.00       0.25 r
  io_cmd_o[67] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[77] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[117] (net)                                                0.00       0.17 r
  U1897/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[77] (net)                            4                   0.00       0.25 r
  io_cmd_o[77] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)           0.04      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[85] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[125] (net)                                                0.00       0.17 r
  U1913/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[85] (net)                            4                   0.00       0.25 r
  io_cmd_o[85] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[71] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[111] (net)                                                0.00       0.17 r
  U1885/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[71] (net)                            4                   0.00       0.25 r
  io_cmd_o[71] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[83] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[123] (net)                                                0.00       0.17 r
  U1909/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[83] (net)                            4                   0.00       0.25 r
  io_cmd_o[83] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[93] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[133] (net)                                                0.00       0.17 r
  U1929/Q (AND2X1)                                        0.06      0.07 *     0.25 r
  io_cmd_o[93] (net)                            4                   0.00       0.25 r
  io_cmd_o[93] (out)                                      0.06      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[62] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[102] (net)                                                0.00       0.17 r
  U1867/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[62] (net)                            4                   0.00       0.25 r
  io_cmd_o[62] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[73] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[113] (net)                                                0.00       0.17 r
  U1889/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[73] (net)                            4                   0.00       0.25 r
  io_cmd_o[73] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)          0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[119] (net)                                0.00       0.16 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)          0.00       0.16 r
  fifo_lo[159] (net)                                                0.00       0.16 r
  U1981/Q (AND2X1)                                        0.08      0.09 *     0.25 r
  io_cmd_o[119] (net)                           4                   0.00       0.25 r
  io_cmd_o[119] (out)                                     0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)           0.04      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[88] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[128] (net)                                                0.00       0.17 r
  U1919/Q (AND2X1)                                        0.08      0.08 *     0.25 r
  io_cmd_o[88] (net)                            4                   0.00       0.25 r
  io_cmd_o[88] (out)                                      0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[74] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[114] (net)                                                0.00       0.17 r
  U1891/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[74] (net)                            4                   0.00       0.25 r
  io_cmd_o[74] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[64] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[104] (net)                                                0.00       0.17 r
  U1871/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[64] (net)                            4                   0.00       0.25 r
  io_cmd_o[64] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[75] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[115] (net)                                                0.00       0.17 r
  U1893/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[75] (net)                            4                   0.00       0.25 r
  io_cmd_o[75] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[82] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[122] (net)                                                0.00       0.17 r
  U1907/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[82] (net)                            4                   0.00       0.25 r
  io_cmd_o[82] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[63] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[103] (net)                                                0.00       0.17 r
  U1869/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[63] (net)                            4                   0.00       0.25 r
  io_cmd_o[63] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[87] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[127] (net)                                                0.00       0.17 r
  U1917/Q (AND2X1)                                        0.08      0.08 *     0.25 r
  io_cmd_o[87] (net)                            4                   0.00       0.25 r
  io_cmd_o[87] (out)                                      0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)          0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[121] (net)                                0.00       0.16 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)          0.00       0.16 r
  fifo_lo[161] (net)                                                0.00       0.16 r
  U1985/Q (AND2X1)                                        0.08      0.08 *     0.25 r
  io_cmd_o[121] (net)                           4                   0.00       0.25 r
  io_cmd_o[121] (out)                                     0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)          0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[118] (net)                                0.00       0.16 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)          0.00       0.16 r
  fifo_lo[158] (net)                                                0.00       0.16 r
  U1979/Q (AND2X1)                                        0.08      0.09 *     0.25 r
  io_cmd_o[118] (net)                           4                   0.00       0.25 r
  io_cmd_o[118] (out)                                     0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[76] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[116] (net)                                                0.00       0.17 r
  U1895/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[76] (net)                            4                   0.00       0.25 r
  io_cmd_o[76] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[70] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[110] (net)                                                0.00       0.17 r
  U1883/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[70] (net)                            4                   0.00       0.25 r
  io_cmd_o[70] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)          0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[120] (net)                                0.00       0.16 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)          0.00       0.16 r
  fifo_lo[160] (net)                                                0.00       0.16 r
  U1983/Q (AND2X1)                                        0.08      0.09 *     0.25 r
  io_cmd_o[120] (net)                           4                   0.00       0.25 r
  io_cmd_o[120] (out)                                     0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[72] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[112] (net)                                                0.00       0.17 r
  U1887/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[72] (net)                            4                   0.00       0.25 r
  io_cmd_o[72] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)          0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[117] (net)                                0.00       0.16 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)          0.00       0.16 r
  fifo_lo[157] (net)                                                0.00       0.16 r
  U1977/Q (AND2X1)                                        0.08      0.09 *     0.25 r
  io_cmd_o[117] (net)                           4                   0.00       0.25 r
  io_cmd_o[117] (out)                                     0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[86] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[126] (net)                                                0.00       0.17 r
  U1915/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[86] (net)                            4                   0.00       0.25 r
  io_cmd_o[86] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[95] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[135] (net)                                                0.00       0.18 r
  U1933/Q (AND2X1)                                        0.06      0.07 *     0.25 r
  io_cmd_o[95] (net)                            4                   0.00       0.25 r
  io_cmd_o[95] (out)                                      0.06      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)          0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[116] (net)                                0.00       0.16 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)          0.00       0.16 r
  fifo_lo[156] (net)                                                0.00       0.16 r
  U1975/Q (AND2X1)                                        0.09      0.09 *     0.25 r
  io_cmd_o[116] (net)                           4                   0.00       0.25 r
  io_cmd_o[116] (out)                                     0.09      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[80] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[120] (net)                                                0.00       0.17 r
  U1903/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[80] (net)                            4                   0.00       0.25 r
  io_cmd_o[80] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[65] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[105] (net)                                                0.00       0.17 r
  U1873/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[65] (net)                            4                   0.00       0.25 r
  io_cmd_o[65] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[81] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[121] (net)                                                0.00       0.17 r
  U1905/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[81] (net)                            4                   0.00       0.25 r
  io_cmd_o[81] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[92] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[132] (net)                                                0.00       0.17 r
  U1927/Q (AND2X1)                                        0.06      0.08 *     0.25 r
  io_cmd_o[92] (net)                            4                   0.00       0.25 r
  io_cmd_o[92] (out)                                      0.06      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[61] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[101] (net)                                                0.00       0.17 r
  U1865/Q (AND2X1)                                        0.08      0.08 *     0.25 r
  io_cmd_o[61] (net)                            4                   0.00       0.25 r
  io_cmd_o[61] (out)                                      0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[60] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[100] (net)                                                0.00       0.17 r
  U1863/Q (AND2X1)                                        0.08      0.08 *     0.25 r
  io_cmd_o[60] (net)                            4                   0.00       0.25 r
  io_cmd_o[60] (out)                                      0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)           0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[94] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[134] (net)                                                0.00       0.18 r
  U1931/Q (AND2X1)                                        0.06      0.07 *     0.25 r
  io_cmd_o[94] (net)                            4                   0.00       0.25 r
  io_cmd_o[94] (out)                                      0.06      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)          0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[114] (net)                                0.00       0.17 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)          0.00       0.17 r
  fifo_lo[154] (net)                                                0.00       0.17 r
  U1971/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[114] (net)                           4                   0.00       0.25 r
  io_cmd_o[114] (out)                                     0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)           0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[96] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[136] (net)                                                0.00       0.18 r
  U1935/Q (AND2X1)                                        0.05      0.07 *     0.25 r
  io_cmd_o[96] (net)                            4                   0.00       0.25 r
  io_cmd_o[96] (out)                                      0.05      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)          0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[115] (net)                                0.00       0.17 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)          0.00       0.17 r
  fifo_lo[155] (net)                                                0.00       0.17 r
  U1973/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[115] (net)                           4                   0.00       0.25 r
  io_cmd_o[115] (out)                                     0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)          0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[112] (net)                                0.00       0.17 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)          0.00       0.17 r
  fifo_lo[152] (net)                                                0.00       0.17 r
  U1967/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[112] (net)                           4                   0.00       0.25 r
  io_cmd_o[112] (out)                                     0.07      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)          0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[113] (net)                                0.00       0.17 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)          0.00       0.17 r
  fifo_lo[153] (net)                                                0.00       0.17 r
  U1969/Q (AND2X1)                                        0.07      0.08 *     0.26 r
  io_cmd_o[113] (net)                           4                   0.00       0.26 r
  io_cmd_o[113] (out)                                     0.07      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)           0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[98] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[138] (net)                                                0.00       0.18 r
  U1939/Q (AND2X1)                                        0.06      0.08 *     0.26 r
  io_cmd_o[98] (net)                            4                   0.00       0.26 r
  io_cmd_o[98] (out)                                      0.06      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)          0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[111] (net)                                0.00       0.17 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)          0.00       0.17 r
  fifo_lo[151] (net)                                                0.00       0.17 r
  U1965/Q (AND2X1)                                        0.08      0.08 *     0.26 r
  io_cmd_o[111] (net)                           4                   0.00       0.26 r
  io_cmd_o[111] (out)                                     0.08      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)          0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[108] (net)                                0.00       0.17 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)          0.00       0.17 r
  fifo_lo[148] (net)                                                0.00       0.17 r
  U1959/Q (AND2X1)                                        0.07      0.08 *     0.26 r
  io_cmd_o[108] (net)                           4                   0.00       0.26 r
  io_cmd_o[108] (out)                                     0.07      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)          0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[110] (net)                                0.00       0.17 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)          0.00       0.17 r
  fifo_lo[150] (net)                                                0.00       0.17 r
  U1963/Q (AND2X1)                                        0.08      0.08 *     0.26 r
  io_cmd_o[110] (net)                           4                   0.00       0.26 r
  io_cmd_o[110] (out)                                     0.08      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)           0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[97] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[137] (net)                                                0.00       0.18 r
  U1937/Q (AND2X1)                                        0.06      0.08 *     0.26 r
  io_cmd_o[97] (net)                            4                   0.00       0.26 r
  io_cmd_o[97] (out)                                      0.06      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)          0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[109] (net)                                0.00       0.18 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)          0.00       0.18 r
  fifo_lo[149] (net)                                                0.00       0.18 r
  U1961/Q (AND2X1)                                        0.07      0.08 *     0.26 r
  io_cmd_o[109] (net)                           4                   0.00       0.26 r
  io_cmd_o[109] (out)                                     0.07      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)          0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[105] (net)                                0.00       0.18 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)          0.00       0.18 r
  fifo_lo[145] (net)                                                0.00       0.18 r
  U1953/Q (AND2X1)                                        0.06      0.08 *     0.26 r
  io_cmd_o[105] (net)                           4                   0.00       0.26 r
  io_cmd_o[105] (out)                                     0.06      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)           0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[99] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[139] (net)                                                0.00       0.18 r
  U1941/Q (AND2X1)                                        0.06      0.08 *     0.26 r
  io_cmd_o[99] (net)                            4                   0.00       0.26 r
  io_cmd_o[99] (out)                                      0.06      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)          0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[102] (net)                                0.00       0.18 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)          0.00       0.18 r
  fifo_lo[142] (net)                                                0.00       0.18 r
  U1947/Q (AND2X1)                                        0.06      0.08 *     0.26 r
  io_cmd_o[102] (net)                           4                   0.00       0.26 r
  io_cmd_o[102] (out)                                     0.06      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)          0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[100] (net)                                0.00       0.18 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)          0.00       0.18 r
  fifo_lo[140] (net)                                                0.00       0.18 r
  U1943/Q (AND2X1)                                        0.06      0.08 *     0.26 r
  io_cmd_o[100] (net)                           4                   0.00       0.26 r
  io_cmd_o[100] (out)                                     0.06      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)          0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[107] (net)                                0.00       0.18 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)          0.00       0.18 r
  fifo_lo[147] (net)                                                0.00       0.18 r
  U1957/Q (AND2X1)                                        0.07      0.08 *     0.26 r
  io_cmd_o[107] (net)                           4                   0.00       0.26 r
  io_cmd_o[107] (out)                                     0.07      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)          0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[106] (net)                                0.00       0.18 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)          0.00       0.18 r
  fifo_lo[146] (net)                                                0.00       0.18 r
  U1955/Q (AND2X1)                                        0.06      0.08 *     0.26 r
  io_cmd_o[106] (net)                           4                   0.00       0.26 r
  io_cmd_o[106] (out)                                     0.06      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)          0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[104] (net)                                0.00       0.18 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)          0.00       0.18 r
  fifo_lo[144] (net)                                                0.00       0.18 r
  U1951/Q (AND2X1)                                        0.07      0.08 *     0.26 r
  io_cmd_o[104] (net)                           4                   0.00       0.26 r
  io_cmd_o[104] (out)                                     0.07      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)          0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[101] (net)                                0.00       0.18 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)          0.00       0.18 r
  fifo_lo[141] (net)                                                0.00       0.18 r
  U1945/Q (AND2X1)                                        0.06      0.08 *     0.26 r
  io_cmd_o[101] (net)                           4                   0.00       0.26 r
  io_cmd_o[101] (out)                                     0.06      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)          0.07      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[103] (net)                                0.00       0.18 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)          0.00       0.18 r
  fifo_lo[143] (net)                                                0.00       0.18 r
  U1949/Q (AND2X1)                                        0.06      0.08 *     0.26 r
  io_cmd_o[103] (net)                           4                   0.00       0.26 r
  io_cmd_o[103] (out)                                     0.06      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[54] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[97] (net)                                                 0.00       0.17 r
  U1856/Q (AND2X1)                                        0.08      0.09 *     0.26 r
  io_cmd_o[54] (net)                            4                   0.00       0.26 r
  io_cmd_o[54] (out)                                      0.08      0.00 *     0.26 r
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[35] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[82] (net)                                                 0.00       0.16 r
  U1826/Q (MUX21X1)                                       0.09      0.11 *     0.27 r
  io_cmd_o[35] (net)                            5                   0.00       0.27 r
  io_cmd_o[35] (out)                                      0.09      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[20] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[18] (net)                                                 0.00       0.16 r
  U1796/Q (MUX21X1)                                       0.10      0.11 *     0.27 r
  io_cmd_o[20] (net)                            4                   0.00       0.27 r
  io_cmd_o[20] (out)                                      0.10      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[32] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[79] (net)                                                 0.00       0.16 r
  U1820/Q (MUX21X1)                                       0.09      0.11 *     0.27 r
  io_cmd_o[32] (net)                            4                   0.00       0.27 r
  io_cmd_o[32] (out)                                      0.09      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[21] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[68] (net)                                                 0.00       0.16 r
  U1798/Q (MUX21X1)                                       0.09      0.11 *     0.27 r
  io_cmd_o[21] (net)                            4                   0.00       0.27 r
  io_cmd_o[21] (out)                                      0.09      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[22] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[69] (net)                                                 0.00       0.16 r
  U1800/Q (MUX21X1)                                       0.09      0.11 *     0.27 r
  io_cmd_o[22] (net)                            4                   0.00       0.27 r
  io_cmd_o[22] (out)                                      0.09      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[29] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[76] (net)                                                 0.00       0.16 r
  U1814/Q (MUX21X1)                                       0.09      0.11 *     0.27 r
  io_cmd_o[29] (net)                            4                   0.00       0.27 r
  io_cmd_o[29] (out)                                      0.09      0.00 *     0.27 r
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[23] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[21] (net)                                                 0.00       0.16 r
  U1802/Q (MUX21X1)                                       0.10      0.11 *     0.27 r
  io_cmd_o[23] (net)                            4                   0.00       0.27 r
  io_cmd_o[23] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[34] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[81] (net)                                                 0.00       0.16 r
  U1824/Q (MUX21X1)                                       0.10      0.11 *     0.27 r
  io_cmd_o[34] (net)                            4                   0.00       0.27 r
  io_cmd_o[34] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[36] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[83] (net)                                                 0.00       0.16 r
  U1828/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[36] (net)                            5                   0.00       0.28 r
  io_cmd_o[36] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[26] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[26] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[73] (net)                                                 0.00       0.16 r
  U1808/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[26] (net)                            5                   0.00       0.28 r
  io_cmd_o[26] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[58] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[98] (net)                                                 0.00       0.18 r
  U1858/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[58] (net)                            4                   0.00       0.28 r
  io_cmd_o[58] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[27] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[74] (net)                                                 0.00       0.16 r
  U1810/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[27] (net)                            5                   0.00       0.28 r
  io_cmd_o[27] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[0] (net)                                  0.00       0.16 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)            0.00       0.16 r
  fifo_lo[48] (net)                                                 0.00       0.16 r
  U5080/Q (AND2X1)                                        0.14      0.11 *     0.28 r
  io_cmd_o[0] (net)                             4                   0.00       0.28 r
  io_cmd_o[0] (out)                                       0.14      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[59] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[99] (net)                                                 0.00       0.18 r
  U1861/Q (AND2X1)                                        0.11      0.10 *     0.28 r
  io_cmd_o[59] (net)                            4                   0.00       0.28 r
  io_cmd_o[59] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[33] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[80] (net)                                                 0.00       0.16 r
  U1822/Q (MUX21X1)                                       0.10      0.12 *     0.28 r
  io_cmd_o[33] (net)                            4                   0.00       0.28 r
  io_cmd_o[33] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[24] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[71] (net)                                                 0.00       0.17 r
  U1804/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[24] (net)                            5                   0.00       0.28 r
  io_cmd_o[24] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[31] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[78] (net)                                                 0.00       0.16 r
  U1818/Q (MUX21X1)                                       0.11      0.12 *     0.28 r
  io_cmd_o[31] (net)                            4                   0.00       0.28 r
  io_cmd_o[31] (out)                                      0.11      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[28] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[26] (net)                                                 0.00       0.17 r
  U1812/Q (MUX21X1)                                       0.10      0.11 *     0.28 r
  io_cmd_o[28] (net)                            4                   0.00       0.28 r
  io_cmd_o[28] (out)                                      0.10      0.00 *     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[25] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[72] (net)                                                 0.00       0.16 r
  U1806/Q (MUX21X1)                                       0.12      0.12 *     0.29 r
  io_cmd_o[25] (net)                            6                   0.00       0.29 r
  io_cmd_o[25] (out)                                      0.12      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[40] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[87] (net)                                                 0.00       0.16 r
  U1836/Q (MUX21X1)                                       0.13      0.13 *     0.29 r
  io_cmd_o[40] (net)                            5                   0.00       0.29 r
  io_cmd_o[40] (out)                                      0.13      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[30] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[77] (net)                                                 0.00       0.17 r
  U1816/Q (MUX21X1)                                       0.11      0.12 *     0.29 r
  io_cmd_o[30] (net)                            4                   0.00       0.29 r
  io_cmd_o[30] (out)                                      0.11      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[41] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[39] (net)                                                 0.00       0.16 r
  U1838/Q (MUX21X1)                                       0.13      0.13 *     0.29 r
  io_cmd_o[41] (net)                            5                   0.00       0.29 r
  io_cmd_o[41] (out)                                      0.13      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[42] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[42] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[89] (net)                                                 0.00       0.16 r
  U1840/Q (MUX21X1)                                       0.13      0.13 *     0.29 r
  io_cmd_o[42] (net)                            5                   0.00       0.29 r
  io_cmd_o[42] (out)                                      0.13      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[38] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[36] (net)                                                 0.00       0.16 r
  U1832/Q (MUX21X1)                                       0.13      0.13 *     0.29 r
  io_cmd_o[38] (net)                            5                   0.00       0.29 r
  io_cmd_o[38] (out)                                      0.13      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[39] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[37] (net)                                                 0.00       0.16 r
  U1834/Q (MUX21X1)                                       0.14      0.13 *     0.29 r
  io_cmd_o[39] (net)                            5                   0.00       0.29 r
  io_cmd_o[39] (out)                                      0.14      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[45] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[43] (net)                                                 0.00       0.16 r
  U1846/Q (MUX21X1)                                       0.13      0.13 *     0.29 r
  io_cmd_o[45] (net)                            4                   0.00       0.29 r
  io_cmd_o[45] (out)                                      0.13      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[43] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[41] (net)                                                 0.00       0.16 r
  U1842/Q (MUX21X1)                                       0.14      0.13 *     0.29 r
  io_cmd_o[43] (net)                            5                   0.00       0.29 r
  io_cmd_o[43] (out)                                      0.14      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[5] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[3] (net)                                                  0.00       0.16 r
  U1766/Q (MUX21X1)                                       0.14      0.13 *     0.29 r
  io_cmd_o[5] (net)                             4                   0.00       0.29 r
  io_cmd_o[5] (out)                                       0.14      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[46] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[93] (net)                                                 0.00       0.16 r
  U1848/Q (MUX21X1)                                       0.13      0.13 *     0.29 r
  io_cmd_o[46] (net)                            4                   0.00       0.29 r
  io_cmd_o[46] (out)                                      0.13      0.00 *     0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[15] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[13] (net)                                                 0.00       0.16 r
  U1786/Q (MUX21X1)                                       0.14      0.13 *     0.29 r
  io_cmd_o[15] (net)                            4                   0.00       0.29 r
  io_cmd_o[15] (out)                                      0.14      0.00 *     0.30 r
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[6] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[4] (net)                                                  0.00       0.16 r
  U1768/Q (MUX21X1)                                       0.14      0.13 *     0.29 r
  io_cmd_o[6] (net)                             4                   0.00       0.29 r
  io_cmd_o[6] (out)                                       0.14      0.00 *     0.30 r
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[44] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[42] (net)                                                 0.00       0.16 r
  U1844/Q (MUX21X1)                                       0.14      0.13 *     0.29 r
  io_cmd_o[44] (net)                            4                   0.00       0.29 r
  io_cmd_o[44] (out)                                      0.14      0.00 *     0.30 r
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[14] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[12] (net)                                                 0.00       0.16 r
  U1784/Q (MUX21X1)                                       0.14      0.13 *     0.29 r
  io_cmd_o[14] (net)                            4                   0.00       0.29 r
  io_cmd_o[14] (out)                                      0.14      0.00 *     0.30 r
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[51] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[51] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[94] (net)                                                 0.00       0.16 r
  U1850/Q (MUX21X1)                                       0.14      0.13 *     0.29 r
  io_cmd_o[51] (net)                            4                   0.00       0.29 r
  io_cmd_o[51] (out)                                      0.14      0.00 *     0.30 r
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[37] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[35] (net)                                                 0.00       0.16 r
  U1830/Q (MUX21X1)                                       0.14      0.13 *     0.30 r
  io_cmd_o[37] (net)                            5                   0.00       0.30 r
  io_cmd_o[37] (out)                                      0.14      0.00 *     0.30 r
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[13] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[11] (net)                                                 0.00       0.16 r
  U1782/Q (MUX21X1)                                       0.14      0.13 *     0.29 r
  io_cmd_o[13] (net)                            4                   0.00       0.29 r
  io_cmd_o[13] (out)                                      0.14      0.00 *     0.30 r
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[52] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[52] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[95] (net)                                                 0.00       0.16 r
  U1852/Q (MUX21X1)                                       0.14      0.13 *     0.30 r
  io_cmd_o[52] (net)                            4                   0.00       0.30 r
  io_cmd_o[52] (out)                                      0.14      0.00 *     0.30 r
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60




