// Seed: 1579386470
module module_0 (
    input tri1 id_0,
    input wand id_1
);
  initial id_3 = id_0;
  assign id_3 = 1 - id_1;
  wire id_4;
  assign module_2.id_26 = 0;
endmodule
module module_1 (
    input wand id_0
);
  assign id_2 = id_2 + id_0;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.type_0 = 0;
  wor id_3;
  reg id_4;
  assign id_2 = 1;
  supply0 id_5, id_6;
  wire id_7;
  always if (id_2) id_3 = 1;
  assign id_2.id_3 = 1;
  always_latch id_4 <= 1'b0;
  assign id_6 = 1;
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1
    , id_23,
    input wor id_2,
    input supply0 id_3,
    output tri id_4,
    output tri id_5,
    input wor id_6
    , id_24,
    input wand id_7,
    output tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wand id_12,
    output uwire id_13,
    output tri id_14,
    input wand id_15,
    input wand id_16,
    input wand id_17,
    input supply1 id_18,
    output supply0 id_19,
    output wand id_20,
    output wand id_21
);
  assign id_24 = id_3;
  wand id_25, id_26, id_27, id_28;
  wire id_29;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  id_30(
      1 + 1'b0, ~id_29, id_27
  );
  xor primCall (
      id_5,
      id_2,
      id_17,
      id_11,
      id_26,
      id_16,
      id_9,
      id_3,
      id_1,
      id_27,
      id_25,
      id_23,
      id_15,
      id_29,
      id_28,
      id_0,
      id_24,
      id_7,
      id_18,
      id_10,
      id_6
  );
endmodule
