

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'
================================================================
* Date:           Tue May 27 19:57:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.062 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  26.664 ns|  26.664 ns|    7|    7|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1_VITIS_LOOP_8_2  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      71|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      72|    -|
|Register             |        -|     -|       13|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       13|     143|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln7_1_fu_109_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln7_fu_121_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln8_fu_204_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln9_1_fu_179_p2     |         +|   0|  0|   4|           3|           3|
    |add_ln9_fu_198_p2       |         +|   0|  0|  10|           3|           3|
    |sub_ln8_fu_169_p2       |         -|   0|  0|   4|           3|           3|
    |icmp_ln7_fu_103_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln8_fu_127_p2      |      icmp|   0|  0|   9|           2|           2|
    |select_ln7_1_fu_141_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln7_fu_133_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  71|          24|          22|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |i_fu_50                               |   9|          2|    2|          4|
    |indvar_flatten_fu_54                  |   9|          2|    3|          6|
    |j_fu_46                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln9_reg_258          |  3|   0|    3|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_50                  |  2|   0|    2|          0|
    |indvar_flatten_fu_54     |  3|   0|    3|          0|
    |j_fu_46                  |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|k_Addr_A      |  out|   32|        bram|                                                 k|         array|
|k_EN_A        |  out|    1|        bram|                                                 k|         array|
|k_WEN_A       |  out|    4|        bram|                                                 k|         array|
|k_Din_A       |  out|   32|        bram|                                                 k|         array|
|k_Dout_A      |   in|   32|        bram|                                                 k|         array|
|k_t_address0  |  out|    3|   ap_memory|                                               k_t|         array|
|k_t_ce0       |  out|    1|   ap_memory|                                               k_t|         array|
|k_t_we0       |  out|    1|   ap_memory|                                               k_t|         array|
|k_t_d0        |  out|   32|   ap_memory|                                               k_t|         array|
+--------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln7 = store i2 0, i2 %i" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 10 'store' 'store_ln7' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 0, i2 %j" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 11 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.57ns)   --->   "%icmp_ln7 = icmp_eq  i3 %indvar_flatten_load, i3 6" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 14 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.57ns)   --->   "%add_ln7_1 = add i3 %indvar_flatten_load, i3 1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 15 'add' 'add_ln7_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc11.i, void %for.inc.0.i.preheader.exitStub" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 16 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%add_ln7 = add i2 %i_load, i2 1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 19 'add' 'add_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.43ns)   --->   "%icmp_ln8 = icmp_eq  i2 %j_load, i2 3" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 20 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln7 = select i1 %icmp_ln8, i2 0, i2 %j_load" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 21 'select' 'select_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln7_1 = select i1 %icmp_ln8, i2 %add_ln7, i2 %i_load" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 22 'select' 'select_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i2 %select_ln7_1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 23 'zext' 'zext_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i2 %select_ln7_1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 24 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln9, i2 0" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 25 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i2 %select_ln7_1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 26 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln8 = sub i3 %tmp_2, i3 %zext_ln9_1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 27 'sub' 'sub_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i2 %select_ln7" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 28 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.26ns) (root node of TernaryAdder)   --->   "%add_ln9_1 = add i3 %sub_ln8, i3 %zext_ln9_2" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 29 'add' 'add_ln9_1' <Predicate = (!icmp_ln7)> <Delay = 0.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i3 %add_ln9_1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 30 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%k_addr = getelementptr i32 %k, i64 0, i64 %zext_ln9_3" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 31 'getelementptr' 'k_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln7, i1 0" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln9 = add i3 %tmp, i3 %zext_ln9" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 33 'add' 'add_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [2/2] (0.69ns)   --->   "%k_load = load i3 %k_addr" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 34 'load' 'k_load' <Predicate = (!icmp_ln7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 35 [1/1] (0.43ns)   --->   "%add_ln8 = add i2 %select_ln7, i2 1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 35 'add' 'add_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln7 = store i3 %add_ln7_1, i3 %indvar_flatten" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 36 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln7 = store i2 %select_ln7_1, i2 %i" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 37 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 %add_ln8, i2 %j" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 38 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_7_1_VITIS_LOOP_8_2_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i3 %add_ln9" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 41 'zext' 'zext_ln9_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%k_t_addr = getelementptr i32 %k_t, i64 0, i64 %zext_ln9_4" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 42 'getelementptr' 'k_t_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 43 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] ( I:0.69ns O:0.69ns )   --->   "%k_load = load i3 %k_addr" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 44 'load' 'k_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 45 [1/1] ( I:0.69ns O:0.69ns )   --->   "%store_ln9 = store i32 %k_load, i3 %k_t_addr" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 45 'store' 'store_ln9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc.i" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 46 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ k_t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
i                     (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln7             (store            ) [ 000]
store_ln8             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
icmp_ln7              (icmp             ) [ 010]
add_ln7_1             (add              ) [ 000]
br_ln7                (br               ) [ 000]
j_load                (load             ) [ 000]
i_load                (load             ) [ 000]
add_ln7               (add              ) [ 000]
icmp_ln8              (icmp             ) [ 000]
select_ln7            (select           ) [ 000]
select_ln7_1          (select           ) [ 000]
zext_ln9              (zext             ) [ 000]
trunc_ln9             (trunc            ) [ 000]
tmp_2                 (bitconcatenate   ) [ 000]
zext_ln9_1            (zext             ) [ 000]
sub_ln8               (sub              ) [ 000]
zext_ln9_2            (zext             ) [ 000]
add_ln9_1             (add              ) [ 000]
zext_ln9_3            (zext             ) [ 000]
k_addr                (getelementptr    ) [ 011]
tmp                   (bitconcatenate   ) [ 000]
add_ln9               (add              ) [ 011]
add_ln8               (add              ) [ 000]
store_ln7             (store            ) [ 000]
store_ln7             (store            ) [ 000]
store_ln8             (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
zext_ln9_4            (zext             ) [ 000]
k_t_addr              (getelementptr    ) [ 000]
specpipeline_ln8      (specpipeline     ) [ 000]
k_load                (load             ) [ 000]
store_ln9             (store            ) [ 000]
br_ln8                (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="k">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k_t">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_7_1_VITIS_LOOP_8_2_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="k_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="3" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="k_t_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_t_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln9_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="3" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln7_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln8_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="2" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln7_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="3" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln7_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="j_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln7_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln8_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln7_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="0" index="2" bw="2" slack="0"/>
<pin id="137" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln7_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="0" index="2" bw="2" slack="0"/>
<pin id="145" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln9_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln9_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln9_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sub_ln8_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln9_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln9_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln9_3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln9_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln8_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln7_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln7_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln8_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln9_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_4/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="j_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="243" class="1005" name="indvar_flatten_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="253" class="1005" name="k_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="add_ln9_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="65" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="115" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="115" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="127" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="121" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="118" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="141" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="141" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="157" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="133" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="169" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="133" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="149" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="133" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="109" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="141" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="204" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="232"><net_src comp="46" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="239"><net_src comp="50" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="246"><net_src comp="54" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="256"><net_src comp="58" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="261"><net_src comp="198" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="225" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: k | {}
	Port: k_t | {2 }
 - Input state : 
	Port: attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : k | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln7 : 1
		store_ln8 : 1
		indvar_flatten_load : 1
		icmp_ln7 : 2
		add_ln7_1 : 2
		br_ln7 : 3
		j_load : 1
		i_load : 1
		add_ln7 : 2
		icmp_ln8 : 2
		select_ln7 : 3
		select_ln7_1 : 3
		zext_ln9 : 4
		trunc_ln9 : 4
		tmp_2 : 5
		zext_ln9_1 : 4
		sub_ln8 : 6
		zext_ln9_2 : 4
		add_ln9_1 : 7
		zext_ln9_3 : 8
		k_addr : 9
		tmp : 4
		add_ln9 : 5
		k_load : 10
		add_ln8 : 4
		store_ln7 : 3
		store_ln7 : 4
		store_ln8 : 5
	State 2
		k_t_addr : 1
		store_ln9 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln7_1_fu_109  |    0    |    10   |
|          |    add_ln7_fu_121   |    0    |    9    |
|    add   |   add_ln9_1_fu_179  |    0    |    4    |
|          |    add_ln9_fu_198   |    0    |    10   |
|          |    add_ln8_fu_204   |    0    |    9    |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln7_fu_103   |    0    |    10   |
|          |   icmp_ln8_fu_127   |    0    |    9    |
|----------|---------------------|---------|---------|
|  select  |  select_ln7_fu_133  |    0    |    2    |
|          | select_ln7_1_fu_141 |    0    |    2    |
|----------|---------------------|---------|---------|
|    sub   |    sub_ln8_fu_169   |    0    |    4    |
|----------|---------------------|---------|---------|
|          |   zext_ln9_fu_149   |    0    |    0    |
|          |  zext_ln9_1_fu_165  |    0    |    0    |
|   zext   |  zext_ln9_2_fu_175  |    0    |    0    |
|          |  zext_ln9_3_fu_185  |    0    |    0    |
|          |  zext_ln9_4_fu_225  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |   trunc_ln9_fu_153  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_2_fu_157    |    0    |    0    |
|          |      tmp_fu_190     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    69   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    add_ln9_reg_258   |    3   |
|       i_reg_236      |    2   |
|indvar_flatten_reg_243|    3   |
|       j_reg_229      |    2   |
|    k_addr_reg_253    |    3   |
+----------------------+--------+
|         Total        |   13   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    6   ||  0.387  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   69   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   13   |   78   |
+-----------+--------+--------+--------+
