16:31:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/user/final-project/final-project-vitis/temp_xsdb_launch_script.tcl
16:31:33 INFO  : Platform repository initialization has completed.
16:31:33 INFO  : Registering command handlers for Vitis TCF services
16:31:36 INFO  : XSCT server has started successfully.
16:31:36 INFO  : Successfully done setting XSCT server connection channel  
16:31:36 INFO  : plnx-install-location is set to ''
16:31:36 INFO  : Successfully done query RDI_DATADIR 
16:31:36 INFO  : Successfully done setting workspace for the tool. 
16:33:46 INFO  : Result from executing command 'getProjects': audio_mixer
16:33:46 INFO  : Result from executing command 'getPlatforms': 
16:33:46 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:33:46 INFO  : Platform 'audio_mixer' is added to custom repositories.
16:33:47 ERROR : 
org.eclipse.core.runtime.CoreException: CDT Project already configured
	at org.eclipse.cdt.internal.core.settings.model.ExceptionFactory.createCoreException(ExceptionFactory.java:26)
	at org.eclipse.cdt.core.CCorePlugin.mapCProjectOwner(CCorePlugin.java:890)
	at org.eclipse.cdt.core.CCorePlugin$1.run(CCorePlugin.java:945)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.cdt.core.CCorePlugin.createCProject(CCorePlugin.java:930)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createCProject(AppCreationHandler.java:92)
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:67)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:382)
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122)
Caused by: org.eclipse.core.runtime.CoreException: CDT Project already configured
	at org.eclipse.cdt.internal.core.CConfigBasedDescriptorManager.configure(CConfigBasedDescriptorManager.java:160)
	at org.eclipse.cdt.core.CCorePlugin.mapCProjectOwner(CCorePlugin.java:885)
	... 20 more
16:33:47 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: CDT Project already configured
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:382)
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122)
16:34:13 INFO  : Platform repository initialization has completed.
16:34:13 INFO  : Launching XSCT server: xsct -n  -interactive /home/user/final-project/final-project-vitis/temp_xsdb_launch_script.tcl
16:34:13 INFO  : Registering command handlers for Vitis TCF services
16:34:16 INFO  : XSCT server has started successfully.
16:34:16 INFO  : plnx-install-location is set to ''
16:34:16 INFO  : Successfully done setting XSCT server connection channel  
16:34:16 INFO  : Successfully done query RDI_DATADIR 
16:34:16 INFO  : Successfully done setting workspace for the tool. 
16:34:55 INFO  : Result from executing command 'getProjects': audio_mixer
16:34:55 INFO  : Result from executing command 'getPlatforms': 
16:34:55 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:34:55 INFO  : Platform 'audio_mixer' is added to custom repositories.
16:35:01 INFO  : Platform 'audio_mixer' is added to custom repositories.
17:21:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/user/final-project/final-project-vitis/temp_xsdb_launch_script.tcl
17:21:30 INFO  : Platform repository initialization has completed.
17:21:30 INFO  : Registering command handlers for Vitis TCF services
17:21:32 INFO  : XSCT server has started successfully.
17:21:32 INFO  : Successfully done setting XSCT server connection channel  
17:21:32 INFO  : plnx-install-location is set to ''
17:21:32 INFO  : Successfully done setting workspace for the tool. 
17:21:32 INFO  : Successfully done query RDI_DATADIR 
17:35:22 WARN  : Failed to identify the type of project 'dma'. Skipping...
17:35:22 WARN  : The following projects could not be identified as Vitis projects and will not be managed by the tool:
	dma
17:35:22 WARN  : Failed to migrate the following projects. The projects will not be imported to the workspace.
dma_bsp
17:38:37 WARN  : The following projects could not be identified as Vitis projects and will not be managed by the tool:
17:38:37 WARN  : Failed to migrate the following projects. The projects will not be imported to the workspace.
dma_bsp
18:03:10 INFO  : Result from executing command 'getProjects': audio_mixer;oled_demo_wrapper
18:03:10 INFO  : Result from executing command 'getPlatforms': audio_mixer|/home/user/final-project/final-project-vitis/audio_mixer/export/audio_mixer/audio_mixer.xpfm
18:03:10 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:03:10 INFO  : Platform 'oled_demo_wrapper' is added to custom repositories.
18:03:17 INFO  : Platform 'oled_demo_wrapper' is added to custom repositories.
18:04:05 INFO  : Result from executing command 'getProjects': audio_mixer;oled_demo_wrapper
18:04:05 INFO  : Result from executing command 'getPlatforms': audio_mixer|/home/user/final-project/final-project-vitis/audio_mixer/export/audio_mixer/audio_mixer.xpfm;oled_demo_wrapper|/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/oled_demo_wrapper.xpfm
18:04:08 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:04:45 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:27 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:05:27 INFO  : 'jtag frequency' command is executed.
18:05:27 INFO  : Context for 'APU' is selected.
18:05:27 INFO  : System reset is completed.
18:05:30 INFO  : 'after 3000' command is executed.
18:05:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:05:31 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:05:31 INFO  : Context for 'APU' is selected.
18:05:31 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:31 INFO  : Context for 'APU' is selected.
18:05:31 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:05:31 INFO  : 'ps7_init' command is executed.
18:05:31 INFO  : 'ps7_post_config' command is executed.
18:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:32 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:32 INFO  : 'con' command is executed.
18:05:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:32 INFO  : Disconnected from the channel tcfchan#2.
18:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:24 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:09:24 INFO  : 'jtag frequency' command is executed.
18:09:24 INFO  : Context for 'APU' is selected.
18:09:24 INFO  : System reset is completed.
18:09:27 INFO  : 'after 3000' command is executed.
18:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:09:28 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:09:28 INFO  : Context for 'APU' is selected.
18:09:28 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:09:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:28 INFO  : Context for 'APU' is selected.
18:09:28 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:09:28 INFO  : 'ps7_init' command is executed.
18:09:28 INFO  : 'ps7_post_config' command is executed.
18:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:29 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:29 INFO  : 'con' command is executed.
18:09:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:29 INFO  : Disconnected from the channel tcfchan#3.
18:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:52 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:15:52 INFO  : 'jtag frequency' command is executed.
18:15:52 INFO  : Context for 'APU' is selected.
18:15:52 INFO  : System reset is completed.
18:15:55 INFO  : 'after 3000' command is executed.
18:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:15:56 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:15:56 INFO  : Context for 'APU' is selected.
18:15:56 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:15:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:56 INFO  : Context for 'APU' is selected.
18:15:56 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:15:57 INFO  : 'ps7_init' command is executed.
18:15:57 INFO  : 'ps7_post_config' command is executed.
18:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:57 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:57 INFO  : 'con' command is executed.
18:15:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:57 INFO  : Disconnected from the channel tcfchan#4.
18:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:10 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:16:10 INFO  : 'jtag frequency' command is executed.
18:16:10 INFO  : Context for 'APU' is selected.
18:16:10 INFO  : System reset is completed.
18:16:13 INFO  : 'after 3000' command is executed.
18:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:16:14 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:16:14 INFO  : Context for 'APU' is selected.
18:16:14 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:16:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:14 INFO  : Context for 'APU' is selected.
18:16:14 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:16:15 INFO  : 'ps7_init' command is executed.
18:16:15 INFO  : 'ps7_post_config' command is executed.
18:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:15 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:15 INFO  : 'con' command is executed.
18:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:15 INFO  : Disconnected from the channel tcfchan#5.
18:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:41 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:16:41 INFO  : 'jtag frequency' command is executed.
18:16:41 INFO  : Context for 'APU' is selected.
18:16:41 INFO  : System reset is completed.
18:16:44 INFO  : 'after 3000' command is executed.
18:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:16:45 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:16:45 INFO  : Context for 'APU' is selected.
18:16:45 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:16:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:45 INFO  : Context for 'APU' is selected.
18:16:45 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:16:46 INFO  : 'ps7_init' command is executed.
18:16:46 INFO  : 'ps7_post_config' command is executed.
18:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:46 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:46 INFO  : 'con' command is executed.
18:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:46 INFO  : Disconnected from the channel tcfchan#6.
18:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:22 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:18:22 INFO  : 'jtag frequency' command is executed.
18:18:22 INFO  : Context for 'APU' is selected.
18:18:22 INFO  : System reset is completed.
18:18:25 INFO  : 'after 3000' command is executed.
18:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:18:27 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:18:27 INFO  : Context for 'APU' is selected.
18:18:27 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:27 INFO  : Context for 'APU' is selected.
18:18:27 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:18:27 INFO  : 'ps7_init' command is executed.
18:18:27 INFO  : 'ps7_post_config' command is executed.
18:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:27 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:27 INFO  : 'con' command is executed.
18:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:27 INFO  : Disconnected from the channel tcfchan#7.
18:18:57 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:02 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:19:02 INFO  : 'jtag frequency' command is executed.
18:19:02 INFO  : Context for 'APU' is selected.
18:19:02 INFO  : System reset is completed.
18:19:05 INFO  : 'after 3000' command is executed.
18:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:19:06 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:19:06 INFO  : Context for 'APU' is selected.
18:19:06 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:06 INFO  : Context for 'APU' is selected.
18:19:06 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:19:06 INFO  : 'ps7_init' command is executed.
18:19:06 INFO  : 'ps7_post_config' command is executed.
18:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:07 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:07 INFO  : 'con' command is executed.
18:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:07 INFO  : Disconnected from the channel tcfchan#8.
18:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:12 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:19:12 INFO  : 'jtag frequency' command is executed.
18:19:12 INFO  : Context for 'APU' is selected.
18:19:12 INFO  : System reset is completed.
18:19:15 INFO  : 'after 3000' command is executed.
18:19:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:19:17 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:19:17 INFO  : Context for 'APU' is selected.
18:19:17 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:17 INFO  : Context for 'APU' is selected.
18:19:17 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:19:17 INFO  : 'ps7_init' command is executed.
18:19:17 INFO  : 'ps7_post_config' command is executed.
18:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:17 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:17 INFO  : 'con' command is executed.
18:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:17 INFO  : Disconnected from the channel tcfchan#9.
18:19:50 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:19:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:52 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:19:52 INFO  : 'jtag frequency' command is executed.
18:19:52 INFO  : Context for 'APU' is selected.
18:19:52 INFO  : System reset is completed.
18:19:55 INFO  : 'after 3000' command is executed.
18:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:19:56 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:19:56 INFO  : Context for 'APU' is selected.
18:19:56 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:56 INFO  : Context for 'APU' is selected.
18:19:56 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:19:57 INFO  : 'ps7_init' command is executed.
18:19:57 INFO  : 'ps7_post_config' command is executed.
18:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:57 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:57 INFO  : 'con' command is executed.
18:19:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:57 INFO  : Disconnected from the channel tcfchan#10.
18:21:00 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:21:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:04 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:21:04 INFO  : 'jtag frequency' command is executed.
18:21:04 INFO  : Context for 'APU' is selected.
18:21:04 INFO  : System reset is completed.
18:21:07 INFO  : 'after 3000' command is executed.
18:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:21:08 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:21:08 INFO  : Context for 'APU' is selected.
18:21:08 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:21:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:08 INFO  : Context for 'APU' is selected.
18:21:08 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:21:09 INFO  : 'ps7_init' command is executed.
18:21:09 INFO  : 'ps7_post_config' command is executed.
18:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:09 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:09 INFO  : 'con' command is executed.
18:21:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:09 INFO  : Disconnected from the channel tcfchan#11.
18:21:22 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:24 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:21:24 INFO  : 'jtag frequency' command is executed.
18:21:24 INFO  : Context for 'APU' is selected.
18:21:25 INFO  : System reset is completed.
18:21:28 INFO  : 'after 3000' command is executed.
18:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:21:29 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:21:29 INFO  : Context for 'APU' is selected.
18:21:29 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:29 INFO  : Context for 'APU' is selected.
18:21:29 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:21:29 INFO  : 'ps7_init' command is executed.
18:21:29 INFO  : 'ps7_post_config' command is executed.
18:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:29 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:29 INFO  : 'con' command is executed.
18:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:29 INFO  : Disconnected from the channel tcfchan#12.
18:21:57 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:00 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:22:00 INFO  : 'jtag frequency' command is executed.
18:22:00 INFO  : Context for 'APU' is selected.
18:22:00 INFO  : System reset is completed.
18:22:03 INFO  : 'after 3000' command is executed.
18:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:22:04 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:22:04 INFO  : Context for 'APU' is selected.
18:22:04 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:22:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:04 INFO  : Context for 'APU' is selected.
18:22:04 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:22:05 INFO  : 'ps7_init' command is executed.
18:22:05 INFO  : 'ps7_post_config' command is executed.
18:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:05 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:05 INFO  : 'con' command is executed.
18:22:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:05 INFO  : Disconnected from the channel tcfchan#13.
18:22:18 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:22:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:21 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:22:21 INFO  : 'jtag frequency' command is executed.
18:22:21 INFO  : Context for 'APU' is selected.
18:22:21 INFO  : System reset is completed.
18:22:24 INFO  : 'after 3000' command is executed.
18:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:22:25 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:22:26 INFO  : Context for 'APU' is selected.
18:22:26 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:22:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:26 INFO  : Context for 'APU' is selected.
18:22:26 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:22:26 INFO  : 'ps7_init' command is executed.
18:22:26 INFO  : 'ps7_post_config' command is executed.
18:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:26 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:26 INFO  : 'con' command is executed.
18:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:26 INFO  : Disconnected from the channel tcfchan#14.
18:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:04 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:23:04 INFO  : 'jtag frequency' command is executed.
18:23:04 INFO  : Context for 'APU' is selected.
18:23:04 INFO  : System reset is completed.
18:23:04 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:23:07 INFO  : 'after 3000' command is executed.
18:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:23:08 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:23:08 INFO  : Context for 'APU' is selected.
18:23:08 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:23:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:08 INFO  : Context for 'APU' is selected.
18:23:08 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:23:08 INFO  : 'ps7_init' command is executed.
18:23:08 INFO  : 'ps7_post_config' command is executed.
18:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:09 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:09 INFO  : 'con' command is executed.
18:23:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:09 INFO  : Disconnected from the channel tcfchan#15.
18:23:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:10 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:23:10 INFO  : 'jtag frequency' command is executed.
18:23:10 INFO  : Context for 'APU' is selected.
18:23:10 INFO  : System reset is completed.
18:23:13 INFO  : 'after 3000' command is executed.
18:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:23:15 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:23:15 INFO  : Context for 'APU' is selected.
18:23:15 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:15 INFO  : Context for 'APU' is selected.
18:23:15 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:23:15 INFO  : 'ps7_init' command is executed.
18:23:15 INFO  : 'ps7_post_config' command is executed.
18:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:15 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:15 INFO  : 'con' command is executed.
18:23:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:15 INFO  : Disconnected from the channel tcfchan#16.
18:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:42 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:25:42 INFO  : 'jtag frequency' command is executed.
18:25:42 INFO  : Context for 'APU' is selected.
18:25:42 INFO  : System reset is completed.
18:25:45 INFO  : 'after 3000' command is executed.
18:25:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:25:46 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:25:46 INFO  : Context for 'APU' is selected.
18:25:46 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:46 INFO  : Context for 'APU' is selected.
18:25:46 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:25:46 INFO  : 'ps7_init' command is executed.
18:25:46 INFO  : 'ps7_post_config' command is executed.
18:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:47 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:47 INFO  : 'con' command is executed.
18:25:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:47 INFO  : Disconnected from the channel tcfchan#17.
18:27:11 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:27:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:14 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:27:14 INFO  : 'jtag frequency' command is executed.
18:27:14 INFO  : Context for 'APU' is selected.
18:27:14 INFO  : System reset is completed.
18:27:17 INFO  : 'after 3000' command is executed.
18:27:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:27:18 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:27:19 INFO  : Context for 'APU' is selected.
18:27:19 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:27:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:19 INFO  : Context for 'APU' is selected.
18:27:19 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:27:19 INFO  : 'ps7_init' command is executed.
18:27:19 INFO  : 'ps7_post_config' command is executed.
18:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:19 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:19 INFO  : 'con' command is executed.
18:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:19 INFO  : Disconnected from the channel tcfchan#18.
18:29:12 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:15 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:29:15 INFO  : 'jtag frequency' command is executed.
18:29:15 INFO  : Context for 'APU' is selected.
18:29:15 INFO  : System reset is completed.
18:29:18 INFO  : 'after 3000' command is executed.
18:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:29:20 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:29:20 INFO  : Context for 'APU' is selected.
18:29:20 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:20 INFO  : Context for 'APU' is selected.
18:29:20 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:29:20 INFO  : 'ps7_init' command is executed.
18:29:20 INFO  : 'ps7_post_config' command is executed.
18:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:20 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:20 INFO  : 'con' command is executed.
18:29:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:29:20 INFO  : Disconnected from the channel tcfchan#19.
18:29:52 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:56 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:29:56 INFO  : 'jtag frequency' command is executed.
18:29:56 INFO  : Context for 'APU' is selected.
18:29:56 INFO  : System reset is completed.
18:29:59 INFO  : 'after 3000' command is executed.
18:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:30:00 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:30:00 INFO  : Context for 'APU' is selected.
18:30:00 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:30:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:00 INFO  : Context for 'APU' is selected.
18:30:00 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:30:00 INFO  : 'ps7_init' command is executed.
18:30:00 INFO  : 'ps7_post_config' command is executed.
18:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:01 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:01 INFO  : 'con' command is executed.
18:30:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:30:01 INFO  : Disconnected from the channel tcfchan#20.
18:31:08 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:31:18 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:21 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:31:21 INFO  : 'jtag frequency' command is executed.
18:31:21 INFO  : Context for 'APU' is selected.
18:31:21 INFO  : System reset is completed.
18:31:24 INFO  : 'after 3000' command is executed.
18:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:31:25 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:31:25 INFO  : Context for 'APU' is selected.
18:31:25 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:31:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:25 INFO  : Context for 'APU' is selected.
18:31:25 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:31:26 INFO  : 'ps7_init' command is executed.
18:31:26 INFO  : 'ps7_post_config' command is executed.
18:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:26 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:26 INFO  : 'con' command is executed.
18:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:26 INFO  : Disconnected from the channel tcfchan#21.
18:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:41 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:31:41 INFO  : 'jtag frequency' command is executed.
18:31:41 INFO  : Context for 'APU' is selected.
18:31:41 INFO  : System reset is completed.
18:31:44 INFO  : 'after 3000' command is executed.
18:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:31:45 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:31:45 INFO  : Context for 'APU' is selected.
18:31:45 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:31:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:45 INFO  : Context for 'APU' is selected.
18:31:45 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:31:45 INFO  : 'ps7_init' command is executed.
18:31:45 INFO  : 'ps7_post_config' command is executed.
18:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:46 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:46 INFO  : 'con' command is executed.
18:31:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:46 INFO  : Disconnected from the channel tcfchan#22.
18:33:03 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:33:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:05 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:33:05 INFO  : 'jtag frequency' command is executed.
18:33:05 INFO  : Context for 'APU' is selected.
18:33:05 INFO  : System reset is completed.
18:33:08 INFO  : 'after 3000' command is executed.
18:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:33:10 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:33:10 INFO  : Context for 'APU' is selected.
18:33:10 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:33:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:10 INFO  : Context for 'APU' is selected.
18:33:10 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:33:10 INFO  : 'ps7_init' command is executed.
18:33:10 INFO  : 'ps7_post_config' command is executed.
18:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:10 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:10 INFO  : 'con' command is executed.
18:33:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:10 INFO  : Disconnected from the channel tcfchan#23.
18:33:19 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:22 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:33:22 INFO  : 'jtag frequency' command is executed.
18:33:22 INFO  : Context for 'APU' is selected.
18:33:23 INFO  : System reset is completed.
18:33:26 INFO  : 'after 3000' command is executed.
18:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:33:27 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:33:27 INFO  : Context for 'APU' is selected.
18:33:27 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:33:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:27 INFO  : Context for 'APU' is selected.
18:33:27 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:33:27 INFO  : 'ps7_init' command is executed.
18:33:27 INFO  : 'ps7_post_config' command is executed.
18:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:27 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:27 INFO  : 'con' command is executed.
18:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:27 INFO  : Disconnected from the channel tcfchan#24.
18:34:07 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:11 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:34:11 INFO  : 'jtag frequency' command is executed.
18:34:11 INFO  : Context for 'APU' is selected.
18:34:11 INFO  : System reset is completed.
18:34:14 INFO  : 'after 3000' command is executed.
18:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:34:15 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:34:15 INFO  : Context for 'APU' is selected.
18:34:15 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:15 INFO  : Context for 'APU' is selected.
18:34:15 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:34:15 INFO  : 'ps7_init' command is executed.
18:34:15 INFO  : 'ps7_post_config' command is executed.
18:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:16 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:16 INFO  : 'con' command is executed.
18:34:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:16 INFO  : Disconnected from the channel tcfchan#25.
18:34:36 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:34:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:41 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:34:41 INFO  : 'jtag frequency' command is executed.
18:34:41 INFO  : Context for 'APU' is selected.
18:34:41 INFO  : System reset is completed.
18:34:44 INFO  : 'after 3000' command is executed.
18:34:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:34:46 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:34:46 INFO  : Context for 'APU' is selected.
18:34:46 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:46 INFO  : Context for 'APU' is selected.
18:34:46 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:34:46 INFO  : 'ps7_init' command is executed.
18:34:46 INFO  : 'ps7_post_config' command is executed.
18:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:46 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:46 INFO  : 'con' command is executed.
18:34:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:46 INFO  : Disconnected from the channel tcfchan#26.
18:38:06 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:10 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:38:10 INFO  : 'jtag frequency' command is executed.
18:38:10 INFO  : Context for 'APU' is selected.
18:38:10 INFO  : System reset is completed.
18:38:13 INFO  : 'after 3000' command is executed.
18:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:38:15 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:38:15 INFO  : Context for 'APU' is selected.
18:38:15 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:15 INFO  : Context for 'APU' is selected.
18:38:15 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:38:15 INFO  : 'ps7_init' command is executed.
18:38:15 INFO  : 'ps7_post_config' command is executed.
18:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:15 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:15 INFO  : 'con' command is executed.
18:38:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:15 INFO  : Disconnected from the channel tcfchan#27.
18:38:34 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:47 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:38:47 INFO  : 'jtag frequency' command is executed.
18:38:47 INFO  : Context for 'APU' is selected.
18:38:47 INFO  : System reset is completed.
18:38:50 INFO  : 'after 3000' command is executed.
18:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:38:51 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:38:51 INFO  : Context for 'APU' is selected.
18:38:51 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:51 INFO  : Context for 'APU' is selected.
18:38:51 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:38:51 INFO  : 'ps7_init' command is executed.
18:38:51 INFO  : 'ps7_post_config' command is executed.
18:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:52 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:52 INFO  : 'con' command is executed.
18:38:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:52 INFO  : Disconnected from the channel tcfchan#28.
18:41:48 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:41:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:51 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:41:51 INFO  : 'jtag frequency' command is executed.
18:41:51 INFO  : Context for 'APU' is selected.
18:41:51 INFO  : System reset is completed.
18:41:54 INFO  : 'after 3000' command is executed.
18:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:41:55 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:41:55 INFO  : Context for 'APU' is selected.
18:41:55 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:55 INFO  : Context for 'APU' is selected.
18:41:55 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:41:55 INFO  : 'ps7_init' command is executed.
18:41:55 INFO  : 'ps7_post_config' command is executed.
18:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:55 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:56 INFO  : 'con' command is executed.
18:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:56 INFO  : Disconnected from the channel tcfchan#29.
18:42:13 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:16 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:42:16 INFO  : 'jtag frequency' command is executed.
18:42:16 INFO  : Context for 'APU' is selected.
18:42:16 INFO  : System reset is completed.
18:42:19 INFO  : 'after 3000' command is executed.
18:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:42:20 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:42:20 INFO  : Context for 'APU' is selected.
18:42:20 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:20 INFO  : Context for 'APU' is selected.
18:42:20 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:42:21 INFO  : 'ps7_init' command is executed.
18:42:21 INFO  : 'ps7_post_config' command is executed.
18:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:21 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:21 INFO  : 'con' command is executed.
18:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:21 INFO  : Disconnected from the channel tcfchan#30.
18:42:59 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:02 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:43:02 INFO  : 'jtag frequency' command is executed.
18:43:02 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : System reset is completed.
18:43:05 INFO  : 'after 3000' command is executed.
18:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:43:06 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:43:06 INFO  : Context for 'APU' is selected.
18:43:07 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:43:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:07 INFO  : Context for 'APU' is selected.
18:43:07 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:43:07 INFO  : 'ps7_init' command is executed.
18:43:07 INFO  : 'ps7_post_config' command is executed.
18:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:07 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:07 INFO  : 'con' command is executed.
18:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:07 INFO  : Disconnected from the channel tcfchan#31.
18:43:21 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:24 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:43:24 INFO  : 'jtag frequency' command is executed.
18:43:24 INFO  : Context for 'APU' is selected.
18:43:24 INFO  : System reset is completed.
18:43:27 INFO  : 'after 3000' command is executed.
18:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:43:29 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:43:29 INFO  : Context for 'APU' is selected.
18:43:29 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:29 INFO  : Context for 'APU' is selected.
18:43:29 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:43:29 INFO  : 'ps7_init' command is executed.
18:43:29 INFO  : 'ps7_post_config' command is executed.
18:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:29 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:29 INFO  : 'con' command is executed.
18:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:29 INFO  : Disconnected from the channel tcfchan#32.
18:43:36 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:39 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:43:39 INFO  : 'jtag frequency' command is executed.
18:43:39 INFO  : Context for 'APU' is selected.
18:43:39 INFO  : System reset is completed.
18:43:42 INFO  : 'after 3000' command is executed.
18:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:43:43 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:43:43 INFO  : Context for 'APU' is selected.
18:43:43 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:43 INFO  : Context for 'APU' is selected.
18:43:43 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:43:44 INFO  : 'ps7_init' command is executed.
18:43:44 INFO  : 'ps7_post_config' command is executed.
18:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:44 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:44 INFO  : 'con' command is executed.
18:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:44 INFO  : Disconnected from the channel tcfchan#33.
18:43:53 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:56 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:43:56 INFO  : 'jtag frequency' command is executed.
18:43:56 INFO  : Context for 'APU' is selected.
18:43:56 INFO  : System reset is completed.
18:43:59 INFO  : 'after 3000' command is executed.
18:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:44:00 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:44:00 INFO  : Context for 'APU' is selected.
18:44:00 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:44:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:00 INFO  : Context for 'APU' is selected.
18:44:00 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:44:00 INFO  : 'ps7_init' command is executed.
18:44:00 INFO  : 'ps7_post_config' command is executed.
18:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:00 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:01 INFO  : 'con' command is executed.
18:44:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:01 INFO  : Disconnected from the channel tcfchan#34.
18:44:12 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:15 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:44:15 INFO  : 'jtag frequency' command is executed.
18:44:15 INFO  : Context for 'APU' is selected.
18:44:15 INFO  : System reset is completed.
18:44:18 INFO  : 'after 3000' command is executed.
18:44:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:44:19 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:44:19 INFO  : Context for 'APU' is selected.
18:44:19 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:44:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:19 INFO  : Context for 'APU' is selected.
18:44:19 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:44:20 INFO  : 'ps7_init' command is executed.
18:44:20 INFO  : 'ps7_post_config' command is executed.
18:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:20 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:20 INFO  : 'con' command is executed.
18:44:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:20 INFO  : Disconnected from the channel tcfchan#35.
18:44:40 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:43 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:44:43 INFO  : 'jtag frequency' command is executed.
18:44:43 INFO  : Context for 'APU' is selected.
18:44:44 INFO  : System reset is completed.
18:44:47 INFO  : 'after 3000' command is executed.
18:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:44:48 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:44:48 INFO  : Context for 'APU' is selected.
18:44:48 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:48 INFO  : Context for 'APU' is selected.
18:44:48 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:44:48 INFO  : 'ps7_init' command is executed.
18:44:48 INFO  : 'ps7_post_config' command is executed.
18:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:48 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:48 INFO  : 'con' command is executed.
18:44:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:48 INFO  : Disconnected from the channel tcfchan#36.
18:52:08 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:13 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:52:13 INFO  : 'jtag frequency' command is executed.
18:52:13 INFO  : Context for 'APU' is selected.
18:52:13 INFO  : System reset is completed.
18:52:16 INFO  : 'after 3000' command is executed.
18:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:52:18 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:52:18 INFO  : Context for 'APU' is selected.
18:52:18 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:52:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:18 INFO  : Context for 'APU' is selected.
18:52:18 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:52:18 INFO  : 'ps7_init' command is executed.
18:52:18 INFO  : 'ps7_post_config' command is executed.
18:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:18 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:18 INFO  : 'con' command is executed.
18:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:18 INFO  : Disconnected from the channel tcfchan#37.
18:54:36 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:38 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:54:38 INFO  : 'jtag frequency' command is executed.
18:54:39 INFO  : Context for 'APU' is selected.
18:54:39 INFO  : System reset is completed.
18:54:42 INFO  : 'after 3000' command is executed.
18:54:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:54:43 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:54:43 INFO  : Context for 'APU' is selected.
18:54:43 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:43 INFO  : Context for 'APU' is selected.
18:54:43 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:54:43 INFO  : 'ps7_init' command is executed.
18:54:43 INFO  : 'ps7_post_config' command is executed.
18:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:43 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:43 INFO  : 'con' command is executed.
18:54:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:43 INFO  : Disconnected from the channel tcfchan#38.
18:56:44 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:47 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:56:47 INFO  : 'jtag frequency' command is executed.
18:56:47 INFO  : Context for 'APU' is selected.
18:56:47 INFO  : System reset is completed.
18:56:50 INFO  : 'after 3000' command is executed.
18:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:56:51 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:56:51 INFO  : Context for 'APU' is selected.
18:56:51 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:56:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:51 INFO  : Context for 'APU' is selected.
18:56:51 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:56:51 INFO  : 'ps7_init' command is executed.
18:56:51 INFO  : 'ps7_post_config' command is executed.
18:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:51 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:52 INFO  : 'con' command is executed.
18:56:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:56:52 INFO  : Disconnected from the channel tcfchan#39.
18:57:11 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:14 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:57:14 INFO  : 'jtag frequency' command is executed.
18:57:14 INFO  : Context for 'APU' is selected.
18:57:14 INFO  : System reset is completed.
18:57:17 INFO  : 'after 3000' command is executed.
18:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:57:18 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:57:18 INFO  : Context for 'APU' is selected.
18:57:18 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:57:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:18 INFO  : Context for 'APU' is selected.
18:57:18 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:57:19 INFO  : 'ps7_init' command is executed.
18:57:19 INFO  : 'ps7_post_config' command is executed.
18:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:19 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:19 INFO  : 'con' command is executed.
18:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:19 INFO  : Disconnected from the channel tcfchan#40.
18:57:37 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:40 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:57:40 INFO  : 'jtag frequency' command is executed.
18:57:40 INFO  : Context for 'APU' is selected.
18:57:40 INFO  : System reset is completed.
18:57:43 INFO  : 'after 3000' command is executed.
18:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:57:44 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:57:44 INFO  : Context for 'APU' is selected.
18:57:44 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:57:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:44 INFO  : Context for 'APU' is selected.
18:57:44 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:57:44 INFO  : 'ps7_init' command is executed.
18:57:44 INFO  : 'ps7_post_config' command is executed.
18:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:45 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:45 INFO  : 'con' command is executed.
18:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:45 INFO  : Disconnected from the channel tcfchan#41.
18:58:03 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:06 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:58:06 INFO  : 'jtag frequency' command is executed.
18:58:06 INFO  : Context for 'APU' is selected.
18:58:06 INFO  : System reset is completed.
18:58:09 INFO  : 'after 3000' command is executed.
18:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:58:10 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:58:10 INFO  : Context for 'APU' is selected.
18:58:11 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:58:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:11 INFO  : Context for 'APU' is selected.
18:58:11 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:58:11 INFO  : 'ps7_init' command is executed.
18:58:11 INFO  : 'ps7_post_config' command is executed.
18:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:11 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:11 INFO  : 'con' command is executed.
18:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:11 INFO  : Disconnected from the channel tcfchan#42.
18:59:09 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:13 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:59:13 INFO  : 'jtag frequency' command is executed.
18:59:13 INFO  : Context for 'APU' is selected.
18:59:13 INFO  : System reset is completed.
18:59:16 INFO  : 'after 3000' command is executed.
18:59:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:59:17 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:59:17 INFO  : Context for 'APU' is selected.
18:59:17 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:59:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:17 INFO  : Context for 'APU' is selected.
18:59:17 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:59:18 INFO  : 'ps7_init' command is executed.
18:59:18 INFO  : 'ps7_post_config' command is executed.
18:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:18 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:18 INFO  : 'con' command is executed.
18:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:18 INFO  : Disconnected from the channel tcfchan#43.
18:59:47 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
18:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:50 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
18:59:50 INFO  : 'jtag frequency' command is executed.
18:59:50 INFO  : Context for 'APU' is selected.
18:59:50 INFO  : System reset is completed.
18:59:53 INFO  : 'after 3000' command is executed.
18:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
18:59:54 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
18:59:54 INFO  : Context for 'APU' is selected.
18:59:54 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
18:59:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:54 INFO  : Context for 'APU' is selected.
18:59:54 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
18:59:54 INFO  : 'ps7_init' command is executed.
18:59:54 INFO  : 'ps7_post_config' command is executed.
18:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:54 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:55 INFO  : 'con' command is executed.
18:59:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:55 INFO  : Disconnected from the channel tcfchan#44.
19:00:14 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:00:22 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:26 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:00:26 INFO  : 'jtag frequency' command is executed.
19:00:26 INFO  : Context for 'APU' is selected.
19:00:26 INFO  : System reset is completed.
19:00:29 INFO  : 'after 3000' command is executed.
19:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:00:30 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:00:30 INFO  : Context for 'APU' is selected.
19:00:30 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:30 INFO  : Context for 'APU' is selected.
19:00:30 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:00:31 INFO  : 'ps7_init' command is executed.
19:00:31 INFO  : 'ps7_post_config' command is executed.
19:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:31 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:31 INFO  : 'con' command is executed.
19:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:00:31 INFO  : Disconnected from the channel tcfchan#45.
19:00:42 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:48 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:00:48 INFO  : 'jtag frequency' command is executed.
19:00:48 INFO  : Context for 'APU' is selected.
19:00:48 INFO  : System reset is completed.
19:00:51 INFO  : 'after 3000' command is executed.
19:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:00:52 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:00:52 INFO  : Context for 'APU' is selected.
19:00:52 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:00:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:52 INFO  : Context for 'APU' is selected.
19:00:52 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:00:53 INFO  : 'ps7_init' command is executed.
19:00:53 INFO  : 'ps7_post_config' command is executed.
19:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:53 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:53 INFO  : 'con' command is executed.
19:00:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:00:53 INFO  : Disconnected from the channel tcfchan#46.
19:01:20 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:01:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:23 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:01:23 INFO  : 'jtag frequency' command is executed.
19:01:23 INFO  : Context for 'APU' is selected.
19:01:23 INFO  : System reset is completed.
19:01:26 INFO  : 'after 3000' command is executed.
19:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:01:27 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:01:27 INFO  : Context for 'APU' is selected.
19:01:27 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:01:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:27 INFO  : Context for 'APU' is selected.
19:01:27 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:01:27 INFO  : 'ps7_init' command is executed.
19:01:27 INFO  : 'ps7_post_config' command is executed.
19:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:27 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:28 INFO  : 'con' command is executed.
19:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:28 INFO  : Disconnected from the channel tcfchan#47.
19:05:03 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:05:48 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:50 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:05:50 INFO  : 'jtag frequency' command is executed.
19:05:50 INFO  : Context for 'APU' is selected.
19:05:50 INFO  : System reset is completed.
19:05:53 INFO  : 'after 3000' command is executed.
19:05:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:05:55 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:05:55 INFO  : Context for 'APU' is selected.
19:05:55 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:05:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:55 INFO  : Context for 'APU' is selected.
19:05:55 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:05:55 INFO  : 'ps7_init' command is executed.
19:05:55 INFO  : 'ps7_post_config' command is executed.
19:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:55 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:55 INFO  : 'con' command is executed.
19:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:55 INFO  : Disconnected from the channel tcfchan#48.
19:06:50 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:57 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:06:57 INFO  : 'jtag frequency' command is executed.
19:06:57 INFO  : Context for 'APU' is selected.
19:06:57 INFO  : System reset is completed.
19:07:00 INFO  : 'after 3000' command is executed.
19:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:07:01 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:07:01 INFO  : Context for 'APU' is selected.
19:07:01 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:07:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:01 INFO  : Context for 'APU' is selected.
19:07:01 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:07:01 INFO  : 'ps7_init' command is executed.
19:07:01 INFO  : 'ps7_post_config' command is executed.
19:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:02 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:02 INFO  : 'con' command is executed.
19:07:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:02 INFO  : Disconnected from the channel tcfchan#49.
19:10:32 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:35 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:10:35 INFO  : 'jtag frequency' command is executed.
19:10:35 INFO  : Context for 'APU' is selected.
19:10:35 INFO  : System reset is completed.
19:10:38 INFO  : 'after 3000' command is executed.
19:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:10:39 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:10:39 INFO  : Context for 'APU' is selected.
19:10:39 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:10:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:39 INFO  : Context for 'APU' is selected.
19:10:39 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:10:40 INFO  : 'ps7_init' command is executed.
19:10:40 INFO  : 'ps7_post_config' command is executed.
19:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:40 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:40 INFO  : 'con' command is executed.
19:10:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:10:40 INFO  : Disconnected from the channel tcfchan#50.
19:10:50 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:53 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:10:53 INFO  : 'jtag frequency' command is executed.
19:10:53 INFO  : Context for 'APU' is selected.
19:10:53 INFO  : System reset is completed.
19:10:56 INFO  : 'after 3000' command is executed.
19:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:10:58 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:10:58 INFO  : Context for 'APU' is selected.
19:10:58 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:10:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:58 INFO  : Context for 'APU' is selected.
19:10:58 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:10:58 INFO  : 'ps7_init' command is executed.
19:10:58 INFO  : 'ps7_post_config' command is executed.
19:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:58 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:58 INFO  : 'con' command is executed.
19:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:10:58 INFO  : Disconnected from the channel tcfchan#51.
19:11:37 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:40 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:11:40 INFO  : 'jtag frequency' command is executed.
19:11:40 INFO  : Context for 'APU' is selected.
19:11:40 INFO  : System reset is completed.
19:11:43 INFO  : 'after 3000' command is executed.
19:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:11:44 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:11:44 INFO  : Context for 'APU' is selected.
19:11:44 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:44 INFO  : Context for 'APU' is selected.
19:11:44 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:11:45 INFO  : 'ps7_init' command is executed.
19:11:45 INFO  : 'ps7_post_config' command is executed.
19:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:45 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:45 INFO  : 'con' command is executed.
19:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:45 INFO  : Disconnected from the channel tcfchan#52.
19:12:04 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:06 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:12:06 INFO  : 'jtag frequency' command is executed.
19:12:06 INFO  : Context for 'APU' is selected.
19:12:07 INFO  : System reset is completed.
19:12:10 INFO  : 'after 3000' command is executed.
19:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:12:11 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:12:11 INFO  : Context for 'APU' is selected.
19:12:11 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:11 INFO  : Context for 'APU' is selected.
19:12:11 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:12:11 INFO  : 'ps7_init' command is executed.
19:12:11 INFO  : 'ps7_post_config' command is executed.
19:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:11 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:11 INFO  : 'con' command is executed.
19:12:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:11 INFO  : Disconnected from the channel tcfchan#53.
19:12:33 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:36 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:12:36 INFO  : 'jtag frequency' command is executed.
19:12:36 INFO  : Context for 'APU' is selected.
19:12:36 INFO  : System reset is completed.
19:12:39 INFO  : 'after 3000' command is executed.
19:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:12:40 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:12:40 INFO  : Context for 'APU' is selected.
19:12:40 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:40 INFO  : Context for 'APU' is selected.
19:12:40 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:12:41 INFO  : 'ps7_init' command is executed.
19:12:41 INFO  : 'ps7_post_config' command is executed.
19:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:41 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:41 INFO  : 'con' command is executed.
19:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:41 INFO  : Disconnected from the channel tcfchan#54.
19:13:04 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:13:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:06 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:13:06 INFO  : 'jtag frequency' command is executed.
19:13:06 INFO  : Context for 'APU' is selected.
19:13:07 INFO  : System reset is completed.
19:13:10 INFO  : 'after 3000' command is executed.
19:13:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:13:11 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:13:11 INFO  : Context for 'APU' is selected.
19:13:11 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:13:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:11 INFO  : Context for 'APU' is selected.
19:13:11 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:13:11 INFO  : 'ps7_init' command is executed.
19:13:11 INFO  : 'ps7_post_config' command is executed.
19:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:11 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:11 INFO  : 'con' command is executed.
19:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:11 INFO  : Disconnected from the channel tcfchan#55.
19:18:51 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:54 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:18:54 INFO  : 'jtag frequency' command is executed.
19:18:54 INFO  : Context for 'APU' is selected.
19:18:54 INFO  : System reset is completed.
19:18:57 INFO  : 'after 3000' command is executed.
19:18:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:18:58 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:18:58 INFO  : Context for 'APU' is selected.
19:18:58 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:18:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:58 INFO  : Context for 'APU' is selected.
19:18:58 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:18:58 INFO  : 'ps7_init' command is executed.
19:18:58 INFO  : 'ps7_post_config' command is executed.
19:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:59 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:59 INFO  : 'con' command is executed.
19:18:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:59 INFO  : Disconnected from the channel tcfchan#56.
19:28:29 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:31 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:28:31 INFO  : 'jtag frequency' command is executed.
19:28:31 INFO  : Context for 'APU' is selected.
19:28:31 INFO  : System reset is completed.
19:28:34 INFO  : 'after 3000' command is executed.
19:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:28:36 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:28:36 INFO  : Context for 'APU' is selected.
19:28:36 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:28:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:36 INFO  : Context for 'APU' is selected.
19:28:36 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:28:36 INFO  : 'ps7_init' command is executed.
19:28:36 INFO  : 'ps7_post_config' command is executed.
19:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:36 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:36 INFO  : 'con' command is executed.
19:28:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:36 INFO  : Disconnected from the channel tcfchan#57.
19:29:43 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:48 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:29:48 INFO  : 'jtag frequency' command is executed.
19:29:48 INFO  : Context for 'APU' is selected.
19:29:48 INFO  : System reset is completed.
19:29:51 INFO  : 'after 3000' command is executed.
19:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:29:52 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:29:52 INFO  : Context for 'APU' is selected.
19:29:52 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:52 INFO  : Context for 'APU' is selected.
19:29:52 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:29:53 INFO  : 'ps7_init' command is executed.
19:29:53 INFO  : 'ps7_post_config' command is executed.
19:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:53 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:53 INFO  : 'con' command is executed.
19:29:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:29:53 INFO  : Disconnected from the channel tcfchan#58.
19:32:50 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:53 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:32:53 INFO  : 'jtag frequency' command is executed.
19:32:53 INFO  : Context for 'APU' is selected.
19:32:53 INFO  : System reset is completed.
19:32:56 INFO  : 'after 3000' command is executed.
19:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:32:58 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:32:58 INFO  : Context for 'APU' is selected.
19:32:58 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:32:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:58 INFO  : Context for 'APU' is selected.
19:32:58 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:32:58 INFO  : 'ps7_init' command is executed.
19:32:58 INFO  : 'ps7_post_config' command is executed.
19:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:58 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:58 INFO  : 'con' command is executed.
19:32:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:58 INFO  : Disconnected from the channel tcfchan#59.
19:33:10 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:13 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:33:13 INFO  : 'jtag frequency' command is executed.
19:33:13 INFO  : Context for 'APU' is selected.
19:33:13 INFO  : System reset is completed.
19:33:16 INFO  : 'after 3000' command is executed.
19:33:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:33:17 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:33:17 INFO  : Context for 'APU' is selected.
19:33:17 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:33:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:17 INFO  : Context for 'APU' is selected.
19:33:17 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:33:18 INFO  : 'ps7_init' command is executed.
19:33:18 INFO  : 'ps7_post_config' command is executed.
19:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:18 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:18 INFO  : 'con' command is executed.
19:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:18 INFO  : Disconnected from the channel tcfchan#60.
19:33:26 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:32 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:33:32 INFO  : 'jtag frequency' command is executed.
19:33:32 INFO  : Context for 'APU' is selected.
19:33:32 INFO  : System reset is completed.
19:33:35 INFO  : 'after 3000' command is executed.
19:33:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:33:36 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:33:36 INFO  : Context for 'APU' is selected.
19:33:36 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:33:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:36 INFO  : Context for 'APU' is selected.
19:33:36 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:33:37 INFO  : 'ps7_init' command is executed.
19:33:37 INFO  : 'ps7_post_config' command is executed.
19:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:37 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:37 INFO  : 'con' command is executed.
19:33:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:37 INFO  : Disconnected from the channel tcfchan#61.
19:34:02 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:34:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:08 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:34:08 INFO  : 'jtag frequency' command is executed.
19:34:08 INFO  : Context for 'APU' is selected.
19:34:08 INFO  : System reset is completed.
19:34:11 INFO  : 'after 3000' command is executed.
19:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:34:13 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:34:13 INFO  : Context for 'APU' is selected.
19:34:13 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:13 INFO  : Context for 'APU' is selected.
19:34:13 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:34:13 INFO  : 'ps7_init' command is executed.
19:34:13 INFO  : 'ps7_post_config' command is executed.
19:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:13 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:13 INFO  : 'con' command is executed.
19:34:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:34:13 INFO  : Disconnected from the channel tcfchan#62.
19:35:12 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:35:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:19 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:35:19 INFO  : 'jtag frequency' command is executed.
19:35:19 INFO  : Context for 'APU' is selected.
19:35:19 INFO  : System reset is completed.
19:35:22 INFO  : 'after 3000' command is executed.
19:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:35:24 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:35:24 INFO  : Context for 'APU' is selected.
19:35:24 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:24 INFO  : Context for 'APU' is selected.
19:35:24 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:35:24 INFO  : 'ps7_init' command is executed.
19:35:24 INFO  : 'ps7_post_config' command is executed.
19:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:24 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:24 INFO  : 'con' command is executed.
19:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:35:24 INFO  : Disconnected from the channel tcfchan#63.
19:35:41 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:45 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:35:45 INFO  : 'jtag frequency' command is executed.
19:35:45 INFO  : Context for 'APU' is selected.
19:35:45 INFO  : System reset is completed.
19:35:48 INFO  : 'after 3000' command is executed.
19:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:35:50 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:35:50 INFO  : Context for 'APU' is selected.
19:35:50 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:35:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:50 INFO  : Context for 'APU' is selected.
19:35:50 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:35:50 INFO  : 'ps7_init' command is executed.
19:35:50 INFO  : 'ps7_post_config' command is executed.
19:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:50 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:50 INFO  : 'con' command is executed.
19:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:35:50 INFO  : Disconnected from the channel tcfchan#64.
19:36:59 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:01 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:37:01 INFO  : 'jtag frequency' command is executed.
19:37:01 INFO  : Context for 'APU' is selected.
19:37:01 INFO  : System reset is completed.
19:37:04 INFO  : 'after 3000' command is executed.
19:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:37:06 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:37:06 INFO  : Context for 'APU' is selected.
19:37:06 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:37:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:06 INFO  : Context for 'APU' is selected.
19:37:06 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:37:06 INFO  : 'ps7_init' command is executed.
19:37:06 INFO  : 'ps7_post_config' command is executed.
19:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:06 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:06 INFO  : 'con' command is executed.
19:37:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:06 INFO  : Disconnected from the channel tcfchan#65.
19:37:20 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:23 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:37:23 INFO  : 'jtag frequency' command is executed.
19:37:23 INFO  : Context for 'APU' is selected.
19:37:23 INFO  : System reset is completed.
19:37:26 INFO  : 'after 3000' command is executed.
19:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:37:28 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:37:28 INFO  : Context for 'APU' is selected.
19:37:28 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:37:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:28 INFO  : Context for 'APU' is selected.
19:37:28 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:37:28 INFO  : 'ps7_init' command is executed.
19:37:28 INFO  : 'ps7_post_config' command is executed.
19:37:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:28 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:28 INFO  : 'con' command is executed.
19:37:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:28 INFO  : Disconnected from the channel tcfchan#66.
19:39:31 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:39:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:34 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:39:34 INFO  : 'jtag frequency' command is executed.
19:39:34 INFO  : Context for 'APU' is selected.
19:39:34 INFO  : System reset is completed.
19:39:37 INFO  : 'after 3000' command is executed.
19:39:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:39:38 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:39:38 INFO  : Context for 'APU' is selected.
19:39:38 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:39:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:38 INFO  : Context for 'APU' is selected.
19:39:38 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:39:39 INFO  : 'ps7_init' command is executed.
19:39:39 INFO  : 'ps7_post_config' command is executed.
19:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:39 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:39 INFO  : 'con' command is executed.
19:39:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:39:39 INFO  : Disconnected from the channel tcfchan#67.
19:40:08 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:40:17 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:20 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:40:20 INFO  : 'jtag frequency' command is executed.
19:40:20 INFO  : Context for 'APU' is selected.
19:40:20 INFO  : System reset is completed.
19:40:23 INFO  : 'after 3000' command is executed.
19:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:40:24 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:40:24 INFO  : Context for 'APU' is selected.
19:40:24 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:40:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:24 INFO  : Context for 'APU' is selected.
19:40:24 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:40:25 INFO  : 'ps7_init' command is executed.
19:40:25 INFO  : 'ps7_post_config' command is executed.
19:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:25 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:25 INFO  : 'con' command is executed.
19:40:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:25 INFO  : Disconnected from the channel tcfchan#68.
19:40:34 INFO  : Checking for BSP changes to sync application flags for project 'oled_demo'...
19:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:37 INFO  : Jtag cable 'Digilent Zybo 210279A428BEA' is selected.
19:40:37 INFO  : 'jtag frequency' command is executed.
19:40:37 INFO  : Context for 'APU' is selected.
19:40:37 INFO  : System reset is completed.
19:40:40 INFO  : 'after 3000' command is executed.
19:40:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}' command is executed.
19:40:41 INFO  : Device configured successfully with "/home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit"
19:40:41 INFO  : Context for 'APU' is selected.
19:40:41 INFO  : Hardware design and registers information is loaded from '/home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa'.
19:40:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:41 INFO  : Context for 'APU' is selected.
19:40:41 INFO  : Sourcing of '/home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl' is done.
19:40:42 INFO  : 'ps7_init' command is executed.
19:40:42 INFO  : 'ps7_post_config' command is executed.
19:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:42 INFO  : The application '/home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A428BEA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A428BEA-13722093-0"}
fpga -file /home/user/final-project/final-project-vitis/oled_demo/_ide/bitstream/oled_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/final-project/final-project-vitis/oled_demo_wrapper/export/oled_demo_wrapper/hw/oled_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/final-project/final-project-vitis/oled_demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/final-project/final-project-vitis/oled_demo/Debug/oled_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:42 INFO  : 'con' command is executed.
19:40:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:42 INFO  : Disconnected from the channel tcfchan#69.
