<center>
    <h1 align="center">Single-precision Floating-point Adder-subtracter</h1>
    <h4 align="center">A Verilog exercise for Single-precision Floating-point Adder&Subtracter design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 25 Aug 2024<br>
        <strong>Last tested version:</strong> 0825
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

[Single-precision Floating-point Adder-subtracter](https://youtu.be/m6x29Qn-cHI)
