0.7
2020.2
May 22 2024
19:03:11
C:/Users/thoma/Desktop/Vivado/Full_Adder/Full_Adder.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/thoma/Desktop/Vivado/Full_Adder/Full_Adder.srcs/sources_1/imports/Full_Adder.sv,1739356312,systemVerilog,,C:/Users/thoma/Desktop/Vivado/Full_Adder/Full_Adder.srcs/sources_1/imports/LFSR.sv,,Full_Adder,,uvm,,,,,,
C:/Users/thoma/Desktop/Vivado/Full_Adder/Full_Adder.srcs/sources_1/imports/Full_Adder_tb.sv,1739437537,systemVerilog,,,,Full_Adder_tb,,uvm,,,,,,
C:/Users/thoma/Desktop/Vivado/Full_Adder/Full_Adder.srcs/sources_1/imports/LFSR.sv,1736857724,systemVerilog,,C:/Users/thoma/Desktop/Vivado/Full_Adder/Full_Adder.srcs/sources_1/imports/P_bit.sv,,LFSR,,uvm,,,,,,
C:/Users/thoma/Desktop/Vivado/Full_Adder/Full_Adder.srcs/sources_1/imports/P_bit.sv,1736862150,systemVerilog,,C:/Users/thoma/Desktop/Vivado/Full_Adder/Full_Adder.srcs/sources_1/imports/Tanh_LUT.sv,,P_bit,,uvm,,,,,,
C:/Users/thoma/Desktop/Vivado/Full_Adder/Full_Adder.srcs/sources_1/imports/Tanh_LUT.sv,1736860032,systemVerilog,,C:/Users/thoma/Desktop/Vivado/Full_Adder/Full_Adder.srcs/sources_1/imports/Full_Adder_tb.sv,,Tanh_LUT,,uvm,,,,,,
