`verilator_config

// Signals needed for tests of decoder "internals"

public_flat_rd -module "ram_1r1w" -var "mem"
public_flat_rd -module "ram_2rw" -var "mem"

public_flat_rd -module "xls_modules_zstd_sequence_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__SequenceDecoder_0__SequenceDecoderCtrl_0__FseLookupCtrl_0_next" -var "*"
public_flat_rd -module "xls_modules_zstd_comp_lookup_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__HuffmanLiteralsDecoder_0__HuffmanWeightsDecoder_0__HuffmanFseWeightsDecoder_0__CompLookupDecoder_0__64_8_16_1_15_8_32_1_7_9_8_1_8_16_1_next" -var "*"
public_flat_rd -module "xls_modules_zstd_fse_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__SequenceDecoder_0__FseDecoder_0__64_15_32_1_64_7_next" -var "*"
public_flat_rd -module "xls_modules_zstd_sequence_executor__ZstdDecoderInst__ZstdDecoder_0__SequenceExecutor_0__32_64_64_0_0_0_13_8192_65536_next" -var "*"
public_flat_rd -module "xls_modules_zstd_fse_table_creator__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__SequenceDecoder_0__FseLookupDecoder_0__CompLookupDecoder_0__FseTableCreator_0__8_16_1_15_32_1_9_8_1_8_16_1_next_inst16" -var "*"
public_flat_rd -module "xls_modules_zstd_huffman_code_builder__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__HuffmanLiteralsDecoder_0__WeightCodeBuilder_0__256_8_32_7_next" -var "*"
public_flat_rd -module "xls_modules_zstd_huffman_ctrl__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__HuffmanLiteralsDecoder_0__HuffmanControlAndSequence_0__32_64_next" -var "*"
public_flat_rd -module "xls_modules_zstd_block_header_dec__ZstdDecoderInst__ZstdDecoder_0__BlockHeaderDecoder_0__32_64_next" -var "*"
public_flat_rd -module "xls_modules_zstd_raw_block_dec__ZstdDecoderInst__ZstdDecoder_0__RawBlockDecoder_0__32_64_next" -var "*"
public_flat_rd -module "xls_modules_zstd_rle_block_dec__ZstdDecoderInst__ZstdDecoder_0__RleBlockDecoder_0__64_next" -var "*"
public_flat_rd -module "xls_modules_zstd_comp_block_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__32_64_8_4_4_16_256_64_6_92_1_8_16_1_8_32_1_6_32_8_9_8_1_8_16_1_13_9_1_8_16_1_15_15_32_1_9_8_1_8_16_1_next" -var "*"
public_flat_rd -module "xls_modules_zstd_literals_block_header_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__LiteralsHeaderDecoder_0__32_64_next" -var "*"
public_flat_rd -module "xls_modules_zstd_raw_literals_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__RawLiteralsDecoder_0__32_64_next" -var "*"
public_flat_rd -module "xls_modules_zstd_rle_literals_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__RleLiteralsDecoder_0__64_next" -var "*"
public_flat_rd -module "xls_modules_zstd_huffman_decoder__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__HuffmanLiteralsDecoder_0__HuffmanDecoder_0_next" -var "*"
public_flat_rd -module "xls_modules_zstd_huffman_weights_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__HuffmanLiteralsDecoder_0__HuffmanWeightsDecoder_0__32_64_4_8_16_1_8_32_1_9_8_1_8_16_1_6_32_8_next" -var "*"
public_flat_rd -module "xls_modules_zstd_huffman_weights_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__HuffmanLiteralsDecoder_0__HuffmanWeightsDecoder_0__HuffmanRawWeightsDecoder_0__32_64_96_7_6_32_8_next" -var "*"
public_flat_rd -module "xls_modules_zstd_huffman_weights_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__HuffmanLiteralsDecoder_0__HuffmanWeightsDecoder_0__HuffmanFseWeightsDecoder_0__32_64_4_8_16_1_8_32_1_64_7_9_8_1_8_16_1_6_32_8_next" -var "*"
public_flat_rd -module "xls_modules_zstd_huffman_ctrl__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__LiteralsDecoder_0__HuffmanLiteralsDecoder_0__HuffmanControlAndSequence_0__HuffmanControlAndSequenceMultiStreamHandler_0__HuffmanControlAndSequenceInternal_0__32_next" -var "*"
public_flat_rd -module "xls_modules_zstd_sequence_conf_dec__ZstdDecoderInst__ZstdDecoder_0__CompressBlockDecoder_0__SequenceDecoder_0__SequenceConfDecoder_0__32_64_next" -var "*"


// Signals of top module
// Commented ones are currently not used by tests (but might be needed
// in the future)
public_flat_rw -module "zstd_dec_wrapper" -var "clk"
public_flat_rw -module "zstd_dec_wrapper" -var "rst"
public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_aw_awready"
public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_w_wready"
public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_b_bid"
// public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_b_bresp"
// public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_b_buser"
public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_b_bvalid"
public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_ar_arready"
public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_r_rid"
public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_r_rdata"
// public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_r_rresp"
public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_r_rlast"
// public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_r_ruser"
public_flat_rw -module "zstd_dec_wrapper" -var "memory_axi_r_rvalid"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awid"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awaddr"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awlen"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awsize"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awburst"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awlock"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awcache"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awprot"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awqos"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awregion"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awuser"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_aw_awvalid"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_w_wdata"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_w_wstrb"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_w_wlast"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_w_wuser"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_w_wvalid"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_b_bready"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_arid"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_araddr"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_arlen"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_arsize"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_arburst"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_arlock"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_arcache"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_arprot"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_arqos"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_arregion"
// public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_aruser"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_ar_arvalid"
public_flat_rw -module "zstd_dec_wrapper" -var "csr_axi_r_rready"
public_flat_rw -module "zstd_dec_wrapper" -var "notify_rdy"

public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awid"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awaddr"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awlen"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awsize"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awburst"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awlock"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awcache"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awprot"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awqos"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awregion"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awuser"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_aw_awvalid"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_w_wdata"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_w_wstrb"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_w_wlast"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_w_wuser"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_w_wvalid"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_b_bready"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_arid"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_araddr"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_arlen"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_arsize"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_arburst"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_arlock"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_arcache"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_arprot"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_arqos"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_arregion"
// public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_aruser"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_ar_arvalid"
public_flat_rd -module "zstd_dec_wrapper" -var "memory_axi_r_rready"
public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_aw_awready"
public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_w_wready"
public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_b_bid"
// public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_b_bresp"
// public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_b_buser"
public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_b_bvalid"
public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_ar_arready"
public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_r_rid"
public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_r_rdata"
// public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_r_rresp"
public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_r_rlast"
// public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_r_ruser"
public_flat_rd -module "zstd_dec_wrapper" -var "csr_axi_r_rvalid"
public_flat_rd -module "zstd_dec_wrapper" -var "notify_data"
public_flat_rd -module "zstd_dec_wrapper" -var "notify_vld"
