//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<18>;
	.reg .b32 	%r<46>;
	.reg .f32 	%f<94>;
	.reg .b64 	%rd<26>;
	.loc	1 19 0                          // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_0];
$L__tmp0:
	.loc	1 21 28                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:21:33
	shl.b32 	%r20, %r1, 8;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_2];
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_3];
	.loc	1 22 36                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:22:36
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r21, 1;
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_4];
	and.b32  	%r23, %r22, 254;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_5];
	.loc	1 22 23                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:22:23
	or.b32  	%r24, %r20, %r23;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_6];
	.loc	1 23 21                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:23:21
	setp.lt.s32 	%p1, %r24, 256;
	.loc	1 25 21                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:25:21
	bfe.s32 	%r25, %r1, 23, 1;
	shr.u32 	%r26, %r25, 28;
	add.s32 	%r27, %r24, %r26;
	shr.s32 	%r28, %r27, 4;
	.loc	1 25 27                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:25:27
	shr.u32 	%r29, %r28, 30;
	add.s32 	%r30, %r28, %r29;
	and.b32  	%r31, %r30, -4;
	sub.s32 	%r32, %r28, %r31;
	.loc	1 26 34                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:26:34
	mul.wide.s32 	%rd21, %r24, 4;
	add.s64 	%rd23, %rd15, %rd21;
	.loc	1 26 39                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:26:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd23 + 0 ];
	// end inline asm
	mov.b32 	%f15, %r2;
	mov.b32 	%f16, %r3;
	.loc	1 27 30                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:27:30
	mul.wide.s32 	%rd22, %r32, 4;
	add.s64 	%rd5, %rd16, %rd22;
	.loc	1 27 35                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:27:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f17, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f18, %r5;
	.loc	1 28 30                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:28:30
	add.s64 	%rd7, %rd17, %rd22;
	.loc	1 28 35                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:28:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f19, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f20, %r7;
	.loc	1 29 30                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:29:30
	add.s64 	%rd9, %rd18, %rd22;
	.loc	1 29 35                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:29:35
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f21, %r8;
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f22, %r9;
	.loc	1 30 31                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:30:31
	add.s64 	%rd11, %rd19, %rd22;
	.loc	1 30 36                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:30:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd11 + 0 ];
	// end inline asm
	mov.b32 	%f23, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd11 + 0 ];
	// end inline asm
	mov.b32 	%f24, %r11;
	.loc	1 31 31                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:31:31
	add.s64 	%rd13, %rd20, %rd22;
	.loc	1 31 36                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:31:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f25, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f26, %r13;
	.loc	1 32 18                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:32:18
	add.f32 	%f1, %f15, %f17;
	add.f32 	%f2, %f16, %f18;
	.loc	1 33 18                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:33:18
	sub.f32 	%f27, %f1, %f19;
	sub.f32 	%f28, %f2, %f20;
	.loc	1 35 18                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:35:18
	add.f32 	%f29, %f21, 0f3727C5AC;
	add.f32 	%f30, %f22, 0f3727C5AC;
	.loc	1 36 26                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:36:26
	sqrt.approx.ftz.f32 	%f31, %f29;
	sqrt.approx.ftz.f32 	%f32, %f30;
	.loc	1 38 19                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:38:19
	mov.b32 	%r16, %f31;
	mov.b32 	%r15, 1065353216;
	// begin inline asm
	div.full.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f33, %r14;
	mov.b32 	%r19, %f32;
	// begin inline asm
	div.full.f32 %r17, %r15, %r19;
	// end inline asm
	mov.b32 	%f34, %r17;
	.loc	1 41 19                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:41:19
	mul.f32 	%f35, %f27, %f33;
	mul.f32 	%f36, %f28, %f34;
	.loc	1 43 20                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:43:20
	fma.rn.f32 	%f3, %f35, %f23, %f25;
	fma.rn.f32 	%f4, %f36, %f24, %f26;
	.loc	1 46 20                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:46:20
	mul.f32 	%f37, %f3, %f3;
	mul.f32 	%f38, %f4, %f4;
	.loc	1 47 20                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:47:20
	mul.f32 	%f39, %f3, %f37;
	mul.f32 	%f40, %f4, %f38;
	.loc	1 50 20                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:50:20
	fma.rn.f32 	%f41, %f39, 0f3D372713, %f3;
	fma.rn.f32 	%f42, %f40, 0f3D372713, %f4;
	.loc	1 52 20                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:52:20
	mul.f32 	%f5, %f41, 0f3F4C422A;
	mul.f32 	%f6, %f42, 0f3F4C422A;
	.loc	1 53 27                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:53:27
	abs.ftz.f32 	%f7, %f5;
	setp.ltu.f32 	%p12, %f7, 0f3F19999A;
	mov.f32 	%f85, 0f3F800000;
	mov.f32 	%f86, 0fC0000000;
	mov.f32 	%f87, 0fBD563CAE;
	mov.f32 	%f88, 0f3C80F082;
	mov.f32 	%f89, 0f3E085941;
	mov.f32 	%f90, 0fBEAAA9ED;
	mov.f32 	%f91, 0f00000000;
	@%p12 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %__internal_fmad.exit3.i
	mul.f32 	%f51, %f5, %f5;
	fma.rn.ftz.f32 	%f54, %f88, %f51, %f87;
	fma.rn.ftz.f32 	%f56, %f54, %f51, %f89;
	fma.rn.ftz.f32 	%f58, %f56, %f51, %f90;
	fma.rn.ftz.f32 	%f60, %f58, %f51, %f91;
	fma.rn.ftz.f32 	%f92, %f60, %f5, %f5;
	bra.uni 	$L__BB0_3;
$L__BB0_1:                              // %__internal_fmad.exit1.i
	mul.f32 	%f45, %f7, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f46, %f45;
	add.f32 	%f44, %f46, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f43,%f44;
	// end inline asm
	fma.rn.ftz.f32 	%f49, %f43, %f86, %f85;
	setp.ge.f32 	%p13, %f7, 0f41102CB4;
	selp.f32 	%f50, 0f3F800000, %f49, %p13;
	mov.b32 	%r33, %f50;
	mov.b32 	%r34, %f5;
	and.b32  	%r35, %r34, -2147483648;
	or.b32  	%r36, %r35, %r33;
	mov.b32 	%f92, %r36;
$L__BB0_3:                              // %__nv_tanhf.exit
	.loc	1 0 27                          // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:0:27
	ld.param.u64 	%rd3, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_0_param_1];
	cvt.s64.s32 	%rd1, %r24;
	.loc	1 53 27                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:53:27
	abs.ftz.f32 	%f11, %f6;
	setp.ltu.f32 	%p14, %f11, 0f3F19999A;
	@%p14 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;
$L__BB0_5:                              // %__internal_fmad.exit3.i17
	mul.f32 	%f69, %f6, %f6;
	fma.rn.ftz.f32 	%f72, %f88, %f69, %f87;
	fma.rn.ftz.f32 	%f74, %f72, %f69, %f89;
	fma.rn.ftz.f32 	%f76, %f74, %f69, %f90;
	fma.rn.ftz.f32 	%f78, %f76, %f69, %f91;
	fma.rn.ftz.f32 	%f93, %f78, %f6, %f6;
	bra.uni 	$L__BB0_6;
$L__BB0_4:                              // %__internal_fmad.exit1.i12
	mul.f32 	%f63, %f11, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f64, %f63;
	add.f32 	%f62, %f64, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f61,%f62;
	// end inline asm
	fma.rn.ftz.f32 	%f67, %f61, %f86, %f85;
	setp.ge.f32 	%p15, %f11, 0f41102CB4;
	selp.f32 	%f68, 0f3F800000, %f67, %p15;
	mov.b32 	%r37, %f68;
	mov.b32 	%r38, %f6;
	and.b32  	%r39, %r38, -2147483648;
	or.b32  	%r40, %r39, %r37;
	mov.b32 	%f93, %r40;
$L__BB0_6:                              // %__nv_tanhf.exit28
	.loc	1 0 27                          // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:0:27
	cvt.u32.u64 	%r45, %rd1;
	.loc	1 23 21                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:23:21
	setp.lt.s32 	%p16, %r45, 256;
	.loc	1 45 20                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:45:20
	mul.f32 	%f79, %f4, 0f3F000000;
	mul.f32 	%f80, %f3, 0f3F000000;
	.loc	1 54 20                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:54:20
	add.f32 	%f81, %f92, 0f3F800000;
	add.f32 	%f82, %f93, 0f3F800000;
	.loc	1 55 20                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:55:20
	mul.f32 	%f83, %f80, %f81;
	mul.f32 	%f84, %f79, %f82;
	.loc	1 56 39                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:56:39
	mov.b32 	%r41, %f1;
	mov.b32 	%r42, %f2;
	// begin inline asm
	@%p16 st.global.v2.b32 [ %rd23 + 0 ], { %r41, %r42 };
	// end inline asm
	.loc	1 57 28                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:57:28
	shl.b64 	%rd25, %rd1, 2;
	add.s64 	%rd24, %rd3, %rd25;
	.loc	1 57 40                         // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:57:40
	mov.b32 	%r43, %f83;
	mov.b32 	%r44, %f84;
	// begin inline asm
	@%p16 st.global.v2.b32 [ %rd24 + 0 ], { %r43, %r44 };
	// end inline asm
	.loc	1 57 4                          // ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py:57:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/i7/ci7eanx25mryzjbazqsozgidjsku3srapjpfqrod4t7ax6accptf.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 105
.b8 55
.b8 101
.b8 97
.b8 110
.b8 120
.b8 50
.b8 53
.b8 109
.b8 114
.b8 121
.b8 122
.b8 106
.b8 98
.b8 97
.b8 122
.b8 113
.b8 115
.b8 111
.b8 122
.b8 103
.b8 105
.b8 100
.b8 106
.b8 115
.b8 107
.b8 117
.b8 51
.b8 115
.b8 114
.b8 97
.b8 112
.b8 106
.b8 112
.b8 102
.b8 113
.b8 114
.b8 111
.b8 100
.b8 52
.b8 116
.b8 55
.b8 97
.b8 120
.b8 54
.b8 97
.b8 99
.b8 99
.b8 112
.b8 116
.b8 102
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 105
.b8 55
.b8 0
	}
	.section	.debug_macinfo	{	}
