

================================================================
== Vitis HLS Report for 'global_mean_pooling'
================================================================
* Date:           Wed Apr 14 23:05:28 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.600 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3008|     3008|  30.080 us|  30.080 us|  3008|  3008|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_300_1  |     3006|     3006|        12|         10|          1|   300|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1100|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       22|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      214|    -|
|Register             |        -|     -|      377|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|      377|     1336|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_34ns_65_1_1_U657  |mul_32s_34ns_65_1_1  |        0|   0|  0|  22|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|  22|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |graph_embedding_V_U  |global_mean_pooling_graph_embedding_V  |        1|  0|   0|    0|   300|   32|     1|         9600|
    +---------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                       |        1|  0|   0|    0|   300|   32|     1|         9600|
    +---------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln300_fu_480_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln703_10_fu_541_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_11_fu_547_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_12_fu_587_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_14_fu_591_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_15_fu_597_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_16_fu_603_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_17_fu_615_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_18_fu_609_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_19_fu_318_p2   |         +|   0|  0|  17|          10|           9|
    |add_ln703_20_fu_333_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln703_21_fu_343_p2   |         +|   0|  0|  18|          11|          10|
    |add_ln703_22_fu_354_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln703_23_fu_364_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln703_24_fu_396_p2   |         +|   0|  0|  19|          12|          11|
    |add_ln703_25_fu_407_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln703_26_fu_418_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln703_27_fu_428_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln703_28_fu_438_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln703_29_fu_448_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln703_2_fu_380_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln703_30_fu_490_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln703_31_fu_504_p2   |         +|   0|  0|  20|          13|          12|
    |add_ln703_32_fu_521_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln703_33_fu_531_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln703_34_fu_553_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln703_35_fu_563_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln703_36_fu_573_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln703_3_fu_386_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_5_fu_462_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_6_fu_468_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_7_fu_474_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_8_fu_583_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_9_fu_515_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln703_fu_374_p2      |         +|   0|  0|  32|          32|          32|
    |grp_fu_297_p2            |         +|   0|  0|  32|          32|          32|
    |sub_ln1148_1_fu_679_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln1148_fu_638_p2     |         -|   0|  0|  72|           1|          65|
    |icmp_ln300_fu_303_p2     |      icmp|   0|  0|  11|           9|           9|
    |graph_embedding_V_d1     |    select|   0|  0|  32|           1|          32|
    |select_ln1148_fu_672_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1100|         779|         925|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_dim_phi_fu_272_p4  |   9|          2|    9|         18|
    |dim_reg_268                   |   9|          2|    9|         18|
    |node_embedding_V_address0     |  59|         11|   16|        176|
    |node_embedding_V_address1     |  54|         10|   16|        160|
    |reg_280                       |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 214|         42|   84|        451|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln300_reg_792                 |   9|   0|    9|          0|
    |add_ln703_11_reg_831              |  32|   0|   32|          0|
    |add_ln703_17_reg_851              |  32|   0|   32|          0|
    |add_ln703_3_reg_745               |  32|   0|   32|          0|
    |add_ln703_7_reg_787               |  32|   0|   32|          0|
    |add_ln703_9_reg_816               |  32|   0|   32|          0|
    |ap_CS_fsm                         |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |dim_cast_reg_697                  |   9|   0|   64|         55|
    |dim_cast_reg_697_pp0_iter1_reg    |   9|   0|   64|         55|
    |dim_reg_268                       |   9|   0|    9|          0|
    |icmp_ln300_reg_693                |   1|   0|    1|          0|
    |icmp_ln300_reg_693_pp0_iter1_reg  |   1|   0|    1|          0|
    |reg_280                           |  32|   0|   32|          0|
    |reg_285                           |  32|   0|   32|          0|
    |reg_289                           |  32|   0|   32|          0|
    |reg_293                           |  32|   0|   32|          0|
    |tmp_2_reg_856                     |   1|   0|    1|          0|
    |zext_ln703_6_reg_750              |   9|   0|   12|          3|
    |zext_ln703_7_reg_702              |   9|   0|   10|          1|
    |zext_ln703_8_reg_718              |   9|   0|   11|          2|
    |zext_ln703_reg_797                |   9|   0|   13|          4|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 377|   0|  497|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|node_embedding_V_address0  |  out|   16|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_ce0       |  out|    1|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_q0        |   in|   32|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_address1  |  out|   16|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_ce1       |  out|    1|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_q1        |   in|   32|   ap_memory|     node_embedding_V|         array|
+---------------------------+-----+-----+------------+---------------------+--------------+

