;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @310
	DJN @-1, @-20
	SUB 12, @10
	SUB <-127, 100
	SUB 30, 2
	SUB 30, 2
	MOV -7, <-20
	SUB 30, 2
	JMP @72, #201
	SLT -7, <-20
	SUB @121, 143
	DAT #121, #106
	CMP <-127, 500
	ADD 0, 802
	DJN 0, <802
	ADD 0, 802
	MOV -1, <-29
	ADD 30, 2
	ADD 30, 9
	DAT #30, #2
	DAT #30, #2
	JMP -1, @-29
	SLT -1, <-20
	JMP -7, @-20
	SLT -7, <-20
	ADD 30, 2
	MOV -7, <-20
	SUB <3, @541
	ADD 0, 802
	CMP @-127, 100
	ADD 30, 9
	MOV 0, 802
	SLT -13, 71
	SPL <100, 90
	SUB @121, 143
	CMP #0, -31
	SLT 0, @310
	SUB #-10, 1
	SLT <100, 10
	ADD -1, <-20
	SPL 0, <802
	SPL 0, -80
	ADD 30, 4
	SUB #-10, 1
	ADD 3, 20
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
