

================================================================
== Vivado HLS Report for 'guidedfilter204'
================================================================
* Date:           Sun Mar 14 17:37:08 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fishery
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.084 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   137443|   137443| 1.374 ms | 1.374 ms |  137284|  137284| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+--------+--------+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+--------+--------+---------+
        |compute_a_b208_U0        |compute_a_b208        |   129706|   129706| 1.297 ms | 1.297 ms |  129706|  129706|   none  |
        |compute_I_enhanced21_U0  |compute_I_enhanced21  |   129654|   129654| 1.297 ms | 1.297 ms |  129654|  129654|   none  |
        |boxfilter200205_U0       |boxfilter200205       |   137283|   137283| 1.373 ms | 1.373 ms |  137283|  137283|   none  |
        |boxfilter201206_U0       |boxfilter201206       |   137283|   137283| 1.373 ms | 1.373 ms |  137283|  137283|   none  |
        |boxfilter202207_U0       |boxfilter202207       |   137283|   137283| 1.373 ms | 1.373 ms |  137283|  137283|   none  |
        |boxfilter203209_U0       |boxfilter203209       |   137283|   137283| 1.373 ms | 1.373 ms |  137283|  137283|   none  |
        |boxfilter210_U0          |boxfilter210          |   137283|   137283| 1.373 ms | 1.373 ms |  137283|  137283|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      58|    -|
|FIFO             |        0|      -|      40|     352|    -|
|Instance         |      169|     12|   28338|   35614|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      72|    -|
|Register         |        -|      -|      12|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      169|     12|   28390|   36096|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        9|   ~0  |       5|      13|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+-------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------+----------------------+---------+-------+-------+-------+-----+
    |boxfilter200205_U0       |boxfilter200205       |       33|      0|    526|   3037|    0|
    |boxfilter201206_U0       |boxfilter201206       |       33|      0|    525|   3028|    0|
    |boxfilter202207_U0       |boxfilter202207       |       33|      0|    525|   3028|    0|
    |boxfilter203209_U0       |boxfilter203209       |       33|      0|    525|   3028|    0|
    |boxfilter210_U0          |boxfilter210          |       33|      0|    525|   3028|    0|
    |compute_I_enhanced21_U0  |compute_I_enhanced21  |        0|      4|  10242|   8259|    0|
    |compute_a_b208_U0        |compute_a_b208        |        4|      8|  15470|  12206|    0|
    +-------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                    |                      |      169|     12|  28338|  35614|    0|
    +-------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+---+----+-----+------+-----+---------+
    |      Name     | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+---+----+-----+------+-----+---------+
    |N_COPY_V_V_U   |        0|  5|   0|    -|     1|   32|       32|
    |N_V_V_U        |        0|  5|   0|    -|     1|   32|       32|
    |a_V_V_U        |        0|  5|   0|    -|     1|   32|       32|
    |b_V_V_U        |        0|  5|   0|    -|     1|   32|       32|
    |mean_A_V_V_U   |        0|  5|   0|    -|     1|   32|       32|
    |mean_B_V_V_U   |        0|  5|   0|    -|     1|   32|       32|
    |mean_II_V_V_U  |        0|  5|   0|    -|     1|   32|       32|
    |mean_I_V_V_U   |        0|  5|   0|    -|     1|   32|       32|
    +---------------+---------+---+----+-----+------+-----+---------+
    |Total          |        0| 40|   0|    0|     8|  256|      256|
    +---------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |boxfilter200205_U0_ap_ready_count         |     +    |      0|  0|   9|           2|           1|
    |boxfilter201206_U0_ap_ready_count         |     +    |      0|  0|   9|           2|           1|
    |boxfilter202207_U0_ap_ready_count         |     +    |      0|  0|   9|           2|           1|
    |compute_I_enhanced21_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |boxfilter200205_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |boxfilter201206_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |boxfilter202207_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |compute_I_enhanced21_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |compute_a_b208_U0_start_full_n            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_boxfilter200205_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_boxfilter201206_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_boxfilter202207_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_compute_I_enhanced21_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  58|          19|          15|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_boxfilter200205_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_boxfilter201206_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_boxfilter202207_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_compute_I_enhanced21_U0_ap_ready  |   9|          2|    1|          2|
    |boxfilter200205_U0_ap_ready_count             |   9|          2|    2|          4|
    |boxfilter201206_U0_ap_ready_count             |   9|          2|    2|          4|
    |boxfilter202207_U0_ap_ready_count             |   9|          2|    2|          4|
    |compute_I_enhanced21_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  72|         16|   12|         24|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_boxfilter200205_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_boxfilter201206_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_boxfilter202207_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_compute_I_enhanced21_U0_ap_ready  |  1|   0|    1|          0|
    |boxfilter200205_U0_ap_ready_count             |  2|   0|    2|          0|
    |boxfilter201206_U0_ap_ready_count             |  2|   0|    2|          0|
    |boxfilter202207_U0_ap_ready_count             |  2|   0|    2|          0|
    |compute_I_enhanced21_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         | 12|   0|   12|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|I_enhanced_data_stream_V_din     | out |   16|   ap_fifo  | I_enhanced_data_stream_V |    pointer   |
|I_enhanced_data_stream_V_full_n  |  in |    1|   ap_fifo  | I_enhanced_data_stream_V |    pointer   |
|I_enhanced_data_stream_V_write   | out |    1|   ap_fifo  | I_enhanced_data_stream_V |    pointer   |
|ONES_V_V_dout                    |  in |   32|   ap_fifo  |         ONES_V_V         |    pointer   |
|ONES_V_V_empty_n                 |  in |    1|   ap_fifo  |         ONES_V_V         |    pointer   |
|ONES_V_V_read                    | out |    1|   ap_fifo  |         ONES_V_V         |    pointer   |
|I_V_V_dout                       |  in |   32|   ap_fifo  |           I_V_V          |    pointer   |
|I_V_V_empty_n                    |  in |    1|   ap_fifo  |           I_V_V          |    pointer   |
|I_V_V_read                       | out |    1|   ap_fifo  |           I_V_V          |    pointer   |
|I_2_V_V_dout                     |  in |   32|   ap_fifo  |          I_2_V_V         |    pointer   |
|I_2_V_V_empty_n                  |  in |    1|   ap_fifo  |          I_2_V_V         |    pointer   |
|I_2_V_V_read                     | out |    1|   ap_fifo  |          I_2_V_V         |    pointer   |
|I_COPY_V_V_dout                  |  in |   32|   ap_fifo  |        I_COPY_V_V        |    pointer   |
|I_COPY_V_V_empty_n               |  in |    1|   ap_fifo  |        I_COPY_V_V        |    pointer   |
|I_COPY_V_V_read                  | out |    1|   ap_fifo  |        I_COPY_V_V        |    pointer   |
|ap_clk                           |  in |    1| ap_ctrl_hs |      guidedfilter204     | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |      guidedfilter204     | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |      guidedfilter204     | return value |
|ap_done                          | out |    1| ap_ctrl_hs |      guidedfilter204     | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |      guidedfilter204     | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |      guidedfilter204     | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |      guidedfilter204     | return value |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @boxfilter200205()" [fishery/C++/src/guidedfilter.cpp:25]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "call fastcc void @boxfilter201206()" [fishery/C++/src/guidedfilter.cpp:26]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @boxfilter202207()" [fishery/C++/src/guidedfilter.cpp:27]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @boxfilter200205()" [fishery/C++/src/guidedfilter.cpp:25]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @boxfilter201206()" [fishery/C++/src/guidedfilter.cpp:26]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @boxfilter202207()" [fishery/C++/src/guidedfilter.cpp:27]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @compute_a_b208()" [fishery/C++/src/guidedfilter.cpp:29]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @compute_a_b208()" [fishery/C++/src/guidedfilter.cpp:29]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @boxfilter203209()" [fishery/C++/src/guidedfilter.cpp:31]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @boxfilter210()" [fishery/C++/src/guidedfilter.cpp:32]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @boxfilter203209()" [fishery/C++/src/guidedfilter.cpp:31]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @boxfilter210()" [fishery/C++/src/guidedfilter.cpp:32]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @compute_I_enhanced21(i16* %I_enhanced_data_stream_V)" [fishery/C++/src/guidedfilter.cpp:34]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @mean_II_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @mean_I_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @mean_B_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @mean_A_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @b_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @N_COPY_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @N_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %I_enhanced_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @I_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @I_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @I_COPY_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ONES_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [fishery/C++/src/guidedfilter.cpp:23]   --->   Operation 35 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @compute_I_enhanced21(i16* %I_enhanced_data_stream_V)" [fishery/C++/src/guidedfilter.cpp:34]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @N_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* @N_V_V, i32* @N_V_V)"   --->   Operation 37 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%empty_272 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @N_COPY_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* @N_COPY_V_V, i32* @N_COPY_V_V)"   --->   Operation 38 'specchannel' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%empty_273 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @a_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* @a_V_V, i32* @a_V_V)"   --->   Operation 39 'specchannel' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%empty_274 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @b_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* @b_V_V, i32* @b_V_V)"   --->   Operation 40 'specchannel' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty_275 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @mean_A_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* @mean_A_V_V, i32* @mean_A_V_V)"   --->   Operation 41 'specchannel' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%empty_276 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @mean_B_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* @mean_B_V_V, i32* @mean_B_V_V)"   --->   Operation 42 'specchannel' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty_277 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @mean_I_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* @mean_I_V_V, i32* @mean_I_V_V)"   --->   Operation 43 'specchannel' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%empty_278 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @mean_II_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* @mean_II_V_V, i32* @mean_II_V_V)"   --->   Operation 44 'specchannel' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [fishery/C++/src/guidedfilter.cpp:23]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ I_enhanced_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ONES_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ N_V_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ I_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mean_I_V_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ I_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mean_II_V_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ N_COPY_V_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ a_V_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ b_V_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mean_A_V_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mean_B_V_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ I_COPY_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln25                 (call                ) [ 000000000]
call_ln26                 (call                ) [ 000000000]
call_ln27                 (call                ) [ 000000000]
call_ln29                 (call                ) [ 000000000]
call_ln31                 (call                ) [ 000000000]
call_ln32                 (call                ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specdataflowpipeline_ln23 (specdataflowpipeline) [ 000000000]
call_ln34                 (call                ) [ 000000000]
empty                     (specchannel         ) [ 000000000]
empty_272                 (specchannel         ) [ 000000000]
empty_273                 (specchannel         ) [ 000000000]
empty_274                 (specchannel         ) [ 000000000]
empty_275                 (specchannel         ) [ 000000000]
empty_276                 (specchannel         ) [ 000000000]
empty_277                 (specchannel         ) [ 000000000]
empty_278                 (specchannel         ) [ 000000000]
ret_ln23                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="I_enhanced_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_enhanced_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ONES_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ONES_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="N_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="I_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mean_I_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_I_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="I_2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mean_II_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_II_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="N_COPY_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_COPY_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="a_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mean_A_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_A_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mean_B_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_B_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="I_COPY_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_COPY_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxfilter200205"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxfilter201206"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxfilter202207"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_a_b208"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxfilter203209"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxfilter210"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_I_enhanced21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_COPY_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_A_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_B_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_I_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_II_OC_V_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_compute_a_b208_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="0" index="3" bw="32" slack="0"/>
<pin id="81" dir="0" index="4" bw="32" slack="0"/>
<pin id="82" dir="0" index="5" bw="32" slack="0"/>
<pin id="83" dir="0" index="6" bw="32" slack="0"/>
<pin id="84" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_compute_I_enhanced21_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="0" index="3" bw="32" slack="0"/>
<pin id="97" dir="0" index="4" bw="32" slack="0"/>
<pin id="98" dir="0" index="5" bw="32" slack="0"/>
<pin id="99" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_boxfilter200205_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_boxfilter201206_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_boxfilter202207_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_boxfilter203209_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_boxfilter210_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="76" pin=6"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="138" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I_enhanced_data_stream_V | {7 8 }
	Port: ONES_V_V | {}
	Port: N_V_V | {1 2 }
	Port: I_V_V | {}
	Port: mean_I_V_V | {1 2 }
	Port: I_2_V_V | {}
	Port: mean_II_V_V | {1 2 }
	Port: N_COPY_V_V | {3 4 }
	Port: a_V_V | {3 4 }
	Port: b_V_V | {3 4 }
	Port: mean_A_V_V | {5 6 }
	Port: mean_B_V_V | {5 6 }
	Port: I_COPY_V_V | {}
 - Input state : 
	Port: guidedfilter204 : I_enhanced_data_stream_V | {}
	Port: guidedfilter204 : ONES_V_V | {1 2 }
	Port: guidedfilter204 : N_V_V | {3 4 }
	Port: guidedfilter204 : I_V_V | {1 2 }
	Port: guidedfilter204 : mean_I_V_V | {3 4 }
	Port: guidedfilter204 : I_2_V_V | {1 2 }
	Port: guidedfilter204 : mean_II_V_V | {3 4 }
	Port: guidedfilter204 : N_COPY_V_V | {7 8 }
	Port: guidedfilter204 : a_V_V | {5 6 }
	Port: guidedfilter204 : b_V_V | {5 6 }
	Port: guidedfilter204 : mean_A_V_V | {7 8 }
	Port: guidedfilter204 : mean_B_V_V | {7 8 }
	Port: guidedfilter204 : I_COPY_V_V | {7 8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_compute_a_b208_fu_76    |    0    |    8    |  3.936  |  15476  |  11867  |    0    |
|          | grp_compute_I_enhanced21_fu_92 |    0    |    4    |  2.624  |  10217  |   8053  |    0    |
|          |   grp_boxfilter200205_fu_106   |    33   |    0    | 23.6347 |   551   |   3152  |    0    |
|   call   |   grp_boxfilter201206_fu_114   |    33   |    0    | 23.6347 |   551   |   3152  |    0    |
|          |   grp_boxfilter202207_fu_122   |    33   |    0    | 23.6347 |   551   |   3152  |    0    |
|          |   grp_boxfilter203209_fu_130   |    33   |    0    | 23.6347 |   551   |   3152  |    0    |
|          |     grp_boxfilter210_fu_138    |    33   |    0    | 23.6347 |   551   |   3152  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |   165   |    12   | 124.734 |  28448  |  35680  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   165  |   12   |   124  |  28448 |  35680 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   165  |   12   |   124  |  28448 |  35680 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
