SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily kintex7
SET_PREFERENCE device xc7k325t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg900
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/PlanAhead/KC705_fmc150.srcs/sources_1/ip/fir_compiler_v6_3_0/
SET_PREFERENCE workingdirectory C:/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/PlanAhead/KC705_fmc150.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/
SET_PREFERENCE subworkingdirectory C:/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/PlanAhead/KC705_fmc150.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/
SET_PREFERENCE transientdirectory C:/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/PlanAhead/KC705_fmc150.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name duc_srrc
SET_PARAMETER GUI_Behaviour Coregen
SET_PARAMETER CoefficientSource COE_File
SET_PARAMETER CoefficientVector 6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6
SET_PARAMETER Coefficient_File C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\cores\duc_srrc\duc_srrc.coe
SET_PARAMETER Coefficient_Sets 1
SET_PARAMETER Coefficient_Reload false
SET_PARAMETER Filter_Type Interpolation
SET_PARAMETER Rate_Change_Type Integer
SET_PARAMETER Interpolation_Rate 2
SET_PARAMETER Decimation_Rate 1
SET_PARAMETER Zero_Pack_Factor 1
SET_PARAMETER Channel_Sequence Basic
SET_PARAMETER Number_Channels 1
SET_PARAMETER Select_Pattern All
SET_PARAMETER Pattern_List P4-0,P4-1,P4-2,P4-3,P4-4
SET_PARAMETER Number_Paths 2
SET_PARAMETER RateSpecification Frequency_Specification
SET_PARAMETER HardwareOversamplingRate 1
SET_PARAMETER SamplePeriod 1
SET_PARAMETER Sample_Frequency 15.36
SET_PARAMETER Clock_Frequency 491.52
SET_PARAMETER Coefficient_Sign Signed
SET_PARAMETER Quantization Integer_Coefficients
SET_PARAMETER Coefficient_Width 18
SET_PARAMETER BestPrecision false
SET_PARAMETER Coefficient_Fractional_Bits 0
SET_PARAMETER Coefficient_Structure Inferred
SET_PARAMETER Data_Sign Signed
SET_PARAMETER Data_Width 16
SET_PARAMETER Data_Fractional_Bits 0
SET_PARAMETER Output_Rounding_Mode Symmetric_Rounding_to_Infinity
SET_PARAMETER Output_Width 16
SET_PARAMETER Filter_Architecture Systolic_Multiply_Accumulate
SET_PARAMETER Optimization_Goal Speed
SET_PARAMETER Data_Buffer_Type Automatic
SET_PARAMETER Coefficient_Buffer_Type Automatic
SET_PARAMETER Input_Buffer_Type Automatic
SET_PARAMETER Output_Buffer_Type Automatic
SET_PARAMETER Preference_For_Other_Storage Automatic
SET_PARAMETER Multi_Column_Support Automatic
SET_PARAMETER Inter_Column_Pipe_Length 4
SET_PARAMETER ColumnConfig 1
SET_PARAMETER DATA_Has_TLAST Not_Required
SET_PARAMETER M_DATA_Has_TREADY false
SET_PARAMETER S_DATA_Has_FIFO true
SET_PARAMETER S_DATA_Has_TUSER Not_Required
SET_PARAMETER M_DATA_Has_TUSER Not_Required
SET_PARAMETER DATA_TUSER_Width 1
SET_PARAMETER S_CONFIG_Sync_Mode On_Vector
SET_PARAMETER S_CONFIG_Method Single
SET_PARAMETER Num_Reload_Slots 1
SET_PARAMETER Has_ACLKEN false
SET_PARAMETER Has_ARESETn true
SET_PARAMETER Reset_Data_Vector true
SET_PARAMETER Gen_MIF_from_Spec false
SET_PARAMETER Gen_MIF_from_COE false
SET_PARAMETER Reload_File no_coe_file_loaded
SET_PARAMETER Gen_MIF_Files false
SET_PARAMETER DisplayReloadOrder false
SET_PARAMETER Passband_Min 0.0
SET_PARAMETER Passband_Max 0.5
SET_PARAMETER Stopband_Min 0.5
SET_PARAMETER Stopband_Max 1.0
SET_PARAMETER Filter_Selection 1
SET_SIM_PARAMETER c_xdevicefamily kintex7
SET_SIM_PARAMETER c_elaboration_dir C:/kintex7dsp_getting_started_reference_design/RTL/Reference_Design/implementation/VHDL/PlanAhead/K7RTLTut/K7RTLTut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/
SET_SIM_PARAMETER c_component_name duc_srrc
SET_SIM_PARAMETER c_coef_file duc_srrc.mif
SET_SIM_PARAMETER c_coef_file_lines 24
SET_SIM_PARAMETER c_filter_type 2
SET_SIM_PARAMETER c_interp_rate 2
SET_SIM_PARAMETER c_decim_rate 1
SET_SIM_PARAMETER c_zero_packing_factor 1
SET_SIM_PARAMETER c_symmetry 1
SET_SIM_PARAMETER c_num_filts 1
SET_SIM_PARAMETER c_num_taps 45
SET_SIM_PARAMETER c_num_channels 1
SET_SIM_PARAMETER c_channel_pattern fixed
SET_SIM_PARAMETER c_round_mode 3
SET_SIM_PARAMETER c_coef_reload 0
SET_SIM_PARAMETER c_num_reload_slots 1
SET_SIM_PARAMETER c_col_mode 1
SET_SIM_PARAMETER c_col_pipe_len 4
SET_SIM_PARAMETER c_col_config 1
SET_SIM_PARAMETER c_optimization 1
SET_SIM_PARAMETER c_data_path_widths 16,16
SET_SIM_PARAMETER c_data_width 16
SET_SIM_PARAMETER c_coef_path_widths 18,18
SET_SIM_PARAMETER c_coef_width 18
SET_SIM_PARAMETER c_data_path_src 0,1
SET_SIM_PARAMETER c_coef_path_src 0,0
SET_SIM_PARAMETER c_data_path_sign 0,0
SET_SIM_PARAMETER c_coef_path_sign 0,0
SET_SIM_PARAMETER c_accum_path_widths 33,33
SET_SIM_PARAMETER c_output_width 16
SET_SIM_PARAMETER c_output_path_widths 16,16
SET_SIM_PARAMETER c_accum_op_path_widths 33,33
SET_SIM_PARAMETER c_ext_mult_cnfg none
SET_SIM_PARAMETER c_num_madds 1
SET_SIM_PARAMETER c_opt_madds none
SET_SIM_PARAMETER c_oversampling_rate 12
SET_SIM_PARAMETER c_input_rate 32
SET_SIM_PARAMETER c_output_rate 16
SET_SIM_PARAMETER c_data_memtype 0
SET_SIM_PARAMETER c_coef_memtype 2
SET_SIM_PARAMETER c_mem_arrangement 1
SET_SIM_PARAMETER c_data_mem_packing 0
SET_SIM_PARAMETER c_coef_mem_packing 0
SET_SIM_PARAMETER c_filts_packed 0
SET_SIM_PARAMETER c_latency 22
SET_SIM_PARAMETER c_has_aresetn 1
SET_SIM_PARAMETER c_has_aclken 0
SET_SIM_PARAMETER c_data_has_tlast 0
SET_SIM_PARAMETER c_s_data_has_fifo 1
SET_SIM_PARAMETER c_s_data_has_tuser 0
SET_SIM_PARAMETER c_s_data_tdata_width 32
SET_SIM_PARAMETER c_s_data_tuser_width 1
SET_SIM_PARAMETER c_m_data_has_tready 0
SET_SIM_PARAMETER c_m_data_has_tuser 0
SET_SIM_PARAMETER c_m_data_tdata_width 32
SET_SIM_PARAMETER c_m_data_tuser_width 1
SET_SIM_PARAMETER c_has_config_channel 0
SET_SIM_PARAMETER c_config_sync_mode 0
SET_SIM_PARAMETER c_config_packet_size 0
SET_SIM_PARAMETER c_config_tdata_width 1
SET_SIM_PARAMETER c_reload_tdata_width 1
SET_CORE_NAME FIR Compiler
SET_CORE_VERSION 6.3
SET_CORE_VLNV xilinx.com:ip:fir_compiler:6.3
SET_CORE_CLASS com.xilinx.ip.fir_compiler_v6_3.fir_compiler_v6_3
SET_CORE_PATH C:/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler_v6_3
SET_CORE_GUIPATH C:/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler_v6_3/gui/fir_compiler_v6_3.tcl
SET_CORE_DATASHEET C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_3\doc\ds795_fir_compiler.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_3\doc\ds795_fir_compiler.pdf><ds795_fir_compiler.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_3\doc\fir_compiler_v6_3_vinfo.html><fir_compiler_v6_3_vinfo.html>
