Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vitis/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 8be848a6781048e2aee97b1e52ebce01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOPtest_behav xil_defaultlib.TOPtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'WAddr_C' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'EXE_Imm_MEM' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Immediate' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:108]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rt' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'EXE_immediate' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'EXE_immediate_MEM' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'immediate' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'MEM_PC_next_4_WB' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addra' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'MEM_PC_next_4' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'MEM_alu_flag_WB' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'alu_flag' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'WB_Memory_data_out_WB' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'alu_flag' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:130]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ID_Controller
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_registers
Compiling module xil_defaultlib.InstructionDecoder
Compiling module xil_defaultlib.PC_next_add4
Compiling module xil_defaultlib.Register_wirte_address_selection
Compiling module xil_defaultlib.Immediate_dealing
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ID_EXE_var_convert
Compiling module xil_defaultlib.ID_EXE_registers
Compiling module xil_defaultlib.ALU_input_selection
Compiling module xil_defaultlib.ALU_module
Compiling module xil_defaultlib.ALU_Flag_Handler
Compiling module xil_defaultlib.EXCEPTION_Handler
Compiling module xil_defaultlib.EXE_MEM_var_convert
Compiling module xil_defaultlib.EXE_MEM_registers
Compiling module xil_defaultlib.Datamemory_addr_translater
Compiling module xil_defaultlib.datamemory_writecontrol
Compiling module xil_defaultlib.IO_cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_var_converter
Compiling module xil_defaultlib.MEM_WB_registers
Compiling module xil_defaultlib.writeback_data_selection
Compiling module xil_defaultlib.MIPS_CPU_TOP
Compiling module xil_defaultlib.TOPtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOPtest_behav
