// Seed: 1637473945
module module_0 #(
    parameter id_3 = 32'd72,
    parameter id_5 = 32'd36
) (
    id_1
);
  output uwire id_1;
  logic id_2;
  parameter id_3 = 1'b0;
  wire id_4;
  wire _id_5;
  assign id_1 = 'h0;
  assign id_1 = -1;
  assign id_2 = 1;
  wire [id_5 : id_3] id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd24
) (
    output wor  id_0,
    input  tri0 id_1,
    output wand id_2,
    output tri0 _id_3,
    input  wand id_4,
    output wire id_5,
    input  tri  id_6,
    output wand id_7
);
  tri1 id_9 = {id_1 !== id_9, 1};
  logic [1 : id_3] id_10;
  assign id_2 = -1;
  parameter id_11 = (1);
  module_0 modCall_1 (id_10);
  assign modCall_1.id_5 = 0;
  wire id_12;
endmodule
