# ALU_VERILOG

ALU designed in verilog and simulated on Xilinx 4.7
