Analysis & Synthesis report for snake_vga_test
Sat Nov 08 22:55:54 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |snake_vga_test|snake_game_process:U4|game_current_process
 11. State Machine - |snake_vga_test|moving_snake:U3|moving_cstate
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated
 18. Source assignments for win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated
 19. Source assignments for over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated
 20. Parameter Settings for User Entity Instance: pll_module:U0|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: moving_snake:U3
 22. Parameter Settings for User Entity Instance: snake_game_process:U4
 23. Parameter Settings for User Entity Instance: ready_rom:U7|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: win_rom:U10|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: over_rom:U13|altsyncram:altsyncram_component
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 08 22:55:54 2014         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; snake_vga_test                                ;
; Top-level Entity Name              ; snake_vga_test                                ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 2,610                                         ;
;     Total combinational functions  ; 2,610                                         ;
;     Dedicated logic registers      ; 470                                           ;
; Total registers                    ; 470                                           ;
; Total pins                         ; 13                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 163,840                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                                      ; snake_vga_test     ; snake_vga_test     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                    ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; snake_vga_control.v              ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/snake_vga_control.v              ;
; snake_sync_module.v              ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/snake_sync_module.v              ;
; snake_vga_test.v                 ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/snake_vga_test.v                 ;
; pll_module.v                     ; yes             ; User Wizard-Generated File       ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/pll_module.v                     ;
; moving_snake.v                   ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/moving_snake.v                   ;
; snake_game_process.v             ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/snake_game_process.v             ;
; ready/ready.mif                  ; yes             ; User Memory Initialization File  ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/ready/ready.mif                  ;
; ready/ready_rom.v                ; yes             ; User Wizard-Generated File       ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/ready/ready_rom.v                ;
; win/win.mif                      ; yes             ; User Memory Initialization File  ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/win/win.mif                      ;
; win/win_rom.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/win/win_rom.v                    ;
; over/over.mif                    ; yes             ; User Memory Initialization File  ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/over/over.mif                    ;
; over/over_rom.v                  ; yes             ; User Wizard-Generated File       ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/over/over_rom.v                  ;
; ready/ready_sync_module.v        ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/ready/ready_sync_module.v        ;
; win/win_sync_module.v            ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/win/win_sync_module.v            ;
; over/over_sync_module.v          ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/over/over_sync_module.v          ;
; ready/ready_vga_control_module.v ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/ready/ready_vga_control_module.v ;
; win/win_vga_control_module.v     ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/win/win_vga_control_module.v     ;
; over/over_vga_control_module.v   ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/over/over_vga_control_module.v   ;
; vga_select_module.v              ; yes             ; User Verilog HDL File            ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/vga_select_module.v              ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf                                    ;
; aglobal111.inc                   ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc                                ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_pll.inc                               ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratixii_pll.inc                             ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf                                ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc                                   ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc                                ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc                                    ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc                                    ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc                                  ;
; db/altsyncram_tl91.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/db/altsyncram_tl91.tdf           ;
; db/altsyncram_mf91.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/db/altsyncram_mf91.tdf           ;
; db/altsyncram_kmb1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/db/altsyncram_kmb1.tdf           ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 2,610                                       ;
;                                             ;                                             ;
; Total combinational functions               ; 2610                                        ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 1023                                        ;
;     -- 3 input functions                    ; 911                                         ;
;     -- <=2 input functions                  ; 676                                         ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 1553                                        ;
;     -- arithmetic mode                      ; 1057                                        ;
;                                             ;                                             ;
; Total registers                             ; 470                                         ;
;     -- Dedicated logic registers            ; 470                                         ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 13                                          ;
; Total memory bits                           ; 163840                                      ;
; Total PLLs                                  ; 1                                           ;
;     -- PLLs                                 ; 1                                           ;
;                                             ;                                             ;
; Maximum fan-out node                        ; pll_module:U0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1238                                        ;
; Total fan-out                               ; 16613                                       ;
; Average fan-out                             ; 4.30                                        ;
+---------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
; |snake_vga_test                           ; 2610 (1)          ; 470 (0)      ; 163840      ; 0            ; 0       ; 0         ; 13   ; 0            ; |snake_vga_test                                                                             ;              ;
;    |moving_snake:U3|                      ; 910 (910)         ; 403 (403)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|moving_snake:U3                                                             ;              ;
;    |over_rom:U13|                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|over_rom:U13                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|over_rom:U13|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_kmb1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated ;              ;
;    |over_sync_module:U11|                 ; 55 (55)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|over_sync_module:U11                                                        ;              ;
;    |over_vga_control_module:U12|          ; 187 (187)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|over_vga_control_module:U12                                                 ;              ;
;    |pll_module:U0|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|pll_module:U0                                                               ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|pll_module:U0|altpll:altpll_component                                       ;              ;
;    |ready_rom:U7|                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|ready_rom:U7                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|ready_rom:U7|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_tl91:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated ;              ;
;    |ready_sync_module:U5|                 ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|ready_sync_module:U5                                                        ;              ;
;    |ready_vga_control_module:U6|          ; 178 (178)         ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|ready_vga_control_module:U6                                                 ;              ;
;    |snake_game_process:U4|                ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|snake_game_process:U4                                                       ;              ;
;    |snake_sync_module:U2|                 ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|snake_sync_module:U2                                                        ;              ;
;    |snake_vga_control:U1|                 ; 1042 (1042)       ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|snake_vga_control:U1                                                        ;              ;
;    |vga_select_module:U14|                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|vga_select_module:U14                                                       ;              ;
;    |win_rom:U10|                          ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|win_rom:U10                                                                 ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|win_rom:U10|altsyncram:altsyncram_component                                 ;              ;
;          |altsyncram_mf91:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated  ;              ;
;    |win_vga_control_module:U9|            ; 170 (170)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake_vga_test|win_vga_control_module:U9                                                   ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------+
; Name                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                             ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------+
; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ALTSYNCRAM ; M4K  ; ROM  ; 128          ; 256          ; --           ; --           ; 32768 ; ../snake_vga_test/over/over.mif ;
; ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM ; M4K  ; ROM  ; 256          ; 256          ; --           ; --           ; 65536 ; ready.mif                       ;
; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ALTSYNCRAM  ; M4K  ; ROM  ; 256          ; 256          ; --           ; --           ; 65536 ; win.mif                         ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------+


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------+----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------+----------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 9.1     ; N/A          ; N/A          ; |snake_vga_test|over_rom:U13  ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/over/over_rom.v   ;
; Altera ; ALTPLL       ; 9.1     ; N/A          ; N/A          ; |snake_vga_test|pll_module:U0 ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/pll_module.v      ;
; Altera ; ROM: 1-PORT  ; 9.1     ; N/A          ; N/A          ; |snake_vga_test|ready_rom:U7  ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/ready/ready_rom.v ;
; Altera ; ROM: 1-PORT  ; 9.1     ; N/A          ; N/A          ; |snake_vga_test|win_rom:U10   ; C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/win/win_rom.v     ;
+--------+--------------+---------+--------------+--------------+-------------------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |snake_vga_test|snake_game_process:U4|game_current_process                                                                             ;
+--------------------------------+-----------------------------+--------------------------------+---------------------------+----------------------------+
; Name                           ; game_current_process.wining ; game_current_process.game_over ; game_current_process.game ; game_current_process.ready ;
+--------------------------------+-----------------------------+--------------------------------+---------------------------+----------------------------+
; game_current_process.ready     ; 0                           ; 0                              ; 0                         ; 0                          ;
; game_current_process.game      ; 0                           ; 0                              ; 1                         ; 1                          ;
; game_current_process.game_over ; 0                           ; 1                              ; 0                         ; 1                          ;
; game_current_process.wining    ; 1                           ; 0                              ; 0                         ; 1                          ;
+--------------------------------+-----------------------------+--------------------------------+---------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |snake_vga_test|moving_snake:U3|moving_cstate                                                                                             ;
+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+--------------------+
; Name                      ; moving_cstate.snake_right ; moving_cstate.snake_left ; moving_cstate.snake_down ; moving_cstate.snake_up ; moving_cstate.idle ;
+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+--------------------+
; moving_cstate.idle        ; 0                         ; 0                        ; 0                        ; 0                      ; 0                  ;
; moving_cstate.snake_up    ; 0                         ; 0                        ; 0                        ; 1                      ; 1                  ;
; moving_cstate.snake_down  ; 0                         ; 0                        ; 1                        ; 0                      ; 1                  ;
; moving_cstate.snake_left  ; 0                         ; 1                        ; 0                        ; 0                      ; 1                  ;
; moving_cstate.snake_right ; 1                         ; 0                        ; 0                        ; 0                      ; 1                  ;
+---------------------------+---------------------------+--------------------------+--------------------------+------------------------+--------------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------+----------------------------------------------+
; Register name                           ; Reason for Removal                           ;
+-----------------------------------------+----------------------------------------------+
; moving_snake:U3|reg_x1[0]               ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_y1[0]               ; Stuck at GND due to stuck port data_in       ;
; ready_vga_control_module:U6|n[0]        ; Merged with over_vga_control_module:U12|n[0] ;
; win_vga_control_module:U9|n[0]          ; Merged with over_vga_control_module:U12|n[0] ;
; ready_vga_control_module:U6|n[7]        ; Merged with over_vga_control_module:U12|n[7] ;
; win_vga_control_module:U9|n[7]          ; Merged with over_vga_control_module:U12|n[7] ;
; ready_vga_control_module:U6|n[6]        ; Merged with over_vga_control_module:U12|n[6] ;
; win_vga_control_module:U9|n[6]          ; Merged with over_vga_control_module:U12|n[6] ;
; ready_vga_control_module:U6|n[5]        ; Merged with over_vga_control_module:U12|n[5] ;
; win_vga_control_module:U9|n[5]          ; Merged with over_vga_control_module:U12|n[5] ;
; ready_vga_control_module:U6|n[4]        ; Merged with over_vga_control_module:U12|n[4] ;
; win_vga_control_module:U9|n[4]          ; Merged with over_vga_control_module:U12|n[4] ;
; ready_vga_control_module:U6|n[3]        ; Merged with over_vga_control_module:U12|n[3] ;
; win_vga_control_module:U9|n[3]          ; Merged with over_vga_control_module:U12|n[3] ;
; ready_vga_control_module:U6|n[2]        ; Merged with over_vga_control_module:U12|n[2] ;
; win_vga_control_module:U9|n[2]          ; Merged with over_vga_control_module:U12|n[2] ;
; ready_vga_control_module:U6|n[1]        ; Merged with over_vga_control_module:U12|n[1] ;
; win_vga_control_module:U9|n[1]          ; Merged with over_vga_control_module:U12|n[1] ;
; ready_sync_module:U5|Count_H[10]        ; Merged with over_sync_module:U11|Count_H[10] ;
; snake_sync_module:U2|Count_H[10]        ; Merged with over_sync_module:U11|Count_H[10] ;
; win_sync_module:U8|Count_H[10]          ; Merged with over_sync_module:U11|Count_H[10] ;
; ready_sync_module:U5|Count_H[9]         ; Merged with over_sync_module:U11|Count_H[9]  ;
; snake_sync_module:U2|Count_H[9]         ; Merged with over_sync_module:U11|Count_H[9]  ;
; win_sync_module:U8|Count_H[9]           ; Merged with over_sync_module:U11|Count_H[9]  ;
; ready_sync_module:U5|Count_H[8]         ; Merged with over_sync_module:U11|Count_H[8]  ;
; snake_sync_module:U2|Count_H[8]         ; Merged with over_sync_module:U11|Count_H[8]  ;
; win_sync_module:U8|Count_H[8]           ; Merged with over_sync_module:U11|Count_H[8]  ;
; ready_sync_module:U5|Count_H[7]         ; Merged with over_sync_module:U11|Count_H[7]  ;
; snake_sync_module:U2|Count_H[7]         ; Merged with over_sync_module:U11|Count_H[7]  ;
; win_sync_module:U8|Count_H[7]           ; Merged with over_sync_module:U11|Count_H[7]  ;
; ready_sync_module:U5|Count_H[6]         ; Merged with over_sync_module:U11|Count_H[6]  ;
; snake_sync_module:U2|Count_H[6]         ; Merged with over_sync_module:U11|Count_H[6]  ;
; win_sync_module:U8|Count_H[6]           ; Merged with over_sync_module:U11|Count_H[6]  ;
; ready_sync_module:U5|Count_H[5]         ; Merged with over_sync_module:U11|Count_H[5]  ;
; snake_sync_module:U2|Count_H[5]         ; Merged with over_sync_module:U11|Count_H[5]  ;
; win_sync_module:U8|Count_H[5]           ; Merged with over_sync_module:U11|Count_H[5]  ;
; ready_sync_module:U5|Count_H[4]         ; Merged with over_sync_module:U11|Count_H[4]  ;
; snake_sync_module:U2|Count_H[4]         ; Merged with over_sync_module:U11|Count_H[4]  ;
; win_sync_module:U8|Count_H[4]           ; Merged with over_sync_module:U11|Count_H[4]  ;
; ready_sync_module:U5|Count_H[3]         ; Merged with over_sync_module:U11|Count_H[3]  ;
; snake_sync_module:U2|Count_H[3]         ; Merged with over_sync_module:U11|Count_H[3]  ;
; win_sync_module:U8|Count_H[3]           ; Merged with over_sync_module:U11|Count_H[3]  ;
; ready_sync_module:U5|Count_H[2]         ; Merged with over_sync_module:U11|Count_H[2]  ;
; snake_sync_module:U2|Count_H[2]         ; Merged with over_sync_module:U11|Count_H[2]  ;
; win_sync_module:U8|Count_H[2]           ; Merged with over_sync_module:U11|Count_H[2]  ;
; ready_sync_module:U5|Count_H[1]         ; Merged with over_sync_module:U11|Count_H[1]  ;
; snake_sync_module:U2|Count_H[1]         ; Merged with over_sync_module:U11|Count_H[1]  ;
; win_sync_module:U8|Count_H[1]           ; Merged with over_sync_module:U11|Count_H[1]  ;
; ready_sync_module:U5|isReady            ; Merged with over_sync_module:U11|isReady     ;
; snake_sync_module:U2|isReady            ; Merged with over_sync_module:U11|isReady     ;
; win_sync_module:U8|isReady              ; Merged with over_sync_module:U11|isReady     ;
; ready_sync_module:U5|Count_H[0]         ; Merged with over_sync_module:U11|Count_H[0]  ;
; snake_sync_module:U2|Count_H[0]         ; Merged with over_sync_module:U11|Count_H[0]  ;
; win_sync_module:U8|Count_H[0]           ; Merged with over_sync_module:U11|Count_H[0]  ;
; ready_sync_module:U5|Count_V[10]        ; Merged with over_sync_module:U11|Count_V[10] ;
; snake_sync_module:U2|Count_V[10]        ; Merged with over_sync_module:U11|Count_V[10] ;
; win_sync_module:U8|Count_V[10]          ; Merged with over_sync_module:U11|Count_V[10] ;
; ready_sync_module:U5|Count_V[9]         ; Merged with over_sync_module:U11|Count_V[9]  ;
; snake_sync_module:U2|Count_V[9]         ; Merged with over_sync_module:U11|Count_V[9]  ;
; win_sync_module:U8|Count_V[9]           ; Merged with over_sync_module:U11|Count_V[9]  ;
; ready_sync_module:U5|Count_V[8]         ; Merged with over_sync_module:U11|Count_V[8]  ;
; snake_sync_module:U2|Count_V[8]         ; Merged with over_sync_module:U11|Count_V[8]  ;
; win_sync_module:U8|Count_V[8]           ; Merged with over_sync_module:U11|Count_V[8]  ;
; ready_sync_module:U5|Count_V[7]         ; Merged with over_sync_module:U11|Count_V[7]  ;
; snake_sync_module:U2|Count_V[7]         ; Merged with over_sync_module:U11|Count_V[7]  ;
; win_sync_module:U8|Count_V[7]           ; Merged with over_sync_module:U11|Count_V[7]  ;
; ready_sync_module:U5|Count_V[6]         ; Merged with over_sync_module:U11|Count_V[6]  ;
; snake_sync_module:U2|Count_V[6]         ; Merged with over_sync_module:U11|Count_V[6]  ;
; win_sync_module:U8|Count_V[6]           ; Merged with over_sync_module:U11|Count_V[6]  ;
; ready_sync_module:U5|Count_V[5]         ; Merged with over_sync_module:U11|Count_V[5]  ;
; snake_sync_module:U2|Count_V[5]         ; Merged with over_sync_module:U11|Count_V[5]  ;
; win_sync_module:U8|Count_V[5]           ; Merged with over_sync_module:U11|Count_V[5]  ;
; ready_sync_module:U5|Count_V[4]         ; Merged with over_sync_module:U11|Count_V[4]  ;
; snake_sync_module:U2|Count_V[4]         ; Merged with over_sync_module:U11|Count_V[4]  ;
; win_sync_module:U8|Count_V[4]           ; Merged with over_sync_module:U11|Count_V[4]  ;
; ready_sync_module:U5|Count_V[3]         ; Merged with over_sync_module:U11|Count_V[3]  ;
; snake_sync_module:U2|Count_V[3]         ; Merged with over_sync_module:U11|Count_V[3]  ;
; win_sync_module:U8|Count_V[3]           ; Merged with over_sync_module:U11|Count_V[3]  ;
; ready_sync_module:U5|Count_V[2]         ; Merged with over_sync_module:U11|Count_V[2]  ;
; snake_sync_module:U2|Count_V[2]         ; Merged with over_sync_module:U11|Count_V[2]  ;
; win_sync_module:U8|Count_V[2]           ; Merged with over_sync_module:U11|Count_V[2]  ;
; ready_sync_module:U5|Count_V[1]         ; Merged with over_sync_module:U11|Count_V[1]  ;
; snake_sync_module:U2|Count_V[1]         ; Merged with over_sync_module:U11|Count_V[1]  ;
; win_sync_module:U8|Count_V[1]           ; Merged with over_sync_module:U11|Count_V[1]  ;
; ready_sync_module:U5|Count_V[0]         ; Merged with over_sync_module:U11|Count_V[0]  ;
; snake_sync_module:U2|Count_V[0]         ; Merged with over_sync_module:U11|Count_V[0]  ;
; win_sync_module:U8|Count_V[0]           ; Merged with over_sync_module:U11|Count_V[0]  ;
; win_vga_control_module:U9|m[7]          ; Merged with ready_vga_control_module:U6|m[7] ;
; moving_snake:U3|reg_y2[0]               ; Merged with moving_snake:U3|reg_x2[0]        ;
; moving_snake:U3|reg_y3[0]               ; Merged with moving_snake:U3|reg_x3[0]        ;
; moving_snake:U3|reg_y4[0]               ; Merged with moving_snake:U3|reg_x4[0]        ;
; moving_snake:U3|reg_y0[0]               ; Merged with moving_snake:U3|reg_x0[0]        ;
; win_vga_control_module:U9|m[6]          ; Merged with ready_vga_control_module:U6|m[6] ;
; win_vga_control_module:U9|m[5]          ; Merged with ready_vga_control_module:U6|m[5] ;
; win_vga_control_module:U9|m[4]          ; Merged with ready_vga_control_module:U6|m[4] ;
; win_vga_control_module:U9|m[3]          ; Merged with ready_vga_control_module:U6|m[3] ;
; win_vga_control_module:U9|m[2]          ; Merged with ready_vga_control_module:U6|m[2] ;
; win_vga_control_module:U9|m[1]          ; Merged with ready_vga_control_module:U6|m[1] ;
; win_vga_control_module:U9|m[0]          ; Merged with ready_vga_control_module:U6|m[0] ;
; moving_snake:U3|reg_y5[0]               ; Merged with moving_snake:U3|reg_x5[0]        ;
; moving_snake:U3|reg_y6[0]               ; Merged with moving_snake:U3|reg_x6[0]        ;
; moving_snake:U3|reg_y7[0]               ; Merged with moving_snake:U3|reg_x7[0]        ;
; moving_snake:U3|reg_y8[0]               ; Merged with moving_snake:U3|reg_x8[0]        ;
; moving_snake:U3|reg_y9[0]               ; Merged with moving_snake:U3|reg_x9[0]        ;
; moving_snake:U3|reg_y10[0]              ; Merged with moving_snake:U3|reg_x10[0]       ;
; moving_snake:U3|reg_y11[0]              ; Merged with moving_snake:U3|reg_x11[0]       ;
; moving_snake:U3|reg_y12[0]              ; Merged with moving_snake:U3|reg_x12[0]       ;
; moving_snake:U3|reg_y13[0]              ; Merged with moving_snake:U3|reg_x13[0]       ;
; moving_snake:U3|reg_y14[0]              ; Merged with moving_snake:U3|reg_x14[0]       ;
; moving_snake:U3|reg_y15[0]              ; Merged with moving_snake:U3|reg_x15[0]       ;
; moving_snake:U3|count2[0]               ; Merged with moving_snake:U3|count[0]         ;
; moving_snake:U3|count2[1]               ; Merged with moving_snake:U3|count[1]         ;
; moving_snake:U3|reg_x0[0]               ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x2[0]               ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x3[0]               ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x4[0]               ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x5[0]               ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x6[0]               ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x7[0]               ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x8[0]               ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x9[0]               ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x10[0]              ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x11[0]              ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x12[0]              ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x13[0]              ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x14[0]              ; Stuck at GND due to stuck port data_in       ;
; moving_snake:U3|reg_x15[0]              ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 127 ;                                              ;
+-----------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+---------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+---------------------------+---------------------------+-------------------------------------------------------------------------------------+
; moving_snake:U3|reg_x2[0] ; Stuck at GND              ; moving_snake:U3|reg_x3[0], moving_snake:U3|reg_x4[0], moving_snake:U3|reg_x5[0],    ;
;                           ; due to stuck port data_in ; moving_snake:U3|reg_x6[0], moving_snake:U3|reg_x7[0], moving_snake:U3|reg_x8[0],    ;
;                           ;                           ; moving_snake:U3|reg_x9[0], moving_snake:U3|reg_x10[0], moving_snake:U3|reg_x11[0],  ;
;                           ;                           ; moving_snake:U3|reg_x12[0], moving_snake:U3|reg_x13[0], moving_snake:U3|reg_x14[0], ;
;                           ;                           ; moving_snake:U3|reg_x15[0]                                                          ;
+---------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 470   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 470   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 324   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; moving_snake:U3|reg_x0[7]               ; 3       ;
; moving_snake:U3|reg_x0[5]               ; 3       ;
; moving_snake:U3|reg_x0[4]               ; 3       ;
; moving_snake:U3|reg_x0[2]               ; 3       ;
; moving_snake:U3|reg_y0[7]               ; 3       ;
; moving_snake:U3|reg_y0[5]               ; 3       ;
; moving_snake:U3|reg_y0[4]               ; 3       ;
; moving_snake:U3|reg_y0[2]               ; 3       ;
; moving_snake:U3|reg_x14[3]              ; 4       ;
; moving_snake:U3|reg_x14[1]              ; 6       ;
; moving_snake:U3|reg_y14[3]              ; 4       ;
; moving_snake:U3|reg_y14[1]              ; 6       ;
; moving_snake:U3|reg_x1[5]               ; 30      ;
; moving_snake:U3|reg_x1[2]               ; 30      ;
; moving_snake:U3|reg_y1[5]               ; 30      ;
; moving_snake:U3|reg_y1[4]               ; 30      ;
; moving_snake:U3|reg_y1[2]               ; 30      ;
; moving_snake:U3|reg_y1[1]               ; 31      ;
; moving_snake:U3|reg_x2[4]               ; 3       ;
; moving_snake:U3|reg_x2[3]               ; 3       ;
; moving_snake:U3|reg_x2[2]               ; 3       ;
; moving_snake:U3|reg_x2[1]               ; 4       ;
; moving_snake:U3|reg_y2[5]               ; 3       ;
; moving_snake:U3|reg_y2[4]               ; 3       ;
; moving_snake:U3|reg_y2[2]               ; 3       ;
; moving_snake:U3|reg_y2[1]               ; 4       ;
; moving_snake:U3|reg_x3[4]               ; 3       ;
; moving_snake:U3|reg_x3[3]               ; 3       ;
; moving_snake:U3|reg_y3[5]               ; 3       ;
; moving_snake:U3|reg_y3[4]               ; 3       ;
; moving_snake:U3|reg_y3[2]               ; 3       ;
; moving_snake:U3|reg_y3[1]               ; 4       ;
; moving_snake:U3|reg_x4[3]               ; 4       ;
; moving_snake:U3|reg_x4[1]               ; 6       ;
; moving_snake:U3|reg_y4[3]               ; 4       ;
; moving_snake:U3|reg_y4[1]               ; 6       ;
; moving_snake:U3|reg_x5[3]               ; 4       ;
; moving_snake:U3|reg_x5[1]               ; 6       ;
; moving_snake:U3|reg_y5[3]               ; 4       ;
; moving_snake:U3|reg_y5[1]               ; 6       ;
; moving_snake:U3|reg_x6[3]               ; 4       ;
; moving_snake:U3|reg_x6[1]               ; 6       ;
; moving_snake:U3|reg_y6[3]               ; 4       ;
; moving_snake:U3|reg_y6[1]               ; 6       ;
; moving_snake:U3|reg_x7[3]               ; 4       ;
; moving_snake:U3|reg_x7[1]               ; 6       ;
; moving_snake:U3|reg_y7[3]               ; 4       ;
; moving_snake:U3|reg_y7[1]               ; 6       ;
; moving_snake:U3|reg_x8[3]               ; 4       ;
; moving_snake:U3|reg_x8[1]               ; 6       ;
; moving_snake:U3|reg_y8[3]               ; 4       ;
; moving_snake:U3|reg_y8[1]               ; 6       ;
; moving_snake:U3|reg_x9[3]               ; 4       ;
; moving_snake:U3|reg_x9[1]               ; 6       ;
; moving_snake:U3|reg_y9[3]               ; 4       ;
; moving_snake:U3|reg_y9[1]               ; 6       ;
; moving_snake:U3|reg_x10[3]              ; 4       ;
; moving_snake:U3|reg_x10[1]              ; 6       ;
; moving_snake:U3|reg_y10[3]              ; 4       ;
; moving_snake:U3|reg_y10[1]              ; 6       ;
; moving_snake:U3|reg_x11[3]              ; 4       ;
; moving_snake:U3|reg_x11[1]              ; 6       ;
; moving_snake:U3|reg_y11[3]              ; 4       ;
; moving_snake:U3|reg_y11[1]              ; 6       ;
; moving_snake:U3|reg_x15[3]              ; 3       ;
; moving_snake:U3|reg_x15[1]              ; 5       ;
; moving_snake:U3|reg_y15[3]              ; 3       ;
; moving_snake:U3|reg_y15[1]              ; 5       ;
; moving_snake:U3|reg_x12[3]              ; 4       ;
; moving_snake:U3|reg_x12[1]              ; 6       ;
; moving_snake:U3|reg_y12[3]              ; 4       ;
; moving_snake:U3|reg_y12[1]              ; 6       ;
; moving_snake:U3|reg_x13[3]              ; 4       ;
; moving_snake:U3|reg_x13[1]              ; 6       ;
; moving_snake:U3|reg_y13[3]              ; 4       ;
; moving_snake:U3|reg_y13[1]              ; 6       ;
; Total number of inverted registers = 76 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                       ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |snake_vga_test|over_vga_control_module:U12|n[0] ;                            ;
; 10:1               ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y1[3]        ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |snake_vga_test|moving_snake:U3|reg_x1[8]        ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; |snake_vga_test|moving_snake:U3|i[3]             ;                            ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; |snake_vga_test|moving_snake:U3|reg_x0[10]       ;                            ;
; 7:1                ; 27 bits   ; 108 LEs       ; 27 LEs               ; 81 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y2[7]        ;                            ;
; 10:1               ; 17 bits   ; 102 LEs       ; 17 LEs               ; 85 LEs                 ; |snake_vga_test|moving_snake:U3|reg_x4[10]       ;                            ;
; 11:1               ; 17 bits   ; 119 LEs       ; 17 LEs               ; 102 LEs                ; |snake_vga_test|moving_snake:U3|reg_y15[6]       ;                            ;
; 15:1               ; 17 bits   ; 170 LEs       ; 17 LEs               ; 153 LEs                ; |snake_vga_test|moving_snake:U3|reg_x5[4]        ;                            ;
; 16:1               ; 17 bits   ; 170 LEs       ; 17 LEs               ; 153 LEs                ; |snake_vga_test|moving_snake:U3|reg_x6[5]        ;                            ;
; 17:1               ; 17 bits   ; 187 LEs       ; 17 LEs               ; 170 LEs                ; |snake_vga_test|moving_snake:U3|reg_x7[4]        ;                            ;
; 18:1               ; 17 bits   ; 204 LEs       ; 17 LEs               ; 187 LEs                ; |snake_vga_test|moving_snake:U3|reg_y8[7]        ;                            ;
; 19:1               ; 17 bits   ; 204 LEs       ; 17 LEs               ; 187 LEs                ; |snake_vga_test|moving_snake:U3|reg_x9[10]       ;                            ;
; 20:1               ; 17 bits   ; 221 LEs       ; 17 LEs               ; 204 LEs                ; |snake_vga_test|moving_snake:U3|reg_x10[9]       ;                            ;
; 21:1               ; 17 bits   ; 238 LEs       ; 17 LEs               ; 221 LEs                ; |snake_vga_test|moving_snake:U3|reg_x11[0]       ;                            ;
; 22:1               ; 17 bits   ; 238 LEs       ; 17 LEs               ; 221 LEs                ; |snake_vga_test|moving_snake:U3|reg_y12[10]      ;                            ;
; 23:1               ; 17 bits   ; 255 LEs       ; 17 LEs               ; 238 LEs                ; |snake_vga_test|moving_snake:U3|reg_y13[10]      ;                            ;
; 24:1               ; 17 bits   ; 272 LEs       ; 17 LEs               ; 255 LEs                ; |snake_vga_test|moving_snake:U3|reg_y14[9]       ;                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y1[5]        ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |snake_vga_test|moving_snake:U3|reg_x1[2]        ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |snake_vga_test|moving_snake:U3|reg_x0[2]        ;                            ;
; 7:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y2[5]        ;                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; |snake_vga_test|moving_snake:U3|reg_x4[3]        ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; |snake_vga_test|moving_snake:U3|reg_x15[1]       ;                            ;
; 15:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y5[1]        ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y6[1]        ;                            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y7[3]        ;                            ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y8[1]        ;                            ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y9[3]        ;                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y10[1]       ;                            ;
; 21:1               ; 4 bits    ; 56 LEs        ; 4 LEs                ; 52 LEs                 ; |snake_vga_test|moving_snake:U3|reg_x11[1]       ;                            ;
; 22:1               ; 4 bits    ; 56 LEs        ; 4 LEs                ; 52 LEs                 ; |snake_vga_test|moving_snake:U3|reg_x12[3]       ;                            ;
; 23:1               ; 4 bits    ; 60 LEs        ; 4 LEs                ; 56 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y13[1]       ;                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 4 LEs                ; 60 LEs                 ; |snake_vga_test|moving_snake:U3|reg_y14[3]       ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_module:U0|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------+
; Parameter Name                ; Value                        ; Type                ;
+-------------------------------+------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped             ;
; PLL_TYPE                      ; AUTO                         ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_module ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped             ;
; SCAN_CHAIN                    ; LONG                         ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 50000                        ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped             ;
; LOCK_HIGH                     ; 1                            ; Untyped             ;
; LOCK_LOW                      ; 1                            ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped             ;
; SKIP_VCO                      ; OFF                          ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped             ;
; BANDWIDTH                     ; 0                            ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped             ;
; DOWN_SPREAD                   ; 0                            ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped             ;
; DPA_DIVIDER                   ; 0                            ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped             ;
; VCO_MIN                       ; 0                            ; Untyped             ;
; VCO_MAX                       ; 0                            ; Untyped             ;
; VCO_CENTER                    ; 0                            ; Untyped             ;
; PFD_MIN                       ; 0                            ; Untyped             ;
; PFD_MAX                       ; 0                            ; Untyped             ;
; M_INITIAL                     ; 0                            ; Untyped             ;
; M                             ; 0                            ; Untyped             ;
; N                             ; 1                            ; Untyped             ;
; M2                            ; 1                            ; Untyped             ;
; N2                            ; 1                            ; Untyped             ;
; SS                            ; 1                            ; Untyped             ;
; C0_HIGH                       ; 0                            ; Untyped             ;
; C1_HIGH                       ; 0                            ; Untyped             ;
; C2_HIGH                       ; 0                            ; Untyped             ;
; C3_HIGH                       ; 0                            ; Untyped             ;
; C4_HIGH                       ; 0                            ; Untyped             ;
; C5_HIGH                       ; 0                            ; Untyped             ;
; C6_HIGH                       ; 0                            ; Untyped             ;
; C7_HIGH                       ; 0                            ; Untyped             ;
; C8_HIGH                       ; 0                            ; Untyped             ;
; C9_HIGH                       ; 0                            ; Untyped             ;
; C0_LOW                        ; 0                            ; Untyped             ;
; C1_LOW                        ; 0                            ; Untyped             ;
; C2_LOW                        ; 0                            ; Untyped             ;
; C3_LOW                        ; 0                            ; Untyped             ;
; C4_LOW                        ; 0                            ; Untyped             ;
; C5_LOW                        ; 0                            ; Untyped             ;
; C6_LOW                        ; 0                            ; Untyped             ;
; C7_LOW                        ; 0                            ; Untyped             ;
; C8_LOW                        ; 0                            ; Untyped             ;
; C9_LOW                        ; 0                            ; Untyped             ;
; C0_INITIAL                    ; 0                            ; Untyped             ;
; C1_INITIAL                    ; 0                            ; Untyped             ;
; C2_INITIAL                    ; 0                            ; Untyped             ;
; C3_INITIAL                    ; 0                            ; Untyped             ;
; C4_INITIAL                    ; 0                            ; Untyped             ;
; C5_INITIAL                    ; 0                            ; Untyped             ;
; C6_INITIAL                    ; 0                            ; Untyped             ;
; C7_INITIAL                    ; 0                            ; Untyped             ;
; C8_INITIAL                    ; 0                            ; Untyped             ;
; C9_INITIAL                    ; 0                            ; Untyped             ;
; C0_MODE                       ; BYPASS                       ; Untyped             ;
; C1_MODE                       ; BYPASS                       ; Untyped             ;
; C2_MODE                       ; BYPASS                       ; Untyped             ;
; C3_MODE                       ; BYPASS                       ; Untyped             ;
; C4_MODE                       ; BYPASS                       ; Untyped             ;
; C5_MODE                       ; BYPASS                       ; Untyped             ;
; C6_MODE                       ; BYPASS                       ; Untyped             ;
; C7_MODE                       ; BYPASS                       ; Untyped             ;
; C8_MODE                       ; BYPASS                       ; Untyped             ;
; C9_MODE                       ; BYPASS                       ; Untyped             ;
; C0_PH                         ; 0                            ; Untyped             ;
; C1_PH                         ; 0                            ; Untyped             ;
; C2_PH                         ; 0                            ; Untyped             ;
; C3_PH                         ; 0                            ; Untyped             ;
; C4_PH                         ; 0                            ; Untyped             ;
; C5_PH                         ; 0                            ; Untyped             ;
; C6_PH                         ; 0                            ; Untyped             ;
; C7_PH                         ; 0                            ; Untyped             ;
; C8_PH                         ; 0                            ; Untyped             ;
; C9_PH                         ; 0                            ; Untyped             ;
; L0_HIGH                       ; 1                            ; Untyped             ;
; L1_HIGH                       ; 1                            ; Untyped             ;
; G0_HIGH                       ; 1                            ; Untyped             ;
; G1_HIGH                       ; 1                            ; Untyped             ;
; G2_HIGH                       ; 1                            ; Untyped             ;
; G3_HIGH                       ; 1                            ; Untyped             ;
; E0_HIGH                       ; 1                            ; Untyped             ;
; E1_HIGH                       ; 1                            ; Untyped             ;
; E2_HIGH                       ; 1                            ; Untyped             ;
; E3_HIGH                       ; 1                            ; Untyped             ;
; L0_LOW                        ; 1                            ; Untyped             ;
; L1_LOW                        ; 1                            ; Untyped             ;
; G0_LOW                        ; 1                            ; Untyped             ;
; G1_LOW                        ; 1                            ; Untyped             ;
; G2_LOW                        ; 1                            ; Untyped             ;
; G3_LOW                        ; 1                            ; Untyped             ;
; E0_LOW                        ; 1                            ; Untyped             ;
; E1_LOW                        ; 1                            ; Untyped             ;
; E2_LOW                        ; 1                            ; Untyped             ;
; E3_LOW                        ; 1                            ; Untyped             ;
; L0_INITIAL                    ; 1                            ; Untyped             ;
; L1_INITIAL                    ; 1                            ; Untyped             ;
; G0_INITIAL                    ; 1                            ; Untyped             ;
; G1_INITIAL                    ; 1                            ; Untyped             ;
; G2_INITIAL                    ; 1                            ; Untyped             ;
; G3_INITIAL                    ; 1                            ; Untyped             ;
; E0_INITIAL                    ; 1                            ; Untyped             ;
; E1_INITIAL                    ; 1                            ; Untyped             ;
; E2_INITIAL                    ; 1                            ; Untyped             ;
; E3_INITIAL                    ; 1                            ; Untyped             ;
; L0_MODE                       ; BYPASS                       ; Untyped             ;
; L1_MODE                       ; BYPASS                       ; Untyped             ;
; G0_MODE                       ; BYPASS                       ; Untyped             ;
; G1_MODE                       ; BYPASS                       ; Untyped             ;
; G2_MODE                       ; BYPASS                       ; Untyped             ;
; G3_MODE                       ; BYPASS                       ; Untyped             ;
; E0_MODE                       ; BYPASS                       ; Untyped             ;
; E1_MODE                       ; BYPASS                       ; Untyped             ;
; E2_MODE                       ; BYPASS                       ; Untyped             ;
; E3_MODE                       ; BYPASS                       ; Untyped             ;
; L0_PH                         ; 0                            ; Untyped             ;
; L1_PH                         ; 0                            ; Untyped             ;
; G0_PH                         ; 0                            ; Untyped             ;
; G1_PH                         ; 0                            ; Untyped             ;
; G2_PH                         ; 0                            ; Untyped             ;
; G3_PH                         ; 0                            ; Untyped             ;
; E0_PH                         ; 0                            ; Untyped             ;
; E1_PH                         ; 0                            ; Untyped             ;
; E2_PH                         ; 0                            ; Untyped             ;
; E3_PH                         ; 0                            ; Untyped             ;
; M_PH                          ; 0                            ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped             ;
; CLK0_COUNTER                  ; G0                           ; Untyped             ;
; CLK1_COUNTER                  ; G0                           ; Untyped             ;
; CLK2_COUNTER                  ; G0                           ; Untyped             ;
; CLK3_COUNTER                  ; G0                           ; Untyped             ;
; CLK4_COUNTER                  ; G0                           ; Untyped             ;
; CLK5_COUNTER                  ; G0                           ; Untyped             ;
; CLK6_COUNTER                  ; E0                           ; Untyped             ;
; CLK7_COUNTER                  ; E1                           ; Untyped             ;
; CLK8_COUNTER                  ; E2                           ; Untyped             ;
; CLK9_COUNTER                  ; E3                           ; Untyped             ;
; L0_TIME_DELAY                 ; 0                            ; Untyped             ;
; L1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G0_TIME_DELAY                 ; 0                            ; Untyped             ;
; G1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G2_TIME_DELAY                 ; 0                            ; Untyped             ;
; G3_TIME_DELAY                 ; 0                            ; Untyped             ;
; E0_TIME_DELAY                 ; 0                            ; Untyped             ;
; E1_TIME_DELAY                 ; 0                            ; Untyped             ;
; E2_TIME_DELAY                 ; 0                            ; Untyped             ;
; E3_TIME_DELAY                 ; 0                            ; Untyped             ;
; M_TIME_DELAY                  ; 0                            ; Untyped             ;
; N_TIME_DELAY                  ; 0                            ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped             ;
; ENABLE0_COUNTER               ; L0                           ; Untyped             ;
; ENABLE1_COUNTER               ; L0                           ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped             ;
; LOOP_FILTER_C                 ; 5                            ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped             ;
; VCO_POST_SCALE                ; 0                            ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                   ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped             ;
; M_TEST_SOURCE                 ; 5                            ; Untyped             ;
; C0_TEST_SOURCE                ; 5                            ; Untyped             ;
; C1_TEST_SOURCE                ; 5                            ; Untyped             ;
; C2_TEST_SOURCE                ; 5                            ; Untyped             ;
; C3_TEST_SOURCE                ; 5                            ; Untyped             ;
; C4_TEST_SOURCE                ; 5                            ; Untyped             ;
; C5_TEST_SOURCE                ; 5                            ; Untyped             ;
; C6_TEST_SOURCE                ; 5                            ; Untyped             ;
; C7_TEST_SOURCE                ; 5                            ; Untyped             ;
; C8_TEST_SOURCE                ; 5                            ; Untyped             ;
; C9_TEST_SOURCE                ; 5                            ; Untyped             ;
; CBXI_PARAMETER                ; NOTHING                      ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped             ;
; WIDTH_CLOCK                   ; 6                            ; Untyped             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone II                   ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE      ;
+-------------------------------+------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moving_snake:U3 ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; T1S            ; 19999999 ; Signed Integer                   ;
; T2S            ; 2999999  ; Signed Integer                   ;
; idle           ; 00001    ; Unsigned Binary                  ;
; snake_up       ; 00010    ; Unsigned Binary                  ;
; snake_down     ; 00100    ; Unsigned Binary                  ;
; snake_left     ; 01000    ; Unsigned Binary                  ;
; snake_right    ; 10000    ; Unsigned Binary                  ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: snake_game_process:U4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; ready          ; 0001  ; Unsigned Binary                           ;
; game           ; 0010  ; Unsigned Binary                           ;
; game_over      ; 0100  ; Unsigned Binary                           ;
; wining         ; 1000  ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ready_rom:U7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 256                  ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ready.mif            ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_tl91      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: win_rom:U10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 256                  ; Signed Integer               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; win.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_mf91      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: over_rom:U13|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+--------------------+
; Parameter Name                     ; Value                           ; Type               ;
+------------------------------------+---------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped            ;
; OPERATION_MODE                     ; ROM                             ; Untyped            ;
; WIDTH_A                            ; 256                             ; Signed Integer     ;
; WIDTHAD_A                          ; 7                               ; Signed Integer     ;
; NUMWORDS_A                         ; 128                             ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped            ;
; WIDTH_B                            ; 1                               ; Untyped            ;
; WIDTHAD_B                          ; 1                               ; Untyped            ;
; NUMWORDS_B                         ; 1                               ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer     ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped            ;
; RAM_BLOCK_TYPE                     ; M4K                             ; Untyped            ;
; BYTE_SIZE                          ; 8                               ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped            ;
; INIT_FILE                          ; ../snake_vga_test/over/over.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped            ;
; ENABLE_ECC                         ; FALSE                           ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_kmb1                 ; Untyped            ;
+------------------------------------+---------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll_module:U0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 50000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 3                                            ;
; Entity Instance                           ; ready_rom:U7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 256                                          ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; win_rom:U10|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 256                                          ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; over_rom:U13|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 256                                          ;
;     -- NUMWORDS_A                         ; 128                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 08 22:55:34 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snake_vga_test -c snake_vga_test
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file snake_vga_control.v
    Info (12023): Found entity 1: snake_vga_control
Info (12021): Found 1 design units, including 1 entities, in source file snake_sync_module.v
    Info (12023): Found entity 1: snake_sync_module
Info (12021): Found 1 design units, including 1 entities, in source file snake_vga_test.v
    Info (12023): Found entity 1: snake_vga_test
Info (12021): Found 1 design units, including 1 entities, in source file pll_module.v
    Info (12023): Found entity 1: pll_module
Info (12021): Found 1 design units, including 1 entities, in source file moving_snake.v
    Info (12023): Found entity 1: moving_snake
Info (12021): Found 1 design units, including 1 entities, in source file snake_game_process.v
    Info (12023): Found entity 1: snake_game_process
Info (12021): Found 1 design units, including 1 entities, in source file ready/ready_rom.v
    Info (12023): Found entity 1: ready_rom
Info (12021): Found 1 design units, including 1 entities, in source file win/win_rom.v
    Info (12023): Found entity 1: win_rom
Info (12021): Found 1 design units, including 1 entities, in source file over/over_rom.v
    Info (12023): Found entity 1: over_rom
Info (12021): Found 1 design units, including 1 entities, in source file ready/ready_sync_module.v
    Info (12023): Found entity 1: ready_sync_module
Info (12021): Found 1 design units, including 1 entities, in source file win/win_sync_module.v
    Info (12023): Found entity 1: win_sync_module
Info (12021): Found 1 design units, including 1 entities, in source file over/over_sync_module.v
    Info (12023): Found entity 1: over_sync_module
Info (12021): Found 1 design units, including 1 entities, in source file ready/ready_vga_control_module.v
    Info (12023): Found entity 1: ready_vga_control_module
Info (12021): Found 1 design units, including 1 entities, in source file win/win_vga_control_module.v
    Info (12023): Found entity 1: win_vga_control_module
Info (12021): Found 1 design units, including 1 entities, in source file over/over_vga_control_module.v
    Info (12023): Found entity 1: over_vga_control_module
Info (12021): Found 1 design units, including 1 entities, in source file vga_select_module.v
    Info (12023): Found entity 1: vga_select_module
Info (12127): Elaborating entity "snake_vga_test" for the top level hierarchy
Info (12128): Elaborating entity "pll_module" for hierarchy "pll_module:U0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_module:U0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_module:U0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_module:U0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "50000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_module"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "snake_vga_control" for hierarchy "snake_vga_control:U1"
Info (12128): Elaborating entity "snake_sync_module" for hierarchy "snake_sync_module:U2"
Info (12128): Elaborating entity "moving_snake" for hierarchy "moving_snake:U3"
Warning (10230): Verilog HDL assignment warning at moving_snake.v(281): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(282): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(303): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(304): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(323): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(324): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(345): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(346): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(369): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(370): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(395): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(396): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(423): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(424): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(453): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(454): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(485): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(486): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(519): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(520): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(555): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(556): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(593): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(594): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(633): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(634): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(680): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(681): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(702): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(703): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(722): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(723): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(744): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(745): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(768): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(769): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(794): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(795): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(822): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(823): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(852): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(853): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(884): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(885): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(918): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(919): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(954): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(955): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(992): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(993): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1032): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1033): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1079): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1080): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1101): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1102): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1121): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1122): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1143): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1144): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1167): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1168): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1193): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1194): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1221): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1222): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1251): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1252): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1283): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1284): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1317): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1318): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1353): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1354): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1391): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1392): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1431): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1432): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1478): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1479): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1500): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1501): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1520): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1521): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1542): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1543): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1566): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1567): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1592): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1593): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1620): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1621): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1650): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1651): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1682): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1683): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1716): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1717): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1752): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1753): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1790): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1791): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1830): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at moving_snake.v(1831): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "snake_game_process" for hierarchy "snake_game_process:U4"
Info (12128): Elaborating entity "ready_sync_module" for hierarchy "ready_sync_module:U5"
Info (12128): Elaborating entity "ready_vga_control_module" for hierarchy "ready_vga_control_module:U6"
Info (12128): Elaborating entity "ready_rom" for hierarchy "ready_rom:U7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ready_rom:U7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ready_rom:U7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ready_rom:U7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ready.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tl91.tdf
    Info (12023): Found entity 1: altsyncram_tl91
Info (12128): Elaborating entity "altsyncram_tl91" for hierarchy "ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated"
Info (12128): Elaborating entity "win_sync_module" for hierarchy "win_sync_module:U8"
Info (12128): Elaborating entity "win_vga_control_module" for hierarchy "win_vga_control_module:U9"
Info (12128): Elaborating entity "win_rom" for hierarchy "win_rom:U10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "win_rom:U10|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "win_rom:U10|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "win_rom:U10|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "win.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mf91.tdf
    Info (12023): Found entity 1: altsyncram_mf91
Info (12128): Elaborating entity "altsyncram_mf91" for hierarchy "win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated"
Info (12128): Elaborating entity "over_sync_module" for hierarchy "over_sync_module:U11"
Info (12128): Elaborating entity "over_vga_control_module" for hierarchy "over_vga_control_module:U12"
Info (12128): Elaborating entity "over_rom" for hierarchy "over_rom:U13"
Info (12128): Elaborating entity "altsyncram" for hierarchy "over_rom:U13|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "over_rom:U13|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "over_rom:U13|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../snake_vga_test/over/over.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kmb1.tdf
    Info (12023): Found entity 1: altsyncram_kmb1
Info (12128): Elaborating entity "altsyncram_kmb1" for hierarchy "over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated"
Info (12128): Elaborating entity "vga_select_module" for hierarchy "vga_select_module:U14"
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(45): variable "ready_VSYNC_Sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(46): variable "ready_HSYNC_Sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(47): variable "ready_VGA_red" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(48): variable "ready_VGA_green" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(49): variable "ready_VGA_blue" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(53): variable "win_VSYNC_Sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(54): variable "win_HSYNC_Sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(55): variable "win_VGA_red" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(56): variable "win_VGA_green" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(57): variable "win_VGA_blue" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(61): variable "over_VSYNC_Sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(62): variable "over_HSYNC_Sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(63): variable "over_VGA_red" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(64): variable "over_VGA_green" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(65): variable "over_VGA_blue" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(69): variable "s_VSYNC_Sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(70): variable "s_HSYNC_Sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(71): variable "s_VGA_red" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(72): variable "s_VGA_green" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(73): variable "s_VGA_blue" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(77): variable "ready_VSYNC_Sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(78): variable "ready_HSYNC_Sig" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(79): variable "ready_VGA_red" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(80): variable "ready_VGA_green" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(81): variable "ready_VGA_blue" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10264): Verilog HDL Case Statement information at vga_select_module.v(42): all case item expressions in this case statement are onehot
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Green_Sig" is stuck at GND
    Warning (13410): Pin "Blue_Sig" is stuck at GND
    Warning (13410): Pin "buzz" is stuck at VCC
Info (144001): Generated suppressed messages file C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/snake_vga_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "pll_module:U0|altpll:altpll_component|pll"
Info (21057): Implemented 3397 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 2615 logic cells
    Info (21064): Implemented 768 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 134 warnings
    Info: Peak virtual memory: 353 megabytes
    Info: Processing ended: Sat Nov 08 22:55:54 2014
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/LostWolf/Desktop/241project/New folder/snake_vga_test/snake_vga_test.map.smsg.


