#Start recording tcl command: 1/14/2020 19:21:49
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
prj_run Export -impl tester_module -task Jedecgen -forceAll
prj_run Synthesis -impl tester_module -task Synplify_Synthesis
#Stop recording: 1/14/2020 21:50:00
