
G3U_DDR2_Extended_Address_Test.elf:     file format elf32-littlenios2
G3U_DDR2_Extended_Address_Test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x81100244

Program Header:
    LOAD off    0x00001020 vaddr 0x81100020 paddr 0x81100020 align 2**12
         filesz 0x0001b414 memsz 0x0001b988 flags rwx
    LOAD off    0x0001d000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  0001d000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  81100020  81100020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00018014  81100244  81100244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000015c0  81118258  81118258  00019258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001c1c  81119818  81119818  0001a818  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000574  8111b434  8111b434  0001c434  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  8111b9a8  8111b9a8  0001d000  2**0
                  CONTENTS
  7 .descriptor_memory 00000000  81200800  81200800  0001d000  2**0
                  CONTENTS
  8 .ext_flash    00000000  86020020  86020020  0001d000  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001d000  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001180  00000000  00000000  0001d028  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002b203  00000000  00000000  0001e1a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000ae75  00000000  00000000  000493ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e42c  00000000  00000000  00054220  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003428  00000000  00000000  0006264c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000534b  00000000  00000000  00065a74  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    0001a1b8  00000000  00000000  0006adbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000040  00000000  00000000  00084f78  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001c18  00000000  00000000  00084fb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0008b321  2**0
                  CONTENTS, READONLY
 20 .cpu          0000000c  00000000  00000000  0008b324  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0008b330  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0008b331  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0008b332  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0008b336  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0008b33a  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   0000000b  00000000  00000000  0008b33e  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    0000000b  00000000  00000000  0008b349  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   0000000b  00000000  00000000  0008b354  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000011  00000000  00000000  0008b35f  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000051  00000000  00000000  0008b370  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     00221309  00000000  00000000  0008b3c1  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
81100020 l    d  .exceptions	00000000 .exceptions
81100244 l    d  .text	00000000 .text
81118258 l    d  .rodata	00000000 .rodata
81119818 l    d  .rwdata	00000000 .rwdata
8111b434 l    d  .bss	00000000 .bss
8111b9a8 l    d  .onchip_memory	00000000 .onchip_memory
81200800 l    d  .descriptor_memory	00000000 .descriptor_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../G3U_DDR2_Extended_Address_Test_bsp//obj/HAL/src/crt0.o
81100278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 rtcc_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 dma.c
00000000 l    df *ABS*	00000000 sense.c
00000000 l    df *ABS*	00000000 mebxhwt01.c
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
81119412 l     O .rodata	00000010 zeroes.4404
81108fe0 l     F .text	000000bc __sbprintf
81119422 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
811091f0 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
8110ad20 l     F .text	00000008 __fp_unlock
8110ad34 l     F .text	0000019c __sinit.part.1
8110aed0 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
81119818 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
81119c5c l     O .rwdata	00000020 lc_ctype_charset
81119c3c l     O .rwdata	00000020 lc_message_charset
81119c7c l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
81119454 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
8110e2ec l     F .text	000000fc __sprint_r.part.0
81119588 l     O .rodata	00000010 blanks.4348
81119578 l     O .rodata	00000010 zeroes.4349
8110f878 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
81112c04 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
81112d30 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
81112d5c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
81112e48 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
81112f28 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
811130fc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
8111b414 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
8111351c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
81113650 l     F .text	00000034 alt_dev_reg
8111a264 l     O .rwdata	00001060 jtag_uart_0
8111b2c4 l     O .rwdata	00000030 sgdma_rx
8111b2f4 l     O .rwdata	00000030 sgdma_tx
8111b324 l     O .rwdata	00000060 dma_M1_M2
8111b384 l     O .rwdata	00000060 dma_M2_M1
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
811139c8 l     F .text	0000020c altera_avalon_jtag_uart_irq
81113bd4 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_sgdma.c
8111420c l     F .text	0000003c alt_get_errno
81114e3c l     F .text	000000bc alt_avalon_sgdma_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
81114fa0 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_msgdma.c
81115094 l     F .text	0000003c alt_get_errno
811150d0 l     F .text	00000094 alt_msgdma_write_standard_descriptor
81115164 l     F .text	0000012c alt_msgdma_write_extended_descriptor
81115290 l     F .text	00000184 alt_msgdma_irq
81115414 l     F .text	0000008c alt_msgdma_construct_standard_descriptor
811154a0 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
811155f4 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
811158c4 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
81115f0c l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
81115fb0 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
8111718c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
8111765c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
8111779c l     F .text	0000003c alt_get_errno
811177d8 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
8111b47c g     O .bss	00000004 alt_instruction_exception_handler
81116e20 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
81106c48 g     F .text	00000018 putchar
8110d7c8 g     F .text	00000074 _mprec_log10
811003d4 g     F .text	00000100 I2C_Read
8110d8b4 g     F .text	0000008c __any_on
8110ff6c g     F .text	00000054 _isatty_r
81119460 g     O .rodata	00000028 __mprec_tinytens
81113038 g     F .text	0000007c alt_main
81106c60 g     F .text	000000c0 _puts_r
8111b8a8 g     O .bss	00000100 alt_irq
8110ffc0 g     F .text	00000060 _lseek_r
81111eac g     F .text	00000088 .hidden __eqdf2
81102b20 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_FULL
8110207c g     F .text	00000398 DDR2_MEMORY_READ_TEST
81104e8c g     F .text	000005c8 .hidden __divdi3
811013b8 g     F .text	00000044 SSDP_UPDATE
81115cec g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
8111b9a8 g       *ABS*	00000000 __alt_heap_start
8111b440 g     O .bss	00000001 SspdConfigControl
81106c04 g     F .text	0000003c printf
8111436c g     F .text	00000110 alt_avalon_sgdma_do_sync_transfer
81110080 g     F .text	0000009c _wcrtomb_r
8110e1ac g     F .text	0000005c __sseek
8110b070 g     F .text	00000010 __sinit
8110f934 g     F .text	00000140 __swbuf_r
8110bb38 g     F .text	0000007c _setlocale_r
8111b43c g     O .bss	00000004 LedsPainelControl
8110aed8 g     F .text	00000068 __sfmoreglue
811130d8 g     F .text	00000024 __malloc_unlock
81102df4 g     F .text	0000020c DMA_MULTIPLE_TRANSFER
81105608 g     F .text	00000440 .hidden __divsf3
81114a84 g     F .text	000003b8 alt_avalon_sgdma_construct_descriptor_burst
8110c6c0 g     F .text	0000015c memmove
8110b058 g     F .text	00000018 _cleanup
8110c944 g     F .text	000000a8 _Balloc
81115c3c g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
81102ba8 g     F .text	000000a0 DMA_DISPATCHER_STOP
81111f34 g     F .text	000000dc .hidden __gtdf2
81117c58 g     F .text	00000024 altera_nios2_gen2_irq_init
81100730 g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
8110323c g     F .text	000000f0 TEMP_Read
811145d4 g     F .text	00000078 alt_avalon_sgdma_construct_stream_to_mem_desc_burst
8110ff10 g     F .text	0000005c _fstat_r
8111b460 g     O .bss	00000004 errno
8110e128 g     F .text	00000008 __seofread
8111b468 g     O .bss	00000004 alt_argv
811233e4 g       *ABS*	00000000 _gp
811134ec g     F .text	00000030 usleep
8111675c g     F .text	000000d4 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8111a0e4 g     O .rwdata	00000180 alt_fd_list
81106c40 g     F .text	00000008 _putchar_r
8111732c g     F .text	00000090 alt_find_dev
81106a8c g     F .text	00000148 memcpy
8110ad28 g     F .text	0000000c _cleanup_r
81112a80 g     F .text	000000dc .hidden __floatsidf
81117720 g     F .text	0000007c alt_io_redirect
81112010 g     F .text	000000f4 .hidden __ltdf2
81118258 g       *ABS*	00000000 __DTOR_END__
81116b7c g     F .text	0000008c alt_msgdma_start_prefetcher_with_extd_desc_list
81116e5c g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
81116dcc g     F .text	00000054 alt_msgdma_register_callback
81106d20 g     F .text	00000014 puts
81117e28 g     F .text	0000009c alt_exception_cause_generated_bad_addr
8110e00c g     F .text	00000074 __fpclassifyd
8110d724 g     F .text	000000a4 __ratio
8110f85c g     F .text	0000001c __vfiprintf_internal
811146cc g     F .text	0000008c alt_avalon_sgdma_construct_mem_to_stream_desc_burst
81113dcc g     F .text	0000021c altera_avalon_jtag_uart_read
8111643c g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
81106bd4 g     F .text	00000030 _printf_r
8110554c g     F .text	00000064 .hidden __udivsi3
81112e84 g     F .text	000000a4 isatty
8111b438 g     O .bss	00000001 LedsBoardControl
811194b0 g     O .rodata	000000c8 __mprec_tens
8110bbb4 g     F .text	0000000c __locale_charset
811004d4 g     F .text	00000158 I2C_MultipleRead
8111b45c g     O .bss	00000004 __malloc_top_pad
81103be0 g     F .text	00000114 TestSinc
8111b3ec g     O .rwdata	00000004 __mb_cur_max
8110bbe4 g     F .text	0000000c _localeconv_r
8110cd50 g     F .text	0000003c __i2b
8110b4f4 g     F .text	000004bc __sfvwrite_r
81114804 g     F .text	0000005c alt_avalon_sgdma_stop
8110e080 g     F .text	00000054 _sbrk_r
81110020 g     F .text	00000060 _read_r
81117164 g     F .text	00000028 alt_dcache_flush
8111b40c g     O .rwdata	00000004 alt_max_fd
8110fc04 g     F .text	000000f0 _fclose_r
8110acf0 g     F .text	00000030 fflush
8111b458 g     O .bss	00000004 __malloc_max_sbrked_mem
81106770 g     F .text	00000110 .hidden __extendsfdf2
8110027c g     F .text	00000080 I2C_TestAdress
81110d18 g     F .text	000008ac .hidden __adddf3
81103a9c g     F .text	00000144 TestRTCC
8110d4cc g     F .text	0000010c __b2d
8111619c g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
811107e0 g     F .text	00000538 .hidden __umoddi3
81112f64 g     F .text	000000d4 lseek
8111b3e4 g     O .rwdata	00000004 _global_impure_ptr
8110daa8 g     F .text	00000564 _realloc_r
8111b9a8 g       *ABS*	00000000 __bss_end
8111756c g     F .text	000000f0 alt_iic_isr_register
81114248 g     F .text	00000124 alt_avalon_sgdma_do_async_transfer
811133e4 g     F .text	00000108 alt_tick
81116c60 g     F .text	0000016c alt_msgdma_init
81110268 g     F .text	00000578 .hidden __udivdi3
8110fe6c g     F .text	00000024 _fputwc_r
81119488 g     O .rodata	00000028 __mprec_bigtens
8110cb34 g     F .text	00000104 __s2b
81112b5c g     F .text	000000a8 .hidden __floatunsidf
8110d20c g     F .text	00000060 __mcmp
81116ed4 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
8110b090 g     F .text	00000018 __fp_lock_all
81117520 g     F .text	0000004c alt_ic_irq_enabled
811002fc g     F .text	000000d8 I2C_Write
81113348 g     F .text	0000009c alt_alarm_stop
81200800 g       *ABS*	00000000 __alt_mem_descriptor_memory
8111b478 g     O .bss	00000004 alt_irq_active
811000fc g     F .exceptions	000000d4 alt_irq_handler
8111a0bc g     O .rwdata	00000028 alt_dev_null
81115dd4 g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
81114860 g     F .text	00000064 alt_avalon_sgdma_check_descriptor_status
8110062c g     F .text	0000008c i2c_start
81116af0 g     F .text	0000008c alt_msgdma_start_prefetcher_with_std_desc_list
81112d10 g     F .text	00000020 alt_dcache_flush_all
8110cc38 g     F .text	00000068 __hi0bits
81112a00 g     F .text	00000080 .hidden __fixdfsi
811012f0 g     F .text	000000c8 SSDP_CONFIG
81100a30 g     F .text	00000070 LEDS_PAINEL_DRIVE
81100000 g       *ABS*	00000000 __alt_mem_onchip_memory
8111b404 g     O .rwdata	00000008 alt_dev_list
81113558 g     F .text	000000f8 write
811149a4 g     F .text	00000080 alt_avalon_sgdma_enable_desc_poll
8110d940 g     F .text	000000a0 _putc_r
81112d98 g     F .text	000000b0 fstat
81102ce8 g     F .text	0000010c DMA_SINGLE_TRANSFER
81104c7c g     F .text	00000050 _reg_write
81112010 g     F .text	000000f4 .hidden __ledf2
81100f80 g     F .text	00000050 v_spi_start
8110cf84 g     F .text	00000140 __pow5mult
8110e400 g     F .text	0000145c ___vfiprintf_internal_r
8111b450 g     O .bss	00000004 __nlocale_changed
811055b0 g     F .text	00000058 .hidden __umodsi3
81101c58 g     F .text	00000424 DDR2_MEMORY_WRITE_TEST
8111464c g     F .text	00000080 alt_avalon_sgdma_construct_mem_to_stream_desc
811161f4 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
81114758 g     F .text	00000054 alt_avalon_sgdma_register_callback
8111b9a8 g       *ABS*	00000000 end
81113908 g     F .text	000000c0 altera_avalon_jtag_uart_init
811001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
81118258 g       *ABS*	00000000 __CTOR_LIST__
811fa000 g       *ABS*	00000000 __alt_stack_pointer
81114a24 g     F .text	00000060 alt_avalon_sgdma_disable_desc_poll
81115018 g     F .text	0000007c alt_avalon_timer_sc_init
81106a28 g     F .text	00000064 .hidden __clzsi2
81113fe8 g     F .text	00000224 altera_avalon_jtag_uart_write
8111447c g     F .text	00000074 alt_avalon_sgdma_construct_mem_to_mem_desc
8110b080 g     F .text	00000004 __sfp_lock_acquire
8110332c g     F .text	00000040 sense_log_temp
8110c5dc g     F .text	000000e4 memchr
81106dcc g     F .text	000021f8 ___vfprintf_internal_r
81114574 g     F .text	00000060 alt_avalon_sgdma_construct_stream_to_mem_desc
8110b1e4 g     F .text	00000310 _free_r
811179f0 g     F .text	0000022c alt_printf
81104d1c g     F .text	00000104 _print_codec_status
8110bbc0 g     F .text	00000010 __locale_mb_cur_max
81102c48 g     F .text	000000a0 DMA_DISPATCHER_RESET
811180a4 g     F .text	00000180 __call_exitprocs
811013fc g     F .text	000002a4 DDR2_EEPROM_TEST
81101bd0 g     F .text	00000088 DDR2_SWITCH_MEMORY
8111b44c g     O .bss	00000004 __mlocale_changed
8111b3f0 g     O .rwdata	00000004 __malloc_sbrk_base
81100244 g     F .text	00000038 _start
8111b470 g     O .bss	00000004 _alt_tick_rate
811148c4 g     F .text	00000054 alt_avalon_sgdma_open
8110d0c4 g     F .text	00000148 __lshift
81115c94 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
8111b474 g     O .bss	00000004 _alt_nticks
81113138 g     F .text	000000fc read
811136bc g     F .text	000000e8 alt_sys_init
81105e44 g     F .text	00000124 .hidden __floatsisf
81117f8c g     F .text	00000118 __register_exitproc
8110cd8c g     F .text	000001f8 __multiply
81113c74 g     F .text	00000068 altera_avalon_jtag_uart_close
81101138 g     F .text	00000050 v_spi_end
8111b480 g     O .bss	00000028 __malloc_current_mallinfo
8110d5d8 g     F .text	0000014c __d2b
81101188 g     F .text	00000168 RTCC_SPI_R_MAC
811137a4 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
81117d84 g     F .text	000000a4 alt_get_fd
81102a3c g     F .text	0000005c DMA_OPEN_DEVICE
8111703c g     F .text	00000128 alt_busy_sleep
81104e20 g     F .text	0000006c _split_codec_status
8110faec g     F .text	00000054 _close_r
81102414 g     F .text	000002e0 DDR2_MEMORY_RANDOM_WRITE_TEST
81116144 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
81117f10 g     F .text	0000007c memcmp
81113864 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
8111b9a8 g       *ABS*	00000000 __alt_stack_base
811138b4 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
8111624c g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
8110909c g     F .text	00000154 __swsetup_r
81103cf4 g     F .text	000005b0 TestLeds
811115c4 g     F .text	000008e8 .hidden __divdf3
8110af40 g     F .text	00000118 __sfp
81102b64 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_EMPTY
8110d83c g     F .text	00000078 __copybits
81119cb4 g     O .rwdata	00000408 __malloc_av_
8110b08c g     F .text	00000004 __sinit_lock_release
811006b8 g     F .text	00000078 i2c_stop
81106058 g     F .text	00000718 .hidden __muldf3
8110e0d4 g     F .text	00000054 __sread
81117c7c g     F .text	00000108 alt_find_file
811009b8 g     F .text	00000078 LEDS_BOARD_DRIVE
811171c8 g     F .text	000000a4 alt_dev_llist_insert
811130b4 g     F .text	00000024 __malloc_lock
81113298 g     F .text	000000b0 sbrk
811147ac g     F .text	00000058 alt_avalon_sgdma_start
8110ac94 g     F .text	0000005c _fflush_r
8110fb40 g     F .text	000000c4 _calloc_r
81102a98 g     F .text	00000044 DMA_CONFIG
8111b434 g       *ABS*	00000000 __bss_start
8110c81c g     F .text	00000128 memset
81116c08 g     F .text	00000058 alt_msgdma_open
811016a0 g     F .text	00000530 DDR2_EEPROM_DUMP
81103a10 g     F .text	0000008c main
8111b46c g     O .bss	00000004 alt_envp
8111b454 g     O .bss	00000004 __malloc_max_total_mem
8111652c g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
81113804 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
81103000 g     F .text	0000023c POWER_Read
81100860 g     F .text	00000158 i2c_read
8110fa74 g     F .text	00000018 __swbuf
8111b420 g     O .rwdata	00000008 alt_sgdma_list
8110e208 g     F .text	00000008 __sclose
811fa000 g       *ABS*	00000000 __alt_heap_limit
8110fcf4 g     F .text	00000014 fclose
81106880 g     F .text	000001a8 .hidden __truncdfsf2
811093f0 g     F .text	00001688 _dtoa_r
81116830 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
8110bdd0 g     F .text	0000080c _malloc_r
811101dc g     F .text	00000030 __ascii_wctomb
8111b410 g     O .rwdata	00000004 alt_errno
81116384 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
81100aa0 g     F .text	000004e0 POWER_SPI_RW
8110b9b0 g     F .text	000000c4 _fwalk
8111b444 g     O .bss	00000004 InitialState
8110d9e0 g     F .text	000000c8 putc
81105454 g     F .text	00000084 .hidden __divsi3
8110b0c0 g     F .text	00000124 _malloc_trim_r
81118258 g       *ABS*	00000000 __CTOR_END__
81105a48 g     F .text	000003fc .hidden __mulsf3
8111b434 g     O .bss	00000004 pnt_memory
8110e210 g     F .text	000000dc strcmp
81118258 g       *ABS*	00000000 __DTOR_LIST__
81104ccc g     F .text	00000050 _reg_read
81111eac g     F .text	00000088 .hidden __nedf2
81113684 g     F .text	00000038 alt_irq_init
81113234 g     F .text	00000064 alt_release_fd
81116e98 g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
811192cb g     O .rodata	00000100 .hidden __clz_tab
8111b448 g     O .bss	00000004 _PathLocale
81117ec4 g     F .text	00000014 atexit
8110fa8c g     F .text	00000060 _write_r
8110bbf0 g     F .text	00000018 setlocale
811162ec g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
8111b3e8 g     O .rwdata	00000004 _impure_ptr
8111b464 g     O .bss	00000004 alt_argc
8110aa78 g     F .text	0000021c __sflush_r
8111b4a8 g     O .bss	00000400 szData
811172cc g     F .text	00000060 _do_dtors
8110bbdc g     F .text	00000008 __locale_cjk_lang
8110336c g     F .text	000006a4 sense_log
81100020 g       .exceptions	00000000 alt_irq_entry
8110d468 g     F .text	00000064 __ulp
8110b0a8 g     F .text	00000018 __fp_unlock_all
8111b3fc g     O .rwdata	00000008 alt_fs_list
8110bc08 g     F .text	0000000c localeconv
811173bc g     F .text	00000050 alt_ic_isr_register
8111b434 g       *ABS*	00000000 _edata
811026f4 g     F .text	000002d0 DDR2_MEMORY_RANDOM_READ_TEST
8111b9a8 g       *ABS*	00000000 _end
8110fd08 g     F .text	00000164 __fputwc
81113cdc g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
81117494 g     F .text	0000008c alt_ic_irq_disable
81114918 g     F .text	0000008c alt_avalon_sgdma_construct_descriptor
8110e130 g     F .text	0000007c __swrite
8111b3f4 g     O .rwdata	00000004 __malloc_trim_threshold
8110bbd0 g     F .text	0000000c __locale_msgcharset
81117ed8 g     F .text	00000038 exit
8110ba74 g     F .text	000000c4 _fwalk_reent
811166c4 g     F .text	00000098 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
81105f68 g     F .text	000000f0 .hidden __floatunsisf
8110d26c g     F .text	000001fc __mdiff
811054d8 g     F .text	00000074 .hidden __modsi3
81104790 g     F .text	000004ec TestDMA_M2_M1
811fa000 g       *ABS*	00000000 __alt_data_end
81100020 g     F .exceptions	00000000 alt_exception
8110b084 g     F .text	00000004 __sfp_lock_release
81115e64 g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
81115d44 g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
81118224 g     F .text	00000034 _exit
81116f10 g     F .text	0000012c alt_alarm_start
8110bc14 g     F .text	000001bc __smakebuf_r
8111b428 g     O .rwdata	00000008 alt_msgdma_list
81106d34 g     F .text	00000098 strlen
8110108c g     F .text	000000ac uc_spi_get_byte
8111789c g     F .text	00000154 open
81111f34 g     F .text	000000dc .hidden __gedf2
81117c1c g     F .text	0000003c alt_putchar
8111b3f8 g     O .rwdata	00000004 __wctomb
8110e3e8 g     F .text	00000018 __sprint_r
8111b430 g     O .rwdata	00000004 alt_priority_mask
81100fd0 g     F .text	000000bc v_spi_send_byte
8111740c g     F .text	00000088 alt_ic_irq_enable
81108fc4 g     F .text	0000001c __vfprintf_internal
8111020c g     F .text	0000005c _wctomb_r
811144f0 g     F .text	00000084 alt_avalon_sgdma_construct_mem_to_mem_desc_burst
81112104 g     F .text	000008fc .hidden __subdf3
811042a4 g     F .text	000004ec TestDMA_M1_M2
8110cca0 g     F .text	000000b0 __lo0bits
8111b418 g     O .rwdata	00000008 alt_alarm_list
8111726c g     F .text	00000060 _do_ctors
81102adc g     F .text	00000044 DMA_BUSY
8111011c g     F .text	000000c0 wcrtomb
81112c40 g     F .text	000000d0 close
811029c4 g     F .text	00000078 xorshift32
81114ef8 g     F .text	000000a8 alt_avalon_sgdma_init
8110fe90 g     F .text	00000080 fputwc
8110b088 g     F .text	00000004 __sinit_lock_acquire
8110ca14 g     F .text	00000120 __multadd
8110c9ec g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

81100020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
81100020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
81100024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
81100028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8110002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
81100030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
81100034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
81100038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8110003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
81100040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
81100044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
81100048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8110004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
81100050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
81100054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
81100058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8110005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
81100060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
81100064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
81100068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8110006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
81100070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
81100074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
81100078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8110007c:	10000326 	beq	r2,zero,8110008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
81100080:	20000226 	beq	r4,zero,8110008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
81100084:	11000fc0 	call	811000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
81100088:	00000706 	br	811000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8110008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
81100090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
81100094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
81100098:	11001d00 	call	811001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8110009c:	1000021e 	bne	r2,zero,811000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
811000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
811000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
811000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
811000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
811000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
811000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
811000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
811000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
811000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
811000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
811000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
811000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
811000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
811000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
811000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
811000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
811000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
811000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
811000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
811000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
811000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
811000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
811000f8:	ef80083a 	eret

811000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
811000fc:	defff904 	addi	sp,sp,-28
81100100:	dfc00615 	stw	ra,24(sp)
81100104:	df000515 	stw	fp,20(sp)
81100108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8110010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
81100110:	0005313a 	rdctl	r2,ipending
81100114:	e0bffe15 	stw	r2,-8(fp)

  return active;
81100118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8110011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
81100120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
81100124:	00800044 	movi	r2,1
81100128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8110012c:	e0fffb17 	ldw	r3,-20(fp)
81100130:	e0bffc17 	ldw	r2,-16(fp)
81100134:	1884703a 	and	r2,r3,r2
81100138:	10001426 	beq	r2,zero,8110018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8110013c:	00a044b4 	movhi	r2,33042
81100140:	10ae2a04 	addi	r2,r2,-18264
81100144:	e0fffd17 	ldw	r3,-12(fp)
81100148:	180690fa 	slli	r3,r3,3
8110014c:	10c5883a 	add	r2,r2,r3
81100150:	10c00017 	ldw	r3,0(r2)
81100154:	00a044b4 	movhi	r2,33042
81100158:	10ae2a04 	addi	r2,r2,-18264
8110015c:	e13ffd17 	ldw	r4,-12(fp)
81100160:	200890fa 	slli	r4,r4,3
81100164:	1105883a 	add	r2,r2,r4
81100168:	10800104 	addi	r2,r2,4
8110016c:	10800017 	ldw	r2,0(r2)
81100170:	1009883a 	mov	r4,r2
81100174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
81100178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8110017c:	0005313a 	rdctl	r2,ipending
81100180:	e0bfff15 	stw	r2,-4(fp)

  return active;
81100184:	e0bfff17 	ldw	r2,-4(fp)
81100188:	00000706 	br	811001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8110018c:	e0bffc17 	ldw	r2,-16(fp)
81100190:	1085883a 	add	r2,r2,r2
81100194:	e0bffc15 	stw	r2,-16(fp)
      i++;
81100198:	e0bffd17 	ldw	r2,-12(fp)
8110019c:	10800044 	addi	r2,r2,1
811001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
811001a4:	003fe106 	br	8110012c <__reset+0xfb0e012c>

    active = alt_irq_pending ();
811001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
811001ac:	e0bffb17 	ldw	r2,-20(fp)
811001b0:	103fdb1e 	bne	r2,zero,81100120 <__reset+0xfb0e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
811001b4:	0001883a 	nop
}
811001b8:	0001883a 	nop
811001bc:	e037883a 	mov	sp,fp
811001c0:	dfc00117 	ldw	ra,4(sp)
811001c4:	df000017 	ldw	fp,0(sp)
811001c8:	dec00204 	addi	sp,sp,8
811001cc:	f800283a 	ret

811001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
811001d0:	defffb04 	addi	sp,sp,-20
811001d4:	dfc00415 	stw	ra,16(sp)
811001d8:	df000315 	stw	fp,12(sp)
811001dc:	df000304 	addi	fp,sp,12
811001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
811001e4:	000531fa 	rdctl	r2,exception
811001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
811001ec:	e0bffd17 	ldw	r2,-12(fp)
811001f0:	10801f0c 	andi	r2,r2,124
811001f4:	1004d0ba 	srli	r2,r2,2
811001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
811001fc:	0005333a 	rdctl	r2,badaddr
81100200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
81100204:	d0a02617 	ldw	r2,-32616(gp)
81100208:	10000726 	beq	r2,zero,81100228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8110020c:	d0a02617 	ldw	r2,-32616(gp)
81100210:	e0fffd17 	ldw	r3,-12(fp)
81100214:	e1bffe17 	ldw	r6,-8(fp)
81100218:	e17fff17 	ldw	r5,-4(fp)
8110021c:	1809883a 	mov	r4,r3
81100220:	103ee83a 	callr	r2
81100224:	00000206 	br	81100230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
81100228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8110022c:	0005883a 	mov	r2,zero
}
81100230:	e037883a 	mov	sp,fp
81100234:	dfc00117 	ldw	ra,4(sp)
81100238:	df000017 	ldw	fp,0(sp)
8110023c:	dec00204 	addi	sp,sp,8
81100240:	f800283a 	ret

Disassembly of section .text:

81100244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
81100244:	06e047f4 	movhi	sp,33055
    ori sp, sp, %lo(__alt_stack_pointer)
81100248:	dee80014 	ori	sp,sp,40960
    movhi gp, %hi(_gp)
8110024c:	06a044b4 	movhi	gp,33042
    ori gp, gp, %lo(_gp)
81100250:	d68cf914 	ori	gp,gp,13284
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
81100254:	00a04474 	movhi	r2,33041
    ori r2, r2, %lo(__bss_start)
81100258:	10ad0d14 	ori	r2,r2,46132

    movhi r3, %hi(__bss_end)
8110025c:	00e04474 	movhi	r3,33041
    ori r3, r3, %lo(__bss_end)
81100260:	18ee6a14 	ori	r3,r3,47528

    beq r2, r3, 1f
81100264:	10c00326 	beq	r2,r3,81100274 <_start+0x30>

0:
    stw zero, (r2)
81100268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8110026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
81100270:	10fffd36 	bltu	r2,r3,81100268 <__reset+0xfb0e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
81100274:	11130380 	call	81113038 <alt_main>

81100278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
81100278:	003fff06 	br	81100278 <__reset+0xfb0e0278>

8110027c <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
8110027c:	defffa04 	addi	sp,sp,-24
81100280:	dfc00515 	stw	ra,20(sp)
81100284:	df000415 	stw	fp,16(sp)
81100288:	df000404 	addi	fp,sp,16
8110028c:	e13ffd15 	stw	r4,-12(fp)
81100290:	e17ffe15 	stw	r5,-8(fp)
81100294:	3005883a 	mov	r2,r6
81100298:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8110029c:	00800044 	movi	r2,1
811002a0:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
811002a4:	e17ffe17 	ldw	r5,-8(fp)
811002a8:	e13ffd17 	ldw	r4,-12(fp)
811002ac:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
811002b0:	e0bfff03 	ldbu	r2,-4(fp)
811002b4:	10803fcc 	andi	r2,r2,255
811002b8:	100d883a 	mov	r6,r2
811002bc:	e17ffe17 	ldw	r5,-8(fp)
811002c0:	e13ffd17 	ldw	r4,-12(fp)
811002c4:	11007300 	call	81100730 <i2c_write>
811002c8:	1000011e 	bne	r2,zero,811002d0 <I2C_TestAdress+0x54>
        bSuccess = FALSE;
811002cc:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
811002d0:	e17ffe17 	ldw	r5,-8(fp)
811002d4:	e13ffd17 	ldw	r4,-12(fp)
811002d8:	11006b80 	call	811006b8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
811002dc:	0106d604 	movi	r4,7000
811002e0:	11134ec0 	call	811134ec <usleep>
    
    return bSuccess;
811002e4:	e0bffc17 	ldw	r2,-16(fp)

}
811002e8:	e037883a 	mov	sp,fp
811002ec:	dfc00117 	ldw	ra,4(sp)
811002f0:	df000017 	ldw	fp,0(sp)
811002f4:	dec00204 	addi	sp,sp,8
811002f8:	f800283a 	ret

811002fc <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
811002fc:	defff804 	addi	sp,sp,-32
81100300:	dfc00715 	stw	ra,28(sp)
81100304:	df000615 	stw	fp,24(sp)
81100308:	df000604 	addi	fp,sp,24
8110030c:	e13ffb15 	stw	r4,-20(fp)
81100310:	e17ffc15 	stw	r5,-16(fp)
81100314:	3009883a 	mov	r4,r6
81100318:	3807883a 	mov	r3,r7
8110031c:	e0800217 	ldw	r2,8(fp)
81100320:	e13ffd05 	stb	r4,-12(fp)
81100324:	e0fffe05 	stb	r3,-8(fp)
81100328:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8110032c:	00800044 	movi	r2,1
81100330:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81100334:	e17ffc17 	ldw	r5,-16(fp)
81100338:	e13ffb17 	ldw	r4,-20(fp)
8110033c:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81100340:	e0bffd03 	ldbu	r2,-12(fp)
81100344:	10803fcc 	andi	r2,r2,255
81100348:	100d883a 	mov	r6,r2
8110034c:	e17ffc17 	ldw	r5,-16(fp)
81100350:	e13ffb17 	ldw	r4,-20(fp)
81100354:	11007300 	call	81100730 <i2c_write>
81100358:	1000011e 	bne	r2,zero,81100360 <I2C_Write+0x64>
        bSuccess = FALSE;
8110035c:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81100360:	e0bffa17 	ldw	r2,-24(fp)
81100364:	10000726 	beq	r2,zero,81100384 <I2C_Write+0x88>
81100368:	e0bffe03 	ldbu	r2,-8(fp)
8110036c:	100d883a 	mov	r6,r2
81100370:	e17ffc17 	ldw	r5,-16(fp)
81100374:	e13ffb17 	ldw	r4,-20(fp)
81100378:	11007300 	call	81100730 <i2c_write>
8110037c:	1000011e 	bne	r2,zero,81100384 <I2C_Write+0x88>
        bSuccess = FALSE;
81100380:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
81100384:	e0bffa17 	ldw	r2,-24(fp)
81100388:	10000726 	beq	r2,zero,811003a8 <I2C_Write+0xac>
8110038c:	e0bfff03 	ldbu	r2,-4(fp)
81100390:	100d883a 	mov	r6,r2
81100394:	e17ffc17 	ldw	r5,-16(fp)
81100398:	e13ffb17 	ldw	r4,-20(fp)
8110039c:	11007300 	call	81100730 <i2c_write>
811003a0:	1000011e 	bne	r2,zero,811003a8 <I2C_Write+0xac>
        bSuccess = FALSE;
811003a4:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
811003a8:	e17ffc17 	ldw	r5,-16(fp)
811003ac:	e13ffb17 	ldw	r4,-20(fp)
811003b0:	11006b80 	call	811006b8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
811003b4:	0106d604 	movi	r4,7000
811003b8:	11134ec0 	call	811134ec <usleep>
    
    return bSuccess;
811003bc:	e0bffa17 	ldw	r2,-24(fp)

}
811003c0:	e037883a 	mov	sp,fp
811003c4:	dfc00117 	ldw	ra,4(sp)
811003c8:	df000017 	ldw	fp,0(sp)
811003cc:	dec00204 	addi	sp,sp,8
811003d0:	f800283a 	ret

811003d4 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
811003d4:	defff904 	addi	sp,sp,-28
811003d8:	dfc00615 	stw	ra,24(sp)
811003dc:	df000515 	stw	fp,20(sp)
811003e0:	df000504 	addi	fp,sp,20
811003e4:	e13ffc15 	stw	r4,-16(fp)
811003e8:	e17ffd15 	stw	r5,-12(fp)
811003ec:	3007883a 	mov	r3,r6
811003f0:	3805883a 	mov	r2,r7
811003f4:	e0fffe05 	stb	r3,-8(fp)
811003f8:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
811003fc:	00800044 	movi	r2,1
81100400:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81100404:	e17ffd17 	ldw	r5,-12(fp)
81100408:	e13ffc17 	ldw	r4,-16(fp)
8110040c:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81100410:	e0bffe03 	ldbu	r2,-8(fp)
81100414:	10803fcc 	andi	r2,r2,255
81100418:	100d883a 	mov	r6,r2
8110041c:	e17ffd17 	ldw	r5,-12(fp)
81100420:	e13ffc17 	ldw	r4,-16(fp)
81100424:	11007300 	call	81100730 <i2c_write>
81100428:	1000011e 	bne	r2,zero,81100430 <I2C_Read+0x5c>
        bSuccess = FALSE;
8110042c:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81100430:	e0bffb17 	ldw	r2,-20(fp)
81100434:	10000726 	beq	r2,zero,81100454 <I2C_Read+0x80>
81100438:	e0bfff03 	ldbu	r2,-4(fp)
8110043c:	100d883a 	mov	r6,r2
81100440:	e17ffd17 	ldw	r5,-12(fp)
81100444:	e13ffc17 	ldw	r4,-16(fp)
81100448:	11007300 	call	81100730 <i2c_write>
8110044c:	1000011e 	bne	r2,zero,81100454 <I2C_Read+0x80>
        bSuccess = FALSE;
81100450:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
81100454:	e17ffd17 	ldw	r5,-12(fp)
81100458:	e13ffc17 	ldw	r4,-16(fp)
8110045c:	110062c0 	call	8110062c <i2c_start>
    DeviceAddr |= 1; // Read
81100460:	e0bffe03 	ldbu	r2,-8(fp)
81100464:	10800054 	ori	r2,r2,1
81100468:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8110046c:	e0bffb17 	ldw	r2,-20(fp)
81100470:	10000826 	beq	r2,zero,81100494 <I2C_Read+0xc0>
81100474:	e0bffe03 	ldbu	r2,-8(fp)
81100478:	10803fcc 	andi	r2,r2,255
8110047c:	100d883a 	mov	r6,r2
81100480:	e17ffd17 	ldw	r5,-12(fp)
81100484:	e13ffc17 	ldw	r4,-16(fp)
81100488:	11007300 	call	81100730 <i2c_write>
8110048c:	1000011e 	bne	r2,zero,81100494 <I2C_Read+0xc0>
        bSuccess = FALSE;
81100490:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
81100494:	e0bffb17 	ldw	r2,-20(fp)
81100498:	10000526 	beq	r2,zero,811004b0 <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
8110049c:	000f883a 	mov	r7,zero
811004a0:	e1800217 	ldw	r6,8(fp)
811004a4:	e17ffd17 	ldw	r5,-12(fp)
811004a8:	e13ffc17 	ldw	r4,-16(fp)
811004ac:	11008600 	call	81100860 <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
811004b0:	e17ffd17 	ldw	r5,-12(fp)
811004b4:	e13ffc17 	ldw	r4,-16(fp)
811004b8:	11006b80 	call	811006b8 <i2c_stop>
    
    return bSuccess;
811004bc:	e0bffb17 	ldw	r2,-20(fp)
}
811004c0:	e037883a 	mov	sp,fp
811004c4:	dfc00117 	ldw	ra,4(sp)
811004c8:	df000017 	ldw	fp,0(sp)
811004cc:	dec00204 	addi	sp,sp,8
811004d0:	f800283a 	ret

811004d4 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
811004d4:	defff604 	addi	sp,sp,-40
811004d8:	dfc00915 	stw	ra,36(sp)
811004dc:	df000815 	stw	fp,32(sp)
811004e0:	df000804 	addi	fp,sp,32
811004e4:	e13ffb15 	stw	r4,-20(fp)
811004e8:	e17ffc15 	stw	r5,-16(fp)
811004ec:	3007883a 	mov	r3,r6
811004f0:	e1fffe15 	stw	r7,-8(fp)
811004f4:	e0800217 	ldw	r2,8(fp)
811004f8:	e0fffd05 	stb	r3,-12(fp)
811004fc:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
81100500:	00800044 	movi	r2,1
81100504:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
81100508:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8110050c:	e17ffc17 	ldw	r5,-16(fp)
81100510:	e13ffb17 	ldw	r4,-20(fp)
81100514:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81100518:	e0bffd03 	ldbu	r2,-12(fp)
8110051c:	10803fcc 	andi	r2,r2,255
81100520:	100d883a 	mov	r6,r2
81100524:	e17ffc17 	ldw	r5,-16(fp)
81100528:	e13ffb17 	ldw	r4,-20(fp)
8110052c:	11007300 	call	81100730 <i2c_write>
81100530:	1000011e 	bne	r2,zero,81100538 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
81100534:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81100538:	e0bff917 	ldw	r2,-28(fp)
8110053c:	10000726 	beq	r2,zero,8110055c <I2C_MultipleRead+0x88>
81100540:	e0bffa03 	ldbu	r2,-24(fp)
81100544:	100d883a 	mov	r6,r2
81100548:	e17ffc17 	ldw	r5,-16(fp)
8110054c:	e13ffb17 	ldw	r4,-20(fp)
81100550:	11007300 	call	81100730 <i2c_write>
81100554:	1000011e 	bne	r2,zero,8110055c <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
81100558:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
8110055c:	e0bff917 	ldw	r2,-28(fp)
81100560:	10000326 	beq	r2,zero,81100570 <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
81100564:	e17ffc17 	ldw	r5,-16(fp)
81100568:	e13ffb17 	ldw	r4,-20(fp)
8110056c:	110062c0 	call	8110062c <i2c_start>
    DeviceAddr |= 1; // Read
81100570:	e0bffd03 	ldbu	r2,-12(fp)
81100574:	10800054 	ori	r2,r2,1
81100578:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8110057c:	e0bff917 	ldw	r2,-28(fp)
81100580:	10000826 	beq	r2,zero,811005a4 <I2C_MultipleRead+0xd0>
81100584:	e0bffd03 	ldbu	r2,-12(fp)
81100588:	10803fcc 	andi	r2,r2,255
8110058c:	100d883a 	mov	r6,r2
81100590:	e17ffc17 	ldw	r5,-16(fp)
81100594:	e13ffb17 	ldw	r4,-20(fp)
81100598:	11007300 	call	81100730 <i2c_write>
8110059c:	1000011e 	bne	r2,zero,811005a4 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
811005a0:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
811005a4:	e0bff917 	ldw	r2,-28(fp)
811005a8:	10001726 	beq	r2,zero,81100608 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
811005ac:	e03ff815 	stw	zero,-32(fp)
811005b0:	00001006 	br	811005f4 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
811005b4:	e0bff817 	ldw	r2,-32(fp)
811005b8:	e0fffe17 	ldw	r3,-8(fp)
811005bc:	1889883a 	add	r4,r3,r2
811005c0:	e0bfff0b 	ldhu	r2,-4(fp)
811005c4:	10ffffc4 	addi	r3,r2,-1
811005c8:	e0bff817 	ldw	r2,-32(fp)
811005cc:	1884c03a 	cmpne	r2,r3,r2
811005d0:	10803fcc 	andi	r2,r2,255
811005d4:	100f883a 	mov	r7,r2
811005d8:	200d883a 	mov	r6,r4
811005dc:	e17ffc17 	ldw	r5,-16(fp)
811005e0:	e13ffb17 	ldw	r4,-20(fp)
811005e4:	11008600 	call	81100860 <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
811005e8:	e0bff817 	ldw	r2,-32(fp)
811005ec:	10800044 	addi	r2,r2,1
811005f0:	e0bff815 	stw	r2,-32(fp)
811005f4:	e0bfff0b 	ldhu	r2,-4(fp)
811005f8:	e0fff817 	ldw	r3,-32(fp)
811005fc:	1880020e 	bge	r3,r2,81100608 <I2C_MultipleRead+0x134>
81100600:	e0bff917 	ldw	r2,-28(fp)
81100604:	103feb1e 	bne	r2,zero,811005b4 <__reset+0xfb0e05b4>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
81100608:	e17ffc17 	ldw	r5,-16(fp)
8110060c:	e13ffb17 	ldw	r4,-20(fp)
81100610:	11006b80 	call	811006b8 <i2c_stop>
    
    return bSuccess;    
81100614:	e0bff917 	ldw	r2,-28(fp)
    
}
81100618:	e037883a 	mov	sp,fp
8110061c:	dfc00117 	ldw	ra,4(sp)
81100620:	df000017 	ldw	fp,0(sp)
81100624:	dec00204 	addi	sp,sp,8
81100628:	f800283a 	ret

8110062c <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
8110062c:	defffc04 	addi	sp,sp,-16
81100630:	dfc00315 	stw	ra,12(sp)
81100634:	df000215 	stw	fp,8(sp)
81100638:	df000204 	addi	fp,sp,8
8110063c:	e13ffe15 	stw	r4,-8(fp)
81100640:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
81100644:	e0bfff17 	ldw	r2,-4(fp)
81100648:	10800104 	addi	r2,r2,4
8110064c:	1007883a 	mov	r3,r2
81100650:	00800044 	movi	r2,1
81100654:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
81100658:	e0bfff17 	ldw	r2,-4(fp)
8110065c:	00c00044 	movi	r3,1
81100660:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
81100664:	e0bffe17 	ldw	r2,-8(fp)
81100668:	00c00044 	movi	r3,1
8110066c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
81100670:	01000044 	movi	r4,1
81100674:	11134ec0 	call	811134ec <usleep>
     
    SDA_LOW(data_base); // data low
81100678:	e0bfff17 	ldw	r2,-4(fp)
8110067c:	0007883a 	mov	r3,zero
81100680:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
81100684:	01000044 	movi	r4,1
81100688:	11134ec0 	call	811134ec <usleep>
    SCL_LOW(clk_base); // clock low
8110068c:	e0bffe17 	ldw	r2,-8(fp)
81100690:	0007883a 	mov	r3,zero
81100694:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
81100698:	01000044 	movi	r4,1
8110069c:	11134ec0 	call	811134ec <usleep>
}
811006a0:	0001883a 	nop
811006a4:	e037883a 	mov	sp,fp
811006a8:	dfc00117 	ldw	ra,4(sp)
811006ac:	df000017 	ldw	fp,0(sp)
811006b0:	dec00204 	addi	sp,sp,8
811006b4:	f800283a 	ret

811006b8 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
811006b8:	defffc04 	addi	sp,sp,-16
811006bc:	dfc00315 	stw	ra,12(sp)
811006c0:	df000215 	stw	fp,8(sp)
811006c4:	df000204 	addi	fp,sp,8
811006c8:	e13ffe15 	stw	r4,-8(fp)
811006cc:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
811006d0:	e0bfff17 	ldw	r2,-4(fp)
811006d4:	10800104 	addi	r2,r2,4
811006d8:	1007883a 	mov	r3,r2
811006dc:	00800044 	movi	r2,1
811006e0:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
811006e4:	e0bfff17 	ldw	r2,-4(fp)
811006e8:	0007883a 	mov	r3,zero
811006ec:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
811006f0:	e0bffe17 	ldw	r2,-8(fp)
811006f4:	00c00044 	movi	r3,1
811006f8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
811006fc:	01000044 	movi	r4,1
81100700:	11134ec0 	call	811134ec <usleep>
    SDA_HIGH(data_base); // data high
81100704:	e0bfff17 	ldw	r2,-4(fp)
81100708:	00c00044 	movi	r3,1
8110070c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
81100710:	01000044 	movi	r4,1
81100714:	11134ec0 	call	811134ec <usleep>
    

    
}
81100718:	0001883a 	nop
8110071c:	e037883a 	mov	sp,fp
81100720:	dfc00117 	ldw	ra,4(sp)
81100724:	df000017 	ldw	fp,0(sp)
81100728:	dec00204 	addi	sp,sp,8
8110072c:	f800283a 	ret

81100730 <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
81100730:	defff804 	addi	sp,sp,-32
81100734:	dfc00715 	stw	ra,28(sp)
81100738:	df000615 	stw	fp,24(sp)
8110073c:	df000604 	addi	fp,sp,24
81100740:	e13ffd15 	stw	r4,-12(fp)
81100744:	e17ffe15 	stw	r5,-8(fp)
81100748:	3005883a 	mov	r2,r6
8110074c:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
81100750:	00bfe004 	movi	r2,-128
81100754:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
81100758:	e0bffe17 	ldw	r2,-8(fp)
8110075c:	10800104 	addi	r2,r2,4
81100760:	1007883a 	mov	r3,r2
81100764:	00800044 	movi	r2,1
81100768:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
8110076c:	e03ffb15 	stw	zero,-20(fp)
81100770:	00001f06 	br	811007f0 <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81100774:	e0bffd17 	ldw	r2,-12(fp)
81100778:	0007883a 	mov	r3,zero
8110077c:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
81100780:	e0ffff03 	ldbu	r3,-4(fp)
81100784:	e0bffa03 	ldbu	r2,-24(fp)
81100788:	1884703a 	and	r2,r3,r2
8110078c:	10803fcc 	andi	r2,r2,255
81100790:	10000426 	beq	r2,zero,811007a4 <i2c_write+0x74>
            SDA_HIGH(data_base);
81100794:	e0bffe17 	ldw	r2,-8(fp)
81100798:	00c00044 	movi	r3,1
8110079c:	10c00035 	stwio	r3,0(r2)
811007a0:	00000306 	br	811007b0 <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
811007a4:	e0bffe17 	ldw	r2,-8(fp)
811007a8:	0007883a 	mov	r3,zero
811007ac:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
811007b0:	e0bffa03 	ldbu	r2,-24(fp)
811007b4:	1004d07a 	srli	r2,r2,1
811007b8:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
811007bc:	e0bffd17 	ldw	r2,-12(fp)
811007c0:	00c00044 	movi	r3,1
811007c4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811007c8:	01000044 	movi	r4,1
811007cc:	11134ec0 	call	811134ec <usleep>
        SCL_LOW(clk_base);
811007d0:	e0bffd17 	ldw	r2,-12(fp)
811007d4:	0007883a 	mov	r3,zero
811007d8:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811007dc:	01000044 	movi	r4,1
811007e0:	11134ec0 	call	811134ec <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
811007e4:	e0bffb17 	ldw	r2,-20(fp)
811007e8:	10800044 	addi	r2,r2,1
811007ec:	e0bffb15 	stw	r2,-20(fp)
811007f0:	e0bffb17 	ldw	r2,-20(fp)
811007f4:	10800210 	cmplti	r2,r2,8
811007f8:	103fde1e 	bne	r2,zero,81100774 <__reset+0xfb0e0774>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
811007fc:	e0bffe17 	ldw	r2,-8(fp)
81100800:	10800104 	addi	r2,r2,4
81100804:	0007883a 	mov	r3,zero
81100808:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
8110080c:	e0bffd17 	ldw	r2,-12(fp)
81100810:	00c00044 	movi	r3,1
81100814:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
81100818:	01000044 	movi	r4,1
8110081c:	11134ec0 	call	811134ec <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
81100820:	e0bffe17 	ldw	r2,-8(fp)
81100824:	10800037 	ldwio	r2,0(r2)
81100828:	1005003a 	cmpeq	r2,r2,zero
8110082c:	10803fcc 	andi	r2,r2,255
81100830:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81100834:	e0bffd17 	ldw	r2,-12(fp)
81100838:	0007883a 	mov	r3,zero
8110083c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
81100840:	01000044 	movi	r4,1
81100844:	11134ec0 	call	811134ec <usleep>
    return bAck;
81100848:	e0bffc17 	ldw	r2,-16(fp)
}    
8110084c:	e037883a 	mov	sp,fp
81100850:	dfc00117 	ldw	ra,4(sp)
81100854:	df000017 	ldw	fp,0(sp)
81100858:	dec00204 	addi	sp,sp,8
8110085c:	f800283a 	ret

81100860 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
81100860:	defff804 	addi	sp,sp,-32
81100864:	dfc00715 	stw	ra,28(sp)
81100868:	df000615 	stw	fp,24(sp)
8110086c:	df000604 	addi	fp,sp,24
81100870:	e13ffc15 	stw	r4,-16(fp)
81100874:	e17ffd15 	stw	r5,-12(fp)
81100878:	e1bffe15 	stw	r6,-8(fp)
8110087c:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
81100880:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
81100884:	e0bffd17 	ldw	r2,-12(fp)
81100888:	10800104 	addi	r2,r2,4
8110088c:	0007883a 	mov	r3,zero
81100890:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
81100894:	e0bffc17 	ldw	r2,-16(fp)
81100898:	0007883a 	mov	r3,zero
8110089c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
811008a0:	01000044 	movi	r4,1
811008a4:	11134ec0 	call	811134ec <usleep>

    for(i=0;i<8;i++){
811008a8:	e03ffb15 	stw	zero,-20(fp)
811008ac:	00001606 	br	81100908 <i2c_read+0xa8>
        Data <<= 1;
811008b0:	e0bffa03 	ldbu	r2,-24(fp)
811008b4:	1085883a 	add	r2,r2,r2
811008b8:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
811008bc:	e0bffc17 	ldw	r2,-16(fp)
811008c0:	00c00044 	movi	r3,1
811008c4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811008c8:	01000044 	movi	r4,1
811008cc:	11134ec0 	call	811134ec <usleep>
        if (SDA_READ(data_base))  // read data   
811008d0:	e0bffd17 	ldw	r2,-12(fp)
811008d4:	10800037 	ldwio	r2,0(r2)
811008d8:	10000326 	beq	r2,zero,811008e8 <i2c_read+0x88>
            Data |= 0x01;
811008dc:	e0bffa03 	ldbu	r2,-24(fp)
811008e0:	10800054 	ori	r2,r2,1
811008e4:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
811008e8:	e0bffc17 	ldw	r2,-16(fp)
811008ec:	0007883a 	mov	r3,zero
811008f0:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811008f4:	01000044 	movi	r4,1
811008f8:	11134ec0 	call	811134ec <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
811008fc:	e0bffb17 	ldw	r2,-20(fp)
81100900:	10800044 	addi	r2,r2,1
81100904:	e0bffb15 	stw	r2,-20(fp)
81100908:	e0bffb17 	ldw	r2,-20(fp)
8110090c:	10800210 	cmplti	r2,r2,8
81100910:	103fe71e 	bne	r2,zero,811008b0 <__reset+0xfb0e08b0>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
81100914:	e0bffc17 	ldw	r2,-16(fp)
81100918:	0007883a 	mov	r3,zero
8110091c:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
81100920:	e0bffd17 	ldw	r2,-12(fp)
81100924:	10800104 	addi	r2,r2,4
81100928:	1007883a 	mov	r3,r2
8110092c:	00800044 	movi	r2,1
81100930:	18800035 	stwio	r2,0(r3)
    if (bAck)
81100934:	e0bfff17 	ldw	r2,-4(fp)
81100938:	10000426 	beq	r2,zero,8110094c <i2c_read+0xec>
        SDA_LOW(data_base);
8110093c:	e0bffd17 	ldw	r2,-12(fp)
81100940:	0007883a 	mov	r3,zero
81100944:	10c00035 	stwio	r3,0(r2)
81100948:	00000306 	br	81100958 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
8110094c:	e0bffd17 	ldw	r2,-12(fp)
81100950:	00c00044 	movi	r3,1
81100954:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
81100958:	e0bffc17 	ldw	r2,-16(fp)
8110095c:	00c00044 	movi	r3,1
81100960:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
81100964:	01000044 	movi	r4,1
81100968:	11134ec0 	call	811134ec <usleep>
    SCL_LOW(clk_base); // clock low
8110096c:	e0bffc17 	ldw	r2,-16(fp)
81100970:	0007883a 	mov	r3,zero
81100974:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
81100978:	01000044 	movi	r4,1
8110097c:	11134ec0 	call	811134ec <usleep>
    SDA_LOW(data_base);  // data low
81100980:	e0bffd17 	ldw	r2,-12(fp)
81100984:	0007883a 	mov	r3,zero
81100988:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
8110098c:	01000044 	movi	r4,1
81100990:	11134ec0 	call	811134ec <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
81100994:	e0bffe17 	ldw	r2,-8(fp)
81100998:	e0fffa03 	ldbu	r3,-24(fp)
8110099c:	10c00005 	stb	r3,0(r2)
}
811009a0:	0001883a 	nop
811009a4:	e037883a 	mov	sp,fp
811009a8:	dfc00117 	ldw	ra,4(sp)
811009ac:	df000017 	ldw	fp,0(sp)
811009b0:	dec00204 	addi	sp,sp,8
811009b4:	f800283a 	ret

811009b8 <LEDS_BOARD_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_BOARD_DRIVE(bool bDRIVE, alt_u8 LedsMask){
811009b8:	defffd04 	addi	sp,sp,-12
811009bc:	df000215 	stw	fp,8(sp)
811009c0:	df000204 	addi	fp,sp,8
811009c4:	e13ffe15 	stw	r4,-8(fp)
811009c8:	2805883a 	mov	r2,r5
811009cc:	e0bfff05 	stb	r2,-4(fp)

  if (bDRIVE == LEDS_ON){
811009d0:	e0bffe17 	ldw	r2,-8(fp)
811009d4:	10800058 	cmpnei	r2,r2,1
811009d8:	1000051e 	bne	r2,zero,811009f0 <LEDS_BOARD_DRIVE+0x38>
	LedsBoardControl |= LedsMask;
811009dc:	d0e01503 	ldbu	r3,-32684(gp)
811009e0:	e0bfff03 	ldbu	r2,-4(fp)
811009e4:	1884b03a 	or	r2,r3,r2
811009e8:	d0a01505 	stb	r2,-32684(gp)
811009ec:	00000606 	br	81100a08 <LEDS_BOARD_DRIVE+0x50>
  } else {
	LedsBoardControl &= (~LedsMask);
811009f0:	e0bfff03 	ldbu	r2,-4(fp)
811009f4:	0084303a 	nor	r2,zero,r2
811009f8:	1007883a 	mov	r3,r2
811009fc:	d0a01503 	ldbu	r2,-32684(gp)
81100a00:	1884703a 	and	r2,r3,r2
81100a04:	d0a01505 	stb	r2,-32684(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
81100a08:	d0a01503 	ldbu	r2,-32684(gp)
81100a0c:	10c03fcc 	andi	r3,r2,255
81100a10:	00a00034 	movhi	r2,32768
81100a14:	10807004 	addi	r2,r2,448
81100a18:	10c00035 	stwio	r3,0(r2)

  return TRUE;
81100a1c:	00800044 	movi	r2,1
}
81100a20:	e037883a 	mov	sp,fp
81100a24:	df000017 	ldw	fp,0(sp)
81100a28:	dec00104 	addi	sp,sp,4
81100a2c:	f800283a 	ret

81100a30 <LEDS_PAINEL_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_PAINEL_DRIVE(bool bDRIVE, alt_u32 LedsMask){
81100a30:	defffd04 	addi	sp,sp,-12
81100a34:	df000215 	stw	fp,8(sp)
81100a38:	df000204 	addi	fp,sp,8
81100a3c:	e13ffe15 	stw	r4,-8(fp)
81100a40:	e17fff15 	stw	r5,-4(fp)

  if (bDRIVE == LEDS_ON){
81100a44:	e0bffe17 	ldw	r2,-8(fp)
81100a48:	10800058 	cmpnei	r2,r2,1
81100a4c:	1000051e 	bne	r2,zero,81100a64 <LEDS_PAINEL_DRIVE+0x34>
	LedsPainelControl |= LedsMask;
81100a50:	d0e01617 	ldw	r3,-32680(gp)
81100a54:	e0bfff17 	ldw	r2,-4(fp)
81100a58:	1884b03a 	or	r2,r3,r2
81100a5c:	d0a01615 	stw	r2,-32680(gp)
81100a60:	00000506 	br	81100a78 <LEDS_PAINEL_DRIVE+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
81100a64:	e0bfff17 	ldw	r2,-4(fp)
81100a68:	0086303a 	nor	r3,zero,r2
81100a6c:	d0a01617 	ldw	r2,-32680(gp)
81100a70:	1884703a 	and	r2,r3,r2
81100a74:	d0a01615 	stw	r2,-32680(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
81100a78:	d0a01617 	ldw	r2,-32680(gp)
81100a7c:	1007883a 	mov	r3,r2
81100a80:	00a00034 	movhi	r2,32768
81100a84:	10803004 	addi	r2,r2,192
81100a88:	10c00035 	stwio	r3,0(r2)

  return TRUE;
81100a8c:	00800044 	movi	r2,1
}
81100a90:	e037883a 	mov	sp,fp
81100a94:	df000017 	ldw	fp,0(sp)
81100a98:	dec00104 	addi	sp,sp,4
81100a9c:	f800283a 	ret

81100aa0 <POWER_SPI_RW>:
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock


// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN, bool bSGL, alt_u32 *pValue)
{
81100aa0:	defff204 	addi	sp,sp,-56
81100aa4:	dfc00d15 	stw	ra,52(sp)
81100aa8:	df000c15 	stw	fp,48(sp)
81100aac:	df000c04 	addi	fp,sp,48
81100ab0:	2007883a 	mov	r3,r4
81100ab4:	2805883a 	mov	r2,r5
81100ab8:	e1bffe15 	stw	r6,-8(fp)
81100abc:	e1ffff15 	stw	r7,-4(fp)
81100ac0:	e0fffc05 	stb	r3,-16(fp)
81100ac4:	e0bffd05 	stb	r2,-12(fp)
    bool bSuccess;
    alt_u8 Config8;
    alt_u32 Value32=0, Mask32;
81100ac8:	e03ff515 	stw	zero,-44(fp)
    int i, nWait = 0, nZeroCnt;
81100acc:	e03ff815 	stw	zero,-32(fp)
    const int nMaxWait = 1000000;
81100ad0:	008003f4 	movhi	r2,15
81100ad4:	10909004 	addi	r2,r2,16960
81100ad8:	e0bffa15 	stw	r2,-24(fp)
    
    //
    Config8 = 0x80; 
81100adc:	00bfe004 	movi	r2,-128
81100ae0:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bEN)?0x20:0x00;
81100ae4:	e0bffe17 	ldw	r2,-8(fp)
81100ae8:	10000226 	beq	r2,zero,81100af4 <POWER_SPI_RW+0x54>
81100aec:	00800804 	movi	r2,32
81100af0:	00000106 	br	81100af8 <POWER_SPI_RW+0x58>
81100af4:	0005883a 	mov	r2,zero
81100af8:	e0fff403 	ldbu	r3,-48(fp)
81100afc:	10c4b03a 	or	r2,r2,r3
81100b00:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSGL)?0x10:0x00;
81100b04:	e0800217 	ldw	r2,8(fp)
81100b08:	10000226 	beq	r2,zero,81100b14 <POWER_SPI_RW+0x74>
81100b0c:	00800404 	movi	r2,16
81100b10:	00000106 	br	81100b18 <POWER_SPI_RW+0x78>
81100b14:	0005883a 	mov	r2,zero
81100b18:	e0fff403 	ldbu	r3,-48(fp)
81100b1c:	10c4b03a 	or	r2,r2,r3
81100b20:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSIGN)?0x08:0x00;
81100b24:	e0bfff17 	ldw	r2,-4(fp)
81100b28:	10000226 	beq	r2,zero,81100b34 <POWER_SPI_RW+0x94>
81100b2c:	00800204 	movi	r2,8
81100b30:	00000106 	br	81100b38 <POWER_SPI_RW+0x98>
81100b34:	0005883a 	mov	r2,zero
81100b38:	e0fff403 	ldbu	r3,-48(fp)
81100b3c:	10c4b03a 	or	r2,r2,r3
81100b40:	e0bff405 	stb	r2,-48(fp)
    Config8 |= NextChannel & 0x07; // channel
81100b44:	e0bffd03 	ldbu	r2,-12(fp)
81100b48:	108001cc 	andi	r2,r2,7
81100b4c:	1007883a 	mov	r3,r2
81100b50:	e0bff403 	ldbu	r2,-48(fp)
81100b54:	1884b03a 	or	r2,r3,r2
81100b58:	e0bff405 	stb	r2,-48(fp)
    
    SPI_FO(0); // use internal conversion clock
81100b5c:	0007883a 	mov	r3,zero
81100b60:	00a00034 	movhi	r2,32768
81100b64:	10803404 	addi	r2,r2,208
81100b68:	10c00035 	stwio	r3,0(r2)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
81100b6c:	0007883a 	mov	r3,zero
81100b70:	00a00034 	movhi	r2,32768
81100b74:	10803c04 	addi	r2,r2,240
81100b78:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(IcIndex, 0);  // chip select: active
81100b7c:	e0bffc03 	ldbu	r2,-16(fp)
81100b80:	1000021e 	bne	r2,zero,81100b8c <POWER_SPI_RW+0xec>
81100b84:	00c00084 	movi	r3,2
81100b88:	00000106 	br	81100b90 <POWER_SPI_RW+0xf0>
81100b8c:	00c00044 	movi	r3,1
81100b90:	00a00034 	movhi	r2,32768
81100b94:	10803804 	addi	r2,r2,224
81100b98:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81100b9c:	010003c4 	movi	r4,15
81100ba0:	11134ec0 	call	811134ec <usleep>
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
81100ba4:	00000306 	br	81100bb4 <POWER_SPI_RW+0x114>
        nWait++;
81100ba8:	e0bff817 	ldw	r2,-32(fp)
81100bac:	10800044 	addi	r2,r2,1
81100bb0:	e0bff815 	stw	r2,-32(fp)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
    SPI_CS_N(IcIndex, 0);  // chip select: active
    SPI_DELAY;
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
81100bb4:	00a00034 	movhi	r2,32768
81100bb8:	10804404 	addi	r2,r2,272
81100bbc:	10800037 	ldwio	r2,0(r2)
81100bc0:	1080004c 	andi	r2,r2,1
81100bc4:	10000326 	beq	r2,zero,81100bd4 <POWER_SPI_RW+0x134>
81100bc8:	e0fff817 	ldw	r3,-32(fp)
81100bcc:	e0bffa17 	ldw	r2,-24(fp)
81100bd0:	18bff516 	blt	r3,r2,81100ba8 <__reset+0xfb0e0ba8>
        nWait++;
    }
    
    if (SPI_SDO){
81100bd4:	00a00034 	movhi	r2,32768
81100bd8:	10804404 	addi	r2,r2,272
81100bdc:	10800037 	ldwio	r2,0(r2)
81100be0:	1080004c 	andi	r2,r2,1
81100be4:	10000626 	beq	r2,zero,81100c00 <POWER_SPI_RW+0x160>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
81100be8:	00c000c4 	movi	r3,3
81100bec:	00a00034 	movhi	r2,32768
81100bf0:	10803804 	addi	r2,r2,224
81100bf4:	10c00035 	stwio	r3,0(r2)
//        printf("Timeout \r\n");
        return FALSE;
81100bf8:	0005883a 	mov	r2,zero
81100bfc:	0000db06 	br	81100f6c <POWER_SPI_RW+0x4cc>
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
81100c00:	e03ff715 	stw	zero,-36(fp)
81100c04:	00002406 	br	81100c98 <POWER_SPI_RW+0x1f8>
    // ignore EOC/ and DMY bits
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
81100c08:	e0bff403 	ldbu	r2,-48(fp)
81100c0c:	10803fcc 	andi	r2,r2,255
81100c10:	1004d1fa 	srli	r2,r2,7
81100c14:	10c03fcc 	andi	r3,r2,255
81100c18:	00a00034 	movhi	r2,32768
81100c1c:	10804004 	addi	r2,r2,256
81100c20:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
81100c24:	e0bff403 	ldbu	r2,-48(fp)
81100c28:	1085883a 	add	r2,r2,r2
81100c2c:	e0bff405 	stb	r2,-48(fp)
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
81100c30:	e0bff517 	ldw	r2,-44(fp)
81100c34:	1085883a 	add	r2,r2,r2
81100c38:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
81100c3c:	00a00034 	movhi	r2,32768
81100c40:	10804404 	addi	r2,r2,272
81100c44:	10800037 	ldwio	r2,0(r2)
81100c48:	1080004c 	andi	r2,r2,1
81100c4c:	1007883a 	mov	r3,r2
81100c50:	e0bff517 	ldw	r2,-44(fp)
81100c54:	10c4b03a 	or	r2,r2,r3
81100c58:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100c5c:	00c00044 	movi	r3,1
81100c60:	00a00034 	movhi	r2,32768
81100c64:	10803c04 	addi	r2,r2,240
81100c68:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100c6c:	010003c4 	movi	r4,15
81100c70:	11134ec0 	call	811134ec <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100c74:	0007883a 	mov	r3,zero
81100c78:	00a00034 	movhi	r2,32768
81100c7c:	10803c04 	addi	r2,r2,240
81100c80:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100c84:	010003c4 	movi	r4,15
81100c88:	11134ec0 	call	811134ec <usleep>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
//        printf("Timeout \r\n");
        return FALSE;
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
81100c8c:	e0bff717 	ldw	r2,-36(fp)
81100c90:	10800044 	addi	r2,r2,1
81100c94:	e0bff715 	stw	r2,-36(fp)
81100c98:	e0bff717 	ldw	r2,-36(fp)
81100c9c:	10800090 	cmplti	r2,r2,2
81100ca0:	103fd91e 	bne	r2,zero,81100c08 <__reset+0xfb0e0c08>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
81100ca4:	e03ff715 	stw	zero,-36(fp)
81100ca8:	00002406 	br	81100d3c <POWER_SPI_RW+0x29c>
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
81100cac:	e0bff403 	ldbu	r2,-48(fp)
81100cb0:	10803fcc 	andi	r2,r2,255
81100cb4:	1004d1fa 	srli	r2,r2,7
81100cb8:	10c03fcc 	andi	r3,r2,255
81100cbc:	00a00034 	movhi	r2,32768
81100cc0:	10804004 	addi	r2,r2,256
81100cc4:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
81100cc8:	e0bff403 	ldbu	r2,-48(fp)
81100ccc:	1085883a 	add	r2,r2,r2
81100cd0:	e0bff405 	stb	r2,-48(fp)
        
        Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
81100cd4:	e0bff517 	ldw	r2,-44(fp)
81100cd8:	1085883a 	add	r2,r2,r2
81100cdc:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
81100ce0:	00a00034 	movhi	r2,32768
81100ce4:	10804404 	addi	r2,r2,272
81100ce8:	10800037 	ldwio	r2,0(r2)
81100cec:	1080004c 	andi	r2,r2,1
81100cf0:	1007883a 	mov	r3,r2
81100cf4:	e0bff517 	ldw	r2,-44(fp)
81100cf8:	10c4b03a 	or	r2,r2,r3
81100cfc:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100d00:	00c00044 	movi	r3,1
81100d04:	00a00034 	movhi	r2,32768
81100d08:	10803c04 	addi	r2,r2,240
81100d0c:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100d10:	010003c4 	movi	r4,15
81100d14:	11134ec0 	call	811134ec <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100d18:	0007883a 	mov	r3,zero
81100d1c:	00a00034 	movhi	r2,32768
81100d20:	10803c04 	addi	r2,r2,240
81100d24:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100d28:	010003c4 	movi	r4,15
81100d2c:	11134ec0 	call	811134ec <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
81100d30:	e0bff717 	ldw	r2,-36(fp)
81100d34:	10800044 	addi	r2,r2,1
81100d38:	e0bff715 	stw	r2,-36(fp)
81100d3c:	e0bff717 	ldw	r2,-36(fp)
81100d40:	10800210 	cmplti	r2,r2,8
81100d44:	103fd91e 	bne	r2,zero,81100cac <__reset+0xfb0e0cac>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
81100d48:	e03ff715 	stw	zero,-36(fp)
81100d4c:	00001a06 	br	81100db8 <POWER_SPI_RW+0x318>
    {
        Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
81100d50:	e0bff517 	ldw	r2,-44(fp)
81100d54:	1085883a 	add	r2,r2,r2
81100d58:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
81100d5c:	00a00034 	movhi	r2,32768
81100d60:	10804404 	addi	r2,r2,272
81100d64:	10800037 	ldwio	r2,0(r2)
81100d68:	1080004c 	andi	r2,r2,1
81100d6c:	1007883a 	mov	r3,r2
81100d70:	e0bff517 	ldw	r2,-44(fp)
81100d74:	10c4b03a 	or	r2,r2,r3
81100d78:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100d7c:	00c00044 	movi	r3,1
81100d80:	00a00034 	movhi	r2,32768
81100d84:	10803c04 	addi	r2,r2,240
81100d88:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100d8c:	010003c4 	movi	r4,15
81100d90:	11134ec0 	call	811134ec <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100d94:	0007883a 	mov	r3,zero
81100d98:	00a00034 	movhi	r2,32768
81100d9c:	10803c04 	addi	r2,r2,240
81100da0:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100da4:	010003c4 	movi	r4,15
81100da8:	11134ec0 	call	811134ec <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
81100dac:	e0bff717 	ldw	r2,-36(fp)
81100db0:	10800044 	addi	r2,r2,1
81100db4:	e0bff715 	stw	r2,-36(fp)
81100db8:	e0bff717 	ldw	r2,-36(fp)
81100dbc:	10800210 	cmplti	r2,r2,8
81100dc0:	103fe31e 	bne	r2,zero,81100d50 <__reset+0xfb0e0d50>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
81100dc4:	e03ff715 	stw	zero,-36(fp)
81100dc8:	00001a06 	br	81100e34 <POWER_SPI_RW+0x394>
    {
        Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
81100dcc:	e0bff517 	ldw	r2,-44(fp)
81100dd0:	1085883a 	add	r2,r2,r2
81100dd4:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_1.0 = sdo; // load lsb
81100dd8:	00a00034 	movhi	r2,32768
81100ddc:	10804404 	addi	r2,r2,272
81100de0:	10800037 	ldwio	r2,0(r2)
81100de4:	1080004c 	andi	r2,r2,1
81100de8:	1007883a 	mov	r3,r2
81100dec:	e0bff517 	ldw	r2,-44(fp)
81100df0:	10c4b03a 	or	r2,r2,r3
81100df4:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100df8:	00c00044 	movi	r3,1
81100dfc:	00a00034 	movhi	r2,32768
81100e00:	10803c04 	addi	r2,r2,240
81100e04:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e08:	010003c4 	movi	r4,15
81100e0c:	11134ec0 	call	811134ec <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100e10:	0007883a 	mov	r3,zero
81100e14:	00a00034 	movhi	r2,32768
81100e18:	10803c04 	addi	r2,r2,240
81100e1c:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e20:	010003c4 	movi	r4,15
81100e24:	11134ec0 	call	811134ec <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
81100e28:	e0bff717 	ldw	r2,-36(fp)
81100e2c:	10800044 	addi	r2,r2,1
81100e30:	e0bff715 	stw	r2,-36(fp)
81100e34:	e0bff717 	ldw	r2,-36(fp)
81100e38:	10800210 	cmplti	r2,r2,8
81100e3c:	103fe31e 	bne	r2,zero,81100dcc <__reset+0xfb0e0dcc>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
81100e40:	e03ff715 	stw	zero,-36(fp)
81100e44:	00001a06 	br	81100eb0 <POWER_SPI_RW+0x410>
    {
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
81100e48:	e0bff517 	ldw	r2,-44(fp)
81100e4c:	1085883a 	add	r2,r2,r2
81100e50:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
81100e54:	00a00034 	movhi	r2,32768
81100e58:	10804404 	addi	r2,r2,272
81100e5c:	10800037 	ldwio	r2,0(r2)
81100e60:	1080004c 	andi	r2,r2,1
81100e64:	1007883a 	mov	r3,r2
81100e68:	e0bff517 	ldw	r2,-44(fp)
81100e6c:	10c4b03a 	or	r2,r2,r3
81100e70:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100e74:	00c00044 	movi	r3,1
81100e78:	00a00034 	movhi	r2,32768
81100e7c:	10803c04 	addi	r2,r2,240
81100e80:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e84:	010003c4 	movi	r4,15
81100e88:	11134ec0 	call	811134ec <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100e8c:	0007883a 	mov	r3,zero
81100e90:	00a00034 	movhi	r2,32768
81100e94:	10803c04 	addi	r2,r2,240
81100e98:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e9c:	010003c4 	movi	r4,15
81100ea0:	11134ec0 	call	811134ec <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
81100ea4:	e0bff717 	ldw	r2,-36(fp)
81100ea8:	10800044 	addi	r2,r2,1
81100eac:	e0bff715 	stw	r2,-36(fp)
81100eb0:	e0bff717 	ldw	r2,-36(fp)
81100eb4:	10800190 	cmplti	r2,r2,6
81100eb8:	103fe31e 	bne	r2,zero,81100e48 <__reset+0xfb0e0e48>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    SPI_SCK(1);
81100ebc:	00c00044 	movi	r3,1
81100ec0:	00a00034 	movhi	r2,32768
81100ec4:	10803c04 	addi	r2,r2,240
81100ec8:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81100ecc:	010003c4 	movi	r4,15
81100ed0:	11134ec0 	call	811134ec <usleep>
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
81100ed4:	00c000c4 	movi	r3,3
81100ed8:	00a00034 	movhi	r2,32768
81100edc:	10803804 	addi	r2,r2,224
81100ee0:	10c00035 	stwio	r3,0(r2)
    
    // check parity
    nZeroCnt = 0;
81100ee4:	e03ff915 	stw	zero,-28(fp)
    Mask32 = 0x01;
81100ee8:	00800044 	movi	r2,1
81100eec:	e0bff615 	stw	r2,-40(fp)
    for(i=0;i<32;i++){
81100ef0:	e03ff715 	stw	zero,-36(fp)
81100ef4:	00000d06 	br	81100f2c <POWER_SPI_RW+0x48c>
        if ((Value32 & Mask32) == 0x00){
81100ef8:	e0fff517 	ldw	r3,-44(fp)
81100efc:	e0bff617 	ldw	r2,-40(fp)
81100f00:	1884703a 	and	r2,r3,r2
81100f04:	1000031e 	bne	r2,zero,81100f14 <POWER_SPI_RW+0x474>
            nZeroCnt++;
81100f08:	e0bff917 	ldw	r2,-28(fp)
81100f0c:	10800044 	addi	r2,r2,1
81100f10:	e0bff915 	stw	r2,-28(fp)
        }
        Mask32 <<= 1;
81100f14:	e0bff617 	ldw	r2,-40(fp)
81100f18:	1085883a 	add	r2,r2,r2
81100f1c:	e0bff615 	stw	r2,-40(fp)
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
    
    // check parity
    nZeroCnt = 0;
    Mask32 = 0x01;
    for(i=0;i<32;i++){
81100f20:	e0bff717 	ldw	r2,-36(fp)
81100f24:	10800044 	addi	r2,r2,1
81100f28:	e0bff715 	stw	r2,-36(fp)
81100f2c:	e0bff717 	ldw	r2,-36(fp)
81100f30:	10800810 	cmplti	r2,r2,32
81100f34:	103ff01e 	bne	r2,zero,81100ef8 <__reset+0xfb0e0ef8>
        if ((Value32 & Mask32) == 0x00){
            nZeroCnt++;
        }
        Mask32 <<= 1;
    }
    bSuccess = (nZeroCnt&0x01)?FALSE:TRUE;
81100f38:	e0bff917 	ldw	r2,-28(fp)
81100f3c:	1080004c 	andi	r2,r2,1
81100f40:	1005003a 	cmpeq	r2,r2,zero
81100f44:	10803fcc 	andi	r2,r2,255
81100f48:	e0bffb15 	stw	r2,-20(fp)
    if (!bSuccess){
81100f4c:	e0bffb17 	ldw	r2,-20(fp)
81100f50:	1000021e 	bne	r2,zero,81100f5c <POWER_SPI_RW+0x4bc>
//        printf("Parity Check Error \r\n");
        return FALSE;
81100f54:	0005883a 	mov	r2,zero
81100f58:	00000406 	br	81100f6c <POWER_SPI_RW+0x4cc>
    }        
    
    
    *pValue = Value32;
81100f5c:	e0800317 	ldw	r2,12(fp)
81100f60:	e0fff517 	ldw	r3,-44(fp)
81100f64:	10c00015 	stw	r3,0(r2)
    
    return bSuccess;
81100f68:	e0bffb17 	ldw	r2,-20(fp)
}
81100f6c:	e037883a 	mov	sp,fp
81100f70:	dfc00117 	ldw	ra,4(sp)
81100f74:	df000017 	ldw	fp,0(sp)
81100f78:	dec00204 	addi	sp,sp,8
81100f7c:	f800283a 	ret

81100f80 <v_spi_start>:
#define SPI_CS_N(x) IOWR_ALTERA_AVALON_PIO_DATA(RTCC_CS_N_BASE,x)
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(RTCC_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(RTCC_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock

void v_spi_start(void){
81100f80:	defffe04 	addi	sp,sp,-8
81100f84:	dfc00115 	stw	ra,4(sp)
81100f88:	df000015 	stw	fp,0(sp)
81100f8c:	d839883a 	mov	fp,sp
    //Pull CS_n Low to start communication
    SPI_SCK(0);
81100f90:	0007883a 	mov	r3,zero
81100f94:	00a00034 	movhi	r2,32768
81100f98:	10801c04 	addi	r2,r2,112
81100f9c:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(0);
81100fa0:	0007883a 	mov	r3,zero
81100fa4:	00a00034 	movhi	r2,32768
81100fa8:	10801804 	addi	r2,r2,96
81100fac:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81100fb0:	010003c4 	movi	r4,15
81100fb4:	11134ec0 	call	811134ec <usleep>
}
81100fb8:	0001883a 	nop
81100fbc:	e037883a 	mov	sp,fp
81100fc0:	dfc00117 	ldw	ra,4(sp)
81100fc4:	df000017 	ldw	fp,0(sp)
81100fc8:	dec00204 	addi	sp,sp,8
81100fcc:	f800283a 	ret

81100fd0 <v_spi_send_byte>:

void v_spi_send_byte(alt_u8 uc_data){
81100fd0:	defffc04 	addi	sp,sp,-16
81100fd4:	dfc00315 	stw	ra,12(sp)
81100fd8:	df000215 	stw	fp,8(sp)
81100fdc:	df000204 	addi	fp,sp,8
81100fe0:	2005883a 	mov	r2,r4
81100fe4:	e0bfff05 	stb	r2,-4(fp)

    alt_u8 i = 0;
81100fe8:	e03ffe05 	stb	zero,-8(fp)
    alt_u8 uc_data_mask = 0x80;
81100fec:	00bfe004 	movi	r2,-128
81100ff0:	e0bffe45 	stb	r2,-7(fp)

    for(i=0;i<8;i++)
81100ff4:	e03ffe05 	stb	zero,-8(fp)
81100ff8:	00001b06 	br	81101068 <v_spi_send_byte+0x98>
    {
        SPI_SDI((uc_data & uc_data_mask)?1:0);
81100ffc:	e0ffff03 	ldbu	r3,-4(fp)
81101000:	e0bffe43 	ldbu	r2,-7(fp)
81101004:	1884703a 	and	r2,r3,r2
81101008:	10803fcc 	andi	r2,r2,255
8110100c:	1004c03a 	cmpne	r2,r2,zero
81101010:	10c03fcc 	andi	r3,r2,255
81101014:	00a00034 	movhi	r2,32768
81101018:	10802004 	addi	r2,r2,128
8110101c:	10c00035 	stwio	r3,0(r2)
        uc_data_mask >>= 1;
81101020:	e0bffe43 	ldbu	r2,-7(fp)
81101024:	1004d07a 	srli	r2,r2,1
81101028:	e0bffe45 	stb	r2,-7(fp)

        SPI_SCK(1);//sck=1; // clock high
8110102c:	00c00044 	movi	r3,1
81101030:	00a00034 	movhi	r2,32768
81101034:	10801c04 	addi	r2,r2,112
81101038:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110103c:	010003c4 	movi	r4,15
81101040:	11134ec0 	call	811134ec <usleep>
        SPI_SCK(0);//sck=0; // clock low
81101044:	0007883a 	mov	r3,zero
81101048:	00a00034 	movhi	r2,32768
8110104c:	10801c04 	addi	r2,r2,112
81101050:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81101054:	010003c4 	movi	r4,15
81101058:	11134ec0 	call	811134ec <usleep>
void v_spi_send_byte(alt_u8 uc_data){

    alt_u8 i = 0;
    alt_u8 uc_data_mask = 0x80;

    for(i=0;i<8;i++)
8110105c:	e0bffe03 	ldbu	r2,-8(fp)
81101060:	10800044 	addi	r2,r2,1
81101064:	e0bffe05 	stb	r2,-8(fp)
81101068:	e0bffe03 	ldbu	r2,-8(fp)
8110106c:	10800230 	cmpltui	r2,r2,8
81101070:	103fe21e 	bne	r2,zero,81100ffc <__reset+0xfb0e0ffc>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

}
81101074:	0001883a 	nop
81101078:	e037883a 	mov	sp,fp
8110107c:	dfc00117 	ldw	ra,4(sp)
81101080:	df000017 	ldw	fp,0(sp)
81101084:	dec00204 	addi	sp,sp,8
81101088:	f800283a 	ret

8110108c <uc_spi_get_byte>:

alt_u8 uc_spi_get_byte(void){
8110108c:	defffd04 	addi	sp,sp,-12
81101090:	dfc00215 	stw	ra,8(sp)
81101094:	df000115 	stw	fp,4(sp)
81101098:	df000104 	addi	fp,sp,4

    alt_u8 i = 0;
8110109c:	e03fff05 	stb	zero,-4(fp)
    alt_u8 uc_data = 0;
811010a0:	e03fff45 	stb	zero,-3(fp)

    for(i=0;i<8;i++) // read byte
811010a4:	e03fff05 	stb	zero,-4(fp)
811010a8:	00001a06 	br	81101114 <uc_spi_get_byte+0x88>
    {
        uc_data <<= 1;
811010ac:	e0bfff43 	ldbu	r2,-3(fp)
811010b0:	1085883a 	add	r2,r2,r2
811010b4:	e0bfff45 	stb	r2,-3(fp)
        uc_data |= SPI_SDO;
811010b8:	00a00034 	movhi	r2,32768
811010bc:	10802404 	addi	r2,r2,144
811010c0:	10800037 	ldwio	r2,0(r2)
811010c4:	1080004c 	andi	r2,r2,1
811010c8:	1007883a 	mov	r3,r2
811010cc:	e0bfff43 	ldbu	r2,-3(fp)
811010d0:	1884b03a 	or	r2,r3,r2
811010d4:	e0bfff45 	stb	r2,-3(fp)

        SPI_SCK(1);//sck=1; // clock high
811010d8:	00c00044 	movi	r3,1
811010dc:	00a00034 	movhi	r2,32768
811010e0:	10801c04 	addi	r2,r2,112
811010e4:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811010e8:	010003c4 	movi	r4,15
811010ec:	11134ec0 	call	811134ec <usleep>
        SPI_SCK(0);//sck=0; // clock low
811010f0:	0007883a 	mov	r3,zero
811010f4:	00a00034 	movhi	r2,32768
811010f8:	10801c04 	addi	r2,r2,112
811010fc:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81101100:	010003c4 	movi	r4,15
81101104:	11134ec0 	call	811134ec <usleep>
alt_u8 uc_spi_get_byte(void){

    alt_u8 i = 0;
    alt_u8 uc_data = 0;

    for(i=0;i<8;i++) // read byte
81101108:	e0bfff03 	ldbu	r2,-4(fp)
8110110c:	10800044 	addi	r2,r2,1
81101110:	e0bfff05 	stb	r2,-4(fp)
81101114:	e0bfff03 	ldbu	r2,-4(fp)
81101118:	10800230 	cmpltui	r2,r2,8
8110111c:	103fe31e 	bne	r2,zero,811010ac <__reset+0xfb0e10ac>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

    return uc_data;
81101120:	e0bfff43 	ldbu	r2,-3(fp)
}
81101124:	e037883a 	mov	sp,fp
81101128:	dfc00117 	ldw	ra,4(sp)
8110112c:	df000017 	ldw	fp,0(sp)
81101130:	dec00204 	addi	sp,sp,8
81101134:	f800283a 	ret

81101138 <v_spi_end>:

void v_spi_end(void){
81101138:	defffe04 	addi	sp,sp,-8
8110113c:	dfc00115 	stw	ra,4(sp)
81101140:	df000015 	stw	fp,0(sp)
81101144:	d839883a 	mov	fp,sp
    //Set CS_n to end communication
    SPI_SCK(0);
81101148:	0007883a 	mov	r3,zero
8110114c:	00a00034 	movhi	r2,32768
81101150:	10801c04 	addi	r2,r2,112
81101154:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81101158:	010003c4 	movi	r4,15
8110115c:	11134ec0 	call	811134ec <usleep>
    SPI_CS_N(1);
81101160:	00c00044 	movi	r3,1
81101164:	00a00034 	movhi	r2,32768
81101168:	10801804 	addi	r2,r2,96
8110116c:	10c00035 	stwio	r3,0(r2)
}
81101170:	0001883a 	nop
81101174:	e037883a 	mov	sp,fp
81101178:	dfc00117 	ldw	ra,4(sp)
8110117c:	df000017 	ldw	fp,0(sp)
81101180:	dec00204 	addi	sp,sp,8
81101184:	f800283a 	ret

81101188 <RTCC_SPI_R_MAC>:

// Note. SCK: typical 19.2KHZ (53 ms)
bool RTCC_SPI_R_MAC(alt_u8 uc_EUI48_array[6])
{
81101188:	defff404 	addi	sp,sp,-48
8110118c:	dfc00b15 	stw	ra,44(sp)
81101190:	df000a15 	stw	fp,40(sp)
81101194:	df000a04 	addi	fp,sp,40
81101198:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = FALSE;
8110119c:	e03ff915 	stw	zero,-28(fp)

    alt_u8 uc_EUI48_B0 = 0;
811011a0:	e03ffa05 	stb	zero,-24(fp)
    alt_u8 uc_EUI48_B1 = 0;
811011a4:	e03ffa45 	stb	zero,-23(fp)
    alt_u8 uc_EUI48_B2 = 0;
811011a8:	e03ffa85 	stb	zero,-22(fp)
    alt_u8 uc_EUI48_B3 = 0;
811011ac:	e03ffac5 	stb	zero,-21(fp)
    alt_u8 uc_EUI48_B4 = 0;
811011b0:	e03ffb05 	stb	zero,-20(fp)
    alt_u8 uc_EUI48_B5 = 0;
811011b4:	e03ffb45 	stb	zero,-19(fp)

    alt_u8 uc_sdi_mask;

    const alt_u8 uc_EUI48_B0_addr = 0x02;
811011b8:	00800084 	movi	r2,2
811011bc:	e0bffb85 	stb	r2,-18(fp)
    const alt_u8 uc_EUI48_B1_addr = 0x03;
811011c0:	008000c4 	movi	r2,3
811011c4:	e0bffbc5 	stb	r2,-17(fp)
    const alt_u8 uc_EUI48_B2_addr = 0x04;
811011c8:	00800104 	movi	r2,4
811011cc:	e0bffc05 	stb	r2,-16(fp)
    const alt_u8 uc_EUI48_B3_addr = 0x05;
811011d0:	00800144 	movi	r2,5
811011d4:	e0bffc45 	stb	r2,-15(fp)
    const alt_u8 uc_EUI48_B4_addr = 0x06;
811011d8:	00800184 	movi	r2,6
811011dc:	e0bffc85 	stb	r2,-14(fp)
    const alt_u8 uc_EUI48_B5_addr = 0x07;
811011e0:	008001c4 	movi	r2,7
811011e4:	e0bffcc5 	stb	r2,-13(fp)

    const alt_u8 uc_IDREAD_cmd = 0x33;
811011e8:	00800cc4 	movi	r2,51
811011ec:	e0bffd05 	stb	r2,-12(fp)

    int i = 0;
811011f0:	e03ffe15 	stw	zero,-8(fp)
    
    // Start Communication
    v_spi_start();
811011f4:	1100f800 	call	81100f80 <v_spi_start>

    //Send IDREAD (0011 0011)
    v_spi_send_byte(uc_IDREAD_cmd);
811011f8:	e0bffd03 	ldbu	r2,-12(fp)
811011fc:	1009883a 	mov	r4,r2
81101200:	1100fd00 	call	81100fd0 <v_spi_send_byte>

    //Send Address (0x02 - 0x07)
    v_spi_send_byte(uc_EUI48_B0_addr);
81101204:	e0bffb83 	ldbu	r2,-18(fp)
81101208:	1009883a 	mov	r4,r2
8110120c:	1100fd00 	call	81100fd0 <v_spi_send_byte>

    //Read MAC (EUI-48, 6 bytes)
    uc_EUI48_B0 = uc_spi_get_byte();
81101210:	110108c0 	call	8110108c <uc_spi_get_byte>
81101214:	e0bffa05 	stb	r2,-24(fp)
    uc_EUI48_B1 = uc_spi_get_byte();
81101218:	110108c0 	call	8110108c <uc_spi_get_byte>
8110121c:	e0bffa45 	stb	r2,-23(fp)
    uc_EUI48_B2 = uc_spi_get_byte();
81101220:	110108c0 	call	8110108c <uc_spi_get_byte>
81101224:	e0bffa85 	stb	r2,-22(fp)
    uc_EUI48_B3 = uc_spi_get_byte();
81101228:	110108c0 	call	8110108c <uc_spi_get_byte>
8110122c:	e0bffac5 	stb	r2,-21(fp)
    uc_EUI48_B4 = uc_spi_get_byte();
81101230:	110108c0 	call	8110108c <uc_spi_get_byte>
81101234:	e0bffb05 	stb	r2,-20(fp)
    uc_EUI48_B5 = uc_spi_get_byte();
81101238:	110108c0 	call	8110108c <uc_spi_get_byte>
8110123c:	e0bffb45 	stb	r2,-19(fp)

    // End communication
    v_spi_end();
81101240:	11011380 	call	81101138 <v_spi_end>

    bSuccess = TRUE;
81101244:	00800044 	movi	r2,1
81101248:	e0bff915 	stw	r2,-28(fp)
    
    uc_EUI48_array[0] = uc_EUI48_B0;
8110124c:	e0bfff17 	ldw	r2,-4(fp)
81101250:	e0fffa03 	ldbu	r3,-24(fp)
81101254:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[1] = uc_EUI48_B1;
81101258:	e0bfff17 	ldw	r2,-4(fp)
8110125c:	10800044 	addi	r2,r2,1
81101260:	e0fffa43 	ldbu	r3,-23(fp)
81101264:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[2] = uc_EUI48_B2;
81101268:	e0bfff17 	ldw	r2,-4(fp)
8110126c:	10800084 	addi	r2,r2,2
81101270:	e0fffa83 	ldbu	r3,-22(fp)
81101274:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[3] = uc_EUI48_B3;
81101278:	e0bfff17 	ldw	r2,-4(fp)
8110127c:	108000c4 	addi	r2,r2,3
81101280:	e0fffac3 	ldbu	r3,-21(fp)
81101284:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[4] = uc_EUI48_B4;
81101288:	e0bfff17 	ldw	r2,-4(fp)
8110128c:	10800104 	addi	r2,r2,4
81101290:	e0fffb03 	ldbu	r3,-20(fp)
81101294:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[5] = uc_EUI48_B5;
81101298:	e0bfff17 	ldw	r2,-4(fp)
8110129c:	10800144 	addi	r2,r2,5
811012a0:	e0fffb43 	ldbu	r3,-19(fp)
811012a4:	10c00005 	stb	r3,0(r2)

    printf("RTCC EUI-48 MAC Address: 0x%02x:%02x:%02x:%02x:%02x:%02x \n", uc_EUI48_B5, uc_EUI48_B4, uc_EUI48_B3, uc_EUI48_B2, uc_EUI48_B1, uc_EUI48_B0);
811012a8:	e17ffb43 	ldbu	r5,-19(fp)
811012ac:	e1bffb03 	ldbu	r6,-20(fp)
811012b0:	e1fffac3 	ldbu	r7,-21(fp)
811012b4:	e0bffa83 	ldbu	r2,-22(fp)
811012b8:	e0fffa43 	ldbu	r3,-23(fp)
811012bc:	e13ffa03 	ldbu	r4,-24(fp)
811012c0:	d9000215 	stw	r4,8(sp)
811012c4:	d8c00115 	stw	r3,4(sp)
811012c8:	d8800015 	stw	r2,0(sp)
811012cc:	012044b4 	movhi	r4,33042
811012d0:	21209604 	addi	r4,r4,-32168
811012d4:	1106c040 	call	81106c04 <printf>

    return bSuccess;
811012d8:	e0bff917 	ldw	r2,-28(fp)
}
811012dc:	e037883a 	mov	sp,fp
811012e0:	dfc00117 	ldw	ra,4(sp)
811012e4:	df000017 	ldw	fp,0(sp)
811012e8:	dec00204 	addi	sp,sp,8
811012ec:	f800283a 	ret

811012f0 <SSDP_CONFIG>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configurao no especificada
 *
 */
bool SSDP_CONFIG(alt_u8 SsdpConfig){
811012f0:	defffd04 	addi	sp,sp,-12
811012f4:	df000215 	stw	fp,8(sp)
811012f8:	df000204 	addi	fp,sp,8
811012fc:	2005883a 	mov	r2,r4
81101300:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
81101304:	e0bfff03 	ldbu	r2,-4(fp)
81101308:	10c00168 	cmpgeui	r3,r2,5
8110130c:	18001c1e 	bne	r3,zero,81101380 <SSDP_CONFIG+0x90>
81101310:	100690ba 	slli	r3,r2,2
81101314:	00a04434 	movhi	r2,33040
81101318:	1084ca04 	addi	r2,r2,4904
8110131c:	1885883a 	add	r2,r3,r2
81101320:	10800017 	ldw	r2,0(r2)
81101324:	1000683a 	jmp	r2
81101328:	8110133c 	xorhi	r4,r16,16460
8110132c:	81101348 	cmpgei	r4,r16,16461
81101330:	81101354 	ori	r4,r16,16461
81101334:	81101368 	cmpgeui	r4,r16,16461
81101338:	81101378 	rdprs	r4,r16,16461
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
8110133c:	00800cc4 	movi	r2,51
81101340:	d0a01705 	stb	r2,-32676(gp)
	    break;
81101344:	00001006 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
81101348:	00801544 	movi	r2,85
8110134c:	d0a01705 	stb	r2,-32676(gp)
	    break;
81101350:	00000d06 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
81101354:	d0e01703 	ldbu	r3,-32676(gp)
81101358:	00bff744 	movi	r2,-35
8110135c:	1884703a 	and	r2,r3,r2
81101360:	d0a01705 	stb	r2,-32676(gp)
	    break;
81101364:	00000806 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
81101368:	d0a01703 	ldbu	r2,-32676(gp)
8110136c:	10800894 	ori	r2,r2,34
81101370:	d0a01705 	stb	r2,-32676(gp)
	    break;
81101374:	00000406 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
81101378:	d0201705 	stb	zero,-32676(gp)
	    break;
8110137c:	00000206 	br	81101388 <SSDP_CONFIG+0x98>
		
		default:
		    return FALSE;
81101380:	0005883a 	mov	r2,zero
81101384:	00000806 	br	811013a8 <SSDP_CONFIG+0xb8>
	}

	alt_u32 *pSsdpAddr = SSDP_BASE;
81101388:	00a00034 	movhi	r2,32768
8110138c:	10808004 	addi	r2,r2,512
81101390:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
81101394:	d0a01703 	ldbu	r2,-32676(gp)
81101398:	10c03fcc 	andi	r3,r2,255
8110139c:	e0bffe17 	ldw	r2,-8(fp)
811013a0:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
811013a4:	00800044 	movi	r2,1
}
811013a8:	e037883a 	mov	sp,fp
811013ac:	df000017 	ldw	fp,0(sp)
811013b0:	dec00104 	addi	sp,sp,4
811013b4:	f800283a 	ret

811013b8 <SSDP_UPDATE>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool SSDP_UPDATE(alt_u8 SsdpData){
811013b8:	defffd04 	addi	sp,sp,-12
811013bc:	df000215 	stw	fp,8(sp)
811013c0:	df000204 	addi	fp,sp,8
811013c4:	2005883a 	mov	r2,r4
811013c8:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = SSDP_BASE;
811013cc:	00a00034 	movhi	r2,32768
811013d0:	10808004 	addi	r2,r2,512
811013d4:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
811013d8:	e0bffe17 	ldw	r2,-8(fp)
811013dc:	10800104 	addi	r2,r2,4
811013e0:	e0ffff03 	ldbu	r3,-4(fp)
811013e4:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
811013e8:	00800044 	movi	r2,1
}
811013ec:	e037883a 	mov	sp,fp
811013f0:	df000017 	ldw	fp,0(sp)
811013f4:	dec00104 	addi	sp,sp,4
811013f8:	f800283a 	ret

811013fc <DDR2_EEPROM_TEST>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_TEST(alt_u8 MemoryId){
811013fc:	defff604 	addi	sp,sp,-40
81101400:	dfc00915 	stw	ra,36(sp)
81101404:	df000815 	stw	fp,32(sp)
81101408:	df000804 	addi	fp,sp,32
8110140c:	2005883a 	mov	r2,r4
81101410:	e0bfff05 	stb	r2,-4(fp)

  printf("===== DE4 DDR2 EEPROM Test =====\n");
81101414:	012044b4 	movhi	r4,33042
81101418:	2120a504 	addi	r4,r4,-32108
8110141c:	1106d200 	call	81106d20 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
81101420:	00bfe804 	movi	r2,-96
81101424:	e0bffd05 	stb	r2,-12(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
81101428:	00800044 	movi	r2,1
8110142c:	e0bff915 	stw	r2,-28(fp)
  switch (MemoryId) {
81101430:	e0bfff03 	ldbu	r2,-4(fp)
81101434:	10c00060 	cmpeqi	r3,r2,1
81101438:	1800031e 	bne	r3,zero,81101448 <DDR2_EEPROM_TEST+0x4c>
8110143c:	108000a0 	cmpeqi	r2,r2,2
81101440:	1000081e 	bne	r2,zero,81101464 <DDR2_EEPROM_TEST+0x68>
81101444:	00000e06 	br	81101480 <DDR2_EEPROM_TEST+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81101448:	00a00034 	movhi	r2,32768
8110144c:	10807804 	addi	r2,r2,480
81101450:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81101454:	00a00034 	movhi	r2,32768
81101458:	10807c04 	addi	r2,r2,496
8110145c:	e0bffb15 	stw	r2,-20(fp)
    break;
81101460:	00000d06 	br	81101498 <DDR2_EEPROM_TEST+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81101464:	00a00034 	movhi	r2,32768
81101468:	10804804 	addi	r2,r2,288
8110146c:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
81101470:	00a00034 	movhi	r2,32768
81101474:	10804c04 	addi	r2,r2,304
81101478:	e0bffb15 	stw	r2,-20(fp)
    break;
8110147c:	00000606 	br	81101498 <DDR2_EEPROM_TEST+0x9c>
    default:
      bSuccess = FALSE;
81101480:	e03ff915 	stw	zero,-28(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81101484:	012044b4 	movhi	r4,33042
81101488:	2120ae04 	addi	r4,r4,-32072
8110148c:	1106d200 	call	81106d20 <puts>
      return bSuccess;
81101490:	e0bff917 	ldw	r2,-28(fp)
81101494:	00007d06 	br	8110168c <DDR2_EEPROM_TEST+0x290>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
81101498:	012044b4 	movhi	r4,33042
8110149c:	2120ba04 	addi	r4,r4,-32024
811014a0:	1106d200 	call	81106d20 <puts>
  usleep(20*1000);
811014a4:	01138804 	movi	r4,20000
811014a8:	11134ec0 	call	811134ec <usleep>
  for(i = 0; i < 256 && bSuccess; i++){
811014ac:	e03ffc15 	stw	zero,-16(fp)
811014b0:	00002006 	br	81101534 <DDR2_EEPROM_TEST+0x138>
    ControlAddr = i;
811014b4:	e0bffc17 	ldw	r2,-16(fp)
811014b8:	e0bffd45 	stb	r2,-11(fp)
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, ControlAddr, &Value);
811014bc:	e0bffd03 	ldbu	r2,-12(fp)
811014c0:	10c03fcc 	andi	r3,r2,255
811014c4:	18c0201c 	xori	r3,r3,128
811014c8:	18ffe004 	addi	r3,r3,-128
811014cc:	e13ffd43 	ldbu	r4,-11(fp)
811014d0:	e0bffe04 	addi	r2,fp,-8
811014d4:	d8800015 	stw	r2,0(sp)
811014d8:	200f883a 	mov	r7,r4
811014dc:	180d883a 	mov	r6,r3
811014e0:	e17ffb17 	ldw	r5,-20(fp)
811014e4:	e13ffa17 	ldw	r4,-24(fp)
811014e8:	11003d40 	call	811003d4 <I2C_Read>
811014ec:	e0bff915 	stw	r2,-28(fp)
    if (bSuccess){
811014f0:	e0bff917 	ldw	r2,-28(fp)
811014f4:	10000926 	beq	r2,zero,8110151c <DDR2_EEPROM_TEST+0x120>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
811014f8:	e0bffd43 	ldbu	r2,-11(fp)
811014fc:	e0fffe03 	ldbu	r3,-8(fp)
81101500:	18c03fcc 	andi	r3,r3,255
81101504:	180d883a 	mov	r6,r3
81101508:	100b883a 	mov	r5,r2
8110150c:	012044b4 	movhi	r4,33042
81101510:	2120c004 	addi	r4,r4,-32000
81101514:	1106c040 	call	81106c04 <printf>
81101518:	00000306 	br	81101528 <DDR2_EEPROM_TEST+0x12c>
    }else{
      printf("Failed to read EEPROM\n");
8110151c:	012044b4 	movhi	r4,33042
81101520:	2120c504 	addi	r4,r4,-31980
81101524:	1106d200 	call	81106d20 <puts>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
  usleep(20*1000);
  for(i = 0; i < 256 && bSuccess; i++){
81101528:	e0bffc17 	ldw	r2,-16(fp)
8110152c:	10800044 	addi	r2,r2,1
81101530:	e0bffc15 	stw	r2,-16(fp)
81101534:	e0bffc17 	ldw	r2,-16(fp)
81101538:	10804008 	cmpgei	r2,r2,256
8110153c:	1000021e 	bne	r2,zero,81101548 <DDR2_EEPROM_TEST+0x14c>
81101540:	e0bff917 	ldw	r2,-28(fp)
81101544:	103fdb1e 	bne	r2,zero,811014b4 <__reset+0xfb0e14b4>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
    }else{
      printf("Failed to read EEPROM\n");
    }
  }
  if (bSuccess){
81101548:	e0bff917 	ldw	r2,-28(fp)
8110154c:	10000426 	beq	r2,zero,81101560 <DDR2_EEPROM_TEST+0x164>
    printf("DDR2 EEPROM Read Test Completed\n\n");
81101550:	012044b4 	movhi	r4,33042
81101554:	2120cb04 	addi	r4,r4,-31956
81101558:	1106d200 	call	81106d20 <puts>
8110155c:	00000306 	br	8110156c <DDR2_EEPROM_TEST+0x170>
  } else {
    printf("DDR2 EEPROM Read Test Failed\n\n");
81101560:	012044b4 	movhi	r4,33042
81101564:	2120d404 	addi	r4,r4,-31920
81101568:	1106d200 	call	81106d20 <puts>
  }
  
  printf("DDR2 EEPROM Write Test\n");
8110156c:	012044b4 	movhi	r4,33042
81101570:	2120dc04 	addi	r4,r4,-31888
81101574:	1106d200 	call	81106d20 <puts>
  alt_u8 WriteData = 0x12, TestAddr = 128;
81101578:	00800484 	movi	r2,18
8110157c:	e0bffd85 	stb	r2,-10(fp)
81101580:	00bfe004 	movi	r2,-128
81101584:	e0bffdc5 	stb	r2,-9(fp)
  alt_u8 ReadData;
  usleep(20*1000);
81101588:	01138804 	movi	r4,20000
8110158c:	11134ec0 	call	811134ec <usleep>
  bSuccess = I2C_Write(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, WriteData);
81101590:	e0bffd03 	ldbu	r2,-12(fp)
81101594:	10c03fcc 	andi	r3,r2,255
81101598:	18c0201c 	xori	r3,r3,128
8110159c:	18ffe004 	addi	r3,r3,-128
811015a0:	e13ffdc3 	ldbu	r4,-9(fp)
811015a4:	e0bffd83 	ldbu	r2,-10(fp)
811015a8:	d8800015 	stw	r2,0(sp)
811015ac:	200f883a 	mov	r7,r4
811015b0:	180d883a 	mov	r6,r3
811015b4:	e17ffb17 	ldw	r5,-20(fp)
811015b8:	e13ffa17 	ldw	r4,-24(fp)
811015bc:	11002fc0 	call	811002fc <I2C_Write>
811015c0:	e0bff915 	stw	r2,-28(fp)
  if (!bSuccess){
811015c4:	e0bff917 	ldw	r2,-28(fp)
811015c8:	1000041e 	bne	r2,zero,811015dc <DDR2_EEPROM_TEST+0x1e0>
    printf("Failed to write EEPROM\n");            
811015cc:	012044b4 	movhi	r4,33042
811015d0:	2120e204 	addi	r4,r4,-31864
811015d4:	1106d200 	call	81106d20 <puts>
811015d8:	00002006 	br	8110165c <DDR2_EEPROM_TEST+0x260>
  } else {
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, &ReadData);
811015dc:	e0bffd03 	ldbu	r2,-12(fp)
811015e0:	10c03fcc 	andi	r3,r2,255
811015e4:	18c0201c 	xori	r3,r3,128
811015e8:	18ffe004 	addi	r3,r3,-128
811015ec:	e13ffdc3 	ldbu	r4,-9(fp)
811015f0:	e0bffe44 	addi	r2,fp,-7
811015f4:	d8800015 	stw	r2,0(sp)
811015f8:	200f883a 	mov	r7,r4
811015fc:	180d883a 	mov	r6,r3
81101600:	e17ffb17 	ldw	r5,-20(fp)
81101604:	e13ffa17 	ldw	r4,-24(fp)
81101608:	11003d40 	call	811003d4 <I2C_Read>
8110160c:	e0bff915 	stw	r2,-28(fp)
    if (!bSuccess){
81101610:	e0bff917 	ldw	r2,-28(fp)
81101614:	1000041e 	bne	r2,zero,81101628 <DDR2_EEPROM_TEST+0x22c>
      printf("Failed to read EEPROM for verify\n");            
81101618:	012044b4 	movhi	r4,33042
8110161c:	2120e804 	addi	r4,r4,-31840
81101620:	1106d200 	call	81106d20 <puts>
81101624:	00000d06 	br	8110165c <DDR2_EEPROM_TEST+0x260>
    } else {
      if (ReadData != WriteData){
81101628:	e0bffe43 	ldbu	r2,-7(fp)
8110162c:	10c03fcc 	andi	r3,r2,255
81101630:	e0bffd83 	ldbu	r2,-10(fp)
81101634:	18800926 	beq	r3,r2,8110165c <DDR2_EEPROM_TEST+0x260>
        bSuccess = FALSE;
81101638:	e03ff915 	stw	zero,-28(fp)
        printf("Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n", ReadData, WriteData);
8110163c:	e0bffe43 	ldbu	r2,-7(fp)
81101640:	10803fcc 	andi	r2,r2,255
81101644:	e0fffd83 	ldbu	r3,-10(fp)
81101648:	180d883a 	mov	r6,r3
8110164c:	100b883a 	mov	r5,r2
81101650:	012044b4 	movhi	r4,33042
81101654:	2120f104 	addi	r4,r4,-31804
81101658:	1106c040 	call	81106c04 <printf>
      }
    }
  }
  if (bSuccess){
8110165c:	e0bff917 	ldw	r2,-28(fp)
81101660:	10000426 	beq	r2,zero,81101674 <DDR2_EEPROM_TEST+0x278>
    printf("DDR2 EEPROM Write Test Completed\n\n");
81101664:	012044b4 	movhi	r4,33042
81101668:	21210004 	addi	r4,r4,-31744
8110166c:	1106d200 	call	81106d20 <puts>
81101670:	00000306 	br	81101680 <DDR2_EEPROM_TEST+0x284>
  } else {
    printf("DDR2 EEPROM Write Test Failed\n\n");
81101674:	012044b4 	movhi	r4,33042
81101678:	21210904 	addi	r4,r4,-31708
8110167c:	1106d200 	call	81106d20 <puts>
  }
  printf("\n");
81101680:	01000284 	movi	r4,10
81101684:	1106c480 	call	81106c48 <putchar>

  return bSuccess;
81101688:	e0bff917 	ldw	r2,-28(fp)
}
8110168c:	e037883a 	mov	sp,fp
81101690:	dfc00117 	ldw	ra,4(sp)
81101694:	df000017 	ldw	fp,0(sp)
81101698:	dec00204 	addi	sp,sp,8
8110169c:	f800283a 	ret

811016a0 <DDR2_EEPROM_DUMP>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_DUMP(alt_u8 MemoryId){
811016a0:	deffb704 	addi	sp,sp,-292
811016a4:	dfc04815 	stw	ra,288(sp)
811016a8:	df004715 	stw	fp,284(sp)
811016ac:	df004704 	addi	fp,sp,284
811016b0:	2005883a 	mov	r2,r4
811016b4:	e0bfff05 	stb	r2,-4(fp)
 
  printf("===== DE4 DDR2 EEPROM Dump =====\n");
811016b8:	012044b4 	movhi	r4,33042
811016bc:	21211104 	addi	r4,r4,-31676
811016c0:	1106d200 	call	81106d20 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
811016c4:	00bfe804 	movi	r2,-96
811016c8:	e0bfbd05 	stb	r2,-268(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
811016cc:	00800044 	movi	r2,1
811016d0:	e0bfbe15 	stw	r2,-264(fp)
  switch (MemoryId) {
811016d4:	e0bfff03 	ldbu	r2,-4(fp)
811016d8:	10c00060 	cmpeqi	r3,r2,1
811016dc:	1800031e 	bne	r3,zero,811016ec <DDR2_EEPROM_DUMP+0x4c>
811016e0:	108000a0 	cmpeqi	r2,r2,2
811016e4:	1000081e 	bne	r2,zero,81101708 <DDR2_EEPROM_DUMP+0x68>
811016e8:	00000e06 	br	81101724 <DDR2_EEPROM_DUMP+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
811016ec:	00a00034 	movhi	r2,32768
811016f0:	10807804 	addi	r2,r2,480
811016f4:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
811016f8:	00a00034 	movhi	r2,32768
811016fc:	10807c04 	addi	r2,r2,496
81101700:	e0bfbb15 	stw	r2,-276(fp)
    break;
81101704:	00000d06 	br	8110173c <DDR2_EEPROM_DUMP+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81101708:	00a00034 	movhi	r2,32768
8110170c:	10804804 	addi	r2,r2,288
81101710:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
81101714:	00a00034 	movhi	r2,32768
81101718:	10804c04 	addi	r2,r2,304
8110171c:	e0bfbb15 	stw	r2,-276(fp)
    break;
81101720:	00000606 	br	8110173c <DDR2_EEPROM_DUMP+0x9c>
    default:
      bSuccess = FALSE;
81101724:	e03fbe15 	stw	zero,-264(fp)
	  printf("DR2 Memory ID not identified!! Aborting Dump \n");
81101728:	012044b4 	movhi	r4,33042
8110172c:	21211a04 	addi	r4,r4,-31640
81101730:	1106d200 	call	81106d20 <puts>
      return bSuccess;
81101734:	e0bfbe17 	ldw	r2,-264(fp)
81101738:	00012006 	br	81101bbc <DDR2_EEPROM_DUMP+0x51c>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
8110173c:	e0bfbd03 	ldbu	r2,-268(fp)
81101740:	10c03fcc 	andi	r3,r2,255
81101744:	18c0201c 	xori	r3,r3,128
81101748:	18ffe004 	addi	r3,r3,-128
8110174c:	e13fbf04 	addi	r4,fp,-260
81101750:	00804004 	movi	r2,256
81101754:	d8800015 	stw	r2,0(sp)
81101758:	200f883a 	mov	r7,r4
8110175c:	180d883a 	mov	r6,r3
81101760:	e17fbb17 	ldw	r5,-276(fp)
81101764:	e13fba17 	ldw	r4,-280(fp)
81101768:	11004d40 	call	811004d4 <I2C_MultipleRead>
8110176c:	e0bfbe15 	stw	r2,-264(fp)
  if (bSuccess){
81101770:	e0bfbe17 	ldw	r2,-264(fp)
81101774:	10010b26 	beq	r2,zero,81101ba4 <DDR2_EEPROM_DUMP+0x504>
    for(i = 0; i < 256 && bSuccess; i++){
81101778:	e03fbc15 	stw	zero,-272(fp)
8110177c:	00010306 	br	81101b8c <DDR2_EEPROM_DUMP+0x4ec>
      printf("EEPROM[%03d]=%02Xh ", i, szData[i]);
81101780:	e0ffbf04 	addi	r3,fp,-260
81101784:	e0bfbc17 	ldw	r2,-272(fp)
81101788:	1885883a 	add	r2,r3,r2
8110178c:	10800003 	ldbu	r2,0(r2)
81101790:	10803fcc 	andi	r2,r2,255
81101794:	100d883a 	mov	r6,r2
81101798:	e17fbc17 	ldw	r5,-272(fp)
8110179c:	012044b4 	movhi	r4,33042
811017a0:	21212604 	addi	r4,r4,-31592
811017a4:	1106c040 	call	81106c04 <printf>
      if (i == 0)
811017a8:	e0bfbc17 	ldw	r2,-272(fp)
811017ac:	1000041e 	bne	r2,zero,811017c0 <DDR2_EEPROM_DUMP+0x120>
        printf("(Number of SPD Bytes Used)\n");
811017b0:	012044b4 	movhi	r4,33042
811017b4:	21212b04 	addi	r4,r4,-31572
811017b8:	1106d200 	call	81106d20 <puts>
811017bc:	0000f006 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 1)
811017c0:	e0bfbc17 	ldw	r2,-272(fp)
811017c4:	10800058 	cmpnei	r2,r2,1
811017c8:	1000041e 	bne	r2,zero,811017dc <DDR2_EEPROM_DUMP+0x13c>
        printf("(Total Number of Bytes in SPD Device, Log2(N))\n");
811017cc:	012044b4 	movhi	r4,33042
811017d0:	21213204 	addi	r4,r4,-31544
811017d4:	1106d200 	call	81106d20 <puts>
811017d8:	0000e906 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 2)
811017dc:	e0bfbc17 	ldw	r2,-272(fp)
811017e0:	10800098 	cmpnei	r2,r2,2
811017e4:	1000041e 	bne	r2,zero,811017f8 <DDR2_EEPROM_DUMP+0x158>
        printf("(Basic Memory Type[08h:DDR2])\n");
811017e8:	012044b4 	movhi	r4,33042
811017ec:	21213e04 	addi	r4,r4,-31496
811017f0:	1106d200 	call	81106d20 <puts>
811017f4:	0000e206 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 3)
811017f8:	e0bfbc17 	ldw	r2,-272(fp)
811017fc:	108000d8 	cmpnei	r2,r2,3
81101800:	1000041e 	bne	r2,zero,81101814 <DDR2_EEPROM_DUMP+0x174>
        printf("(Number of Row Addresses on Assembly)\n");
81101804:	012044b4 	movhi	r4,33042
81101808:	21214604 	addi	r4,r4,-31464
8110180c:	1106d200 	call	81106d20 <puts>
81101810:	0000db06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 4)
81101814:	e0bfbc17 	ldw	r2,-272(fp)
81101818:	10800118 	cmpnei	r2,r2,4
8110181c:	1000041e 	bne	r2,zero,81101830 <DDR2_EEPROM_DUMP+0x190>
        printf("(Number of Column Addresses on Assembly)\n");
81101820:	012044b4 	movhi	r4,33042
81101824:	21215004 	addi	r4,r4,-31424
81101828:	1106d200 	call	81106d20 <puts>
8110182c:	0000d406 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 5)
81101830:	e0bfbc17 	ldw	r2,-272(fp)
81101834:	10800158 	cmpnei	r2,r2,5
81101838:	1000041e 	bne	r2,zero,8110184c <DDR2_EEPROM_DUMP+0x1ac>
        printf("(DIMM Height and Module Rank Number[b2b1b0+1])\n");
8110183c:	012044b4 	movhi	r4,33042
81101840:	21215b04 	addi	r4,r4,-31380
81101844:	1106d200 	call	81106d20 <puts>
81101848:	0000cd06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 6)
8110184c:	e0bfbc17 	ldw	r2,-272(fp)
81101850:	10800198 	cmpnei	r2,r2,6
81101854:	1000041e 	bne	r2,zero,81101868 <DDR2_EEPROM_DUMP+0x1c8>
        printf("(Module Data Width)\n");
81101858:	012044b4 	movhi	r4,33042
8110185c:	21216704 	addi	r4,r4,-31332
81101860:	1106d200 	call	81106d20 <puts>
81101864:	0000c606 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 7)
81101868:	e0bfbc17 	ldw	r2,-272(fp)
8110186c:	108001d8 	cmpnei	r2,r2,7
81101870:	1000041e 	bne	r2,zero,81101884 <DDR2_EEPROM_DUMP+0x1e4>
        printf("(Module Data Width, Continued)\n");
81101874:	012044b4 	movhi	r4,33042
81101878:	21216c04 	addi	r4,r4,-31312
8110187c:	1106d200 	call	81106d20 <puts>
81101880:	0000bf06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 16)
81101884:	e0bfbc17 	ldw	r2,-272(fp)
81101888:	10800418 	cmpnei	r2,r2,16
8110188c:	1000041e 	bne	r2,zero,811018a0 <DDR2_EEPROM_DUMP+0x200>
        printf("(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
81101890:	012044b4 	movhi	r4,33042
81101894:	21217404 	addi	r4,r4,-31280
81101898:	1106d200 	call	81106d20 <puts>
8110189c:	0000b806 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 13)
811018a0:	e0bfbc17 	ldw	r2,-272(fp)
811018a4:	10800358 	cmpnei	r2,r2,13
811018a8:	1000041e 	bne	r2,zero,811018bc <DDR2_EEPROM_DUMP+0x21c>
        printf("(Primary SDRAM width)\n");
811018ac:	012044b4 	movhi	r4,33042
811018b0:	21218104 	addi	r4,r4,-31228
811018b4:	1106d200 	call	81106d20 <puts>
811018b8:	0000b106 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 14)
811018bc:	e0bfbc17 	ldw	r2,-272(fp)
811018c0:	10800398 	cmpnei	r2,r2,14
811018c4:	1000041e 	bne	r2,zero,811018d8 <DDR2_EEPROM_DUMP+0x238>
        printf("(ECC SDRAM width)\n");
811018c8:	012044b4 	movhi	r4,33042
811018cc:	21218704 	addi	r4,r4,-31204
811018d0:	1106d200 	call	81106d20 <puts>
811018d4:	0000aa06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 17)
811018d8:	e0bfbc17 	ldw	r2,-272(fp)
811018dc:	10800458 	cmpnei	r2,r2,17
811018e0:	1000041e 	bne	r2,zero,811018f4 <DDR2_EEPROM_DUMP+0x254>
        printf("(Banks per SDRAM device)\n");
811018e4:	012044b4 	movhi	r4,33042
811018e8:	21218c04 	addi	r4,r4,-31184
811018ec:	1106d200 	call	81106d20 <puts>
811018f0:	0000a306 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 18)
811018f4:	e0bfbc17 	ldw	r2,-272(fp)
811018f8:	10800498 	cmpnei	r2,r2,18
811018fc:	1000041e 	bne	r2,zero,81101910 <DDR2_EEPROM_DUMP+0x270>
        printf("(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
81101900:	012044b4 	movhi	r4,33042
81101904:	21219304 	addi	r4,r4,-31156
81101908:	1106d200 	call	81106d20 <puts>
8110190c:	00009c06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 20)
81101910:	e0bfbc17 	ldw	r2,-272(fp)
81101914:	10800518 	cmpnei	r2,r2,20
81101918:	1000041e 	bne	r2,zero,8110192c <DDR2_EEPROM_DUMP+0x28c>
        printf("(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
8110191c:	012044b4 	movhi	r4,33042
81101920:	2121a004 	addi	r4,r4,-31104
81101924:	1106d200 	call	81106d20 <puts>
81101928:	00009506 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 22)
8110192c:	e0bfbc17 	ldw	r2,-272(fp)
81101930:	10800598 	cmpnei	r2,r2,22
81101934:	1000041e 	bne	r2,zero,81101948 <DDR2_EEPROM_DUMP+0x2a8>
        printf("(Memory Chip feature bitmap)\n");
81101938:	012044b4 	movhi	r4,33042
8110193c:	2121b204 	addi	r4,r4,-31032
81101940:	1106d200 	call	81106d20 <puts>
81101944:	00008e06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 27)
81101948:	e0bfbc17 	ldw	r2,-272(fp)
8110194c:	108006d8 	cmpnei	r2,r2,27
81101950:	1000041e 	bne	r2,zero,81101964 <DDR2_EEPROM_DUMP+0x2c4>
        printf("(Minimun row precharge time[tRP;nsx4])\n");
81101954:	012044b4 	movhi	r4,33042
81101958:	2121ba04 	addi	r4,r4,-31000
8110195c:	1106d200 	call	81106d20 <puts>
81101960:	00008706 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 28)
81101964:	e0bfbc17 	ldw	r2,-272(fp)
81101968:	10800718 	cmpnei	r2,r2,28
8110196c:	1000041e 	bne	r2,zero,81101980 <DDR2_EEPROM_DUMP+0x2e0>
        printf("(Minimun row active-row activce delay[tRRD;nsx4])\n");
81101970:	012044b4 	movhi	r4,33042
81101974:	2121c404 	addi	r4,r4,-30960
81101978:	1106d200 	call	81106d20 <puts>
8110197c:	00008006 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 29)
81101980:	e0bfbc17 	ldw	r2,-272(fp)
81101984:	10800758 	cmpnei	r2,r2,29
81101988:	1000041e 	bne	r2,zero,8110199c <DDR2_EEPROM_DUMP+0x2fc>
        printf("(Minimun RAS to CAS delay[tRCD;nsx4])\n");
8110198c:	012044b4 	movhi	r4,33042
81101990:	2121d104 	addi	r4,r4,-30908
81101994:	1106d200 	call	81106d20 <puts>
81101998:	00007906 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 30)
8110199c:	e0bfbc17 	ldw	r2,-272(fp)
811019a0:	10800798 	cmpnei	r2,r2,30
811019a4:	1000041e 	bne	r2,zero,811019b8 <DDR2_EEPROM_DUMP+0x318>
        printf("(Minimun acive to precharge time[tRAS;ns])\n");
811019a8:	012044b4 	movhi	r4,33042
811019ac:	2121db04 	addi	r4,r4,-30868
811019b0:	1106d200 	call	81106d20 <puts>
811019b4:	00007206 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 31)
811019b8:	e0bfbc17 	ldw	r2,-272(fp)
811019bc:	108007d8 	cmpnei	r2,r2,31
811019c0:	1000041e 	bne	r2,zero,811019d4 <DDR2_EEPROM_DUMP+0x334>
        printf("(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
811019c4:	012044b4 	movhi	r4,33042
811019c8:	2121e604 	addi	r4,r4,-30824
811019cc:	1106d200 	call	81106d20 <puts>
811019d0:	00006b06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 36)
811019d4:	e0bfbc17 	ldw	r2,-272(fp)
811019d8:	10800918 	cmpnei	r2,r2,36
811019dc:	1000041e 	bne	r2,zero,811019f0 <DDR2_EEPROM_DUMP+0x350>
        printf("(Minimun write receovery time[tWR;nsx4])\n");
811019e0:	012044b4 	movhi	r4,33042
811019e4:	2121f704 	addi	r4,r4,-30756
811019e8:	1106d200 	call	81106d20 <puts>
811019ec:	00006406 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 37)
811019f0:	e0bfbc17 	ldw	r2,-272(fp)
811019f4:	10800958 	cmpnei	r2,r2,37
811019f8:	1000041e 	bne	r2,zero,81101a0c <DDR2_EEPROM_DUMP+0x36c>
        printf("(Internal write to read command delay[tWTR;nsx4])\n");
811019fc:	012044b4 	movhi	r4,33042
81101a00:	21220204 	addi	r4,r4,-30712
81101a04:	1106d200 	call	81106d20 <puts>
81101a08:	00005d06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 38)
81101a0c:	e0bfbc17 	ldw	r2,-272(fp)
81101a10:	10800998 	cmpnei	r2,r2,38
81101a14:	1000041e 	bne	r2,zero,81101a28 <DDR2_EEPROM_DUMP+0x388>
        printf("(Internal read to precharge command delay[tRTP;nsx4])\n");
81101a18:	012044b4 	movhi	r4,33042
81101a1c:	21220f04 	addi	r4,r4,-30660
81101a20:	1106d200 	call	81106d20 <puts>
81101a24:	00005606 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 41)
81101a28:	e0bfbc17 	ldw	r2,-272(fp)
81101a2c:	10800a58 	cmpnei	r2,r2,41
81101a30:	1000041e 	bne	r2,zero,81101a44 <DDR2_EEPROM_DUMP+0x3a4>
        printf("(Minimun activce to active/refresh time[tRC;ns])\n");
81101a34:	012044b4 	movhi	r4,33042
81101a38:	21221d04 	addi	r4,r4,-30604
81101a3c:	1106d200 	call	81106d20 <puts>
81101a40:	00004f06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 42)
81101a44:	e0bfbc17 	ldw	r2,-272(fp)
81101a48:	10800a98 	cmpnei	r2,r2,42
81101a4c:	1000041e 	bne	r2,zero,81101a60 <DDR2_EEPROM_DUMP+0x3c0>
        printf("(Minimun refresh to active/refresh time[tRFC;ns])\n");
81101a50:	012044b4 	movhi	r4,33042
81101a54:	21222a04 	addi	r4,r4,-30552
81101a58:	1106d200 	call	81106d20 <puts>
81101a5c:	00004806 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 62)
81101a60:	e0bfbc17 	ldw	r2,-272(fp)
81101a64:	10800f98 	cmpnei	r2,r2,62
81101a68:	1000041e 	bne	r2,zero,81101a7c <DDR2_EEPROM_DUMP+0x3dc>
        printf("(SPD Revision)\n");
81101a6c:	012044b4 	movhi	r4,33042
81101a70:	21223704 	addi	r4,r4,-30500
81101a74:	1106d200 	call	81106d20 <puts>
81101a78:	00004106 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 63)
81101a7c:	e0bfbc17 	ldw	r2,-272(fp)
81101a80:	10800fd8 	cmpnei	r2,r2,63
81101a84:	1000041e 	bne	r2,zero,81101a98 <DDR2_EEPROM_DUMP+0x3f8>
        printf("(Checksum)\n");
81101a88:	012044b4 	movhi	r4,33042
81101a8c:	21223b04 	addi	r4,r4,-30484
81101a90:	1106d200 	call	81106d20 <puts>
81101a94:	00003a06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 64)
81101a98:	e0bfbc17 	ldw	r2,-272(fp)
81101a9c:	10801018 	cmpnei	r2,r2,64
81101aa0:	1000041e 	bne	r2,zero,81101ab4 <DDR2_EEPROM_DUMP+0x414>
        printf("(64~71: Manufacturer JEDEC ID)\n");
81101aa4:	012044b4 	movhi	r4,33042
81101aa8:	21223e04 	addi	r4,r4,-30472
81101aac:	1106d200 	call	81106d20 <puts>
81101ab0:	00003306 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 72)
81101ab4:	e0bfbc17 	ldw	r2,-272(fp)
81101ab8:	10801218 	cmpnei	r2,r2,72
81101abc:	1000041e 	bne	r2,zero,81101ad0 <DDR2_EEPROM_DUMP+0x430>
        printf("(Module manufacturing location[Vendor-specific code])\n");
81101ac0:	012044b4 	movhi	r4,33042
81101ac4:	21224604 	addi	r4,r4,-30440
81101ac8:	1106d200 	call	81106d20 <puts>
81101acc:	00002c06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 73)
81101ad0:	e0bfbc17 	ldw	r2,-272(fp)
81101ad4:	10801258 	cmpnei	r2,r2,73
81101ad8:	1000041e 	bne	r2,zero,81101aec <DDR2_EEPROM_DUMP+0x44c>
        printf("(73~90: Moduloe part number)\n");
81101adc:	012044b4 	movhi	r4,33042
81101ae0:	21225404 	addi	r4,r4,-30384
81101ae4:	1106d200 	call	81106d20 <puts>
81101ae8:	00002506 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 91)
81101aec:	e0bfbc17 	ldw	r2,-272(fp)
81101af0:	108016d8 	cmpnei	r2,r2,91
81101af4:	1000041e 	bne	r2,zero,81101b08 <DDR2_EEPROM_DUMP+0x468>
        printf("(91~92: Moduloe revision code)\n");
81101af8:	012044b4 	movhi	r4,33042
81101afc:	21225c04 	addi	r4,r4,-30352
81101b00:	1106d200 	call	81106d20 <puts>
81101b04:	00001e06 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 93)
81101b08:	e0bfbc17 	ldw	r2,-272(fp)
81101b0c:	10801758 	cmpnei	r2,r2,93
81101b10:	1000041e 	bne	r2,zero,81101b24 <DDR2_EEPROM_DUMP+0x484>
        printf("(Manufacture Years since 2000[0-255])\n");
81101b14:	012044b4 	movhi	r4,33042
81101b18:	21226404 	addi	r4,r4,-30320
81101b1c:	1106d200 	call	81106d20 <puts>
81101b20:	00001706 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 94)
81101b24:	e0bfbc17 	ldw	r2,-272(fp)
81101b28:	10801798 	cmpnei	r2,r2,94
81101b2c:	1000041e 	bne	r2,zero,81101b40 <DDR2_EEPROM_DUMP+0x4a0>
        printf("(Manufacture Weeks[1-52])\n");
81101b30:	012044b4 	movhi	r4,33042
81101b34:	21226e04 	addi	r4,r4,-30280
81101b38:	1106d200 	call	81106d20 <puts>
81101b3c:	00001006 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 95)
81101b40:	e0bfbc17 	ldw	r2,-272(fp)
81101b44:	108017d8 	cmpnei	r2,r2,95
81101b48:	1000041e 	bne	r2,zero,81101b5c <DDR2_EEPROM_DUMP+0x4bc>
        printf("(95~98[4-bytes]: Module serial number)\n");
81101b4c:	012044b4 	movhi	r4,33042
81101b50:	21227504 	addi	r4,r4,-30252
81101b54:	1106d200 	call	81106d20 <puts>
81101b58:	00000906 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 99)
81101b5c:	e0bfbc17 	ldw	r2,-272(fp)
81101b60:	108018d8 	cmpnei	r2,r2,99
81101b64:	1000041e 	bne	r2,zero,81101b78 <DDR2_EEPROM_DUMP+0x4d8>
        printf("(99~128: Manufacturer-specific data)\n");
81101b68:	012044b4 	movhi	r4,33042
81101b6c:	21227f04 	addi	r4,r4,-30212
81101b70:	1106d200 	call	81106d20 <puts>
81101b74:	00000206 	br	81101b80 <DDR2_EEPROM_DUMP+0x4e0>
      else
        printf("\n");
81101b78:	01000284 	movi	r4,10
81101b7c:	1106c480 	call	81106c48 <putchar>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
  if (bSuccess){
    for(i = 0; i < 256 && bSuccess; i++){
81101b80:	e0bfbc17 	ldw	r2,-272(fp)
81101b84:	10800044 	addi	r2,r2,1
81101b88:	e0bfbc15 	stw	r2,-272(fp)
81101b8c:	e0bfbc17 	ldw	r2,-272(fp)
81101b90:	10804008 	cmpgei	r2,r2,256
81101b94:	1000061e 	bne	r2,zero,81101bb0 <DDR2_EEPROM_DUMP+0x510>
81101b98:	e0bfbe17 	ldw	r2,-264(fp)
81101b9c:	103ef81e 	bne	r2,zero,81101780 <__reset+0xfb0e1780>
81101ba0:	00000306 	br	81101bb0 <DDR2_EEPROM_DUMP+0x510>
        printf("(99~128: Manufacturer-specific data)\n");
      else
        printf("\n");
    }
  } else {
    printf("Failed to dump EEPROM\n"); 
81101ba4:	012044b4 	movhi	r4,33042
81101ba8:	21228904 	addi	r4,r4,-30172
81101bac:	1106d200 	call	81106d20 <puts>
  }
  printf("\n");
81101bb0:	01000284 	movi	r4,10
81101bb4:	1106c480 	call	81106c48 <putchar>

  return bSuccess;  
81101bb8:	e0bfbe17 	ldw	r2,-264(fp)
}
81101bbc:	e037883a 	mov	sp,fp
81101bc0:	dfc00117 	ldw	ra,4(sp)
81101bc4:	df000017 	ldw	fp,0(sp)
81101bc8:	dec00204 	addi	sp,sp,8
81101bcc:	f800283a 	ret

81101bd0 <DDR2_SWITCH_MEMORY>:

bool DDR2_SWITCH_MEMORY(alt_u8 MemoryId){
81101bd0:	defffb04 	addi	sp,sp,-20
81101bd4:	dfc00415 	stw	ra,16(sp)
81101bd8:	df000315 	stw	fp,12(sp)
81101bdc:	df000304 	addi	fp,sp,12
81101be0:	2005883a 	mov	r2,r4
81101be4:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess;
	alt_u32 *pDdr2MemAddr = DDR2_EXTENDED_ADDRESS_CONTROL_BASE;
81101be8:	00a04834 	movhi	r2,33056
81101bec:	10873a04 	addi	r2,r2,7400
81101bf0:	e0bffe15 	stw	r2,-8(fp)

	  bSuccess = TRUE;
81101bf4:	00800044 	movi	r2,1
81101bf8:	e0bffd15 	stw	r2,-12(fp)
	  switch (MemoryId) {
81101bfc:	e0bfff03 	ldbu	r2,-4(fp)
81101c00:	10c00060 	cmpeqi	r3,r2,1
81101c04:	1800031e 	bne	r3,zero,81101c14 <DDR2_SWITCH_MEMORY+0x44>
81101c08:	108000a0 	cmpeqi	r2,r2,2
81101c0c:	1000041e 	bne	r2,zero,81101c20 <DDR2_SWITCH_MEMORY+0x50>
81101c10:	00000706 	br	81101c30 <DDR2_SWITCH_MEMORY+0x60>
	    case DDR2_M1_ID:
	  	  *(pDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
81101c14:	e0bffe17 	ldw	r2,-8(fp)
81101c18:	10000015 	stw	zero,0(r2)
	    break;
81101c1c:	00000806 	br	81101c40 <DDR2_SWITCH_MEMORY+0x70>
	    case DDR2_M2_ID:
		  *(pDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
81101c20:	e0bffe17 	ldw	r2,-8(fp)
81101c24:	00e00034 	movhi	r3,32768
81101c28:	10c00015 	stw	r3,0(r2)
	    break;
81101c2c:	00000406 	br	81101c40 <DDR2_SWITCH_MEMORY+0x70>
	    default:
	      bSuccess = FALSE;
81101c30:	e03ffd15 	stw	zero,-12(fp)
		  printf("DR2 Memory ID not identified!! Error switching memories!! \n");
81101c34:	012044b4 	movhi	r4,33042
81101c38:	21228f04 	addi	r4,r4,-30148
81101c3c:	1106d200 	call	81106d20 <puts>
	  }

	  return bSuccess;
81101c40:	e0bffd17 	ldw	r2,-12(fp)
}
81101c44:	e037883a 	mov	sp,fp
81101c48:	dfc00117 	ldw	ra,4(sp)
81101c4c:	df000017 	ldw	fp,0(sp)
81101c50:	dec00204 	addi	sp,sp,8
81101c54:	f800283a 	ret

81101c58 <DDR2_MEMORY_WRITE_TEST>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_WRITE_TEST(alt_u8 MemoryId){
81101c58:	deffe304 	addi	sp,sp,-116
81101c5c:	dfc01c15 	stw	ra,112(sp)
81101c60:	df001b15 	stw	fp,108(sp)
81101c64:	dc401a15 	stw	r17,104(sp)
81101c68:	dc001915 	stw	r16,100(sp)
81101c6c:	df001b04 	addi	fp,sp,108
81101c70:	2005883a 	mov	r2,r4
81101c74:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Write Test =====\n");
81101c78:	012044b4 	movhi	r4,33042
81101c7c:	21229e04 	addi	r4,r4,-30088
81101c80:	1106d200 	call	81106d20 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81101c84:	00800044 	movi	r2,1
81101c88:	e0bfed15 	stw	r2,-76(fp)
  switch (MemoryId) {
81101c8c:	e0bffd03 	ldbu	r2,-12(fp)
81101c90:	10c00060 	cmpeqi	r3,r2,1
81101c94:	1800031e 	bne	r3,zero,81101ca4 <DDR2_MEMORY_WRITE_TEST+0x4c>
81101c98:	108000a0 	cmpeqi	r2,r2,2
81101c9c:	1000081e 	bne	r2,zero,81101cc0 <DDR2_MEMORY_WRITE_TEST+0x68>
81101ca0:	00000e06 	br	81101cdc <DDR2_MEMORY_WRITE_TEST+0x84>
    case DDR2_M1_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
81101ca4:	e0bffd03 	ldbu	r2,-12(fp)
81101ca8:	1009883a 	mov	r4,r2
81101cac:	1101bd00 	call	81101bd0 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81101cb0:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M1_MEMORY_SIZE;
81101cb4:	00a00034 	movhi	r2,32768
81101cb8:	e0bfe615 	stw	r2,-104(fp)
    break;
81101cbc:	00000d06 	br	81101cf4 <DDR2_MEMORY_WRITE_TEST+0x9c>
    case DDR2_M2_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
81101cc0:	e0bffd03 	ldbu	r2,-12(fp)
81101cc4:	1009883a 	mov	r4,r2
81101cc8:	1101bd00 	call	81101bd0 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81101ccc:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M2_MEMORY_SIZE;
81101cd0:	00a00034 	movhi	r2,32768
81101cd4:	e0bfe615 	stw	r2,-104(fp)
    break;
81101cd8:	00000606 	br	81101cf4 <DDR2_MEMORY_WRITE_TEST+0x9c>
    default:
      bSuccess = FALSE;
81101cdc:	e03fed15 	stw	zero,-76(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81101ce0:	012044b4 	movhi	r4,33042
81101ce4:	2120ae04 	addi	r4,r4,-32072
81101ce8:	1106d200 	call	81106d20 <puts>
      return bSuccess;
81101cec:	e0bfed17 	ldw	r2,-76(fp)
81101cf0:	0000db06 	br	81102060 <DDR2_MEMORY_WRITE_TEST+0x408>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81101cf4:	e0bfe617 	ldw	r2,-104(fp)
81101cf8:	1004d53a 	srli	r2,r2,20
81101cfc:	100b883a 	mov	r5,r2
81101d00:	012044b4 	movhi	r4,33042
81101d04:	2122a804 	addi	r4,r4,-30048
81101d08:	1106c040 	call	81106c04 <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes;
  
  int nItemNum, nPos;
  const int my_data_size = sizeof(my_data);
81101d0c:	00800104 	movi	r2,4
81101d10:	e0bfee15 	stw	r2,-72(fp)
  int nProgressIndex = 0;
81101d14:	e03fec15 	stw	zero,-80(fp)
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
81101d18:	e03fef15 	stw	zero,-68(fp)
  
  for(i = 0; i < 10; i++){
81101d1c:	e03fe715 	stw	zero,-100(fp)
81101d20:	00001506 	br	81101d78 <DDR2_MEMORY_WRITE_TEST+0x120>
    szProgress[i] = ByteLen/10*(i+1);
81101d24:	e0ffe617 	ldw	r3,-104(fp)
81101d28:	00b33374 	movhi	r2,52429
81101d2c:	10b33344 	addi	r2,r2,-13107
81101d30:	1888383a 	mulxuu	r4,r3,r2
81101d34:	1885383a 	mul	r2,r3,r2
81101d38:	1021883a 	mov	r16,r2
81101d3c:	2023883a 	mov	r17,r4
81101d40:	8804d0fa 	srli	r2,r17,3
81101d44:	e0ffe717 	ldw	r3,-100(fp)
81101d48:	18c00044 	addi	r3,r3,1
81101d4c:	10c7383a 	mul	r3,r2,r3
81101d50:	e0bfe717 	ldw	r2,-100(fp)
81101d54:	1085883a 	add	r2,r2,r2
81101d58:	1085883a 	add	r2,r2,r2
81101d5c:	e13fe504 	addi	r4,fp,-108
81101d60:	2085883a 	add	r2,r4,r2
81101d64:	10800e04 	addi	r2,r2,56
81101d68:	10c00015 	stw	r3,0(r2)
  int nProgressIndex = 0;
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
  
  for(i = 0; i < 10; i++){
81101d6c:	e0bfe717 	ldw	r2,-100(fp)
81101d70:	10800044 	addi	r2,r2,1
81101d74:	e0bfe715 	stw	r2,-100(fp)
81101d78:	e0bfe717 	ldw	r2,-100(fp)
81101d7c:	10800290 	cmplti	r2,r2,10
81101d80:	103fe81e 	bne	r2,zero,81101d24 <__reset+0xfb0e1d24>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81101d84:	d0a02417 	ldw	r2,-32624(gp)
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
81101d88:	e0bff015 	stw	r2,-64(fp)
  nItemNum = sizeof(szData)/sizeof(szData[0]);
81101d8c:	00804004 	movi	r2,256
81101d90:	e0bfea15 	stw	r2,-88(fp)
  for(i = 0; i < nItemNum; i++){
81101d94:	e03fe715 	stw	zero,-100(fp)
81101d98:	00001e06 	br	81101e14 <DDR2_MEMORY_WRITE_TEST+0x1bc>
    if (i == 0) {
81101d9c:	e0bfe717 	ldw	r2,-100(fp)
81101da0:	1000091e 	bne	r2,zero,81101dc8 <DDR2_MEMORY_WRITE_TEST+0x170>
      szData[i] = InitValue;
81101da4:	00a044b4 	movhi	r2,33042
81101da8:	10ad2a04 	addi	r2,r2,-19288
81101dac:	e0ffe717 	ldw	r3,-100(fp)
81101db0:	18c7883a 	add	r3,r3,r3
81101db4:	18c7883a 	add	r3,r3,r3
81101db8:	10c5883a 	add	r2,r2,r3
81101dbc:	e0fff017 	ldw	r3,-64(fp)
81101dc0:	10c00015 	stw	r3,0(r2)
81101dc4:	00001006 	br	81101e08 <DDR2_MEMORY_WRITE_TEST+0x1b0>
    } else {
      szData[i] = szData[i-1] * 13;
81101dc8:	e0bfe717 	ldw	r2,-100(fp)
81101dcc:	10ffffc4 	addi	r3,r2,-1
81101dd0:	00a044b4 	movhi	r2,33042
81101dd4:	10ad2a04 	addi	r2,r2,-19288
81101dd8:	18c7883a 	add	r3,r3,r3
81101ddc:	18c7883a 	add	r3,r3,r3
81101de0:	10c5883a 	add	r2,r2,r3
81101de4:	10800017 	ldw	r2,0(r2)
81101de8:	11000364 	muli	r4,r2,13
81101dec:	00a044b4 	movhi	r2,33042
81101df0:	10ad2a04 	addi	r2,r2,-19288
81101df4:	e0ffe717 	ldw	r3,-100(fp)
81101df8:	18c7883a 	add	r3,r3,r3
81101dfc:	18c7883a 	add	r3,r3,r3
81101e00:	10c5883a 	add	r2,r2,r3
81101e04:	11000015 	stw	r4,0(r2)
  for(i = 0; i < 10; i++){
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
  nItemNum = sizeof(szData)/sizeof(szData[0]);
  for(i = 0; i < nItemNum; i++){
81101e08:	e0bfe717 	ldw	r2,-100(fp)
81101e0c:	10800044 	addi	r2,r2,1
81101e10:	e0bfe715 	stw	r2,-100(fp)
81101e14:	e0ffe717 	ldw	r3,-100(fp)
81101e18:	e0bfea17 	ldw	r2,-88(fp)
81101e1c:	18bfdf16 	blt	r3,r2,81101d9c <__reset+0xfb0e1d9c>
      szData[i] = InitValue;
    } else {
      szData[i] = szData[i-1] * 13;
    }
  }
  szData[nItemNum-1] = 0xAAAAAAAA;
81101e20:	e0bfea17 	ldw	r2,-88(fp)
81101e24:	10ffffc4 	addi	r3,r2,-1
81101e28:	00a044b4 	movhi	r2,33042
81101e2c:	10ad2a04 	addi	r2,r2,-19288
81101e30:	18c7883a 	add	r3,r3,r3
81101e34:	18c7883a 	add	r3,r3,r3
81101e38:	10c7883a 	add	r3,r2,r3
81101e3c:	00aaaaf4 	movhi	r2,43691
81101e40:	10aaaa84 	addi	r2,r2,-21846
81101e44:	18800015 	stw	r2,0(r3)
  szData[nItemNum-2] = 0x55555555;
81101e48:	e0bfea17 	ldw	r2,-88(fp)
81101e4c:	10ffff84 	addi	r3,r2,-2
81101e50:	00a044b4 	movhi	r2,33042
81101e54:	10ad2a04 	addi	r2,r2,-19288
81101e58:	18c7883a 	add	r3,r3,r3
81101e5c:	18c7883a 	add	r3,r3,r3
81101e60:	10c7883a 	add	r3,r2,r3
81101e64:	00955574 	movhi	r2,21845
81101e68:	10955544 	addi	r2,r2,21845
81101e6c:	18800015 	stw	r2,0(r3)
  szData[nItemNum-3] = 0x00000000;
81101e70:	e0bfea17 	ldw	r2,-88(fp)
81101e74:	10ffff44 	addi	r3,r2,-3
81101e78:	00a044b4 	movhi	r2,33042
81101e7c:	10ad2a04 	addi	r2,r2,-19288
81101e80:	18c7883a 	add	r3,r3,r3
81101e84:	18c7883a 	add	r3,r3,r3
81101e88:	10c5883a 	add	r2,r2,r3
81101e8c:	10000015 	stw	zero,0(r2)
  szData[nItemNum-4] = 0xFFFFFFFF;
81101e90:	e0bfea17 	ldw	r2,-88(fp)
81101e94:	10ffff04 	addi	r3,r2,-4
81101e98:	00a044b4 	movhi	r2,33042
81101e9c:	10ad2a04 	addi	r2,r2,-19288
81101ea0:	18c7883a 	add	r3,r3,r3
81101ea4:	18c7883a 	add	r3,r3,r3
81101ea8:	10c5883a 	add	r2,r2,r3
81101eac:	00ffffc4 	movi	r3,-1
81101eb0:	10c00015 	stw	r3,0(r2)

  printf("Writing data...\n");
81101eb4:	012044b4 	movhi	r4,33042
81101eb8:	2122ae04 	addi	r4,r4,-30024
81101ebc:	1106d200 	call	81106d20 <puts>
81101ec0:	d0a02417 	ldw	r2,-32624(gp)
  TimeStart = alt_nticks();
81101ec4:	e0bff115 	stw	r2,-60(fp)
  pDes = (my_data *)Ddr2Base;
81101ec8:	e0bfe517 	ldw	r2,-108(fp)
81101ecc:	e0bfe915 	stw	r2,-92(fp)
  nAccessLen = sizeof(szData);
81101ed0:	00810004 	movi	r2,1024
81101ed4:	e0bfe815 	stw	r2,-96(fp)
  nItemNum = nAccessLen / my_data_size;
81101ed8:	e0ffe817 	ldw	r3,-96(fp)
81101edc:	e0bfee17 	ldw	r2,-72(fp)
81101ee0:	1885283a 	div	r2,r3,r2
81101ee4:	e0bfea15 	stw	r2,-88(fp)
  nPos = 0;
81101ee8:	e03feb15 	stw	zero,-84(fp)
  while(nPos < ByteLen){
81101eec:	00003306 	br	81101fbc <DDR2_MEMORY_WRITE_TEST+0x364>
    nRemainedLen = ByteLen - nPos;
81101ef0:	e0bfeb17 	ldw	r2,-84(fp)
81101ef4:	e0ffe617 	ldw	r3,-104(fp)
81101ef8:	1885c83a 	sub	r2,r3,r2
81101efc:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
81101f00:	e0bfe817 	ldw	r2,-96(fp)
81101f04:	e0fff217 	ldw	r3,-56(fp)
81101f08:	1880060e 	bge	r3,r2,81101f24 <DDR2_MEMORY_WRITE_TEST+0x2cc>
      nAccessLen = nRemainedLen;
81101f0c:	e0bff217 	ldw	r2,-56(fp)
81101f10:	e0bfe815 	stw	r2,-96(fp)
      nItemNum = nAccessLen / my_data_size;
81101f14:	e0ffe817 	ldw	r3,-96(fp)
81101f18:	e0bfee17 	ldw	r2,-72(fp)
81101f1c:	1885283a 	div	r2,r3,r2
81101f20:	e0bfea15 	stw	r2,-88(fp)
    }
    memcpy(pDes, szData, nAccessLen);
81101f24:	e0bfe817 	ldw	r2,-96(fp)
81101f28:	100d883a 	mov	r6,r2
81101f2c:	016044b4 	movhi	r5,33042
81101f30:	296d2a04 	addi	r5,r5,-19288
81101f34:	e13fe917 	ldw	r4,-92(fp)
81101f38:	1106a8c0 	call	81106a8c <memcpy>
    pDes += nItemNum;
81101f3c:	e0bfea17 	ldw	r2,-88(fp)
81101f40:	1085883a 	add	r2,r2,r2
81101f44:	1085883a 	add	r2,r2,r2
81101f48:	1007883a 	mov	r3,r2
81101f4c:	e0bfe917 	ldw	r2,-92(fp)
81101f50:	10c5883a 	add	r2,r2,r3
81101f54:	e0bfe915 	stw	r2,-92(fp)
    nPos += nAccessLen;
81101f58:	e0ffeb17 	ldw	r3,-84(fp)
81101f5c:	e0bfe817 	ldw	r2,-96(fp)
81101f60:	1885883a 	add	r2,r3,r2
81101f64:	e0bfeb15 	stw	r2,-84(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
81101f68:	e0bfec17 	ldw	r2,-80(fp)
81101f6c:	10800288 	cmpgei	r2,r2,10
81101f70:	1000121e 	bne	r2,zero,81101fbc <DDR2_MEMORY_WRITE_TEST+0x364>
81101f74:	e0bfec17 	ldw	r2,-80(fp)
81101f78:	1085883a 	add	r2,r2,r2
81101f7c:	1085883a 	add	r2,r2,r2
81101f80:	e0ffe504 	addi	r3,fp,-108
81101f84:	1885883a 	add	r2,r3,r2
81101f88:	10800e04 	addi	r2,r2,56
81101f8c:	10800017 	ldw	r2,0(r2)
81101f90:	e0ffeb17 	ldw	r3,-84(fp)
81101f94:	18800936 	bltu	r3,r2,81101fbc <DDR2_MEMORY_WRITE_TEST+0x364>
      nProgressIndex++;
81101f98:	e0bfec17 	ldw	r2,-80(fp)
81101f9c:	10800044 	addi	r2,r2,1
81101fa0:	e0bfec15 	stw	r2,-80(fp)
      printf("%02d%% ", nProgressIndex*10);
81101fa4:	e0bfec17 	ldw	r2,-80(fp)
81101fa8:	108002a4 	muli	r2,r2,10
81101fac:	100b883a 	mov	r5,r2
81101fb0:	012044b4 	movhi	r4,33042
81101fb4:	2122b204 	addi	r4,r4,-30008
81101fb8:	1106c040 	call	81106c04 <printf>
  TimeStart = alt_nticks();
  pDes = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(nPos < ByteLen){
81101fbc:	e0ffeb17 	ldw	r3,-84(fp)
81101fc0:	e0bfe617 	ldw	r2,-104(fp)
81101fc4:	18bfca36 	bltu	r3,r2,81101ef0 <__reset+0xfb0e1ef0>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  alt_dcache_flush_all();
81101fc8:	1112d100 	call	81112d10 <alt_dcache_flush_all>
  printf("\n");
81101fcc:	01000284 	movi	r4,10
81101fd0:	1106c480 	call	81106c48 <putchar>
81101fd4:	d0e02417 	ldw	r3,-32624(gp)

  TimeElapsed = alt_nticks() - TimeStart;
81101fd8:	e0bff117 	ldw	r2,-60(fp)
81101fdc:	1885c83a 	sub	r2,r3,r2
81101fe0:	e0bfef15 	stw	r2,-68(fp)
  if (bSuccess){
81101fe4:	e0bfed17 	ldw	r2,-76(fp)
81101fe8:	10001726 	beq	r2,zero,81102048 <DDR2_MEMORY_WRITE_TEST+0x3f0>
    printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81101fec:	e13fef17 	ldw	r4,-68(fp)
81101ff0:	1105e440 	call	81105e44 <__floatsisf>
81101ff4:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81101ff8:	d0a02317 	ldw	r2,-32628(gp)
81101ffc:	1009883a 	mov	r4,r2
81102000:	1105f680 	call	81105f68 <__floatunsisf>
81102004:	1007883a 	mov	r3,r2
81102008:	180b883a 	mov	r5,r3
8110200c:	8009883a 	mov	r4,r16
81102010:	11056080 	call	81105608 <__divsf3>
81102014:	1007883a 	mov	r3,r2
81102018:	1805883a 	mov	r2,r3
8110201c:	1009883a 	mov	r4,r2
81102020:	11067700 	call	81106770 <__extendsfdf2>
81102024:	1009883a 	mov	r4,r2
81102028:	180b883a 	mov	r5,r3
8110202c:	200d883a 	mov	r6,r4
81102030:	280f883a 	mov	r7,r5
81102034:	e17fe617 	ldw	r5,-104(fp)
81102038:	012044b4 	movhi	r4,33042
8110203c:	2122b404 	addi	r4,r4,-30000
81102040:	1106c040 	call	81106c04 <printf>
81102044:	00000306 	br	81102054 <DDR2_MEMORY_WRITE_TEST+0x3fc>
  } else {
    printf("DDR2 write test fail\n");
81102048:	012044b4 	movhi	r4,33042
8110204c:	2122c004 	addi	r4,r4,-29952
81102050:	1106d200 	call	81106d20 <puts>
  }
  printf("\n");
81102054:	01000284 	movi	r4,10
81102058:	1106c480 	call	81106c48 <putchar>

  return bSuccess;
8110205c:	e0bfed17 	ldw	r2,-76(fp)
}
81102060:	e6fffe04 	addi	sp,fp,-8
81102064:	dfc00317 	ldw	ra,12(sp)
81102068:	df000217 	ldw	fp,8(sp)
8110206c:	dc400117 	ldw	r17,4(sp)
81102070:	dc000017 	ldw	r16,0(sp)
81102074:	dec00404 	addi	sp,sp,16
81102078:	f800283a 	ret

8110207c <DDR2_MEMORY_READ_TEST>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_READ_TEST(alt_u8 MemoryId){
8110207c:	deffe304 	addi	sp,sp,-116
81102080:	dfc01c15 	stw	ra,112(sp)
81102084:	df001b15 	stw	fp,108(sp)
81102088:	dc401a15 	stw	r17,104(sp)
8110208c:	dc001915 	stw	r16,100(sp)
81102090:	df001b04 	addi	fp,sp,108
81102094:	2005883a 	mov	r2,r4
81102098:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Read Test =====\n");
8110209c:	012044b4 	movhi	r4,33042
811020a0:	2122c604 	addi	r4,r4,-29928
811020a4:	1106d200 	call	81106d20 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
811020a8:	00800044 	movi	r2,1
811020ac:	e0bfe515 	stw	r2,-108(fp)
  switch (MemoryId) {
811020b0:	e0bffd03 	ldbu	r2,-12(fp)
811020b4:	10c00060 	cmpeqi	r3,r2,1
811020b8:	1800031e 	bne	r3,zero,811020c8 <DDR2_MEMORY_READ_TEST+0x4c>
811020bc:	108000a0 	cmpeqi	r2,r2,2
811020c0:	1000081e 	bne	r2,zero,811020e4 <DDR2_MEMORY_READ_TEST+0x68>
811020c4:	00000e06 	br	81102100 <DDR2_MEMORY_READ_TEST+0x84>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
811020c8:	e0bffd03 	ldbu	r2,-12(fp)
811020cc:	1009883a 	mov	r4,r2
811020d0:	1101bd00 	call	81101bd0 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811020d4:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
811020d8:	00a00034 	movhi	r2,32768
811020dc:	e0bfe715 	stw	r2,-100(fp)
    break;
811020e0:	00000d06 	br	81102118 <DDR2_MEMORY_READ_TEST+0x9c>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
811020e4:	e0bffd03 	ldbu	r2,-12(fp)
811020e8:	1009883a 	mov	r4,r2
811020ec:	1101bd00 	call	81101bd0 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811020f0:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
811020f4:	00a00034 	movhi	r2,32768
811020f8:	e0bfe715 	stw	r2,-100(fp)
    break;
811020fc:	00000606 	br	81102118 <DDR2_MEMORY_READ_TEST+0x9c>
    default:
      bSuccess = FALSE;
81102100:	e03fe515 	stw	zero,-108(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81102104:	012044b4 	movhi	r4,33042
81102108:	2120ae04 	addi	r4,r4,-32072
8110210c:	1106d200 	call	81106d20 <puts>
      return bSuccess;
81102110:	e0bfe517 	ldw	r2,-108(fp)
81102114:	0000b806 	br	811023f8 <DDR2_MEMORY_READ_TEST+0x37c>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81102118:	e0bfe717 	ldw	r2,-100(fp)
8110211c:	1004d53a 	srli	r2,r2,20
81102120:	100b883a 	mov	r5,r2
81102124:	012044b4 	movhi	r4,33042
81102128:	2122a804 	addi	r4,r4,-30048
8110212c:	1106c040 	call	81106c04 <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes, *pSrc;
  int nItemNum, nPos;
  nItemNum = sizeof(szData)/sizeof(szData[0]);
81102130:	00804004 	movi	r2,256
81102134:	e0bfec15 	stw	r2,-80(fp)
  const int my_data_size = sizeof(my_data);
81102138:	00800104 	movi	r2,4
8110213c:	e0bfef15 	stw	r2,-68(fp)
  nAccessLen = nItemNum * my_data_size;
81102140:	e0ffec17 	ldw	r3,-80(fp)
81102144:	e0bfef17 	ldw	r2,-68(fp)
81102148:	1885383a 	mul	r2,r3,r2
8110214c:	e0bfe915 	stw	r2,-92(fp)
  int nProgressIndex = 0;
81102150:	e03fee15 	stw	zero,-72(fp)
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
81102154:	e03ff015 	stw	zero,-64(fp)

  for(i=0;i<10;i++){
81102158:	e03fe815 	stw	zero,-96(fp)
8110215c:	00001506 	br	811021b4 <DDR2_MEMORY_READ_TEST+0x138>
    szProgress[i] = ByteLen/10*(i+1);
81102160:	e0ffe717 	ldw	r3,-100(fp)
81102164:	00b33374 	movhi	r2,52429
81102168:	10b33344 	addi	r2,r2,-13107
8110216c:	1888383a 	mulxuu	r4,r3,r2
81102170:	1885383a 	mul	r2,r3,r2
81102174:	1021883a 	mov	r16,r2
81102178:	2023883a 	mov	r17,r4
8110217c:	8804d0fa 	srli	r2,r17,3
81102180:	e0ffe817 	ldw	r3,-96(fp)
81102184:	18c00044 	addi	r3,r3,1
81102188:	10c7383a 	mul	r3,r2,r3
8110218c:	e0bfe817 	ldw	r2,-96(fp)
81102190:	1085883a 	add	r2,r2,r2
81102194:	1085883a 	add	r2,r2,r2
81102198:	e13fe504 	addi	r4,fp,-108
8110219c:	2085883a 	add	r2,r4,r2
811021a0:	10800e04 	addi	r2,r2,56
811021a4:	10c00015 	stw	r3,0(r2)
  nAccessLen = nItemNum * my_data_size;
  int nProgressIndex = 0;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;

  for(i=0;i<10;i++){
811021a8:	e0bfe817 	ldw	r2,-96(fp)
811021ac:	10800044 	addi	r2,r2,1
811021b0:	e0bfe815 	stw	r2,-96(fp)
811021b4:	e0bfe817 	ldw	r2,-96(fp)
811021b8:	10800290 	cmplti	r2,r2,10
811021bc:	103fe81e 	bne	r2,zero,81102160 <__reset+0xfb0e2160>
    szProgress[i] = ByteLen/10*(i+1);
  }

  nProgressIndex = 0;
811021c0:	e03fee15 	stw	zero,-72(fp)
  printf("Reading/Verifying Data...\n");
811021c4:	012044b4 	movhi	r4,33042
811021c8:	2122d004 	addi	r4,r4,-29888
811021cc:	1106d200 	call	81106d20 <puts>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
811021d0:	d0a02417 	ldw	r2,-32624(gp)
  TimeStart = alt_nticks();
811021d4:	e0bff115 	stw	r2,-60(fp)

  pSrc = (my_data *)Ddr2Base;
811021d8:	e0bfe617 	ldw	r2,-104(fp)
811021dc:	e0bfeb15 	stw	r2,-84(fp)
  nAccessLen = sizeof(szData);
811021e0:	00810004 	movi	r2,1024
811021e4:	e0bfe915 	stw	r2,-92(fp)
  nItemNum = nAccessLen / my_data_size;
811021e8:	e0ffe917 	ldw	r3,-92(fp)
811021ec:	e0bfef17 	ldw	r2,-68(fp)
811021f0:	1885283a 	div	r2,r3,r2
811021f4:	e0bfec15 	stw	r2,-80(fp)
  nPos = 0;
811021f8:	e03fed15 	stw	zero,-76(fp)
  while(bSuccess && nPos < ByteLen){
811021fc:	00005406 	br	81102350 <DDR2_MEMORY_READ_TEST+0x2d4>
    nRemainedLen = ByteLen - nPos;
81102200:	e0bfed17 	ldw	r2,-76(fp)
81102204:	e0ffe717 	ldw	r3,-100(fp)
81102208:	1885c83a 	sub	r2,r3,r2
8110220c:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
81102210:	e0bfe917 	ldw	r2,-92(fp)
81102214:	e0fff217 	ldw	r3,-56(fp)
81102218:	1880060e 	bge	r3,r2,81102234 <DDR2_MEMORY_READ_TEST+0x1b8>
      nAccessLen = nRemainedLen;
8110221c:	e0bff217 	ldw	r2,-56(fp)
81102220:	e0bfe915 	stw	r2,-92(fp)
      nItemNum = nAccessLen / my_data_size;
81102224:	e0ffe917 	ldw	r3,-92(fp)
81102228:	e0bfef17 	ldw	r2,-68(fp)
8110222c:	1885283a 	div	r2,r3,r2
81102230:	e0bfec15 	stw	r2,-80(fp)
    }
    pDes = szData;
81102234:	00a044b4 	movhi	r2,33042
81102238:	10ad2a04 	addi	r2,r2,-19288
8110223c:	e0bfea15 	stw	r2,-88(fp)
    for(i=0 ; i < nItemNum && bSuccess; i++){
81102240:	e03fe815 	stw	zero,-96(fp)
81102244:	00002406 	br	811022d8 <DDR2_MEMORY_READ_TEST+0x25c>
      if (*pSrc++ != *pDes++){
81102248:	e0bfeb17 	ldw	r2,-84(fp)
8110224c:	10c00104 	addi	r3,r2,4
81102250:	e0ffeb15 	stw	r3,-84(fp)
81102254:	10c00017 	ldw	r3,0(r2)
81102258:	e0bfea17 	ldw	r2,-88(fp)
8110225c:	11000104 	addi	r4,r2,4
81102260:	e13fea15 	stw	r4,-88(fp)
81102264:	10800017 	ldw	r2,0(r2)
81102268:	18801826 	beq	r3,r2,811022cc <DDR2_MEMORY_READ_TEST+0x250>
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
8110226c:	e0bfeb17 	ldw	r2,-84(fp)
81102270:	10bfff04 	addi	r2,r2,-4
81102274:	10800017 	ldw	r2,0(r2)
81102278:	1009883a 	mov	r4,r2
8110227c:	00a044b4 	movhi	r2,33042
81102280:	10ad2a04 	addi	r2,r2,-19288
81102284:	e0ffe817 	ldw	r3,-96(fp)
81102288:	18c7883a 	add	r3,r3,r3
8110228c:	18c7883a 	add	r3,r3,r3
81102290:	10c5883a 	add	r2,r2,r3
81102294:	10800017 	ldw	r2,0(r2)
81102298:	100b883a 	mov	r5,r2
8110229c:	e0ffed17 	ldw	r3,-76(fp)
811022a0:	e0bfef17 	ldw	r2,-68(fp)
811022a4:	1887283a 	div	r3,r3,r2
811022a8:	e0bfe817 	ldw	r2,-96(fp)
811022ac:	1885883a 	add	r2,r3,r2
811022b0:	100f883a 	mov	r7,r2
811022b4:	280d883a 	mov	r6,r5
811022b8:	200b883a 	mov	r5,r4
811022bc:	012044b4 	movhi	r4,33042
811022c0:	2122d704 	addi	r4,r4,-29860
811022c4:	1106c040 	call	81106c04 <printf>
        bSuccess = FALSE;
811022c8:	e03fe515 	stw	zero,-108(fp)
    if (nAccessLen > nRemainedLen){
      nAccessLen = nRemainedLen;
      nItemNum = nAccessLen / my_data_size;
    }
    pDes = szData;
    for(i=0 ; i < nItemNum && bSuccess; i++){
811022cc:	e0bfe817 	ldw	r2,-96(fp)
811022d0:	10800044 	addi	r2,r2,1
811022d4:	e0bfe815 	stw	r2,-96(fp)
811022d8:	e0ffe817 	ldw	r3,-96(fp)
811022dc:	e0bfec17 	ldw	r2,-80(fp)
811022e0:	1880020e 	bge	r3,r2,811022ec <DDR2_MEMORY_READ_TEST+0x270>
811022e4:	e0bfe517 	ldw	r2,-108(fp)
811022e8:	103fd71e 	bne	r2,zero,81102248 <__reset+0xfb0e2248>
      if (*pSrc++ != *pDes++){
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
        bSuccess = FALSE;
      }
    }
    nPos += nAccessLen;
811022ec:	e0ffed17 	ldw	r3,-76(fp)
811022f0:	e0bfe917 	ldw	r2,-92(fp)
811022f4:	1885883a 	add	r2,r3,r2
811022f8:	e0bfed15 	stw	r2,-76(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
811022fc:	e0bfee17 	ldw	r2,-72(fp)
81102300:	10800288 	cmpgei	r2,r2,10
81102304:	1000121e 	bne	r2,zero,81102350 <DDR2_MEMORY_READ_TEST+0x2d4>
81102308:	e0bfee17 	ldw	r2,-72(fp)
8110230c:	1085883a 	add	r2,r2,r2
81102310:	1085883a 	add	r2,r2,r2
81102314:	e0ffe504 	addi	r3,fp,-108
81102318:	1885883a 	add	r2,r3,r2
8110231c:	10800e04 	addi	r2,r2,56
81102320:	10800017 	ldw	r2,0(r2)
81102324:	e0ffed17 	ldw	r3,-76(fp)
81102328:	18800936 	bltu	r3,r2,81102350 <DDR2_MEMORY_READ_TEST+0x2d4>
      nProgressIndex++;
8110232c:	e0bfee17 	ldw	r2,-72(fp)
81102330:	10800044 	addi	r2,r2,1
81102334:	e0bfee15 	stw	r2,-72(fp)
      printf("%02d%% ", nProgressIndex*10);
81102338:	e0bfee17 	ldw	r2,-72(fp)
8110233c:	108002a4 	muli	r2,r2,10
81102340:	100b883a 	mov	r5,r2
81102344:	012044b4 	movhi	r4,33042
81102348:	2122b204 	addi	r4,r4,-30008
8110234c:	1106c040 	call	81106c04 <printf>

  pSrc = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(bSuccess && nPos < ByteLen){
81102350:	e0bfe517 	ldw	r2,-108(fp)
81102354:	10000326 	beq	r2,zero,81102364 <DDR2_MEMORY_READ_TEST+0x2e8>
81102358:	e0ffed17 	ldw	r3,-76(fp)
8110235c:	e0bfe717 	ldw	r2,-100(fp)
81102360:	18bfa736 	bltu	r3,r2,81102200 <__reset+0xfb0e2200>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  printf("\n");
81102364:	01000284 	movi	r4,10
81102368:	1106c480 	call	81106c48 <putchar>
8110236c:	d0e02417 	ldw	r3,-32624(gp)

  TimeElapsed = alt_nticks() - TimeStart;
81102370:	e0bff117 	ldw	r2,-60(fp)
81102374:	1885c83a 	sub	r2,r3,r2
81102378:	e0bff015 	stw	r2,-64(fp)
  if (bSuccess){
8110237c:	e0bfe517 	ldw	r2,-108(fp)
81102380:	10001726 	beq	r2,zero,811023e0 <DDR2_MEMORY_READ_TEST+0x364>
    printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81102384:	e13ff017 	ldw	r4,-64(fp)
81102388:	1105e440 	call	81105e44 <__floatsisf>
8110238c:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81102390:	d0a02317 	ldw	r2,-32628(gp)
81102394:	1009883a 	mov	r4,r2
81102398:	1105f680 	call	81105f68 <__floatunsisf>
8110239c:	1007883a 	mov	r3,r2
811023a0:	180b883a 	mov	r5,r3
811023a4:	8009883a 	mov	r4,r16
811023a8:	11056080 	call	81105608 <__divsf3>
811023ac:	1007883a 	mov	r3,r2
811023b0:	1805883a 	mov	r2,r3
811023b4:	1009883a 	mov	r4,r2
811023b8:	11067700 	call	81106770 <__extendsfdf2>
811023bc:	1009883a 	mov	r4,r2
811023c0:	180b883a 	mov	r5,r3
811023c4:	200d883a 	mov	r6,r4
811023c8:	280f883a 	mov	r7,r5
811023cc:	e17fe717 	ldw	r5,-100(fp)
811023d0:	012044b4 	movhi	r4,33042
811023d4:	2122e504 	addi	r4,r4,-29804
811023d8:	1106c040 	call	81106c04 <printf>
811023dc:	00000306 	br	811023ec <DDR2_MEMORY_READ_TEST+0x370>
  } else {
    printf("DDR2 read test fail\n");
811023e0:	012044b4 	movhi	r4,33042
811023e4:	2122f104 	addi	r4,r4,-29756
811023e8:	1106d200 	call	81106d20 <puts>
  }
  printf("\n");
811023ec:	01000284 	movi	r4,10
811023f0:	1106c480 	call	81106c48 <putchar>

  return bSuccess;
811023f4:	e0bfe517 	ldw	r2,-108(fp)
}
811023f8:	e6fffe04 	addi	sp,fp,-8
811023fc:	dfc00317 	ldw	ra,12(sp)
81102400:	df000217 	ldw	fp,8(sp)
81102404:	dc400117 	ldw	r17,4(sp)
81102408:	dc000017 	ldw	r16,0(sp)
8110240c:	dec00404 	addi	sp,sp,16
81102410:	f800283a 	ret

81102414 <DDR2_MEMORY_RANDOM_WRITE_TEST>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_WRITE_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
81102414:	deffed04 	addi	sp,sp,-76
81102418:	dfc01215 	stw	ra,72(sp)
8110241c:	df001115 	stw	fp,68(sp)
81102420:	dcc01015 	stw	r19,64(sp)
81102424:	dc800f15 	stw	r18,60(sp)
81102428:	dc400e15 	stw	r17,56(sp)
8110242c:	dc000d15 	stw	r16,52(sp)
81102430:	df001104 	addi	fp,sp,68
81102434:	2005883a 	mov	r2,r4
81102438:	e17ffa15 	stw	r5,-24(fp)
8110243c:	e1bffb15 	stw	r6,-20(fp)
81102440:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Write Test =====\n");
81102444:	012044b4 	movhi	r4,33042
81102448:	2122f604 	addi	r4,r4,-29736
8110244c:	1106d200 	call	81106d20 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81102450:	00800044 	movi	r2,1
81102454:	e0bff415 	stw	r2,-48(fp)
  switch (MemoryId) {
81102458:	e0bff903 	ldbu	r2,-28(fp)
8110245c:	10c00060 	cmpeqi	r3,r2,1
81102460:	1800031e 	bne	r3,zero,81102470 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x5c>
81102464:	108000a0 	cmpeqi	r2,r2,2
81102468:	1000081e 	bne	r2,zero,8110248c <DDR2_MEMORY_RANDOM_WRITE_TEST+0x78>
8110246c:	00000e06 	br	811024a8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81102470:	e0bff903 	ldbu	r2,-28(fp)
81102474:	1009883a 	mov	r4,r2
81102478:	1101bd00 	call	81101bd0 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
8110247c:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81102480:	00a00034 	movhi	r2,32768
81102484:	e0bff015 	stw	r2,-64(fp)
    break;
81102488:	00000d06 	br	811024c0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
8110248c:	e0bff903 	ldbu	r2,-28(fp)
81102490:	1009883a 	mov	r4,r2
81102494:	1101bd00 	call	81101bd0 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81102498:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
8110249c:	00a00034 	movhi	r2,32768
811024a0:	e0bff015 	stw	r2,-64(fp)
    break;
811024a4:	00000606 	br	811024c0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    default:
      bSuccess = FALSE;
811024a8:	e03ff415 	stw	zero,-48(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
811024ac:	012044b4 	movhi	r4,33042
811024b0:	2120ae04 	addi	r4,r4,-32072
811024b4:	1106d200 	call	81106d20 <puts>
      return bSuccess;
811024b8:	e0bff417 	ldw	r2,-48(fp)
811024bc:	00008406 	br	811026d0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2bc>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
811024c0:	e0bff017 	ldw	r2,-64(fp)
811024c4:	1004d53a 	srli	r2,r2,20
811024c8:	100b883a 	mov	r5,r2
811024cc:	012044b4 	movhi	r4,33042
811024d0:	2122a804 	addi	r4,r4,-30048
811024d4:	1106c040 	call	81106c04 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
811024d8:	d0a02417 	ldw	r2,-32624(gp)
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  InitialState = alt_nticks();
811024dc:	d0a01815 	stw	r2,-32672(gp)
  CurrentState = InitialState;
811024e0:	d0a01817 	ldw	r2,-32672(gp)
811024e4:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
811024e8:	e0ffef17 	ldw	r3,-68(fp)
811024ec:	e0bff017 	ldw	r2,-64(fp)
811024f0:	1885883a 	add	r2,r3,r2
811024f4:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
811024f8:	e0fff017 	ldw	r3,-64(fp)
811024fc:	00b33374 	movhi	r2,52429
81102500:	10b33344 	addi	r2,r2,-13107
81102504:	1888383a 	mulxuu	r4,r3,r2
81102508:	1885383a 	mul	r2,r3,r2
8110250c:	1025883a 	mov	r18,r2
81102510:	2027883a 	mov	r19,r4
81102514:	9806d13a 	srli	r3,r19,4
81102518:	e0bfef17 	ldw	r2,-68(fp)
8110251c:	1885883a 	add	r2,r3,r2
81102520:	e0bff215 	stw	r2,-56(fp)
  Percentage = 5;
81102524:	00800144 	movi	r2,5
81102528:	e0bff305 	stb	r2,-52(fp)
  printf("Writing to memory...\n");
8110252c:	012044b4 	movhi	r4,33042
81102530:	21230204 	addi	r4,r4,-29688
81102534:	1106d200 	call	81106d20 <puts>
  if (bVerbose == DDR2_VERBOSE) {
81102538:	e0bffa17 	ldw	r2,-24(fp)
8110253c:	10800058 	cmpnei	r2,r2,1
81102540:	1000031e 	bne	r2,zero,81102550 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x13c>
    printf("00%%..");
81102544:	012044b4 	movhi	r4,33042
81102548:	21230804 	addi	r4,r4,-29664
8110254c:	1106c040 	call	81106c04 <printf>
  }
  int TimeStart, TimeElapsed = 0;
81102550:	e03ff615 	stw	zero,-40(fp)
81102554:	d0a02417 	ldw	r2,-32624(gp)

  TimeStart = alt_nticks();
81102558:	e0bff715 	stw	r2,-36(fp)
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
8110255c:	e0bfef17 	ldw	r2,-68(fp)
81102560:	e0bff115 	stw	r2,-60(fp)
81102564:	00002506 	br	811025fc <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1e8>
    *pDestination = xorshift32(&CurrentState);
81102568:	e0bff804 	addi	r2,fp,-32
8110256c:	1009883a 	mov	r4,r2
81102570:	11029c40 	call	811029c4 <xorshift32>
81102574:	1007883a 	mov	r3,r2
81102578:	e0bff117 	ldw	r2,-60(fp)
8110257c:	10c00015 	stw	r3,0(r2)
    if ((bVerbose == DDR2_VERBOSE) & ((alt_u32)pDestination > NextMilestone)){
81102580:	e0bffa17 	ldw	r2,-24(fp)
81102584:	10800060 	cmpeqi	r2,r2,1
81102588:	1009883a 	mov	r4,r2
8110258c:	e0bff117 	ldw	r2,-60(fp)
81102590:	e0fff217 	ldw	r3,-56(fp)
81102594:	1885803a 	cmpltu	r2,r3,r2
81102598:	2084703a 	and	r2,r4,r2
8110259c:	10803fcc 	andi	r2,r2,255
811025a0:	10001326 	beq	r2,zero,811025f0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1dc>
      printf("..%02d%%..",Percentage);
811025a4:	e0bff303 	ldbu	r2,-52(fp)
811025a8:	100b883a 	mov	r5,r2
811025ac:	012044b4 	movhi	r4,33042
811025b0:	21230a04 	addi	r4,r4,-29656
811025b4:	1106c040 	call	81106c04 <printf>
	  NextMilestone += ByteLen/20;
811025b8:	e0fff017 	ldw	r3,-64(fp)
811025bc:	00b33374 	movhi	r2,52429
811025c0:	10b33344 	addi	r2,r2,-13107
811025c4:	1888383a 	mulxuu	r4,r3,r2
811025c8:	1885383a 	mul	r2,r3,r2
811025cc:	1021883a 	mov	r16,r2
811025d0:	2023883a 	mov	r17,r4
811025d4:	8804d13a 	srli	r2,r17,4
811025d8:	e0fff217 	ldw	r3,-56(fp)
811025dc:	1885883a 	add	r2,r3,r2
811025e0:	e0bff215 	stw	r2,-56(fp)
	  Percentage += 5;
811025e4:	e0bff303 	ldbu	r2,-52(fp)
811025e8:	10800144 	addi	r2,r2,5
811025ec:	e0bff305 	stb	r2,-52(fp)
    printf("00%%..");
  }
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
811025f0:	e0bff117 	ldw	r2,-60(fp)
811025f4:	10800104 	addi	r2,r2,4
811025f8:	e0bff115 	stw	r2,-60(fp)
811025fc:	e0fff117 	ldw	r3,-60(fp)
81102600:	e0bff517 	ldw	r2,-44(fp)
81102604:	18bfd836 	bltu	r3,r2,81102568 <__reset+0xfb0e2568>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  alt_dcache_flush_all();
81102608:	1112d100 	call	81112d10 <alt_dcache_flush_all>
  if (bVerbose == DDR2_VERBOSE) {
8110260c:	e0bffa17 	ldw	r2,-24(fp)
81102610:	10800058 	cmpnei	r2,r2,1
81102614:	1000031e 	bne	r2,zero,81102624 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x210>
    printf("..100%%\n");
81102618:	012044b4 	movhi	r4,33042
8110261c:	21230d04 	addi	r4,r4,-29644
81102620:	1106c040 	call	81106c04 <printf>
  }

  if (bSuccess){
81102624:	e0bff417 	ldw	r2,-48(fp)
81102628:	10002326 	beq	r2,zero,811026b8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2a4>
    if (bTime == TRUE){
8110262c:	e0bffb17 	ldw	r2,-20(fp)
81102630:	10800058 	cmpnei	r2,r2,1
81102634:	10001b1e 	bne	r2,zero,811026a4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x290>
81102638:	d0e02417 	ldw	r3,-32624(gp)
      TimeElapsed = alt_nticks() - TimeStart;
8110263c:	e0bff717 	ldw	r2,-36(fp)
81102640:	1885c83a 	sub	r2,r3,r2
81102644:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81102648:	e13ff617 	ldw	r4,-40(fp)
8110264c:	1105e440 	call	81105e44 <__floatsisf>
81102650:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81102654:	d0a02317 	ldw	r2,-32628(gp)
81102658:	1009883a 	mov	r4,r2
8110265c:	1105f680 	call	81105f68 <__floatunsisf>
81102660:	1007883a 	mov	r3,r2
81102664:	180b883a 	mov	r5,r3
81102668:	8009883a 	mov	r4,r16
8110266c:	11056080 	call	81105608 <__divsf3>
81102670:	1007883a 	mov	r3,r2
81102674:	1805883a 	mov	r2,r3
81102678:	1009883a 	mov	r4,r2
8110267c:	11067700 	call	81106770 <__extendsfdf2>
81102680:	1009883a 	mov	r4,r2
81102684:	180b883a 	mov	r5,r3
81102688:	200d883a 	mov	r6,r4
8110268c:	280f883a 	mov	r7,r5
81102690:	e17ff017 	ldw	r5,-64(fp)
81102694:	012044b4 	movhi	r4,33042
81102698:	2122b404 	addi	r4,r4,-30000
8110269c:	1106c040 	call	81106c04 <printf>
811026a0:	00000806 	br	811026c4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    } else {
      printf("DDR2 write test pass, size=%d bytes\n", ByteLen);
811026a4:	e17ff017 	ldw	r5,-64(fp)
811026a8:	012044b4 	movhi	r4,33042
811026ac:	21231004 	addi	r4,r4,-29632
811026b0:	1106c040 	call	81106c04 <printf>
811026b4:	00000306 	br	811026c4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    }
  } else {
    printf("DDR2 write test fail\n");
811026b8:	012044b4 	movhi	r4,33042
811026bc:	2122c004 	addi	r4,r4,-29952
811026c0:	1106d200 	call	81106d20 <puts>
  }
  printf("\n");
811026c4:	01000284 	movi	r4,10
811026c8:	1106c480 	call	81106c48 <putchar>

  return bSuccess;
811026cc:	e0bff417 	ldw	r2,-48(fp)
}
811026d0:	e6fffc04 	addi	sp,fp,-16
811026d4:	dfc00517 	ldw	ra,20(sp)
811026d8:	df000417 	ldw	fp,16(sp)
811026dc:	dcc00317 	ldw	r19,12(sp)
811026e0:	dc800217 	ldw	r18,8(sp)
811026e4:	dc400117 	ldw	r17,4(sp)
811026e8:	dc000017 	ldw	r16,0(sp)
811026ec:	dec00604 	addi	sp,sp,24
811026f0:	f800283a 	ret

811026f4 <DDR2_MEMORY_RANDOM_READ_TEST>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_READ_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
811026f4:	deffed04 	addi	sp,sp,-76
811026f8:	dfc01215 	stw	ra,72(sp)
811026fc:	df001115 	stw	fp,68(sp)
81102700:	dcc01015 	stw	r19,64(sp)
81102704:	dc800f15 	stw	r18,60(sp)
81102708:	dc400e15 	stw	r17,56(sp)
8110270c:	dc000d15 	stw	r16,52(sp)
81102710:	df001104 	addi	fp,sp,68
81102714:	2005883a 	mov	r2,r4
81102718:	e17ffa15 	stw	r5,-24(fp)
8110271c:	e1bffb15 	stw	r6,-20(fp)
81102720:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Read Test =====\n");
81102724:	012044b4 	movhi	r4,33042
81102728:	21231a04 	addi	r4,r4,-29592
8110272c:	1106d200 	call	81106d20 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81102730:	00800044 	movi	r2,1
81102734:	e0bfef15 	stw	r2,-68(fp)
  switch (MemoryId) {
81102738:	e0bff903 	ldbu	r2,-28(fp)
8110273c:	10c00060 	cmpeqi	r3,r2,1
81102740:	1800031e 	bne	r3,zero,81102750 <DDR2_MEMORY_RANDOM_READ_TEST+0x5c>
81102744:	108000a0 	cmpeqi	r2,r2,2
81102748:	1000081e 	bne	r2,zero,8110276c <DDR2_MEMORY_RANDOM_READ_TEST+0x78>
8110274c:	00000e06 	br	81102788 <DDR2_MEMORY_RANDOM_READ_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81102750:	e0bff903 	ldbu	r2,-28(fp)
81102754:	1009883a 	mov	r4,r2
81102758:	1101bd00 	call	81101bd0 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
8110275c:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81102760:	00a00034 	movhi	r2,32768
81102764:	e0bff115 	stw	r2,-60(fp)
    break;
81102768:	00000d06 	br	811027a0 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
8110276c:	e0bff903 	ldbu	r2,-28(fp)
81102770:	1009883a 	mov	r4,r2
81102774:	1101bd00 	call	81101bd0 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81102778:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
8110277c:	00a00034 	movhi	r2,32768
81102780:	e0bff115 	stw	r2,-60(fp)
    break;
81102784:	00000606 	br	811027a0 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    default:
      bSuccess = FALSE;
81102788:	e03fef15 	stw	zero,-68(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
8110278c:	012044b4 	movhi	r4,33042
81102790:	2120ae04 	addi	r4,r4,-32072
81102794:	1106d200 	call	81106d20 <puts>
      return bSuccess;
81102798:	e0bfef17 	ldw	r2,-68(fp)
8110279c:	00008006 	br	811029a0 <DDR2_MEMORY_RANDOM_READ_TEST+0x2ac>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
811027a0:	e0bff117 	ldw	r2,-60(fp)
811027a4:	1004d53a 	srli	r2,r2,20
811027a8:	100b883a 	mov	r5,r2
811027ac:	012044b4 	movhi	r4,33042
811027b0:	2122a804 	addi	r4,r4,-30048
811027b4:	1106c040 	call	81106c04 <printf>
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  CurrentState = InitialState;
811027b8:	d0a01817 	ldw	r2,-32672(gp)
811027bc:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
811027c0:	e0fff017 	ldw	r3,-64(fp)
811027c4:	e0bff117 	ldw	r2,-60(fp)
811027c8:	1885883a 	add	r2,r3,r2
811027cc:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
811027d0:	e0fff117 	ldw	r3,-60(fp)
811027d4:	00b33374 	movhi	r2,52429
811027d8:	10b33344 	addi	r2,r2,-13107
811027dc:	1888383a 	mulxuu	r4,r3,r2
811027e0:	1885383a 	mul	r2,r3,r2
811027e4:	1025883a 	mov	r18,r2
811027e8:	2027883a 	mov	r19,r4
811027ec:	9806d13a 	srli	r3,r19,4
811027f0:	e0bff017 	ldw	r2,-64(fp)
811027f4:	1885883a 	add	r2,r3,r2
811027f8:	e0bff315 	stw	r2,-52(fp)
  Percentage = 5;
811027fc:	00800144 	movi	r2,5
81102800:	e0bff405 	stb	r2,-48(fp)
  printf("Reading from memory...\n");
81102804:	012044b4 	movhi	r4,33042
81102808:	21232604 	addi	r4,r4,-29544
8110280c:	1106d200 	call	81106d20 <puts>
  if (bVerbose == DDR2_VERBOSE) {
81102810:	e0bffa17 	ldw	r2,-24(fp)
81102814:	10800058 	cmpnei	r2,r2,1
81102818:	1000031e 	bne	r2,zero,81102828 <DDR2_MEMORY_RANDOM_READ_TEST+0x134>
    printf("00%%..");
8110281c:	012044b4 	movhi	r4,33042
81102820:	21230804 	addi	r4,r4,-29664
81102824:	1106c040 	call	81106c04 <printf>
  }
  
  int TimeStart, TimeElapsed = 0;
81102828:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8110282c:	d0a02417 	ldw	r2,-32624(gp)

  TimeStart = alt_nticks();
81102830:	e0bff715 	stw	r2,-36(fp)
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
81102834:	e0bff017 	ldw	r2,-64(fp)
81102838:	e0bff215 	stw	r2,-56(fp)
8110283c:	00002406 	br	811028d0 <DDR2_MEMORY_RANDOM_READ_TEST+0x1dc>
    if (xorshift32(&CurrentState) != *pSource){
81102840:	e0bff804 	addi	r2,fp,-32
81102844:	1009883a 	mov	r4,r2
81102848:	11029c40 	call	811029c4 <xorshift32>
8110284c:	1007883a 	mov	r3,r2
81102850:	e0bff217 	ldw	r2,-56(fp)
81102854:	10800017 	ldw	r2,0(r2)
81102858:	18800126 	beq	r3,r2,81102860 <DDR2_MEMORY_RANDOM_READ_TEST+0x16c>
      bSuccess = FALSE;
8110285c:	e03fef15 	stw	zero,-68(fp)
	  if (bVerbose == DDR2_VERBOSE) {
        //printf("Failed to read adress 0x%08X\n", pSource);
      }
    }
    if ((bVerbose == DDR2_VERBOSE) && ((alt_u32)pSource > NextMilestone)){
81102860:	e0bffa17 	ldw	r2,-24(fp)
81102864:	10800058 	cmpnei	r2,r2,1
81102868:	1000161e 	bne	r2,zero,811028c4 <DDR2_MEMORY_RANDOM_READ_TEST+0x1d0>
8110286c:	e0bff217 	ldw	r2,-56(fp)
81102870:	e0fff317 	ldw	r3,-52(fp)
81102874:	1880132e 	bgeu	r3,r2,811028c4 <DDR2_MEMORY_RANDOM_READ_TEST+0x1d0>
      printf("..%02d%%..",Percentage);
81102878:	e0bff403 	ldbu	r2,-48(fp)
8110287c:	100b883a 	mov	r5,r2
81102880:	012044b4 	movhi	r4,33042
81102884:	21230a04 	addi	r4,r4,-29656
81102888:	1106c040 	call	81106c04 <printf>
	  NextMilestone += ByteLen/20;
8110288c:	e0fff117 	ldw	r3,-60(fp)
81102890:	00b33374 	movhi	r2,52429
81102894:	10b33344 	addi	r2,r2,-13107
81102898:	1888383a 	mulxuu	r4,r3,r2
8110289c:	1885383a 	mul	r2,r3,r2
811028a0:	1021883a 	mov	r16,r2
811028a4:	2023883a 	mov	r17,r4
811028a8:	8804d13a 	srli	r2,r17,4
811028ac:	e0fff317 	ldw	r3,-52(fp)
811028b0:	1885883a 	add	r2,r3,r2
811028b4:	e0bff315 	stw	r2,-52(fp)
	  Percentage += 5;
811028b8:	e0bff403 	ldbu	r2,-48(fp)
811028bc:	10800144 	addi	r2,r2,5
811028c0:	e0bff405 	stb	r2,-48(fp)
  }
  
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
811028c4:	e0bff217 	ldw	r2,-56(fp)
811028c8:	10800104 	addi	r2,r2,4
811028cc:	e0bff215 	stw	r2,-56(fp)
811028d0:	e0fff217 	ldw	r3,-56(fp)
811028d4:	e0bff517 	ldw	r2,-44(fp)
811028d8:	18bfd936 	bltu	r3,r2,81102840 <__reset+0xfb0e2840>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  if (bVerbose == DDR2_VERBOSE) {
811028dc:	e0bffa17 	ldw	r2,-24(fp)
811028e0:	10800058 	cmpnei	r2,r2,1
811028e4:	1000031e 	bne	r2,zero,811028f4 <DDR2_MEMORY_RANDOM_READ_TEST+0x200>
    printf("..100%%\n");
811028e8:	012044b4 	movhi	r4,33042
811028ec:	21230d04 	addi	r4,r4,-29644
811028f0:	1106c040 	call	81106c04 <printf>
  }

  if (bSuccess){
811028f4:	e0bfef17 	ldw	r2,-68(fp)
811028f8:	10002326 	beq	r2,zero,81102988 <DDR2_MEMORY_RANDOM_READ_TEST+0x294>
    if (bTime == TRUE){
811028fc:	e0bffb17 	ldw	r2,-20(fp)
81102900:	10800058 	cmpnei	r2,r2,1
81102904:	10001b1e 	bne	r2,zero,81102974 <DDR2_MEMORY_RANDOM_READ_TEST+0x280>
81102908:	d0e02417 	ldw	r3,-32624(gp)
      TimeElapsed = alt_nticks() - TimeStart;
8110290c:	e0bff717 	ldw	r2,-36(fp)
81102910:	1885c83a 	sub	r2,r3,r2
81102914:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81102918:	e13ff617 	ldw	r4,-40(fp)
8110291c:	1105e440 	call	81105e44 <__floatsisf>
81102920:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81102924:	d0a02317 	ldw	r2,-32628(gp)
81102928:	1009883a 	mov	r4,r2
8110292c:	1105f680 	call	81105f68 <__floatunsisf>
81102930:	1007883a 	mov	r3,r2
81102934:	180b883a 	mov	r5,r3
81102938:	8009883a 	mov	r4,r16
8110293c:	11056080 	call	81105608 <__divsf3>
81102940:	1007883a 	mov	r3,r2
81102944:	1805883a 	mov	r2,r3
81102948:	1009883a 	mov	r4,r2
8110294c:	11067700 	call	81106770 <__extendsfdf2>
81102950:	1009883a 	mov	r4,r2
81102954:	180b883a 	mov	r5,r3
81102958:	200d883a 	mov	r6,r4
8110295c:	280f883a 	mov	r7,r5
81102960:	e17ff117 	ldw	r5,-60(fp)
81102964:	012044b4 	movhi	r4,33042
81102968:	2122e504 	addi	r4,r4,-29804
8110296c:	1106c040 	call	81106c04 <printf>
81102970:	00000806 	br	81102994 <DDR2_MEMORY_RANDOM_READ_TEST+0x2a0>
    } else {
      printf("DDR2 read test pass, size=%d bytes\n", ByteLen);
81102974:	e17ff117 	ldw	r5,-60(fp)
81102978:	012044b4 	movhi	r4,33042
8110297c:	21232c04 	addi	r4,r4,-29520
81102980:	1106c040 	call	81106c04 <printf>
81102984:	00000306 	br	81102994 <DDR2_MEMORY_RANDOM_READ_TEST+0x2a0>
    }
  } else {
    printf("DDR2 read test fail\n");
81102988:	012044b4 	movhi	r4,33042
8110298c:	2122f104 	addi	r4,r4,-29756
81102990:	1106d200 	call	81106d20 <puts>
  }
  printf("\n");
81102994:	01000284 	movi	r4,10
81102998:	1106c480 	call	81106c48 <putchar>

  return bSuccess;
8110299c:	e0bfef17 	ldw	r2,-68(fp)
}
811029a0:	e6fffc04 	addi	sp,fp,-16
811029a4:	dfc00517 	ldw	ra,20(sp)
811029a8:	df000417 	ldw	fp,16(sp)
811029ac:	dcc00317 	ldw	r19,12(sp)
811029b0:	dc800217 	ldw	r18,8(sp)
811029b4:	dc400117 	ldw	r17,4(sp)
811029b8:	dc000017 	ldw	r16,0(sp)
811029bc:	dec00604 	addi	sp,sp,24
811029c0:	f800283a 	ret

811029c4 <xorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
  *
 * @retval Nmero aleatrio resultate do RNG
 *
 */
alt_u32 xorshift32(alt_u32 *State){
811029c4:	defffd04 	addi	sp,sp,-12
811029c8:	df000215 	stw	fp,8(sp)
811029cc:	df000204 	addi	fp,sp,8
811029d0:	e13fff15 	stw	r4,-4(fp)

  alt_u32 x = *State;
811029d4:	e0bfff17 	ldw	r2,-4(fp)
811029d8:	10800017 	ldw	r2,0(r2)
811029dc:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 13;
811029e0:	e0bffe17 	ldw	r2,-8(fp)
811029e4:	1004937a 	slli	r2,r2,13
811029e8:	e0fffe17 	ldw	r3,-8(fp)
811029ec:	1884f03a 	xor	r2,r3,r2
811029f0:	e0bffe15 	stw	r2,-8(fp)
  x ^= x >> 17;
811029f4:	e0bffe17 	ldw	r2,-8(fp)
811029f8:	1004d47a 	srli	r2,r2,17
811029fc:	e0fffe17 	ldw	r3,-8(fp)
81102a00:	1884f03a 	xor	r2,r3,r2
81102a04:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 5;
81102a08:	e0bffe17 	ldw	r2,-8(fp)
81102a0c:	1004917a 	slli	r2,r2,5
81102a10:	e0fffe17 	ldw	r3,-8(fp)
81102a14:	1884f03a 	xor	r2,r3,r2
81102a18:	e0bffe15 	stw	r2,-8(fp)
  *State = x;
81102a1c:	e0bfff17 	ldw	r2,-4(fp)
81102a20:	e0fffe17 	ldw	r3,-8(fp)
81102a24:	10c00015 	stw	r3,0(r2)

  return x;
81102a28:	e0bffe17 	ldw	r2,-8(fp)
}
81102a2c:	e037883a 	mov	sp,fp
81102a30:	df000017 	ldw	fp,0(sp)
81102a34:	dec00104 	addi	sp,sp,4
81102a38:	f800283a 	ret

81102a3c <DMA_OPEN_DEVICE>:
 * @param [in] DmaName  String com o nome do DMA (XXX_CSR_NAME)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_OPEN_DEVICE(alt_msgdma_dev **DmaDevice, const char* DmaName){
81102a3c:	defffb04 	addi	sp,sp,-20
81102a40:	dfc00415 	stw	ra,16(sp)
81102a44:	df000315 	stw	fp,12(sp)
81102a48:	df000304 	addi	fp,sp,12
81102a4c:	e13ffe15 	stw	r4,-8(fp)
81102a50:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
81102a54:	00800044 	movi	r2,1
81102a58:	e0bffd15 	stw	r2,-12(fp)
  
  //Open DMA based on name

  *DmaDevice = alt_msgdma_open((char *)DmaName);
81102a5c:	e13fff17 	ldw	r4,-4(fp)
81102a60:	1116c080 	call	81116c08 <alt_msgdma_open>
81102a64:	1007883a 	mov	r3,r2
81102a68:	e0bffe17 	ldw	r2,-8(fp)
81102a6c:	10c00015 	stw	r3,0(r2)
  
  //Check if DMA opened correctly;
  if(*DmaDevice == NULL){
81102a70:	e0bffe17 	ldw	r2,-8(fp)
81102a74:	10800017 	ldw	r2,0(r2)
81102a78:	1000011e 	bne	r2,zero,81102a80 <DMA_OPEN_DEVICE+0x44>
    bSuccess = FALSE;
81102a7c:	e03ffd15 	stw	zero,-12(fp)
  }
  
  return bSuccess;
81102a80:	e0bffd17 	ldw	r2,-12(fp)
}
81102a84:	e037883a 	mov	sp,fp
81102a88:	dfc00117 	ldw	ra,4(sp)
81102a8c:	df000017 	ldw	fp,0(sp)
81102a90:	dec00204 	addi	sp,sp,8
81102a94:	f800283a 	ret

81102a98 <DMA_CONFIG>:
 * @param [in] ConfigMask  Mascara com as configuraes do DMA (overwrite)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_CONFIG(alt_msgdma_dev *DmaDevice, alt_u32 ConfigMask){
81102a98:	defffc04 	addi	sp,sp,-16
81102a9c:	df000315 	stw	fp,12(sp)
81102aa0:	df000304 	addi	fp,sp,12
81102aa4:	e13ffe15 	stw	r4,-8(fp)
81102aa8:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
81102aac:	00800044 	movi	r2,1
81102ab0:	e0bffd15 	stw	r2,-12(fp)
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ConfigMask);
81102ab4:	e0bffe17 	ldw	r2,-8(fp)
81102ab8:	10800317 	ldw	r2,12(r2)
81102abc:	10800104 	addi	r2,r2,4
81102ac0:	e0ffff17 	ldw	r3,-4(fp)
81102ac4:	10c00035 	stwio	r3,0(r2)
  return bSuccess;
81102ac8:	e0bffd17 	ldw	r2,-12(fp)
}
81102acc:	e037883a 	mov	sp,fp
81102ad0:	df000017 	ldw	fp,0(sp)
81102ad4:	dec00104 	addi	sp,sp,4
81102ad8:	f800283a 	ret

81102adc <DMA_BUSY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : DMA Ocupado
 *
 */
bool DMA_BUSY(alt_msgdma_dev *DmaDevice){
81102adc:	defffd04 	addi	sp,sp,-12
81102ae0:	df000215 	stw	fp,8(sp)
81102ae4:	df000204 	addi	fp,sp,8
81102ae8:	e13fff15 	stw	r4,-4(fp)
  bool bBusy = FALSE;
81102aec:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK){
81102af0:	e0bfff17 	ldw	r2,-4(fp)
81102af4:	10800317 	ldw	r2,12(r2)
81102af8:	10800037 	ldwio	r2,0(r2)
81102afc:	1080004c 	andi	r2,r2,1
81102b00:	10000226 	beq	r2,zero,81102b0c <DMA_BUSY+0x30>
    bBusy = TRUE;
81102b04:	00800044 	movi	r2,1
81102b08:	e0bffe15 	stw	r2,-8(fp)
  }
  return bBusy;
81102b0c:	e0bffe17 	ldw	r2,-8(fp)
}
81102b10:	e037883a 	mov	sp,fp
81102b14:	df000017 	ldw	fp,0(sp)
81102b18:	dec00104 	addi	sp,sp,4
81102b1c:	f800283a 	ret

81102b20 <DMA_DESCRIPTOR_BUFFER_FULL>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Cheio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_FULL(alt_msgdma_dev *DmaDevice){
81102b20:	defffd04 	addi	sp,sp,-12
81102b24:	df000215 	stw	fp,8(sp)
81102b28:	df000204 	addi	fp,sp,8
81102b2c:	e13fff15 	stw	r4,-4(fp)
  bool bFull = FALSE;
81102b30:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK){
81102b34:	e0bfff17 	ldw	r2,-4(fp)
81102b38:	10800317 	ldw	r2,12(r2)
81102b3c:	10800037 	ldwio	r2,0(r2)
81102b40:	1080010c 	andi	r2,r2,4
81102b44:	10000226 	beq	r2,zero,81102b50 <DMA_DESCRIPTOR_BUFFER_FULL+0x30>
    bFull = TRUE;
81102b48:	00800044 	movi	r2,1
81102b4c:	e0bffe15 	stw	r2,-8(fp)
  }
  return bFull;
81102b50:	e0bffe17 	ldw	r2,-8(fp)
}
81102b54:	e037883a 	mov	sp,fp
81102b58:	df000017 	ldw	fp,0(sp)
81102b5c:	dec00104 	addi	sp,sp,4
81102b60:	f800283a 	ret

81102b64 <DMA_DESCRIPTOR_BUFFER_EMPTY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Vazio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_EMPTY(alt_msgdma_dev *DmaDevice){
81102b64:	defffd04 	addi	sp,sp,-12
81102b68:	df000215 	stw	fp,8(sp)
81102b6c:	df000204 	addi	fp,sp,8
81102b70:	e13fff15 	stw	r4,-4(fp)
  bool bEmpty = FALSE;
81102b74:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_EMPTY_MASK){
81102b78:	e0bfff17 	ldw	r2,-4(fp)
81102b7c:	10800317 	ldw	r2,12(r2)
81102b80:	10800037 	ldwio	r2,0(r2)
81102b84:	1080008c 	andi	r2,r2,2
81102b88:	10000226 	beq	r2,zero,81102b94 <DMA_DESCRIPTOR_BUFFER_EMPTY+0x30>
    bEmpty = TRUE;
81102b8c:	00800044 	movi	r2,1
81102b90:	e0bffe15 	stw	r2,-8(fp)
  }
  return bEmpty;
81102b94:	e0bffe17 	ldw	r2,-8(fp)
}
81102b98:	e037883a 	mov	sp,fp
81102b9c:	df000017 	ldw	fp,0(sp)
81102ba0:	dec00104 	addi	sp,sp,4
81102ba4:	f800283a 	ret

81102ba8 <DMA_DISPATCHER_STOP>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_STOP(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
81102ba8:	defffa04 	addi	sp,sp,-24
81102bac:	dfc00515 	stw	ra,20(sp)
81102bb0:	df000415 	stw	fp,16(sp)
81102bb4:	df000404 	addi	fp,sp,16
81102bb8:	e13ffd15 	stw	r4,-12(fp)
81102bbc:	e17ffe15 	stw	r5,-8(fp)
81102bc0:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
81102bc4:	00800044 	movi	r2,1
81102bc8:	e0bffc15 	stw	r2,-16(fp)
  
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
81102bcc:	e0bffd17 	ldw	r2,-12(fp)
81102bd0:	10800317 	ldw	r2,12(r2)
81102bd4:	10800104 	addi	r2,r2,4
81102bd8:	00c00044 	movi	r3,1
81102bdc:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
81102be0:	e0bffe17 	ldw	r2,-8(fp)
81102be4:	10800058 	cmpnei	r2,r2,1
81102be8:	10000f1e 	bne	r2,zero,81102c28 <DMA_DISPATCHER_STOP+0x80>
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
81102bec:	00000806 	br	81102c10 <DMA_DISPATCHER_STOP+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81102bf0:	e0bfff17 	ldw	r2,-4(fp)
81102bf4:	1000031e 	bne	r2,zero,81102c04 <DMA_DISPATCHER_STOP+0x5c>
        usleep(1);
81102bf8:	01000044 	movi	r4,1
81102bfc:	11134ec0 	call	811134ec <usleep>
81102c00:	00000306 	br	81102c10 <DMA_DISPATCHER_STOP+0x68>
      } else {
        usleep(WaitPeriodUs);
81102c04:	e0bfff17 	ldw	r2,-4(fp)
81102c08:	1009883a 	mov	r4,r2
81102c0c:	11134ec0 	call	811134ec <usleep>
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
81102c10:	e0bffd17 	ldw	r2,-12(fp)
81102c14:	10800317 	ldw	r2,12(r2)
81102c18:	10800037 	ldwio	r2,0(r2)
81102c1c:	1080080c 	andi	r2,r2,32
81102c20:	103ff31e 	bne	r2,zero,81102bf0 <__reset+0xfb0e2bf0>
81102c24:	00000206 	br	81102c30 <DMA_DISPATCHER_STOP+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
81102c28:	e0bffc17 	ldw	r2,-16(fp)
81102c2c:	00000106 	br	81102c34 <DMA_DISPATCHER_STOP+0x8c>
  }
  
  return bSuccess;
81102c30:	e0bffc17 	ldw	r2,-16(fp)
}
81102c34:	e037883a 	mov	sp,fp
81102c38:	dfc00117 	ldw	ra,4(sp)
81102c3c:	df000017 	ldw	fp,0(sp)
81102c40:	dec00204 	addi	sp,sp,8
81102c44:	f800283a 	ret

81102c48 <DMA_DISPATCHER_RESET>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_RESET(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
81102c48:	defffa04 	addi	sp,sp,-24
81102c4c:	dfc00515 	stw	ra,20(sp)
81102c50:	df000415 	stw	fp,16(sp)
81102c54:	df000404 	addi	fp,sp,16
81102c58:	e13ffd15 	stw	r4,-12(fp)
81102c5c:	e17ffe15 	stw	r5,-8(fp)
81102c60:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
81102c64:	00800044 	movi	r2,1
81102c68:	e0bffc15 	stw	r2,-16(fp)
  
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
81102c6c:	e0bffd17 	ldw	r2,-12(fp)
81102c70:	10800317 	ldw	r2,12(r2)
81102c74:	10800104 	addi	r2,r2,4
81102c78:	00c00084 	movi	r3,2
81102c7c:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
81102c80:	e0bffe17 	ldw	r2,-8(fp)
81102c84:	10800058 	cmpnei	r2,r2,1
81102c88:	10000f1e 	bne	r2,zero,81102cc8 <DMA_DISPATCHER_RESET+0x80>
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
81102c8c:	00000806 	br	81102cb0 <DMA_DISPATCHER_RESET+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81102c90:	e0bfff17 	ldw	r2,-4(fp)
81102c94:	1000031e 	bne	r2,zero,81102ca4 <DMA_DISPATCHER_RESET+0x5c>
        usleep(1);
81102c98:	01000044 	movi	r4,1
81102c9c:	11134ec0 	call	811134ec <usleep>
81102ca0:	00000306 	br	81102cb0 <DMA_DISPATCHER_RESET+0x68>
      } else {
        usleep(WaitPeriodUs);
81102ca4:	e0bfff17 	ldw	r2,-4(fp)
81102ca8:	1009883a 	mov	r4,r2
81102cac:	11134ec0 	call	811134ec <usleep>
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
81102cb0:	e0bffd17 	ldw	r2,-12(fp)
81102cb4:	10800317 	ldw	r2,12(r2)
81102cb8:	10800037 	ldwio	r2,0(r2)
81102cbc:	1080100c 	andi	r2,r2,64
81102cc0:	103ff31e 	bne	r2,zero,81102c90 <__reset+0xfb0e2c90>
81102cc4:	00000206 	br	81102cd0 <DMA_DISPATCHER_RESET+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
81102cc8:	e0bffc17 	ldw	r2,-16(fp)
81102ccc:	00000106 	br	81102cd4 <DMA_DISPATCHER_RESET+0x8c>
  }
  
  return bSuccess;
81102cd0:	e0bffc17 	ldw	r2,-16(fp)
}
81102cd4:	e037883a 	mov	sp,fp
81102cd8:	dfc00117 	ldw	ra,4(sp)
81102cdc:	df000017 	ldw	fp,0(sp)
81102ce0:	dec00204 	addi	sp,sp,8
81102ce4:	f800283a 	ret

81102ce8 <DMA_SINGLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_SINGLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddress, alt_u32 DestinationAddress, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
81102ce8:	defff604 	addi	sp,sp,-40
81102cec:	dfc00915 	stw	ra,36(sp)
81102cf0:	df000815 	stw	fp,32(sp)
81102cf4:	dc000715 	stw	r16,28(sp)
81102cf8:	df000804 	addi	fp,sp,32
81102cfc:	e13ffb15 	stw	r4,-20(fp)
81102d00:	e17ffc15 	stw	r5,-16(fp)
81102d04:	e1bffd15 	stw	r6,-12(fp)
81102d08:	e1fffe15 	stw	r7,-8(fp)
81102d0c:	defff804 	addi	sp,sp,-32
81102d10:	d8800204 	addi	r2,sp,8
81102d14:	108003c4 	addi	r2,r2,15
81102d18:	1004d13a 	srli	r2,r2,4
81102d1c:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
81102d20:	00800044 	movi	r2,1
81102d24:	e0bffa15 	stw	r2,-24(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;

  if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddress, (alt_u32 *)DestinationAddress, TransferSize, ControlBits) != 0){
81102d28:	e0fffc17 	ldw	r3,-16(fp)
81102d2c:	e13ffd17 	ldw	r4,-12(fp)
81102d30:	e0800217 	ldw	r2,8(fp)
81102d34:	d8800115 	stw	r2,4(sp)
81102d38:	e0bffe17 	ldw	r2,-8(fp)
81102d3c:	d8800015 	stw	r2,0(sp)
81102d40:	200f883a 	mov	r7,r4
81102d44:	180d883a 	mov	r6,r3
81102d48:	800b883a 	mov	r5,r16
81102d4c:	e13ffb17 	ldw	r4,-20(fp)
81102d50:	1115cec0 	call	81115cec <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81102d54:	10000326 	beq	r2,zero,81102d64 <DMA_SINGLE_TRANSFER+0x7c>
    bSuccess = FALSE;
81102d58:	e03ffa15 	stw	zero,-24(fp)
    return bSuccess;
81102d5c:	e0bffa17 	ldw	r2,-24(fp)
81102d60:	00001e06 	br	81102ddc <DMA_SINGLE_TRANSFER+0xf4>
  } else {
    if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
81102d64:	800b883a 	mov	r5,r16
81102d68:	e13ffb17 	ldw	r4,-20(fp)
81102d6c:	1116e200 	call	81116e20 <alt_msgdma_standard_descriptor_async_transfer>
81102d70:	10000326 	beq	r2,zero,81102d80 <DMA_SINGLE_TRANSFER+0x98>
      bSuccess = FALSE;
81102d74:	e03ffa15 	stw	zero,-24(fp)
      return bSuccess;
81102d78:	e0bffa17 	ldw	r2,-24(fp)
81102d7c:	00001706 	br	81102ddc <DMA_SINGLE_TRANSFER+0xf4>
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
81102d80:	e0bffa17 	ldw	r2,-24(fp)
81102d84:	10800060 	cmpeqi	r2,r2,1
81102d88:	1007883a 	mov	r3,r2
81102d8c:	e0800317 	ldw	r2,12(fp)
81102d90:	10800060 	cmpeqi	r2,r2,1
81102d94:	1884703a 	and	r2,r3,r2
81102d98:	10803fcc 	andi	r2,r2,255
81102d9c:	10000e26 	beq	r2,zero,81102dd8 <DMA_SINGLE_TRANSFER+0xf0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81102da0:	00000806 	br	81102dc4 <DMA_SINGLE_TRANSFER+0xdc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81102da4:	e0800417 	ldw	r2,16(fp)
81102da8:	1000031e 	bne	r2,zero,81102db8 <DMA_SINGLE_TRANSFER+0xd0>
        usleep(1000);
81102dac:	0100fa04 	movi	r4,1000
81102db0:	11134ec0 	call	811134ec <usleep>
81102db4:	00000306 	br	81102dc4 <DMA_SINGLE_TRANSFER+0xdc>
      } else {
        usleep(WaitPeriodUs);
81102db8:	e0800417 	ldw	r2,16(fp)
81102dbc:	1009883a 	mov	r4,r2
81102dc0:	11134ec0 	call	811134ec <usleep>
      return bSuccess;
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81102dc4:	e0bffb17 	ldw	r2,-20(fp)
81102dc8:	10800317 	ldw	r2,12(r2)
81102dcc:	10800037 	ldwio	r2,0(r2)
81102dd0:	1080004c 	andi	r2,r2,1
81102dd4:	103ff31e 	bne	r2,zero,81102da4 <__reset+0xfb0e2da4>
        usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
81102dd8:	e0bffa17 	ldw	r2,-24(fp)
}
81102ddc:	e6ffff04 	addi	sp,fp,-4
81102de0:	dfc00217 	ldw	ra,8(sp)
81102de4:	df000117 	ldw	fp,4(sp)
81102de8:	dc000017 	ldw	r16,0(sp)
81102dec:	dec00304 	addi	sp,sp,12
81102df0:	f800283a 	ret

81102df4 <DMA_MULTIPLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
81102df4:	defff504 	addi	sp,sp,-44
81102df8:	dfc00a15 	stw	ra,40(sp)
81102dfc:	df000915 	stw	fp,36(sp)
81102e00:	dc000815 	stw	r16,32(sp)
81102e04:	df000904 	addi	fp,sp,36
81102e08:	e13ffb15 	stw	r4,-20(fp)
81102e0c:	e17ffc15 	stw	r5,-16(fp)
81102e10:	e1bffd15 	stw	r6,-12(fp)
81102e14:	3805883a 	mov	r2,r7
81102e18:	e0bffe05 	stb	r2,-8(fp)
81102e1c:	defff804 	addi	sp,sp,-32
81102e20:	d8800204 	addi	r2,sp,8
81102e24:	108003c4 	addi	r2,r2,15
81102e28:	1004d13a 	srli	r2,r2,4
81102e2c:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
81102e30:	00800044 	movi	r2,1
81102e34:	e0bff915 	stw	r2,-28(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;
81102e38:	e03ffa05 	stb	zero,-24(fp)

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
81102e3c:	00002506 	br	81102ed4 <DMA_MULTIPLE_TRANSFER+0xe0>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, (ControlBits | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_DONE_ENABLE_MASK)) != 0){
81102e40:	e0bffa03 	ldbu	r2,-24(fp)
81102e44:	1085883a 	add	r2,r2,r2
81102e48:	1085883a 	add	r2,r2,r2
81102e4c:	1007883a 	mov	r3,r2
81102e50:	e0bffc17 	ldw	r2,-16(fp)
81102e54:	10c5883a 	add	r2,r2,r3
81102e58:	10800017 	ldw	r2,0(r2)
81102e5c:	1009883a 	mov	r4,r2
81102e60:	e0bffa03 	ldbu	r2,-24(fp)
81102e64:	1085883a 	add	r2,r2,r2
81102e68:	1085883a 	add	r2,r2,r2
81102e6c:	1007883a 	mov	r3,r2
81102e70:	e0bffd17 	ldw	r2,-12(fp)
81102e74:	10c5883a 	add	r2,r2,r3
81102e78:	10800017 	ldw	r2,0(r2)
81102e7c:	1007883a 	mov	r3,r2
81102e80:	e0800317 	ldw	r2,12(fp)
81102e84:	10804034 	orhi	r2,r2,256
81102e88:	d8800115 	stw	r2,4(sp)
81102e8c:	e0800217 	ldw	r2,8(fp)
81102e90:	d8800015 	stw	r2,0(sp)
81102e94:	180f883a 	mov	r7,r3
81102e98:	200d883a 	mov	r6,r4
81102e9c:	800b883a 	mov	r5,r16
81102ea0:	e13ffb17 	ldw	r4,-20(fp)
81102ea4:	1115cec0 	call	81115cec <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81102ea8:	10000226 	beq	r2,zero,81102eb4 <DMA_MULTIPLE_TRANSFER+0xc0>
      bSuccess = FALSE;
81102eac:	e03ff915 	stw	zero,-28(fp)
81102eb0:	00000506 	br	81102ec8 <DMA_MULTIPLE_TRANSFER+0xd4>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
81102eb4:	800b883a 	mov	r5,r16
81102eb8:	e13ffb17 	ldw	r4,-20(fp)
81102ebc:	1116e200 	call	81116e20 <alt_msgdma_standard_descriptor_async_transfer>
81102ec0:	10000126 	beq	r2,zero,81102ec8 <DMA_MULTIPLE_TRANSFER+0xd4>
        bSuccess = FALSE;
81102ec4:	e03ff915 	stw	zero,-28(fp)
      }
    }
	i++;
81102ec8:	e0bffa03 	ldbu	r2,-24(fp)
81102ecc:	10800044 	addi	r2,r2,1
81102ed0:	e0bffa05 	stb	r2,-24(fp)
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
  bool bSuccess = TRUE;
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
81102ed4:	e0bff917 	ldw	r2,-28(fp)
81102ed8:	10800060 	cmpeqi	r2,r2,1
81102edc:	1009883a 	mov	r4,r2
81102ee0:	e0fffa03 	ldbu	r3,-24(fp)
81102ee4:	e0bffe03 	ldbu	r2,-8(fp)
81102ee8:	10bfffc4 	addi	r2,r2,-1
81102eec:	1884803a 	cmplt	r2,r3,r2
81102ef0:	2084703a 	and	r2,r4,r2
81102ef4:	10803fcc 	andi	r2,r2,255
81102ef8:	103fd11e 	bne	r2,zero,81102e40 <__reset+0xfb0e2e40>
        bSuccess = FALSE;
      }
    }
	i++;
  }
  if (bSuccess == TRUE){
81102efc:	e0bff917 	ldw	r2,-28(fp)
81102f00:	10800058 	cmpnei	r2,r2,1
81102f04:	1000211e 	bne	r2,zero,81102f8c <DMA_MULTIPLE_TRANSFER+0x198>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, ControlBits) != 0){
81102f08:	e0bffa03 	ldbu	r2,-24(fp)
81102f0c:	1085883a 	add	r2,r2,r2
81102f10:	1085883a 	add	r2,r2,r2
81102f14:	1007883a 	mov	r3,r2
81102f18:	e0bffc17 	ldw	r2,-16(fp)
81102f1c:	10c5883a 	add	r2,r2,r3
81102f20:	10800017 	ldw	r2,0(r2)
81102f24:	1009883a 	mov	r4,r2
81102f28:	e0bffa03 	ldbu	r2,-24(fp)
81102f2c:	1085883a 	add	r2,r2,r2
81102f30:	1085883a 	add	r2,r2,r2
81102f34:	1007883a 	mov	r3,r2
81102f38:	e0bffd17 	ldw	r2,-12(fp)
81102f3c:	10c5883a 	add	r2,r2,r3
81102f40:	10800017 	ldw	r2,0(r2)
81102f44:	1007883a 	mov	r3,r2
81102f48:	e0800317 	ldw	r2,12(fp)
81102f4c:	d8800115 	stw	r2,4(sp)
81102f50:	e0800217 	ldw	r2,8(fp)
81102f54:	d8800015 	stw	r2,0(sp)
81102f58:	180f883a 	mov	r7,r3
81102f5c:	200d883a 	mov	r6,r4
81102f60:	800b883a 	mov	r5,r16
81102f64:	e13ffb17 	ldw	r4,-20(fp)
81102f68:	1115cec0 	call	81115cec <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81102f6c:	10000226 	beq	r2,zero,81102f78 <DMA_MULTIPLE_TRANSFER+0x184>
      bSuccess = FALSE;
81102f70:	e03ff915 	stw	zero,-28(fp)
81102f74:	00000506 	br	81102f8c <DMA_MULTIPLE_TRANSFER+0x198>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
81102f78:	800b883a 	mov	r5,r16
81102f7c:	e13ffb17 	ldw	r4,-20(fp)
81102f80:	1116e200 	call	81116e20 <alt_msgdma_standard_descriptor_async_transfer>
81102f84:	10000126 	beq	r2,zero,81102f8c <DMA_MULTIPLE_TRANSFER+0x198>
        bSuccess = FALSE;
81102f88:	e03ff915 	stw	zero,-28(fp)
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
81102f8c:	e0bff917 	ldw	r2,-28(fp)
81102f90:	10800060 	cmpeqi	r2,r2,1
81102f94:	1007883a 	mov	r3,r2
81102f98:	e0800417 	ldw	r2,16(fp)
81102f9c:	10800060 	cmpeqi	r2,r2,1
81102fa0:	1884703a 	and	r2,r3,r2
81102fa4:	10803fcc 	andi	r2,r2,255
81102fa8:	10000e26 	beq	r2,zero,81102fe4 <DMA_MULTIPLE_TRANSFER+0x1f0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81102fac:	00000806 	br	81102fd0 <DMA_MULTIPLE_TRANSFER+0x1dc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81102fb0:	e0800517 	ldw	r2,20(fp)
81102fb4:	1000031e 	bne	r2,zero,81102fc4 <DMA_MULTIPLE_TRANSFER+0x1d0>
    	usleep(1000);
81102fb8:	0100fa04 	movi	r4,1000
81102fbc:	11134ec0 	call	811134ec <usleep>
81102fc0:	00000306 	br	81102fd0 <DMA_MULTIPLE_TRANSFER+0x1dc>
      } else {
    	usleep(WaitPeriodUs);
81102fc4:	e0800517 	ldw	r2,20(fp)
81102fc8:	1009883a 	mov	r4,r2
81102fcc:	11134ec0 	call	811134ec <usleep>
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81102fd0:	e0bffb17 	ldw	r2,-20(fp)
81102fd4:	10800317 	ldw	r2,12(r2)
81102fd8:	10800037 	ldwio	r2,0(r2)
81102fdc:	1080004c 	andi	r2,r2,1
81102fe0:	103ff31e 	bne	r2,zero,81102fb0 <__reset+0xfb0e2fb0>
    	usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
81102fe4:	e0bff917 	ldw	r2,-28(fp)
}
81102fe8:	e6ffff04 	addi	sp,fp,-4
81102fec:	dfc00217 	ldw	ra,8(sp)
81102ff0:	df000117 	ldw	fp,4(sp)
81102ff4:	dc000017 	ldw	r16,0(sp)
81102ff8:	dec00304 	addi	sp,sp,12
81102ffc:	f800283a 	ret

81103000 <POWER_Read>:
#include "sense.h"

bool POWER_Read(alt_u32 szVol[POWER_PORT_NUM]){
81103000:	deffef04 	addi	sp,sp,-68
81103004:	dfc01015 	stw	ra,64(sp)
81103008:	df000f15 	stw	fp,60(sp)
8110300c:	df000f04 	addi	fp,sp,60
81103010:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = TRUE;
81103014:	00800044 	movi	r2,1
81103018:	e0bff315 	stw	r2,-52(fp)
    int i,c, nPortIndex=0;
8110301c:	e03ff615 	stw	zero,-40(fp)
    int szPortNum[] = {POWER_DEVICE0_PORT_NUM, POWER_DEVICE1_PORT_NUM};
81103020:	00800204 	movi	r2,8
81103024:	e0bffc15 	stw	r2,-16(fp)
81103028:	00800104 	movi	r2,4
8110302c:	e0bffd15 	stw	r2,-12(fp)
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
81103030:	00800044 	movi	r2,1
81103034:	e0bff715 	stw	r2,-36(fp)
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
81103038:	00800044 	movi	r2,1
8110303c:	e0bff815 	stw	r2,-32(fp)
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
81103040:	e03ff915 	stw	zero,-28(fp)
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
81103044:	e03ff515 	stw	zero,-44(fp)
81103048:	00007106 	br	81103210 <POWER_Read+0x210>
        NextChannel = 0;
8110304c:	e03ffa05 	stb	zero,-24(fp)
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
81103050:	e0bff517 	ldw	r2,-44(fp)
81103054:	10c03fcc 	andi	r3,r2,255
81103058:	e13ffa03 	ldbu	r4,-24(fp)
8110305c:	e0bfff17 	ldw	r2,-4(fp)
81103060:	d8800115 	stw	r2,4(sp)
81103064:	e0bff917 	ldw	r2,-28(fp)
81103068:	d8800015 	stw	r2,0(sp)
8110306c:	e1fff817 	ldw	r7,-32(fp)
81103070:	e1bff717 	ldw	r6,-36(fp)
81103074:	200b883a 	mov	r5,r4
81103078:	1809883a 	mov	r4,r3
8110307c:	1100aa00 	call	81100aa0 <POWER_SPI_RW>
81103080:	e0bff315 	stw	r2,-52(fp)
        for(i=0;i<szPortNum[c] && bSuccess;i++){
81103084:	e03ff415 	stw	zero,-48(fp)
81103088:	00005306 	br	811031d8 <POWER_Read+0x1d8>
            NextChannel = i + 1;
8110308c:	e0bff417 	ldw	r2,-48(fp)
81103090:	10800044 	addi	r2,r2,1
81103094:	e0bffa05 	stb	r2,-24(fp)
            bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &Value32);
81103098:	e0bff517 	ldw	r2,-44(fp)
8110309c:	10c03fcc 	andi	r3,r2,255
811030a0:	e13ffa03 	ldbu	r4,-24(fp)
811030a4:	e0bffe04 	addi	r2,fp,-8
811030a8:	d8800115 	stw	r2,4(sp)
811030ac:	e0bff917 	ldw	r2,-28(fp)
811030b0:	d8800015 	stw	r2,0(sp)
811030b4:	e1fff817 	ldw	r7,-32(fp)
811030b8:	e1bff717 	ldw	r6,-36(fp)
811030bc:	200b883a 	mov	r5,r4
811030c0:	1809883a 	mov	r4,r3
811030c4:	1100aa00 	call	81100aa0 <POWER_SPI_RW>
811030c8:	e0bff315 	stw	r2,-52(fp)
            if (bSuccess){
811030cc:	e0bff317 	ldw	r2,-52(fp)
811030d0:	10003b26 	beq	r2,zero,811031c0 <POWER_Read+0x1c0>
                HEAD = (Value32 >> 30) & 0x03;
811030d4:	e0bffe17 	ldw	r2,-8(fp)
811030d8:	1004d7ba 	srli	r2,r2,30
811030dc:	e0bffa45 	stb	r2,-23(fp)
                Channel = (Value32 >> 1) & 0x07;
811030e0:	e0bffe17 	ldw	r2,-8(fp)
811030e4:	1004d07a 	srli	r2,r2,1
811030e8:	108001cc 	andi	r2,r2,7
811030ec:	e0bffa85 	stb	r2,-22(fp)
                SIGN = (Value32 >> 4 ) & 0x01;
811030f0:	e0bffe17 	ldw	r2,-8(fp)
811030f4:	1004d13a 	srli	r2,r2,4
811030f8:	1080004c 	andi	r2,r2,1
811030fc:	e0bffac5 	stb	r2,-21(fp)
                SGL = (Value32 >> 5 ) & 0x01;
81103100:	e0bffe17 	ldw	r2,-8(fp)
81103104:	1004d17a 	srli	r2,r2,5
81103108:	1080004c 	andi	r2,r2,1
8110310c:	e0bffb05 	stb	r2,-20(fp)
                PARITY = Value32 & 0x01;
81103110:	e0bffe17 	ldw	r2,-8(fp)
81103114:	1080004c 	andi	r2,r2,1
81103118:	e0bffb45 	stb	r2,-19(fp)
                if (HEAD != 0){
8110311c:	e0bffa43 	ldbu	r2,-23(fp)
81103120:	10000626 	beq	r2,zero,8110313c <POWER_Read+0x13c>
                    printf("[%d]Unexpected HEAD\r\n",i);
81103124:	e17ff417 	ldw	r5,-48(fp)
81103128:	012044b4 	movhi	r4,33042
8110312c:	21233504 	addi	r4,r4,-29484
81103130:	1106c040 	call	81106c04 <printf>
                    bSuccess = FALSE;
81103134:	e03ff315 	stw	zero,-52(fp)
81103138:	00001406 	br	8110318c <POWER_Read+0x18c>
                }else if (Channel != i){
8110313c:	e0fffa83 	ldbu	r3,-22(fp)
81103140:	e0bff417 	ldw	r2,-48(fp)
81103144:	18800926 	beq	r3,r2,8110316c <POWER_Read+0x16c>
                    printf("[%d]Unexpected Channel. Expected:%d, Read:%d\r\n", i, i, Channel);
81103148:	e0bffa83 	ldbu	r2,-22(fp)
8110314c:	100f883a 	mov	r7,r2
81103150:	e1bff417 	ldw	r6,-48(fp)
81103154:	e17ff417 	ldw	r5,-48(fp)
81103158:	012044b4 	movhi	r4,33042
8110315c:	21233b04 	addi	r4,r4,-29460
81103160:	1106c040 	call	81106c04 <printf>
                    bSuccess = FALSE;
81103164:	e03ff315 	stw	zero,-52(fp)
81103168:	00000806 	br	8110318c <POWER_Read+0x18c>
                }else if (SIGN ^ bSIGN){
8110316c:	e0fffac3 	ldbu	r3,-21(fp)
81103170:	e0bff817 	ldw	r2,-32(fp)
81103174:	18800526 	beq	r3,r2,8110318c <POWER_Read+0x18c>
                    printf("[%d]Unexpected SIGN\r\n",i);
81103178:	e17ff417 	ldw	r5,-48(fp)
8110317c:	012044b4 	movhi	r4,33042
81103180:	21234704 	addi	r4,r4,-29412
81103184:	1106c040 	call	81106c04 <printf>
                    bSuccess = FALSE;
81103188:	e03ff315 	stw	zero,-52(fp)
                }else if (SGL ^ SGL){
                    printf("[%d]Unexpected SGL\r\n",i);
                    bSuccess = FALSE;
                }
                if (bSuccess)
8110318c:	e0bff317 	ldw	r2,-52(fp)
81103190:	10000e26 	beq	r2,zero,811031cc <POWER_Read+0x1cc>
                    szVol[nPortIndex++] = Value32; //(Value32 >> 6) & 0xFFFFFF; // 24 bits
81103194:	e0bff617 	ldw	r2,-40(fp)
81103198:	10c00044 	addi	r3,r2,1
8110319c:	e0fff615 	stw	r3,-40(fp)
811031a0:	1085883a 	add	r2,r2,r2
811031a4:	1085883a 	add	r2,r2,r2
811031a8:	1007883a 	mov	r3,r2
811031ac:	e0bfff17 	ldw	r2,-4(fp)
811031b0:	10c5883a 	add	r2,r2,r3
811031b4:	e0fffe17 	ldw	r3,-8(fp)
811031b8:	10c00015 	stw	r3,0(r2)
811031bc:	00000306 	br	811031cc <POWER_Read+0x1cc>
            }else{
                printf("SPI Read Error\r\n");
811031c0:	012044b4 	movhi	r4,33042
811031c4:	21234d04 	addi	r4,r4,-29388
811031c8:	1106d200 	call	81106d20 <puts>
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
        NextChannel = 0;
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
        for(i=0;i<szPortNum[c] && bSuccess;i++){
811031cc:	e0bff417 	ldw	r2,-48(fp)
811031d0:	10800044 	addi	r2,r2,1
811031d4:	e0bff415 	stw	r2,-48(fp)
811031d8:	e0bff517 	ldw	r2,-44(fp)
811031dc:	1085883a 	add	r2,r2,r2
811031e0:	1085883a 	add	r2,r2,r2
811031e4:	e0fff304 	addi	r3,fp,-52
811031e8:	1885883a 	add	r2,r3,r2
811031ec:	10800904 	addi	r2,r2,36
811031f0:	10800017 	ldw	r2,0(r2)
811031f4:	e0fff417 	ldw	r3,-48(fp)
811031f8:	1880020e 	bge	r3,r2,81103204 <POWER_Read+0x204>
811031fc:	e0bff317 	ldw	r2,-52(fp)
81103200:	103fa21e 	bne	r2,zero,8110308c <__reset+0xfb0e308c>
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
81103204:	e0bff517 	ldw	r2,-44(fp)
81103208:	10800044 	addi	r2,r2,1
8110320c:	e0bff515 	stw	r2,-44(fp)
81103210:	e0bff517 	ldw	r2,-44(fp)
81103214:	10800088 	cmpgei	r2,r2,2
81103218:	1000021e 	bne	r2,zero,81103224 <POWER_Read+0x224>
8110321c:	e0bff317 	ldw	r2,-52(fp)
81103220:	103f8a1e 	bne	r2,zero,8110304c <__reset+0xfb0e304c>
            }else{
                printf("SPI Read Error\r\n");
            }
        } // for i
    } // for c
    return bSuccess;
81103224:	e0bff317 	ldw	r2,-52(fp)
 }
81103228:	e037883a 	mov	sp,fp
8110322c:	dfc00117 	ldw	ra,4(sp)
81103230:	df000017 	ldw	fp,0(sp)
81103234:	dec00204 	addi	sp,sp,8
81103238:	f800283a 	ret

8110323c <TEMP_Read>:

 bool TEMP_Read(alt_8 *pFpgaTemp, alt_8 *pBoardTemp){
8110323c:	defff904 	addi	sp,sp,-28
81103240:	dfc00615 	stw	ra,24(sp)
81103244:	df000515 	stw	fp,20(sp)
81103248:	df000504 	addi	fp,sp,20
8110324c:	e13ffe15 	stw	r4,-8(fp)
81103250:	e17fff15 	stw	r5,-4(fp)
        bool bSuccess;
        const alt_u8 DeviceAddr = 0x30;
81103254:	00800c04 	movi	r2,48
81103258:	e0bffd85 	stb	r2,-10(fp)
        alt_8 FpgaTemp, BoardTemp;
        char Data;

        // read local temp
        bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x00, &Data);
8110325c:	e0bffd83 	ldbu	r2,-10(fp)
81103260:	10c03fcc 	andi	r3,r2,255
81103264:	18c0201c 	xori	r3,r3,128
81103268:	18ffe004 	addi	r3,r3,-128
8110326c:	e0bffdc4 	addi	r2,fp,-9
81103270:	d8800015 	stw	r2,0(sp)
81103274:	000f883a 	mov	r7,zero
81103278:	180d883a 	mov	r6,r3
8110327c:	01600034 	movhi	r5,32768
81103280:	29405004 	addi	r5,r5,320
81103284:	01200034 	movhi	r4,32768
81103288:	21005404 	addi	r4,r4,336
8110328c:	11003d40 	call	811003d4 <I2C_Read>
81103290:	e0bffc15 	stw	r2,-16(fp)
        if (bSuccess)
81103294:	e0bffc17 	ldw	r2,-16(fp)
81103298:	10000226 	beq	r2,zero,811032a4 <TEMP_Read+0x68>
            BoardTemp = Data;
8110329c:	e0bffdc3 	ldbu	r2,-9(fp)
811032a0:	e0bffd45 	stb	r2,-11(fp)

        // read remote temp
        if (bSuccess){
811032a4:	e0bffc17 	ldw	r2,-16(fp)
811032a8:	10001226 	beq	r2,zero,811032f4 <TEMP_Read+0xb8>
            bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x01, &Data);
811032ac:	e0bffd83 	ldbu	r2,-10(fp)
811032b0:	10c03fcc 	andi	r3,r2,255
811032b4:	18c0201c 	xori	r3,r3,128
811032b8:	18ffe004 	addi	r3,r3,-128
811032bc:	e0bffdc4 	addi	r2,fp,-9
811032c0:	d8800015 	stw	r2,0(sp)
811032c4:	01c00044 	movi	r7,1
811032c8:	180d883a 	mov	r6,r3
811032cc:	01600034 	movhi	r5,32768
811032d0:	29405004 	addi	r5,r5,320
811032d4:	01200034 	movhi	r4,32768
811032d8:	21005404 	addi	r4,r4,336
811032dc:	11003d40 	call	811003d4 <I2C_Read>
811032e0:	e0bffc15 	stw	r2,-16(fp)
            if (bSuccess)
811032e4:	e0bffc17 	ldw	r2,-16(fp)
811032e8:	10000226 	beq	r2,zero,811032f4 <TEMP_Read+0xb8>
                FpgaTemp = Data;
811032ec:	e0bffdc3 	ldbu	r2,-9(fp)
811032f0:	e0bffd05 	stb	r2,-12(fp)
        }
        //
        if (bSuccess){
811032f4:	e0bffc17 	ldw	r2,-16(fp)
811032f8:	10000626 	beq	r2,zero,81103314 <TEMP_Read+0xd8>
           *pFpgaTemp = FpgaTemp;
811032fc:	e0bffe17 	ldw	r2,-8(fp)
81103300:	e0fffd03 	ldbu	r3,-12(fp)
81103304:	10c00005 	stb	r3,0(r2)
           *pBoardTemp = BoardTemp;
81103308:	e0bfff17 	ldw	r2,-4(fp)
8110330c:	e0fffd43 	ldbu	r3,-11(fp)
81103310:	10c00005 	stb	r3,0(r2)
        }

        return bSuccess;
81103314:	e0bffc17 	ldw	r2,-16(fp)
 }
81103318:	e037883a 	mov	sp,fp
8110331c:	dfc00117 	ldw	ra,4(sp)
81103320:	df000017 	ldw	fp,0(sp)
81103324:	dec00204 	addi	sp,sp,8
81103328:	f800283a 	ret

8110332c <sense_log_temp>:


 bool sense_log_temp(alt_u8 *FpgaTemp, alt_u8 *BoardTemp){
8110332c:	defffb04 	addi	sp,sp,-20
81103330:	dfc00415 	stw	ra,16(sp)
81103334:	df000315 	stw	fp,12(sp)
81103338:	df000304 	addi	fp,sp,12
8110333c:	e13ffe15 	stw	r4,-8(fp)
81103340:	e17fff15 	stw	r5,-4(fp)
	bool bSuccess;

	 // show temp
	 bSuccess = TEMP_Read(FpgaTemp, BoardTemp);
81103344:	e17fff17 	ldw	r5,-4(fp)
81103348:	e13ffe17 	ldw	r4,-8(fp)
8110334c:	110323c0 	call	8110323c <TEMP_Read>
81103350:	e0bffd15 	stw	r2,-12(fp)

	 return(bSuccess);
81103354:	e0bffd17 	ldw	r2,-12(fp)
 }
81103358:	e037883a 	mov	sp,fp
8110335c:	dfc00117 	ldw	ra,4(sp)
81103360:	df000017 	ldw	fp,0(sp)
81103364:	dec00204 	addi	sp,sp,8
81103368:	f800283a 	ret

8110336c <sense_log>:


 void sense_log(void){
8110336c:	deff0504 	addi	sp,sp,-1004
81103370:	dfc0fa15 	stw	ra,1000(sp)
81103374:	df00f915 	stw	fp,996(sp)
81103378:	dd40f815 	stw	r21,992(sp)
8110337c:	dd00f715 	stw	r20,988(sp)
81103380:	dcc0f615 	stw	r19,984(sp)
81103384:	dc80f515 	stw	r18,980(sp)
81103388:	dc40f415 	stw	r17,976(sp)
8110338c:	dc00f315 	stw	r16,972(sp)
81103390:	df00f904 	addi	fp,sp,996
 	  bool bSuccess;
 	    int i;
 	    const float fRef = 5.0; // 5.0V
81103394:	00902834 	movhi	r2,16544
81103398:	e0bf0e15 	stw	r2,-968(fp)
 	    float fVolDrop, fCurrent, fPower, fVol;
 	    alt_u32 szVol[POWER_PORT_NUM];
 	    alt_u32 SIG, MSB, RESULT;
 	    float szRes[] = {0.003, 0.001, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003};
8110339c:	008ed174 	movhi	r2,15173
811033a0:	10a6e984 	addi	r2,r2,-25690
811033a4:	e0bf2215 	stw	r2,-888(fp)
811033a8:	008ea0f4 	movhi	r2,14979
811033ac:	10849bc4 	addi	r2,r2,4719
811033b0:	e0bf2315 	stw	r2,-884(fp)
811033b4:	008ed174 	movhi	r2,15173
811033b8:	10a6e984 	addi	r2,r2,-25690
811033bc:	e0bf2415 	stw	r2,-880(fp)
811033c0:	008ed174 	movhi	r2,15173
811033c4:	10a6e984 	addi	r2,r2,-25690
811033c8:	e0bf2515 	stw	r2,-876(fp)
811033cc:	008ed174 	movhi	r2,15173
811033d0:	10a6e984 	addi	r2,r2,-25690
811033d4:	e0bf2615 	stw	r2,-872(fp)
811033d8:	008ed174 	movhi	r2,15173
811033dc:	10a6e984 	addi	r2,r2,-25690
811033e0:	e0bf2715 	stw	r2,-868(fp)
811033e4:	008ed174 	movhi	r2,15173
811033e8:	10a6e984 	addi	r2,r2,-25690
811033ec:	e0bf2815 	stw	r2,-864(fp)
811033f0:	008ed174 	movhi	r2,15173
811033f4:	10a6e984 	addi	r2,r2,-25690
811033f8:	e0bf2915 	stw	r2,-860(fp)
811033fc:	008ed174 	movhi	r2,15173
81103400:	10a6e984 	addi	r2,r2,-25690
81103404:	e0bf2a15 	stw	r2,-856(fp)
81103408:	008ed174 	movhi	r2,15173
8110340c:	10a6e984 	addi	r2,r2,-25690
81103410:	e0bf2b15 	stw	r2,-852(fp)
81103414:	008ed174 	movhi	r2,15173
81103418:	10a6e984 	addi	r2,r2,-25690
8110341c:	e0bf2c15 	stw	r2,-848(fp)
81103420:	008ed174 	movhi	r2,15173
81103424:	10a6e984 	addi	r2,r2,-25690
81103428:	e0bf2d15 	stw	r2,-844(fp)
 	    float szRefVol[] = {0.9, 0.9, 3.0, 0.9, 1.8, 2.5, 1.8, 2.5, 1.1, 1.4, 3.3, 2.5};
8110342c:	008fd9b4 	movhi	r2,16230
81103430:	10999984 	addi	r2,r2,26214
81103434:	e0bf2e15 	stw	r2,-840(fp)
81103438:	008fd9b4 	movhi	r2,16230
8110343c:	10999984 	addi	r2,r2,26214
81103440:	e0bf2f15 	stw	r2,-836(fp)
81103444:	00901034 	movhi	r2,16448
81103448:	e0bf3015 	stw	r2,-832(fp)
8110344c:	008fd9b4 	movhi	r2,16230
81103450:	10999984 	addi	r2,r2,26214
81103454:	e0bf3115 	stw	r2,-828(fp)
81103458:	008ff9b4 	movhi	r2,16358
8110345c:	10999984 	addi	r2,r2,26214
81103460:	e0bf3215 	stw	r2,-824(fp)
81103464:	00900834 	movhi	r2,16416
81103468:	e0bf3315 	stw	r2,-820(fp)
8110346c:	008ff9b4 	movhi	r2,16358
81103470:	10999984 	addi	r2,r2,26214
81103474:	e0bf3415 	stw	r2,-816(fp)
81103478:	00900834 	movhi	r2,16416
8110347c:	e0bf3515 	stw	r2,-812(fp)
81103480:	008fe374 	movhi	r2,16269
81103484:	10b33344 	addi	r2,r2,-13107
81103488:	e0bf3615 	stw	r2,-808(fp)
8110348c:	008fecf4 	movhi	r2,16307
81103490:	108cccc4 	addi	r2,r2,13107
81103494:	e0bf3715 	stw	r2,-804(fp)
81103498:	009014f4 	movhi	r2,16467
8110349c:	108cccc4 	addi	r2,r2,13107
811034a0:	e0bf3815 	stw	r2,-800(fp)
811034a4:	00900834 	movhi	r2,16416
811034a8:	e0bf3915 	stw	r2,-796(fp)
 	    char szName[][64] = {
811034ac:	00a044b4 	movhi	r2,33042
811034b0:	10a385c4 	addi	r2,r2,-29161
811034b4:	e0ff3a04 	addi	r3,fp,-792
811034b8:	1009883a 	mov	r4,r2
811034bc:	0080c004 	movi	r2,768
811034c0:	100d883a 	mov	r6,r2
811034c4:	200b883a 	mov	r5,r4
811034c8:	1809883a 	mov	r4,r3
811034cc:	1106a8c0 	call	81106a8c <memcpy>
 	        "VCC3P3_HSMC",
 	        "HSMB_VCCIO",
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
811034d0:	e0bf1604 	addi	r2,fp,-936
811034d4:	1009883a 	mov	r4,r2
811034d8:	11030000 	call	81103000 <POWER_Read>
811034dc:	e0bf0f15 	stw	r2,-964(fp)
 	        if (bSuccess){
811034e0:	e0bf0f17 	ldw	r2,-964(fp)
811034e4:	10013b26 	beq	r2,zero,811039d4 <sense_log+0x668>
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
811034e8:	e03f0c15 	stw	zero,-976(fp)
811034ec:	00013006 	br	811039b0 <sense_log+0x644>
 	                SIG = (szVol[i] >> 29) & 0x01;
811034f0:	e0bf0c17 	ldw	r2,-976(fp)
811034f4:	1085883a 	add	r2,r2,r2
811034f8:	1085883a 	add	r2,r2,r2
811034fc:	e0ff0c04 	addi	r3,fp,-976
81103500:	1885883a 	add	r2,r3,r2
81103504:	10800a04 	addi	r2,r2,40
81103508:	10800017 	ldw	r2,0(r2)
8110350c:	1004d77a 	srli	r2,r2,29
81103510:	1080004c 	andi	r2,r2,1
81103514:	e0bf1015 	stw	r2,-960(fp)
 	                MSB = (szVol[i] >> 28) & 0x01;
81103518:	e0bf0c17 	ldw	r2,-976(fp)
8110351c:	1085883a 	add	r2,r2,r2
81103520:	1085883a 	add	r2,r2,r2
81103524:	e0ff0c04 	addi	r3,fp,-976
81103528:	1885883a 	add	r2,r3,r2
8110352c:	10800a04 	addi	r2,r2,40
81103530:	10800017 	ldw	r2,0(r2)
81103534:	1004d73a 	srli	r2,r2,28
81103538:	1080004c 	andi	r2,r2,1
8110353c:	e0bf1115 	stw	r2,-956(fp)
 	                RESULT = (szVol[i] >> 6) & 0x3FFFFF; // 22 bits
81103540:	e0bf0c17 	ldw	r2,-976(fp)
81103544:	1085883a 	add	r2,r2,r2
81103548:	1085883a 	add	r2,r2,r2
8110354c:	e0ff0c04 	addi	r3,fp,-976
81103550:	1885883a 	add	r2,r3,r2
81103554:	10800a04 	addi	r2,r2,40
81103558:	10800017 	ldw	r2,0(r2)
8110355c:	1006d1ba 	srli	r3,r2,6
81103560:	00801034 	movhi	r2,64
81103564:	10bfffc4 	addi	r2,r2,-1
81103568:	1884703a 	and	r2,r3,r2
8110356c:	e0bf1215 	stw	r2,-952(fp)
 	                if (MSB == 0)
81103570:	e0bf1117 	ldw	r2,-956(fp)
81103574:	1000091e 	bne	r2,zero,8110359c <sense_log+0x230>
 	                    fVolDrop = (float)(RESULT)/(float)0x400000;
81103578:	e13f1217 	ldw	r4,-952(fp)
8110357c:	1105f680 	call	81105f68 <__floatunsisf>
81103580:	1007883a 	mov	r3,r2
81103584:	0152a034 	movhi	r5,19072
81103588:	1809883a 	mov	r4,r3
8110358c:	11056080 	call	81105608 <__divsf3>
81103590:	1007883a 	mov	r3,r2
81103594:	e0ff0d15 	stw	r3,-972(fp)
81103598:	00000106 	br	811035a0 <sense_log+0x234>
 	                else
 	                    fVolDrop = 0.0; //always be positive in schematic // -(float)(0x400000-RESULT)/(float)0x400000;
8110359c:	e03f0d15 	stw	zero,-972(fp)
 	                if (SIG && MSB){
811035a0:	e0bf1017 	ldw	r2,-960(fp)
811035a4:	10001f26 	beq	r2,zero,81103624 <sense_log+0x2b8>
811035a8:	e0bf1117 	ldw	r2,-956(fp)
811035ac:	10001d26 	beq	r2,zero,81103624 <sense_log+0x2b8>
 	                    fVol = fRef*0.5;
811035b0:	014fc034 	movhi	r5,16128
811035b4:	e13f0e17 	ldw	r4,-968(fp)
811035b8:	1105a480 	call	81105a48 <__mulsf3>
811035bc:	1007883a 	mov	r3,r2
811035c0:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Over]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
811035c4:	e0ff3a04 	addi	r3,fp,-792
811035c8:	e0bf0c17 	ldw	r2,-976(fp)
811035cc:	100491ba 	slli	r2,r2,6
811035d0:	18a1883a 	add	r16,r3,r2
811035d4:	e0bf0c17 	ldw	r2,-976(fp)
811035d8:	1085883a 	add	r2,r2,r2
811035dc:	1085883a 	add	r2,r2,r2
811035e0:	e0ff0c04 	addi	r3,fp,-976
811035e4:	1885883a 	add	r2,r3,r2
811035e8:	10800a04 	addi	r2,r2,40
811035ec:	10800017 	ldw	r2,0(r2)
811035f0:	1023883a 	mov	r17,r2
811035f4:	e13f1317 	ldw	r4,-948(fp)
811035f8:	11067700 	call	81106770 <__extendsfdf2>
811035fc:	1009883a 	mov	r4,r2
81103600:	180b883a 	mov	r5,r3
81103604:	d9400015 	stw	r5,0(sp)
81103608:	200f883a 	mov	r7,r4
8110360c:	880d883a 	mov	r6,r17
81103610:	800b883a 	mov	r5,r16
81103614:	012044b4 	movhi	r4,33042
81103618:	21235104 	addi	r4,r4,-29372
8110361c:	1106c040 	call	81106c04 <printf>
81103620:	0000e006 	br	811039a4 <sense_log+0x638>
 	                }else if (SIG && !MSB){
81103624:	e0bf1017 	ldw	r2,-960(fp)
81103628:	10005d26 	beq	r2,zero,811037a0 <sense_log+0x434>
8110362c:	e0bf1117 	ldw	r2,-956(fp)
81103630:	10005b1e 	bne	r2,zero,811037a0 <sense_log+0x434>
 	                    fVol = fRef*0.5*fVolDrop;
81103634:	e13f0e17 	ldw	r4,-968(fp)
81103638:	11067700 	call	81106770 <__extendsfdf2>
8110363c:	1011883a 	mov	r8,r2
81103640:	1813883a 	mov	r9,r3
81103644:	000d883a 	mov	r6,zero
81103648:	01cff834 	movhi	r7,16352
8110364c:	4009883a 	mov	r4,r8
81103650:	480b883a 	mov	r5,r9
81103654:	11060580 	call	81106058 <__muldf3>
81103658:	1009883a 	mov	r4,r2
8110365c:	180b883a 	mov	r5,r3
81103660:	2021883a 	mov	r16,r4
81103664:	2823883a 	mov	r17,r5
81103668:	e13f0d17 	ldw	r4,-972(fp)
8110366c:	11067700 	call	81106770 <__extendsfdf2>
81103670:	1009883a 	mov	r4,r2
81103674:	180b883a 	mov	r5,r3
81103678:	200d883a 	mov	r6,r4
8110367c:	280f883a 	mov	r7,r5
81103680:	8009883a 	mov	r4,r16
81103684:	880b883a 	mov	r5,r17
81103688:	11060580 	call	81106058 <__muldf3>
8110368c:	1009883a 	mov	r4,r2
81103690:	180b883a 	mov	r5,r3
81103694:	2005883a 	mov	r2,r4
81103698:	2807883a 	mov	r3,r5
8110369c:	1009883a 	mov	r4,r2
811036a0:	180b883a 	mov	r5,r3
811036a4:	11068800 	call	81106880 <__truncdfsf2>
811036a8:	1007883a 	mov	r3,r2
811036ac:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
811036b0:	e0bf0c17 	ldw	r2,-976(fp)
811036b4:	1085883a 	add	r2,r2,r2
811036b8:	1085883a 	add	r2,r2,r2
811036bc:	e0ff0c04 	addi	r3,fp,-976
811036c0:	1885883a 	add	r2,r3,r2
811036c4:	10801604 	addi	r2,r2,88
811036c8:	10c00017 	ldw	r3,0(r2)
811036cc:	180b883a 	mov	r5,r3
811036d0:	e13f0d17 	ldw	r4,-972(fp)
811036d4:	11056080 	call	81105608 <__divsf3>
811036d8:	1007883a 	mov	r3,r2
811036dc:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
811036e0:	e0bf0c17 	ldw	r2,-976(fp)
811036e4:	1085883a 	add	r2,r2,r2
811036e8:	1085883a 	add	r2,r2,r2
811036ec:	e0ff0c04 	addi	r3,fp,-976
811036f0:	1885883a 	add	r2,r3,r2
811036f4:	10802204 	addi	r2,r2,136
811036f8:	10c00017 	ldw	r3,0(r2)
811036fc:	e17f1417 	ldw	r5,-944(fp)
81103700:	1809883a 	mov	r4,r3
81103704:	1105a480 	call	81105a48 <__mulsf3>
81103708:	1007883a 	mov	r3,r2
8110370c:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Pos]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
81103710:	e0ff3a04 	addi	r3,fp,-792
81103714:	e0bf0c17 	ldw	r2,-976(fp)
81103718:	100491ba 	slli	r2,r2,6
8110371c:	18a9883a 	add	r20,r3,r2
81103720:	e0bf0c17 	ldw	r2,-976(fp)
81103724:	1085883a 	add	r2,r2,r2
81103728:	1085883a 	add	r2,r2,r2
8110372c:	e0ff0c04 	addi	r3,fp,-976
81103730:	1885883a 	add	r2,r3,r2
81103734:	10800a04 	addi	r2,r2,40
81103738:	10800017 	ldw	r2,0(r2)
8110373c:	102b883a 	mov	r21,r2
81103740:	e13f0d17 	ldw	r4,-972(fp)
81103744:	11067700 	call	81106770 <__extendsfdf2>
81103748:	1025883a 	mov	r18,r2
8110374c:	1827883a 	mov	r19,r3
81103750:	e13f1417 	ldw	r4,-944(fp)
81103754:	11067700 	call	81106770 <__extendsfdf2>
81103758:	1021883a 	mov	r16,r2
8110375c:	1823883a 	mov	r17,r3
81103760:	e13f1517 	ldw	r4,-940(fp)
81103764:	11067700 	call	81106770 <__extendsfdf2>
81103768:	1009883a 	mov	r4,r2
8110376c:	180b883a 	mov	r5,r3
81103770:	d9000315 	stw	r4,12(sp)
81103774:	d9400415 	stw	r5,16(sp)
81103778:	dc000115 	stw	r16,4(sp)
8110377c:	dc400215 	stw	r17,8(sp)
81103780:	dcc00015 	stw	r19,0(sp)
81103784:	900f883a 	mov	r7,r18
81103788:	a80d883a 	mov	r6,r21
8110378c:	a00b883a 	mov	r5,r20
81103790:	012044b4 	movhi	r4,33042
81103794:	21235a04 	addi	r4,r4,-29336
81103798:	1106c040 	call	81106c04 <printf>
8110379c:	00008106 	br	811039a4 <sense_log+0x638>
 	                }else if (!SIG && MSB){
811037a0:	e0bf1017 	ldw	r2,-960(fp)
811037a4:	10005d1e 	bne	r2,zero,8110391c <sense_log+0x5b0>
811037a8:	e0bf1117 	ldw	r2,-956(fp)
811037ac:	10005b26 	beq	r2,zero,8110391c <sense_log+0x5b0>
 	                    fVol = fRef*0.5*fVolDrop;
811037b0:	e13f0e17 	ldw	r4,-968(fp)
811037b4:	11067700 	call	81106770 <__extendsfdf2>
811037b8:	1011883a 	mov	r8,r2
811037bc:	1813883a 	mov	r9,r3
811037c0:	000d883a 	mov	r6,zero
811037c4:	01cff834 	movhi	r7,16352
811037c8:	4009883a 	mov	r4,r8
811037cc:	480b883a 	mov	r5,r9
811037d0:	11060580 	call	81106058 <__muldf3>
811037d4:	1009883a 	mov	r4,r2
811037d8:	180b883a 	mov	r5,r3
811037dc:	2021883a 	mov	r16,r4
811037e0:	2823883a 	mov	r17,r5
811037e4:	e13f0d17 	ldw	r4,-972(fp)
811037e8:	11067700 	call	81106770 <__extendsfdf2>
811037ec:	1009883a 	mov	r4,r2
811037f0:	180b883a 	mov	r5,r3
811037f4:	200d883a 	mov	r6,r4
811037f8:	280f883a 	mov	r7,r5
811037fc:	8009883a 	mov	r4,r16
81103800:	880b883a 	mov	r5,r17
81103804:	11060580 	call	81106058 <__muldf3>
81103808:	1009883a 	mov	r4,r2
8110380c:	180b883a 	mov	r5,r3
81103810:	2005883a 	mov	r2,r4
81103814:	2807883a 	mov	r3,r5
81103818:	1009883a 	mov	r4,r2
8110381c:	180b883a 	mov	r5,r3
81103820:	11068800 	call	81106880 <__truncdfsf2>
81103824:	1007883a 	mov	r3,r2
81103828:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
8110382c:	e0bf0c17 	ldw	r2,-976(fp)
81103830:	1085883a 	add	r2,r2,r2
81103834:	1085883a 	add	r2,r2,r2
81103838:	e0ff0c04 	addi	r3,fp,-976
8110383c:	1885883a 	add	r2,r3,r2
81103840:	10801604 	addi	r2,r2,88
81103844:	10c00017 	ldw	r3,0(r2)
81103848:	180b883a 	mov	r5,r3
8110384c:	e13f0d17 	ldw	r4,-972(fp)
81103850:	11056080 	call	81105608 <__divsf3>
81103854:	1007883a 	mov	r3,r2
81103858:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
8110385c:	e0bf0c17 	ldw	r2,-976(fp)
81103860:	1085883a 	add	r2,r2,r2
81103864:	1085883a 	add	r2,r2,r2
81103868:	e0ff0c04 	addi	r3,fp,-976
8110386c:	1885883a 	add	r2,r3,r2
81103870:	10802204 	addi	r2,r2,136
81103874:	10c00017 	ldw	r3,0(r2)
81103878:	e17f1417 	ldw	r5,-944(fp)
8110387c:	1809883a 	mov	r4,r3
81103880:	1105a480 	call	81105a48 <__mulsf3>
81103884:	1007883a 	mov	r3,r2
81103888:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Neg]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
8110388c:	e0ff3a04 	addi	r3,fp,-792
81103890:	e0bf0c17 	ldw	r2,-976(fp)
81103894:	100491ba 	slli	r2,r2,6
81103898:	18a9883a 	add	r20,r3,r2
8110389c:	e0bf0c17 	ldw	r2,-976(fp)
811038a0:	1085883a 	add	r2,r2,r2
811038a4:	1085883a 	add	r2,r2,r2
811038a8:	e0ff0c04 	addi	r3,fp,-976
811038ac:	1885883a 	add	r2,r3,r2
811038b0:	10800a04 	addi	r2,r2,40
811038b4:	10800017 	ldw	r2,0(r2)
811038b8:	102b883a 	mov	r21,r2
811038bc:	e13f0d17 	ldw	r4,-972(fp)
811038c0:	11067700 	call	81106770 <__extendsfdf2>
811038c4:	1025883a 	mov	r18,r2
811038c8:	1827883a 	mov	r19,r3
811038cc:	e13f1417 	ldw	r4,-944(fp)
811038d0:	11067700 	call	81106770 <__extendsfdf2>
811038d4:	1021883a 	mov	r16,r2
811038d8:	1823883a 	mov	r17,r3
811038dc:	e13f1517 	ldw	r4,-940(fp)
811038e0:	11067700 	call	81106770 <__extendsfdf2>
811038e4:	1009883a 	mov	r4,r2
811038e8:	180b883a 	mov	r5,r3
811038ec:	d9000315 	stw	r4,12(sp)
811038f0:	d9400415 	stw	r5,16(sp)
811038f4:	dc000115 	stw	r16,4(sp)
811038f8:	dc400215 	stw	r17,8(sp)
811038fc:	dcc00015 	stw	r19,0(sp)
81103900:	900f883a 	mov	r7,r18
81103904:	a80d883a 	mov	r6,r21
81103908:	a00b883a 	mov	r5,r20
8110390c:	012044b4 	movhi	r4,33042
81103910:	21236a04 	addi	r4,r4,-29272
81103914:	1106c040 	call	81106c04 <printf>
81103918:	00002206 	br	811039a4 <sense_log+0x638>
 	                }else if (!SIG && !MSB){
8110391c:	e0bf1017 	ldw	r2,-960(fp)
81103920:	1000201e 	bne	r2,zero,811039a4 <sense_log+0x638>
81103924:	e0bf1117 	ldw	r2,-956(fp)
81103928:	10001e1e 	bne	r2,zero,811039a4 <sense_log+0x638>
 	                    fVol = -fRef*0.5;
8110392c:	e0bf0e17 	ldw	r2,-968(fp)
81103930:	10a0003c 	xorhi	r2,r2,32768
81103934:	014fc034 	movhi	r5,16128
81103938:	1009883a 	mov	r4,r2
8110393c:	1105a480 	call	81105a48 <__mulsf3>
81103940:	1007883a 	mov	r3,r2
81103944:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
81103948:	e0ff3a04 	addi	r3,fp,-792
8110394c:	e0bf0c17 	ldw	r2,-976(fp)
81103950:	100491ba 	slli	r2,r2,6
81103954:	18a1883a 	add	r16,r3,r2
81103958:	e0bf0c17 	ldw	r2,-976(fp)
8110395c:	1085883a 	add	r2,r2,r2
81103960:	1085883a 	add	r2,r2,r2
81103964:	e0ff0c04 	addi	r3,fp,-976
81103968:	1885883a 	add	r2,r3,r2
8110396c:	10800a04 	addi	r2,r2,40
81103970:	10800017 	ldw	r2,0(r2)
81103974:	1023883a 	mov	r17,r2
81103978:	e13f1317 	ldw	r4,-948(fp)
8110397c:	11067700 	call	81106770 <__extendsfdf2>
81103980:	1009883a 	mov	r4,r2
81103984:	180b883a 	mov	r5,r3
81103988:	d9400015 	stw	r5,0(sp)
8110398c:	200f883a 	mov	r7,r4
81103990:	880d883a 	mov	r6,r17
81103994:	800b883a 	mov	r5,r16
81103998:	012044b4 	movhi	r4,33042
8110399c:	21237a04 	addi	r4,r4,-29208
811039a0:	1106c040 	call	81106c04 <printf>
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
 	        if (bSuccess){
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
811039a4:	e0bf0c17 	ldw	r2,-976(fp)
811039a8:	10800044 	addi	r2,r2,1
811039ac:	e0bf0c15 	stw	r2,-976(fp)
811039b0:	e0bf0c17 	ldw	r2,-976(fp)
811039b4:	10800308 	cmpgei	r2,r2,12
811039b8:	1000021e 	bne	r2,zero,811039c4 <sense_log+0x658>
811039bc:	e0bf0f17 	ldw	r2,-964(fp)
811039c0:	103ecb1e 	bne	r2,zero,811034f0 <__reset+0xfb0e34f0>
 	                }else if (!SIG && !MSB){
 	                    fVol = -fRef*0.5;
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
811039c4:	012044b4 	movhi	r4,33042
811039c8:	21238304 	addi	r4,r4,-29172
811039cc:	1106d200 	call	81106d20 <puts>
 	        }else{
 	            printf("Error\r\n");
 	        }
 }
811039d0:	00000306 	br	811039e0 <sense_log+0x674>
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
 	        }else{
 	            printf("Error\r\n");
811039d4:	012044b4 	movhi	r4,33042
811039d8:	21238404 	addi	r4,r4,-29168
811039dc:	1106d200 	call	81106d20 <puts>
 	        }
 }
811039e0:	0001883a 	nop
811039e4:	e6fffa04 	addi	sp,fp,-24
811039e8:	dfc00717 	ldw	ra,28(sp)
811039ec:	df000617 	ldw	fp,24(sp)
811039f0:	dd400517 	ldw	r21,20(sp)
811039f4:	dd000417 	ldw	r20,16(sp)
811039f8:	dcc00317 	ldw	r19,12(sp)
811039fc:	dc800217 	ldw	r18,8(sp)
81103a00:	dc400117 	ldw	r17,4(sp)
81103a04:	dc000017 	ldw	r16,0(sp)
81103a08:	dec00804 	addi	sp,sp,32
81103a0c:	f800283a 	ret

81103a10 <main>:
void TestRTCC(void);
bool TestDMA_M1_M2(void);
bool TestDMA_M2_M1(void);

int main(void)
{
81103a10:	defffd04 	addi	sp,sp,-12
81103a14:	dfc00215 	stw	ra,8(sp)
81103a18:	df000115 	stw	fp,4(sp)
81103a1c:	df000104 	addi	fp,sp,4

  printf(" \n Nucleo de Sistemas Eletronicos Embarcados - MebX\n\n");
81103a20:	012044b4 	movhi	r4,33042
81103a24:	21244604 	addi	r4,r4,-28392
81103a28:	1106d200 	call	81106d20 <puts>

  //Configura Display de 7 segmentos
  SSDP_CONFIG(SSDP_NORMAL_MODE);
81103a2c:	0009883a 	mov	r4,zero
81103a30:	11012f00 	call	811012f0 <SSDP_CONFIG>

	alt_8 tempFPGA = 0;
81103a34:	e03fff05 	stb	zero,-4(fp)
	alt_8 tempBoard = 0;
81103a38:	e03fff45 	stb	zero,-3(fp)

  //Teste de escrita de leitura da DDR2 M2
  //DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
  //DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
  
	TEMP_Read(&tempFPGA, &tempBoard);
81103a3c:	e0bfff44 	addi	r2,fp,-3
81103a40:	100b883a 	mov	r5,r2
81103a44:	e13fff04 	addi	r4,fp,-4
81103a48:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103a4c:	e0bfff03 	ldbu	r2,-4(fp)
81103a50:	10803fcc 	andi	r2,r2,255
81103a54:	1009883a 	mov	r4,r2
81103a58:	11013b80 	call	811013b8 <SSDP_UPDATE>

  //Teste de transferencia com DMA (M1 -> M2);
  //TestDMA_M1_M2();
  
  //Teste de transferencia com DMA (M2 -> M1);
  TestDMA_M2_M1();
81103a5c:	11047900 	call	81104790 <TestDMA_M2_M1>
  //TestLeds();
  //TestRTCC();
  //TestSinc();


	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_POWER_MASK);
81103a60:	01400074 	movhi	r5,1
81103a64:	01000044 	movi	r4,1
81103a68:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	while(1){

			TEMP_Read(&tempFPGA, &tempBoard);
81103a6c:	e0bfff44 	addi	r2,fp,-3
81103a70:	100b883a 	mov	r5,r2
81103a74:	e13fff04 	addi	r4,fp,-4
81103a78:	110323c0 	call	8110323c <TEMP_Read>
			SSDP_UPDATE(tempFPGA);
81103a7c:	e0bfff03 	ldbu	r2,-4(fp)
81103a80:	10803fcc 	andi	r2,r2,255
81103a84:	1009883a 	mov	r4,r2
81103a88:	11013b80 	call	811013b8 <SSDP_UPDATE>
			usleep(1000*1000);
81103a8c:	010003f4 	movhi	r4,15
81103a90:	21109004 	addi	r4,r4,16960
81103a94:	11134ec0 	call	811134ec <usleep>

	}
81103a98:	003ff406 	br	81103a6c <__reset+0xfb0e3a6c>

81103a9c <TestRTCC>:

  return 0;
}

void TestRTCC (void){
81103a9c:	defffb04 	addi	sp,sp,-20
81103aa0:	dfc00415 	stw	ra,16(sp)
81103aa4:	df000315 	stw	fp,12(sp)
81103aa8:	df000304 	addi	fp,sp,12

	bool bPass = FALSE;
81103aac:	e03ffd15 	stw	zero,-12(fp)
	alt_u8 uc_EUI48_array[6];

	alt_8 tempFPGA = 0;
81103ab0:	e03fff85 	stb	zero,-2(fp)
	alt_8 tempBoard = 0;
81103ab4:	e03fffc5 	stb	zero,-1(fp)

	   while(1){
		TEMP_Read(&tempFPGA, &tempBoard);
81103ab8:	e0ffffc4 	addi	r3,fp,-1
81103abc:	e0bfff84 	addi	r2,fp,-2
81103ac0:	180b883a 	mov	r5,r3
81103ac4:	1009883a 	mov	r4,r2
81103ac8:	110323c0 	call	8110323c <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81103acc:	e0bfff83 	ldbu	r2,-2(fp)
81103ad0:	10803fcc 	andi	r2,r2,255
81103ad4:	1009883a 	mov	r4,r2
81103ad8:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81103adc:	010003f4 	movhi	r4,15
81103ae0:	21109004 	addi	r4,r4,16960
81103ae4:	11134ec0 	call	811134ec <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
81103ae8:	e0ffffc4 	addi	r3,fp,-1
81103aec:	e0bfff84 	addi	r2,fp,-2
81103af0:	180b883a 	mov	r5,r3
81103af4:	1009883a 	mov	r4,r2
81103af8:	110323c0 	call	8110323c <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81103afc:	e0bfff83 	ldbu	r2,-2(fp)
81103b00:	10803fcc 	andi	r2,r2,255
81103b04:	1009883a 	mov	r4,r2
81103b08:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81103b0c:	010003f4 	movhi	r4,15
81103b10:	21109004 	addi	r4,r4,16960
81103b14:	11134ec0 	call	811134ec <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
81103b18:	e0ffffc4 	addi	r3,fp,-1
81103b1c:	e0bfff84 	addi	r2,fp,-2
81103b20:	180b883a 	mov	r5,r3
81103b24:	1009883a 	mov	r4,r2
81103b28:	110323c0 	call	8110323c <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81103b2c:	e0bfff83 	ldbu	r2,-2(fp)
81103b30:	10803fcc 	andi	r2,r2,255
81103b34:	1009883a 	mov	r4,r2
81103b38:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81103b3c:	010003f4 	movhi	r4,15
81103b40:	21109004 	addi	r4,r4,16960
81103b44:	11134ec0 	call	811134ec <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
81103b48:	e0ffffc4 	addi	r3,fp,-1
81103b4c:	e0bfff84 	addi	r2,fp,-2
81103b50:	180b883a 	mov	r5,r3
81103b54:	1009883a 	mov	r4,r2
81103b58:	110323c0 	call	8110323c <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81103b5c:	e0bfff83 	ldbu	r2,-2(fp)
81103b60:	10803fcc 	andi	r2,r2,255
81103b64:	1009883a 	mov	r4,r2
81103b68:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81103b6c:	010003f4 	movhi	r4,15
81103b70:	21109004 	addi	r4,r4,16960
81103b74:	11134ec0 	call	811134ec <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
81103b78:	e0ffffc4 	addi	r3,fp,-1
81103b7c:	e0bfff84 	addi	r2,fp,-2
81103b80:	180b883a 	mov	r5,r3
81103b84:	1009883a 	mov	r4,r2
81103b88:	110323c0 	call	8110323c <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81103b8c:	e0bfff83 	ldbu	r2,-2(fp)
81103b90:	10803fcc 	andi	r2,r2,255
81103b94:	1009883a 	mov	r4,r2
81103b98:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81103b9c:	010003f4 	movhi	r4,15
81103ba0:	21109004 	addi	r4,r4,16960
81103ba4:	11134ec0 	call	811134ec <usleep>

		bPass = RTCC_SPI_R_MAC(uc_EUI48_array);
81103ba8:	e0bffe04 	addi	r2,fp,-8
81103bac:	1009883a 	mov	r4,r2
81103bb0:	11011880 	call	81101188 <RTCC_SPI_R_MAC>
81103bb4:	e0bffd15 	stw	r2,-12(fp)

		if (bPass) {
81103bb8:	e0bffd17 	ldw	r2,-12(fp)
81103bbc:	10000426 	beq	r2,zero,81103bd0 <TestRTCC+0x134>
			printf("RTCC Test Succeeded!\n");
81103bc0:	012044b4 	movhi	r4,33042
81103bc4:	21245404 	addi	r4,r4,-28336
81103bc8:	1106d200 	call	81106d20 <puts>
81103bcc:	003fba06 	br	81103ab8 <__reset+0xfb0e3ab8>
		} else {
			printf("RTCC Test Failed!\n");
81103bd0:	012044b4 	movhi	r4,33042
81103bd4:	21245a04 	addi	r4,r4,-28312
81103bd8:	1106d200 	call	81106d20 <puts>
		}

	  }
81103bdc:	003fb606 	br	81103ab8 <__reset+0xfb0e3ab8>

81103be0 <TestSinc>:

}

void TestSinc (void){
81103be0:	defffa04 	addi	sp,sp,-24
81103be4:	dfc00515 	stw	ra,20(sp)
81103be8:	df000415 	stw	fp,16(sp)
81103bec:	df000404 	addi	fp,sp,16

	alt_u8 uc_sinc_in = 0;
81103bf0:	e03ffd05 	stb	zero,-12(fp)

	alt_8 tempFPGA = 0;
81103bf4:	e03fff45 	stb	zero,-3(fp)
	alt_8 tempBoard = 0;
81103bf8:	e03fff85 	stb	zero,-2(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81103bfc:	d0a02417 	ldw	r2,-32624(gp)
	alt_u32 State = alt_nticks();
81103c00:	e0bffc15 	stw	r2,-16(fp)
	alt_u32 x = 0;
81103c04:	e03ffe15 	stw	zero,-8(fp)
	alt_u8 SincValue = 0;
81103c08:	e03fff05 	stb	zero,-4(fp)

	while (1){

		TEMP_Read(&tempFPGA, &tempBoard);
81103c0c:	e0ffff84 	addi	r3,fp,-2
81103c10:	e0bfff44 	addi	r2,fp,-3
81103c14:	180b883a 	mov	r5,r3
81103c18:	1009883a 	mov	r4,r2
81103c1c:	110323c0 	call	8110323c <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81103c20:	e0bfff43 	ldbu	r2,-3(fp)
81103c24:	10803fcc 	andi	r2,r2,255
81103c28:	1009883a 	mov	r4,r2
81103c2c:	11013b80 	call	811013b8 <SSDP_UPDATE>

		//RNG - XorShift32
		x = State;
81103c30:	e0bffc17 	ldw	r2,-16(fp)
81103c34:	e0bffe15 	stw	r2,-8(fp)
		x ^= x << 13;
81103c38:	e0bffe17 	ldw	r2,-8(fp)
81103c3c:	1004937a 	slli	r2,r2,13
81103c40:	e0fffe17 	ldw	r3,-8(fp)
81103c44:	1884f03a 	xor	r2,r3,r2
81103c48:	e0bffe15 	stw	r2,-8(fp)
		x ^= x >> 17;
81103c4c:	e0bffe17 	ldw	r2,-8(fp)
81103c50:	1004d47a 	srli	r2,r2,17
81103c54:	e0fffe17 	ldw	r3,-8(fp)
81103c58:	1884f03a 	xor	r2,r3,r2
81103c5c:	e0bffe15 	stw	r2,-8(fp)
		x ^= x << 5;
81103c60:	e0bffe17 	ldw	r2,-8(fp)
81103c64:	1004917a 	slli	r2,r2,5
81103c68:	e0fffe17 	ldw	r3,-8(fp)
81103c6c:	1884f03a 	xor	r2,r3,r2
81103c70:	e0bffe15 	stw	r2,-8(fp)
		State = x;
81103c74:	e0bffe17 	ldw	r2,-8(fp)
81103c78:	e0bffc15 	stw	r2,-16(fp)

		//Informao do Sinc  se o valor  par ou mpar
		SincValue = (alt_u8)(State & 0x00000001);
81103c7c:	e0bffc17 	ldw	r2,-16(fp)
81103c80:	1080004c 	andi	r2,r2,1
81103c84:	e0bfff05 	stb	r2,-4(fp)

		IOWR_ALTERA_AVALON_PIO_DATA(SINC_OUT_BASE, SincValue);
81103c88:	e0ffff03 	ldbu	r3,-4(fp)
81103c8c:	00a00034 	movhi	r2,32768
81103c90:	10801404 	addi	r2,r2,80
81103c94:	10c00035 	stwio	r3,0(r2)
		usleep(1000*1000);
81103c98:	010003f4 	movhi	r4,15
81103c9c:	21109004 	addi	r4,r4,16960
81103ca0:	11134ec0 	call	811134ec <usleep>

		uc_sinc_in = (IORD_ALTERA_AVALON_PIO_DATA(SINC_IN_BASE) & 0x01);
81103ca4:	00a00034 	movhi	r2,32768
81103ca8:	10801004 	addi	r2,r2,64
81103cac:	10800037 	ldwio	r2,0(r2)
81103cb0:	1080004c 	andi	r2,r2,1
81103cb4:	e0bffd05 	stb	r2,-12(fp)
		if (uc_sinc_in == SincValue) {
81103cb8:	e0fffd03 	ldbu	r3,-12(fp)
81103cbc:	e0bfff03 	ldbu	r2,-4(fp)
81103cc0:	1880061e 	bne	r3,r2,81103cdc <TestSinc+0xfc>
			printf("Success, Value: %d\n", SincValue);
81103cc4:	e0bfff03 	ldbu	r2,-4(fp)
81103cc8:	100b883a 	mov	r5,r2
81103ccc:	012044b4 	movhi	r4,33042
81103cd0:	21245f04 	addi	r4,r4,-28292
81103cd4:	1106c040 	call	81106c04 <printf>
81103cd8:	003fcc06 	br	81103c0c <__reset+0xfb0e3c0c>
		} else {
			printf("Failure, Value: %d\n", SincValue);
81103cdc:	e0bfff03 	ldbu	r2,-4(fp)
81103ce0:	100b883a 	mov	r5,r2
81103ce4:	012044b4 	movhi	r4,33042
81103ce8:	21246404 	addi	r4,r4,-28272
81103cec:	1106c040 	call	81106c04 <printf>
		}
	}
81103cf0:	003fc606 	br	81103c0c <__reset+0xfb0e3c0c>

81103cf4 <TestLeds>:

}

void TestLeds (void){
81103cf4:	defffd04 	addi	sp,sp,-12
81103cf8:	dfc00215 	stw	ra,8(sp)
81103cfc:	df000115 	stw	fp,4(sp)
81103d00:	df000104 	addi	fp,sp,4

	alt_8 tempFPGA = 0;
81103d04:	e03fff05 	stb	zero,-4(fp)
	alt_8 tempBoard = 0;
81103d08:	e03fff45 	stb	zero,-3(fp)

	while(1){

	TEMP_Read(&tempFPGA, &tempBoard);
81103d0c:	e0bfff44 	addi	r2,fp,-3
81103d10:	100b883a 	mov	r5,r2
81103d14:	e13fff04 	addi	r4,fp,-4
81103d18:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103d1c:	e0bfff03 	ldbu	r2,-4(fp)
81103d20:	10803fcc 	andi	r2,r2,255
81103d24:	1009883a 	mov	r4,r2
81103d28:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1G_MASK);
81103d2c:	01400044 	movi	r5,1
81103d30:	01000044 	movi	r4,1
81103d34:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103d38:	010003f4 	movhi	r4,15
81103d3c:	21109004 	addi	r4,r4,16960
81103d40:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1G_MASK);
81103d44:	01400044 	movi	r5,1
81103d48:	0009883a 	mov	r4,zero
81103d4c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103d50:	e0bfff44 	addi	r2,fp,-3
81103d54:	100b883a 	mov	r5,r2
81103d58:	e13fff04 	addi	r4,fp,-4
81103d5c:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103d60:	e0bfff03 	ldbu	r2,-4(fp)
81103d64:	10803fcc 	andi	r2,r2,255
81103d68:	1009883a 	mov	r4,r2
81103d6c:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1R_MASK);
81103d70:	01400084 	movi	r5,2
81103d74:	01000044 	movi	r4,1
81103d78:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103d7c:	010003f4 	movhi	r4,15
81103d80:	21109004 	addi	r4,r4,16960
81103d84:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1R_MASK);
81103d88:	01400084 	movi	r5,2
81103d8c:	0009883a 	mov	r4,zero
81103d90:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103d94:	e0bfff44 	addi	r2,fp,-3
81103d98:	100b883a 	mov	r5,r2
81103d9c:	e13fff04 	addi	r4,fp,-4
81103da0:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103da4:	e0bfff03 	ldbu	r2,-4(fp)
81103da8:	10803fcc 	andi	r2,r2,255
81103dac:	1009883a 	mov	r4,r2
81103db0:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2G_MASK);
81103db4:	01400104 	movi	r5,4
81103db8:	01000044 	movi	r4,1
81103dbc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103dc0:	010003f4 	movhi	r4,15
81103dc4:	21109004 	addi	r4,r4,16960
81103dc8:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_2G_MASK);
81103dcc:	01400104 	movi	r5,4
81103dd0:	0009883a 	mov	r4,zero
81103dd4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103dd8:	e0bfff44 	addi	r2,fp,-3
81103ddc:	100b883a 	mov	r5,r2
81103de0:	e13fff04 	addi	r4,fp,-4
81103de4:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103de8:	e0bfff03 	ldbu	r2,-4(fp)
81103dec:	10803fcc 	andi	r2,r2,255
81103df0:	1009883a 	mov	r4,r2
81103df4:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2R_MASK);
81103df8:	01400204 	movi	r5,8
81103dfc:	01000044 	movi	r4,1
81103e00:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103e04:	010003f4 	movhi	r4,15
81103e08:	21109004 	addi	r4,r4,16960
81103e0c:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_2R_MASK);
81103e10:	01400204 	movi	r5,8
81103e14:	0009883a 	mov	r4,zero
81103e18:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103e1c:	e0bfff44 	addi	r2,fp,-3
81103e20:	100b883a 	mov	r5,r2
81103e24:	e13fff04 	addi	r4,fp,-4
81103e28:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103e2c:	e0bfff03 	ldbu	r2,-4(fp)
81103e30:	10803fcc 	andi	r2,r2,255
81103e34:	1009883a 	mov	r4,r2
81103e38:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3G_MASK);
81103e3c:	01400404 	movi	r5,16
81103e40:	01000044 	movi	r4,1
81103e44:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103e48:	010003f4 	movhi	r4,15
81103e4c:	21109004 	addi	r4,r4,16960
81103e50:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_3G_MASK);
81103e54:	01400404 	movi	r5,16
81103e58:	0009883a 	mov	r4,zero
81103e5c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103e60:	e0bfff44 	addi	r2,fp,-3
81103e64:	100b883a 	mov	r5,r2
81103e68:	e13fff04 	addi	r4,fp,-4
81103e6c:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103e70:	e0bfff03 	ldbu	r2,-4(fp)
81103e74:	10803fcc 	andi	r2,r2,255
81103e78:	1009883a 	mov	r4,r2
81103e7c:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3R_MASK);
81103e80:	01400804 	movi	r5,32
81103e84:	01000044 	movi	r4,1
81103e88:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103e8c:	010003f4 	movhi	r4,15
81103e90:	21109004 	addi	r4,r4,16960
81103e94:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_3R_MASK);
81103e98:	01400804 	movi	r5,32
81103e9c:	0009883a 	mov	r4,zero
81103ea0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103ea4:	e0bfff44 	addi	r2,fp,-3
81103ea8:	100b883a 	mov	r5,r2
81103eac:	e13fff04 	addi	r4,fp,-4
81103eb0:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103eb4:	e0bfff03 	ldbu	r2,-4(fp)
81103eb8:	10803fcc 	andi	r2,r2,255
81103ebc:	1009883a 	mov	r4,r2
81103ec0:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4G_MASK);
81103ec4:	01401004 	movi	r5,64
81103ec8:	01000044 	movi	r4,1
81103ecc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103ed0:	010003f4 	movhi	r4,15
81103ed4:	21109004 	addi	r4,r4,16960
81103ed8:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_4G_MASK);
81103edc:	01401004 	movi	r5,64
81103ee0:	0009883a 	mov	r4,zero
81103ee4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103ee8:	e0bfff44 	addi	r2,fp,-3
81103eec:	100b883a 	mov	r5,r2
81103ef0:	e13fff04 	addi	r4,fp,-4
81103ef4:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103ef8:	e0bfff03 	ldbu	r2,-4(fp)
81103efc:	10803fcc 	andi	r2,r2,255
81103f00:	1009883a 	mov	r4,r2
81103f04:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4R_MASK);
81103f08:	01402004 	movi	r5,128
81103f0c:	01000044 	movi	r4,1
81103f10:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103f14:	010003f4 	movhi	r4,15
81103f18:	21109004 	addi	r4,r4,16960
81103f1c:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_4R_MASK);
81103f20:	01402004 	movi	r5,128
81103f24:	0009883a 	mov	r4,zero
81103f28:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103f2c:	e0bfff44 	addi	r2,fp,-3
81103f30:	100b883a 	mov	r5,r2
81103f34:	e13fff04 	addi	r4,fp,-4
81103f38:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103f3c:	e0bfff03 	ldbu	r2,-4(fp)
81103f40:	10803fcc 	andi	r2,r2,255
81103f44:	1009883a 	mov	r4,r2
81103f48:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5G_MASK);
81103f4c:	01404004 	movi	r5,256
81103f50:	01000044 	movi	r4,1
81103f54:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103f58:	010003f4 	movhi	r4,15
81103f5c:	21109004 	addi	r4,r4,16960
81103f60:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_5G_MASK);
81103f64:	01404004 	movi	r5,256
81103f68:	0009883a 	mov	r4,zero
81103f6c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103f70:	e0bfff44 	addi	r2,fp,-3
81103f74:	100b883a 	mov	r5,r2
81103f78:	e13fff04 	addi	r4,fp,-4
81103f7c:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103f80:	e0bfff03 	ldbu	r2,-4(fp)
81103f84:	10803fcc 	andi	r2,r2,255
81103f88:	1009883a 	mov	r4,r2
81103f8c:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5R_MASK);
81103f90:	01408004 	movi	r5,512
81103f94:	01000044 	movi	r4,1
81103f98:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103f9c:	010003f4 	movhi	r4,15
81103fa0:	21109004 	addi	r4,r4,16960
81103fa4:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_5R_MASK);
81103fa8:	01408004 	movi	r5,512
81103fac:	0009883a 	mov	r4,zero
81103fb0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103fb4:	e0bfff44 	addi	r2,fp,-3
81103fb8:	100b883a 	mov	r5,r2
81103fbc:	e13fff04 	addi	r4,fp,-4
81103fc0:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81103fc4:	e0bfff03 	ldbu	r2,-4(fp)
81103fc8:	10803fcc 	andi	r2,r2,255
81103fcc:	1009883a 	mov	r4,r2
81103fd0:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6G_MASK);
81103fd4:	01410004 	movi	r5,1024
81103fd8:	01000044 	movi	r4,1
81103fdc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81103fe0:	010003f4 	movhi	r4,15
81103fe4:	21109004 	addi	r4,r4,16960
81103fe8:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_6G_MASK);
81103fec:	01410004 	movi	r5,1024
81103ff0:	0009883a 	mov	r4,zero
81103ff4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81103ff8:	e0bfff44 	addi	r2,fp,-3
81103ffc:	100b883a 	mov	r5,r2
81104000:	e13fff04 	addi	r4,fp,-4
81104004:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81104008:	e0bfff03 	ldbu	r2,-4(fp)
8110400c:	10803fcc 	andi	r2,r2,255
81104010:	1009883a 	mov	r4,r2
81104014:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6R_MASK);
81104018:	01420004 	movi	r5,2048
8110401c:	01000044 	movi	r4,1
81104020:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81104024:	010003f4 	movhi	r4,15
81104028:	21109004 	addi	r4,r4,16960
8110402c:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_6R_MASK);
81104030:	01420004 	movi	r5,2048
81104034:	0009883a 	mov	r4,zero
81104038:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
8110403c:	e0bfff44 	addi	r2,fp,-3
81104040:	100b883a 	mov	r5,r2
81104044:	e13fff04 	addi	r4,fp,-4
81104048:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
8110404c:	e0bfff03 	ldbu	r2,-4(fp)
81104050:	10803fcc 	andi	r2,r2,255
81104054:	1009883a 	mov	r4,r2
81104058:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7G_MASK);
8110405c:	01440004 	movi	r5,4096
81104060:	01000044 	movi	r4,1
81104064:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81104068:	010003f4 	movhi	r4,15
8110406c:	21109004 	addi	r4,r4,16960
81104070:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_7G_MASK);
81104074:	01440004 	movi	r5,4096
81104078:	0009883a 	mov	r4,zero
8110407c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81104080:	e0bfff44 	addi	r2,fp,-3
81104084:	100b883a 	mov	r5,r2
81104088:	e13fff04 	addi	r4,fp,-4
8110408c:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81104090:	e0bfff03 	ldbu	r2,-4(fp)
81104094:	10803fcc 	andi	r2,r2,255
81104098:	1009883a 	mov	r4,r2
8110409c:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7R_MASK);
811040a0:	01480004 	movi	r5,8192
811040a4:	01000044 	movi	r4,1
811040a8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811040ac:	010003f4 	movhi	r4,15
811040b0:	21109004 	addi	r4,r4,16960
811040b4:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_7R_MASK);
811040b8:	01480004 	movi	r5,8192
811040bc:	0009883a 	mov	r4,zero
811040c0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811040c4:	e0bfff44 	addi	r2,fp,-3
811040c8:	100b883a 	mov	r5,r2
811040cc:	e13fff04 	addi	r4,fp,-4
811040d0:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811040d4:	e0bfff03 	ldbu	r2,-4(fp)
811040d8:	10803fcc 	andi	r2,r2,255
811040dc:	1009883a 	mov	r4,r2
811040e0:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8G_MASK);
811040e4:	01500004 	movi	r5,16384
811040e8:	01000044 	movi	r4,1
811040ec:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811040f0:	010003f4 	movhi	r4,15
811040f4:	21109004 	addi	r4,r4,16960
811040f8:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8G_MASK);
811040fc:	01500004 	movi	r5,16384
81104100:	0009883a 	mov	r4,zero
81104104:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81104108:	e0bfff44 	addi	r2,fp,-3
8110410c:	100b883a 	mov	r5,r2
81104110:	e13fff04 	addi	r4,fp,-4
81104114:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81104118:	e0bfff03 	ldbu	r2,-4(fp)
8110411c:	10803fcc 	andi	r2,r2,255
81104120:	1009883a 	mov	r4,r2
81104124:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
81104128:	01600014 	movui	r5,32768
8110412c:	01000044 	movi	r4,1
81104130:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81104134:	010003f4 	movhi	r4,15
81104138:	21109004 	addi	r4,r4,16960
8110413c:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8R_MASK);
81104140:	01600014 	movui	r5,32768
81104144:	0009883a 	mov	r4,zero
81104148:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
8110414c:	e0bfff44 	addi	r2,fp,-3
81104150:	100b883a 	mov	r5,r2
81104154:	e13fff04 	addi	r4,fp,-4
81104158:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
8110415c:	e0bfff03 	ldbu	r2,-4(fp)
81104160:	10803fcc 	andi	r2,r2,255
81104164:	1009883a 	mov	r4,r2
81104168:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_POWER_MASK);
8110416c:	01400074 	movhi	r5,1
81104170:	01000044 	movi	r4,1
81104174:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81104178:	010003f4 	movhi	r4,15
8110417c:	21109004 	addi	r4,r4,16960
81104180:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_POWER_MASK);
81104184:	01400074 	movhi	r5,1
81104188:	0009883a 	mov	r4,zero
8110418c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81104190:	e0bfff44 	addi	r2,fp,-3
81104194:	100b883a 	mov	r5,r2
81104198:	e13fff04 	addi	r4,fp,-4
8110419c:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811041a0:	e0bfff03 	ldbu	r2,-4(fp)
811041a4:	10803fcc 	andi	r2,r2,255
811041a8:	1009883a 	mov	r4,r2
811041ac:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_1_MASK);
811041b0:	014000b4 	movhi	r5,2
811041b4:	01000044 	movi	r4,1
811041b8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811041bc:	010003f4 	movhi	r4,15
811041c0:	21109004 	addi	r4,r4,16960
811041c4:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_1_MASK);
811041c8:	014000b4 	movhi	r5,2
811041cc:	0009883a 	mov	r4,zero
811041d0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811041d4:	e0bfff44 	addi	r2,fp,-3
811041d8:	100b883a 	mov	r5,r2
811041dc:	e13fff04 	addi	r4,fp,-4
811041e0:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811041e4:	e0bfff03 	ldbu	r2,-4(fp)
811041e8:	10803fcc 	andi	r2,r2,255
811041ec:	1009883a 	mov	r4,r2
811041f0:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_2_MASK);
811041f4:	01400134 	movhi	r5,4
811041f8:	01000044 	movi	r4,1
811041fc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81104200:	010003f4 	movhi	r4,15
81104204:	21109004 	addi	r4,r4,16960
81104208:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_2_MASK);
8110420c:	01400134 	movhi	r5,4
81104210:	0009883a 	mov	r4,zero
81104214:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81104218:	e0bfff44 	addi	r2,fp,-3
8110421c:	100b883a 	mov	r5,r2
81104220:	e13fff04 	addi	r4,fp,-4
81104224:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81104228:	e0bfff03 	ldbu	r2,-4(fp)
8110422c:	10803fcc 	andi	r2,r2,255
81104230:	1009883a 	mov	r4,r2
81104234:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_3_MASK);
81104238:	01400234 	movhi	r5,8
8110423c:	01000044 	movi	r4,1
81104240:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81104244:	010003f4 	movhi	r4,15
81104248:	21109004 	addi	r4,r4,16960
8110424c:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_3_MASK);
81104250:	01400234 	movhi	r5,8
81104254:	0009883a 	mov	r4,zero
81104258:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
8110425c:	e0bfff44 	addi	r2,fp,-3
81104260:	100b883a 	mov	r5,r2
81104264:	e13fff04 	addi	r4,fp,-4
81104268:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
8110426c:	e0bfff03 	ldbu	r2,-4(fp)
81104270:	10803fcc 	andi	r2,r2,255
81104274:	1009883a 	mov	r4,r2
81104278:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_4_MASK);
8110427c:	01400434 	movhi	r5,16
81104280:	01000044 	movi	r4,1
81104284:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81104288:	010003f4 	movhi	r4,15
8110428c:	21109004 	addi	r4,r4,16960
81104290:	11134ec0 	call	811134ec <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_4_MASK);
81104294:	01400434 	movhi	r5,16
81104298:	0009883a 	mov	r4,zero
8110429c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	}
811042a0:	003e9a06 	br	81103d0c <__reset+0xfb0e3d0c>

811042a4 <TestDMA_M1_M2>:
}

bool TestDMA_M1_M2(void){
811042a4:	deffdb04 	addi	sp,sp,-148
811042a8:	dfc02415 	stw	ra,144(sp)
811042ac:	df002315 	stw	fp,140(sp)
811042b0:	ddc02215 	stw	r23,136(sp)
811042b4:	dd802115 	stw	r22,132(sp)
811042b8:	dd402015 	stw	r21,128(sp)
811042bc:	dd001f15 	stw	r20,124(sp)
811042c0:	dcc01e15 	stw	r19,120(sp)
811042c4:	dc801d15 	stw	r18,116(sp)
811042c8:	dc401c15 	stw	r17,112(sp)
811042cc:	dc001b15 	stw	r16,108(sp)
811042d0:	df002304 	addi	fp,sp,140
811042d4:	d805883a 	mov	r2,sp
811042d8:	e0bfed15 	stw	r2,-76(fp)

	alt_8 tempFPGA = 0;
811042dc:	e03feb05 	stb	zero,-84(fp)
	alt_8 tempBoard = 0;
811042e0:	e03feb45 	stb	zero,-83(fp)

  alt_msgdma_dev *DMADev = NULL;
811042e4:	e03fec15 	stw	zero,-80(fp)

  if (DMA_OPEN_DEVICE(&DMADev, (char *)DMA_M1_M2_CSR_NAME) == FALSE){
811042e8:	e0bfec04 	addi	r2,fp,-80
811042ec:	016044b4 	movhi	r5,33042
811042f0:	29646904 	addi	r5,r5,-28252
811042f4:	1009883a 	mov	r4,r2
811042f8:	1102a3c0 	call	81102a3c <DMA_OPEN_DEVICE>
811042fc:	1000051e 	bne	r2,zero,81104314 <TestDMA_M1_M2+0x70>
    printf("Error Opening DMA Device");
81104300:	012044b4 	movhi	r4,33042
81104304:	21246e04 	addi	r4,r4,-28232
81104308:	1106c040 	call	81106c04 <printf>
    return FALSE;
8110430c:	0005883a 	mov	r2,zero
81104310:	00011106 	br	81104758 <TestDMA_M1_M2+0x4b4>
  }

  if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE){
81104314:	e0bfec17 	ldw	r2,-80(fp)
81104318:	000d883a 	mov	r6,zero
8110431c:	01400044 	movi	r5,1
81104320:	1009883a 	mov	r4,r2
81104324:	1102c480 	call	81102c48 <DMA_DISPATCHER_RESET>
81104328:	1000051e 	bne	r2,zero,81104340 <TestDMA_M1_M2+0x9c>
    printf("Error Reseting Dispatcher");
8110432c:	012044b4 	movhi	r4,33042
81104330:	21247504 	addi	r4,r4,-28204
81104334:	1106c040 	call	81106c04 <printf>
    return FALSE;
81104338:	0005883a 	mov	r2,zero
8110433c:	00010606 	br	81104758 <TestDMA_M1_M2+0x4b4>
  }

  alt_u32 control_bits = 0x00000000;
81104340:	e03fe215 	stw	zero,-120(fp)
  
  alt_u8 ns;
  const alt_u8 nun_steps = 32;
81104344:	00800804 	movi	r2,32
81104348:	e0bfe305 	stb	r2,-116(fp)
  const alt_u32 step = DDR2_M1_MEMORY_SIZE/nun_steps;
8110434c:	e0bfe303 	ldbu	r2,-116(fp)
81104350:	10803fcc 	andi	r2,r2,255
81104354:	e0bfee15 	stw	r2,-72(fp)
81104358:	e03fef15 	stw	zero,-68(fp)
8110435c:	e1bfee17 	ldw	r6,-72(fp)
81104360:	e1ffef17 	ldw	r7,-68(fp)
81104364:	01200034 	movhi	r4,32768
81104368:	000b883a 	mov	r5,zero
8110436c:	1104e8c0 	call	81104e8c <__divdi3>
81104370:	1009883a 	mov	r4,r2
81104374:	180b883a 	mov	r5,r3
81104378:	2005883a 	mov	r2,r4
8110437c:	2807883a 	mov	r3,r5
81104380:	e0bfe415 	stw	r2,-112(fp)

  alt_u32 read_addr_arr[nun_steps];
81104384:	e0bfe303 	ldbu	r2,-116(fp)
81104388:	10bfffc4 	addi	r2,r2,-1
8110438c:	e0bfe515 	stw	r2,-108(fp)
81104390:	e0bfe303 	ldbu	r2,-116(fp)
81104394:	10803fcc 	andi	r2,r2,255
81104398:	e0bff015 	stw	r2,-64(fp)
8110439c:	e03ff115 	stw	zero,-60(fp)
811043a0:	e0fff017 	ldw	r3,-64(fp)
811043a4:	1804d6fa 	srli	r2,r3,27
811043a8:	e0fff117 	ldw	r3,-60(fp)
811043ac:	182e917a 	slli	r23,r3,5
811043b0:	15eeb03a 	or	r23,r2,r23
811043b4:	e0bff017 	ldw	r2,-64(fp)
811043b8:	102c917a 	slli	r22,r2,5
811043bc:	e0bfe303 	ldbu	r2,-116(fp)
811043c0:	10803fcc 	andi	r2,r2,255
811043c4:	e0bff215 	stw	r2,-56(fp)
811043c8:	e03ff315 	stw	zero,-52(fp)
811043cc:	e0fff217 	ldw	r3,-56(fp)
811043d0:	1804d6fa 	srli	r2,r3,27
811043d4:	e0fff317 	ldw	r3,-52(fp)
811043d8:	182a917a 	slli	r21,r3,5
811043dc:	156ab03a 	or	r21,r2,r21
811043e0:	e0bff217 	ldw	r2,-56(fp)
811043e4:	1028917a 	slli	r20,r2,5
811043e8:	e0bfe303 	ldbu	r2,-116(fp)
811043ec:	1085883a 	add	r2,r2,r2
811043f0:	1085883a 	add	r2,r2,r2
811043f4:	108000c4 	addi	r2,r2,3
811043f8:	108000c4 	addi	r2,r2,3
811043fc:	1004d0ba 	srli	r2,r2,2
81104400:	1085883a 	add	r2,r2,r2
81104404:	1085883a 	add	r2,r2,r2
81104408:	d8b7c83a 	sub	sp,sp,r2
8110440c:	d8800404 	addi	r2,sp,16
81104410:	108000c4 	addi	r2,r2,3
81104414:	1004d0ba 	srli	r2,r2,2
81104418:	1085883a 	add	r2,r2,r2
8110441c:	1085883a 	add	r2,r2,r2
81104420:	e0bfe615 	stw	r2,-104(fp)
  read_addr_arr[0] = DDR2_M1_MEMORY_BASE;
81104424:	e0bfe617 	ldw	r2,-104(fp)
81104428:	10000015 	stw	zero,0(r2)
  for (ns = 1; ns < nun_steps; ns++) {
8110442c:	00800044 	movi	r2,1
81104430:	e0bfe105 	stb	r2,-124(fp)
81104434:	00001206 	br	81104480 <TestDMA_M1_M2+0x1dc>
	read_addr_arr[ns] = read_addr_arr[ns-1] + step;
81104438:	e0bfe103 	ldbu	r2,-124(fp)
8110443c:	e0ffe103 	ldbu	r3,-124(fp)
81104440:	18ffffc4 	addi	r3,r3,-1
81104444:	e13fe617 	ldw	r4,-104(fp)
81104448:	18c7883a 	add	r3,r3,r3
8110444c:	18c7883a 	add	r3,r3,r3
81104450:	20c7883a 	add	r3,r4,r3
81104454:	19000017 	ldw	r4,0(r3)
81104458:	e0ffe417 	ldw	r3,-112(fp)
8110445c:	20c7883a 	add	r3,r4,r3
81104460:	e13fe617 	ldw	r4,-104(fp)
81104464:	1085883a 	add	r2,r2,r2
81104468:	1085883a 	add	r2,r2,r2
8110446c:	2085883a 	add	r2,r4,r2
81104470:	10c00015 	stw	r3,0(r2)
  const alt_u8 nun_steps = 32;
  const alt_u32 step = DDR2_M1_MEMORY_SIZE/nun_steps;

  alt_u32 read_addr_arr[nun_steps];
  read_addr_arr[0] = DDR2_M1_MEMORY_BASE;
  for (ns = 1; ns < nun_steps; ns++) {
81104474:	e0bfe103 	ldbu	r2,-124(fp)
81104478:	10800044 	addi	r2,r2,1
8110447c:	e0bfe105 	stb	r2,-124(fp)
81104480:	e0ffe103 	ldbu	r3,-124(fp)
81104484:	e0bfe303 	ldbu	r2,-116(fp)
81104488:	18bfeb36 	bltu	r3,r2,81104438 <__reset+0xfb0e4438>
	read_addr_arr[ns] = read_addr_arr[ns-1] + step;
  }

  alt_u32 write_addr_arr[nun_steps];
8110448c:	d805883a 	mov	r2,sp
81104490:	1029883a 	mov	r20,r2
81104494:	e0bfe303 	ldbu	r2,-116(fp)
81104498:	10bfffc4 	addi	r2,r2,-1
8110449c:	e0bfe715 	stw	r2,-100(fp)
811044a0:	e0bfe303 	ldbu	r2,-116(fp)
811044a4:	10803fcc 	andi	r2,r2,255
811044a8:	e0bff415 	stw	r2,-48(fp)
811044ac:	e03ff515 	stw	zero,-44(fp)
811044b0:	e0fff417 	ldw	r3,-48(fp)
811044b4:	1804d6fa 	srli	r2,r3,27
811044b8:	e0fff517 	ldw	r3,-44(fp)
811044bc:	1826917a 	slli	r19,r3,5
811044c0:	14e6b03a 	or	r19,r2,r19
811044c4:	e0bff417 	ldw	r2,-48(fp)
811044c8:	1024917a 	slli	r18,r2,5
811044cc:	e0bfe303 	ldbu	r2,-116(fp)
811044d0:	10803fcc 	andi	r2,r2,255
811044d4:	e0bff615 	stw	r2,-40(fp)
811044d8:	e03ff715 	stw	zero,-36(fp)
811044dc:	e0fff617 	ldw	r3,-40(fp)
811044e0:	1804d6fa 	srli	r2,r3,27
811044e4:	e0fff717 	ldw	r3,-36(fp)
811044e8:	1822917a 	slli	r17,r3,5
811044ec:	1462b03a 	or	r17,r2,r17
811044f0:	e0bff617 	ldw	r2,-40(fp)
811044f4:	1020917a 	slli	r16,r2,5
811044f8:	e0bfe303 	ldbu	r2,-116(fp)
811044fc:	1085883a 	add	r2,r2,r2
81104500:	1085883a 	add	r2,r2,r2
81104504:	108000c4 	addi	r2,r2,3
81104508:	108000c4 	addi	r2,r2,3
8110450c:	1004d0ba 	srli	r2,r2,2
81104510:	1085883a 	add	r2,r2,r2
81104514:	1085883a 	add	r2,r2,r2
81104518:	d8b7c83a 	sub	sp,sp,r2
8110451c:	d8800404 	addi	r2,sp,16
81104520:	108000c4 	addi	r2,r2,3
81104524:	1004d0ba 	srli	r2,r2,2
81104528:	1085883a 	add	r2,r2,r2
8110452c:	1085883a 	add	r2,r2,r2
81104530:	e0bfe815 	stw	r2,-96(fp)
  write_addr_arr[0] = DDR2_M2_MEMORY_BASE;
81104534:	e0bfe817 	ldw	r2,-96(fp)
81104538:	00e00034 	movhi	r3,32768
8110453c:	10c00015 	stw	r3,0(r2)
  for (ns = 1; ns < nun_steps; ns++) {
81104540:	00800044 	movi	r2,1
81104544:	e0bfe105 	stb	r2,-124(fp)
81104548:	00001206 	br	81104594 <TestDMA_M1_M2+0x2f0>
	  write_addr_arr[ns] = write_addr_arr[ns-1] + step;
8110454c:	e0bfe103 	ldbu	r2,-124(fp)
81104550:	e0ffe103 	ldbu	r3,-124(fp)
81104554:	18ffffc4 	addi	r3,r3,-1
81104558:	e13fe817 	ldw	r4,-96(fp)
8110455c:	18c7883a 	add	r3,r3,r3
81104560:	18c7883a 	add	r3,r3,r3
81104564:	20c7883a 	add	r3,r4,r3
81104568:	19000017 	ldw	r4,0(r3)
8110456c:	e0ffe417 	ldw	r3,-112(fp)
81104570:	20c7883a 	add	r3,r4,r3
81104574:	e13fe817 	ldw	r4,-96(fp)
81104578:	1085883a 	add	r2,r2,r2
8110457c:	1085883a 	add	r2,r2,r2
81104580:	2085883a 	add	r2,r4,r2
81104584:	10c00015 	stw	r3,0(r2)
	read_addr_arr[ns] = read_addr_arr[ns-1] + step;
  }

  alt_u32 write_addr_arr[nun_steps];
  write_addr_arr[0] = DDR2_M2_MEMORY_BASE;
  for (ns = 1; ns < nun_steps; ns++) {
81104588:	e0bfe103 	ldbu	r2,-124(fp)
8110458c:	10800044 	addi	r2,r2,1
81104590:	e0bfe105 	stb	r2,-124(fp)
81104594:	e0ffe103 	ldbu	r3,-124(fp)
81104598:	e0bfe303 	ldbu	r2,-116(fp)
8110459c:	18bfeb36 	bltu	r3,r2,8110454c <__reset+0xfb0e454c>
	  write_addr_arr[ns] = write_addr_arr[ns-1] + step;
  }

	TEMP_Read(&tempFPGA, &tempBoard);
811045a0:	e0ffeb44 	addi	r3,fp,-83
811045a4:	e0bfeb04 	addi	r2,fp,-84
811045a8:	180b883a 	mov	r5,r3
811045ac:	1009883a 	mov	r4,r2
811045b0:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811045b4:	e0bfeb03 	ldbu	r2,-84(fp)
811045b8:	10803fcc 	andi	r2,r2,255
811045bc:	1009883a 	mov	r4,r2
811045c0:	11013b80 	call	811013b8 <SSDP_UPDATE>

  DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME);
811045c4:	01800044 	movi	r6,1
811045c8:	01400044 	movi	r5,1
811045cc:	01000044 	movi	r4,1
811045d0:	11024140 	call	81102414 <DDR2_MEMORY_RANDOM_WRITE_TEST>
	
	TEMP_Read(&tempFPGA, &tempBoard);
811045d4:	e0ffeb44 	addi	r3,fp,-83
811045d8:	e0bfeb04 	addi	r2,fp,-84
811045dc:	180b883a 	mov	r5,r3
811045e0:	1009883a 	mov	r4,r2
811045e4:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811045e8:	e0bfeb03 	ldbu	r2,-84(fp)
811045ec:	10803fcc 	andi	r2,r2,255
811045f0:	1009883a 	mov	r4,r2
811045f4:	11013b80 	call	811013b8 <SSDP_UPDATE>

  DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME);
811045f8:	01800044 	movi	r6,1
811045fc:	01400044 	movi	r5,1
81104600:	01000044 	movi	r4,1
81104604:	11026f40 	call	811026f4 <DDR2_MEMORY_RANDOM_READ_TEST>

	TEMP_Read(&tempFPGA, &tempBoard);
81104608:	e0ffeb44 	addi	r3,fp,-83
8110460c:	e0bfeb04 	addi	r2,fp,-84
81104610:	180b883a 	mov	r5,r3
81104614:	1009883a 	mov	r4,r2
81104618:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
8110461c:	e0bfeb03 	ldbu	r2,-84(fp)
81104620:	10803fcc 	andi	r2,r2,255
81104624:	1009883a 	mov	r4,r2
81104628:	11013b80 	call	811013b8 <SSDP_UPDATE>

  int TimeStart, TimeElapsed = 0;
8110462c:	e03fe915 	stw	zero,-92(fp)
81104630:	d0a02417 	ldw	r2,-32624(gp)

  TimeStart = alt_nticks();
81104634:	e0bfea15 	stw	r2,-88(fp)
  if (DMA_MULTIPLE_TRANSFER(DMADev, read_addr_arr, write_addr_arr, nun_steps, step, control_bits, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE){
81104638:	e0ffec17 	ldw	r3,-80(fp)
8110463c:	e13fe617 	ldw	r4,-104(fp)
81104640:	e17fe817 	ldw	r5,-96(fp)
81104644:	e1bfe303 	ldbu	r6,-116(fp)
81104648:	d8000315 	stw	zero,12(sp)
8110464c:	00800044 	movi	r2,1
81104650:	d8800215 	stw	r2,8(sp)
81104654:	e0bfe217 	ldw	r2,-120(fp)
81104658:	d8800115 	stw	r2,4(sp)
8110465c:	e0bfe417 	ldw	r2,-112(fp)
81104660:	d8800015 	stw	r2,0(sp)
81104664:	300f883a 	mov	r7,r6
81104668:	280d883a 	mov	r6,r5
8110466c:	200b883a 	mov	r5,r4
81104670:	1809883a 	mov	r4,r3
81104674:	1102df40 	call	81102df4 <DMA_MULTIPLE_TRANSFER>
81104678:	1000051e 	bne	r2,zero,81104690 <TestDMA_M1_M2+0x3ec>
    printf("Error During DMA Transfer");
8110467c:	012044b4 	movhi	r4,33042
81104680:	21247c04 	addi	r4,r4,-28176
81104684:	1106c040 	call	81106c04 <printf>
    return FALSE;
81104688:	0005883a 	mov	r2,zero
8110468c:	00003106 	br	81104754 <TestDMA_M1_M2+0x4b0>
81104690:	d0e02417 	ldw	r3,-32624(gp)
  }
  TimeElapsed = alt_nticks() - TimeStart;
81104694:	e0bfea17 	ldw	r2,-88(fp)
81104698:	1885c83a 	sub	r2,r3,r2
8110469c:	e0bfe915 	stw	r2,-92(fp)
  printf("%.3f sec\n", (float)TimeElapsed/(float)alt_ticks_per_second());
811046a0:	e13fe917 	ldw	r4,-92(fp)
811046a4:	1105e440 	call	81105e44 <__floatsisf>
811046a8:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
811046ac:	d0a02317 	ldw	r2,-32628(gp)
811046b0:	1009883a 	mov	r4,r2
811046b4:	1105f680 	call	81105f68 <__floatunsisf>
811046b8:	1007883a 	mov	r3,r2
811046bc:	180b883a 	mov	r5,r3
811046c0:	8009883a 	mov	r4,r16
811046c4:	11056080 	call	81105608 <__divsf3>
811046c8:	1007883a 	mov	r3,r2
811046cc:	1805883a 	mov	r2,r3
811046d0:	1009883a 	mov	r4,r2
811046d4:	11067700 	call	81106770 <__extendsfdf2>
811046d8:	100d883a 	mov	r6,r2
811046dc:	180f883a 	mov	r7,r3
811046e0:	300b883a 	mov	r5,r6
811046e4:	380d883a 	mov	r6,r7
811046e8:	012044b4 	movhi	r4,33042
811046ec:	21248304 	addi	r4,r4,-28148
811046f0:	1106c040 	call	81106c04 <printf>

	TEMP_Read(&tempFPGA, &tempBoard);
811046f4:	e0ffeb44 	addi	r3,fp,-83
811046f8:	e0bfeb04 	addi	r2,fp,-84
811046fc:	180b883a 	mov	r5,r3
81104700:	1009883a 	mov	r4,r2
81104704:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81104708:	e0bfeb03 	ldbu	r2,-84(fp)
8110470c:	10803fcc 	andi	r2,r2,255
81104710:	1009883a 	mov	r4,r2
81104714:	11013b80 	call	811013b8 <SSDP_UPDATE>

  if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME) == TRUE){
81104718:	01800044 	movi	r6,1
8110471c:	01400044 	movi	r5,1
81104720:	01000084 	movi	r4,2
81104724:	11026f40 	call	811026f4 <DDR2_MEMORY_RANDOM_READ_TEST>
81104728:	10800058 	cmpnei	r2,r2,1
8110472c:	1000051e 	bne	r2,zero,81104744 <TestDMA_M1_M2+0x4a0>
    printf("Transfer executed correctly\n");
81104730:	012044b4 	movhi	r4,33042
81104734:	21248604 	addi	r4,r4,-28136
81104738:	1106d200 	call	81106d20 <puts>
  } else {
    printf("Transfer failed\n");
    return FALSE;
  }

  return TRUE;
8110473c:	00800044 	movi	r2,1
81104740:	00000406 	br	81104754 <TestDMA_M1_M2+0x4b0>
	SSDP_UPDATE(tempFPGA);

  if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME) == TRUE){
    printf("Transfer executed correctly\n");
  } else {
    printf("Transfer failed\n");
81104744:	012044b4 	movhi	r4,33042
81104748:	21248d04 	addi	r4,r4,-28108
8110474c:	1106d200 	call	81106d20 <puts>
    return FALSE;
81104750:	0005883a 	mov	r2,zero
81104754:	a037883a 	mov	sp,r20
81104758:	e6ffed17 	ldw	sp,-76(fp)
  }

  return TRUE;
}
8110475c:	e6fff804 	addi	sp,fp,-32
81104760:	dfc00917 	ldw	ra,36(sp)
81104764:	df000817 	ldw	fp,32(sp)
81104768:	ddc00717 	ldw	r23,28(sp)
8110476c:	dd800617 	ldw	r22,24(sp)
81104770:	dd400517 	ldw	r21,20(sp)
81104774:	dd000417 	ldw	r20,16(sp)
81104778:	dcc00317 	ldw	r19,12(sp)
8110477c:	dc800217 	ldw	r18,8(sp)
81104780:	dc400117 	ldw	r17,4(sp)
81104784:	dc000017 	ldw	r16,0(sp)
81104788:	dec00a04 	addi	sp,sp,40
8110478c:	f800283a 	ret

81104790 <TestDMA_M2_M1>:

bool TestDMA_M2_M1(void){
81104790:	deffdb04 	addi	sp,sp,-148
81104794:	dfc02415 	stw	ra,144(sp)
81104798:	df002315 	stw	fp,140(sp)
8110479c:	ddc02215 	stw	r23,136(sp)
811047a0:	dd802115 	stw	r22,132(sp)
811047a4:	dd402015 	stw	r21,128(sp)
811047a8:	dd001f15 	stw	r20,124(sp)
811047ac:	dcc01e15 	stw	r19,120(sp)
811047b0:	dc801d15 	stw	r18,116(sp)
811047b4:	dc401c15 	stw	r17,112(sp)
811047b8:	dc001b15 	stw	r16,108(sp)
811047bc:	df002304 	addi	fp,sp,140
811047c0:	d805883a 	mov	r2,sp
811047c4:	e0bfed15 	stw	r2,-76(fp)

	alt_8 tempFPGA = 0;
811047c8:	e03feb05 	stb	zero,-84(fp)
	alt_8 tempBoard = 0;
811047cc:	e03feb45 	stb	zero,-83(fp)

  alt_msgdma_dev *DMADev = NULL;
811047d0:	e03fec15 	stw	zero,-80(fp)

  if (DMA_OPEN_DEVICE(&DMADev, (char *)DMA_M2_M1_CSR_NAME) == FALSE){
811047d4:	e0bfec04 	addi	r2,fp,-80
811047d8:	016044b4 	movhi	r5,33042
811047dc:	29649104 	addi	r5,r5,-28092
811047e0:	1009883a 	mov	r4,r2
811047e4:	1102a3c0 	call	81102a3c <DMA_OPEN_DEVICE>
811047e8:	1000051e 	bne	r2,zero,81104800 <TestDMA_M2_M1+0x70>
    printf("Error Opening DMA Device");
811047ec:	012044b4 	movhi	r4,33042
811047f0:	21246e04 	addi	r4,r4,-28232
811047f4:	1106c040 	call	81106c04 <printf>
    return FALSE;
811047f8:	0005883a 	mov	r2,zero
811047fc:	00011106 	br	81104c44 <TestDMA_M2_M1+0x4b4>
  }

  if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE){
81104800:	e0bfec17 	ldw	r2,-80(fp)
81104804:	000d883a 	mov	r6,zero
81104808:	01400044 	movi	r5,1
8110480c:	1009883a 	mov	r4,r2
81104810:	1102c480 	call	81102c48 <DMA_DISPATCHER_RESET>
81104814:	1000051e 	bne	r2,zero,8110482c <TestDMA_M2_M1+0x9c>
    printf("Error Reseting Dispatcher");
81104818:	012044b4 	movhi	r4,33042
8110481c:	21247504 	addi	r4,r4,-28204
81104820:	1106c040 	call	81106c04 <printf>
    return FALSE;
81104824:	0005883a 	mov	r2,zero
81104828:	00010606 	br	81104c44 <TestDMA_M2_M1+0x4b4>
  }

  alt_u32 control_bits = 0x00000000;
8110482c:	e03fe215 	stw	zero,-120(fp)
  
  alt_u8 ns;
  const alt_u8 nun_steps = 32;
81104830:	00800804 	movi	r2,32
81104834:	e0bfe305 	stb	r2,-116(fp)
  const alt_u32 step = DDR2_M2_MEMORY_SIZE/nun_steps;
81104838:	e0bfe303 	ldbu	r2,-116(fp)
8110483c:	10803fcc 	andi	r2,r2,255
81104840:	e0bfee15 	stw	r2,-72(fp)
81104844:	e03fef15 	stw	zero,-68(fp)
81104848:	e1bfee17 	ldw	r6,-72(fp)
8110484c:	e1ffef17 	ldw	r7,-68(fp)
81104850:	01200034 	movhi	r4,32768
81104854:	000b883a 	mov	r5,zero
81104858:	1104e8c0 	call	81104e8c <__divdi3>
8110485c:	1009883a 	mov	r4,r2
81104860:	180b883a 	mov	r5,r3
81104864:	2005883a 	mov	r2,r4
81104868:	2807883a 	mov	r3,r5
8110486c:	e0bfe415 	stw	r2,-112(fp)

  alt_u32 read_addr_arr[nun_steps];
81104870:	e0bfe303 	ldbu	r2,-116(fp)
81104874:	10bfffc4 	addi	r2,r2,-1
81104878:	e0bfe515 	stw	r2,-108(fp)
8110487c:	e0bfe303 	ldbu	r2,-116(fp)
81104880:	10803fcc 	andi	r2,r2,255
81104884:	e0bff015 	stw	r2,-64(fp)
81104888:	e03ff115 	stw	zero,-60(fp)
8110488c:	e0fff017 	ldw	r3,-64(fp)
81104890:	1804d6fa 	srli	r2,r3,27
81104894:	e0fff117 	ldw	r3,-60(fp)
81104898:	182e917a 	slli	r23,r3,5
8110489c:	15eeb03a 	or	r23,r2,r23
811048a0:	e0bff017 	ldw	r2,-64(fp)
811048a4:	102c917a 	slli	r22,r2,5
811048a8:	e0bfe303 	ldbu	r2,-116(fp)
811048ac:	10803fcc 	andi	r2,r2,255
811048b0:	e0bff215 	stw	r2,-56(fp)
811048b4:	e03ff315 	stw	zero,-52(fp)
811048b8:	e0fff217 	ldw	r3,-56(fp)
811048bc:	1804d6fa 	srli	r2,r3,27
811048c0:	e0fff317 	ldw	r3,-52(fp)
811048c4:	182a917a 	slli	r21,r3,5
811048c8:	156ab03a 	or	r21,r2,r21
811048cc:	e0bff217 	ldw	r2,-56(fp)
811048d0:	1028917a 	slli	r20,r2,5
811048d4:	e0bfe303 	ldbu	r2,-116(fp)
811048d8:	1085883a 	add	r2,r2,r2
811048dc:	1085883a 	add	r2,r2,r2
811048e0:	108000c4 	addi	r2,r2,3
811048e4:	108000c4 	addi	r2,r2,3
811048e8:	1004d0ba 	srli	r2,r2,2
811048ec:	1085883a 	add	r2,r2,r2
811048f0:	1085883a 	add	r2,r2,r2
811048f4:	d8b7c83a 	sub	sp,sp,r2
811048f8:	d8800404 	addi	r2,sp,16
811048fc:	108000c4 	addi	r2,r2,3
81104900:	1004d0ba 	srli	r2,r2,2
81104904:	1085883a 	add	r2,r2,r2
81104908:	1085883a 	add	r2,r2,r2
8110490c:	e0bfe615 	stw	r2,-104(fp)
  read_addr_arr[0] = DDR2_M2_MEMORY_BASE;
81104910:	e0bfe617 	ldw	r2,-104(fp)
81104914:	00e00034 	movhi	r3,32768
81104918:	10c00015 	stw	r3,0(r2)
  for (ns = 1; ns < nun_steps; ns++) {
8110491c:	00800044 	movi	r2,1
81104920:	e0bfe105 	stb	r2,-124(fp)
81104924:	00001206 	br	81104970 <TestDMA_M2_M1+0x1e0>
	read_addr_arr[ns] = read_addr_arr[ns-1] + step;
81104928:	e0bfe103 	ldbu	r2,-124(fp)
8110492c:	e0ffe103 	ldbu	r3,-124(fp)
81104930:	18ffffc4 	addi	r3,r3,-1
81104934:	e13fe617 	ldw	r4,-104(fp)
81104938:	18c7883a 	add	r3,r3,r3
8110493c:	18c7883a 	add	r3,r3,r3
81104940:	20c7883a 	add	r3,r4,r3
81104944:	19000017 	ldw	r4,0(r3)
81104948:	e0ffe417 	ldw	r3,-112(fp)
8110494c:	20c7883a 	add	r3,r4,r3
81104950:	e13fe617 	ldw	r4,-104(fp)
81104954:	1085883a 	add	r2,r2,r2
81104958:	1085883a 	add	r2,r2,r2
8110495c:	2085883a 	add	r2,r4,r2
81104960:	10c00015 	stw	r3,0(r2)
  const alt_u8 nun_steps = 32;
  const alt_u32 step = DDR2_M2_MEMORY_SIZE/nun_steps;

  alt_u32 read_addr_arr[nun_steps];
  read_addr_arr[0] = DDR2_M2_MEMORY_BASE;
  for (ns = 1; ns < nun_steps; ns++) {
81104964:	e0bfe103 	ldbu	r2,-124(fp)
81104968:	10800044 	addi	r2,r2,1
8110496c:	e0bfe105 	stb	r2,-124(fp)
81104970:	e0ffe103 	ldbu	r3,-124(fp)
81104974:	e0bfe303 	ldbu	r2,-116(fp)
81104978:	18bfeb36 	bltu	r3,r2,81104928 <__reset+0xfb0e4928>
	read_addr_arr[ns] = read_addr_arr[ns-1] + step;
  }

  alt_u32 write_addr_arr[nun_steps];
8110497c:	d805883a 	mov	r2,sp
81104980:	1029883a 	mov	r20,r2
81104984:	e0bfe303 	ldbu	r2,-116(fp)
81104988:	10bfffc4 	addi	r2,r2,-1
8110498c:	e0bfe715 	stw	r2,-100(fp)
81104990:	e0bfe303 	ldbu	r2,-116(fp)
81104994:	10803fcc 	andi	r2,r2,255
81104998:	e0bff415 	stw	r2,-48(fp)
8110499c:	e03ff515 	stw	zero,-44(fp)
811049a0:	e0fff417 	ldw	r3,-48(fp)
811049a4:	1804d6fa 	srli	r2,r3,27
811049a8:	e0fff517 	ldw	r3,-44(fp)
811049ac:	1826917a 	slli	r19,r3,5
811049b0:	14e6b03a 	or	r19,r2,r19
811049b4:	e0bff417 	ldw	r2,-48(fp)
811049b8:	1024917a 	slli	r18,r2,5
811049bc:	e0bfe303 	ldbu	r2,-116(fp)
811049c0:	10803fcc 	andi	r2,r2,255
811049c4:	e0bff615 	stw	r2,-40(fp)
811049c8:	e03ff715 	stw	zero,-36(fp)
811049cc:	e0fff617 	ldw	r3,-40(fp)
811049d0:	1804d6fa 	srli	r2,r3,27
811049d4:	e0fff717 	ldw	r3,-36(fp)
811049d8:	1822917a 	slli	r17,r3,5
811049dc:	1462b03a 	or	r17,r2,r17
811049e0:	e0bff617 	ldw	r2,-40(fp)
811049e4:	1020917a 	slli	r16,r2,5
811049e8:	e0bfe303 	ldbu	r2,-116(fp)
811049ec:	1085883a 	add	r2,r2,r2
811049f0:	1085883a 	add	r2,r2,r2
811049f4:	108000c4 	addi	r2,r2,3
811049f8:	108000c4 	addi	r2,r2,3
811049fc:	1004d0ba 	srli	r2,r2,2
81104a00:	1085883a 	add	r2,r2,r2
81104a04:	1085883a 	add	r2,r2,r2
81104a08:	d8b7c83a 	sub	sp,sp,r2
81104a0c:	d8800404 	addi	r2,sp,16
81104a10:	108000c4 	addi	r2,r2,3
81104a14:	1004d0ba 	srli	r2,r2,2
81104a18:	1085883a 	add	r2,r2,r2
81104a1c:	1085883a 	add	r2,r2,r2
81104a20:	e0bfe815 	stw	r2,-96(fp)
  write_addr_arr[0] = DDR2_M1_MEMORY_BASE;
81104a24:	e0bfe817 	ldw	r2,-96(fp)
81104a28:	10000015 	stw	zero,0(r2)
  for (ns = 1; ns < nun_steps; ns++) {
81104a2c:	00800044 	movi	r2,1
81104a30:	e0bfe105 	stb	r2,-124(fp)
81104a34:	00001206 	br	81104a80 <TestDMA_M2_M1+0x2f0>
	  write_addr_arr[ns] = write_addr_arr[ns-1] + step;
81104a38:	e0bfe103 	ldbu	r2,-124(fp)
81104a3c:	e0ffe103 	ldbu	r3,-124(fp)
81104a40:	18ffffc4 	addi	r3,r3,-1
81104a44:	e13fe817 	ldw	r4,-96(fp)
81104a48:	18c7883a 	add	r3,r3,r3
81104a4c:	18c7883a 	add	r3,r3,r3
81104a50:	20c7883a 	add	r3,r4,r3
81104a54:	19000017 	ldw	r4,0(r3)
81104a58:	e0ffe417 	ldw	r3,-112(fp)
81104a5c:	20c7883a 	add	r3,r4,r3
81104a60:	e13fe817 	ldw	r4,-96(fp)
81104a64:	1085883a 	add	r2,r2,r2
81104a68:	1085883a 	add	r2,r2,r2
81104a6c:	2085883a 	add	r2,r4,r2
81104a70:	10c00015 	stw	r3,0(r2)
	read_addr_arr[ns] = read_addr_arr[ns-1] + step;
  }

  alt_u32 write_addr_arr[nun_steps];
  write_addr_arr[0] = DDR2_M1_MEMORY_BASE;
  for (ns = 1; ns < nun_steps; ns++) {
81104a74:	e0bfe103 	ldbu	r2,-124(fp)
81104a78:	10800044 	addi	r2,r2,1
81104a7c:	e0bfe105 	stb	r2,-124(fp)
81104a80:	e0ffe103 	ldbu	r3,-124(fp)
81104a84:	e0bfe303 	ldbu	r2,-116(fp)
81104a88:	18bfeb36 	bltu	r3,r2,81104a38 <__reset+0xfb0e4a38>
	  write_addr_arr[ns] = write_addr_arr[ns-1] + step;
  }

	TEMP_Read(&tempFPGA, &tempBoard);
81104a8c:	e0ffeb44 	addi	r3,fp,-83
81104a90:	e0bfeb04 	addi	r2,fp,-84
81104a94:	180b883a 	mov	r5,r3
81104a98:	1009883a 	mov	r4,r2
81104a9c:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81104aa0:	e0bfeb03 	ldbu	r2,-84(fp)
81104aa4:	10803fcc 	andi	r2,r2,255
81104aa8:	1009883a 	mov	r4,r2
81104aac:	11013b80 	call	811013b8 <SSDP_UPDATE>

  DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
81104ab0:	01800044 	movi	r6,1
81104ab4:	01400044 	movi	r5,1
81104ab8:	01000084 	movi	r4,2
81104abc:	11024140 	call	81102414 <DDR2_MEMORY_RANDOM_WRITE_TEST>

	TEMP_Read(&tempFPGA, &tempBoard);
81104ac0:	e0ffeb44 	addi	r3,fp,-83
81104ac4:	e0bfeb04 	addi	r2,fp,-84
81104ac8:	180b883a 	mov	r5,r3
81104acc:	1009883a 	mov	r4,r2
81104ad0:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81104ad4:	e0bfeb03 	ldbu	r2,-84(fp)
81104ad8:	10803fcc 	andi	r2,r2,255
81104adc:	1009883a 	mov	r4,r2
81104ae0:	11013b80 	call	811013b8 <SSDP_UPDATE>

  DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
81104ae4:	01800044 	movi	r6,1
81104ae8:	01400044 	movi	r5,1
81104aec:	01000084 	movi	r4,2
81104af0:	11026f40 	call	811026f4 <DDR2_MEMORY_RANDOM_READ_TEST>

	TEMP_Read(&tempFPGA, &tempBoard);
81104af4:	e0ffeb44 	addi	r3,fp,-83
81104af8:	e0bfeb04 	addi	r2,fp,-84
81104afc:	180b883a 	mov	r5,r3
81104b00:	1009883a 	mov	r4,r2
81104b04:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81104b08:	e0bfeb03 	ldbu	r2,-84(fp)
81104b0c:	10803fcc 	andi	r2,r2,255
81104b10:	1009883a 	mov	r4,r2
81104b14:	11013b80 	call	811013b8 <SSDP_UPDATE>
	
  int TimeStart, TimeElapsed = 0;
81104b18:	e03fe915 	stw	zero,-92(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81104b1c:	d0a02417 	ldw	r2,-32624(gp)

  TimeStart = alt_nticks();
81104b20:	e0bfea15 	stw	r2,-88(fp)
  if (DMA_MULTIPLE_TRANSFER(DMADev, read_addr_arr, write_addr_arr, nun_steps, step, control_bits, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE){
81104b24:	e0ffec17 	ldw	r3,-80(fp)
81104b28:	e13fe617 	ldw	r4,-104(fp)
81104b2c:	e17fe817 	ldw	r5,-96(fp)
81104b30:	e1bfe303 	ldbu	r6,-116(fp)
81104b34:	d8000315 	stw	zero,12(sp)
81104b38:	00800044 	movi	r2,1
81104b3c:	d8800215 	stw	r2,8(sp)
81104b40:	e0bfe217 	ldw	r2,-120(fp)
81104b44:	d8800115 	stw	r2,4(sp)
81104b48:	e0bfe417 	ldw	r2,-112(fp)
81104b4c:	d8800015 	stw	r2,0(sp)
81104b50:	300f883a 	mov	r7,r6
81104b54:	280d883a 	mov	r6,r5
81104b58:	200b883a 	mov	r5,r4
81104b5c:	1809883a 	mov	r4,r3
81104b60:	1102df40 	call	81102df4 <DMA_MULTIPLE_TRANSFER>
81104b64:	1000051e 	bne	r2,zero,81104b7c <TestDMA_M2_M1+0x3ec>
    printf("Error During DMA Transfer");
81104b68:	012044b4 	movhi	r4,33042
81104b6c:	21247c04 	addi	r4,r4,-28176
81104b70:	1106c040 	call	81106c04 <printf>
    return FALSE;
81104b74:	0005883a 	mov	r2,zero
81104b78:	00003106 	br	81104c40 <TestDMA_M2_M1+0x4b0>
81104b7c:	d0e02417 	ldw	r3,-32624(gp)
  }
  TimeElapsed = alt_nticks() - TimeStart;
81104b80:	e0bfea17 	ldw	r2,-88(fp)
81104b84:	1885c83a 	sub	r2,r3,r2
81104b88:	e0bfe915 	stw	r2,-92(fp)
  printf("%.3f sec\n", (float)TimeElapsed/(float)alt_ticks_per_second());
81104b8c:	e13fe917 	ldw	r4,-92(fp)
81104b90:	1105e440 	call	81105e44 <__floatsisf>
81104b94:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81104b98:	d0a02317 	ldw	r2,-32628(gp)
81104b9c:	1009883a 	mov	r4,r2
81104ba0:	1105f680 	call	81105f68 <__floatunsisf>
81104ba4:	1007883a 	mov	r3,r2
81104ba8:	180b883a 	mov	r5,r3
81104bac:	8009883a 	mov	r4,r16
81104bb0:	11056080 	call	81105608 <__divsf3>
81104bb4:	1007883a 	mov	r3,r2
81104bb8:	1805883a 	mov	r2,r3
81104bbc:	1009883a 	mov	r4,r2
81104bc0:	11067700 	call	81106770 <__extendsfdf2>
81104bc4:	100d883a 	mov	r6,r2
81104bc8:	180f883a 	mov	r7,r3
81104bcc:	300b883a 	mov	r5,r6
81104bd0:	380d883a 	mov	r6,r7
81104bd4:	012044b4 	movhi	r4,33042
81104bd8:	21248304 	addi	r4,r4,-28148
81104bdc:	1106c040 	call	81106c04 <printf>

	TEMP_Read(&tempFPGA, &tempBoard);
81104be0:	e0ffeb44 	addi	r3,fp,-83
81104be4:	e0bfeb04 	addi	r2,fp,-84
81104be8:	180b883a 	mov	r5,r3
81104bec:	1009883a 	mov	r4,r2
81104bf0:	110323c0 	call	8110323c <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81104bf4:	e0bfeb03 	ldbu	r2,-84(fp)
81104bf8:	10803fcc 	andi	r2,r2,255
81104bfc:	1009883a 	mov	r4,r2
81104c00:	11013b80 	call	811013b8 <SSDP_UPDATE>

  if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME) == TRUE){
81104c04:	01800044 	movi	r6,1
81104c08:	01400044 	movi	r5,1
81104c0c:	01000044 	movi	r4,1
81104c10:	11026f40 	call	811026f4 <DDR2_MEMORY_RANDOM_READ_TEST>
81104c14:	10800058 	cmpnei	r2,r2,1
81104c18:	1000051e 	bne	r2,zero,81104c30 <TestDMA_M2_M1+0x4a0>
    printf("Transfer executed correctly\n");
81104c1c:	012044b4 	movhi	r4,33042
81104c20:	21248604 	addi	r4,r4,-28136
81104c24:	1106d200 	call	81106d20 <puts>
  } else {
    printf("Transfer failed\n");
    return FALSE;
  }

  return TRUE;
81104c28:	00800044 	movi	r2,1
81104c2c:	00000406 	br	81104c40 <TestDMA_M2_M1+0x4b0>
	SSDP_UPDATE(tempFPGA);

  if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME) == TRUE){
    printf("Transfer executed correctly\n");
  } else {
    printf("Transfer failed\n");
81104c30:	012044b4 	movhi	r4,33042
81104c34:	21248d04 	addi	r4,r4,-28108
81104c38:	1106d200 	call	81106d20 <puts>
    return FALSE;
81104c3c:	0005883a 	mov	r2,zero
81104c40:	a037883a 	mov	sp,r20
81104c44:	e6ffed17 	ldw	sp,-76(fp)
  }

  return TRUE;
}
81104c48:	e6fff804 	addi	sp,fp,-32
81104c4c:	dfc00917 	ldw	ra,36(sp)
81104c50:	df000817 	ldw	fp,32(sp)
81104c54:	ddc00717 	ldw	r23,28(sp)
81104c58:	dd800617 	ldw	r22,24(sp)
81104c5c:	dd400517 	ldw	r21,20(sp)
81104c60:	dd000417 	ldw	r20,16(sp)
81104c64:	dcc00317 	ldw	r19,12(sp)
81104c68:	dc800217 	ldw	r18,8(sp)
81104c6c:	dc400117 	ldw	r17,4(sp)
81104c70:	dc000017 	ldw	r16,0(sp)
81104c74:	dec00a04 	addi	sp,sp,40
81104c78:	f800283a 	ret

81104c7c <_reg_write>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_write(int BASE_ADD, alt_32 REG_ADD, alt_32 REG_Dado ){
81104c7c:	defffc04 	addi	sp,sp,-16
81104c80:	df000315 	stw	fp,12(sp)
81104c84:	df000304 	addi	fp,sp,12
81104c88:	e13ffd15 	stw	r4,-12(fp)
81104c8c:	e17ffe15 	stw	r5,-8(fp)
81104c90:	e1bfff15 	stw	r6,-4(fp)

	IOWR_32DIRECT(BASE_ADD, REG_ADD << 2, REG_Dado);
81104c94:	e0bffe17 	ldw	r2,-8(fp)
81104c98:	1085883a 	add	r2,r2,r2
81104c9c:	1085883a 	add	r2,r2,r2
81104ca0:	1007883a 	mov	r3,r2
81104ca4:	e0bffd17 	ldw	r2,-12(fp)
81104ca8:	1885883a 	add	r2,r3,r2
81104cac:	1007883a 	mov	r3,r2
81104cb0:	e0bfff17 	ldw	r2,-4(fp)
81104cb4:	18800035 	stwio	r2,0(r3)
	return 1;
81104cb8:	00800044 	movi	r2,1

}
81104cbc:	e037883a 	mov	sp,fp
81104cc0:	df000017 	ldw	fp,0(sp)
81104cc4:	dec00104 	addi	sp,sp,4
81104cc8:	f800283a 	ret

81104ccc <_reg_read>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_read(int BASE_ADD, alt_32 REG_ADD, alt_32 *REG_Dado ){
81104ccc:	defffc04 	addi	sp,sp,-16
81104cd0:	df000315 	stw	fp,12(sp)
81104cd4:	df000304 	addi	fp,sp,12
81104cd8:	e13ffd15 	stw	r4,-12(fp)
81104cdc:	e17ffe15 	stw	r5,-8(fp)
81104ce0:	e1bfff15 	stw	r6,-4(fp)

   *REG_Dado = IORD_32DIRECT(BASE_ADD, REG_ADD << 2);
81104ce4:	e0bffe17 	ldw	r2,-8(fp)
81104ce8:	1085883a 	add	r2,r2,r2
81104cec:	1085883a 	add	r2,r2,r2
81104cf0:	1007883a 	mov	r3,r2
81104cf4:	e0bffd17 	ldw	r2,-12(fp)
81104cf8:	1885883a 	add	r2,r3,r2
81104cfc:	10c00037 	ldwio	r3,0(r2)
81104d00:	e0bfff17 	ldw	r2,-4(fp)
81104d04:	10c00015 	stw	r3,0(r2)
   return 1;
81104d08:	00800044 	movi	r2,1

}
81104d0c:	e037883a 	mov	sp,fp
81104d10:	df000017 	ldw	fp,0(sp)
81104d14:	dec00104 	addi	sp,sp,4
81104d18:	f800283a 	ret

81104d1c <_print_codec_status>:
 * @param [in] codec_status
 * *
 * @retval 1 : Sucesso
 *
 */
void _print_codec_status(int codec_status){
81104d1c:	defffa04 	addi	sp,sp,-24
81104d20:	dfc00515 	stw	ra,20(sp)
81104d24:	df000415 	stw	fp,16(sp)
81104d28:	df000404 	addi	fp,sp,16
81104d2c:	e13fff15 	stw	r4,-4(fp)
	int started    = (int)((codec_status >> 6) & 1);
81104d30:	e0bfff17 	ldw	r2,-4(fp)
81104d34:	1005d1ba 	srai	r2,r2,6
81104d38:	1080004c 	andi	r2,r2,1
81104d3c:	e0bffc15 	stw	r2,-16(fp)
	int connecting = (int)((codec_status >> 5) & 1);
81104d40:	e0bfff17 	ldw	r2,-4(fp)
81104d44:	1005d17a 	srai	r2,r2,5
81104d48:	1080004c 	andi	r2,r2,1
81104d4c:	e0bffd15 	stw	r2,-12(fp)
	int running    = (int)((codec_status >> 4) & 1);
81104d50:	e0bfff17 	ldw	r2,-4(fp)
81104d54:	1005d13a 	srai	r2,r2,4
81104d58:	1080004c 	andi	r2,r2,1
81104d5c:	e0bffe15 	stw	r2,-8(fp)

	printf("-------- link status \n");
81104d60:	012044b4 	movhi	r4,33042
81104d64:	21249604 	addi	r4,r4,-28072
81104d68:	1106d200 	call	81106d20 <puts>
	printf("Link started    : %s \n" , (started    == 1) ? "S":"N" );
81104d6c:	e0bffc17 	ldw	r2,-16(fp)
81104d70:	10800058 	cmpnei	r2,r2,1
81104d74:	1000031e 	bne	r2,zero,81104d84 <_print_codec_status+0x68>
81104d78:	00a044b4 	movhi	r2,33042
81104d7c:	10a49c04 	addi	r2,r2,-28048
81104d80:	00000206 	br	81104d8c <_print_codec_status+0x70>
81104d84:	00a044b4 	movhi	r2,33042
81104d88:	10a49d04 	addi	r2,r2,-28044
81104d8c:	100b883a 	mov	r5,r2
81104d90:	012044b4 	movhi	r4,33042
81104d94:	21249e04 	addi	r4,r4,-28040
81104d98:	1106c040 	call	81106c04 <printf>
	printf("Link connecting : %s \n" , (connecting == 1) ? "S":"N" );
81104d9c:	e0bffd17 	ldw	r2,-12(fp)
81104da0:	10800058 	cmpnei	r2,r2,1
81104da4:	1000031e 	bne	r2,zero,81104db4 <_print_codec_status+0x98>
81104da8:	00a044b4 	movhi	r2,33042
81104dac:	10a49c04 	addi	r2,r2,-28048
81104db0:	00000206 	br	81104dbc <_print_codec_status+0xa0>
81104db4:	00a044b4 	movhi	r2,33042
81104db8:	10a49d04 	addi	r2,r2,-28044
81104dbc:	100b883a 	mov	r5,r2
81104dc0:	012044b4 	movhi	r4,33042
81104dc4:	2124a404 	addi	r4,r4,-28016
81104dc8:	1106c040 	call	81106c04 <printf>
	printf("Link running    : %s \n" , (running    == 1) ? "S":"N" );
81104dcc:	e0bffe17 	ldw	r2,-8(fp)
81104dd0:	10800058 	cmpnei	r2,r2,1
81104dd4:	1000031e 	bne	r2,zero,81104de4 <_print_codec_status+0xc8>
81104dd8:	00a044b4 	movhi	r2,33042
81104ddc:	10a49c04 	addi	r2,r2,-28048
81104de0:	00000206 	br	81104dec <_print_codec_status+0xd0>
81104de4:	00a044b4 	movhi	r2,33042
81104de8:	10a49d04 	addi	r2,r2,-28044
81104dec:	100b883a 	mov	r5,r2
81104df0:	012044b4 	movhi	r4,33042
81104df4:	2124aa04 	addi	r4,r4,-27992
81104df8:	1106c040 	call	81106c04 <printf>
	printf("--------  \n");
81104dfc:	012044b4 	movhi	r4,33042
81104e00:	2124b004 	addi	r4,r4,-27968
81104e04:	1106d200 	call	81106d20 <puts>
}
81104e08:	0001883a 	nop
81104e0c:	e037883a 	mov	sp,fp
81104e10:	dfc00117 	ldw	ra,4(sp)
81104e14:	df000017 	ldw	fp,0(sp)
81104e18:	dec00204 	addi	sp,sp,8
81104e1c:	f800283a 	ret

81104e20 <_split_codec_status>:
 * @param [in] codec_status
 * *
 * @retval 1 : Sucesso
 *
 */
void _split_codec_status(int codec_status, int *started, int *connecting, int *running){
81104e20:	defffb04 	addi	sp,sp,-20
81104e24:	df000415 	stw	fp,16(sp)
81104e28:	df000404 	addi	fp,sp,16
81104e2c:	e13ffc15 	stw	r4,-16(fp)
81104e30:	e17ffd15 	stw	r5,-12(fp)
81104e34:	e1bffe15 	stw	r6,-8(fp)
81104e38:	e1ffff15 	stw	r7,-4(fp)
	*started    = (int)((codec_status >> 6) & 1);
81104e3c:	e0bffc17 	ldw	r2,-16(fp)
81104e40:	1005d1ba 	srai	r2,r2,6
81104e44:	10c0004c 	andi	r3,r2,1
81104e48:	e0bffd17 	ldw	r2,-12(fp)
81104e4c:	10c00015 	stw	r3,0(r2)
	*connecting = (int)((codec_status >> 5) & 1);
81104e50:	e0bffc17 	ldw	r2,-16(fp)
81104e54:	1005d17a 	srai	r2,r2,5
81104e58:	10c0004c 	andi	r3,r2,1
81104e5c:	e0bffe17 	ldw	r2,-8(fp)
81104e60:	10c00015 	stw	r3,0(r2)
	*running    = (int)((codec_status >> 4) & 1);
81104e64:	e0bffc17 	ldw	r2,-16(fp)
81104e68:	1005d13a 	srai	r2,r2,4
81104e6c:	10c0004c 	andi	r3,r2,1
81104e70:	e0bfff17 	ldw	r2,-4(fp)
81104e74:	10c00015 	stw	r3,0(r2)
}
81104e78:	0001883a 	nop
81104e7c:	e037883a 	mov	sp,fp
81104e80:	df000017 	ldw	fp,0(sp)
81104e84:	dec00104 	addi	sp,sp,4
81104e88:	f800283a 	ret

81104e8c <__divdi3>:
81104e8c:	defff404 	addi	sp,sp,-48
81104e90:	dfc00b15 	stw	ra,44(sp)
81104e94:	df000a15 	stw	fp,40(sp)
81104e98:	ddc00915 	stw	r23,36(sp)
81104e9c:	dd800815 	stw	r22,32(sp)
81104ea0:	dd400715 	stw	r21,28(sp)
81104ea4:	dd000615 	stw	r20,24(sp)
81104ea8:	dcc00515 	stw	r19,20(sp)
81104eac:	dc800415 	stw	r18,16(sp)
81104eb0:	dc400315 	stw	r17,12(sp)
81104eb4:	dc000215 	stw	r16,8(sp)
81104eb8:	2800b416 	blt	r5,zero,8110518c <__divdi3+0x300>
81104ebc:	2027883a 	mov	r19,r4
81104ec0:	2825883a 	mov	r18,r5
81104ec4:	0021883a 	mov	r16,zero
81104ec8:	3800aa16 	blt	r7,zero,81105174 <__divdi3+0x2e8>
81104ecc:	302d883a 	mov	r22,r6
81104ed0:	9823883a 	mov	r17,r19
81104ed4:	902b883a 	mov	r21,r18
81104ed8:	38003f1e 	bne	r7,zero,81104fd8 <__divdi3+0x14c>
81104edc:	9180662e 	bgeu	r18,r6,81105078 <__divdi3+0x1ec>
81104ee0:	00bfffd4 	movui	r2,65535
81104ee4:	1180b42e 	bgeu	r2,r6,811051b8 <__divdi3+0x32c>
81104ee8:	00804034 	movhi	r2,256
81104eec:	10bfffc4 	addi	r2,r2,-1
81104ef0:	11814136 	bltu	r2,r6,811053f8 <__divdi3+0x56c>
81104ef4:	00800404 	movi	r2,16
81104ef8:	3088d83a 	srl	r4,r6,r2
81104efc:	00e044b4 	movhi	r3,33042
81104f00:	18e4b2c4 	addi	r3,r3,-27957
81104f04:	1909883a 	add	r4,r3,r4
81104f08:	20c00003 	ldbu	r3,0(r4)
81104f0c:	01c00804 	movi	r7,32
81104f10:	1885883a 	add	r2,r3,r2
81104f14:	388fc83a 	sub	r7,r7,r2
81104f18:	38000526 	beq	r7,zero,81104f30 <__divdi3+0xa4>
81104f1c:	91ca983a 	sll	r5,r18,r7
81104f20:	9884d83a 	srl	r2,r19,r2
81104f24:	31ec983a 	sll	r22,r6,r7
81104f28:	99e2983a 	sll	r17,r19,r7
81104f2c:	116ab03a 	or	r21,r2,r5
81104f30:	b028d43a 	srli	r20,r22,16
81104f34:	a809883a 	mov	r4,r21
81104f38:	b4ffffcc 	andi	r19,r22,65535
81104f3c:	a00b883a 	mov	r5,r20
81104f40:	11055b00 	call	811055b0 <__umodsi3>
81104f44:	a00b883a 	mov	r5,r20
81104f48:	a809883a 	mov	r4,r21
81104f4c:	1025883a 	mov	r18,r2
81104f50:	110554c0 	call	8110554c <__udivsi3>
81104f54:	102f883a 	mov	r23,r2
81104f58:	9006943a 	slli	r3,r18,16
81104f5c:	8804d43a 	srli	r2,r17,16
81104f60:	9de5383a 	mul	r18,r19,r23
81104f64:	10c4b03a 	or	r2,r2,r3
81104f68:	1480052e 	bgeu	r2,r18,81104f80 <__divdi3+0xf4>
81104f6c:	1585883a 	add	r2,r2,r22
81104f70:	b8ffffc4 	addi	r3,r23,-1
81104f74:	15800136 	bltu	r2,r22,81104f7c <__divdi3+0xf0>
81104f78:	14813036 	bltu	r2,r18,8110543c <__divdi3+0x5b0>
81104f7c:	182f883a 	mov	r23,r3
81104f80:	14a5c83a 	sub	r18,r2,r18
81104f84:	a00b883a 	mov	r5,r20
81104f88:	9009883a 	mov	r4,r18
81104f8c:	11055b00 	call	811055b0 <__umodsi3>
81104f90:	102b883a 	mov	r21,r2
81104f94:	a00b883a 	mov	r5,r20
81104f98:	9009883a 	mov	r4,r18
81104f9c:	110554c0 	call	8110554c <__udivsi3>
81104fa0:	a82a943a 	slli	r21,r21,16
81104fa4:	98a7383a 	mul	r19,r19,r2
81104fa8:	8c7fffcc 	andi	r17,r17,65535
81104fac:	8d62b03a 	or	r17,r17,r21
81104fb0:	8cc0052e 	bgeu	r17,r19,81104fc8 <__divdi3+0x13c>
81104fb4:	b463883a 	add	r17,r22,r17
81104fb8:	10ffffc4 	addi	r3,r2,-1
81104fbc:	8d800136 	bltu	r17,r22,81104fc4 <__divdi3+0x138>
81104fc0:	8cc11c36 	bltu	r17,r19,81105434 <__divdi3+0x5a8>
81104fc4:	1805883a 	mov	r2,r3
81104fc8:	b80c943a 	slli	r6,r23,16
81104fcc:	0027883a 	mov	r19,zero
81104fd0:	3084b03a 	or	r2,r6,r2
81104fd4:	00000306 	br	81104fe4 <__divdi3+0x158>
81104fd8:	91c0142e 	bgeu	r18,r7,8110502c <__divdi3+0x1a0>
81104fdc:	0027883a 	mov	r19,zero
81104fe0:	0005883a 	mov	r2,zero
81104fe4:	9807883a 	mov	r3,r19
81104fe8:	80000426 	beq	r16,zero,81104ffc <__divdi3+0x170>
81104fec:	0085c83a 	sub	r2,zero,r2
81104ff0:	1008c03a 	cmpne	r4,r2,zero
81104ff4:	04c7c83a 	sub	r3,zero,r19
81104ff8:	1907c83a 	sub	r3,r3,r4
81104ffc:	dfc00b17 	ldw	ra,44(sp)
81105000:	df000a17 	ldw	fp,40(sp)
81105004:	ddc00917 	ldw	r23,36(sp)
81105008:	dd800817 	ldw	r22,32(sp)
8110500c:	dd400717 	ldw	r21,28(sp)
81105010:	dd000617 	ldw	r20,24(sp)
81105014:	dcc00517 	ldw	r19,20(sp)
81105018:	dc800417 	ldw	r18,16(sp)
8110501c:	dc400317 	ldw	r17,12(sp)
81105020:	dc000217 	ldw	r16,8(sp)
81105024:	dec00c04 	addi	sp,sp,48
81105028:	f800283a 	ret
8110502c:	00bfffd4 	movui	r2,65535
81105030:	11c0652e 	bgeu	r2,r7,811051c8 <__divdi3+0x33c>
81105034:	00804034 	movhi	r2,256
81105038:	10bfffc4 	addi	r2,r2,-1
8110503c:	11c0ec36 	bltu	r2,r7,811053f0 <__divdi3+0x564>
81105040:	00800404 	movi	r2,16
81105044:	3886d83a 	srl	r3,r7,r2
81105048:	012044b4 	movhi	r4,33042
8110504c:	2124b2c4 	addi	r4,r4,-27957
81105050:	20c7883a 	add	r3,r4,r3
81105054:	1c400003 	ldbu	r17,0(r3)
81105058:	05800804 	movi	r22,32
8110505c:	8885883a 	add	r2,r17,r2
81105060:	b0adc83a 	sub	r22,r22,r2
81105064:	b0008e1e 	bne	r22,zero,811052a0 <__divdi3+0x414>
81105068:	3c80e536 	bltu	r7,r18,81105400 <__divdi3+0x574>
8110506c:	9985403a 	cmpgeu	r2,r19,r6
81105070:	0027883a 	mov	r19,zero
81105074:	003fdb06 	br	81104fe4 <__reset+0xfb0e4fe4>
81105078:	3000041e 	bne	r6,zero,8110508c <__divdi3+0x200>
8110507c:	000b883a 	mov	r5,zero
81105080:	01000044 	movi	r4,1
81105084:	110554c0 	call	8110554c <__udivsi3>
81105088:	102d883a 	mov	r22,r2
8110508c:	00bfffd4 	movui	r2,65535
81105090:	1580452e 	bgeu	r2,r22,811051a8 <__divdi3+0x31c>
81105094:	00804034 	movhi	r2,256
81105098:	10bfffc4 	addi	r2,r2,-1
8110509c:	1580d236 	bltu	r2,r22,811053e8 <__divdi3+0x55c>
811050a0:	00800404 	movi	r2,16
811050a4:	b086d83a 	srl	r3,r22,r2
811050a8:	012044b4 	movhi	r4,33042
811050ac:	2124b2c4 	addi	r4,r4,-27957
811050b0:	20c7883a 	add	r3,r4,r3
811050b4:	18c00003 	ldbu	r3,0(r3)
811050b8:	01800804 	movi	r6,32
811050bc:	1885883a 	add	r2,r3,r2
811050c0:	308dc83a 	sub	r6,r6,r2
811050c4:	3000441e 	bne	r6,zero,811051d8 <__divdi3+0x34c>
811050c8:	b02ad43a 	srli	r21,r22,16
811050cc:	95afc83a 	sub	r23,r18,r22
811050d0:	b53fffcc 	andi	r20,r22,65535
811050d4:	04c00044 	movi	r19,1
811050d8:	a80b883a 	mov	r5,r21
811050dc:	b809883a 	mov	r4,r23
811050e0:	11055b00 	call	811055b0 <__umodsi3>
811050e4:	b809883a 	mov	r4,r23
811050e8:	a80b883a 	mov	r5,r21
811050ec:	1025883a 	mov	r18,r2
811050f0:	110554c0 	call	8110554c <__udivsi3>
811050f4:	900e943a 	slli	r7,r18,16
811050f8:	8808d43a 	srli	r4,r17,16
811050fc:	1525383a 	mul	r18,r2,r20
81105100:	1039883a 	mov	fp,r2
81105104:	21c8b03a 	or	r4,r4,r7
81105108:	2480052e 	bgeu	r4,r18,81105120 <__divdi3+0x294>
8110510c:	2589883a 	add	r4,r4,r22
81105110:	e0bfffc4 	addi	r2,fp,-1
81105114:	25800136 	bltu	r4,r22,8110511c <__divdi3+0x290>
81105118:	2480cb36 	bltu	r4,r18,81105448 <__divdi3+0x5bc>
8110511c:	1039883a 	mov	fp,r2
81105120:	24a5c83a 	sub	r18,r4,r18
81105124:	a80b883a 	mov	r5,r21
81105128:	9009883a 	mov	r4,r18
8110512c:	11055b00 	call	811055b0 <__umodsi3>
81105130:	102f883a 	mov	r23,r2
81105134:	a80b883a 	mov	r5,r21
81105138:	9009883a 	mov	r4,r18
8110513c:	110554c0 	call	8110554c <__udivsi3>
81105140:	b82e943a 	slli	r23,r23,16
81105144:	1529383a 	mul	r20,r2,r20
81105148:	8c7fffcc 	andi	r17,r17,65535
8110514c:	8de2b03a 	or	r17,r17,r23
81105150:	8d00052e 	bgeu	r17,r20,81105168 <__divdi3+0x2dc>
81105154:	b463883a 	add	r17,r22,r17
81105158:	10ffffc4 	addi	r3,r2,-1
8110515c:	8d800136 	bltu	r17,r22,81105164 <__divdi3+0x2d8>
81105160:	8d00b236 	bltu	r17,r20,8110542c <__divdi3+0x5a0>
81105164:	1805883a 	mov	r2,r3
81105168:	e00c943a 	slli	r6,fp,16
8110516c:	3084b03a 	or	r2,r6,r2
81105170:	003f9c06 	br	81104fe4 <__reset+0xfb0e4fe4>
81105174:	018dc83a 	sub	r6,zero,r6
81105178:	3004c03a 	cmpne	r2,r6,zero
8110517c:	01cfc83a 	sub	r7,zero,r7
81105180:	0420303a 	nor	r16,zero,r16
81105184:	388fc83a 	sub	r7,r7,r2
81105188:	003f5006 	br	81104ecc <__reset+0xfb0e4ecc>
8110518c:	0105c83a 	sub	r2,zero,r4
81105190:	1006c03a 	cmpne	r3,r2,zero
81105194:	014bc83a 	sub	r5,zero,r5
81105198:	1027883a 	mov	r19,r2
8110519c:	28e5c83a 	sub	r18,r5,r3
811051a0:	043fffc4 	movi	r16,-1
811051a4:	003f4806 	br	81104ec8 <__reset+0xfb0e4ec8>
811051a8:	00803fc4 	movi	r2,255
811051ac:	1585803a 	cmpltu	r2,r2,r22
811051b0:	100490fa 	slli	r2,r2,3
811051b4:	003fbb06 	br	811050a4 <__reset+0xfb0e50a4>
811051b8:	00803fc4 	movi	r2,255
811051bc:	1185803a 	cmpltu	r2,r2,r6
811051c0:	100490fa 	slli	r2,r2,3
811051c4:	003f4c06 	br	81104ef8 <__reset+0xfb0e4ef8>
811051c8:	00803fc4 	movi	r2,255
811051cc:	11c5803a 	cmpltu	r2,r2,r7
811051d0:	100490fa 	slli	r2,r2,3
811051d4:	003f9b06 	br	81105044 <__reset+0xfb0e5044>
811051d8:	b1ac983a 	sll	r22,r22,r6
811051dc:	90a8d83a 	srl	r20,r18,r2
811051e0:	9186983a 	sll	r3,r18,r6
811051e4:	b02ad43a 	srli	r21,r22,16
811051e8:	9884d83a 	srl	r2,r19,r2
811051ec:	a009883a 	mov	r4,r20
811051f0:	a80b883a 	mov	r5,r21
811051f4:	10f8b03a 	or	fp,r2,r3
811051f8:	99a2983a 	sll	r17,r19,r6
811051fc:	11055b00 	call	811055b0 <__umodsi3>
81105200:	a009883a 	mov	r4,r20
81105204:	a80b883a 	mov	r5,r21
81105208:	1025883a 	mov	r18,r2
8110520c:	110554c0 	call	8110554c <__udivsi3>
81105210:	1027883a 	mov	r19,r2
81105214:	9008943a 	slli	r4,r18,16
81105218:	b53fffcc 	andi	r20,r22,65535
8110521c:	e004d43a 	srli	r2,fp,16
81105220:	a4e5383a 	mul	r18,r20,r19
81105224:	1104b03a 	or	r2,r2,r4
81105228:	1480062e 	bgeu	r2,r18,81105244 <__divdi3+0x3b8>
8110522c:	1585883a 	add	r2,r2,r22
81105230:	98ffffc4 	addi	r3,r19,-1
81105234:	15807b36 	bltu	r2,r22,81105424 <__divdi3+0x598>
81105238:	14807a2e 	bgeu	r2,r18,81105424 <__divdi3+0x598>
8110523c:	9cffff84 	addi	r19,r19,-2
81105240:	1585883a 	add	r2,r2,r22
81105244:	14a5c83a 	sub	r18,r2,r18
81105248:	9009883a 	mov	r4,r18
8110524c:	a80b883a 	mov	r5,r21
81105250:	11055b00 	call	811055b0 <__umodsi3>
81105254:	9009883a 	mov	r4,r18
81105258:	a80b883a 	mov	r5,r21
8110525c:	102f883a 	mov	r23,r2
81105260:	110554c0 	call	8110554c <__udivsi3>
81105264:	b808943a 	slli	r4,r23,16
81105268:	a0a5383a 	mul	r18,r20,r2
8110526c:	e73fffcc 	andi	fp,fp,65535
81105270:	e108b03a 	or	r4,fp,r4
81105274:	2480062e 	bgeu	r4,r18,81105290 <__divdi3+0x404>
81105278:	2589883a 	add	r4,r4,r22
8110527c:	10ffffc4 	addi	r3,r2,-1
81105280:	25806436 	bltu	r4,r22,81105414 <__divdi3+0x588>
81105284:	2480632e 	bgeu	r4,r18,81105414 <__divdi3+0x588>
81105288:	10bfff84 	addi	r2,r2,-2
8110528c:	2589883a 	add	r4,r4,r22
81105290:	9826943a 	slli	r19,r19,16
81105294:	24afc83a 	sub	r23,r4,r18
81105298:	98a6b03a 	or	r19,r19,r2
8110529c:	003f8e06 	br	811050d8 <__reset+0xfb0e50d8>
811052a0:	30b8d83a 	srl	fp,r6,r2
811052a4:	3d8e983a 	sll	r7,r7,r22
811052a8:	90aed83a 	srl	r23,r18,r2
811052ac:	9586983a 	sll	r3,r18,r22
811052b0:	3f38b03a 	or	fp,r7,fp
811052b4:	e028d43a 	srli	r20,fp,16
811052b8:	9884d83a 	srl	r2,r19,r2
811052bc:	b809883a 	mov	r4,r23
811052c0:	a00b883a 	mov	r5,r20
811052c4:	10e2b03a 	or	r17,r2,r3
811052c8:	35aa983a 	sll	r21,r6,r22
811052cc:	11055b00 	call	811055b0 <__umodsi3>
811052d0:	a00b883a 	mov	r5,r20
811052d4:	b809883a 	mov	r4,r23
811052d8:	1025883a 	mov	r18,r2
811052dc:	110554c0 	call	8110554c <__udivsi3>
811052e0:	100d883a 	mov	r6,r2
811052e4:	9006943a 	slli	r3,r18,16
811052e8:	e1ffffcc 	andi	r7,fp,65535
811052ec:	8804d43a 	srli	r2,r17,16
811052f0:	39a5383a 	mul	r18,r7,r6
811052f4:	10c4b03a 	or	r2,r2,r3
811052f8:	1480062e 	bgeu	r2,r18,81105314 <__divdi3+0x488>
811052fc:	1705883a 	add	r2,r2,fp
81105300:	30ffffc4 	addi	r3,r6,-1
81105304:	17004536 	bltu	r2,fp,8110541c <__divdi3+0x590>
81105308:	1480442e 	bgeu	r2,r18,8110541c <__divdi3+0x590>
8110530c:	31bfff84 	addi	r6,r6,-2
81105310:	1705883a 	add	r2,r2,fp
81105314:	14a5c83a 	sub	r18,r2,r18
81105318:	a00b883a 	mov	r5,r20
8110531c:	9009883a 	mov	r4,r18
81105320:	d9800115 	stw	r6,4(sp)
81105324:	d9c00015 	stw	r7,0(sp)
81105328:	11055b00 	call	811055b0 <__umodsi3>
8110532c:	a00b883a 	mov	r5,r20
81105330:	9009883a 	mov	r4,r18
81105334:	102f883a 	mov	r23,r2
81105338:	110554c0 	call	8110554c <__udivsi3>
8110533c:	d9c00017 	ldw	r7,0(sp)
81105340:	b82e943a 	slli	r23,r23,16
81105344:	88ffffcc 	andi	r3,r17,65535
81105348:	388b383a 	mul	r5,r7,r2
8110534c:	1dc6b03a 	or	r3,r3,r23
81105350:	d9800117 	ldw	r6,4(sp)
81105354:	1940062e 	bgeu	r3,r5,81105370 <__divdi3+0x4e4>
81105358:	1f07883a 	add	r3,r3,fp
8110535c:	113fffc4 	addi	r4,r2,-1
81105360:	1f002a36 	bltu	r3,fp,8110540c <__divdi3+0x580>
81105364:	1940292e 	bgeu	r3,r5,8110540c <__divdi3+0x580>
81105368:	10bfff84 	addi	r2,r2,-2
8110536c:	1f07883a 	add	r3,r3,fp
81105370:	3008943a 	slli	r4,r6,16
81105374:	a9ffffcc 	andi	r7,r21,65535
81105378:	a82ad43a 	srli	r21,r21,16
8110537c:	2084b03a 	or	r2,r4,r2
81105380:	113fffcc 	andi	r4,r2,65535
81105384:	100cd43a 	srli	r6,r2,16
81105388:	21d1383a 	mul	r8,r4,r7
8110538c:	2549383a 	mul	r4,r4,r21
81105390:	31cf383a 	mul	r7,r6,r7
81105394:	4012d43a 	srli	r9,r8,16
81105398:	1947c83a 	sub	r3,r3,r5
8110539c:	21c9883a 	add	r4,r4,r7
811053a0:	4909883a 	add	r4,r9,r4
811053a4:	356b383a 	mul	r21,r6,r21
811053a8:	21c0022e 	bgeu	r4,r7,811053b4 <__divdi3+0x528>
811053ac:	01400074 	movhi	r5,1
811053b0:	a96b883a 	add	r21,r21,r5
811053b4:	200ad43a 	srli	r5,r4,16
811053b8:	2d6b883a 	add	r21,r5,r21
811053bc:	1d400836 	bltu	r3,r21,811053e0 <__divdi3+0x554>
811053c0:	1d400226 	beq	r3,r21,811053cc <__divdi3+0x540>
811053c4:	0027883a 	mov	r19,zero
811053c8:	003f0606 	br	81104fe4 <__reset+0xfb0e4fe4>
811053cc:	2008943a 	slli	r4,r4,16
811053d0:	9da6983a 	sll	r19,r19,r22
811053d4:	423fffcc 	andi	r8,r8,65535
811053d8:	2209883a 	add	r4,r4,r8
811053dc:	993ff92e 	bgeu	r19,r4,811053c4 <__reset+0xfb0e53c4>
811053e0:	10bfffc4 	addi	r2,r2,-1
811053e4:	003ff706 	br	811053c4 <__reset+0xfb0e53c4>
811053e8:	00800604 	movi	r2,24
811053ec:	003f2d06 	br	811050a4 <__reset+0xfb0e50a4>
811053f0:	00800604 	movi	r2,24
811053f4:	003f1306 	br	81105044 <__reset+0xfb0e5044>
811053f8:	00800604 	movi	r2,24
811053fc:	003ebe06 	br	81104ef8 <__reset+0xfb0e4ef8>
81105400:	0027883a 	mov	r19,zero
81105404:	00800044 	movi	r2,1
81105408:	003ef606 	br	81104fe4 <__reset+0xfb0e4fe4>
8110540c:	2005883a 	mov	r2,r4
81105410:	003fd706 	br	81105370 <__reset+0xfb0e5370>
81105414:	1805883a 	mov	r2,r3
81105418:	003f9d06 	br	81105290 <__reset+0xfb0e5290>
8110541c:	180d883a 	mov	r6,r3
81105420:	003fbc06 	br	81105314 <__reset+0xfb0e5314>
81105424:	1827883a 	mov	r19,r3
81105428:	003f8606 	br	81105244 <__reset+0xfb0e5244>
8110542c:	10bfff84 	addi	r2,r2,-2
81105430:	003f4d06 	br	81105168 <__reset+0xfb0e5168>
81105434:	10bfff84 	addi	r2,r2,-2
81105438:	003ee306 	br	81104fc8 <__reset+0xfb0e4fc8>
8110543c:	bdffff84 	addi	r23,r23,-2
81105440:	1585883a 	add	r2,r2,r22
81105444:	003ece06 	br	81104f80 <__reset+0xfb0e4f80>
81105448:	e73fff84 	addi	fp,fp,-2
8110544c:	2589883a 	add	r4,r4,r22
81105450:	003f3306 	br	81105120 <__reset+0xfb0e5120>

81105454 <__divsi3>:
81105454:	20001b16 	blt	r4,zero,811054c4 <__divsi3+0x70>
81105458:	000f883a 	mov	r7,zero
8110545c:	28001616 	blt	r5,zero,811054b8 <__divsi3+0x64>
81105460:	200d883a 	mov	r6,r4
81105464:	29001a2e 	bgeu	r5,r4,811054d0 <__divsi3+0x7c>
81105468:	00800804 	movi	r2,32
8110546c:	00c00044 	movi	r3,1
81105470:	00000106 	br	81105478 <__divsi3+0x24>
81105474:	10000d26 	beq	r2,zero,811054ac <__divsi3+0x58>
81105478:	294b883a 	add	r5,r5,r5
8110547c:	10bfffc4 	addi	r2,r2,-1
81105480:	18c7883a 	add	r3,r3,r3
81105484:	293ffb36 	bltu	r5,r4,81105474 <__reset+0xfb0e5474>
81105488:	0005883a 	mov	r2,zero
8110548c:	18000726 	beq	r3,zero,811054ac <__divsi3+0x58>
81105490:	0005883a 	mov	r2,zero
81105494:	31400236 	bltu	r6,r5,811054a0 <__divsi3+0x4c>
81105498:	314dc83a 	sub	r6,r6,r5
8110549c:	10c4b03a 	or	r2,r2,r3
811054a0:	1806d07a 	srli	r3,r3,1
811054a4:	280ad07a 	srli	r5,r5,1
811054a8:	183ffa1e 	bne	r3,zero,81105494 <__reset+0xfb0e5494>
811054ac:	38000126 	beq	r7,zero,811054b4 <__divsi3+0x60>
811054b0:	0085c83a 	sub	r2,zero,r2
811054b4:	f800283a 	ret
811054b8:	014bc83a 	sub	r5,zero,r5
811054bc:	39c0005c 	xori	r7,r7,1
811054c0:	003fe706 	br	81105460 <__reset+0xfb0e5460>
811054c4:	0109c83a 	sub	r4,zero,r4
811054c8:	01c00044 	movi	r7,1
811054cc:	003fe306 	br	8110545c <__reset+0xfb0e545c>
811054d0:	00c00044 	movi	r3,1
811054d4:	003fee06 	br	81105490 <__reset+0xfb0e5490>

811054d8 <__modsi3>:
811054d8:	20001716 	blt	r4,zero,81105538 <__modsi3+0x60>
811054dc:	000f883a 	mov	r7,zero
811054e0:	2005883a 	mov	r2,r4
811054e4:	28001216 	blt	r5,zero,81105530 <__modsi3+0x58>
811054e8:	2900162e 	bgeu	r5,r4,81105544 <__modsi3+0x6c>
811054ec:	01800804 	movi	r6,32
811054f0:	00c00044 	movi	r3,1
811054f4:	00000106 	br	811054fc <__modsi3+0x24>
811054f8:	30000a26 	beq	r6,zero,81105524 <__modsi3+0x4c>
811054fc:	294b883a 	add	r5,r5,r5
81105500:	31bfffc4 	addi	r6,r6,-1
81105504:	18c7883a 	add	r3,r3,r3
81105508:	293ffb36 	bltu	r5,r4,811054f8 <__reset+0xfb0e54f8>
8110550c:	18000526 	beq	r3,zero,81105524 <__modsi3+0x4c>
81105510:	1806d07a 	srli	r3,r3,1
81105514:	11400136 	bltu	r2,r5,8110551c <__modsi3+0x44>
81105518:	1145c83a 	sub	r2,r2,r5
8110551c:	280ad07a 	srli	r5,r5,1
81105520:	183ffb1e 	bne	r3,zero,81105510 <__reset+0xfb0e5510>
81105524:	38000126 	beq	r7,zero,8110552c <__modsi3+0x54>
81105528:	0085c83a 	sub	r2,zero,r2
8110552c:	f800283a 	ret
81105530:	014bc83a 	sub	r5,zero,r5
81105534:	003fec06 	br	811054e8 <__reset+0xfb0e54e8>
81105538:	0109c83a 	sub	r4,zero,r4
8110553c:	01c00044 	movi	r7,1
81105540:	003fe706 	br	811054e0 <__reset+0xfb0e54e0>
81105544:	00c00044 	movi	r3,1
81105548:	003ff106 	br	81105510 <__reset+0xfb0e5510>

8110554c <__udivsi3>:
8110554c:	200d883a 	mov	r6,r4
81105550:	2900152e 	bgeu	r5,r4,811055a8 <__udivsi3+0x5c>
81105554:	28001416 	blt	r5,zero,811055a8 <__udivsi3+0x5c>
81105558:	00800804 	movi	r2,32
8110555c:	00c00044 	movi	r3,1
81105560:	00000206 	br	8110556c <__udivsi3+0x20>
81105564:	10000e26 	beq	r2,zero,811055a0 <__udivsi3+0x54>
81105568:	28000516 	blt	r5,zero,81105580 <__udivsi3+0x34>
8110556c:	294b883a 	add	r5,r5,r5
81105570:	10bfffc4 	addi	r2,r2,-1
81105574:	18c7883a 	add	r3,r3,r3
81105578:	293ffa36 	bltu	r5,r4,81105564 <__reset+0xfb0e5564>
8110557c:	18000826 	beq	r3,zero,811055a0 <__udivsi3+0x54>
81105580:	0005883a 	mov	r2,zero
81105584:	31400236 	bltu	r6,r5,81105590 <__udivsi3+0x44>
81105588:	314dc83a 	sub	r6,r6,r5
8110558c:	10c4b03a 	or	r2,r2,r3
81105590:	1806d07a 	srli	r3,r3,1
81105594:	280ad07a 	srli	r5,r5,1
81105598:	183ffa1e 	bne	r3,zero,81105584 <__reset+0xfb0e5584>
8110559c:	f800283a 	ret
811055a0:	0005883a 	mov	r2,zero
811055a4:	f800283a 	ret
811055a8:	00c00044 	movi	r3,1
811055ac:	003ff406 	br	81105580 <__reset+0xfb0e5580>

811055b0 <__umodsi3>:
811055b0:	2005883a 	mov	r2,r4
811055b4:	2900122e 	bgeu	r5,r4,81105600 <__umodsi3+0x50>
811055b8:	28001116 	blt	r5,zero,81105600 <__umodsi3+0x50>
811055bc:	01800804 	movi	r6,32
811055c0:	00c00044 	movi	r3,1
811055c4:	00000206 	br	811055d0 <__umodsi3+0x20>
811055c8:	30000c26 	beq	r6,zero,811055fc <__umodsi3+0x4c>
811055cc:	28000516 	blt	r5,zero,811055e4 <__umodsi3+0x34>
811055d0:	294b883a 	add	r5,r5,r5
811055d4:	31bfffc4 	addi	r6,r6,-1
811055d8:	18c7883a 	add	r3,r3,r3
811055dc:	293ffa36 	bltu	r5,r4,811055c8 <__reset+0xfb0e55c8>
811055e0:	18000626 	beq	r3,zero,811055fc <__umodsi3+0x4c>
811055e4:	1806d07a 	srli	r3,r3,1
811055e8:	11400136 	bltu	r2,r5,811055f0 <__umodsi3+0x40>
811055ec:	1145c83a 	sub	r2,r2,r5
811055f0:	280ad07a 	srli	r5,r5,1
811055f4:	183ffb1e 	bne	r3,zero,811055e4 <__reset+0xfb0e55e4>
811055f8:	f800283a 	ret
811055fc:	f800283a 	ret
81105600:	00c00044 	movi	r3,1
81105604:	003ff706 	br	811055e4 <__reset+0xfb0e55e4>

81105608 <__divsf3>:
81105608:	defff504 	addi	sp,sp,-44
8110560c:	200cd5fa 	srli	r6,r4,23
81105610:	dcc00415 	stw	r19,16(sp)
81105614:	2026d7fa 	srli	r19,r4,31
81105618:	00c02034 	movhi	r3,128
8110561c:	dd800715 	stw	r22,28(sp)
81105620:	dd000515 	stw	r20,20(sp)
81105624:	dc800315 	stw	r18,12(sp)
81105628:	18ffffc4 	addi	r3,r3,-1
8110562c:	dfc00a15 	stw	ra,40(sp)
81105630:	df000915 	stw	fp,36(sp)
81105634:	ddc00815 	stw	r23,32(sp)
81105638:	dd400615 	stw	r21,24(sp)
8110563c:	dc400215 	stw	r17,8(sp)
81105640:	dc000115 	stw	r16,4(sp)
81105644:	35003fcc 	andi	r20,r6,255
81105648:	1924703a 	and	r18,r3,r4
8110564c:	9d803fcc 	andi	r22,r19,255
81105650:	a0005226 	beq	r20,zero,8110579c <__divsf3+0x194>
81105654:	00803fc4 	movi	r2,255
81105658:	a0802e26 	beq	r20,r2,81105714 <__divsf3+0x10c>
8110565c:	91002034 	orhi	r4,r18,128
81105660:	202490fa 	slli	r18,r4,3
81105664:	a53fe044 	addi	r20,r20,-127
81105668:	0021883a 	mov	r16,zero
8110566c:	002f883a 	mov	r23,zero
81105670:	280cd5fa 	srli	r6,r5,23
81105674:	282ad7fa 	srli	r21,r5,31
81105678:	00c02034 	movhi	r3,128
8110567c:	18ffffc4 	addi	r3,r3,-1
81105680:	31803fcc 	andi	r6,r6,255
81105684:	1962703a 	and	r17,r3,r5
81105688:	af003fcc 	andi	fp,r21,255
8110568c:	30004a26 	beq	r6,zero,811057b8 <__divsf3+0x1b0>
81105690:	00803fc4 	movi	r2,255
81105694:	30804526 	beq	r6,r2,811057ac <__divsf3+0x1a4>
81105698:	89402034 	orhi	r5,r17,128
8110569c:	282290fa 	slli	r17,r5,3
811056a0:	31bfe044 	addi	r6,r6,-127
811056a4:	000b883a 	mov	r5,zero
811056a8:	2c20b03a 	or	r16,r5,r16
811056ac:	802090ba 	slli	r16,r16,2
811056b0:	00a04434 	movhi	r2,33040
811056b4:	1095b504 	addi	r2,r2,22228
811056b8:	80a1883a 	add	r16,r16,r2
811056bc:	81000017 	ldw	r4,0(r16)
811056c0:	9d46f03a 	xor	r3,r19,r21
811056c4:	180f883a 	mov	r7,r3
811056c8:	18803fcc 	andi	r2,r3,255
811056cc:	a18dc83a 	sub	r6,r20,r6
811056d0:	2000683a 	jmp	r4
811056d4:	811058b8 	rdprs	r4,r16,16738
811056d8:	8110573c 	xorhi	r4,r16,16732
811056dc:	811058ac 	andhi	r4,r16,16738
811056e0:	81105728 	cmpgeui	r4,r16,16732
811056e4:	811058ac 	andhi	r4,r16,16738
811056e8:	81105884 	addi	r4,r16,16738
811056ec:	811058ac 	andhi	r4,r16,16738
811056f0:	81105728 	cmpgeui	r4,r16,16732
811056f4:	8110573c 	xorhi	r4,r16,16732
811056f8:	8110573c 	xorhi	r4,r16,16732
811056fc:	81105884 	addi	r4,r16,16738
81105700:	81105728 	cmpgeui	r4,r16,16732
81105704:	81105998 	cmpnei	r4,r16,16742
81105708:	81105998 	cmpnei	r4,r16,16742
8110570c:	81105998 	cmpnei	r4,r16,16742
81105710:	8110594c 	andi	r4,r16,16741
81105714:	9000581e 	bne	r18,zero,81105878 <__divsf3+0x270>
81105718:	04000204 	movi	r16,8
8110571c:	05c00084 	movi	r23,2
81105720:	003fd306 	br	81105670 <__reset+0xfb0e5670>
81105724:	0023883a 	mov	r17,zero
81105728:	e02d883a 	mov	r22,fp
8110572c:	282f883a 	mov	r23,r5
81105730:	00800084 	movi	r2,2
81105734:	b8808f1e 	bne	r23,r2,81105974 <__divsf3+0x36c>
81105738:	b005883a 	mov	r2,r22
8110573c:	11c0004c 	andi	r7,r2,1
81105740:	013fffc4 	movi	r4,-1
81105744:	000d883a 	mov	r6,zero
81105748:	21003fcc 	andi	r4,r4,255
8110574c:	200895fa 	slli	r4,r4,23
81105750:	38803fcc 	andi	r2,r7,255
81105754:	00c02034 	movhi	r3,128
81105758:	100497fa 	slli	r2,r2,31
8110575c:	18ffffc4 	addi	r3,r3,-1
81105760:	30c6703a 	and	r3,r6,r3
81105764:	1906b03a 	or	r3,r3,r4
81105768:	1884b03a 	or	r2,r3,r2
8110576c:	dfc00a17 	ldw	ra,40(sp)
81105770:	df000917 	ldw	fp,36(sp)
81105774:	ddc00817 	ldw	r23,32(sp)
81105778:	dd800717 	ldw	r22,28(sp)
8110577c:	dd400617 	ldw	r21,24(sp)
81105780:	dd000517 	ldw	r20,20(sp)
81105784:	dcc00417 	ldw	r19,16(sp)
81105788:	dc800317 	ldw	r18,12(sp)
8110578c:	dc400217 	ldw	r17,8(sp)
81105790:	dc000117 	ldw	r16,4(sp)
81105794:	dec00b04 	addi	sp,sp,44
81105798:	f800283a 	ret
8110579c:	90002b1e 	bne	r18,zero,8110584c <__divsf3+0x244>
811057a0:	04000104 	movi	r16,4
811057a4:	05c00044 	movi	r23,1
811057a8:	003fb106 	br	81105670 <__reset+0xfb0e5670>
811057ac:	8800251e 	bne	r17,zero,81105844 <__divsf3+0x23c>
811057b0:	01400084 	movi	r5,2
811057b4:	00000206 	br	811057c0 <__divsf3+0x1b8>
811057b8:	88001a1e 	bne	r17,zero,81105824 <__divsf3+0x21c>
811057bc:	01400044 	movi	r5,1
811057c0:	8160b03a 	or	r16,r16,r5
811057c4:	802090ba 	slli	r16,r16,2
811057c8:	00e04434 	movhi	r3,33040
811057cc:	18d5f904 	addi	r3,r3,22500
811057d0:	80e1883a 	add	r16,r16,r3
811057d4:	80c00017 	ldw	r3,0(r16)
811057d8:	9d44f03a 	xor	r2,r19,r21
811057dc:	a18dc83a 	sub	r6,r20,r6
811057e0:	1800683a 	jmp	r3
811057e4:	8110573c 	xorhi	r4,r16,16732
811057e8:	8110573c 	xorhi	r4,r16,16732
811057ec:	81105988 	cmpgei	r4,r16,16742
811057f0:	81105724 	muli	r4,r16,16732
811057f4:	81105988 	cmpgei	r4,r16,16742
811057f8:	81105884 	addi	r4,r16,16738
811057fc:	81105988 	cmpgei	r4,r16,16742
81105800:	81105724 	muli	r4,r16,16732
81105804:	8110573c 	xorhi	r4,r16,16732
81105808:	8110573c 	xorhi	r4,r16,16732
8110580c:	81105884 	addi	r4,r16,16738
81105810:	81105724 	muli	r4,r16,16732
81105814:	81105998 	cmpnei	r4,r16,16742
81105818:	81105998 	cmpnei	r4,r16,16742
8110581c:	81105998 	cmpnei	r4,r16,16742
81105820:	811059b0 	cmpltui	r4,r16,16742
81105824:	8809883a 	mov	r4,r17
81105828:	1106a280 	call	81106a28 <__clzsi2>
8110582c:	10fffec4 	addi	r3,r2,-5
81105830:	10801d84 	addi	r2,r2,118
81105834:	88e2983a 	sll	r17,r17,r3
81105838:	008dc83a 	sub	r6,zero,r2
8110583c:	000b883a 	mov	r5,zero
81105840:	003f9906 	br	811056a8 <__reset+0xfb0e56a8>
81105844:	014000c4 	movi	r5,3
81105848:	003f9706 	br	811056a8 <__reset+0xfb0e56a8>
8110584c:	9009883a 	mov	r4,r18
81105850:	d9400015 	stw	r5,0(sp)
81105854:	1106a280 	call	81106a28 <__clzsi2>
81105858:	10fffec4 	addi	r3,r2,-5
8110585c:	11801d84 	addi	r6,r2,118
81105860:	90e4983a 	sll	r18,r18,r3
81105864:	01a9c83a 	sub	r20,zero,r6
81105868:	0021883a 	mov	r16,zero
8110586c:	002f883a 	mov	r23,zero
81105870:	d9400017 	ldw	r5,0(sp)
81105874:	003f7e06 	br	81105670 <__reset+0xfb0e5670>
81105878:	04000304 	movi	r16,12
8110587c:	05c000c4 	movi	r23,3
81105880:	003f7b06 	br	81105670 <__reset+0xfb0e5670>
81105884:	01802034 	movhi	r6,128
81105888:	000f883a 	mov	r7,zero
8110588c:	31bfffc4 	addi	r6,r6,-1
81105890:	013fffc4 	movi	r4,-1
81105894:	003fac06 	br	81105748 <__reset+0xfb0e5748>
81105898:	01400044 	movi	r5,1
8110589c:	2909c83a 	sub	r4,r5,r4
811058a0:	00c006c4 	movi	r3,27
811058a4:	19004b0e 	bge	r3,r4,811059d4 <__divsf3+0x3cc>
811058a8:	114e703a 	and	r7,r2,r5
811058ac:	0009883a 	mov	r4,zero
811058b0:	000d883a 	mov	r6,zero
811058b4:	003fa406 	br	81105748 <__reset+0xfb0e5748>
811058b8:	9006917a 	slli	r3,r18,5
811058bc:	8822917a 	slli	r17,r17,5
811058c0:	1c40372e 	bgeu	r3,r17,811059a0 <__divsf3+0x398>
811058c4:	31bfffc4 	addi	r6,r6,-1
811058c8:	010006c4 	movi	r4,27
811058cc:	000b883a 	mov	r5,zero
811058d0:	180f883a 	mov	r7,r3
811058d4:	294b883a 	add	r5,r5,r5
811058d8:	18c7883a 	add	r3,r3,r3
811058dc:	38000116 	blt	r7,zero,811058e4 <__divsf3+0x2dc>
811058e0:	1c400236 	bltu	r3,r17,811058ec <__divsf3+0x2e4>
811058e4:	1c47c83a 	sub	r3,r3,r17
811058e8:	29400054 	ori	r5,r5,1
811058ec:	213fffc4 	addi	r4,r4,-1
811058f0:	203ff71e 	bne	r4,zero,811058d0 <__reset+0xfb0e58d0>
811058f4:	1806c03a 	cmpne	r3,r3,zero
811058f8:	1962b03a 	or	r17,r3,r5
811058fc:	31001fc4 	addi	r4,r6,127
81105900:	013fe50e 	bge	zero,r4,81105898 <__reset+0xfb0e5898>
81105904:	88c001cc 	andi	r3,r17,7
81105908:	18000426 	beq	r3,zero,8110591c <__divsf3+0x314>
8110590c:	88c003cc 	andi	r3,r17,15
81105910:	01400104 	movi	r5,4
81105914:	19400126 	beq	r3,r5,8110591c <__divsf3+0x314>
81105918:	8963883a 	add	r17,r17,r5
8110591c:	88c2002c 	andhi	r3,r17,2048
81105920:	18000426 	beq	r3,zero,81105934 <__divsf3+0x32c>
81105924:	00fe0034 	movhi	r3,63488
81105928:	18ffffc4 	addi	r3,r3,-1
8110592c:	31002004 	addi	r4,r6,128
81105930:	88e2703a 	and	r17,r17,r3
81105934:	00c03f84 	movi	r3,254
81105938:	193f8016 	blt	r3,r4,8110573c <__reset+0xfb0e573c>
8110593c:	880c91ba 	slli	r6,r17,6
81105940:	11c0004c 	andi	r7,r2,1
81105944:	300cd27a 	srli	r6,r6,9
81105948:	003f7f06 	br	81105748 <__reset+0xfb0e5748>
8110594c:	9080102c 	andhi	r2,r18,64
81105950:	10000226 	beq	r2,zero,8110595c <__divsf3+0x354>
81105954:	8880102c 	andhi	r2,r17,64
81105958:	10001826 	beq	r2,zero,811059bc <__divsf3+0x3b4>
8110595c:	00802034 	movhi	r2,128
81105960:	91801034 	orhi	r6,r18,64
81105964:	10bfffc4 	addi	r2,r2,-1
81105968:	980f883a 	mov	r7,r19
8110596c:	308c703a 	and	r6,r6,r2
81105970:	003fc706 	br	81105890 <__reset+0xfb0e5890>
81105974:	008000c4 	movi	r2,3
81105978:	b8802d26 	beq	r23,r2,81105a30 <__divsf3+0x428>
8110597c:	00c00044 	movi	r3,1
81105980:	b005883a 	mov	r2,r22
81105984:	b8ffdd1e 	bne	r23,r3,811058fc <__reset+0xfb0e58fc>
81105988:	11c0004c 	andi	r7,r2,1
8110598c:	0009883a 	mov	r4,zero
81105990:	000d883a 	mov	r6,zero
81105994:	003f6c06 	br	81105748 <__reset+0xfb0e5748>
81105998:	9023883a 	mov	r17,r18
8110599c:	003f6406 	br	81105730 <__reset+0xfb0e5730>
811059a0:	1c47c83a 	sub	r3,r3,r17
811059a4:	01000684 	movi	r4,26
811059a8:	01400044 	movi	r5,1
811059ac:	003fc806 	br	811058d0 <__reset+0xfb0e58d0>
811059b0:	9080102c 	andhi	r2,r18,64
811059b4:	103fe926 	beq	r2,zero,8110595c <__reset+0xfb0e595c>
811059b8:	0023883a 	mov	r17,zero
811059bc:	00802034 	movhi	r2,128
811059c0:	89801034 	orhi	r6,r17,64
811059c4:	10bfffc4 	addi	r2,r2,-1
811059c8:	a80f883a 	mov	r7,r21
811059cc:	308c703a 	and	r6,r6,r2
811059d0:	003faf06 	br	81105890 <__reset+0xfb0e5890>
811059d4:	01c00804 	movi	r7,32
811059d8:	390fc83a 	sub	r7,r7,r4
811059dc:	89ce983a 	sll	r7,r17,r7
811059e0:	890ad83a 	srl	r5,r17,r4
811059e4:	380ec03a 	cmpne	r7,r7,zero
811059e8:	29cab03a 	or	r5,r5,r7
811059ec:	28c001cc 	andi	r3,r5,7
811059f0:	18000426 	beq	r3,zero,81105a04 <__divsf3+0x3fc>
811059f4:	28c003cc 	andi	r3,r5,15
811059f8:	01000104 	movi	r4,4
811059fc:	19000126 	beq	r3,r4,81105a04 <__divsf3+0x3fc>
81105a00:	290b883a 	add	r5,r5,r4
81105a04:	28c1002c 	andhi	r3,r5,1024
81105a08:	18000426 	beq	r3,zero,81105a1c <__divsf3+0x414>
81105a0c:	11c0004c 	andi	r7,r2,1
81105a10:	01000044 	movi	r4,1
81105a14:	000d883a 	mov	r6,zero
81105a18:	003f4b06 	br	81105748 <__reset+0xfb0e5748>
81105a1c:	280a91ba 	slli	r5,r5,6
81105a20:	11c0004c 	andi	r7,r2,1
81105a24:	0009883a 	mov	r4,zero
81105a28:	280cd27a 	srli	r6,r5,9
81105a2c:	003f4606 	br	81105748 <__reset+0xfb0e5748>
81105a30:	00802034 	movhi	r2,128
81105a34:	89801034 	orhi	r6,r17,64
81105a38:	10bfffc4 	addi	r2,r2,-1
81105a3c:	b00f883a 	mov	r7,r22
81105a40:	308c703a 	and	r6,r6,r2
81105a44:	003f9206 	br	81105890 <__reset+0xfb0e5890>

81105a48 <__mulsf3>:
81105a48:	defff504 	addi	sp,sp,-44
81105a4c:	dc000115 	stw	r16,4(sp)
81105a50:	2020d5fa 	srli	r16,r4,23
81105a54:	dd400615 	stw	r21,24(sp)
81105a58:	202ad7fa 	srli	r21,r4,31
81105a5c:	dc800315 	stw	r18,12(sp)
81105a60:	04802034 	movhi	r18,128
81105a64:	df000915 	stw	fp,36(sp)
81105a68:	dd000515 	stw	r20,20(sp)
81105a6c:	94bfffc4 	addi	r18,r18,-1
81105a70:	dfc00a15 	stw	ra,40(sp)
81105a74:	ddc00815 	stw	r23,32(sp)
81105a78:	dd800715 	stw	r22,28(sp)
81105a7c:	dcc00415 	stw	r19,16(sp)
81105a80:	dc400215 	stw	r17,8(sp)
81105a84:	84003fcc 	andi	r16,r16,255
81105a88:	9124703a 	and	r18,r18,r4
81105a8c:	a829883a 	mov	r20,r21
81105a90:	af003fcc 	andi	fp,r21,255
81105a94:	80005426 	beq	r16,zero,81105be8 <__mulsf3+0x1a0>
81105a98:	00803fc4 	movi	r2,255
81105a9c:	80802f26 	beq	r16,r2,81105b5c <__mulsf3+0x114>
81105aa0:	91002034 	orhi	r4,r18,128
81105aa4:	202490fa 	slli	r18,r4,3
81105aa8:	843fe044 	addi	r16,r16,-127
81105aac:	0023883a 	mov	r17,zero
81105ab0:	002f883a 	mov	r23,zero
81105ab4:	2804d5fa 	srli	r2,r5,23
81105ab8:	282cd7fa 	srli	r22,r5,31
81105abc:	01002034 	movhi	r4,128
81105ac0:	213fffc4 	addi	r4,r4,-1
81105ac4:	10803fcc 	andi	r2,r2,255
81105ac8:	2166703a 	and	r19,r4,r5
81105acc:	b1803fcc 	andi	r6,r22,255
81105ad0:	10004c26 	beq	r2,zero,81105c04 <__mulsf3+0x1bc>
81105ad4:	00c03fc4 	movi	r3,255
81105ad8:	10c04726 	beq	r2,r3,81105bf8 <__mulsf3+0x1b0>
81105adc:	99002034 	orhi	r4,r19,128
81105ae0:	202690fa 	slli	r19,r4,3
81105ae4:	10bfe044 	addi	r2,r2,-127
81105ae8:	0007883a 	mov	r3,zero
81105aec:	80a1883a 	add	r16,r16,r2
81105af0:	010003c4 	movi	r4,15
81105af4:	1c44b03a 	or	r2,r3,r17
81105af8:	b56af03a 	xor	r21,r22,r21
81105afc:	81c00044 	addi	r7,r16,1
81105b00:	20806b36 	bltu	r4,r2,81105cb0 <__mulsf3+0x268>
81105b04:	100490ba 	slli	r2,r2,2
81105b08:	01204434 	movhi	r4,33040
81105b0c:	2116c704 	addi	r4,r4,23324
81105b10:	1105883a 	add	r2,r2,r4
81105b14:	10800017 	ldw	r2,0(r2)
81105b18:	1000683a 	jmp	r2
81105b1c:	81105cb0 	cmpltui	r4,r16,16754
81105b20:	81105b70 	cmpltui	r4,r16,16749
81105b24:	81105b70 	cmpltui	r4,r16,16749
81105b28:	81105b6c 	andhi	r4,r16,16749
81105b2c:	81105c94 	ori	r4,r16,16754
81105b30:	81105c94 	ori	r4,r16,16754
81105b34:	81105c80 	call	881105c8 <__reset+0x20f05c8>
81105b38:	81105b6c 	andhi	r4,r16,16749
81105b3c:	81105c94 	ori	r4,r16,16754
81105b40:	81105c80 	call	881105c8 <__reset+0x20f05c8>
81105b44:	81105c94 	ori	r4,r16,16754
81105b48:	81105b6c 	andhi	r4,r16,16749
81105b4c:	81105ca0 	cmpeqi	r4,r16,16754
81105b50:	81105ca0 	cmpeqi	r4,r16,16754
81105b54:	81105ca0 	cmpeqi	r4,r16,16754
81105b58:	81105d7c 	xorhi	r4,r16,16757
81105b5c:	90003b1e 	bne	r18,zero,81105c4c <__mulsf3+0x204>
81105b60:	04400204 	movi	r17,8
81105b64:	05c00084 	movi	r23,2
81105b68:	003fd206 	br	81105ab4 <__reset+0xfb0e5ab4>
81105b6c:	302b883a 	mov	r21,r6
81105b70:	00800084 	movi	r2,2
81105b74:	18802626 	beq	r3,r2,81105c10 <__mulsf3+0x1c8>
81105b78:	008000c4 	movi	r2,3
81105b7c:	1880ab26 	beq	r3,r2,81105e2c <__mulsf3+0x3e4>
81105b80:	00800044 	movi	r2,1
81105b84:	1880a21e 	bne	r3,r2,81105e10 <__mulsf3+0x3c8>
81105b88:	a829883a 	mov	r20,r21
81105b8c:	0007883a 	mov	r3,zero
81105b90:	0009883a 	mov	r4,zero
81105b94:	18803fcc 	andi	r2,r3,255
81105b98:	100695fa 	slli	r3,r2,23
81105b9c:	a0803fcc 	andi	r2,r20,255
81105ba0:	100a97fa 	slli	r5,r2,31
81105ba4:	00802034 	movhi	r2,128
81105ba8:	10bfffc4 	addi	r2,r2,-1
81105bac:	2084703a 	and	r2,r4,r2
81105bb0:	10c4b03a 	or	r2,r2,r3
81105bb4:	1144b03a 	or	r2,r2,r5
81105bb8:	dfc00a17 	ldw	ra,40(sp)
81105bbc:	df000917 	ldw	fp,36(sp)
81105bc0:	ddc00817 	ldw	r23,32(sp)
81105bc4:	dd800717 	ldw	r22,28(sp)
81105bc8:	dd400617 	ldw	r21,24(sp)
81105bcc:	dd000517 	ldw	r20,20(sp)
81105bd0:	dcc00417 	ldw	r19,16(sp)
81105bd4:	dc800317 	ldw	r18,12(sp)
81105bd8:	dc400217 	ldw	r17,8(sp)
81105bdc:	dc000117 	ldw	r16,4(sp)
81105be0:	dec00b04 	addi	sp,sp,44
81105be4:	f800283a 	ret
81105be8:	90000d1e 	bne	r18,zero,81105c20 <__mulsf3+0x1d8>
81105bec:	04400104 	movi	r17,4
81105bf0:	05c00044 	movi	r23,1
81105bf4:	003faf06 	br	81105ab4 <__reset+0xfb0e5ab4>
81105bf8:	9806c03a 	cmpne	r3,r19,zero
81105bfc:	18c00084 	addi	r3,r3,2
81105c00:	003fba06 	br	81105aec <__reset+0xfb0e5aec>
81105c04:	9800141e 	bne	r19,zero,81105c58 <__mulsf3+0x210>
81105c08:	00c00044 	movi	r3,1
81105c0c:	003fb706 	br	81105aec <__reset+0xfb0e5aec>
81105c10:	a829883a 	mov	r20,r21
81105c14:	00ffffc4 	movi	r3,-1
81105c18:	0009883a 	mov	r4,zero
81105c1c:	003fdd06 	br	81105b94 <__reset+0xfb0e5b94>
81105c20:	9009883a 	mov	r4,r18
81105c24:	d9400015 	stw	r5,0(sp)
81105c28:	1106a280 	call	81106a28 <__clzsi2>
81105c2c:	10fffec4 	addi	r3,r2,-5
81105c30:	10801d84 	addi	r2,r2,118
81105c34:	90e4983a 	sll	r18,r18,r3
81105c38:	00a1c83a 	sub	r16,zero,r2
81105c3c:	0023883a 	mov	r17,zero
81105c40:	002f883a 	mov	r23,zero
81105c44:	d9400017 	ldw	r5,0(sp)
81105c48:	003f9a06 	br	81105ab4 <__reset+0xfb0e5ab4>
81105c4c:	04400304 	movi	r17,12
81105c50:	05c000c4 	movi	r23,3
81105c54:	003f9706 	br	81105ab4 <__reset+0xfb0e5ab4>
81105c58:	9809883a 	mov	r4,r19
81105c5c:	d9800015 	stw	r6,0(sp)
81105c60:	1106a280 	call	81106a28 <__clzsi2>
81105c64:	10fffec4 	addi	r3,r2,-5
81105c68:	10801d84 	addi	r2,r2,118
81105c6c:	98e6983a 	sll	r19,r19,r3
81105c70:	0085c83a 	sub	r2,zero,r2
81105c74:	0007883a 	mov	r3,zero
81105c78:	d9800017 	ldw	r6,0(sp)
81105c7c:	003f9b06 	br	81105aec <__reset+0xfb0e5aec>
81105c80:	01002034 	movhi	r4,128
81105c84:	0029883a 	mov	r20,zero
81105c88:	213fffc4 	addi	r4,r4,-1
81105c8c:	00ffffc4 	movi	r3,-1
81105c90:	003fc006 	br	81105b94 <__reset+0xfb0e5b94>
81105c94:	9027883a 	mov	r19,r18
81105c98:	b807883a 	mov	r3,r23
81105c9c:	003fb406 	br	81105b70 <__reset+0xfb0e5b70>
81105ca0:	9027883a 	mov	r19,r18
81105ca4:	e02b883a 	mov	r21,fp
81105ca8:	b807883a 	mov	r3,r23
81105cac:	003fb006 	br	81105b70 <__reset+0xfb0e5b70>
81105cb0:	9004d43a 	srli	r2,r18,16
81105cb4:	9810d43a 	srli	r8,r19,16
81105cb8:	94bfffcc 	andi	r18,r18,65535
81105cbc:	993fffcc 	andi	r4,r19,65535
81105cc0:	910d383a 	mul	r6,r18,r4
81105cc4:	20a7383a 	mul	r19,r4,r2
81105cc8:	9225383a 	mul	r18,r18,r8
81105ccc:	3006d43a 	srli	r3,r6,16
81105cd0:	1211383a 	mul	r8,r2,r8
81105cd4:	94e5883a 	add	r18,r18,r19
81105cd8:	1c87883a 	add	r3,r3,r18
81105cdc:	1cc0022e 	bgeu	r3,r19,81105ce8 <__mulsf3+0x2a0>
81105ce0:	00800074 	movhi	r2,1
81105ce4:	4091883a 	add	r8,r8,r2
81105ce8:	1804943a 	slli	r2,r3,16
81105cec:	31bfffcc 	andi	r6,r6,65535
81105cf0:	1806d43a 	srli	r3,r3,16
81105cf4:	1185883a 	add	r2,r2,r6
81105cf8:	102691ba 	slli	r19,r2,6
81105cfc:	1a07883a 	add	r3,r3,r8
81105d00:	1004d6ba 	srli	r2,r2,26
81105d04:	180891ba 	slli	r4,r3,6
81105d08:	9826c03a 	cmpne	r19,r19,zero
81105d0c:	9884b03a 	or	r2,r19,r2
81105d10:	1126b03a 	or	r19,r2,r4
81105d14:	9882002c 	andhi	r2,r19,2048
81105d18:	10000426 	beq	r2,zero,81105d2c <__mulsf3+0x2e4>
81105d1c:	9804d07a 	srli	r2,r19,1
81105d20:	9900004c 	andi	r4,r19,1
81105d24:	3821883a 	mov	r16,r7
81105d28:	1126b03a 	or	r19,r2,r4
81105d2c:	80c01fc4 	addi	r3,r16,127
81105d30:	00c0210e 	bge	zero,r3,81105db8 <__mulsf3+0x370>
81105d34:	988001cc 	andi	r2,r19,7
81105d38:	10000426 	beq	r2,zero,81105d4c <__mulsf3+0x304>
81105d3c:	988003cc 	andi	r2,r19,15
81105d40:	01000104 	movi	r4,4
81105d44:	11000126 	beq	r2,r4,81105d4c <__mulsf3+0x304>
81105d48:	9927883a 	add	r19,r19,r4
81105d4c:	9882002c 	andhi	r2,r19,2048
81105d50:	10000426 	beq	r2,zero,81105d64 <__mulsf3+0x31c>
81105d54:	00be0034 	movhi	r2,63488
81105d58:	10bfffc4 	addi	r2,r2,-1
81105d5c:	80c02004 	addi	r3,r16,128
81105d60:	98a6703a 	and	r19,r19,r2
81105d64:	00803f84 	movi	r2,254
81105d68:	10ffa916 	blt	r2,r3,81105c10 <__reset+0xfb0e5c10>
81105d6c:	980891ba 	slli	r4,r19,6
81105d70:	a829883a 	mov	r20,r21
81105d74:	2008d27a 	srli	r4,r4,9
81105d78:	003f8606 	br	81105b94 <__reset+0xfb0e5b94>
81105d7c:	9080102c 	andhi	r2,r18,64
81105d80:	10000826 	beq	r2,zero,81105da4 <__mulsf3+0x35c>
81105d84:	9880102c 	andhi	r2,r19,64
81105d88:	1000061e 	bne	r2,zero,81105da4 <__mulsf3+0x35c>
81105d8c:	00802034 	movhi	r2,128
81105d90:	99001034 	orhi	r4,r19,64
81105d94:	10bfffc4 	addi	r2,r2,-1
81105d98:	b029883a 	mov	r20,r22
81105d9c:	2088703a 	and	r4,r4,r2
81105da0:	003fba06 	br	81105c8c <__reset+0xfb0e5c8c>
81105da4:	00802034 	movhi	r2,128
81105da8:	91001034 	orhi	r4,r18,64
81105dac:	10bfffc4 	addi	r2,r2,-1
81105db0:	2088703a 	and	r4,r4,r2
81105db4:	003fb506 	br	81105c8c <__reset+0xfb0e5c8c>
81105db8:	00800044 	movi	r2,1
81105dbc:	10c7c83a 	sub	r3,r2,r3
81105dc0:	008006c4 	movi	r2,27
81105dc4:	10ff7016 	blt	r2,r3,81105b88 <__reset+0xfb0e5b88>
81105dc8:	00800804 	movi	r2,32
81105dcc:	10c5c83a 	sub	r2,r2,r3
81105dd0:	9884983a 	sll	r2,r19,r2
81105dd4:	98c6d83a 	srl	r3,r19,r3
81105dd8:	1004c03a 	cmpne	r2,r2,zero
81105ddc:	1884b03a 	or	r2,r3,r2
81105de0:	10c001cc 	andi	r3,r2,7
81105de4:	18000426 	beq	r3,zero,81105df8 <__mulsf3+0x3b0>
81105de8:	10c003cc 	andi	r3,r2,15
81105dec:	01000104 	movi	r4,4
81105df0:	19000126 	beq	r3,r4,81105df8 <__mulsf3+0x3b0>
81105df4:	1105883a 	add	r2,r2,r4
81105df8:	10c1002c 	andhi	r3,r2,1024
81105dfc:	18000626 	beq	r3,zero,81105e18 <__mulsf3+0x3d0>
81105e00:	a829883a 	mov	r20,r21
81105e04:	00c00044 	movi	r3,1
81105e08:	0009883a 	mov	r4,zero
81105e0c:	003f6106 	br	81105b94 <__reset+0xfb0e5b94>
81105e10:	3821883a 	mov	r16,r7
81105e14:	003fc506 	br	81105d2c <__reset+0xfb0e5d2c>
81105e18:	100491ba 	slli	r2,r2,6
81105e1c:	a829883a 	mov	r20,r21
81105e20:	0007883a 	mov	r3,zero
81105e24:	1008d27a 	srli	r4,r2,9
81105e28:	003f5a06 	br	81105b94 <__reset+0xfb0e5b94>
81105e2c:	00802034 	movhi	r2,128
81105e30:	99001034 	orhi	r4,r19,64
81105e34:	10bfffc4 	addi	r2,r2,-1
81105e38:	a829883a 	mov	r20,r21
81105e3c:	2088703a 	and	r4,r4,r2
81105e40:	003f9206 	br	81105c8c <__reset+0xfb0e5c8c>

81105e44 <__floatsisf>:
81105e44:	defffd04 	addi	sp,sp,-12
81105e48:	dfc00215 	stw	ra,8(sp)
81105e4c:	dc400115 	stw	r17,4(sp)
81105e50:	dc000015 	stw	r16,0(sp)
81105e54:	20003526 	beq	r4,zero,81105f2c <__floatsisf+0xe8>
81105e58:	2021883a 	mov	r16,r4
81105e5c:	2022d7fa 	srli	r17,r4,31
81105e60:	20003616 	blt	r4,zero,81105f3c <__floatsisf+0xf8>
81105e64:	8009883a 	mov	r4,r16
81105e68:	1106a280 	call	81106a28 <__clzsi2>
81105e6c:	00c02784 	movi	r3,158
81105e70:	1887c83a 	sub	r3,r3,r2
81105e74:	01002584 	movi	r4,150
81105e78:	20c01416 	blt	r4,r3,81105ecc <__floatsisf+0x88>
81105e7c:	20c9c83a 	sub	r4,r4,r3
81105e80:	8120983a 	sll	r16,r16,r4
81105e84:	00802034 	movhi	r2,128
81105e88:	10bfffc4 	addi	r2,r2,-1
81105e8c:	8809883a 	mov	r4,r17
81105e90:	80a0703a 	and	r16,r16,r2
81105e94:	18803fcc 	andi	r2,r3,255
81105e98:	100695fa 	slli	r3,r2,23
81105e9c:	20803fcc 	andi	r2,r4,255
81105ea0:	100897fa 	slli	r4,r2,31
81105ea4:	00802034 	movhi	r2,128
81105ea8:	10bfffc4 	addi	r2,r2,-1
81105eac:	8084703a 	and	r2,r16,r2
81105eb0:	10c4b03a 	or	r2,r2,r3
81105eb4:	1104b03a 	or	r2,r2,r4
81105eb8:	dfc00217 	ldw	ra,8(sp)
81105ebc:	dc400117 	ldw	r17,4(sp)
81105ec0:	dc000017 	ldw	r16,0(sp)
81105ec4:	dec00304 	addi	sp,sp,12
81105ec8:	f800283a 	ret
81105ecc:	01002644 	movi	r4,153
81105ed0:	20c01c16 	blt	r4,r3,81105f44 <__floatsisf+0x100>
81105ed4:	20c9c83a 	sub	r4,r4,r3
81105ed8:	8120983a 	sll	r16,r16,r4
81105edc:	013f0034 	movhi	r4,64512
81105ee0:	213fffc4 	addi	r4,r4,-1
81105ee4:	814001cc 	andi	r5,r16,7
81105ee8:	8108703a 	and	r4,r16,r4
81105eec:	28000426 	beq	r5,zero,81105f00 <__floatsisf+0xbc>
81105ef0:	840003cc 	andi	r16,r16,15
81105ef4:	01400104 	movi	r5,4
81105ef8:	81400126 	beq	r16,r5,81105f00 <__floatsisf+0xbc>
81105efc:	2149883a 	add	r4,r4,r5
81105f00:	2141002c 	andhi	r5,r4,1024
81105f04:	28000526 	beq	r5,zero,81105f1c <__floatsisf+0xd8>
81105f08:	00c027c4 	movi	r3,159
81105f0c:	1887c83a 	sub	r3,r3,r2
81105f10:	00bf0034 	movhi	r2,64512
81105f14:	10bfffc4 	addi	r2,r2,-1
81105f18:	2088703a 	and	r4,r4,r2
81105f1c:	202091ba 	slli	r16,r4,6
81105f20:	8809883a 	mov	r4,r17
81105f24:	8020d27a 	srli	r16,r16,9
81105f28:	003fda06 	br	81105e94 <__reset+0xfb0e5e94>
81105f2c:	0009883a 	mov	r4,zero
81105f30:	0007883a 	mov	r3,zero
81105f34:	0021883a 	mov	r16,zero
81105f38:	003fd606 	br	81105e94 <__reset+0xfb0e5e94>
81105f3c:	0121c83a 	sub	r16,zero,r4
81105f40:	003fc806 	br	81105e64 <__reset+0xfb0e5e64>
81105f44:	01002e44 	movi	r4,185
81105f48:	20c9c83a 	sub	r4,r4,r3
81105f4c:	01400144 	movi	r5,5
81105f50:	8108983a 	sll	r4,r16,r4
81105f54:	288bc83a 	sub	r5,r5,r2
81105f58:	8160d83a 	srl	r16,r16,r5
81105f5c:	2008c03a 	cmpne	r4,r4,zero
81105f60:	8120b03a 	or	r16,r16,r4
81105f64:	003fdd06 	br	81105edc <__reset+0xfb0e5edc>

81105f68 <__floatunsisf>:
81105f68:	defffe04 	addi	sp,sp,-8
81105f6c:	dfc00115 	stw	ra,4(sp)
81105f70:	dc000015 	stw	r16,0(sp)
81105f74:	20002c26 	beq	r4,zero,81106028 <__floatunsisf+0xc0>
81105f78:	2021883a 	mov	r16,r4
81105f7c:	1106a280 	call	81106a28 <__clzsi2>
81105f80:	00c02784 	movi	r3,158
81105f84:	1887c83a 	sub	r3,r3,r2
81105f88:	01002584 	movi	r4,150
81105f8c:	20c00f16 	blt	r4,r3,81105fcc <__floatunsisf+0x64>
81105f90:	20c9c83a 	sub	r4,r4,r3
81105f94:	8108983a 	sll	r4,r16,r4
81105f98:	00802034 	movhi	r2,128
81105f9c:	10bfffc4 	addi	r2,r2,-1
81105fa0:	2088703a 	and	r4,r4,r2
81105fa4:	18803fcc 	andi	r2,r3,255
81105fa8:	100695fa 	slli	r3,r2,23
81105fac:	00802034 	movhi	r2,128
81105fb0:	10bfffc4 	addi	r2,r2,-1
81105fb4:	2084703a 	and	r2,r4,r2
81105fb8:	10c4b03a 	or	r2,r2,r3
81105fbc:	dfc00117 	ldw	ra,4(sp)
81105fc0:	dc000017 	ldw	r16,0(sp)
81105fc4:	dec00204 	addi	sp,sp,8
81105fc8:	f800283a 	ret
81105fcc:	01002644 	movi	r4,153
81105fd0:	20c01816 	blt	r4,r3,81106034 <__floatunsisf+0xcc>
81105fd4:	20c9c83a 	sub	r4,r4,r3
81105fd8:	8108983a 	sll	r4,r16,r4
81105fdc:	017f0034 	movhi	r5,64512
81105fe0:	297fffc4 	addi	r5,r5,-1
81105fe4:	218001cc 	andi	r6,r4,7
81105fe8:	214a703a 	and	r5,r4,r5
81105fec:	30000426 	beq	r6,zero,81106000 <__floatunsisf+0x98>
81105ff0:	210003cc 	andi	r4,r4,15
81105ff4:	01800104 	movi	r6,4
81105ff8:	21800126 	beq	r4,r6,81106000 <__floatunsisf+0x98>
81105ffc:	298b883a 	add	r5,r5,r6
81106000:	2901002c 	andhi	r4,r5,1024
81106004:	20000526 	beq	r4,zero,8110601c <__floatunsisf+0xb4>
81106008:	00c027c4 	movi	r3,159
8110600c:	1887c83a 	sub	r3,r3,r2
81106010:	00bf0034 	movhi	r2,64512
81106014:	10bfffc4 	addi	r2,r2,-1
81106018:	288a703a 	and	r5,r5,r2
8110601c:	280891ba 	slli	r4,r5,6
81106020:	2008d27a 	srli	r4,r4,9
81106024:	003fdf06 	br	81105fa4 <__reset+0xfb0e5fa4>
81106028:	0007883a 	mov	r3,zero
8110602c:	0009883a 	mov	r4,zero
81106030:	003fdc06 	br	81105fa4 <__reset+0xfb0e5fa4>
81106034:	01402e44 	movi	r5,185
81106038:	28cbc83a 	sub	r5,r5,r3
8110603c:	01000144 	movi	r4,5
81106040:	2089c83a 	sub	r4,r4,r2
81106044:	814a983a 	sll	r5,r16,r5
81106048:	8108d83a 	srl	r4,r16,r4
8110604c:	2820c03a 	cmpne	r16,r5,zero
81106050:	2408b03a 	or	r4,r4,r16
81106054:	003fe106 	br	81105fdc <__reset+0xfb0e5fdc>

81106058 <__muldf3>:
81106058:	defff304 	addi	sp,sp,-52
8110605c:	2804d53a 	srli	r2,r5,20
81106060:	dd800915 	stw	r22,36(sp)
81106064:	282cd7fa 	srli	r22,r5,31
81106068:	dc000315 	stw	r16,12(sp)
8110606c:	04000434 	movhi	r16,16
81106070:	dd400815 	stw	r21,32(sp)
81106074:	dc800515 	stw	r18,20(sp)
81106078:	843fffc4 	addi	r16,r16,-1
8110607c:	dfc00c15 	stw	ra,48(sp)
81106080:	df000b15 	stw	fp,44(sp)
81106084:	ddc00a15 	stw	r23,40(sp)
81106088:	dd000715 	stw	r20,28(sp)
8110608c:	dcc00615 	stw	r19,24(sp)
81106090:	dc400415 	stw	r17,16(sp)
81106094:	1481ffcc 	andi	r18,r2,2047
81106098:	2c20703a 	and	r16,r5,r16
8110609c:	b02b883a 	mov	r21,r22
811060a0:	b2403fcc 	andi	r9,r22,255
811060a4:	90006026 	beq	r18,zero,81106228 <__muldf3+0x1d0>
811060a8:	0081ffc4 	movi	r2,2047
811060ac:	2029883a 	mov	r20,r4
811060b0:	90803626 	beq	r18,r2,8110618c <__muldf3+0x134>
811060b4:	80800434 	orhi	r2,r16,16
811060b8:	100490fa 	slli	r2,r2,3
811060bc:	2020d77a 	srli	r16,r4,29
811060c0:	202890fa 	slli	r20,r4,3
811060c4:	94bf0044 	addi	r18,r18,-1023
811060c8:	80a0b03a 	or	r16,r16,r2
811060cc:	0027883a 	mov	r19,zero
811060d0:	0039883a 	mov	fp,zero
811060d4:	3804d53a 	srli	r2,r7,20
811060d8:	382ed7fa 	srli	r23,r7,31
811060dc:	04400434 	movhi	r17,16
811060e0:	8c7fffc4 	addi	r17,r17,-1
811060e4:	1081ffcc 	andi	r2,r2,2047
811060e8:	3011883a 	mov	r8,r6
811060ec:	3c62703a 	and	r17,r7,r17
811060f0:	ba803fcc 	andi	r10,r23,255
811060f4:	10006d26 	beq	r2,zero,811062ac <__muldf3+0x254>
811060f8:	00c1ffc4 	movi	r3,2047
811060fc:	10c06526 	beq	r2,r3,81106294 <__muldf3+0x23c>
81106100:	88c00434 	orhi	r3,r17,16
81106104:	180690fa 	slli	r3,r3,3
81106108:	3022d77a 	srli	r17,r6,29
8110610c:	301090fa 	slli	r8,r6,3
81106110:	10bf0044 	addi	r2,r2,-1023
81106114:	88e2b03a 	or	r17,r17,r3
81106118:	000b883a 	mov	r5,zero
8110611c:	9085883a 	add	r2,r18,r2
81106120:	2cc8b03a 	or	r4,r5,r19
81106124:	00c003c4 	movi	r3,15
81106128:	bdacf03a 	xor	r22,r23,r22
8110612c:	12c00044 	addi	r11,r2,1
81106130:	19009936 	bltu	r3,r4,81106398 <__muldf3+0x340>
81106134:	200890ba 	slli	r4,r4,2
81106138:	00e04434 	movhi	r3,33040
8110613c:	18d85304 	addi	r3,r3,24908
81106140:	20c9883a 	add	r4,r4,r3
81106144:	20c00017 	ldw	r3,0(r4)
81106148:	1800683a 	jmp	r3
8110614c:	81106398 	cmpnei	r4,r16,16782
81106150:	811061ac 	andhi	r4,r16,16774
81106154:	811061ac 	andhi	r4,r16,16774
81106158:	811061a8 	cmpgeui	r4,r16,16774
8110615c:	81106374 	orhi	r4,r16,16781
81106160:	81106374 	orhi	r4,r16,16781
81106164:	8110635c 	xori	r4,r16,16781
81106168:	811061a8 	cmpgeui	r4,r16,16774
8110616c:	81106374 	orhi	r4,r16,16781
81106170:	8110635c 	xori	r4,r16,16781
81106174:	81106374 	orhi	r4,r16,16781
81106178:	811061a8 	cmpgeui	r4,r16,16774
8110617c:	81106384 	addi	r4,r16,16782
81106180:	81106384 	addi	r4,r16,16782
81106184:	81106384 	addi	r4,r16,16782
81106188:	811065a0 	cmpeqi	r4,r16,16790
8110618c:	2404b03a 	or	r2,r4,r16
81106190:	10006f1e 	bne	r2,zero,81106350 <__muldf3+0x2f8>
81106194:	04c00204 	movi	r19,8
81106198:	0021883a 	mov	r16,zero
8110619c:	0029883a 	mov	r20,zero
811061a0:	07000084 	movi	fp,2
811061a4:	003fcb06 	br	811060d4 <__reset+0xfb0e60d4>
811061a8:	502d883a 	mov	r22,r10
811061ac:	00800084 	movi	r2,2
811061b0:	28805726 	beq	r5,r2,81106310 <__muldf3+0x2b8>
811061b4:	008000c4 	movi	r2,3
811061b8:	28816626 	beq	r5,r2,81106754 <__muldf3+0x6fc>
811061bc:	00800044 	movi	r2,1
811061c0:	2881411e 	bne	r5,r2,811066c8 <__muldf3+0x670>
811061c4:	b02b883a 	mov	r21,r22
811061c8:	0005883a 	mov	r2,zero
811061cc:	000b883a 	mov	r5,zero
811061d0:	0029883a 	mov	r20,zero
811061d4:	1004953a 	slli	r2,r2,20
811061d8:	a8c03fcc 	andi	r3,r21,255
811061dc:	04400434 	movhi	r17,16
811061e0:	8c7fffc4 	addi	r17,r17,-1
811061e4:	180697fa 	slli	r3,r3,31
811061e8:	2c4a703a 	and	r5,r5,r17
811061ec:	288ab03a 	or	r5,r5,r2
811061f0:	28c6b03a 	or	r3,r5,r3
811061f4:	a005883a 	mov	r2,r20
811061f8:	dfc00c17 	ldw	ra,48(sp)
811061fc:	df000b17 	ldw	fp,44(sp)
81106200:	ddc00a17 	ldw	r23,40(sp)
81106204:	dd800917 	ldw	r22,36(sp)
81106208:	dd400817 	ldw	r21,32(sp)
8110620c:	dd000717 	ldw	r20,28(sp)
81106210:	dcc00617 	ldw	r19,24(sp)
81106214:	dc800517 	ldw	r18,20(sp)
81106218:	dc400417 	ldw	r17,16(sp)
8110621c:	dc000317 	ldw	r16,12(sp)
81106220:	dec00d04 	addi	sp,sp,52
81106224:	f800283a 	ret
81106228:	2404b03a 	or	r2,r4,r16
8110622c:	2027883a 	mov	r19,r4
81106230:	10004226 	beq	r2,zero,8110633c <__muldf3+0x2e4>
81106234:	8000fc26 	beq	r16,zero,81106628 <__muldf3+0x5d0>
81106238:	8009883a 	mov	r4,r16
8110623c:	d9800215 	stw	r6,8(sp)
81106240:	d9c00015 	stw	r7,0(sp)
81106244:	da400115 	stw	r9,4(sp)
81106248:	1106a280 	call	81106a28 <__clzsi2>
8110624c:	d9800217 	ldw	r6,8(sp)
81106250:	d9c00017 	ldw	r7,0(sp)
81106254:	da400117 	ldw	r9,4(sp)
81106258:	113ffd44 	addi	r4,r2,-11
8110625c:	00c00704 	movi	r3,28
81106260:	1900ed16 	blt	r3,r4,81106618 <__muldf3+0x5c0>
81106264:	00c00744 	movi	r3,29
81106268:	147ffe04 	addi	r17,r2,-8
8110626c:	1907c83a 	sub	r3,r3,r4
81106270:	8460983a 	sll	r16,r16,r17
81106274:	98c6d83a 	srl	r3,r19,r3
81106278:	9c68983a 	sll	r20,r19,r17
8110627c:	1c20b03a 	or	r16,r3,r16
81106280:	1080fcc4 	addi	r2,r2,1011
81106284:	00a5c83a 	sub	r18,zero,r2
81106288:	0027883a 	mov	r19,zero
8110628c:	0039883a 	mov	fp,zero
81106290:	003f9006 	br	811060d4 <__reset+0xfb0e60d4>
81106294:	3446b03a 	or	r3,r6,r17
81106298:	1800261e 	bne	r3,zero,81106334 <__muldf3+0x2dc>
8110629c:	0023883a 	mov	r17,zero
811062a0:	0011883a 	mov	r8,zero
811062a4:	01400084 	movi	r5,2
811062a8:	003f9c06 	br	8110611c <__reset+0xfb0e611c>
811062ac:	3446b03a 	or	r3,r6,r17
811062b0:	18001c26 	beq	r3,zero,81106324 <__muldf3+0x2cc>
811062b4:	8800ce26 	beq	r17,zero,811065f0 <__muldf3+0x598>
811062b8:	8809883a 	mov	r4,r17
811062bc:	d9800215 	stw	r6,8(sp)
811062c0:	da400115 	stw	r9,4(sp)
811062c4:	da800015 	stw	r10,0(sp)
811062c8:	1106a280 	call	81106a28 <__clzsi2>
811062cc:	d9800217 	ldw	r6,8(sp)
811062d0:	da400117 	ldw	r9,4(sp)
811062d4:	da800017 	ldw	r10,0(sp)
811062d8:	113ffd44 	addi	r4,r2,-11
811062dc:	00c00704 	movi	r3,28
811062e0:	1900bf16 	blt	r3,r4,811065e0 <__muldf3+0x588>
811062e4:	00c00744 	movi	r3,29
811062e8:	123ffe04 	addi	r8,r2,-8
811062ec:	1907c83a 	sub	r3,r3,r4
811062f0:	8a22983a 	sll	r17,r17,r8
811062f4:	30c6d83a 	srl	r3,r6,r3
811062f8:	3210983a 	sll	r8,r6,r8
811062fc:	1c62b03a 	or	r17,r3,r17
81106300:	1080fcc4 	addi	r2,r2,1011
81106304:	0085c83a 	sub	r2,zero,r2
81106308:	000b883a 	mov	r5,zero
8110630c:	003f8306 	br	8110611c <__reset+0xfb0e611c>
81106310:	b02b883a 	mov	r21,r22
81106314:	0081ffc4 	movi	r2,2047
81106318:	000b883a 	mov	r5,zero
8110631c:	0029883a 	mov	r20,zero
81106320:	003fac06 	br	811061d4 <__reset+0xfb0e61d4>
81106324:	0023883a 	mov	r17,zero
81106328:	0011883a 	mov	r8,zero
8110632c:	01400044 	movi	r5,1
81106330:	003f7a06 	br	8110611c <__reset+0xfb0e611c>
81106334:	014000c4 	movi	r5,3
81106338:	003f7806 	br	8110611c <__reset+0xfb0e611c>
8110633c:	04c00104 	movi	r19,4
81106340:	0021883a 	mov	r16,zero
81106344:	0029883a 	mov	r20,zero
81106348:	07000044 	movi	fp,1
8110634c:	003f6106 	br	811060d4 <__reset+0xfb0e60d4>
81106350:	04c00304 	movi	r19,12
81106354:	070000c4 	movi	fp,3
81106358:	003f5e06 	br	811060d4 <__reset+0xfb0e60d4>
8110635c:	01400434 	movhi	r5,16
81106360:	002b883a 	mov	r21,zero
81106364:	297fffc4 	addi	r5,r5,-1
81106368:	053fffc4 	movi	r20,-1
8110636c:	0081ffc4 	movi	r2,2047
81106370:	003f9806 	br	811061d4 <__reset+0xfb0e61d4>
81106374:	8023883a 	mov	r17,r16
81106378:	a011883a 	mov	r8,r20
8110637c:	e00b883a 	mov	r5,fp
81106380:	003f8a06 	br	811061ac <__reset+0xfb0e61ac>
81106384:	8023883a 	mov	r17,r16
81106388:	a011883a 	mov	r8,r20
8110638c:	482d883a 	mov	r22,r9
81106390:	e00b883a 	mov	r5,fp
81106394:	003f8506 	br	811061ac <__reset+0xfb0e61ac>
81106398:	a00ad43a 	srli	r5,r20,16
8110639c:	401ad43a 	srli	r13,r8,16
811063a0:	a53fffcc 	andi	r20,r20,65535
811063a4:	423fffcc 	andi	r8,r8,65535
811063a8:	4519383a 	mul	r12,r8,r20
811063ac:	4147383a 	mul	r3,r8,r5
811063b0:	6d09383a 	mul	r4,r13,r20
811063b4:	600cd43a 	srli	r6,r12,16
811063b8:	2b5d383a 	mul	r14,r5,r13
811063bc:	20c9883a 	add	r4,r4,r3
811063c0:	310d883a 	add	r6,r6,r4
811063c4:	30c0022e 	bgeu	r6,r3,811063d0 <__muldf3+0x378>
811063c8:	00c00074 	movhi	r3,1
811063cc:	70dd883a 	add	r14,r14,r3
811063d0:	8826d43a 	srli	r19,r17,16
811063d4:	8bffffcc 	andi	r15,r17,65535
811063d8:	7d23383a 	mul	r17,r15,r20
811063dc:	7949383a 	mul	r4,r15,r5
811063e0:	9d29383a 	mul	r20,r19,r20
811063e4:	8814d43a 	srli	r10,r17,16
811063e8:	3012943a 	slli	r9,r6,16
811063ec:	a129883a 	add	r20,r20,r4
811063f0:	633fffcc 	andi	r12,r12,65535
811063f4:	5515883a 	add	r10,r10,r20
811063f8:	3006d43a 	srli	r3,r6,16
811063fc:	4b13883a 	add	r9,r9,r12
81106400:	2ccb383a 	mul	r5,r5,r19
81106404:	5100022e 	bgeu	r10,r4,81106410 <__muldf3+0x3b8>
81106408:	01000074 	movhi	r4,1
8110640c:	290b883a 	add	r5,r5,r4
81106410:	802ad43a 	srli	r21,r16,16
81106414:	843fffcc 	andi	r16,r16,65535
81106418:	440d383a 	mul	r6,r8,r16
8110641c:	4565383a 	mul	r18,r8,r21
81106420:	8349383a 	mul	r4,r16,r13
81106424:	500e943a 	slli	r7,r10,16
81106428:	3010d43a 	srli	r8,r6,16
8110642c:	5028d43a 	srli	r20,r10,16
81106430:	2489883a 	add	r4,r4,r18
81106434:	8abfffcc 	andi	r10,r17,65535
81106438:	3a95883a 	add	r10,r7,r10
8110643c:	4119883a 	add	r12,r8,r4
81106440:	a169883a 	add	r20,r20,r5
81106444:	1a87883a 	add	r3,r3,r10
81106448:	6d5b383a 	mul	r13,r13,r21
8110644c:	6480022e 	bgeu	r12,r18,81106458 <__muldf3+0x400>
81106450:	01000074 	movhi	r4,1
81106454:	691b883a 	add	r13,r13,r4
81106458:	7c25383a 	mul	r18,r15,r16
8110645c:	7d4b383a 	mul	r5,r15,r21
81106460:	84cf383a 	mul	r7,r16,r19
81106464:	901ed43a 	srli	r15,r18,16
81106468:	6008d43a 	srli	r4,r12,16
8110646c:	6010943a 	slli	r8,r12,16
81106470:	394f883a 	add	r7,r7,r5
81106474:	333fffcc 	andi	r12,r6,65535
81106478:	79df883a 	add	r15,r15,r7
8110647c:	235b883a 	add	r13,r4,r13
81106480:	9d63383a 	mul	r17,r19,r21
81106484:	4309883a 	add	r4,r8,r12
81106488:	7940022e 	bgeu	r15,r5,81106494 <__muldf3+0x43c>
8110648c:	01400074 	movhi	r5,1
81106490:	8963883a 	add	r17,r17,r5
81106494:	780a943a 	slli	r5,r15,16
81106498:	91bfffcc 	andi	r6,r18,65535
8110649c:	70c7883a 	add	r3,r14,r3
811064a0:	298d883a 	add	r6,r5,r6
811064a4:	1a8f803a 	cmpltu	r7,r3,r10
811064a8:	350b883a 	add	r5,r6,r20
811064ac:	20c7883a 	add	r3,r4,r3
811064b0:	3955883a 	add	r10,r7,r5
811064b4:	1909803a 	cmpltu	r4,r3,r4
811064b8:	6a91883a 	add	r8,r13,r10
811064bc:	780cd43a 	srli	r6,r15,16
811064c0:	2219883a 	add	r12,r4,r8
811064c4:	2d0b803a 	cmpltu	r5,r5,r20
811064c8:	51cf803a 	cmpltu	r7,r10,r7
811064cc:	29ceb03a 	or	r7,r5,r7
811064d0:	4351803a 	cmpltu	r8,r8,r13
811064d4:	610b803a 	cmpltu	r5,r12,r4
811064d8:	4148b03a 	or	r4,r8,r5
811064dc:	398f883a 	add	r7,r7,r6
811064e0:	3909883a 	add	r4,r7,r4
811064e4:	1810927a 	slli	r8,r3,9
811064e8:	2449883a 	add	r4,r4,r17
811064ec:	2008927a 	slli	r4,r4,9
811064f0:	6022d5fa 	srli	r17,r12,23
811064f4:	1806d5fa 	srli	r3,r3,23
811064f8:	4252b03a 	or	r9,r8,r9
811064fc:	600a927a 	slli	r5,r12,9
81106500:	4810c03a 	cmpne	r8,r9,zero
81106504:	2462b03a 	or	r17,r4,r17
81106508:	40c6b03a 	or	r3,r8,r3
8110650c:	8900402c 	andhi	r4,r17,256
81106510:	1950b03a 	or	r8,r3,r5
81106514:	20000726 	beq	r4,zero,81106534 <__muldf3+0x4dc>
81106518:	4006d07a 	srli	r3,r8,1
8110651c:	880497fa 	slli	r2,r17,31
81106520:	4200004c 	andi	r8,r8,1
81106524:	8822d07a 	srli	r17,r17,1
81106528:	1a10b03a 	or	r8,r3,r8
8110652c:	1210b03a 	or	r8,r2,r8
81106530:	5805883a 	mov	r2,r11
81106534:	1140ffc4 	addi	r5,r2,1023
81106538:	0140440e 	bge	zero,r5,8110664c <__muldf3+0x5f4>
8110653c:	40c001cc 	andi	r3,r8,7
81106540:	18000726 	beq	r3,zero,81106560 <__muldf3+0x508>
81106544:	40c003cc 	andi	r3,r8,15
81106548:	01000104 	movi	r4,4
8110654c:	19000426 	beq	r3,r4,81106560 <__muldf3+0x508>
81106550:	4107883a 	add	r3,r8,r4
81106554:	1a11803a 	cmpltu	r8,r3,r8
81106558:	8a23883a 	add	r17,r17,r8
8110655c:	1811883a 	mov	r8,r3
81106560:	88c0402c 	andhi	r3,r17,256
81106564:	18000426 	beq	r3,zero,81106578 <__muldf3+0x520>
81106568:	11410004 	addi	r5,r2,1024
8110656c:	00bfc034 	movhi	r2,65280
81106570:	10bfffc4 	addi	r2,r2,-1
81106574:	88a2703a 	and	r17,r17,r2
81106578:	0081ff84 	movi	r2,2046
8110657c:	117f6416 	blt	r2,r5,81106310 <__reset+0xfb0e6310>
81106580:	8828977a 	slli	r20,r17,29
81106584:	4010d0fa 	srli	r8,r8,3
81106588:	8822927a 	slli	r17,r17,9
8110658c:	2881ffcc 	andi	r2,r5,2047
81106590:	a228b03a 	or	r20,r20,r8
81106594:	880ad33a 	srli	r5,r17,12
81106598:	b02b883a 	mov	r21,r22
8110659c:	003f0d06 	br	811061d4 <__reset+0xfb0e61d4>
811065a0:	8080022c 	andhi	r2,r16,8
811065a4:	10000926 	beq	r2,zero,811065cc <__muldf3+0x574>
811065a8:	8880022c 	andhi	r2,r17,8
811065ac:	1000071e 	bne	r2,zero,811065cc <__muldf3+0x574>
811065b0:	00800434 	movhi	r2,16
811065b4:	89400234 	orhi	r5,r17,8
811065b8:	10bfffc4 	addi	r2,r2,-1
811065bc:	b82b883a 	mov	r21,r23
811065c0:	288a703a 	and	r5,r5,r2
811065c4:	4029883a 	mov	r20,r8
811065c8:	003f6806 	br	8110636c <__reset+0xfb0e636c>
811065cc:	00800434 	movhi	r2,16
811065d0:	81400234 	orhi	r5,r16,8
811065d4:	10bfffc4 	addi	r2,r2,-1
811065d8:	288a703a 	and	r5,r5,r2
811065dc:	003f6306 	br	8110636c <__reset+0xfb0e636c>
811065e0:	147ff604 	addi	r17,r2,-40
811065e4:	3462983a 	sll	r17,r6,r17
811065e8:	0011883a 	mov	r8,zero
811065ec:	003f4406 	br	81106300 <__reset+0xfb0e6300>
811065f0:	3009883a 	mov	r4,r6
811065f4:	d9800215 	stw	r6,8(sp)
811065f8:	da400115 	stw	r9,4(sp)
811065fc:	da800015 	stw	r10,0(sp)
81106600:	1106a280 	call	81106a28 <__clzsi2>
81106604:	10800804 	addi	r2,r2,32
81106608:	da800017 	ldw	r10,0(sp)
8110660c:	da400117 	ldw	r9,4(sp)
81106610:	d9800217 	ldw	r6,8(sp)
81106614:	003f3006 	br	811062d8 <__reset+0xfb0e62d8>
81106618:	143ff604 	addi	r16,r2,-40
8110661c:	9c20983a 	sll	r16,r19,r16
81106620:	0029883a 	mov	r20,zero
81106624:	003f1606 	br	81106280 <__reset+0xfb0e6280>
81106628:	d9800215 	stw	r6,8(sp)
8110662c:	d9c00015 	stw	r7,0(sp)
81106630:	da400115 	stw	r9,4(sp)
81106634:	1106a280 	call	81106a28 <__clzsi2>
81106638:	10800804 	addi	r2,r2,32
8110663c:	da400117 	ldw	r9,4(sp)
81106640:	d9c00017 	ldw	r7,0(sp)
81106644:	d9800217 	ldw	r6,8(sp)
81106648:	003f0306 	br	81106258 <__reset+0xfb0e6258>
8110664c:	00c00044 	movi	r3,1
81106650:	1947c83a 	sub	r3,r3,r5
81106654:	00800e04 	movi	r2,56
81106658:	10feda16 	blt	r2,r3,811061c4 <__reset+0xfb0e61c4>
8110665c:	008007c4 	movi	r2,31
81106660:	10c01b16 	blt	r2,r3,811066d0 <__muldf3+0x678>
81106664:	00800804 	movi	r2,32
81106668:	10c5c83a 	sub	r2,r2,r3
8110666c:	888a983a 	sll	r5,r17,r2
81106670:	40c8d83a 	srl	r4,r8,r3
81106674:	4084983a 	sll	r2,r8,r2
81106678:	88e2d83a 	srl	r17,r17,r3
8110667c:	2906b03a 	or	r3,r5,r4
81106680:	1004c03a 	cmpne	r2,r2,zero
81106684:	1886b03a 	or	r3,r3,r2
81106688:	188001cc 	andi	r2,r3,7
8110668c:	10000726 	beq	r2,zero,811066ac <__muldf3+0x654>
81106690:	188003cc 	andi	r2,r3,15
81106694:	01000104 	movi	r4,4
81106698:	11000426 	beq	r2,r4,811066ac <__muldf3+0x654>
8110669c:	1805883a 	mov	r2,r3
811066a0:	10c00104 	addi	r3,r2,4
811066a4:	1885803a 	cmpltu	r2,r3,r2
811066a8:	88a3883a 	add	r17,r17,r2
811066ac:	8880202c 	andhi	r2,r17,128
811066b0:	10001c26 	beq	r2,zero,81106724 <__muldf3+0x6cc>
811066b4:	b02b883a 	mov	r21,r22
811066b8:	00800044 	movi	r2,1
811066bc:	000b883a 	mov	r5,zero
811066c0:	0029883a 	mov	r20,zero
811066c4:	003ec306 	br	811061d4 <__reset+0xfb0e61d4>
811066c8:	5805883a 	mov	r2,r11
811066cc:	003f9906 	br	81106534 <__reset+0xfb0e6534>
811066d0:	00bff844 	movi	r2,-31
811066d4:	1145c83a 	sub	r2,r2,r5
811066d8:	8888d83a 	srl	r4,r17,r2
811066dc:	00800804 	movi	r2,32
811066e0:	18801a26 	beq	r3,r2,8110674c <__muldf3+0x6f4>
811066e4:	00801004 	movi	r2,64
811066e8:	10c5c83a 	sub	r2,r2,r3
811066ec:	8884983a 	sll	r2,r17,r2
811066f0:	1204b03a 	or	r2,r2,r8
811066f4:	1004c03a 	cmpne	r2,r2,zero
811066f8:	2084b03a 	or	r2,r4,r2
811066fc:	144001cc 	andi	r17,r2,7
81106700:	88000d1e 	bne	r17,zero,81106738 <__muldf3+0x6e0>
81106704:	000b883a 	mov	r5,zero
81106708:	1028d0fa 	srli	r20,r2,3
8110670c:	b02b883a 	mov	r21,r22
81106710:	0005883a 	mov	r2,zero
81106714:	a468b03a 	or	r20,r20,r17
81106718:	003eae06 	br	811061d4 <__reset+0xfb0e61d4>
8110671c:	1007883a 	mov	r3,r2
81106720:	0023883a 	mov	r17,zero
81106724:	880a927a 	slli	r5,r17,9
81106728:	1805883a 	mov	r2,r3
8110672c:	8822977a 	slli	r17,r17,29
81106730:	280ad33a 	srli	r5,r5,12
81106734:	003ff406 	br	81106708 <__reset+0xfb0e6708>
81106738:	10c003cc 	andi	r3,r2,15
8110673c:	01000104 	movi	r4,4
81106740:	193ff626 	beq	r3,r4,8110671c <__reset+0xfb0e671c>
81106744:	0023883a 	mov	r17,zero
81106748:	003fd506 	br	811066a0 <__reset+0xfb0e66a0>
8110674c:	0005883a 	mov	r2,zero
81106750:	003fe706 	br	811066f0 <__reset+0xfb0e66f0>
81106754:	00800434 	movhi	r2,16
81106758:	89400234 	orhi	r5,r17,8
8110675c:	10bfffc4 	addi	r2,r2,-1
81106760:	b02b883a 	mov	r21,r22
81106764:	288a703a 	and	r5,r5,r2
81106768:	4029883a 	mov	r20,r8
8110676c:	003eff06 	br	8110636c <__reset+0xfb0e636c>

81106770 <__extendsfdf2>:
81106770:	200ad5fa 	srli	r5,r4,23
81106774:	defffd04 	addi	sp,sp,-12
81106778:	dc400115 	stw	r17,4(sp)
8110677c:	29403fcc 	andi	r5,r5,255
81106780:	29800044 	addi	r6,r5,1
81106784:	04402034 	movhi	r17,128
81106788:	dc000015 	stw	r16,0(sp)
8110678c:	8c7fffc4 	addi	r17,r17,-1
81106790:	dfc00215 	stw	ra,8(sp)
81106794:	31803fcc 	andi	r6,r6,255
81106798:	00800044 	movi	r2,1
8110679c:	8922703a 	and	r17,r17,r4
811067a0:	2020d7fa 	srli	r16,r4,31
811067a4:	1180110e 	bge	r2,r6,811067ec <__extendsfdf2+0x7c>
811067a8:	880cd0fa 	srli	r6,r17,3
811067ac:	8822977a 	slli	r17,r17,29
811067b0:	2940e004 	addi	r5,r5,896
811067b4:	2941ffcc 	andi	r5,r5,2047
811067b8:	2804953a 	slli	r2,r5,20
811067bc:	01400434 	movhi	r5,16
811067c0:	800697fa 	slli	r3,r16,31
811067c4:	297fffc4 	addi	r5,r5,-1
811067c8:	314a703a 	and	r5,r6,r5
811067cc:	288ab03a 	or	r5,r5,r2
811067d0:	28c6b03a 	or	r3,r5,r3
811067d4:	8805883a 	mov	r2,r17
811067d8:	dfc00217 	ldw	ra,8(sp)
811067dc:	dc400117 	ldw	r17,4(sp)
811067e0:	dc000017 	ldw	r16,0(sp)
811067e4:	dec00304 	addi	sp,sp,12
811067e8:	f800283a 	ret
811067ec:	2800111e 	bne	r5,zero,81106834 <__extendsfdf2+0xc4>
811067f0:	88001c26 	beq	r17,zero,81106864 <__extendsfdf2+0xf4>
811067f4:	8809883a 	mov	r4,r17
811067f8:	1106a280 	call	81106a28 <__clzsi2>
811067fc:	00c00284 	movi	r3,10
81106800:	18801b16 	blt	r3,r2,81106870 <__extendsfdf2+0x100>
81106804:	018002c4 	movi	r6,11
81106808:	308dc83a 	sub	r6,r6,r2
8110680c:	11000544 	addi	r4,r2,21
81106810:	8986d83a 	srl	r3,r17,r6
81106814:	8922983a 	sll	r17,r17,r4
81106818:	0180e244 	movi	r6,905
8110681c:	01400434 	movhi	r5,16
81106820:	3085c83a 	sub	r2,r6,r2
81106824:	297fffc4 	addi	r5,r5,-1
81106828:	194c703a 	and	r6,r3,r5
8110682c:	1141ffcc 	andi	r5,r2,2047
81106830:	003fe006 	br	811067b4 <__reset+0xfb0e67b4>
81106834:	88000826 	beq	r17,zero,81106858 <__extendsfdf2+0xe8>
81106838:	880cd0fa 	srli	r6,r17,3
8110683c:	00800434 	movhi	r2,16
81106840:	10bfffc4 	addi	r2,r2,-1
81106844:	31800234 	orhi	r6,r6,8
81106848:	8822977a 	slli	r17,r17,29
8110684c:	308c703a 	and	r6,r6,r2
81106850:	0141ffc4 	movi	r5,2047
81106854:	003fd706 	br	811067b4 <__reset+0xfb0e67b4>
81106858:	0141ffc4 	movi	r5,2047
8110685c:	000d883a 	mov	r6,zero
81106860:	003fd406 	br	811067b4 <__reset+0xfb0e67b4>
81106864:	000b883a 	mov	r5,zero
81106868:	000d883a 	mov	r6,zero
8110686c:	003fd106 	br	811067b4 <__reset+0xfb0e67b4>
81106870:	11bffd44 	addi	r6,r2,-11
81106874:	8986983a 	sll	r3,r17,r6
81106878:	0023883a 	mov	r17,zero
8110687c:	003fe606 	br	81106818 <__reset+0xfb0e6818>

81106880 <__truncdfsf2>:
81106880:	2810d53a 	srli	r8,r5,20
81106884:	01c00434 	movhi	r7,16
81106888:	39ffffc4 	addi	r7,r7,-1
8110688c:	29ce703a 	and	r7,r5,r7
81106890:	4201ffcc 	andi	r8,r8,2047
81106894:	380e90fa 	slli	r7,r7,3
81106898:	200cd77a 	srli	r6,r4,29
8110689c:	42400044 	addi	r9,r8,1
811068a0:	4a41ffcc 	andi	r9,r9,2047
811068a4:	00c00044 	movi	r3,1
811068a8:	280ad7fa 	srli	r5,r5,31
811068ac:	31ceb03a 	or	r7,r6,r7
811068b0:	200490fa 	slli	r2,r4,3
811068b4:	1a40230e 	bge	r3,r9,81106944 <__truncdfsf2+0xc4>
811068b8:	40ff2004 	addi	r3,r8,-896
811068bc:	01803f84 	movi	r6,254
811068c0:	30c01516 	blt	r6,r3,81106918 <__truncdfsf2+0x98>
811068c4:	00c0380e 	bge	zero,r3,811069a8 <__truncdfsf2+0x128>
811068c8:	200c91ba 	slli	r6,r4,6
811068cc:	380e90fa 	slli	r7,r7,3
811068d0:	1004d77a 	srli	r2,r2,29
811068d4:	300cc03a 	cmpne	r6,r6,zero
811068d8:	31ccb03a 	or	r6,r6,r7
811068dc:	308cb03a 	or	r6,r6,r2
811068e0:	308001cc 	andi	r2,r6,7
811068e4:	10000426 	beq	r2,zero,811068f8 <__truncdfsf2+0x78>
811068e8:	308003cc 	andi	r2,r6,15
811068ec:	01000104 	movi	r4,4
811068f0:	11000126 	beq	r2,r4,811068f8 <__truncdfsf2+0x78>
811068f4:	31800104 	addi	r6,r6,4
811068f8:	3081002c 	andhi	r2,r6,1024
811068fc:	10001626 	beq	r2,zero,81106958 <__truncdfsf2+0xd8>
81106900:	18c00044 	addi	r3,r3,1
81106904:	00803fc4 	movi	r2,255
81106908:	18800326 	beq	r3,r2,81106918 <__truncdfsf2+0x98>
8110690c:	300c91ba 	slli	r6,r6,6
81106910:	300cd27a 	srli	r6,r6,9
81106914:	00000206 	br	81106920 <__truncdfsf2+0xa0>
81106918:	00ffffc4 	movi	r3,-1
8110691c:	000d883a 	mov	r6,zero
81106920:	18c03fcc 	andi	r3,r3,255
81106924:	180895fa 	slli	r4,r3,23
81106928:	00c02034 	movhi	r3,128
8110692c:	280a97fa 	slli	r5,r5,31
81106930:	18ffffc4 	addi	r3,r3,-1
81106934:	30c6703a 	and	r3,r6,r3
81106938:	1906b03a 	or	r3,r3,r4
8110693c:	1944b03a 	or	r2,r3,r5
81106940:	f800283a 	ret
81106944:	40000b1e 	bne	r8,zero,81106974 <__truncdfsf2+0xf4>
81106948:	388cb03a 	or	r6,r7,r2
8110694c:	0007883a 	mov	r3,zero
81106950:	30000426 	beq	r6,zero,81106964 <__truncdfsf2+0xe4>
81106954:	01800144 	movi	r6,5
81106958:	00803fc4 	movi	r2,255
8110695c:	300cd0fa 	srli	r6,r6,3
81106960:	18800a26 	beq	r3,r2,8110698c <__truncdfsf2+0x10c>
81106964:	00802034 	movhi	r2,128
81106968:	10bfffc4 	addi	r2,r2,-1
8110696c:	308c703a 	and	r6,r6,r2
81106970:	003feb06 	br	81106920 <__reset+0xfb0e6920>
81106974:	3888b03a 	or	r4,r7,r2
81106978:	203fe726 	beq	r4,zero,81106918 <__reset+0xfb0e6918>
8110697c:	380c90fa 	slli	r6,r7,3
81106980:	00c03fc4 	movi	r3,255
81106984:	31808034 	orhi	r6,r6,512
81106988:	003fd506 	br	811068e0 <__reset+0xfb0e68e0>
8110698c:	303fe226 	beq	r6,zero,81106918 <__reset+0xfb0e6918>
81106990:	00802034 	movhi	r2,128
81106994:	31801034 	orhi	r6,r6,64
81106998:	10bfffc4 	addi	r2,r2,-1
8110699c:	00ffffc4 	movi	r3,-1
811069a0:	308c703a 	and	r6,r6,r2
811069a4:	003fde06 	br	81106920 <__reset+0xfb0e6920>
811069a8:	013ffa44 	movi	r4,-23
811069ac:	19000e16 	blt	r3,r4,811069e8 <__truncdfsf2+0x168>
811069b0:	01000784 	movi	r4,30
811069b4:	20c9c83a 	sub	r4,r4,r3
811069b8:	018007c4 	movi	r6,31
811069bc:	39c02034 	orhi	r7,r7,128
811069c0:	31000b16 	blt	r6,r4,811069f0 <__truncdfsf2+0x170>
811069c4:	423f2084 	addi	r8,r8,-894
811069c8:	120c983a 	sll	r6,r2,r8
811069cc:	3a0e983a 	sll	r7,r7,r8
811069d0:	1104d83a 	srl	r2,r2,r4
811069d4:	300cc03a 	cmpne	r6,r6,zero
811069d8:	31ceb03a 	or	r7,r6,r7
811069dc:	388cb03a 	or	r6,r7,r2
811069e0:	0007883a 	mov	r3,zero
811069e4:	003fbe06 	br	811068e0 <__reset+0xfb0e68e0>
811069e8:	0007883a 	mov	r3,zero
811069ec:	003fd906 	br	81106954 <__reset+0xfb0e6954>
811069f0:	01bfff84 	movi	r6,-2
811069f4:	30cdc83a 	sub	r6,r6,r3
811069f8:	00c00804 	movi	r3,32
811069fc:	398cd83a 	srl	r6,r7,r6
81106a00:	20c00726 	beq	r4,r3,81106a20 <__truncdfsf2+0x1a0>
81106a04:	423f2884 	addi	r8,r8,-862
81106a08:	3a0e983a 	sll	r7,r7,r8
81106a0c:	3884b03a 	or	r2,r7,r2
81106a10:	1004c03a 	cmpne	r2,r2,zero
81106a14:	118cb03a 	or	r6,r2,r6
81106a18:	0007883a 	mov	r3,zero
81106a1c:	003fb006 	br	811068e0 <__reset+0xfb0e68e0>
81106a20:	000f883a 	mov	r7,zero
81106a24:	003ff906 	br	81106a0c <__reset+0xfb0e6a0c>

81106a28 <__clzsi2>:
81106a28:	00bfffd4 	movui	r2,65535
81106a2c:	11000536 	bltu	r2,r4,81106a44 <__clzsi2+0x1c>
81106a30:	00803fc4 	movi	r2,255
81106a34:	11000f36 	bltu	r2,r4,81106a74 <__clzsi2+0x4c>
81106a38:	00800804 	movi	r2,32
81106a3c:	0007883a 	mov	r3,zero
81106a40:	00000506 	br	81106a58 <__clzsi2+0x30>
81106a44:	00804034 	movhi	r2,256
81106a48:	10bfffc4 	addi	r2,r2,-1
81106a4c:	11000c2e 	bgeu	r2,r4,81106a80 <__clzsi2+0x58>
81106a50:	00800204 	movi	r2,8
81106a54:	00c00604 	movi	r3,24
81106a58:	20c8d83a 	srl	r4,r4,r3
81106a5c:	00e044b4 	movhi	r3,33042
81106a60:	18e4b2c4 	addi	r3,r3,-27957
81106a64:	1909883a 	add	r4,r3,r4
81106a68:	20c00003 	ldbu	r3,0(r4)
81106a6c:	10c5c83a 	sub	r2,r2,r3
81106a70:	f800283a 	ret
81106a74:	00800604 	movi	r2,24
81106a78:	00c00204 	movi	r3,8
81106a7c:	003ff606 	br	81106a58 <__reset+0xfb0e6a58>
81106a80:	00800404 	movi	r2,16
81106a84:	1007883a 	mov	r3,r2
81106a88:	003ff306 	br	81106a58 <__reset+0xfb0e6a58>

81106a8c <memcpy>:
81106a8c:	defffd04 	addi	sp,sp,-12
81106a90:	dfc00215 	stw	ra,8(sp)
81106a94:	dc400115 	stw	r17,4(sp)
81106a98:	dc000015 	stw	r16,0(sp)
81106a9c:	00c003c4 	movi	r3,15
81106aa0:	2005883a 	mov	r2,r4
81106aa4:	1980452e 	bgeu	r3,r6,81106bbc <memcpy+0x130>
81106aa8:	2906b03a 	or	r3,r5,r4
81106aac:	18c000cc 	andi	r3,r3,3
81106ab0:	1800441e 	bne	r3,zero,81106bc4 <memcpy+0x138>
81106ab4:	347ffc04 	addi	r17,r6,-16
81106ab8:	8822d13a 	srli	r17,r17,4
81106abc:	28c00104 	addi	r3,r5,4
81106ac0:	23400104 	addi	r13,r4,4
81106ac4:	8820913a 	slli	r16,r17,4
81106ac8:	2b000204 	addi	r12,r5,8
81106acc:	22c00204 	addi	r11,r4,8
81106ad0:	84000504 	addi	r16,r16,20
81106ad4:	2a800304 	addi	r10,r5,12
81106ad8:	22400304 	addi	r9,r4,12
81106adc:	2c21883a 	add	r16,r5,r16
81106ae0:	2811883a 	mov	r8,r5
81106ae4:	200f883a 	mov	r7,r4
81106ae8:	41000017 	ldw	r4,0(r8)
81106aec:	1fc00017 	ldw	ra,0(r3)
81106af0:	63c00017 	ldw	r15,0(r12)
81106af4:	39000015 	stw	r4,0(r7)
81106af8:	53800017 	ldw	r14,0(r10)
81106afc:	6fc00015 	stw	ra,0(r13)
81106b00:	5bc00015 	stw	r15,0(r11)
81106b04:	4b800015 	stw	r14,0(r9)
81106b08:	18c00404 	addi	r3,r3,16
81106b0c:	39c00404 	addi	r7,r7,16
81106b10:	42000404 	addi	r8,r8,16
81106b14:	6b400404 	addi	r13,r13,16
81106b18:	63000404 	addi	r12,r12,16
81106b1c:	5ac00404 	addi	r11,r11,16
81106b20:	52800404 	addi	r10,r10,16
81106b24:	4a400404 	addi	r9,r9,16
81106b28:	1c3fef1e 	bne	r3,r16,81106ae8 <__reset+0xfb0e6ae8>
81106b2c:	89c00044 	addi	r7,r17,1
81106b30:	380e913a 	slli	r7,r7,4
81106b34:	310003cc 	andi	r4,r6,15
81106b38:	02c000c4 	movi	r11,3
81106b3c:	11c7883a 	add	r3,r2,r7
81106b40:	29cb883a 	add	r5,r5,r7
81106b44:	5900212e 	bgeu	r11,r4,81106bcc <memcpy+0x140>
81106b48:	1813883a 	mov	r9,r3
81106b4c:	2811883a 	mov	r8,r5
81106b50:	200f883a 	mov	r7,r4
81106b54:	42800017 	ldw	r10,0(r8)
81106b58:	4a400104 	addi	r9,r9,4
81106b5c:	39ffff04 	addi	r7,r7,-4
81106b60:	4abfff15 	stw	r10,-4(r9)
81106b64:	42000104 	addi	r8,r8,4
81106b68:	59fffa36 	bltu	r11,r7,81106b54 <__reset+0xfb0e6b54>
81106b6c:	213fff04 	addi	r4,r4,-4
81106b70:	2008d0ba 	srli	r4,r4,2
81106b74:	318000cc 	andi	r6,r6,3
81106b78:	21000044 	addi	r4,r4,1
81106b7c:	2109883a 	add	r4,r4,r4
81106b80:	2109883a 	add	r4,r4,r4
81106b84:	1907883a 	add	r3,r3,r4
81106b88:	290b883a 	add	r5,r5,r4
81106b8c:	30000626 	beq	r6,zero,81106ba8 <memcpy+0x11c>
81106b90:	198d883a 	add	r6,r3,r6
81106b94:	29c00003 	ldbu	r7,0(r5)
81106b98:	18c00044 	addi	r3,r3,1
81106b9c:	29400044 	addi	r5,r5,1
81106ba0:	19ffffc5 	stb	r7,-1(r3)
81106ba4:	19bffb1e 	bne	r3,r6,81106b94 <__reset+0xfb0e6b94>
81106ba8:	dfc00217 	ldw	ra,8(sp)
81106bac:	dc400117 	ldw	r17,4(sp)
81106bb0:	dc000017 	ldw	r16,0(sp)
81106bb4:	dec00304 	addi	sp,sp,12
81106bb8:	f800283a 	ret
81106bbc:	2007883a 	mov	r3,r4
81106bc0:	003ff206 	br	81106b8c <__reset+0xfb0e6b8c>
81106bc4:	2007883a 	mov	r3,r4
81106bc8:	003ff106 	br	81106b90 <__reset+0xfb0e6b90>
81106bcc:	200d883a 	mov	r6,r4
81106bd0:	003fee06 	br	81106b8c <__reset+0xfb0e6b8c>

81106bd4 <_printf_r>:
81106bd4:	defffd04 	addi	sp,sp,-12
81106bd8:	2805883a 	mov	r2,r5
81106bdc:	dfc00015 	stw	ra,0(sp)
81106be0:	d9800115 	stw	r6,4(sp)
81106be4:	d9c00215 	stw	r7,8(sp)
81106be8:	21400217 	ldw	r5,8(r4)
81106bec:	d9c00104 	addi	r7,sp,4
81106bf0:	100d883a 	mov	r6,r2
81106bf4:	1106dcc0 	call	81106dcc <___vfprintf_internal_r>
81106bf8:	dfc00017 	ldw	ra,0(sp)
81106bfc:	dec00304 	addi	sp,sp,12
81106c00:	f800283a 	ret

81106c04 <printf>:
81106c04:	defffc04 	addi	sp,sp,-16
81106c08:	dfc00015 	stw	ra,0(sp)
81106c0c:	d9400115 	stw	r5,4(sp)
81106c10:	d9800215 	stw	r6,8(sp)
81106c14:	d9c00315 	stw	r7,12(sp)
81106c18:	00a044b4 	movhi	r2,33042
81106c1c:	10acfa04 	addi	r2,r2,-19480
81106c20:	10800017 	ldw	r2,0(r2)
81106c24:	200b883a 	mov	r5,r4
81106c28:	d9800104 	addi	r6,sp,4
81106c2c:	11000217 	ldw	r4,8(r2)
81106c30:	1108fc40 	call	81108fc4 <__vfprintf_internal>
81106c34:	dfc00017 	ldw	ra,0(sp)
81106c38:	dec00404 	addi	sp,sp,16
81106c3c:	f800283a 	ret

81106c40 <_putchar_r>:
81106c40:	21800217 	ldw	r6,8(r4)
81106c44:	110d9401 	jmpi	8110d940 <_putc_r>

81106c48 <putchar>:
81106c48:	00a044b4 	movhi	r2,33042
81106c4c:	10acfa04 	addi	r2,r2,-19480
81106c50:	200b883a 	mov	r5,r4
81106c54:	11000017 	ldw	r4,0(r2)
81106c58:	21800217 	ldw	r6,8(r4)
81106c5c:	110d9401 	jmpi	8110d940 <_putc_r>

81106c60 <_puts_r>:
81106c60:	defff604 	addi	sp,sp,-40
81106c64:	dc000715 	stw	r16,28(sp)
81106c68:	2021883a 	mov	r16,r4
81106c6c:	2809883a 	mov	r4,r5
81106c70:	dc400815 	stw	r17,32(sp)
81106c74:	dfc00915 	stw	ra,36(sp)
81106c78:	2823883a 	mov	r17,r5
81106c7c:	1106d340 	call	81106d34 <strlen>
81106c80:	10c00044 	addi	r3,r2,1
81106c84:	d8800115 	stw	r2,4(sp)
81106c88:	00a044b4 	movhi	r2,33042
81106c8c:	10a4f304 	addi	r2,r2,-27700
81106c90:	d8800215 	stw	r2,8(sp)
81106c94:	00800044 	movi	r2,1
81106c98:	d8800315 	stw	r2,12(sp)
81106c9c:	00800084 	movi	r2,2
81106ca0:	dc400015 	stw	r17,0(sp)
81106ca4:	d8c00615 	stw	r3,24(sp)
81106ca8:	dec00415 	stw	sp,16(sp)
81106cac:	d8800515 	stw	r2,20(sp)
81106cb0:	80000226 	beq	r16,zero,81106cbc <_puts_r+0x5c>
81106cb4:	80800e17 	ldw	r2,56(r16)
81106cb8:	10001426 	beq	r2,zero,81106d0c <_puts_r+0xac>
81106cbc:	81400217 	ldw	r5,8(r16)
81106cc0:	2880030b 	ldhu	r2,12(r5)
81106cc4:	10c8000c 	andi	r3,r2,8192
81106cc8:	1800061e 	bne	r3,zero,81106ce4 <_puts_r+0x84>
81106ccc:	29001917 	ldw	r4,100(r5)
81106cd0:	00f7ffc4 	movi	r3,-8193
81106cd4:	10880014 	ori	r2,r2,8192
81106cd8:	20c6703a 	and	r3,r4,r3
81106cdc:	2880030d 	sth	r2,12(r5)
81106ce0:	28c01915 	stw	r3,100(r5)
81106ce4:	d9800404 	addi	r6,sp,16
81106ce8:	8009883a 	mov	r4,r16
81106cec:	110b4f40 	call	8110b4f4 <__sfvwrite_r>
81106cf0:	1000091e 	bne	r2,zero,81106d18 <_puts_r+0xb8>
81106cf4:	00800284 	movi	r2,10
81106cf8:	dfc00917 	ldw	ra,36(sp)
81106cfc:	dc400817 	ldw	r17,32(sp)
81106d00:	dc000717 	ldw	r16,28(sp)
81106d04:	dec00a04 	addi	sp,sp,40
81106d08:	f800283a 	ret
81106d0c:	8009883a 	mov	r4,r16
81106d10:	110b0700 	call	8110b070 <__sinit>
81106d14:	003fe906 	br	81106cbc <__reset+0xfb0e6cbc>
81106d18:	00bfffc4 	movi	r2,-1
81106d1c:	003ff606 	br	81106cf8 <__reset+0xfb0e6cf8>

81106d20 <puts>:
81106d20:	00a044b4 	movhi	r2,33042
81106d24:	10acfa04 	addi	r2,r2,-19480
81106d28:	200b883a 	mov	r5,r4
81106d2c:	11000017 	ldw	r4,0(r2)
81106d30:	1106c601 	jmpi	81106c60 <_puts_r>

81106d34 <strlen>:
81106d34:	208000cc 	andi	r2,r4,3
81106d38:	10002026 	beq	r2,zero,81106dbc <strlen+0x88>
81106d3c:	20800007 	ldb	r2,0(r4)
81106d40:	10002026 	beq	r2,zero,81106dc4 <strlen+0x90>
81106d44:	2005883a 	mov	r2,r4
81106d48:	00000206 	br	81106d54 <strlen+0x20>
81106d4c:	10c00007 	ldb	r3,0(r2)
81106d50:	18001826 	beq	r3,zero,81106db4 <strlen+0x80>
81106d54:	10800044 	addi	r2,r2,1
81106d58:	10c000cc 	andi	r3,r2,3
81106d5c:	183ffb1e 	bne	r3,zero,81106d4c <__reset+0xfb0e6d4c>
81106d60:	10c00017 	ldw	r3,0(r2)
81106d64:	01ffbff4 	movhi	r7,65279
81106d68:	39ffbfc4 	addi	r7,r7,-257
81106d6c:	00ca303a 	nor	r5,zero,r3
81106d70:	01a02074 	movhi	r6,32897
81106d74:	19c7883a 	add	r3,r3,r7
81106d78:	31a02004 	addi	r6,r6,-32640
81106d7c:	1946703a 	and	r3,r3,r5
81106d80:	1986703a 	and	r3,r3,r6
81106d84:	1800091e 	bne	r3,zero,81106dac <strlen+0x78>
81106d88:	10800104 	addi	r2,r2,4
81106d8c:	10c00017 	ldw	r3,0(r2)
81106d90:	19cb883a 	add	r5,r3,r7
81106d94:	00c6303a 	nor	r3,zero,r3
81106d98:	28c6703a 	and	r3,r5,r3
81106d9c:	1986703a 	and	r3,r3,r6
81106da0:	183ff926 	beq	r3,zero,81106d88 <__reset+0xfb0e6d88>
81106da4:	00000106 	br	81106dac <strlen+0x78>
81106da8:	10800044 	addi	r2,r2,1
81106dac:	10c00007 	ldb	r3,0(r2)
81106db0:	183ffd1e 	bne	r3,zero,81106da8 <__reset+0xfb0e6da8>
81106db4:	1105c83a 	sub	r2,r2,r4
81106db8:	f800283a 	ret
81106dbc:	2005883a 	mov	r2,r4
81106dc0:	003fe706 	br	81106d60 <__reset+0xfb0e6d60>
81106dc4:	0005883a 	mov	r2,zero
81106dc8:	f800283a 	ret

81106dcc <___vfprintf_internal_r>:
81106dcc:	deffb804 	addi	sp,sp,-288
81106dd0:	dfc04715 	stw	ra,284(sp)
81106dd4:	ddc04515 	stw	r23,276(sp)
81106dd8:	dd404315 	stw	r21,268(sp)
81106ddc:	d9002c15 	stw	r4,176(sp)
81106de0:	282f883a 	mov	r23,r5
81106de4:	302b883a 	mov	r21,r6
81106de8:	d9c02d15 	stw	r7,180(sp)
81106dec:	df004615 	stw	fp,280(sp)
81106df0:	dd804415 	stw	r22,272(sp)
81106df4:	dd004215 	stw	r20,264(sp)
81106df8:	dcc04115 	stw	r19,260(sp)
81106dfc:	dc804015 	stw	r18,256(sp)
81106e00:	dc403f15 	stw	r17,252(sp)
81106e04:	dc003e15 	stw	r16,248(sp)
81106e08:	110bbe40 	call	8110bbe4 <_localeconv_r>
81106e0c:	10800017 	ldw	r2,0(r2)
81106e10:	1009883a 	mov	r4,r2
81106e14:	d8803415 	stw	r2,208(sp)
81106e18:	1106d340 	call	81106d34 <strlen>
81106e1c:	d8803715 	stw	r2,220(sp)
81106e20:	d8802c17 	ldw	r2,176(sp)
81106e24:	10000226 	beq	r2,zero,81106e30 <___vfprintf_internal_r+0x64>
81106e28:	10800e17 	ldw	r2,56(r2)
81106e2c:	1000f926 	beq	r2,zero,81107214 <___vfprintf_internal_r+0x448>
81106e30:	b880030b 	ldhu	r2,12(r23)
81106e34:	10c8000c 	andi	r3,r2,8192
81106e38:	1800061e 	bne	r3,zero,81106e54 <___vfprintf_internal_r+0x88>
81106e3c:	b9001917 	ldw	r4,100(r23)
81106e40:	00f7ffc4 	movi	r3,-8193
81106e44:	10880014 	ori	r2,r2,8192
81106e48:	20c6703a 	and	r3,r4,r3
81106e4c:	b880030d 	sth	r2,12(r23)
81106e50:	b8c01915 	stw	r3,100(r23)
81106e54:	10c0020c 	andi	r3,r2,8
81106e58:	1800c126 	beq	r3,zero,81107160 <___vfprintf_internal_r+0x394>
81106e5c:	b8c00417 	ldw	r3,16(r23)
81106e60:	1800bf26 	beq	r3,zero,81107160 <___vfprintf_internal_r+0x394>
81106e64:	1080068c 	andi	r2,r2,26
81106e68:	00c00284 	movi	r3,10
81106e6c:	10c0c426 	beq	r2,r3,81107180 <___vfprintf_internal_r+0x3b4>
81106e70:	d8c00404 	addi	r3,sp,16
81106e74:	052044b4 	movhi	r20,33042
81106e78:	d9001e04 	addi	r4,sp,120
81106e7c:	a5250484 	addi	r20,r20,-27630
81106e80:	d8c01e15 	stw	r3,120(sp)
81106e84:	d8002015 	stw	zero,128(sp)
81106e88:	d8001f15 	stw	zero,124(sp)
81106e8c:	d8003315 	stw	zero,204(sp)
81106e90:	d8003615 	stw	zero,216(sp)
81106e94:	d8003815 	stw	zero,224(sp)
81106e98:	1811883a 	mov	r8,r3
81106e9c:	d8003915 	stw	zero,228(sp)
81106ea0:	d8003a15 	stw	zero,232(sp)
81106ea4:	d8002f15 	stw	zero,188(sp)
81106ea8:	d9002815 	stw	r4,160(sp)
81106eac:	a8800007 	ldb	r2,0(r21)
81106eb0:	10027b26 	beq	r2,zero,811078a0 <___vfprintf_internal_r+0xad4>
81106eb4:	00c00944 	movi	r3,37
81106eb8:	a821883a 	mov	r16,r21
81106ebc:	10c0021e 	bne	r2,r3,81106ec8 <___vfprintf_internal_r+0xfc>
81106ec0:	00001406 	br	81106f14 <___vfprintf_internal_r+0x148>
81106ec4:	10c00326 	beq	r2,r3,81106ed4 <___vfprintf_internal_r+0x108>
81106ec8:	84000044 	addi	r16,r16,1
81106ecc:	80800007 	ldb	r2,0(r16)
81106ed0:	103ffc1e 	bne	r2,zero,81106ec4 <__reset+0xfb0e6ec4>
81106ed4:	8563c83a 	sub	r17,r16,r21
81106ed8:	88000e26 	beq	r17,zero,81106f14 <___vfprintf_internal_r+0x148>
81106edc:	d8c02017 	ldw	r3,128(sp)
81106ee0:	d8801f17 	ldw	r2,124(sp)
81106ee4:	45400015 	stw	r21,0(r8)
81106ee8:	1c47883a 	add	r3,r3,r17
81106eec:	10800044 	addi	r2,r2,1
81106ef0:	d8c02015 	stw	r3,128(sp)
81106ef4:	44400115 	stw	r17,4(r8)
81106ef8:	d8801f15 	stw	r2,124(sp)
81106efc:	00c001c4 	movi	r3,7
81106f00:	1880a716 	blt	r3,r2,811071a0 <___vfprintf_internal_r+0x3d4>
81106f04:	42000204 	addi	r8,r8,8
81106f08:	d9402f17 	ldw	r5,188(sp)
81106f0c:	2c4b883a 	add	r5,r5,r17
81106f10:	d9402f15 	stw	r5,188(sp)
81106f14:	80800007 	ldb	r2,0(r16)
81106f18:	1000a826 	beq	r2,zero,811071bc <___vfprintf_internal_r+0x3f0>
81106f1c:	84400047 	ldb	r17,1(r16)
81106f20:	00bfffc4 	movi	r2,-1
81106f24:	85400044 	addi	r21,r16,1
81106f28:	d8002785 	stb	zero,158(sp)
81106f2c:	0007883a 	mov	r3,zero
81106f30:	000f883a 	mov	r7,zero
81106f34:	d8802915 	stw	r2,164(sp)
81106f38:	d8003115 	stw	zero,196(sp)
81106f3c:	0025883a 	mov	r18,zero
81106f40:	01401604 	movi	r5,88
81106f44:	01800244 	movi	r6,9
81106f48:	02800a84 	movi	r10,42
81106f4c:	02401b04 	movi	r9,108
81106f50:	ad400044 	addi	r21,r21,1
81106f54:	88bff804 	addi	r2,r17,-32
81106f58:	28830436 	bltu	r5,r2,81107b6c <___vfprintf_internal_r+0xda0>
81106f5c:	100490ba 	slli	r2,r2,2
81106f60:	01204434 	movhi	r4,33040
81106f64:	211bdd04 	addi	r4,r4,28532
81106f68:	1105883a 	add	r2,r2,r4
81106f6c:	10800017 	ldw	r2,0(r2)
81106f70:	1000683a 	jmp	r2
81106f74:	81107a8c 	andi	r4,r16,16874
81106f78:	81107b6c 	andhi	r4,r16,16877
81106f7c:	81107b6c 	andhi	r4,r16,16877
81106f80:	81107aac 	andhi	r4,r16,16874
81106f84:	81107b6c 	andhi	r4,r16,16877
81106f88:	81107b6c 	andhi	r4,r16,16877
81106f8c:	81107b6c 	andhi	r4,r16,16877
81106f90:	81107b6c 	andhi	r4,r16,16877
81106f94:	81107b6c 	andhi	r4,r16,16877
81106f98:	81107b6c 	andhi	r4,r16,16877
81106f9c:	81107220 	cmpeqi	r4,r16,16840
81106fa0:	811079c8 	cmpgei	r4,r16,16871
81106fa4:	81107b6c 	andhi	r4,r16,16877
81106fa8:	811070e8 	cmpgeui	r4,r16,16835
81106fac:	81107248 	cmpgei	r4,r16,16841
81106fb0:	81107b6c 	andhi	r4,r16,16877
81106fb4:	81107288 	cmpgei	r4,r16,16842
81106fb8:	81107294 	ori	r4,r16,16842
81106fbc:	81107294 	ori	r4,r16,16842
81106fc0:	81107294 	ori	r4,r16,16842
81106fc4:	81107294 	ori	r4,r16,16842
81106fc8:	81107294 	ori	r4,r16,16842
81106fcc:	81107294 	ori	r4,r16,16842
81106fd0:	81107294 	ori	r4,r16,16842
81106fd4:	81107294 	ori	r4,r16,16842
81106fd8:	81107294 	ori	r4,r16,16842
81106fdc:	81107b6c 	andhi	r4,r16,16877
81106fe0:	81107b6c 	andhi	r4,r16,16877
81106fe4:	81107b6c 	andhi	r4,r16,16877
81106fe8:	81107b6c 	andhi	r4,r16,16877
81106fec:	81107b6c 	andhi	r4,r16,16877
81106ff0:	81107b6c 	andhi	r4,r16,16877
81106ff4:	81107b6c 	andhi	r4,r16,16877
81106ff8:	81107b6c 	andhi	r4,r16,16877
81106ffc:	81107b6c 	andhi	r4,r16,16877
81107000:	81107b6c 	andhi	r4,r16,16877
81107004:	811072c8 	cmpgei	r4,r16,16843
81107008:	81107384 	addi	r4,r16,16846
8110700c:	81107b6c 	andhi	r4,r16,16877
81107010:	81107384 	addi	r4,r16,16846
81107014:	81107b6c 	andhi	r4,r16,16877
81107018:	81107b6c 	andhi	r4,r16,16877
8110701c:	81107b6c 	andhi	r4,r16,16877
81107020:	81107b6c 	andhi	r4,r16,16877
81107024:	81107424 	muli	r4,r16,16848
81107028:	81107b6c 	andhi	r4,r16,16877
8110702c:	81107b6c 	andhi	r4,r16,16877
81107030:	81107430 	cmpltui	r4,r16,16848
81107034:	81107b6c 	andhi	r4,r16,16877
81107038:	81107b6c 	andhi	r4,r16,16877
8110703c:	81107b6c 	andhi	r4,r16,16877
81107040:	81107b6c 	andhi	r4,r16,16877
81107044:	81107b6c 	andhi	r4,r16,16877
81107048:	811078a8 	cmpgeui	r4,r16,16866
8110704c:	81107b6c 	andhi	r4,r16,16877
81107050:	81107b6c 	andhi	r4,r16,16877
81107054:	81107908 	cmpgei	r4,r16,16868
81107058:	81107b6c 	andhi	r4,r16,16877
8110705c:	81107b6c 	andhi	r4,r16,16877
81107060:	81107b6c 	andhi	r4,r16,16877
81107064:	81107b6c 	andhi	r4,r16,16877
81107068:	81107b6c 	andhi	r4,r16,16877
8110706c:	81107b6c 	andhi	r4,r16,16877
81107070:	81107b6c 	andhi	r4,r16,16877
81107074:	81107b6c 	andhi	r4,r16,16877
81107078:	81107b6c 	andhi	r4,r16,16877
8110707c:	81107b6c 	andhi	r4,r16,16877
81107080:	81107b18 	cmpnei	r4,r16,16876
81107084:	81107ab8 	rdprs	r4,r16,16874
81107088:	81107384 	addi	r4,r16,16846
8110708c:	81107384 	addi	r4,r16,16846
81107090:	81107384 	addi	r4,r16,16846
81107094:	81107ac8 	cmpgei	r4,r16,16875
81107098:	81107ab8 	rdprs	r4,r16,16874
8110709c:	81107b6c 	andhi	r4,r16,16877
811070a0:	81107b6c 	andhi	r4,r16,16877
811070a4:	81107ad4 	ori	r4,r16,16875
811070a8:	81107b6c 	andhi	r4,r16,16877
811070ac:	81107ae4 	muli	r4,r16,16875
811070b0:	811079b8 	rdprs	r4,r16,16870
811070b4:	811070f4 	orhi	r4,r16,16835
811070b8:	811079d8 	cmpnei	r4,r16,16871
811070bc:	81107b6c 	andhi	r4,r16,16877
811070c0:	811079e4 	muli	r4,r16,16871
811070c4:	81107b6c 	andhi	r4,r16,16877
811070c8:	81107a40 	call	881107a4 <__reset+0x20f07a4>
811070cc:	81107b6c 	andhi	r4,r16,16877
811070d0:	81107b6c 	andhi	r4,r16,16877
811070d4:	81107a50 	cmplti	r4,r16,16873
811070d8:	d9003117 	ldw	r4,196(sp)
811070dc:	d8802d15 	stw	r2,180(sp)
811070e0:	0109c83a 	sub	r4,zero,r4
811070e4:	d9003115 	stw	r4,196(sp)
811070e8:	94800114 	ori	r18,r18,4
811070ec:	ac400007 	ldb	r17,0(r21)
811070f0:	003f9706 	br	81106f50 <__reset+0xfb0e6f50>
811070f4:	00800c04 	movi	r2,48
811070f8:	d9002d17 	ldw	r4,180(sp)
811070fc:	d9402917 	ldw	r5,164(sp)
81107100:	d8802705 	stb	r2,156(sp)
81107104:	00801e04 	movi	r2,120
81107108:	d8802745 	stb	r2,157(sp)
8110710c:	d8002785 	stb	zero,158(sp)
81107110:	20c00104 	addi	r3,r4,4
81107114:	24c00017 	ldw	r19,0(r4)
81107118:	002d883a 	mov	r22,zero
8110711c:	90800094 	ori	r2,r18,2
81107120:	28029a16 	blt	r5,zero,81107b8c <___vfprintf_internal_r+0xdc0>
81107124:	00bfdfc4 	movi	r2,-129
81107128:	90a4703a 	and	r18,r18,r2
8110712c:	d8c02d15 	stw	r3,180(sp)
81107130:	94800094 	ori	r18,r18,2
81107134:	9802871e 	bne	r19,zero,81107b54 <___vfprintf_internal_r+0xd88>
81107138:	00a044b4 	movhi	r2,33042
8110713c:	10a4fd04 	addi	r2,r2,-27660
81107140:	d8803915 	stw	r2,228(sp)
81107144:	04401e04 	movi	r17,120
81107148:	d8802917 	ldw	r2,164(sp)
8110714c:	0039883a 	mov	fp,zero
81107150:	1001e926 	beq	r2,zero,811078f8 <___vfprintf_internal_r+0xb2c>
81107154:	0027883a 	mov	r19,zero
81107158:	002d883a 	mov	r22,zero
8110715c:	00020506 	br	81107974 <___vfprintf_internal_r+0xba8>
81107160:	d9002c17 	ldw	r4,176(sp)
81107164:	b80b883a 	mov	r5,r23
81107168:	110909c0 	call	8110909c <__swsetup_r>
8110716c:	1005ac1e 	bne	r2,zero,81108820 <___vfprintf_internal_r+0x1a54>
81107170:	b880030b 	ldhu	r2,12(r23)
81107174:	00c00284 	movi	r3,10
81107178:	1080068c 	andi	r2,r2,26
8110717c:	10ff3c1e 	bne	r2,r3,81106e70 <__reset+0xfb0e6e70>
81107180:	b880038f 	ldh	r2,14(r23)
81107184:	103f3a16 	blt	r2,zero,81106e70 <__reset+0xfb0e6e70>
81107188:	d9c02d17 	ldw	r7,180(sp)
8110718c:	d9002c17 	ldw	r4,176(sp)
81107190:	a80d883a 	mov	r6,r21
81107194:	b80b883a 	mov	r5,r23
81107198:	1108fe00 	call	81108fe0 <__sbprintf>
8110719c:	00001106 	br	811071e4 <___vfprintf_internal_r+0x418>
811071a0:	d9002c17 	ldw	r4,176(sp)
811071a4:	d9801e04 	addi	r6,sp,120
811071a8:	b80b883a 	mov	r5,r23
811071ac:	110e3e80 	call	8110e3e8 <__sprint_r>
811071b0:	1000081e 	bne	r2,zero,811071d4 <___vfprintf_internal_r+0x408>
811071b4:	da000404 	addi	r8,sp,16
811071b8:	003f5306 	br	81106f08 <__reset+0xfb0e6f08>
811071bc:	d8802017 	ldw	r2,128(sp)
811071c0:	10000426 	beq	r2,zero,811071d4 <___vfprintf_internal_r+0x408>
811071c4:	d9002c17 	ldw	r4,176(sp)
811071c8:	d9801e04 	addi	r6,sp,120
811071cc:	b80b883a 	mov	r5,r23
811071d0:	110e3e80 	call	8110e3e8 <__sprint_r>
811071d4:	b880030b 	ldhu	r2,12(r23)
811071d8:	1080100c 	andi	r2,r2,64
811071dc:	1005901e 	bne	r2,zero,81108820 <___vfprintf_internal_r+0x1a54>
811071e0:	d8802f17 	ldw	r2,188(sp)
811071e4:	dfc04717 	ldw	ra,284(sp)
811071e8:	df004617 	ldw	fp,280(sp)
811071ec:	ddc04517 	ldw	r23,276(sp)
811071f0:	dd804417 	ldw	r22,272(sp)
811071f4:	dd404317 	ldw	r21,268(sp)
811071f8:	dd004217 	ldw	r20,264(sp)
811071fc:	dcc04117 	ldw	r19,260(sp)
81107200:	dc804017 	ldw	r18,256(sp)
81107204:	dc403f17 	ldw	r17,252(sp)
81107208:	dc003e17 	ldw	r16,248(sp)
8110720c:	dec04804 	addi	sp,sp,288
81107210:	f800283a 	ret
81107214:	d9002c17 	ldw	r4,176(sp)
81107218:	110b0700 	call	8110b070 <__sinit>
8110721c:	003f0406 	br	81106e30 <__reset+0xfb0e6e30>
81107220:	d8802d17 	ldw	r2,180(sp)
81107224:	d9002d17 	ldw	r4,180(sp)
81107228:	10800017 	ldw	r2,0(r2)
8110722c:	d8803115 	stw	r2,196(sp)
81107230:	20800104 	addi	r2,r4,4
81107234:	d9003117 	ldw	r4,196(sp)
81107238:	203fa716 	blt	r4,zero,811070d8 <__reset+0xfb0e70d8>
8110723c:	d8802d15 	stw	r2,180(sp)
81107240:	ac400007 	ldb	r17,0(r21)
81107244:	003f4206 	br	81106f50 <__reset+0xfb0e6f50>
81107248:	ac400007 	ldb	r17,0(r21)
8110724c:	aac00044 	addi	r11,r21,1
81107250:	8a872826 	beq	r17,r10,81108ef4 <___vfprintf_internal_r+0x2128>
81107254:	88bff404 	addi	r2,r17,-48
81107258:	0009883a 	mov	r4,zero
8110725c:	30867d36 	bltu	r6,r2,81108c54 <___vfprintf_internal_r+0x1e88>
81107260:	5c400007 	ldb	r17,0(r11)
81107264:	210002a4 	muli	r4,r4,10
81107268:	5d400044 	addi	r21,r11,1
8110726c:	a817883a 	mov	r11,r21
81107270:	2089883a 	add	r4,r4,r2
81107274:	88bff404 	addi	r2,r17,-48
81107278:	30bff92e 	bgeu	r6,r2,81107260 <__reset+0xfb0e7260>
8110727c:	2005c916 	blt	r4,zero,811089a4 <___vfprintf_internal_r+0x1bd8>
81107280:	d9002915 	stw	r4,164(sp)
81107284:	003f3306 	br	81106f54 <__reset+0xfb0e6f54>
81107288:	94802014 	ori	r18,r18,128
8110728c:	ac400007 	ldb	r17,0(r21)
81107290:	003f2f06 	br	81106f50 <__reset+0xfb0e6f50>
81107294:	a809883a 	mov	r4,r21
81107298:	d8003115 	stw	zero,196(sp)
8110729c:	88bff404 	addi	r2,r17,-48
811072a0:	0017883a 	mov	r11,zero
811072a4:	24400007 	ldb	r17,0(r4)
811072a8:	5ac002a4 	muli	r11,r11,10
811072ac:	ad400044 	addi	r21,r21,1
811072b0:	a809883a 	mov	r4,r21
811072b4:	12d7883a 	add	r11,r2,r11
811072b8:	88bff404 	addi	r2,r17,-48
811072bc:	30bff92e 	bgeu	r6,r2,811072a4 <__reset+0xfb0e72a4>
811072c0:	dac03115 	stw	r11,196(sp)
811072c4:	003f2306 	br	81106f54 <__reset+0xfb0e6f54>
811072c8:	18c03fcc 	andi	r3,r3,255
811072cc:	18072b1e 	bne	r3,zero,81108f7c <___vfprintf_internal_r+0x21b0>
811072d0:	94800414 	ori	r18,r18,16
811072d4:	9080080c 	andi	r2,r18,32
811072d8:	10037b26 	beq	r2,zero,811080c8 <___vfprintf_internal_r+0x12fc>
811072dc:	d9402d17 	ldw	r5,180(sp)
811072e0:	28800117 	ldw	r2,4(r5)
811072e4:	2cc00017 	ldw	r19,0(r5)
811072e8:	29400204 	addi	r5,r5,8
811072ec:	d9402d15 	stw	r5,180(sp)
811072f0:	102d883a 	mov	r22,r2
811072f4:	10044b16 	blt	r2,zero,81108424 <___vfprintf_internal_r+0x1658>
811072f8:	d9402917 	ldw	r5,164(sp)
811072fc:	df002783 	ldbu	fp,158(sp)
81107300:	2803bc16 	blt	r5,zero,811081f4 <___vfprintf_internal_r+0x1428>
81107304:	00ffdfc4 	movi	r3,-129
81107308:	9d84b03a 	or	r2,r19,r22
8110730c:	90e4703a 	and	r18,r18,r3
81107310:	10017726 	beq	r2,zero,811078f0 <___vfprintf_internal_r+0xb24>
81107314:	b0038326 	beq	r22,zero,81108124 <___vfprintf_internal_r+0x1358>
81107318:	dc402a15 	stw	r17,168(sp)
8110731c:	dc001e04 	addi	r16,sp,120
81107320:	b023883a 	mov	r17,r22
81107324:	402d883a 	mov	r22,r8
81107328:	9809883a 	mov	r4,r19
8110732c:	880b883a 	mov	r5,r17
81107330:	01800284 	movi	r6,10
81107334:	000f883a 	mov	r7,zero
81107338:	11107e00 	call	811107e0 <__umoddi3>
8110733c:	10800c04 	addi	r2,r2,48
81107340:	843fffc4 	addi	r16,r16,-1
81107344:	9809883a 	mov	r4,r19
81107348:	880b883a 	mov	r5,r17
8110734c:	80800005 	stb	r2,0(r16)
81107350:	01800284 	movi	r6,10
81107354:	000f883a 	mov	r7,zero
81107358:	11102680 	call	81110268 <__udivdi3>
8110735c:	1027883a 	mov	r19,r2
81107360:	10c4b03a 	or	r2,r2,r3
81107364:	1823883a 	mov	r17,r3
81107368:	103fef1e 	bne	r2,zero,81107328 <__reset+0xfb0e7328>
8110736c:	d8c02817 	ldw	r3,160(sp)
81107370:	dc402a17 	ldw	r17,168(sp)
81107374:	b011883a 	mov	r8,r22
81107378:	1c07c83a 	sub	r3,r3,r16
8110737c:	d8c02e15 	stw	r3,184(sp)
81107380:	00005906 	br	811074e8 <___vfprintf_internal_r+0x71c>
81107384:	18c03fcc 	andi	r3,r3,255
81107388:	1806fa1e 	bne	r3,zero,81108f74 <___vfprintf_internal_r+0x21a8>
8110738c:	9080020c 	andi	r2,r18,8
81107390:	10048a26 	beq	r2,zero,811085bc <___vfprintf_internal_r+0x17f0>
81107394:	d8c02d17 	ldw	r3,180(sp)
81107398:	d9002d17 	ldw	r4,180(sp)
8110739c:	d9402d17 	ldw	r5,180(sp)
811073a0:	18c00017 	ldw	r3,0(r3)
811073a4:	21000117 	ldw	r4,4(r4)
811073a8:	29400204 	addi	r5,r5,8
811073ac:	d8c03615 	stw	r3,216(sp)
811073b0:	d9003815 	stw	r4,224(sp)
811073b4:	d9402d15 	stw	r5,180(sp)
811073b8:	d9003617 	ldw	r4,216(sp)
811073bc:	d9403817 	ldw	r5,224(sp)
811073c0:	da003d15 	stw	r8,244(sp)
811073c4:	04000044 	movi	r16,1
811073c8:	110e00c0 	call	8110e00c <__fpclassifyd>
811073cc:	da003d17 	ldw	r8,244(sp)
811073d0:	14041f1e 	bne	r2,r16,81108450 <___vfprintf_internal_r+0x1684>
811073d4:	d9003617 	ldw	r4,216(sp)
811073d8:	d9403817 	ldw	r5,224(sp)
811073dc:	000d883a 	mov	r6,zero
811073e0:	000f883a 	mov	r7,zero
811073e4:	11120100 	call	81112010 <__ledf2>
811073e8:	da003d17 	ldw	r8,244(sp)
811073ec:	1005be16 	blt	r2,zero,81108ae8 <___vfprintf_internal_r+0x1d1c>
811073f0:	df002783 	ldbu	fp,158(sp)
811073f4:	008011c4 	movi	r2,71
811073f8:	1445330e 	bge	r2,r17,811088c8 <___vfprintf_internal_r+0x1afc>
811073fc:	042044b4 	movhi	r16,33042
81107400:	8424f504 	addi	r16,r16,-27692
81107404:	00c000c4 	movi	r3,3
81107408:	00bfdfc4 	movi	r2,-129
8110740c:	d8c02a15 	stw	r3,168(sp)
81107410:	90a4703a 	and	r18,r18,r2
81107414:	d8c02e15 	stw	r3,184(sp)
81107418:	d8002915 	stw	zero,164(sp)
8110741c:	d8003215 	stw	zero,200(sp)
81107420:	00003706 	br	81107500 <___vfprintf_internal_r+0x734>
81107424:	94800214 	ori	r18,r18,8
81107428:	ac400007 	ldb	r17,0(r21)
8110742c:	003ec806 	br	81106f50 <__reset+0xfb0e6f50>
81107430:	18c03fcc 	andi	r3,r3,255
81107434:	1806db1e 	bne	r3,zero,81108fa4 <___vfprintf_internal_r+0x21d8>
81107438:	94800414 	ori	r18,r18,16
8110743c:	9080080c 	andi	r2,r18,32
81107440:	1002d826 	beq	r2,zero,81107fa4 <___vfprintf_internal_r+0x11d8>
81107444:	d9402d17 	ldw	r5,180(sp)
81107448:	d8c02917 	ldw	r3,164(sp)
8110744c:	d8002785 	stb	zero,158(sp)
81107450:	28800204 	addi	r2,r5,8
81107454:	2cc00017 	ldw	r19,0(r5)
81107458:	2d800117 	ldw	r22,4(r5)
8110745c:	18048f16 	blt	r3,zero,8110869c <___vfprintf_internal_r+0x18d0>
81107460:	013fdfc4 	movi	r4,-129
81107464:	9d86b03a 	or	r3,r19,r22
81107468:	d8802d15 	stw	r2,180(sp)
8110746c:	9124703a 	and	r18,r18,r4
81107470:	1802d91e 	bne	r3,zero,81107fd8 <___vfprintf_internal_r+0x120c>
81107474:	d8c02917 	ldw	r3,164(sp)
81107478:	0039883a 	mov	fp,zero
8110747c:	1805c326 	beq	r3,zero,81108b8c <___vfprintf_internal_r+0x1dc0>
81107480:	0027883a 	mov	r19,zero
81107484:	002d883a 	mov	r22,zero
81107488:	dc001e04 	addi	r16,sp,120
8110748c:	9806d0fa 	srli	r3,r19,3
81107490:	b008977a 	slli	r4,r22,29
81107494:	b02cd0fa 	srli	r22,r22,3
81107498:	9cc001cc 	andi	r19,r19,7
8110749c:	98800c04 	addi	r2,r19,48
811074a0:	843fffc4 	addi	r16,r16,-1
811074a4:	20e6b03a 	or	r19,r4,r3
811074a8:	80800005 	stb	r2,0(r16)
811074ac:	9d86b03a 	or	r3,r19,r22
811074b0:	183ff61e 	bne	r3,zero,8110748c <__reset+0xfb0e748c>
811074b4:	90c0004c 	andi	r3,r18,1
811074b8:	18013b26 	beq	r3,zero,811079a8 <___vfprintf_internal_r+0xbdc>
811074bc:	10803fcc 	andi	r2,r2,255
811074c0:	1080201c 	xori	r2,r2,128
811074c4:	10bfe004 	addi	r2,r2,-128
811074c8:	00c00c04 	movi	r3,48
811074cc:	10c13626 	beq	r2,r3,811079a8 <___vfprintf_internal_r+0xbdc>
811074d0:	80ffffc5 	stb	r3,-1(r16)
811074d4:	d8c02817 	ldw	r3,160(sp)
811074d8:	80bfffc4 	addi	r2,r16,-1
811074dc:	1021883a 	mov	r16,r2
811074e0:	1887c83a 	sub	r3,r3,r2
811074e4:	d8c02e15 	stw	r3,184(sp)
811074e8:	d8802e17 	ldw	r2,184(sp)
811074ec:	d9002917 	ldw	r4,164(sp)
811074f0:	1100010e 	bge	r2,r4,811074f8 <___vfprintf_internal_r+0x72c>
811074f4:	2005883a 	mov	r2,r4
811074f8:	d8802a15 	stw	r2,168(sp)
811074fc:	d8003215 	stw	zero,200(sp)
81107500:	e7003fcc 	andi	fp,fp,255
81107504:	e700201c 	xori	fp,fp,128
81107508:	e73fe004 	addi	fp,fp,-128
8110750c:	e0000326 	beq	fp,zero,8110751c <___vfprintf_internal_r+0x750>
81107510:	d8c02a17 	ldw	r3,168(sp)
81107514:	18c00044 	addi	r3,r3,1
81107518:	d8c02a15 	stw	r3,168(sp)
8110751c:	90c0008c 	andi	r3,r18,2
81107520:	d8c02b15 	stw	r3,172(sp)
81107524:	18000326 	beq	r3,zero,81107534 <___vfprintf_internal_r+0x768>
81107528:	d8c02a17 	ldw	r3,168(sp)
8110752c:	18c00084 	addi	r3,r3,2
81107530:	d8c02a15 	stw	r3,168(sp)
81107534:	90c0210c 	andi	r3,r18,132
81107538:	d8c03015 	stw	r3,192(sp)
8110753c:	1801a31e 	bne	r3,zero,81107bcc <___vfprintf_internal_r+0xe00>
81107540:	d9003117 	ldw	r4,196(sp)
81107544:	d8c02a17 	ldw	r3,168(sp)
81107548:	20e7c83a 	sub	r19,r4,r3
8110754c:	04c19f0e 	bge	zero,r19,81107bcc <___vfprintf_internal_r+0xe00>
81107550:	02400404 	movi	r9,16
81107554:	d8c02017 	ldw	r3,128(sp)
81107558:	d8801f17 	ldw	r2,124(sp)
8110755c:	4cc50d0e 	bge	r9,r19,81108994 <___vfprintf_internal_r+0x1bc8>
81107560:	016044b4 	movhi	r5,33042
81107564:	29650884 	addi	r5,r5,-27614
81107568:	dc403b15 	stw	r17,236(sp)
8110756c:	d9403515 	stw	r5,212(sp)
81107570:	9823883a 	mov	r17,r19
81107574:	482d883a 	mov	r22,r9
81107578:	9027883a 	mov	r19,r18
8110757c:	070001c4 	movi	fp,7
81107580:	8025883a 	mov	r18,r16
81107584:	dc002c17 	ldw	r16,176(sp)
81107588:	00000306 	br	81107598 <___vfprintf_internal_r+0x7cc>
8110758c:	8c7ffc04 	addi	r17,r17,-16
81107590:	42000204 	addi	r8,r8,8
81107594:	b440130e 	bge	r22,r17,811075e4 <___vfprintf_internal_r+0x818>
81107598:	012044b4 	movhi	r4,33042
8110759c:	18c00404 	addi	r3,r3,16
811075a0:	10800044 	addi	r2,r2,1
811075a4:	21250884 	addi	r4,r4,-27614
811075a8:	41000015 	stw	r4,0(r8)
811075ac:	45800115 	stw	r22,4(r8)
811075b0:	d8c02015 	stw	r3,128(sp)
811075b4:	d8801f15 	stw	r2,124(sp)
811075b8:	e0bff40e 	bge	fp,r2,8110758c <__reset+0xfb0e758c>
811075bc:	d9801e04 	addi	r6,sp,120
811075c0:	b80b883a 	mov	r5,r23
811075c4:	8009883a 	mov	r4,r16
811075c8:	110e3e80 	call	8110e3e8 <__sprint_r>
811075cc:	103f011e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
811075d0:	8c7ffc04 	addi	r17,r17,-16
811075d4:	d8c02017 	ldw	r3,128(sp)
811075d8:	d8801f17 	ldw	r2,124(sp)
811075dc:	da000404 	addi	r8,sp,16
811075e0:	b47fed16 	blt	r22,r17,81107598 <__reset+0xfb0e7598>
811075e4:	9021883a 	mov	r16,r18
811075e8:	9825883a 	mov	r18,r19
811075ec:	8827883a 	mov	r19,r17
811075f0:	dc403b17 	ldw	r17,236(sp)
811075f4:	d9403517 	ldw	r5,212(sp)
811075f8:	98c7883a 	add	r3,r19,r3
811075fc:	10800044 	addi	r2,r2,1
81107600:	41400015 	stw	r5,0(r8)
81107604:	44c00115 	stw	r19,4(r8)
81107608:	d8c02015 	stw	r3,128(sp)
8110760c:	d8801f15 	stw	r2,124(sp)
81107610:	010001c4 	movi	r4,7
81107614:	2082a316 	blt	r4,r2,811080a4 <___vfprintf_internal_r+0x12d8>
81107618:	df002787 	ldb	fp,158(sp)
8110761c:	42000204 	addi	r8,r8,8
81107620:	e0000c26 	beq	fp,zero,81107654 <___vfprintf_internal_r+0x888>
81107624:	d8801f17 	ldw	r2,124(sp)
81107628:	d9002784 	addi	r4,sp,158
8110762c:	18c00044 	addi	r3,r3,1
81107630:	10800044 	addi	r2,r2,1
81107634:	41000015 	stw	r4,0(r8)
81107638:	01000044 	movi	r4,1
8110763c:	41000115 	stw	r4,4(r8)
81107640:	d8c02015 	stw	r3,128(sp)
81107644:	d8801f15 	stw	r2,124(sp)
81107648:	010001c4 	movi	r4,7
8110764c:	20823c16 	blt	r4,r2,81107f40 <___vfprintf_internal_r+0x1174>
81107650:	42000204 	addi	r8,r8,8
81107654:	d8802b17 	ldw	r2,172(sp)
81107658:	10000c26 	beq	r2,zero,8110768c <___vfprintf_internal_r+0x8c0>
8110765c:	d8801f17 	ldw	r2,124(sp)
81107660:	d9002704 	addi	r4,sp,156
81107664:	18c00084 	addi	r3,r3,2
81107668:	10800044 	addi	r2,r2,1
8110766c:	41000015 	stw	r4,0(r8)
81107670:	01000084 	movi	r4,2
81107674:	41000115 	stw	r4,4(r8)
81107678:	d8c02015 	stw	r3,128(sp)
8110767c:	d8801f15 	stw	r2,124(sp)
81107680:	010001c4 	movi	r4,7
81107684:	20823616 	blt	r4,r2,81107f60 <___vfprintf_internal_r+0x1194>
81107688:	42000204 	addi	r8,r8,8
8110768c:	d9003017 	ldw	r4,192(sp)
81107690:	00802004 	movi	r2,128
81107694:	20819926 	beq	r4,r2,81107cfc <___vfprintf_internal_r+0xf30>
81107698:	d9402917 	ldw	r5,164(sp)
8110769c:	d8802e17 	ldw	r2,184(sp)
811076a0:	28adc83a 	sub	r22,r5,r2
811076a4:	0580310e 	bge	zero,r22,8110776c <___vfprintf_internal_r+0x9a0>
811076a8:	07000404 	movi	fp,16
811076ac:	d8801f17 	ldw	r2,124(sp)
811076b0:	e584140e 	bge	fp,r22,81108704 <___vfprintf_internal_r+0x1938>
811076b4:	016044b4 	movhi	r5,33042
811076b8:	29650484 	addi	r5,r5,-27630
811076bc:	dc402915 	stw	r17,164(sp)
811076c0:	d9402b15 	stw	r5,172(sp)
811076c4:	b023883a 	mov	r17,r22
811076c8:	04c001c4 	movi	r19,7
811076cc:	a82d883a 	mov	r22,r21
811076d0:	902b883a 	mov	r21,r18
811076d4:	8025883a 	mov	r18,r16
811076d8:	dc002c17 	ldw	r16,176(sp)
811076dc:	00000306 	br	811076ec <___vfprintf_internal_r+0x920>
811076e0:	8c7ffc04 	addi	r17,r17,-16
811076e4:	42000204 	addi	r8,r8,8
811076e8:	e440110e 	bge	fp,r17,81107730 <___vfprintf_internal_r+0x964>
811076ec:	18c00404 	addi	r3,r3,16
811076f0:	10800044 	addi	r2,r2,1
811076f4:	45000015 	stw	r20,0(r8)
811076f8:	47000115 	stw	fp,4(r8)
811076fc:	d8c02015 	stw	r3,128(sp)
81107700:	d8801f15 	stw	r2,124(sp)
81107704:	98bff60e 	bge	r19,r2,811076e0 <__reset+0xfb0e76e0>
81107708:	d9801e04 	addi	r6,sp,120
8110770c:	b80b883a 	mov	r5,r23
81107710:	8009883a 	mov	r4,r16
81107714:	110e3e80 	call	8110e3e8 <__sprint_r>
81107718:	103eae1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
8110771c:	8c7ffc04 	addi	r17,r17,-16
81107720:	d8c02017 	ldw	r3,128(sp)
81107724:	d8801f17 	ldw	r2,124(sp)
81107728:	da000404 	addi	r8,sp,16
8110772c:	e47fef16 	blt	fp,r17,811076ec <__reset+0xfb0e76ec>
81107730:	9021883a 	mov	r16,r18
81107734:	a825883a 	mov	r18,r21
81107738:	b02b883a 	mov	r21,r22
8110773c:	882d883a 	mov	r22,r17
81107740:	dc402917 	ldw	r17,164(sp)
81107744:	d9002b17 	ldw	r4,172(sp)
81107748:	1d87883a 	add	r3,r3,r22
8110774c:	10800044 	addi	r2,r2,1
81107750:	41000015 	stw	r4,0(r8)
81107754:	45800115 	stw	r22,4(r8)
81107758:	d8c02015 	stw	r3,128(sp)
8110775c:	d8801f15 	stw	r2,124(sp)
81107760:	010001c4 	movi	r4,7
81107764:	2081ee16 	blt	r4,r2,81107f20 <___vfprintf_internal_r+0x1154>
81107768:	42000204 	addi	r8,r8,8
8110776c:	9080400c 	andi	r2,r18,256
81107770:	1001181e 	bne	r2,zero,81107bd4 <___vfprintf_internal_r+0xe08>
81107774:	d9402e17 	ldw	r5,184(sp)
81107778:	d8801f17 	ldw	r2,124(sp)
8110777c:	44000015 	stw	r16,0(r8)
81107780:	1947883a 	add	r3,r3,r5
81107784:	10800044 	addi	r2,r2,1
81107788:	41400115 	stw	r5,4(r8)
8110778c:	d8c02015 	stw	r3,128(sp)
81107790:	d8801f15 	stw	r2,124(sp)
81107794:	010001c4 	movi	r4,7
81107798:	2081d316 	blt	r4,r2,81107ee8 <___vfprintf_internal_r+0x111c>
8110779c:	42000204 	addi	r8,r8,8
811077a0:	9480010c 	andi	r18,r18,4
811077a4:	90003226 	beq	r18,zero,81107870 <___vfprintf_internal_r+0xaa4>
811077a8:	d9403117 	ldw	r5,196(sp)
811077ac:	d8802a17 	ldw	r2,168(sp)
811077b0:	28a1c83a 	sub	r16,r5,r2
811077b4:	04002e0e 	bge	zero,r16,81107870 <___vfprintf_internal_r+0xaa4>
811077b8:	04400404 	movi	r17,16
811077bc:	d8801f17 	ldw	r2,124(sp)
811077c0:	8c04a20e 	bge	r17,r16,81108a4c <___vfprintf_internal_r+0x1c80>
811077c4:	016044b4 	movhi	r5,33042
811077c8:	29650884 	addi	r5,r5,-27614
811077cc:	d9403515 	stw	r5,212(sp)
811077d0:	048001c4 	movi	r18,7
811077d4:	dcc02c17 	ldw	r19,176(sp)
811077d8:	00000306 	br	811077e8 <___vfprintf_internal_r+0xa1c>
811077dc:	843ffc04 	addi	r16,r16,-16
811077e0:	42000204 	addi	r8,r8,8
811077e4:	8c00130e 	bge	r17,r16,81107834 <___vfprintf_internal_r+0xa68>
811077e8:	012044b4 	movhi	r4,33042
811077ec:	18c00404 	addi	r3,r3,16
811077f0:	10800044 	addi	r2,r2,1
811077f4:	21250884 	addi	r4,r4,-27614
811077f8:	41000015 	stw	r4,0(r8)
811077fc:	44400115 	stw	r17,4(r8)
81107800:	d8c02015 	stw	r3,128(sp)
81107804:	d8801f15 	stw	r2,124(sp)
81107808:	90bff40e 	bge	r18,r2,811077dc <__reset+0xfb0e77dc>
8110780c:	d9801e04 	addi	r6,sp,120
81107810:	b80b883a 	mov	r5,r23
81107814:	9809883a 	mov	r4,r19
81107818:	110e3e80 	call	8110e3e8 <__sprint_r>
8110781c:	103e6d1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81107820:	843ffc04 	addi	r16,r16,-16
81107824:	d8c02017 	ldw	r3,128(sp)
81107828:	d8801f17 	ldw	r2,124(sp)
8110782c:	da000404 	addi	r8,sp,16
81107830:	8c3fed16 	blt	r17,r16,811077e8 <__reset+0xfb0e77e8>
81107834:	d9403517 	ldw	r5,212(sp)
81107838:	1c07883a 	add	r3,r3,r16
8110783c:	10800044 	addi	r2,r2,1
81107840:	41400015 	stw	r5,0(r8)
81107844:	44000115 	stw	r16,4(r8)
81107848:	d8c02015 	stw	r3,128(sp)
8110784c:	d8801f15 	stw	r2,124(sp)
81107850:	010001c4 	movi	r4,7
81107854:	2080060e 	bge	r4,r2,81107870 <___vfprintf_internal_r+0xaa4>
81107858:	d9002c17 	ldw	r4,176(sp)
8110785c:	d9801e04 	addi	r6,sp,120
81107860:	b80b883a 	mov	r5,r23
81107864:	110e3e80 	call	8110e3e8 <__sprint_r>
81107868:	103e5a1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
8110786c:	d8c02017 	ldw	r3,128(sp)
81107870:	d8803117 	ldw	r2,196(sp)
81107874:	d9002a17 	ldw	r4,168(sp)
81107878:	1100010e 	bge	r2,r4,81107880 <___vfprintf_internal_r+0xab4>
8110787c:	2005883a 	mov	r2,r4
81107880:	d9402f17 	ldw	r5,188(sp)
81107884:	288b883a 	add	r5,r5,r2
81107888:	d9402f15 	stw	r5,188(sp)
8110788c:	18019e1e 	bne	r3,zero,81107f08 <___vfprintf_internal_r+0x113c>
81107890:	a8800007 	ldb	r2,0(r21)
81107894:	d8001f15 	stw	zero,124(sp)
81107898:	da000404 	addi	r8,sp,16
8110789c:	103d851e 	bne	r2,zero,81106eb4 <__reset+0xfb0e6eb4>
811078a0:	a821883a 	mov	r16,r21
811078a4:	003d9b06 	br	81106f14 <__reset+0xfb0e6f14>
811078a8:	18c03fcc 	andi	r3,r3,255
811078ac:	1805c11e 	bne	r3,zero,81108fb4 <___vfprintf_internal_r+0x21e8>
811078b0:	94800414 	ori	r18,r18,16
811078b4:	9080080c 	andi	r2,r18,32
811078b8:	10020c26 	beq	r2,zero,811080ec <___vfprintf_internal_r+0x1320>
811078bc:	d8802d17 	ldw	r2,180(sp)
811078c0:	d9002917 	ldw	r4,164(sp)
811078c4:	d8002785 	stb	zero,158(sp)
811078c8:	10c00204 	addi	r3,r2,8
811078cc:	14c00017 	ldw	r19,0(r2)
811078d0:	15800117 	ldw	r22,4(r2)
811078d4:	20040f16 	blt	r4,zero,81108914 <___vfprintf_internal_r+0x1b48>
811078d8:	013fdfc4 	movi	r4,-129
811078dc:	9d84b03a 	or	r2,r19,r22
811078e0:	d8c02d15 	stw	r3,180(sp)
811078e4:	9124703a 	and	r18,r18,r4
811078e8:	0039883a 	mov	fp,zero
811078ec:	103e891e 	bne	r2,zero,81107314 <__reset+0xfb0e7314>
811078f0:	d9002917 	ldw	r4,164(sp)
811078f4:	2002c11e 	bne	r4,zero,811083fc <___vfprintf_internal_r+0x1630>
811078f8:	d8002915 	stw	zero,164(sp)
811078fc:	d8002e15 	stw	zero,184(sp)
81107900:	dc001e04 	addi	r16,sp,120
81107904:	003ef806 	br	811074e8 <__reset+0xfb0e74e8>
81107908:	18c03fcc 	andi	r3,r3,255
8110790c:	18059d1e 	bne	r3,zero,81108f84 <___vfprintf_internal_r+0x21b8>
81107910:	016044b4 	movhi	r5,33042
81107914:	2964f804 	addi	r5,r5,-27680
81107918:	d9403915 	stw	r5,228(sp)
8110791c:	9080080c 	andi	r2,r18,32
81107920:	10005226 	beq	r2,zero,81107a6c <___vfprintf_internal_r+0xca0>
81107924:	d8802d17 	ldw	r2,180(sp)
81107928:	14c00017 	ldw	r19,0(r2)
8110792c:	15800117 	ldw	r22,4(r2)
81107930:	10800204 	addi	r2,r2,8
81107934:	d8802d15 	stw	r2,180(sp)
81107938:	9080004c 	andi	r2,r18,1
8110793c:	10019026 	beq	r2,zero,81107f80 <___vfprintf_internal_r+0x11b4>
81107940:	9d84b03a 	or	r2,r19,r22
81107944:	10036926 	beq	r2,zero,811086ec <___vfprintf_internal_r+0x1920>
81107948:	d8c02917 	ldw	r3,164(sp)
8110794c:	00800c04 	movi	r2,48
81107950:	d8802705 	stb	r2,156(sp)
81107954:	dc402745 	stb	r17,157(sp)
81107958:	d8002785 	stb	zero,158(sp)
8110795c:	90800094 	ori	r2,r18,2
81107960:	18045d16 	blt	r3,zero,81108ad8 <___vfprintf_internal_r+0x1d0c>
81107964:	00bfdfc4 	movi	r2,-129
81107968:	90a4703a 	and	r18,r18,r2
8110796c:	94800094 	ori	r18,r18,2
81107970:	0039883a 	mov	fp,zero
81107974:	d9003917 	ldw	r4,228(sp)
81107978:	dc001e04 	addi	r16,sp,120
8110797c:	988003cc 	andi	r2,r19,15
81107980:	b006973a 	slli	r3,r22,28
81107984:	2085883a 	add	r2,r4,r2
81107988:	9826d13a 	srli	r19,r19,4
8110798c:	10800003 	ldbu	r2,0(r2)
81107990:	b02cd13a 	srli	r22,r22,4
81107994:	843fffc4 	addi	r16,r16,-1
81107998:	1ce6b03a 	or	r19,r3,r19
8110799c:	80800005 	stb	r2,0(r16)
811079a0:	9d84b03a 	or	r2,r19,r22
811079a4:	103ff51e 	bne	r2,zero,8110797c <__reset+0xfb0e797c>
811079a8:	d8c02817 	ldw	r3,160(sp)
811079ac:	1c07c83a 	sub	r3,r3,r16
811079b0:	d8c02e15 	stw	r3,184(sp)
811079b4:	003ecc06 	br	811074e8 <__reset+0xfb0e74e8>
811079b8:	18c03fcc 	andi	r3,r3,255
811079bc:	183e9f26 	beq	r3,zero,8110743c <__reset+0xfb0e743c>
811079c0:	d9c02785 	stb	r7,158(sp)
811079c4:	003e9d06 	br	8110743c <__reset+0xfb0e743c>
811079c8:	00c00044 	movi	r3,1
811079cc:	01c00ac4 	movi	r7,43
811079d0:	ac400007 	ldb	r17,0(r21)
811079d4:	003d5e06 	br	81106f50 <__reset+0xfb0e6f50>
811079d8:	94800814 	ori	r18,r18,32
811079dc:	ac400007 	ldb	r17,0(r21)
811079e0:	003d5b06 	br	81106f50 <__reset+0xfb0e6f50>
811079e4:	d8c02d17 	ldw	r3,180(sp)
811079e8:	d8002785 	stb	zero,158(sp)
811079ec:	1c000017 	ldw	r16,0(r3)
811079f0:	1cc00104 	addi	r19,r3,4
811079f4:	80041926 	beq	r16,zero,81108a5c <___vfprintf_internal_r+0x1c90>
811079f8:	d9002917 	ldw	r4,164(sp)
811079fc:	2003d016 	blt	r4,zero,81108940 <___vfprintf_internal_r+0x1b74>
81107a00:	200d883a 	mov	r6,r4
81107a04:	000b883a 	mov	r5,zero
81107a08:	8009883a 	mov	r4,r16
81107a0c:	da003d15 	stw	r8,244(sp)
81107a10:	110c5dc0 	call	8110c5dc <memchr>
81107a14:	da003d17 	ldw	r8,244(sp)
81107a18:	10045426 	beq	r2,zero,81108b6c <___vfprintf_internal_r+0x1da0>
81107a1c:	1405c83a 	sub	r2,r2,r16
81107a20:	d8802e15 	stw	r2,184(sp)
81107a24:	1003cc16 	blt	r2,zero,81108958 <___vfprintf_internal_r+0x1b8c>
81107a28:	df002783 	ldbu	fp,158(sp)
81107a2c:	d8802a15 	stw	r2,168(sp)
81107a30:	dcc02d15 	stw	r19,180(sp)
81107a34:	d8002915 	stw	zero,164(sp)
81107a38:	d8003215 	stw	zero,200(sp)
81107a3c:	003eb006 	br	81107500 <__reset+0xfb0e7500>
81107a40:	18c03fcc 	andi	r3,r3,255
81107a44:	183f9b26 	beq	r3,zero,811078b4 <__reset+0xfb0e78b4>
81107a48:	d9c02785 	stb	r7,158(sp)
81107a4c:	003f9906 	br	811078b4 <__reset+0xfb0e78b4>
81107a50:	18c03fcc 	andi	r3,r3,255
81107a54:	1805551e 	bne	r3,zero,81108fac <___vfprintf_internal_r+0x21e0>
81107a58:	016044b4 	movhi	r5,33042
81107a5c:	2964fd04 	addi	r5,r5,-27660
81107a60:	d9403915 	stw	r5,228(sp)
81107a64:	9080080c 	andi	r2,r18,32
81107a68:	103fae1e 	bne	r2,zero,81107924 <__reset+0xfb0e7924>
81107a6c:	9080040c 	andi	r2,r18,16
81107a70:	1002de26 	beq	r2,zero,811085ec <___vfprintf_internal_r+0x1820>
81107a74:	d8c02d17 	ldw	r3,180(sp)
81107a78:	002d883a 	mov	r22,zero
81107a7c:	1cc00017 	ldw	r19,0(r3)
81107a80:	18c00104 	addi	r3,r3,4
81107a84:	d8c02d15 	stw	r3,180(sp)
81107a88:	003fab06 	br	81107938 <__reset+0xfb0e7938>
81107a8c:	38803fcc 	andi	r2,r7,255
81107a90:	1080201c 	xori	r2,r2,128
81107a94:	10bfe004 	addi	r2,r2,-128
81107a98:	1002d21e 	bne	r2,zero,811085e4 <___vfprintf_internal_r+0x1818>
81107a9c:	00c00044 	movi	r3,1
81107aa0:	01c00804 	movi	r7,32
81107aa4:	ac400007 	ldb	r17,0(r21)
81107aa8:	003d2906 	br	81106f50 <__reset+0xfb0e6f50>
81107aac:	94800054 	ori	r18,r18,1
81107ab0:	ac400007 	ldb	r17,0(r21)
81107ab4:	003d2606 	br	81106f50 <__reset+0xfb0e6f50>
81107ab8:	18c03fcc 	andi	r3,r3,255
81107abc:	183e0526 	beq	r3,zero,811072d4 <__reset+0xfb0e72d4>
81107ac0:	d9c02785 	stb	r7,158(sp)
81107ac4:	003e0306 	br	811072d4 <__reset+0xfb0e72d4>
81107ac8:	94801014 	ori	r18,r18,64
81107acc:	ac400007 	ldb	r17,0(r21)
81107ad0:	003d1f06 	br	81106f50 <__reset+0xfb0e6f50>
81107ad4:	ac400007 	ldb	r17,0(r21)
81107ad8:	8a438726 	beq	r17,r9,811088f8 <___vfprintf_internal_r+0x1b2c>
81107adc:	94800414 	ori	r18,r18,16
81107ae0:	003d1b06 	br	81106f50 <__reset+0xfb0e6f50>
81107ae4:	18c03fcc 	andi	r3,r3,255
81107ae8:	1805341e 	bne	r3,zero,81108fbc <___vfprintf_internal_r+0x21f0>
81107aec:	9080080c 	andi	r2,r18,32
81107af0:	1002cd26 	beq	r2,zero,81108628 <___vfprintf_internal_r+0x185c>
81107af4:	d9402d17 	ldw	r5,180(sp)
81107af8:	d9002f17 	ldw	r4,188(sp)
81107afc:	28800017 	ldw	r2,0(r5)
81107b00:	2007d7fa 	srai	r3,r4,31
81107b04:	29400104 	addi	r5,r5,4
81107b08:	d9402d15 	stw	r5,180(sp)
81107b0c:	11000015 	stw	r4,0(r2)
81107b10:	10c00115 	stw	r3,4(r2)
81107b14:	003ce506 	br	81106eac <__reset+0xfb0e6eac>
81107b18:	d8c02d17 	ldw	r3,180(sp)
81107b1c:	d9002d17 	ldw	r4,180(sp)
81107b20:	d8002785 	stb	zero,158(sp)
81107b24:	18800017 	ldw	r2,0(r3)
81107b28:	21000104 	addi	r4,r4,4
81107b2c:	00c00044 	movi	r3,1
81107b30:	d8c02a15 	stw	r3,168(sp)
81107b34:	d8801405 	stb	r2,80(sp)
81107b38:	d9002d15 	stw	r4,180(sp)
81107b3c:	d8c02e15 	stw	r3,184(sp)
81107b40:	d8002915 	stw	zero,164(sp)
81107b44:	d8003215 	stw	zero,200(sp)
81107b48:	dc001404 	addi	r16,sp,80
81107b4c:	0039883a 	mov	fp,zero
81107b50:	003e7206 	br	8110751c <__reset+0xfb0e751c>
81107b54:	012044b4 	movhi	r4,33042
81107b58:	2124fd04 	addi	r4,r4,-27660
81107b5c:	0039883a 	mov	fp,zero
81107b60:	d9003915 	stw	r4,228(sp)
81107b64:	04401e04 	movi	r17,120
81107b68:	003f8206 	br	81107974 <__reset+0xfb0e7974>
81107b6c:	18c03fcc 	andi	r3,r3,255
81107b70:	1805061e 	bne	r3,zero,81108f8c <___vfprintf_internal_r+0x21c0>
81107b74:	883d9126 	beq	r17,zero,811071bc <__reset+0xfb0e71bc>
81107b78:	00c00044 	movi	r3,1
81107b7c:	d8c02a15 	stw	r3,168(sp)
81107b80:	dc401405 	stb	r17,80(sp)
81107b84:	d8002785 	stb	zero,158(sp)
81107b88:	003fec06 	br	81107b3c <__reset+0xfb0e7b3c>
81107b8c:	016044b4 	movhi	r5,33042
81107b90:	2964fd04 	addi	r5,r5,-27660
81107b94:	d9403915 	stw	r5,228(sp)
81107b98:	d8c02d15 	stw	r3,180(sp)
81107b9c:	1025883a 	mov	r18,r2
81107ba0:	04401e04 	movi	r17,120
81107ba4:	9d84b03a 	or	r2,r19,r22
81107ba8:	1000fc1e 	bne	r2,zero,81107f9c <___vfprintf_internal_r+0x11d0>
81107bac:	0039883a 	mov	fp,zero
81107bb0:	00800084 	movi	r2,2
81107bb4:	10803fcc 	andi	r2,r2,255
81107bb8:	00c00044 	movi	r3,1
81107bbc:	10c20f26 	beq	r2,r3,811083fc <___vfprintf_internal_r+0x1630>
81107bc0:	00c00084 	movi	r3,2
81107bc4:	10fd6326 	beq	r2,r3,81107154 <__reset+0xfb0e7154>
81107bc8:	003e2d06 	br	81107480 <__reset+0xfb0e7480>
81107bcc:	d8c02017 	ldw	r3,128(sp)
81107bd0:	003e9306 	br	81107620 <__reset+0xfb0e7620>
81107bd4:	00801944 	movi	r2,101
81107bd8:	14407e0e 	bge	r2,r17,81107dd4 <___vfprintf_internal_r+0x1008>
81107bdc:	d9003617 	ldw	r4,216(sp)
81107be0:	d9403817 	ldw	r5,224(sp)
81107be4:	000d883a 	mov	r6,zero
81107be8:	000f883a 	mov	r7,zero
81107bec:	d8c03c15 	stw	r3,240(sp)
81107bf0:	da003d15 	stw	r8,244(sp)
81107bf4:	1111eac0 	call	81111eac <__eqdf2>
81107bf8:	d8c03c17 	ldw	r3,240(sp)
81107bfc:	da003d17 	ldw	r8,244(sp)
81107c00:	1000f71e 	bne	r2,zero,81107fe0 <___vfprintf_internal_r+0x1214>
81107c04:	d8801f17 	ldw	r2,124(sp)
81107c08:	012044b4 	movhi	r4,33042
81107c0c:	21250404 	addi	r4,r4,-27632
81107c10:	18c00044 	addi	r3,r3,1
81107c14:	10800044 	addi	r2,r2,1
81107c18:	41000015 	stw	r4,0(r8)
81107c1c:	01000044 	movi	r4,1
81107c20:	41000115 	stw	r4,4(r8)
81107c24:	d8c02015 	stw	r3,128(sp)
81107c28:	d8801f15 	stw	r2,124(sp)
81107c2c:	010001c4 	movi	r4,7
81107c30:	2082b816 	blt	r4,r2,81108714 <___vfprintf_internal_r+0x1948>
81107c34:	42000204 	addi	r8,r8,8
81107c38:	d8802617 	ldw	r2,152(sp)
81107c3c:	d9403317 	ldw	r5,204(sp)
81107c40:	11400216 	blt	r2,r5,81107c4c <___vfprintf_internal_r+0xe80>
81107c44:	9080004c 	andi	r2,r18,1
81107c48:	103ed526 	beq	r2,zero,811077a0 <__reset+0xfb0e77a0>
81107c4c:	d8803717 	ldw	r2,220(sp)
81107c50:	d9003417 	ldw	r4,208(sp)
81107c54:	d9403717 	ldw	r5,220(sp)
81107c58:	1887883a 	add	r3,r3,r2
81107c5c:	d8801f17 	ldw	r2,124(sp)
81107c60:	41000015 	stw	r4,0(r8)
81107c64:	41400115 	stw	r5,4(r8)
81107c68:	10800044 	addi	r2,r2,1
81107c6c:	d8c02015 	stw	r3,128(sp)
81107c70:	d8801f15 	stw	r2,124(sp)
81107c74:	010001c4 	movi	r4,7
81107c78:	20832916 	blt	r4,r2,81108920 <___vfprintf_internal_r+0x1b54>
81107c7c:	42000204 	addi	r8,r8,8
81107c80:	d8803317 	ldw	r2,204(sp)
81107c84:	143fffc4 	addi	r16,r2,-1
81107c88:	043ec50e 	bge	zero,r16,811077a0 <__reset+0xfb0e77a0>
81107c8c:	04400404 	movi	r17,16
81107c90:	d8801f17 	ldw	r2,124(sp)
81107c94:	8c00880e 	bge	r17,r16,81107eb8 <___vfprintf_internal_r+0x10ec>
81107c98:	016044b4 	movhi	r5,33042
81107c9c:	29650484 	addi	r5,r5,-27630
81107ca0:	d9402b15 	stw	r5,172(sp)
81107ca4:	058001c4 	movi	r22,7
81107ca8:	dcc02c17 	ldw	r19,176(sp)
81107cac:	00000306 	br	81107cbc <___vfprintf_internal_r+0xef0>
81107cb0:	42000204 	addi	r8,r8,8
81107cb4:	843ffc04 	addi	r16,r16,-16
81107cb8:	8c00820e 	bge	r17,r16,81107ec4 <___vfprintf_internal_r+0x10f8>
81107cbc:	18c00404 	addi	r3,r3,16
81107cc0:	10800044 	addi	r2,r2,1
81107cc4:	45000015 	stw	r20,0(r8)
81107cc8:	44400115 	stw	r17,4(r8)
81107ccc:	d8c02015 	stw	r3,128(sp)
81107cd0:	d8801f15 	stw	r2,124(sp)
81107cd4:	b0bff60e 	bge	r22,r2,81107cb0 <__reset+0xfb0e7cb0>
81107cd8:	d9801e04 	addi	r6,sp,120
81107cdc:	b80b883a 	mov	r5,r23
81107ce0:	9809883a 	mov	r4,r19
81107ce4:	110e3e80 	call	8110e3e8 <__sprint_r>
81107ce8:	103d3a1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81107cec:	d8c02017 	ldw	r3,128(sp)
81107cf0:	d8801f17 	ldw	r2,124(sp)
81107cf4:	da000404 	addi	r8,sp,16
81107cf8:	003fee06 	br	81107cb4 <__reset+0xfb0e7cb4>
81107cfc:	d9403117 	ldw	r5,196(sp)
81107d00:	d8802a17 	ldw	r2,168(sp)
81107d04:	28adc83a 	sub	r22,r5,r2
81107d08:	05be630e 	bge	zero,r22,81107698 <__reset+0xfb0e7698>
81107d0c:	07000404 	movi	fp,16
81107d10:	d8801f17 	ldw	r2,124(sp)
81107d14:	e5838f0e 	bge	fp,r22,81108b54 <___vfprintf_internal_r+0x1d88>
81107d18:	016044b4 	movhi	r5,33042
81107d1c:	29650484 	addi	r5,r5,-27630
81107d20:	dc403015 	stw	r17,192(sp)
81107d24:	d9402b15 	stw	r5,172(sp)
81107d28:	b023883a 	mov	r17,r22
81107d2c:	04c001c4 	movi	r19,7
81107d30:	a82d883a 	mov	r22,r21
81107d34:	902b883a 	mov	r21,r18
81107d38:	8025883a 	mov	r18,r16
81107d3c:	dc002c17 	ldw	r16,176(sp)
81107d40:	00000306 	br	81107d50 <___vfprintf_internal_r+0xf84>
81107d44:	8c7ffc04 	addi	r17,r17,-16
81107d48:	42000204 	addi	r8,r8,8
81107d4c:	e440110e 	bge	fp,r17,81107d94 <___vfprintf_internal_r+0xfc8>
81107d50:	18c00404 	addi	r3,r3,16
81107d54:	10800044 	addi	r2,r2,1
81107d58:	45000015 	stw	r20,0(r8)
81107d5c:	47000115 	stw	fp,4(r8)
81107d60:	d8c02015 	stw	r3,128(sp)
81107d64:	d8801f15 	stw	r2,124(sp)
81107d68:	98bff60e 	bge	r19,r2,81107d44 <__reset+0xfb0e7d44>
81107d6c:	d9801e04 	addi	r6,sp,120
81107d70:	b80b883a 	mov	r5,r23
81107d74:	8009883a 	mov	r4,r16
81107d78:	110e3e80 	call	8110e3e8 <__sprint_r>
81107d7c:	103d151e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81107d80:	8c7ffc04 	addi	r17,r17,-16
81107d84:	d8c02017 	ldw	r3,128(sp)
81107d88:	d8801f17 	ldw	r2,124(sp)
81107d8c:	da000404 	addi	r8,sp,16
81107d90:	e47fef16 	blt	fp,r17,81107d50 <__reset+0xfb0e7d50>
81107d94:	9021883a 	mov	r16,r18
81107d98:	a825883a 	mov	r18,r21
81107d9c:	b02b883a 	mov	r21,r22
81107da0:	882d883a 	mov	r22,r17
81107da4:	dc403017 	ldw	r17,192(sp)
81107da8:	d9002b17 	ldw	r4,172(sp)
81107dac:	1d87883a 	add	r3,r3,r22
81107db0:	10800044 	addi	r2,r2,1
81107db4:	41000015 	stw	r4,0(r8)
81107db8:	45800115 	stw	r22,4(r8)
81107dbc:	d8c02015 	stw	r3,128(sp)
81107dc0:	d8801f15 	stw	r2,124(sp)
81107dc4:	010001c4 	movi	r4,7
81107dc8:	20818e16 	blt	r4,r2,81108404 <___vfprintf_internal_r+0x1638>
81107dcc:	42000204 	addi	r8,r8,8
81107dd0:	003e3106 	br	81107698 <__reset+0xfb0e7698>
81107dd4:	d9403317 	ldw	r5,204(sp)
81107dd8:	00800044 	movi	r2,1
81107ddc:	18c00044 	addi	r3,r3,1
81107de0:	1141530e 	bge	r2,r5,81108330 <___vfprintf_internal_r+0x1564>
81107de4:	dc401f17 	ldw	r17,124(sp)
81107de8:	00800044 	movi	r2,1
81107dec:	40800115 	stw	r2,4(r8)
81107df0:	8c400044 	addi	r17,r17,1
81107df4:	44000015 	stw	r16,0(r8)
81107df8:	d8c02015 	stw	r3,128(sp)
81107dfc:	dc401f15 	stw	r17,124(sp)
81107e00:	008001c4 	movi	r2,7
81107e04:	14416b16 	blt	r2,r17,811083b4 <___vfprintf_internal_r+0x15e8>
81107e08:	42000204 	addi	r8,r8,8
81107e0c:	d8803717 	ldw	r2,220(sp)
81107e10:	d9003417 	ldw	r4,208(sp)
81107e14:	8c400044 	addi	r17,r17,1
81107e18:	10c7883a 	add	r3,r2,r3
81107e1c:	40800115 	stw	r2,4(r8)
81107e20:	41000015 	stw	r4,0(r8)
81107e24:	d8c02015 	stw	r3,128(sp)
81107e28:	dc401f15 	stw	r17,124(sp)
81107e2c:	008001c4 	movi	r2,7
81107e30:	14416916 	blt	r2,r17,811083d8 <___vfprintf_internal_r+0x160c>
81107e34:	45800204 	addi	r22,r8,8
81107e38:	d9003617 	ldw	r4,216(sp)
81107e3c:	d9403817 	ldw	r5,224(sp)
81107e40:	000d883a 	mov	r6,zero
81107e44:	000f883a 	mov	r7,zero
81107e48:	d8c03c15 	stw	r3,240(sp)
81107e4c:	1111eac0 	call	81111eac <__eqdf2>
81107e50:	d8c03c17 	ldw	r3,240(sp)
81107e54:	1000bc26 	beq	r2,zero,81108148 <___vfprintf_internal_r+0x137c>
81107e58:	d9403317 	ldw	r5,204(sp)
81107e5c:	84000044 	addi	r16,r16,1
81107e60:	8c400044 	addi	r17,r17,1
81107e64:	28bfffc4 	addi	r2,r5,-1
81107e68:	1887883a 	add	r3,r3,r2
81107e6c:	b0800115 	stw	r2,4(r22)
81107e70:	b4000015 	stw	r16,0(r22)
81107e74:	d8c02015 	stw	r3,128(sp)
81107e78:	dc401f15 	stw	r17,124(sp)
81107e7c:	008001c4 	movi	r2,7
81107e80:	14414316 	blt	r2,r17,81108390 <___vfprintf_internal_r+0x15c4>
81107e84:	b5800204 	addi	r22,r22,8
81107e88:	d9003a17 	ldw	r4,232(sp)
81107e8c:	df0022c4 	addi	fp,sp,139
81107e90:	8c400044 	addi	r17,r17,1
81107e94:	20c7883a 	add	r3,r4,r3
81107e98:	b7000015 	stw	fp,0(r22)
81107e9c:	b1000115 	stw	r4,4(r22)
81107ea0:	d8c02015 	stw	r3,128(sp)
81107ea4:	dc401f15 	stw	r17,124(sp)
81107ea8:	008001c4 	movi	r2,7
81107eac:	14400e16 	blt	r2,r17,81107ee8 <___vfprintf_internal_r+0x111c>
81107eb0:	b2000204 	addi	r8,r22,8
81107eb4:	003e3a06 	br	811077a0 <__reset+0xfb0e77a0>
81107eb8:	012044b4 	movhi	r4,33042
81107ebc:	21250484 	addi	r4,r4,-27630
81107ec0:	d9002b15 	stw	r4,172(sp)
81107ec4:	d9002b17 	ldw	r4,172(sp)
81107ec8:	1c07883a 	add	r3,r3,r16
81107ecc:	44000115 	stw	r16,4(r8)
81107ed0:	41000015 	stw	r4,0(r8)
81107ed4:	10800044 	addi	r2,r2,1
81107ed8:	d8c02015 	stw	r3,128(sp)
81107edc:	d8801f15 	stw	r2,124(sp)
81107ee0:	010001c4 	movi	r4,7
81107ee4:	20be2d0e 	bge	r4,r2,8110779c <__reset+0xfb0e779c>
81107ee8:	d9002c17 	ldw	r4,176(sp)
81107eec:	d9801e04 	addi	r6,sp,120
81107ef0:	b80b883a 	mov	r5,r23
81107ef4:	110e3e80 	call	8110e3e8 <__sprint_r>
81107ef8:	103cb61e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81107efc:	d8c02017 	ldw	r3,128(sp)
81107f00:	da000404 	addi	r8,sp,16
81107f04:	003e2606 	br	811077a0 <__reset+0xfb0e77a0>
81107f08:	d9002c17 	ldw	r4,176(sp)
81107f0c:	d9801e04 	addi	r6,sp,120
81107f10:	b80b883a 	mov	r5,r23
81107f14:	110e3e80 	call	8110e3e8 <__sprint_r>
81107f18:	103e5d26 	beq	r2,zero,81107890 <__reset+0xfb0e7890>
81107f1c:	003cad06 	br	811071d4 <__reset+0xfb0e71d4>
81107f20:	d9002c17 	ldw	r4,176(sp)
81107f24:	d9801e04 	addi	r6,sp,120
81107f28:	b80b883a 	mov	r5,r23
81107f2c:	110e3e80 	call	8110e3e8 <__sprint_r>
81107f30:	103ca81e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81107f34:	d8c02017 	ldw	r3,128(sp)
81107f38:	da000404 	addi	r8,sp,16
81107f3c:	003e0b06 	br	8110776c <__reset+0xfb0e776c>
81107f40:	d9002c17 	ldw	r4,176(sp)
81107f44:	d9801e04 	addi	r6,sp,120
81107f48:	b80b883a 	mov	r5,r23
81107f4c:	110e3e80 	call	8110e3e8 <__sprint_r>
81107f50:	103ca01e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81107f54:	d8c02017 	ldw	r3,128(sp)
81107f58:	da000404 	addi	r8,sp,16
81107f5c:	003dbd06 	br	81107654 <__reset+0xfb0e7654>
81107f60:	d9002c17 	ldw	r4,176(sp)
81107f64:	d9801e04 	addi	r6,sp,120
81107f68:	b80b883a 	mov	r5,r23
81107f6c:	110e3e80 	call	8110e3e8 <__sprint_r>
81107f70:	103c981e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81107f74:	d8c02017 	ldw	r3,128(sp)
81107f78:	da000404 	addi	r8,sp,16
81107f7c:	003dc306 	br	8110768c <__reset+0xfb0e768c>
81107f80:	d8802917 	ldw	r2,164(sp)
81107f84:	d8002785 	stb	zero,158(sp)
81107f88:	103f0616 	blt	r2,zero,81107ba4 <__reset+0xfb0e7ba4>
81107f8c:	00ffdfc4 	movi	r3,-129
81107f90:	9d84b03a 	or	r2,r19,r22
81107f94:	90e4703a 	and	r18,r18,r3
81107f98:	103c6b26 	beq	r2,zero,81107148 <__reset+0xfb0e7148>
81107f9c:	0039883a 	mov	fp,zero
81107fa0:	003e7406 	br	81107974 <__reset+0xfb0e7974>
81107fa4:	9080040c 	andi	r2,r18,16
81107fa8:	1001b326 	beq	r2,zero,81108678 <___vfprintf_internal_r+0x18ac>
81107fac:	d9002d17 	ldw	r4,180(sp)
81107fb0:	d9402917 	ldw	r5,164(sp)
81107fb4:	d8002785 	stb	zero,158(sp)
81107fb8:	20800104 	addi	r2,r4,4
81107fbc:	24c00017 	ldw	r19,0(r4)
81107fc0:	002d883a 	mov	r22,zero
81107fc4:	2801b516 	blt	r5,zero,8110869c <___vfprintf_internal_r+0x18d0>
81107fc8:	00ffdfc4 	movi	r3,-129
81107fcc:	d8802d15 	stw	r2,180(sp)
81107fd0:	90e4703a 	and	r18,r18,r3
81107fd4:	983d2726 	beq	r19,zero,81107474 <__reset+0xfb0e7474>
81107fd8:	0039883a 	mov	fp,zero
81107fdc:	003d2a06 	br	81107488 <__reset+0xfb0e7488>
81107fe0:	dc402617 	ldw	r17,152(sp)
81107fe4:	0441d30e 	bge	zero,r17,81108734 <___vfprintf_internal_r+0x1968>
81107fe8:	dc403217 	ldw	r17,200(sp)
81107fec:	d8803317 	ldw	r2,204(sp)
81107ff0:	1440010e 	bge	r2,r17,81107ff8 <___vfprintf_internal_r+0x122c>
81107ff4:	1023883a 	mov	r17,r2
81107ff8:	04400a0e 	bge	zero,r17,81108024 <___vfprintf_internal_r+0x1258>
81107ffc:	d8801f17 	ldw	r2,124(sp)
81108000:	1c47883a 	add	r3,r3,r17
81108004:	44000015 	stw	r16,0(r8)
81108008:	10800044 	addi	r2,r2,1
8110800c:	44400115 	stw	r17,4(r8)
81108010:	d8c02015 	stw	r3,128(sp)
81108014:	d8801f15 	stw	r2,124(sp)
81108018:	010001c4 	movi	r4,7
8110801c:	20826516 	blt	r4,r2,811089b4 <___vfprintf_internal_r+0x1be8>
81108020:	42000204 	addi	r8,r8,8
81108024:	88026116 	blt	r17,zero,811089ac <___vfprintf_internal_r+0x1be0>
81108028:	d9003217 	ldw	r4,200(sp)
8110802c:	2463c83a 	sub	r17,r4,r17
81108030:	04407b0e 	bge	zero,r17,81108220 <___vfprintf_internal_r+0x1454>
81108034:	05800404 	movi	r22,16
81108038:	d8801f17 	ldw	r2,124(sp)
8110803c:	b4419d0e 	bge	r22,r17,811086b4 <___vfprintf_internal_r+0x18e8>
81108040:	012044b4 	movhi	r4,33042
81108044:	21250484 	addi	r4,r4,-27630
81108048:	d9002b15 	stw	r4,172(sp)
8110804c:	070001c4 	movi	fp,7
81108050:	dcc02c17 	ldw	r19,176(sp)
81108054:	00000306 	br	81108064 <___vfprintf_internal_r+0x1298>
81108058:	42000204 	addi	r8,r8,8
8110805c:	8c7ffc04 	addi	r17,r17,-16
81108060:	b441970e 	bge	r22,r17,811086c0 <___vfprintf_internal_r+0x18f4>
81108064:	18c00404 	addi	r3,r3,16
81108068:	10800044 	addi	r2,r2,1
8110806c:	45000015 	stw	r20,0(r8)
81108070:	45800115 	stw	r22,4(r8)
81108074:	d8c02015 	stw	r3,128(sp)
81108078:	d8801f15 	stw	r2,124(sp)
8110807c:	e0bff60e 	bge	fp,r2,81108058 <__reset+0xfb0e8058>
81108080:	d9801e04 	addi	r6,sp,120
81108084:	b80b883a 	mov	r5,r23
81108088:	9809883a 	mov	r4,r19
8110808c:	110e3e80 	call	8110e3e8 <__sprint_r>
81108090:	103c501e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108094:	d8c02017 	ldw	r3,128(sp)
81108098:	d8801f17 	ldw	r2,124(sp)
8110809c:	da000404 	addi	r8,sp,16
811080a0:	003fee06 	br	8110805c <__reset+0xfb0e805c>
811080a4:	d9002c17 	ldw	r4,176(sp)
811080a8:	d9801e04 	addi	r6,sp,120
811080ac:	b80b883a 	mov	r5,r23
811080b0:	110e3e80 	call	8110e3e8 <__sprint_r>
811080b4:	103c471e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
811080b8:	d8c02017 	ldw	r3,128(sp)
811080bc:	df002787 	ldb	fp,158(sp)
811080c0:	da000404 	addi	r8,sp,16
811080c4:	003d5606 	br	81107620 <__reset+0xfb0e7620>
811080c8:	9080040c 	andi	r2,r18,16
811080cc:	10016126 	beq	r2,zero,81108654 <___vfprintf_internal_r+0x1888>
811080d0:	d8802d17 	ldw	r2,180(sp)
811080d4:	14c00017 	ldw	r19,0(r2)
811080d8:	10800104 	addi	r2,r2,4
811080dc:	d8802d15 	stw	r2,180(sp)
811080e0:	982dd7fa 	srai	r22,r19,31
811080e4:	b005883a 	mov	r2,r22
811080e8:	003c8206 	br	811072f4 <__reset+0xfb0e72f4>
811080ec:	9080040c 	andi	r2,r18,16
811080f0:	10003526 	beq	r2,zero,811081c8 <___vfprintf_internal_r+0x13fc>
811080f4:	d9402d17 	ldw	r5,180(sp)
811080f8:	d8c02917 	ldw	r3,164(sp)
811080fc:	d8002785 	stb	zero,158(sp)
81108100:	28800104 	addi	r2,r5,4
81108104:	2cc00017 	ldw	r19,0(r5)
81108108:	002d883a 	mov	r22,zero
8110810c:	18003716 	blt	r3,zero,811081ec <___vfprintf_internal_r+0x1420>
81108110:	00ffdfc4 	movi	r3,-129
81108114:	d8802d15 	stw	r2,180(sp)
81108118:	90e4703a 	and	r18,r18,r3
8110811c:	0039883a 	mov	fp,zero
81108120:	983df326 	beq	r19,zero,811078f0 <__reset+0xfb0e78f0>
81108124:	00800244 	movi	r2,9
81108128:	14fc7b36 	bltu	r2,r19,81107318 <__reset+0xfb0e7318>
8110812c:	d8c02817 	ldw	r3,160(sp)
81108130:	dc001dc4 	addi	r16,sp,119
81108134:	9cc00c04 	addi	r19,r19,48
81108138:	1c07c83a 	sub	r3,r3,r16
8110813c:	dcc01dc5 	stb	r19,119(sp)
81108140:	d8c02e15 	stw	r3,184(sp)
81108144:	003ce806 	br	811074e8 <__reset+0xfb0e74e8>
81108148:	d8803317 	ldw	r2,204(sp)
8110814c:	143fffc4 	addi	r16,r2,-1
81108150:	043f4d0e 	bge	zero,r16,81107e88 <__reset+0xfb0e7e88>
81108154:	07000404 	movi	fp,16
81108158:	e400810e 	bge	fp,r16,81108360 <___vfprintf_internal_r+0x1594>
8110815c:	016044b4 	movhi	r5,33042
81108160:	29650484 	addi	r5,r5,-27630
81108164:	d9402b15 	stw	r5,172(sp)
81108168:	01c001c4 	movi	r7,7
8110816c:	dcc02c17 	ldw	r19,176(sp)
81108170:	00000306 	br	81108180 <___vfprintf_internal_r+0x13b4>
81108174:	b5800204 	addi	r22,r22,8
81108178:	843ffc04 	addi	r16,r16,-16
8110817c:	e4007b0e 	bge	fp,r16,8110836c <___vfprintf_internal_r+0x15a0>
81108180:	18c00404 	addi	r3,r3,16
81108184:	8c400044 	addi	r17,r17,1
81108188:	b5000015 	stw	r20,0(r22)
8110818c:	b7000115 	stw	fp,4(r22)
81108190:	d8c02015 	stw	r3,128(sp)
81108194:	dc401f15 	stw	r17,124(sp)
81108198:	3c7ff60e 	bge	r7,r17,81108174 <__reset+0xfb0e8174>
8110819c:	d9801e04 	addi	r6,sp,120
811081a0:	b80b883a 	mov	r5,r23
811081a4:	9809883a 	mov	r4,r19
811081a8:	d9c03c15 	stw	r7,240(sp)
811081ac:	110e3e80 	call	8110e3e8 <__sprint_r>
811081b0:	d9c03c17 	ldw	r7,240(sp)
811081b4:	103c071e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
811081b8:	d8c02017 	ldw	r3,128(sp)
811081bc:	dc401f17 	ldw	r17,124(sp)
811081c0:	dd800404 	addi	r22,sp,16
811081c4:	003fec06 	br	81108178 <__reset+0xfb0e8178>
811081c8:	9080100c 	andi	r2,r18,64
811081cc:	d8002785 	stb	zero,158(sp)
811081d0:	10010e26 	beq	r2,zero,8110860c <___vfprintf_internal_r+0x1840>
811081d4:	d9002d17 	ldw	r4,180(sp)
811081d8:	d9402917 	ldw	r5,164(sp)
811081dc:	002d883a 	mov	r22,zero
811081e0:	20800104 	addi	r2,r4,4
811081e4:	24c0000b 	ldhu	r19,0(r4)
811081e8:	283fc90e 	bge	r5,zero,81108110 <__reset+0xfb0e8110>
811081ec:	d8802d15 	stw	r2,180(sp)
811081f0:	0039883a 	mov	fp,zero
811081f4:	9d84b03a 	or	r2,r19,r22
811081f8:	103c461e 	bne	r2,zero,81107314 <__reset+0xfb0e7314>
811081fc:	00800044 	movi	r2,1
81108200:	003e6c06 	br	81107bb4 <__reset+0xfb0e7bb4>
81108204:	d9002c17 	ldw	r4,176(sp)
81108208:	d9801e04 	addi	r6,sp,120
8110820c:	b80b883a 	mov	r5,r23
81108210:	110e3e80 	call	8110e3e8 <__sprint_r>
81108214:	103bef1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108218:	d8c02017 	ldw	r3,128(sp)
8110821c:	da000404 	addi	r8,sp,16
81108220:	d9003217 	ldw	r4,200(sp)
81108224:	d8802617 	ldw	r2,152(sp)
81108228:	d9403317 	ldw	r5,204(sp)
8110822c:	8123883a 	add	r17,r16,r4
81108230:	11400216 	blt	r2,r5,8110823c <___vfprintf_internal_r+0x1470>
81108234:	9100004c 	andi	r4,r18,1
81108238:	20000d26 	beq	r4,zero,81108270 <___vfprintf_internal_r+0x14a4>
8110823c:	d9003717 	ldw	r4,220(sp)
81108240:	d9403417 	ldw	r5,208(sp)
81108244:	1907883a 	add	r3,r3,r4
81108248:	d9001f17 	ldw	r4,124(sp)
8110824c:	41400015 	stw	r5,0(r8)
81108250:	d9403717 	ldw	r5,220(sp)
81108254:	21000044 	addi	r4,r4,1
81108258:	d8c02015 	stw	r3,128(sp)
8110825c:	41400115 	stw	r5,4(r8)
81108260:	d9001f15 	stw	r4,124(sp)
81108264:	014001c4 	movi	r5,7
81108268:	2901e816 	blt	r5,r4,81108a0c <___vfprintf_internal_r+0x1c40>
8110826c:	42000204 	addi	r8,r8,8
81108270:	d9003317 	ldw	r4,204(sp)
81108274:	8121883a 	add	r16,r16,r4
81108278:	2085c83a 	sub	r2,r4,r2
8110827c:	8461c83a 	sub	r16,r16,r17
81108280:	1400010e 	bge	r2,r16,81108288 <___vfprintf_internal_r+0x14bc>
81108284:	1021883a 	mov	r16,r2
81108288:	04000a0e 	bge	zero,r16,811082b4 <___vfprintf_internal_r+0x14e8>
8110828c:	d9001f17 	ldw	r4,124(sp)
81108290:	1c07883a 	add	r3,r3,r16
81108294:	44400015 	stw	r17,0(r8)
81108298:	21000044 	addi	r4,r4,1
8110829c:	44000115 	stw	r16,4(r8)
811082a0:	d8c02015 	stw	r3,128(sp)
811082a4:	d9001f15 	stw	r4,124(sp)
811082a8:	014001c4 	movi	r5,7
811082ac:	2901fb16 	blt	r5,r4,81108a9c <___vfprintf_internal_r+0x1cd0>
811082b0:	42000204 	addi	r8,r8,8
811082b4:	8001f716 	blt	r16,zero,81108a94 <___vfprintf_internal_r+0x1cc8>
811082b8:	1421c83a 	sub	r16,r2,r16
811082bc:	043d380e 	bge	zero,r16,811077a0 <__reset+0xfb0e77a0>
811082c0:	04400404 	movi	r17,16
811082c4:	d8801f17 	ldw	r2,124(sp)
811082c8:	8c3efb0e 	bge	r17,r16,81107eb8 <__reset+0xfb0e7eb8>
811082cc:	016044b4 	movhi	r5,33042
811082d0:	29650484 	addi	r5,r5,-27630
811082d4:	d9402b15 	stw	r5,172(sp)
811082d8:	058001c4 	movi	r22,7
811082dc:	dcc02c17 	ldw	r19,176(sp)
811082e0:	00000306 	br	811082f0 <___vfprintf_internal_r+0x1524>
811082e4:	42000204 	addi	r8,r8,8
811082e8:	843ffc04 	addi	r16,r16,-16
811082ec:	8c3ef50e 	bge	r17,r16,81107ec4 <__reset+0xfb0e7ec4>
811082f0:	18c00404 	addi	r3,r3,16
811082f4:	10800044 	addi	r2,r2,1
811082f8:	45000015 	stw	r20,0(r8)
811082fc:	44400115 	stw	r17,4(r8)
81108300:	d8c02015 	stw	r3,128(sp)
81108304:	d8801f15 	stw	r2,124(sp)
81108308:	b0bff60e 	bge	r22,r2,811082e4 <__reset+0xfb0e82e4>
8110830c:	d9801e04 	addi	r6,sp,120
81108310:	b80b883a 	mov	r5,r23
81108314:	9809883a 	mov	r4,r19
81108318:	110e3e80 	call	8110e3e8 <__sprint_r>
8110831c:	103bad1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108320:	d8c02017 	ldw	r3,128(sp)
81108324:	d8801f17 	ldw	r2,124(sp)
81108328:	da000404 	addi	r8,sp,16
8110832c:	003fee06 	br	811082e8 <__reset+0xfb0e82e8>
81108330:	9088703a 	and	r4,r18,r2
81108334:	203eab1e 	bne	r4,zero,81107de4 <__reset+0xfb0e7de4>
81108338:	dc401f17 	ldw	r17,124(sp)
8110833c:	40800115 	stw	r2,4(r8)
81108340:	44000015 	stw	r16,0(r8)
81108344:	8c400044 	addi	r17,r17,1
81108348:	d8c02015 	stw	r3,128(sp)
8110834c:	dc401f15 	stw	r17,124(sp)
81108350:	008001c4 	movi	r2,7
81108354:	14400e16 	blt	r2,r17,81108390 <___vfprintf_internal_r+0x15c4>
81108358:	45800204 	addi	r22,r8,8
8110835c:	003eca06 	br	81107e88 <__reset+0xfb0e7e88>
81108360:	012044b4 	movhi	r4,33042
81108364:	21250484 	addi	r4,r4,-27630
81108368:	d9002b15 	stw	r4,172(sp)
8110836c:	d8802b17 	ldw	r2,172(sp)
81108370:	1c07883a 	add	r3,r3,r16
81108374:	8c400044 	addi	r17,r17,1
81108378:	b0800015 	stw	r2,0(r22)
8110837c:	b4000115 	stw	r16,4(r22)
81108380:	d8c02015 	stw	r3,128(sp)
81108384:	dc401f15 	stw	r17,124(sp)
81108388:	008001c4 	movi	r2,7
8110838c:	147ebd0e 	bge	r2,r17,81107e84 <__reset+0xfb0e7e84>
81108390:	d9002c17 	ldw	r4,176(sp)
81108394:	d9801e04 	addi	r6,sp,120
81108398:	b80b883a 	mov	r5,r23
8110839c:	110e3e80 	call	8110e3e8 <__sprint_r>
811083a0:	103b8c1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
811083a4:	d8c02017 	ldw	r3,128(sp)
811083a8:	dc401f17 	ldw	r17,124(sp)
811083ac:	dd800404 	addi	r22,sp,16
811083b0:	003eb506 	br	81107e88 <__reset+0xfb0e7e88>
811083b4:	d9002c17 	ldw	r4,176(sp)
811083b8:	d9801e04 	addi	r6,sp,120
811083bc:	b80b883a 	mov	r5,r23
811083c0:	110e3e80 	call	8110e3e8 <__sprint_r>
811083c4:	103b831e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
811083c8:	d8c02017 	ldw	r3,128(sp)
811083cc:	dc401f17 	ldw	r17,124(sp)
811083d0:	da000404 	addi	r8,sp,16
811083d4:	003e8d06 	br	81107e0c <__reset+0xfb0e7e0c>
811083d8:	d9002c17 	ldw	r4,176(sp)
811083dc:	d9801e04 	addi	r6,sp,120
811083e0:	b80b883a 	mov	r5,r23
811083e4:	110e3e80 	call	8110e3e8 <__sprint_r>
811083e8:	103b7a1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
811083ec:	d8c02017 	ldw	r3,128(sp)
811083f0:	dc401f17 	ldw	r17,124(sp)
811083f4:	dd800404 	addi	r22,sp,16
811083f8:	003e8f06 	br	81107e38 <__reset+0xfb0e7e38>
811083fc:	0027883a 	mov	r19,zero
81108400:	003f4a06 	br	8110812c <__reset+0xfb0e812c>
81108404:	d9002c17 	ldw	r4,176(sp)
81108408:	d9801e04 	addi	r6,sp,120
8110840c:	b80b883a 	mov	r5,r23
81108410:	110e3e80 	call	8110e3e8 <__sprint_r>
81108414:	103b6f1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108418:	d8c02017 	ldw	r3,128(sp)
8110841c:	da000404 	addi	r8,sp,16
81108420:	003c9d06 	br	81107698 <__reset+0xfb0e7698>
81108424:	04e7c83a 	sub	r19,zero,r19
81108428:	9804c03a 	cmpne	r2,r19,zero
8110842c:	05adc83a 	sub	r22,zero,r22
81108430:	b0adc83a 	sub	r22,r22,r2
81108434:	d8802917 	ldw	r2,164(sp)
81108438:	07000b44 	movi	fp,45
8110843c:	df002785 	stb	fp,158(sp)
81108440:	10017b16 	blt	r2,zero,81108a30 <___vfprintf_internal_r+0x1c64>
81108444:	00bfdfc4 	movi	r2,-129
81108448:	90a4703a 	and	r18,r18,r2
8110844c:	003bb106 	br	81107314 <__reset+0xfb0e7314>
81108450:	d9003617 	ldw	r4,216(sp)
81108454:	d9403817 	ldw	r5,224(sp)
81108458:	da003d15 	stw	r8,244(sp)
8110845c:	110e00c0 	call	8110e00c <__fpclassifyd>
81108460:	da003d17 	ldw	r8,244(sp)
81108464:	1000f026 	beq	r2,zero,81108828 <___vfprintf_internal_r+0x1a5c>
81108468:	d9002917 	ldw	r4,164(sp)
8110846c:	05bff7c4 	movi	r22,-33
81108470:	00bfffc4 	movi	r2,-1
81108474:	8dac703a 	and	r22,r17,r22
81108478:	20820026 	beq	r4,r2,81108c7c <___vfprintf_internal_r+0x1eb0>
8110847c:	008011c4 	movi	r2,71
81108480:	b081f726 	beq	r22,r2,81108c60 <___vfprintf_internal_r+0x1e94>
81108484:	d9003817 	ldw	r4,224(sp)
81108488:	90c04014 	ori	r3,r18,256
8110848c:	d8c02b15 	stw	r3,172(sp)
81108490:	20021516 	blt	r4,zero,81108ce8 <___vfprintf_internal_r+0x1f1c>
81108494:	dcc03817 	ldw	r19,224(sp)
81108498:	d8002a05 	stb	zero,168(sp)
8110849c:	00801984 	movi	r2,102
811084a0:	8881f926 	beq	r17,r2,81108c88 <___vfprintf_internal_r+0x1ebc>
811084a4:	00801184 	movi	r2,70
811084a8:	88821c26 	beq	r17,r2,81108d1c <___vfprintf_internal_r+0x1f50>
811084ac:	00801144 	movi	r2,69
811084b0:	b081ef26 	beq	r22,r2,81108c70 <___vfprintf_internal_r+0x1ea4>
811084b4:	d8c02917 	ldw	r3,164(sp)
811084b8:	d8802104 	addi	r2,sp,132
811084bc:	d8800315 	stw	r2,12(sp)
811084c0:	d9403617 	ldw	r5,216(sp)
811084c4:	d8802504 	addi	r2,sp,148
811084c8:	d9002c17 	ldw	r4,176(sp)
811084cc:	d8800215 	stw	r2,8(sp)
811084d0:	d8802604 	addi	r2,sp,152
811084d4:	d8c00015 	stw	r3,0(sp)
811084d8:	d8800115 	stw	r2,4(sp)
811084dc:	01c00084 	movi	r7,2
811084e0:	980d883a 	mov	r6,r19
811084e4:	d8c03c15 	stw	r3,240(sp)
811084e8:	da003d15 	stw	r8,244(sp)
811084ec:	11093f00 	call	811093f0 <_dtoa_r>
811084f0:	1021883a 	mov	r16,r2
811084f4:	008019c4 	movi	r2,103
811084f8:	d8c03c17 	ldw	r3,240(sp)
811084fc:	da003d17 	ldw	r8,244(sp)
81108500:	88817126 	beq	r17,r2,81108ac8 <___vfprintf_internal_r+0x1cfc>
81108504:	008011c4 	movi	r2,71
81108508:	88829226 	beq	r17,r2,81108f54 <___vfprintf_internal_r+0x2188>
8110850c:	80f9883a 	add	fp,r16,r3
81108510:	d9003617 	ldw	r4,216(sp)
81108514:	000d883a 	mov	r6,zero
81108518:	000f883a 	mov	r7,zero
8110851c:	980b883a 	mov	r5,r19
81108520:	da003d15 	stw	r8,244(sp)
81108524:	1111eac0 	call	81111eac <__eqdf2>
81108528:	da003d17 	ldw	r8,244(sp)
8110852c:	10018d26 	beq	r2,zero,81108b64 <___vfprintf_internal_r+0x1d98>
81108530:	d8802117 	ldw	r2,132(sp)
81108534:	1700062e 	bgeu	r2,fp,81108550 <___vfprintf_internal_r+0x1784>
81108538:	01000c04 	movi	r4,48
8110853c:	10c00044 	addi	r3,r2,1
81108540:	d8c02115 	stw	r3,132(sp)
81108544:	11000005 	stb	r4,0(r2)
81108548:	d8802117 	ldw	r2,132(sp)
8110854c:	173ffb36 	bltu	r2,fp,8110853c <__reset+0xfb0e853c>
81108550:	1405c83a 	sub	r2,r2,r16
81108554:	d8803315 	stw	r2,204(sp)
81108558:	008011c4 	movi	r2,71
8110855c:	b0817626 	beq	r22,r2,81108b38 <___vfprintf_internal_r+0x1d6c>
81108560:	00801944 	movi	r2,101
81108564:	1442810e 	bge	r2,r17,81108f6c <___vfprintf_internal_r+0x21a0>
81108568:	d8c02617 	ldw	r3,152(sp)
8110856c:	00801984 	movi	r2,102
81108570:	d8c03215 	stw	r3,200(sp)
81108574:	8881fe26 	beq	r17,r2,81108d70 <___vfprintf_internal_r+0x1fa4>
81108578:	d8c03217 	ldw	r3,200(sp)
8110857c:	d9003317 	ldw	r4,204(sp)
81108580:	1901dd16 	blt	r3,r4,81108cf8 <___vfprintf_internal_r+0x1f2c>
81108584:	9480004c 	andi	r18,r18,1
81108588:	90022b1e 	bne	r18,zero,81108e38 <___vfprintf_internal_r+0x206c>
8110858c:	1805883a 	mov	r2,r3
81108590:	18028016 	blt	r3,zero,81108f94 <___vfprintf_internal_r+0x21c8>
81108594:	d8c03217 	ldw	r3,200(sp)
81108598:	044019c4 	movi	r17,103
8110859c:	d8c02e15 	stw	r3,184(sp)
811085a0:	df002a07 	ldb	fp,168(sp)
811085a4:	e001531e 	bne	fp,zero,81108af4 <___vfprintf_internal_r+0x1d28>
811085a8:	df002783 	ldbu	fp,158(sp)
811085ac:	d8802a15 	stw	r2,168(sp)
811085b0:	dc802b17 	ldw	r18,172(sp)
811085b4:	d8002915 	stw	zero,164(sp)
811085b8:	003bd106 	br	81107500 <__reset+0xfb0e7500>
811085bc:	d8802d17 	ldw	r2,180(sp)
811085c0:	d8c02d17 	ldw	r3,180(sp)
811085c4:	d9002d17 	ldw	r4,180(sp)
811085c8:	10800017 	ldw	r2,0(r2)
811085cc:	18c00117 	ldw	r3,4(r3)
811085d0:	21000204 	addi	r4,r4,8
811085d4:	d8803615 	stw	r2,216(sp)
811085d8:	d8c03815 	stw	r3,224(sp)
811085dc:	d9002d15 	stw	r4,180(sp)
811085e0:	003b7506 	br	811073b8 <__reset+0xfb0e73b8>
811085e4:	ac400007 	ldb	r17,0(r21)
811085e8:	003a5906 	br	81106f50 <__reset+0xfb0e6f50>
811085ec:	9080100c 	andi	r2,r18,64
811085f0:	1000a826 	beq	r2,zero,81108894 <___vfprintf_internal_r+0x1ac8>
811085f4:	d9002d17 	ldw	r4,180(sp)
811085f8:	002d883a 	mov	r22,zero
811085fc:	24c0000b 	ldhu	r19,0(r4)
81108600:	21000104 	addi	r4,r4,4
81108604:	d9002d15 	stw	r4,180(sp)
81108608:	003ccb06 	br	81107938 <__reset+0xfb0e7938>
8110860c:	d8c02d17 	ldw	r3,180(sp)
81108610:	d9002917 	ldw	r4,164(sp)
81108614:	002d883a 	mov	r22,zero
81108618:	18800104 	addi	r2,r3,4
8110861c:	1cc00017 	ldw	r19,0(r3)
81108620:	203ebb0e 	bge	r4,zero,81108110 <__reset+0xfb0e8110>
81108624:	003ef106 	br	811081ec <__reset+0xfb0e81ec>
81108628:	9080040c 	andi	r2,r18,16
8110862c:	1000921e 	bne	r2,zero,81108878 <___vfprintf_internal_r+0x1aac>
81108630:	9480100c 	andi	r18,r18,64
81108634:	90013926 	beq	r18,zero,81108b1c <___vfprintf_internal_r+0x1d50>
81108638:	d9002d17 	ldw	r4,180(sp)
8110863c:	d9402f17 	ldw	r5,188(sp)
81108640:	20800017 	ldw	r2,0(r4)
81108644:	21000104 	addi	r4,r4,4
81108648:	d9002d15 	stw	r4,180(sp)
8110864c:	1140000d 	sth	r5,0(r2)
81108650:	003a1606 	br	81106eac <__reset+0xfb0e6eac>
81108654:	9080100c 	andi	r2,r18,64
81108658:	10008026 	beq	r2,zero,8110885c <___vfprintf_internal_r+0x1a90>
8110865c:	d8c02d17 	ldw	r3,180(sp)
81108660:	1cc0000f 	ldh	r19,0(r3)
81108664:	18c00104 	addi	r3,r3,4
81108668:	d8c02d15 	stw	r3,180(sp)
8110866c:	982dd7fa 	srai	r22,r19,31
81108670:	b005883a 	mov	r2,r22
81108674:	003b1f06 	br	811072f4 <__reset+0xfb0e72f4>
81108678:	9080100c 	andi	r2,r18,64
8110867c:	d8002785 	stb	zero,158(sp)
81108680:	10008a1e 	bne	r2,zero,811088ac <___vfprintf_internal_r+0x1ae0>
81108684:	d9402d17 	ldw	r5,180(sp)
81108688:	d8c02917 	ldw	r3,164(sp)
8110868c:	002d883a 	mov	r22,zero
81108690:	28800104 	addi	r2,r5,4
81108694:	2cc00017 	ldw	r19,0(r5)
81108698:	183e4b0e 	bge	r3,zero,81107fc8 <__reset+0xfb0e7fc8>
8110869c:	9d86b03a 	or	r3,r19,r22
811086a0:	d8802d15 	stw	r2,180(sp)
811086a4:	183e4c1e 	bne	r3,zero,81107fd8 <__reset+0xfb0e7fd8>
811086a8:	0039883a 	mov	fp,zero
811086ac:	0005883a 	mov	r2,zero
811086b0:	003d4006 	br	81107bb4 <__reset+0xfb0e7bb4>
811086b4:	016044b4 	movhi	r5,33042
811086b8:	29650484 	addi	r5,r5,-27630
811086bc:	d9402b15 	stw	r5,172(sp)
811086c0:	d9402b17 	ldw	r5,172(sp)
811086c4:	1c47883a 	add	r3,r3,r17
811086c8:	10800044 	addi	r2,r2,1
811086cc:	41400015 	stw	r5,0(r8)
811086d0:	44400115 	stw	r17,4(r8)
811086d4:	d8c02015 	stw	r3,128(sp)
811086d8:	d8801f15 	stw	r2,124(sp)
811086dc:	010001c4 	movi	r4,7
811086e0:	20bec816 	blt	r4,r2,81108204 <__reset+0xfb0e8204>
811086e4:	42000204 	addi	r8,r8,8
811086e8:	003ecd06 	br	81108220 <__reset+0xfb0e8220>
811086ec:	d9002917 	ldw	r4,164(sp)
811086f0:	d8002785 	stb	zero,158(sp)
811086f4:	203d2d16 	blt	r4,zero,81107bac <__reset+0xfb0e7bac>
811086f8:	00bfdfc4 	movi	r2,-129
811086fc:	90a4703a 	and	r18,r18,r2
81108700:	003a9106 	br	81107148 <__reset+0xfb0e7148>
81108704:	012044b4 	movhi	r4,33042
81108708:	21250484 	addi	r4,r4,-27630
8110870c:	d9002b15 	stw	r4,172(sp)
81108710:	003c0c06 	br	81107744 <__reset+0xfb0e7744>
81108714:	d9002c17 	ldw	r4,176(sp)
81108718:	d9801e04 	addi	r6,sp,120
8110871c:	b80b883a 	mov	r5,r23
81108720:	110e3e80 	call	8110e3e8 <__sprint_r>
81108724:	103aab1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108728:	d8c02017 	ldw	r3,128(sp)
8110872c:	da000404 	addi	r8,sp,16
81108730:	003d4106 	br	81107c38 <__reset+0xfb0e7c38>
81108734:	d8801f17 	ldw	r2,124(sp)
81108738:	016044b4 	movhi	r5,33042
8110873c:	01000044 	movi	r4,1
81108740:	18c00044 	addi	r3,r3,1
81108744:	10800044 	addi	r2,r2,1
81108748:	29650404 	addi	r5,r5,-27632
8110874c:	41000115 	stw	r4,4(r8)
81108750:	41400015 	stw	r5,0(r8)
81108754:	d8c02015 	stw	r3,128(sp)
81108758:	d8801f15 	stw	r2,124(sp)
8110875c:	010001c4 	movi	r4,7
81108760:	20805c16 	blt	r4,r2,811088d4 <___vfprintf_internal_r+0x1b08>
81108764:	42000204 	addi	r8,r8,8
81108768:	8800041e 	bne	r17,zero,8110877c <___vfprintf_internal_r+0x19b0>
8110876c:	d8803317 	ldw	r2,204(sp)
81108770:	1000021e 	bne	r2,zero,8110877c <___vfprintf_internal_r+0x19b0>
81108774:	9080004c 	andi	r2,r18,1
81108778:	103c0926 	beq	r2,zero,811077a0 <__reset+0xfb0e77a0>
8110877c:	d9003717 	ldw	r4,220(sp)
81108780:	d8801f17 	ldw	r2,124(sp)
81108784:	d9403417 	ldw	r5,208(sp)
81108788:	20c7883a 	add	r3,r4,r3
8110878c:	10800044 	addi	r2,r2,1
81108790:	41000115 	stw	r4,4(r8)
81108794:	41400015 	stw	r5,0(r8)
81108798:	d8c02015 	stw	r3,128(sp)
8110879c:	d8801f15 	stw	r2,124(sp)
811087a0:	010001c4 	movi	r4,7
811087a4:	20812116 	blt	r4,r2,81108c2c <___vfprintf_internal_r+0x1e60>
811087a8:	42000204 	addi	r8,r8,8
811087ac:	0463c83a 	sub	r17,zero,r17
811087b0:	0440730e 	bge	zero,r17,81108980 <___vfprintf_internal_r+0x1bb4>
811087b4:	05800404 	movi	r22,16
811087b8:	b440860e 	bge	r22,r17,811089d4 <___vfprintf_internal_r+0x1c08>
811087bc:	016044b4 	movhi	r5,33042
811087c0:	29650484 	addi	r5,r5,-27630
811087c4:	d9402b15 	stw	r5,172(sp)
811087c8:	070001c4 	movi	fp,7
811087cc:	dcc02c17 	ldw	r19,176(sp)
811087d0:	00000306 	br	811087e0 <___vfprintf_internal_r+0x1a14>
811087d4:	42000204 	addi	r8,r8,8
811087d8:	8c7ffc04 	addi	r17,r17,-16
811087dc:	b440800e 	bge	r22,r17,811089e0 <___vfprintf_internal_r+0x1c14>
811087e0:	18c00404 	addi	r3,r3,16
811087e4:	10800044 	addi	r2,r2,1
811087e8:	45000015 	stw	r20,0(r8)
811087ec:	45800115 	stw	r22,4(r8)
811087f0:	d8c02015 	stw	r3,128(sp)
811087f4:	d8801f15 	stw	r2,124(sp)
811087f8:	e0bff60e 	bge	fp,r2,811087d4 <__reset+0xfb0e87d4>
811087fc:	d9801e04 	addi	r6,sp,120
81108800:	b80b883a 	mov	r5,r23
81108804:	9809883a 	mov	r4,r19
81108808:	110e3e80 	call	8110e3e8 <__sprint_r>
8110880c:	103a711e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108810:	d8c02017 	ldw	r3,128(sp)
81108814:	d8801f17 	ldw	r2,124(sp)
81108818:	da000404 	addi	r8,sp,16
8110881c:	003fee06 	br	811087d8 <__reset+0xfb0e87d8>
81108820:	00bfffc4 	movi	r2,-1
81108824:	003a6f06 	br	811071e4 <__reset+0xfb0e71e4>
81108828:	008011c4 	movi	r2,71
8110882c:	1440b816 	blt	r2,r17,81108b10 <___vfprintf_internal_r+0x1d44>
81108830:	042044b4 	movhi	r16,33042
81108834:	8424f604 	addi	r16,r16,-27688
81108838:	00c000c4 	movi	r3,3
8110883c:	00bfdfc4 	movi	r2,-129
81108840:	d8c02a15 	stw	r3,168(sp)
81108844:	90a4703a 	and	r18,r18,r2
81108848:	df002783 	ldbu	fp,158(sp)
8110884c:	d8c02e15 	stw	r3,184(sp)
81108850:	d8002915 	stw	zero,164(sp)
81108854:	d8003215 	stw	zero,200(sp)
81108858:	003b2906 	br	81107500 <__reset+0xfb0e7500>
8110885c:	d9002d17 	ldw	r4,180(sp)
81108860:	24c00017 	ldw	r19,0(r4)
81108864:	21000104 	addi	r4,r4,4
81108868:	d9002d15 	stw	r4,180(sp)
8110886c:	982dd7fa 	srai	r22,r19,31
81108870:	b005883a 	mov	r2,r22
81108874:	003a9f06 	br	811072f4 <__reset+0xfb0e72f4>
81108878:	d9402d17 	ldw	r5,180(sp)
8110887c:	d8c02f17 	ldw	r3,188(sp)
81108880:	28800017 	ldw	r2,0(r5)
81108884:	29400104 	addi	r5,r5,4
81108888:	d9402d15 	stw	r5,180(sp)
8110888c:	10c00015 	stw	r3,0(r2)
81108890:	00398606 	br	81106eac <__reset+0xfb0e6eac>
81108894:	d9402d17 	ldw	r5,180(sp)
81108898:	002d883a 	mov	r22,zero
8110889c:	2cc00017 	ldw	r19,0(r5)
811088a0:	29400104 	addi	r5,r5,4
811088a4:	d9402d15 	stw	r5,180(sp)
811088a8:	003c2306 	br	81107938 <__reset+0xfb0e7938>
811088ac:	d8c02d17 	ldw	r3,180(sp)
811088b0:	d9002917 	ldw	r4,164(sp)
811088b4:	002d883a 	mov	r22,zero
811088b8:	18800104 	addi	r2,r3,4
811088bc:	1cc0000b 	ldhu	r19,0(r3)
811088c0:	203dc10e 	bge	r4,zero,81107fc8 <__reset+0xfb0e7fc8>
811088c4:	003f7506 	br	8110869c <__reset+0xfb0e869c>
811088c8:	042044b4 	movhi	r16,33042
811088cc:	8424f404 	addi	r16,r16,-27696
811088d0:	003acc06 	br	81107404 <__reset+0xfb0e7404>
811088d4:	d9002c17 	ldw	r4,176(sp)
811088d8:	d9801e04 	addi	r6,sp,120
811088dc:	b80b883a 	mov	r5,r23
811088e0:	110e3e80 	call	8110e3e8 <__sprint_r>
811088e4:	103a3b1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
811088e8:	dc402617 	ldw	r17,152(sp)
811088ec:	d8c02017 	ldw	r3,128(sp)
811088f0:	da000404 	addi	r8,sp,16
811088f4:	003f9c06 	br	81108768 <__reset+0xfb0e8768>
811088f8:	ac400043 	ldbu	r17,1(r21)
811088fc:	94800814 	ori	r18,r18,32
81108900:	ad400044 	addi	r21,r21,1
81108904:	8c403fcc 	andi	r17,r17,255
81108908:	8c40201c 	xori	r17,r17,128
8110890c:	8c7fe004 	addi	r17,r17,-128
81108910:	00398f06 	br	81106f50 <__reset+0xfb0e6f50>
81108914:	d8c02d15 	stw	r3,180(sp)
81108918:	0039883a 	mov	fp,zero
8110891c:	003e3506 	br	811081f4 <__reset+0xfb0e81f4>
81108920:	d9002c17 	ldw	r4,176(sp)
81108924:	d9801e04 	addi	r6,sp,120
81108928:	b80b883a 	mov	r5,r23
8110892c:	110e3e80 	call	8110e3e8 <__sprint_r>
81108930:	103a281e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108934:	d8c02017 	ldw	r3,128(sp)
81108938:	da000404 	addi	r8,sp,16
8110893c:	003cd006 	br	81107c80 <__reset+0xfb0e7c80>
81108940:	8009883a 	mov	r4,r16
81108944:	da003d15 	stw	r8,244(sp)
81108948:	1106d340 	call	81106d34 <strlen>
8110894c:	d8802e15 	stw	r2,184(sp)
81108950:	da003d17 	ldw	r8,244(sp)
81108954:	103c340e 	bge	r2,zero,81107a28 <__reset+0xfb0e7a28>
81108958:	0005883a 	mov	r2,zero
8110895c:	003c3206 	br	81107a28 <__reset+0xfb0e7a28>
81108960:	d9002c17 	ldw	r4,176(sp)
81108964:	d9801e04 	addi	r6,sp,120
81108968:	b80b883a 	mov	r5,r23
8110896c:	110e3e80 	call	8110e3e8 <__sprint_r>
81108970:	103a181e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108974:	d8c02017 	ldw	r3,128(sp)
81108978:	d8801f17 	ldw	r2,124(sp)
8110897c:	da000404 	addi	r8,sp,16
81108980:	d9403317 	ldw	r5,204(sp)
81108984:	10800044 	addi	r2,r2,1
81108988:	44000015 	stw	r16,0(r8)
8110898c:	28c7883a 	add	r3,r5,r3
81108990:	003b7d06 	br	81107788 <__reset+0xfb0e7788>
81108994:	012044b4 	movhi	r4,33042
81108998:	21250884 	addi	r4,r4,-27614
8110899c:	d9003515 	stw	r4,212(sp)
811089a0:	003b1406 	br	811075f4 <__reset+0xfb0e75f4>
811089a4:	013fffc4 	movi	r4,-1
811089a8:	003a3506 	br	81107280 <__reset+0xfb0e7280>
811089ac:	0023883a 	mov	r17,zero
811089b0:	003d9d06 	br	81108028 <__reset+0xfb0e8028>
811089b4:	d9002c17 	ldw	r4,176(sp)
811089b8:	d9801e04 	addi	r6,sp,120
811089bc:	b80b883a 	mov	r5,r23
811089c0:	110e3e80 	call	8110e3e8 <__sprint_r>
811089c4:	103a031e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
811089c8:	d8c02017 	ldw	r3,128(sp)
811089cc:	da000404 	addi	r8,sp,16
811089d0:	003d9406 	br	81108024 <__reset+0xfb0e8024>
811089d4:	012044b4 	movhi	r4,33042
811089d8:	21250484 	addi	r4,r4,-27630
811089dc:	d9002b15 	stw	r4,172(sp)
811089e0:	d9002b17 	ldw	r4,172(sp)
811089e4:	1c47883a 	add	r3,r3,r17
811089e8:	10800044 	addi	r2,r2,1
811089ec:	41000015 	stw	r4,0(r8)
811089f0:	44400115 	stw	r17,4(r8)
811089f4:	d8c02015 	stw	r3,128(sp)
811089f8:	d8801f15 	stw	r2,124(sp)
811089fc:	010001c4 	movi	r4,7
81108a00:	20bfd716 	blt	r4,r2,81108960 <__reset+0xfb0e8960>
81108a04:	42000204 	addi	r8,r8,8
81108a08:	003fdd06 	br	81108980 <__reset+0xfb0e8980>
81108a0c:	d9002c17 	ldw	r4,176(sp)
81108a10:	d9801e04 	addi	r6,sp,120
81108a14:	b80b883a 	mov	r5,r23
81108a18:	110e3e80 	call	8110e3e8 <__sprint_r>
81108a1c:	1039ed1e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108a20:	d8802617 	ldw	r2,152(sp)
81108a24:	d8c02017 	ldw	r3,128(sp)
81108a28:	da000404 	addi	r8,sp,16
81108a2c:	003e1006 	br	81108270 <__reset+0xfb0e8270>
81108a30:	00800044 	movi	r2,1
81108a34:	10803fcc 	andi	r2,r2,255
81108a38:	00c00044 	movi	r3,1
81108a3c:	10fa3526 	beq	r2,r3,81107314 <__reset+0xfb0e7314>
81108a40:	00c00084 	movi	r3,2
81108a44:	10fbcb26 	beq	r2,r3,81107974 <__reset+0xfb0e7974>
81108a48:	003a8f06 	br	81107488 <__reset+0xfb0e7488>
81108a4c:	012044b4 	movhi	r4,33042
81108a50:	21250884 	addi	r4,r4,-27614
81108a54:	d9003515 	stw	r4,212(sp)
81108a58:	003b7606 	br	81107834 <__reset+0xfb0e7834>
81108a5c:	d8802917 	ldw	r2,164(sp)
81108a60:	00c00184 	movi	r3,6
81108a64:	1880012e 	bgeu	r3,r2,81108a6c <___vfprintf_internal_r+0x1ca0>
81108a68:	1805883a 	mov	r2,r3
81108a6c:	d8802e15 	stw	r2,184(sp)
81108a70:	1000ef16 	blt	r2,zero,81108e30 <___vfprintf_internal_r+0x2064>
81108a74:	042044b4 	movhi	r16,33042
81108a78:	d8802a15 	stw	r2,168(sp)
81108a7c:	dcc02d15 	stw	r19,180(sp)
81108a80:	d8002915 	stw	zero,164(sp)
81108a84:	d8003215 	stw	zero,200(sp)
81108a88:	84250204 	addi	r16,r16,-27640
81108a8c:	0039883a 	mov	fp,zero
81108a90:	003aa206 	br	8110751c <__reset+0xfb0e751c>
81108a94:	0021883a 	mov	r16,zero
81108a98:	003e0706 	br	811082b8 <__reset+0xfb0e82b8>
81108a9c:	d9002c17 	ldw	r4,176(sp)
81108aa0:	d9801e04 	addi	r6,sp,120
81108aa4:	b80b883a 	mov	r5,r23
81108aa8:	110e3e80 	call	8110e3e8 <__sprint_r>
81108aac:	1039c91e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108ab0:	d8802617 	ldw	r2,152(sp)
81108ab4:	d9403317 	ldw	r5,204(sp)
81108ab8:	d8c02017 	ldw	r3,128(sp)
81108abc:	da000404 	addi	r8,sp,16
81108ac0:	2885c83a 	sub	r2,r5,r2
81108ac4:	003dfb06 	br	811082b4 <__reset+0xfb0e82b4>
81108ac8:	9080004c 	andi	r2,r18,1
81108acc:	103e8f1e 	bne	r2,zero,8110850c <__reset+0xfb0e850c>
81108ad0:	d8802117 	ldw	r2,132(sp)
81108ad4:	003e9e06 	br	81108550 <__reset+0xfb0e8550>
81108ad8:	1025883a 	mov	r18,r2
81108adc:	0039883a 	mov	fp,zero
81108ae0:	00800084 	movi	r2,2
81108ae4:	003fd306 	br	81108a34 <__reset+0xfb0e8a34>
81108ae8:	07000b44 	movi	fp,45
81108aec:	df002785 	stb	fp,158(sp)
81108af0:	003a4006 	br	811073f4 <__reset+0xfb0e73f4>
81108af4:	00c00b44 	movi	r3,45
81108af8:	d8c02785 	stb	r3,158(sp)
81108afc:	d8802a15 	stw	r2,168(sp)
81108b00:	dc802b17 	ldw	r18,172(sp)
81108b04:	d8002915 	stw	zero,164(sp)
81108b08:	07000b44 	movi	fp,45
81108b0c:	003a8006 	br	81107510 <__reset+0xfb0e7510>
81108b10:	042044b4 	movhi	r16,33042
81108b14:	8424f704 	addi	r16,r16,-27684
81108b18:	003f4706 	br	81108838 <__reset+0xfb0e8838>
81108b1c:	d8c02d17 	ldw	r3,180(sp)
81108b20:	d9002f17 	ldw	r4,188(sp)
81108b24:	18800017 	ldw	r2,0(r3)
81108b28:	18c00104 	addi	r3,r3,4
81108b2c:	d8c02d15 	stw	r3,180(sp)
81108b30:	11000015 	stw	r4,0(r2)
81108b34:	0038dd06 	br	81106eac <__reset+0xfb0e6eac>
81108b38:	dd802617 	ldw	r22,152(sp)
81108b3c:	00bfff44 	movi	r2,-3
81108b40:	b0801c16 	blt	r22,r2,81108bb4 <___vfprintf_internal_r+0x1de8>
81108b44:	d9402917 	ldw	r5,164(sp)
81108b48:	2d801a16 	blt	r5,r22,81108bb4 <___vfprintf_internal_r+0x1de8>
81108b4c:	dd803215 	stw	r22,200(sp)
81108b50:	003e8906 	br	81108578 <__reset+0xfb0e8578>
81108b54:	012044b4 	movhi	r4,33042
81108b58:	21250484 	addi	r4,r4,-27630
81108b5c:	d9002b15 	stw	r4,172(sp)
81108b60:	003c9106 	br	81107da8 <__reset+0xfb0e7da8>
81108b64:	e005883a 	mov	r2,fp
81108b68:	003e7906 	br	81108550 <__reset+0xfb0e8550>
81108b6c:	d9402917 	ldw	r5,164(sp)
81108b70:	df002783 	ldbu	fp,158(sp)
81108b74:	dcc02d15 	stw	r19,180(sp)
81108b78:	d9402a15 	stw	r5,168(sp)
81108b7c:	d9402e15 	stw	r5,184(sp)
81108b80:	d8002915 	stw	zero,164(sp)
81108b84:	d8003215 	stw	zero,200(sp)
81108b88:	003a5d06 	br	81107500 <__reset+0xfb0e7500>
81108b8c:	9080004c 	andi	r2,r18,1
81108b90:	0039883a 	mov	fp,zero
81108b94:	10000426 	beq	r2,zero,81108ba8 <___vfprintf_internal_r+0x1ddc>
81108b98:	00800c04 	movi	r2,48
81108b9c:	dc001dc4 	addi	r16,sp,119
81108ba0:	d8801dc5 	stb	r2,119(sp)
81108ba4:	003b8006 	br	811079a8 <__reset+0xfb0e79a8>
81108ba8:	d8002e15 	stw	zero,184(sp)
81108bac:	dc001e04 	addi	r16,sp,120
81108bb0:	003a4d06 	br	811074e8 <__reset+0xfb0e74e8>
81108bb4:	8c7fff84 	addi	r17,r17,-2
81108bb8:	b5bfffc4 	addi	r22,r22,-1
81108bbc:	dd802615 	stw	r22,152(sp)
81108bc0:	dc4022c5 	stb	r17,139(sp)
81108bc4:	b000bf16 	blt	r22,zero,81108ec4 <___vfprintf_internal_r+0x20f8>
81108bc8:	00800ac4 	movi	r2,43
81108bcc:	d8802305 	stb	r2,140(sp)
81108bd0:	00800244 	movi	r2,9
81108bd4:	15807016 	blt	r2,r22,81108d98 <___vfprintf_internal_r+0x1fcc>
81108bd8:	00800c04 	movi	r2,48
81108bdc:	b5800c04 	addi	r22,r22,48
81108be0:	d8802345 	stb	r2,141(sp)
81108be4:	dd802385 	stb	r22,142(sp)
81108be8:	d88023c4 	addi	r2,sp,143
81108bec:	df0022c4 	addi	fp,sp,139
81108bf0:	d8c03317 	ldw	r3,204(sp)
81108bf4:	1739c83a 	sub	fp,r2,fp
81108bf8:	d9003317 	ldw	r4,204(sp)
81108bfc:	e0c7883a 	add	r3,fp,r3
81108c00:	df003a15 	stw	fp,232(sp)
81108c04:	d8c02e15 	stw	r3,184(sp)
81108c08:	00800044 	movi	r2,1
81108c0c:	1100b30e 	bge	r2,r4,81108edc <___vfprintf_internal_r+0x2110>
81108c10:	d8c02e17 	ldw	r3,184(sp)
81108c14:	18c00044 	addi	r3,r3,1
81108c18:	d8c02e15 	stw	r3,184(sp)
81108c1c:	1805883a 	mov	r2,r3
81108c20:	1800ac16 	blt	r3,zero,81108ed4 <___vfprintf_internal_r+0x2108>
81108c24:	d8003215 	stw	zero,200(sp)
81108c28:	003e5d06 	br	811085a0 <__reset+0xfb0e85a0>
81108c2c:	d9002c17 	ldw	r4,176(sp)
81108c30:	d9801e04 	addi	r6,sp,120
81108c34:	b80b883a 	mov	r5,r23
81108c38:	110e3e80 	call	8110e3e8 <__sprint_r>
81108c3c:	1039651e 	bne	r2,zero,811071d4 <__reset+0xfb0e71d4>
81108c40:	dc402617 	ldw	r17,152(sp)
81108c44:	d8c02017 	ldw	r3,128(sp)
81108c48:	d8801f17 	ldw	r2,124(sp)
81108c4c:	da000404 	addi	r8,sp,16
81108c50:	003ed606 	br	811087ac <__reset+0xfb0e87ac>
81108c54:	582b883a 	mov	r21,r11
81108c58:	d8002915 	stw	zero,164(sp)
81108c5c:	0038bd06 	br	81106f54 <__reset+0xfb0e6f54>
81108c60:	d8802917 	ldw	r2,164(sp)
81108c64:	103e071e 	bne	r2,zero,81108484 <__reset+0xfb0e8484>
81108c68:	dc002915 	stw	r16,164(sp)
81108c6c:	003e0506 	br	81108484 <__reset+0xfb0e8484>
81108c70:	d9002917 	ldw	r4,164(sp)
81108c74:	20c00044 	addi	r3,r4,1
81108c78:	003e0f06 	br	811084b8 <__reset+0xfb0e84b8>
81108c7c:	01400184 	movi	r5,6
81108c80:	d9402915 	stw	r5,164(sp)
81108c84:	003dff06 	br	81108484 <__reset+0xfb0e8484>
81108c88:	d8802104 	addi	r2,sp,132
81108c8c:	d8800315 	stw	r2,12(sp)
81108c90:	d8802504 	addi	r2,sp,148
81108c94:	d8800215 	stw	r2,8(sp)
81108c98:	d8802604 	addi	r2,sp,152
81108c9c:	d8800115 	stw	r2,4(sp)
81108ca0:	d8802917 	ldw	r2,164(sp)
81108ca4:	d9403617 	ldw	r5,216(sp)
81108ca8:	d9002c17 	ldw	r4,176(sp)
81108cac:	d8800015 	stw	r2,0(sp)
81108cb0:	01c000c4 	movi	r7,3
81108cb4:	980d883a 	mov	r6,r19
81108cb8:	da003d15 	stw	r8,244(sp)
81108cbc:	11093f00 	call	811093f0 <_dtoa_r>
81108cc0:	d8c02917 	ldw	r3,164(sp)
81108cc4:	da003d17 	ldw	r8,244(sp)
81108cc8:	1021883a 	mov	r16,r2
81108ccc:	10f9883a 	add	fp,r2,r3
81108cd0:	81000007 	ldb	r4,0(r16)
81108cd4:	00800c04 	movi	r2,48
81108cd8:	20805e26 	beq	r4,r2,81108e54 <___vfprintf_internal_r+0x2088>
81108cdc:	d8c02617 	ldw	r3,152(sp)
81108ce0:	e0f9883a 	add	fp,fp,r3
81108ce4:	003e0a06 	br	81108510 <__reset+0xfb0e8510>
81108ce8:	00c00b44 	movi	r3,45
81108cec:	24e0003c 	xorhi	r19,r4,32768
81108cf0:	d8c02a05 	stb	r3,168(sp)
81108cf4:	003de906 	br	8110849c <__reset+0xfb0e849c>
81108cf8:	d8c03217 	ldw	r3,200(sp)
81108cfc:	00c07a0e 	bge	zero,r3,81108ee8 <___vfprintf_internal_r+0x211c>
81108d00:	00800044 	movi	r2,1
81108d04:	d9003317 	ldw	r4,204(sp)
81108d08:	1105883a 	add	r2,r2,r4
81108d0c:	d8802e15 	stw	r2,184(sp)
81108d10:	10004e16 	blt	r2,zero,81108e4c <___vfprintf_internal_r+0x2080>
81108d14:	044019c4 	movi	r17,103
81108d18:	003e2106 	br	811085a0 <__reset+0xfb0e85a0>
81108d1c:	d9002917 	ldw	r4,164(sp)
81108d20:	d8802104 	addi	r2,sp,132
81108d24:	d8800315 	stw	r2,12(sp)
81108d28:	d9000015 	stw	r4,0(sp)
81108d2c:	d8802504 	addi	r2,sp,148
81108d30:	d9403617 	ldw	r5,216(sp)
81108d34:	d9002c17 	ldw	r4,176(sp)
81108d38:	d8800215 	stw	r2,8(sp)
81108d3c:	d8802604 	addi	r2,sp,152
81108d40:	d8800115 	stw	r2,4(sp)
81108d44:	01c000c4 	movi	r7,3
81108d48:	980d883a 	mov	r6,r19
81108d4c:	da003d15 	stw	r8,244(sp)
81108d50:	11093f00 	call	811093f0 <_dtoa_r>
81108d54:	d8c02917 	ldw	r3,164(sp)
81108d58:	da003d17 	ldw	r8,244(sp)
81108d5c:	1021883a 	mov	r16,r2
81108d60:	00801184 	movi	r2,70
81108d64:	80f9883a 	add	fp,r16,r3
81108d68:	88bfd926 	beq	r17,r2,81108cd0 <__reset+0xfb0e8cd0>
81108d6c:	003de806 	br	81108510 <__reset+0xfb0e8510>
81108d70:	d9002917 	ldw	r4,164(sp)
81108d74:	00c04d0e 	bge	zero,r3,81108eac <___vfprintf_internal_r+0x20e0>
81108d78:	2000441e 	bne	r4,zero,81108e8c <___vfprintf_internal_r+0x20c0>
81108d7c:	9480004c 	andi	r18,r18,1
81108d80:	9000421e 	bne	r18,zero,81108e8c <___vfprintf_internal_r+0x20c0>
81108d84:	1805883a 	mov	r2,r3
81108d88:	18007016 	blt	r3,zero,81108f4c <___vfprintf_internal_r+0x2180>
81108d8c:	d8c03217 	ldw	r3,200(sp)
81108d90:	d8c02e15 	stw	r3,184(sp)
81108d94:	003e0206 	br	811085a0 <__reset+0xfb0e85a0>
81108d98:	df0022c4 	addi	fp,sp,139
81108d9c:	dc002915 	stw	r16,164(sp)
81108da0:	4027883a 	mov	r19,r8
81108da4:	e021883a 	mov	r16,fp
81108da8:	b009883a 	mov	r4,r22
81108dac:	01400284 	movi	r5,10
81108db0:	11054d80 	call	811054d8 <__modsi3>
81108db4:	10800c04 	addi	r2,r2,48
81108db8:	843fffc4 	addi	r16,r16,-1
81108dbc:	b009883a 	mov	r4,r22
81108dc0:	01400284 	movi	r5,10
81108dc4:	80800005 	stb	r2,0(r16)
81108dc8:	11054540 	call	81105454 <__divsi3>
81108dcc:	102d883a 	mov	r22,r2
81108dd0:	00800244 	movi	r2,9
81108dd4:	15bff416 	blt	r2,r22,81108da8 <__reset+0xfb0e8da8>
81108dd8:	9811883a 	mov	r8,r19
81108ddc:	b0800c04 	addi	r2,r22,48
81108de0:	8027883a 	mov	r19,r16
81108de4:	997fffc4 	addi	r5,r19,-1
81108de8:	98bfffc5 	stb	r2,-1(r19)
81108dec:	dc002917 	ldw	r16,164(sp)
81108df0:	2f006a2e 	bgeu	r5,fp,81108f9c <___vfprintf_internal_r+0x21d0>
81108df4:	d9c02384 	addi	r7,sp,142
81108df8:	3ccfc83a 	sub	r7,r7,r19
81108dfc:	d9002344 	addi	r4,sp,141
81108e00:	e1cf883a 	add	r7,fp,r7
81108e04:	00000106 	br	81108e0c <___vfprintf_internal_r+0x2040>
81108e08:	28800003 	ldbu	r2,0(r5)
81108e0c:	20800005 	stb	r2,0(r4)
81108e10:	21000044 	addi	r4,r4,1
81108e14:	29400044 	addi	r5,r5,1
81108e18:	393ffb1e 	bne	r7,r4,81108e08 <__reset+0xfb0e8e08>
81108e1c:	d8802304 	addi	r2,sp,140
81108e20:	14c5c83a 	sub	r2,r2,r19
81108e24:	d8c02344 	addi	r3,sp,141
81108e28:	1885883a 	add	r2,r3,r2
81108e2c:	003f7006 	br	81108bf0 <__reset+0xfb0e8bf0>
81108e30:	0005883a 	mov	r2,zero
81108e34:	003f0f06 	br	81108a74 <__reset+0xfb0e8a74>
81108e38:	d8c03217 	ldw	r3,200(sp)
81108e3c:	18c00044 	addi	r3,r3,1
81108e40:	d8c02e15 	stw	r3,184(sp)
81108e44:	1805883a 	mov	r2,r3
81108e48:	183fb20e 	bge	r3,zero,81108d14 <__reset+0xfb0e8d14>
81108e4c:	0005883a 	mov	r2,zero
81108e50:	003fb006 	br	81108d14 <__reset+0xfb0e8d14>
81108e54:	d9003617 	ldw	r4,216(sp)
81108e58:	000d883a 	mov	r6,zero
81108e5c:	000f883a 	mov	r7,zero
81108e60:	980b883a 	mov	r5,r19
81108e64:	d8c03c15 	stw	r3,240(sp)
81108e68:	da003d15 	stw	r8,244(sp)
81108e6c:	1111eac0 	call	81111eac <__eqdf2>
81108e70:	d8c03c17 	ldw	r3,240(sp)
81108e74:	da003d17 	ldw	r8,244(sp)
81108e78:	103f9826 	beq	r2,zero,81108cdc <__reset+0xfb0e8cdc>
81108e7c:	00800044 	movi	r2,1
81108e80:	10c7c83a 	sub	r3,r2,r3
81108e84:	d8c02615 	stw	r3,152(sp)
81108e88:	003f9506 	br	81108ce0 <__reset+0xfb0e8ce0>
81108e8c:	d9002917 	ldw	r4,164(sp)
81108e90:	d8c03217 	ldw	r3,200(sp)
81108e94:	20800044 	addi	r2,r4,1
81108e98:	1885883a 	add	r2,r3,r2
81108e9c:	d8802e15 	stw	r2,184(sp)
81108ea0:	103dbf0e 	bge	r2,zero,811085a0 <__reset+0xfb0e85a0>
81108ea4:	0005883a 	mov	r2,zero
81108ea8:	003dbd06 	br	811085a0 <__reset+0xfb0e85a0>
81108eac:	2000211e 	bne	r4,zero,81108f34 <___vfprintf_internal_r+0x2168>
81108eb0:	9480004c 	andi	r18,r18,1
81108eb4:	90001f1e 	bne	r18,zero,81108f34 <___vfprintf_internal_r+0x2168>
81108eb8:	00800044 	movi	r2,1
81108ebc:	d8802e15 	stw	r2,184(sp)
81108ec0:	003db706 	br	811085a0 <__reset+0xfb0e85a0>
81108ec4:	00800b44 	movi	r2,45
81108ec8:	05adc83a 	sub	r22,zero,r22
81108ecc:	d8802305 	stb	r2,140(sp)
81108ed0:	003f3f06 	br	81108bd0 <__reset+0xfb0e8bd0>
81108ed4:	0005883a 	mov	r2,zero
81108ed8:	003f5206 	br	81108c24 <__reset+0xfb0e8c24>
81108edc:	90a4703a 	and	r18,r18,r2
81108ee0:	903f4e26 	beq	r18,zero,81108c1c <__reset+0xfb0e8c1c>
81108ee4:	003f4a06 	br	81108c10 <__reset+0xfb0e8c10>
81108ee8:	00800084 	movi	r2,2
81108eec:	10c5c83a 	sub	r2,r2,r3
81108ef0:	003f8406 	br	81108d04 <__reset+0xfb0e8d04>
81108ef4:	d8802d17 	ldw	r2,180(sp)
81108ef8:	d9002d17 	ldw	r4,180(sp)
81108efc:	ac400043 	ldbu	r17,1(r21)
81108f00:	10800017 	ldw	r2,0(r2)
81108f04:	582b883a 	mov	r21,r11
81108f08:	d8802915 	stw	r2,164(sp)
81108f0c:	20800104 	addi	r2,r4,4
81108f10:	d9002917 	ldw	r4,164(sp)
81108f14:	d8802d15 	stw	r2,180(sp)
81108f18:	203e7a0e 	bge	r4,zero,81108904 <__reset+0xfb0e8904>
81108f1c:	8c403fcc 	andi	r17,r17,255
81108f20:	00bfffc4 	movi	r2,-1
81108f24:	8c40201c 	xori	r17,r17,128
81108f28:	d8802915 	stw	r2,164(sp)
81108f2c:	8c7fe004 	addi	r17,r17,-128
81108f30:	00380706 	br	81106f50 <__reset+0xfb0e6f50>
81108f34:	d8c02917 	ldw	r3,164(sp)
81108f38:	18c00084 	addi	r3,r3,2
81108f3c:	d8c02e15 	stw	r3,184(sp)
81108f40:	1805883a 	mov	r2,r3
81108f44:	183d960e 	bge	r3,zero,811085a0 <__reset+0xfb0e85a0>
81108f48:	003fd606 	br	81108ea4 <__reset+0xfb0e8ea4>
81108f4c:	0005883a 	mov	r2,zero
81108f50:	003f8e06 	br	81108d8c <__reset+0xfb0e8d8c>
81108f54:	9080004c 	andi	r2,r18,1
81108f58:	103f811e 	bne	r2,zero,81108d60 <__reset+0xfb0e8d60>
81108f5c:	d8802117 	ldw	r2,132(sp)
81108f60:	1405c83a 	sub	r2,r2,r16
81108f64:	d8803315 	stw	r2,204(sp)
81108f68:	b47ef326 	beq	r22,r17,81108b38 <__reset+0xfb0e8b38>
81108f6c:	dd802617 	ldw	r22,152(sp)
81108f70:	003f1106 	br	81108bb8 <__reset+0xfb0e8bb8>
81108f74:	d9c02785 	stb	r7,158(sp)
81108f78:	00390406 	br	8110738c <__reset+0xfb0e738c>
81108f7c:	d9c02785 	stb	r7,158(sp)
81108f80:	0038d306 	br	811072d0 <__reset+0xfb0e72d0>
81108f84:	d9c02785 	stb	r7,158(sp)
81108f88:	003a6106 	br	81107910 <__reset+0xfb0e7910>
81108f8c:	d9c02785 	stb	r7,158(sp)
81108f90:	003af806 	br	81107b74 <__reset+0xfb0e7b74>
81108f94:	0005883a 	mov	r2,zero
81108f98:	003d7e06 	br	81108594 <__reset+0xfb0e8594>
81108f9c:	d8802344 	addi	r2,sp,141
81108fa0:	003f1306 	br	81108bf0 <__reset+0xfb0e8bf0>
81108fa4:	d9c02785 	stb	r7,158(sp)
81108fa8:	00392306 	br	81107438 <__reset+0xfb0e7438>
81108fac:	d9c02785 	stb	r7,158(sp)
81108fb0:	003aa906 	br	81107a58 <__reset+0xfb0e7a58>
81108fb4:	d9c02785 	stb	r7,158(sp)
81108fb8:	003a3d06 	br	811078b0 <__reset+0xfb0e78b0>
81108fbc:	d9c02785 	stb	r7,158(sp)
81108fc0:	003aca06 	br	81107aec <__reset+0xfb0e7aec>

81108fc4 <__vfprintf_internal>:
81108fc4:	00a044b4 	movhi	r2,33042
81108fc8:	10acfa04 	addi	r2,r2,-19480
81108fcc:	300f883a 	mov	r7,r6
81108fd0:	280d883a 	mov	r6,r5
81108fd4:	200b883a 	mov	r5,r4
81108fd8:	11000017 	ldw	r4,0(r2)
81108fdc:	1106dcc1 	jmpi	81106dcc <___vfprintf_internal_r>

81108fe0 <__sbprintf>:
81108fe0:	2880030b 	ldhu	r2,12(r5)
81108fe4:	2ac01917 	ldw	r11,100(r5)
81108fe8:	2a80038b 	ldhu	r10,14(r5)
81108fec:	2a400717 	ldw	r9,28(r5)
81108ff0:	2a000917 	ldw	r8,36(r5)
81108ff4:	defee204 	addi	sp,sp,-1144
81108ff8:	00c10004 	movi	r3,1024
81108ffc:	dc011a15 	stw	r16,1128(sp)
81109000:	10bfff4c 	andi	r2,r2,65533
81109004:	2821883a 	mov	r16,r5
81109008:	d8cb883a 	add	r5,sp,r3
8110900c:	dc811c15 	stw	r18,1136(sp)
81109010:	dc411b15 	stw	r17,1132(sp)
81109014:	dfc11d15 	stw	ra,1140(sp)
81109018:	2025883a 	mov	r18,r4
8110901c:	d881030d 	sth	r2,1036(sp)
81109020:	dac11915 	stw	r11,1124(sp)
81109024:	da81038d 	sth	r10,1038(sp)
81109028:	da410715 	stw	r9,1052(sp)
8110902c:	da010915 	stw	r8,1060(sp)
81109030:	dec10015 	stw	sp,1024(sp)
81109034:	dec10415 	stw	sp,1040(sp)
81109038:	d8c10215 	stw	r3,1032(sp)
8110903c:	d8c10515 	stw	r3,1044(sp)
81109040:	d8010615 	stw	zero,1048(sp)
81109044:	1106dcc0 	call	81106dcc <___vfprintf_internal_r>
81109048:	1023883a 	mov	r17,r2
8110904c:	10000416 	blt	r2,zero,81109060 <__sbprintf+0x80>
81109050:	d9410004 	addi	r5,sp,1024
81109054:	9009883a 	mov	r4,r18
81109058:	110ac940 	call	8110ac94 <_fflush_r>
8110905c:	10000d1e 	bne	r2,zero,81109094 <__sbprintf+0xb4>
81109060:	d881030b 	ldhu	r2,1036(sp)
81109064:	1080100c 	andi	r2,r2,64
81109068:	10000326 	beq	r2,zero,81109078 <__sbprintf+0x98>
8110906c:	8080030b 	ldhu	r2,12(r16)
81109070:	10801014 	ori	r2,r2,64
81109074:	8080030d 	sth	r2,12(r16)
81109078:	8805883a 	mov	r2,r17
8110907c:	dfc11d17 	ldw	ra,1140(sp)
81109080:	dc811c17 	ldw	r18,1136(sp)
81109084:	dc411b17 	ldw	r17,1132(sp)
81109088:	dc011a17 	ldw	r16,1128(sp)
8110908c:	dec11e04 	addi	sp,sp,1144
81109090:	f800283a 	ret
81109094:	047fffc4 	movi	r17,-1
81109098:	003ff106 	br	81109060 <__reset+0xfb0e9060>

8110909c <__swsetup_r>:
8110909c:	00a044b4 	movhi	r2,33042
811090a0:	defffd04 	addi	sp,sp,-12
811090a4:	10acfa04 	addi	r2,r2,-19480
811090a8:	dc400115 	stw	r17,4(sp)
811090ac:	2023883a 	mov	r17,r4
811090b0:	11000017 	ldw	r4,0(r2)
811090b4:	dc000015 	stw	r16,0(sp)
811090b8:	dfc00215 	stw	ra,8(sp)
811090bc:	2821883a 	mov	r16,r5
811090c0:	20000226 	beq	r4,zero,811090cc <__swsetup_r+0x30>
811090c4:	20800e17 	ldw	r2,56(r4)
811090c8:	10003126 	beq	r2,zero,81109190 <__swsetup_r+0xf4>
811090cc:	8080030b 	ldhu	r2,12(r16)
811090d0:	10c0020c 	andi	r3,r2,8
811090d4:	1009883a 	mov	r4,r2
811090d8:	18000f26 	beq	r3,zero,81109118 <__swsetup_r+0x7c>
811090dc:	80c00417 	ldw	r3,16(r16)
811090e0:	18001526 	beq	r3,zero,81109138 <__swsetup_r+0x9c>
811090e4:	1100004c 	andi	r4,r2,1
811090e8:	20001c1e 	bne	r4,zero,8110915c <__swsetup_r+0xc0>
811090ec:	1080008c 	andi	r2,r2,2
811090f0:	1000291e 	bne	r2,zero,81109198 <__swsetup_r+0xfc>
811090f4:	80800517 	ldw	r2,20(r16)
811090f8:	80800215 	stw	r2,8(r16)
811090fc:	18001c26 	beq	r3,zero,81109170 <__swsetup_r+0xd4>
81109100:	0005883a 	mov	r2,zero
81109104:	dfc00217 	ldw	ra,8(sp)
81109108:	dc400117 	ldw	r17,4(sp)
8110910c:	dc000017 	ldw	r16,0(sp)
81109110:	dec00304 	addi	sp,sp,12
81109114:	f800283a 	ret
81109118:	2080040c 	andi	r2,r4,16
8110911c:	10002e26 	beq	r2,zero,811091d8 <__swsetup_r+0x13c>
81109120:	2080010c 	andi	r2,r4,4
81109124:	10001e1e 	bne	r2,zero,811091a0 <__swsetup_r+0x104>
81109128:	80c00417 	ldw	r3,16(r16)
8110912c:	20800214 	ori	r2,r4,8
81109130:	8080030d 	sth	r2,12(r16)
81109134:	183feb1e 	bne	r3,zero,811090e4 <__reset+0xfb0e90e4>
81109138:	1100a00c 	andi	r4,r2,640
8110913c:	01408004 	movi	r5,512
81109140:	217fe826 	beq	r4,r5,811090e4 <__reset+0xfb0e90e4>
81109144:	800b883a 	mov	r5,r16
81109148:	8809883a 	mov	r4,r17
8110914c:	110bc140 	call	8110bc14 <__smakebuf_r>
81109150:	8080030b 	ldhu	r2,12(r16)
81109154:	80c00417 	ldw	r3,16(r16)
81109158:	003fe206 	br	811090e4 <__reset+0xfb0e90e4>
8110915c:	80800517 	ldw	r2,20(r16)
81109160:	80000215 	stw	zero,8(r16)
81109164:	0085c83a 	sub	r2,zero,r2
81109168:	80800615 	stw	r2,24(r16)
8110916c:	183fe41e 	bne	r3,zero,81109100 <__reset+0xfb0e9100>
81109170:	80c0030b 	ldhu	r3,12(r16)
81109174:	0005883a 	mov	r2,zero
81109178:	1900200c 	andi	r4,r3,128
8110917c:	203fe126 	beq	r4,zero,81109104 <__reset+0xfb0e9104>
81109180:	18c01014 	ori	r3,r3,64
81109184:	80c0030d 	sth	r3,12(r16)
81109188:	00bfffc4 	movi	r2,-1
8110918c:	003fdd06 	br	81109104 <__reset+0xfb0e9104>
81109190:	110b0700 	call	8110b070 <__sinit>
81109194:	003fcd06 	br	811090cc <__reset+0xfb0e90cc>
81109198:	0005883a 	mov	r2,zero
8110919c:	003fd606 	br	811090f8 <__reset+0xfb0e90f8>
811091a0:	81400c17 	ldw	r5,48(r16)
811091a4:	28000626 	beq	r5,zero,811091c0 <__swsetup_r+0x124>
811091a8:	80801004 	addi	r2,r16,64
811091ac:	28800326 	beq	r5,r2,811091bc <__swsetup_r+0x120>
811091b0:	8809883a 	mov	r4,r17
811091b4:	110b1e40 	call	8110b1e4 <_free_r>
811091b8:	8100030b 	ldhu	r4,12(r16)
811091bc:	80000c15 	stw	zero,48(r16)
811091c0:	80c00417 	ldw	r3,16(r16)
811091c4:	00bff6c4 	movi	r2,-37
811091c8:	1108703a 	and	r4,r2,r4
811091cc:	80000115 	stw	zero,4(r16)
811091d0:	80c00015 	stw	r3,0(r16)
811091d4:	003fd506 	br	8110912c <__reset+0xfb0e912c>
811091d8:	00800244 	movi	r2,9
811091dc:	88800015 	stw	r2,0(r17)
811091e0:	20801014 	ori	r2,r4,64
811091e4:	8080030d 	sth	r2,12(r16)
811091e8:	00bfffc4 	movi	r2,-1
811091ec:	003fc506 	br	81109104 <__reset+0xfb0e9104>

811091f0 <quorem>:
811091f0:	defff704 	addi	sp,sp,-36
811091f4:	dc800215 	stw	r18,8(sp)
811091f8:	20800417 	ldw	r2,16(r4)
811091fc:	2c800417 	ldw	r18,16(r5)
81109200:	dfc00815 	stw	ra,32(sp)
81109204:	ddc00715 	stw	r23,28(sp)
81109208:	dd800615 	stw	r22,24(sp)
8110920c:	dd400515 	stw	r21,20(sp)
81109210:	dd000415 	stw	r20,16(sp)
81109214:	dcc00315 	stw	r19,12(sp)
81109218:	dc400115 	stw	r17,4(sp)
8110921c:	dc000015 	stw	r16,0(sp)
81109220:	14807116 	blt	r2,r18,811093e8 <quorem+0x1f8>
81109224:	94bfffc4 	addi	r18,r18,-1
81109228:	94ad883a 	add	r22,r18,r18
8110922c:	b5ad883a 	add	r22,r22,r22
81109230:	2c400504 	addi	r17,r5,20
81109234:	8da9883a 	add	r20,r17,r22
81109238:	25400504 	addi	r21,r4,20
8110923c:	282f883a 	mov	r23,r5
81109240:	adad883a 	add	r22,r21,r22
81109244:	a1400017 	ldw	r5,0(r20)
81109248:	2021883a 	mov	r16,r4
8110924c:	b1000017 	ldw	r4,0(r22)
81109250:	29400044 	addi	r5,r5,1
81109254:	110554c0 	call	8110554c <__udivsi3>
81109258:	1027883a 	mov	r19,r2
8110925c:	10002c26 	beq	r2,zero,81109310 <quorem+0x120>
81109260:	a813883a 	mov	r9,r21
81109264:	880b883a 	mov	r5,r17
81109268:	0009883a 	mov	r4,zero
8110926c:	000d883a 	mov	r6,zero
81109270:	2a000017 	ldw	r8,0(r5)
81109274:	49c00017 	ldw	r7,0(r9)
81109278:	29400104 	addi	r5,r5,4
8110927c:	40bfffcc 	andi	r2,r8,65535
81109280:	14c5383a 	mul	r2,r2,r19
81109284:	4010d43a 	srli	r8,r8,16
81109288:	38ffffcc 	andi	r3,r7,65535
8110928c:	1105883a 	add	r2,r2,r4
81109290:	1008d43a 	srli	r4,r2,16
81109294:	44d1383a 	mul	r8,r8,r19
81109298:	198d883a 	add	r6,r3,r6
8110929c:	10ffffcc 	andi	r3,r2,65535
811092a0:	30c7c83a 	sub	r3,r6,r3
811092a4:	380ed43a 	srli	r7,r7,16
811092a8:	4105883a 	add	r2,r8,r4
811092ac:	180dd43a 	srai	r6,r3,16
811092b0:	113fffcc 	andi	r4,r2,65535
811092b4:	390fc83a 	sub	r7,r7,r4
811092b8:	398d883a 	add	r6,r7,r6
811092bc:	300e943a 	slli	r7,r6,16
811092c0:	18ffffcc 	andi	r3,r3,65535
811092c4:	1008d43a 	srli	r4,r2,16
811092c8:	38ceb03a 	or	r7,r7,r3
811092cc:	49c00015 	stw	r7,0(r9)
811092d0:	300dd43a 	srai	r6,r6,16
811092d4:	4a400104 	addi	r9,r9,4
811092d8:	a17fe52e 	bgeu	r20,r5,81109270 <__reset+0xfb0e9270>
811092dc:	b0800017 	ldw	r2,0(r22)
811092e0:	10000b1e 	bne	r2,zero,81109310 <quorem+0x120>
811092e4:	b0bfff04 	addi	r2,r22,-4
811092e8:	a880082e 	bgeu	r21,r2,8110930c <quorem+0x11c>
811092ec:	b0ffff17 	ldw	r3,-4(r22)
811092f0:	18000326 	beq	r3,zero,81109300 <quorem+0x110>
811092f4:	00000506 	br	8110930c <quorem+0x11c>
811092f8:	10c00017 	ldw	r3,0(r2)
811092fc:	1800031e 	bne	r3,zero,8110930c <quorem+0x11c>
81109300:	10bfff04 	addi	r2,r2,-4
81109304:	94bfffc4 	addi	r18,r18,-1
81109308:	a8bffb36 	bltu	r21,r2,811092f8 <__reset+0xfb0e92f8>
8110930c:	84800415 	stw	r18,16(r16)
81109310:	b80b883a 	mov	r5,r23
81109314:	8009883a 	mov	r4,r16
81109318:	110d20c0 	call	8110d20c <__mcmp>
8110931c:	10002616 	blt	r2,zero,811093b8 <quorem+0x1c8>
81109320:	9cc00044 	addi	r19,r19,1
81109324:	a805883a 	mov	r2,r21
81109328:	000b883a 	mov	r5,zero
8110932c:	11000017 	ldw	r4,0(r2)
81109330:	89800017 	ldw	r6,0(r17)
81109334:	10800104 	addi	r2,r2,4
81109338:	20ffffcc 	andi	r3,r4,65535
8110933c:	194b883a 	add	r5,r3,r5
81109340:	30ffffcc 	andi	r3,r6,65535
81109344:	28c7c83a 	sub	r3,r5,r3
81109348:	300cd43a 	srli	r6,r6,16
8110934c:	2008d43a 	srli	r4,r4,16
81109350:	180bd43a 	srai	r5,r3,16
81109354:	18ffffcc 	andi	r3,r3,65535
81109358:	2189c83a 	sub	r4,r4,r6
8110935c:	2149883a 	add	r4,r4,r5
81109360:	200c943a 	slli	r6,r4,16
81109364:	8c400104 	addi	r17,r17,4
81109368:	200bd43a 	srai	r5,r4,16
8110936c:	30c6b03a 	or	r3,r6,r3
81109370:	10ffff15 	stw	r3,-4(r2)
81109374:	a47fed2e 	bgeu	r20,r17,8110932c <__reset+0xfb0e932c>
81109378:	9485883a 	add	r2,r18,r18
8110937c:	1085883a 	add	r2,r2,r2
81109380:	a887883a 	add	r3,r21,r2
81109384:	18800017 	ldw	r2,0(r3)
81109388:	10000b1e 	bne	r2,zero,811093b8 <quorem+0x1c8>
8110938c:	18bfff04 	addi	r2,r3,-4
81109390:	a880082e 	bgeu	r21,r2,811093b4 <quorem+0x1c4>
81109394:	18ffff17 	ldw	r3,-4(r3)
81109398:	18000326 	beq	r3,zero,811093a8 <quorem+0x1b8>
8110939c:	00000506 	br	811093b4 <quorem+0x1c4>
811093a0:	10c00017 	ldw	r3,0(r2)
811093a4:	1800031e 	bne	r3,zero,811093b4 <quorem+0x1c4>
811093a8:	10bfff04 	addi	r2,r2,-4
811093ac:	94bfffc4 	addi	r18,r18,-1
811093b0:	a8bffb36 	bltu	r21,r2,811093a0 <__reset+0xfb0e93a0>
811093b4:	84800415 	stw	r18,16(r16)
811093b8:	9805883a 	mov	r2,r19
811093bc:	dfc00817 	ldw	ra,32(sp)
811093c0:	ddc00717 	ldw	r23,28(sp)
811093c4:	dd800617 	ldw	r22,24(sp)
811093c8:	dd400517 	ldw	r21,20(sp)
811093cc:	dd000417 	ldw	r20,16(sp)
811093d0:	dcc00317 	ldw	r19,12(sp)
811093d4:	dc800217 	ldw	r18,8(sp)
811093d8:	dc400117 	ldw	r17,4(sp)
811093dc:	dc000017 	ldw	r16,0(sp)
811093e0:	dec00904 	addi	sp,sp,36
811093e4:	f800283a 	ret
811093e8:	0005883a 	mov	r2,zero
811093ec:	003ff306 	br	811093bc <__reset+0xfb0e93bc>

811093f0 <_dtoa_r>:
811093f0:	20801017 	ldw	r2,64(r4)
811093f4:	deffde04 	addi	sp,sp,-136
811093f8:	df002015 	stw	fp,128(sp)
811093fc:	dcc01b15 	stw	r19,108(sp)
81109400:	dc801a15 	stw	r18,104(sp)
81109404:	dc401915 	stw	r17,100(sp)
81109408:	dc001815 	stw	r16,96(sp)
8110940c:	dfc02115 	stw	ra,132(sp)
81109410:	ddc01f15 	stw	r23,124(sp)
81109414:	dd801e15 	stw	r22,120(sp)
81109418:	dd401d15 	stw	r21,116(sp)
8110941c:	dd001c15 	stw	r20,112(sp)
81109420:	d9c00315 	stw	r7,12(sp)
81109424:	2039883a 	mov	fp,r4
81109428:	3023883a 	mov	r17,r6
8110942c:	2825883a 	mov	r18,r5
81109430:	dc002417 	ldw	r16,144(sp)
81109434:	3027883a 	mov	r19,r6
81109438:	10000826 	beq	r2,zero,8110945c <_dtoa_r+0x6c>
8110943c:	21801117 	ldw	r6,68(r4)
81109440:	00c00044 	movi	r3,1
81109444:	100b883a 	mov	r5,r2
81109448:	1986983a 	sll	r3,r3,r6
8110944c:	11800115 	stw	r6,4(r2)
81109450:	10c00215 	stw	r3,8(r2)
81109454:	110c9ec0 	call	8110c9ec <_Bfree>
81109458:	e0001015 	stw	zero,64(fp)
8110945c:	88002e16 	blt	r17,zero,81109518 <_dtoa_r+0x128>
81109460:	80000015 	stw	zero,0(r16)
81109464:	889ffc2c 	andhi	r2,r17,32752
81109468:	00dffc34 	movhi	r3,32752
8110946c:	10c01c26 	beq	r2,r3,811094e0 <_dtoa_r+0xf0>
81109470:	000d883a 	mov	r6,zero
81109474:	000f883a 	mov	r7,zero
81109478:	9009883a 	mov	r4,r18
8110947c:	980b883a 	mov	r5,r19
81109480:	1111eac0 	call	81111eac <__eqdf2>
81109484:	10002b1e 	bne	r2,zero,81109534 <_dtoa_r+0x144>
81109488:	d9c02317 	ldw	r7,140(sp)
8110948c:	00800044 	movi	r2,1
81109490:	38800015 	stw	r2,0(r7)
81109494:	d8802517 	ldw	r2,148(sp)
81109498:	10019e26 	beq	r2,zero,81109b14 <_dtoa_r+0x724>
8110949c:	d8c02517 	ldw	r3,148(sp)
811094a0:	00a044b4 	movhi	r2,33042
811094a4:	10a50444 	addi	r2,r2,-27631
811094a8:	18800015 	stw	r2,0(r3)
811094ac:	10bfffc4 	addi	r2,r2,-1
811094b0:	dfc02117 	ldw	ra,132(sp)
811094b4:	df002017 	ldw	fp,128(sp)
811094b8:	ddc01f17 	ldw	r23,124(sp)
811094bc:	dd801e17 	ldw	r22,120(sp)
811094c0:	dd401d17 	ldw	r21,116(sp)
811094c4:	dd001c17 	ldw	r20,112(sp)
811094c8:	dcc01b17 	ldw	r19,108(sp)
811094cc:	dc801a17 	ldw	r18,104(sp)
811094d0:	dc401917 	ldw	r17,100(sp)
811094d4:	dc001817 	ldw	r16,96(sp)
811094d8:	dec02204 	addi	sp,sp,136
811094dc:	f800283a 	ret
811094e0:	d8c02317 	ldw	r3,140(sp)
811094e4:	0089c3c4 	movi	r2,9999
811094e8:	18800015 	stw	r2,0(r3)
811094ec:	90017726 	beq	r18,zero,81109acc <_dtoa_r+0x6dc>
811094f0:	00a044b4 	movhi	r2,33042
811094f4:	10a51004 	addi	r2,r2,-27584
811094f8:	d9002517 	ldw	r4,148(sp)
811094fc:	203fec26 	beq	r4,zero,811094b0 <__reset+0xfb0e94b0>
81109500:	10c000c7 	ldb	r3,3(r2)
81109504:	1801781e 	bne	r3,zero,81109ae8 <_dtoa_r+0x6f8>
81109508:	10c000c4 	addi	r3,r2,3
8110950c:	d9802517 	ldw	r6,148(sp)
81109510:	30c00015 	stw	r3,0(r6)
81109514:	003fe606 	br	811094b0 <__reset+0xfb0e94b0>
81109518:	04e00034 	movhi	r19,32768
8110951c:	9cffffc4 	addi	r19,r19,-1
81109520:	00800044 	movi	r2,1
81109524:	8ce6703a 	and	r19,r17,r19
81109528:	80800015 	stw	r2,0(r16)
8110952c:	9823883a 	mov	r17,r19
81109530:	003fcc06 	br	81109464 <__reset+0xfb0e9464>
81109534:	d8800204 	addi	r2,sp,8
81109538:	d8800015 	stw	r2,0(sp)
8110953c:	d9c00104 	addi	r7,sp,4
81109540:	900b883a 	mov	r5,r18
81109544:	980d883a 	mov	r6,r19
81109548:	e009883a 	mov	r4,fp
8110954c:	8820d53a 	srli	r16,r17,20
81109550:	110d5d80 	call	8110d5d8 <__d2b>
81109554:	d8800915 	stw	r2,36(sp)
81109558:	8001651e 	bne	r16,zero,81109af0 <_dtoa_r+0x700>
8110955c:	dd800217 	ldw	r22,8(sp)
81109560:	dc000117 	ldw	r16,4(sp)
81109564:	00800804 	movi	r2,32
81109568:	b421883a 	add	r16,r22,r16
8110956c:	80c10c84 	addi	r3,r16,1074
81109570:	10c2d10e 	bge	r2,r3,8110a0b8 <_dtoa_r+0xcc8>
81109574:	00801004 	movi	r2,64
81109578:	81010484 	addi	r4,r16,1042
8110957c:	10c7c83a 	sub	r3,r2,r3
81109580:	9108d83a 	srl	r4,r18,r4
81109584:	88e2983a 	sll	r17,r17,r3
81109588:	2448b03a 	or	r4,r4,r17
8110958c:	1112b5c0 	call	81112b5c <__floatunsidf>
81109590:	017f8434 	movhi	r5,65040
81109594:	01800044 	movi	r6,1
81109598:	1009883a 	mov	r4,r2
8110959c:	194b883a 	add	r5,r3,r5
811095a0:	843fffc4 	addi	r16,r16,-1
811095a4:	d9801115 	stw	r6,68(sp)
811095a8:	000d883a 	mov	r6,zero
811095ac:	01cffe34 	movhi	r7,16376
811095b0:	11121040 	call	81112104 <__subdf3>
811095b4:	0198dbf4 	movhi	r6,25455
811095b8:	01cff4f4 	movhi	r7,16339
811095bc:	3190d844 	addi	r6,r6,17249
811095c0:	39e1e9c4 	addi	r7,r7,-30809
811095c4:	1009883a 	mov	r4,r2
811095c8:	180b883a 	mov	r5,r3
811095cc:	11060580 	call	81106058 <__muldf3>
811095d0:	01a2d874 	movhi	r6,35681
811095d4:	01cff1f4 	movhi	r7,16327
811095d8:	31b22cc4 	addi	r6,r6,-14157
811095dc:	39e28a04 	addi	r7,r7,-30168
811095e0:	180b883a 	mov	r5,r3
811095e4:	1009883a 	mov	r4,r2
811095e8:	1110d180 	call	81110d18 <__adddf3>
811095ec:	8009883a 	mov	r4,r16
811095f0:	1029883a 	mov	r20,r2
811095f4:	1823883a 	mov	r17,r3
811095f8:	1112a800 	call	81112a80 <__floatsidf>
811095fc:	019427f4 	movhi	r6,20639
81109600:	01cff4f4 	movhi	r7,16339
81109604:	319e7ec4 	addi	r6,r6,31227
81109608:	39d104c4 	addi	r7,r7,17427
8110960c:	1009883a 	mov	r4,r2
81109610:	180b883a 	mov	r5,r3
81109614:	11060580 	call	81106058 <__muldf3>
81109618:	100d883a 	mov	r6,r2
8110961c:	180f883a 	mov	r7,r3
81109620:	a009883a 	mov	r4,r20
81109624:	880b883a 	mov	r5,r17
81109628:	1110d180 	call	81110d18 <__adddf3>
8110962c:	1009883a 	mov	r4,r2
81109630:	180b883a 	mov	r5,r3
81109634:	1029883a 	mov	r20,r2
81109638:	1823883a 	mov	r17,r3
8110963c:	1112a000 	call	81112a00 <__fixdfsi>
81109640:	000d883a 	mov	r6,zero
81109644:	000f883a 	mov	r7,zero
81109648:	a009883a 	mov	r4,r20
8110964c:	880b883a 	mov	r5,r17
81109650:	d8800515 	stw	r2,20(sp)
81109654:	11120100 	call	81112010 <__ledf2>
81109658:	10028716 	blt	r2,zero,8110a078 <_dtoa_r+0xc88>
8110965c:	d8c00517 	ldw	r3,20(sp)
81109660:	00800584 	movi	r2,22
81109664:	10c27536 	bltu	r2,r3,8110a03c <_dtoa_r+0xc4c>
81109668:	180490fa 	slli	r2,r3,3
8110966c:	00e044b4 	movhi	r3,33042
81109670:	18e52c04 	addi	r3,r3,-27472
81109674:	1885883a 	add	r2,r3,r2
81109678:	11000017 	ldw	r4,0(r2)
8110967c:	11400117 	ldw	r5,4(r2)
81109680:	900d883a 	mov	r6,r18
81109684:	980f883a 	mov	r7,r19
81109688:	1111f340 	call	81111f34 <__gedf2>
8110968c:	00828d0e 	bge	zero,r2,8110a0c4 <_dtoa_r+0xcd4>
81109690:	d9000517 	ldw	r4,20(sp)
81109694:	d8000e15 	stw	zero,56(sp)
81109698:	213fffc4 	addi	r4,r4,-1
8110969c:	d9000515 	stw	r4,20(sp)
811096a0:	b42dc83a 	sub	r22,r22,r16
811096a4:	b5bfffc4 	addi	r22,r22,-1
811096a8:	b0026f16 	blt	r22,zero,8110a068 <_dtoa_r+0xc78>
811096ac:	d8000815 	stw	zero,32(sp)
811096b0:	d9c00517 	ldw	r7,20(sp)
811096b4:	38026416 	blt	r7,zero,8110a048 <_dtoa_r+0xc58>
811096b8:	b1ed883a 	add	r22,r22,r7
811096bc:	d9c00d15 	stw	r7,52(sp)
811096c0:	d8000a15 	stw	zero,40(sp)
811096c4:	d9800317 	ldw	r6,12(sp)
811096c8:	00800244 	movi	r2,9
811096cc:	11811436 	bltu	r2,r6,81109b20 <_dtoa_r+0x730>
811096d0:	00800144 	movi	r2,5
811096d4:	1184e10e 	bge	r2,r6,8110aa5c <_dtoa_r+0x166c>
811096d8:	31bfff04 	addi	r6,r6,-4
811096dc:	d9800315 	stw	r6,12(sp)
811096e0:	0023883a 	mov	r17,zero
811096e4:	d9800317 	ldw	r6,12(sp)
811096e8:	008000c4 	movi	r2,3
811096ec:	30836726 	beq	r6,r2,8110a48c <_dtoa_r+0x109c>
811096f0:	1183410e 	bge	r2,r6,8110a3f8 <_dtoa_r+0x1008>
811096f4:	d9c00317 	ldw	r7,12(sp)
811096f8:	00800104 	movi	r2,4
811096fc:	38827c26 	beq	r7,r2,8110a0f0 <_dtoa_r+0xd00>
81109700:	00800144 	movi	r2,5
81109704:	3884c41e 	bne	r7,r2,8110aa18 <_dtoa_r+0x1628>
81109708:	00800044 	movi	r2,1
8110970c:	d8800b15 	stw	r2,44(sp)
81109710:	d8c00517 	ldw	r3,20(sp)
81109714:	d9002217 	ldw	r4,136(sp)
81109718:	1907883a 	add	r3,r3,r4
8110971c:	19800044 	addi	r6,r3,1
81109720:	d8c00c15 	stw	r3,48(sp)
81109724:	d9800615 	stw	r6,24(sp)
81109728:	0183a40e 	bge	zero,r6,8110a5bc <_dtoa_r+0x11cc>
8110972c:	d9800617 	ldw	r6,24(sp)
81109730:	3021883a 	mov	r16,r6
81109734:	e0001115 	stw	zero,68(fp)
81109738:	008005c4 	movi	r2,23
8110973c:	1184c92e 	bgeu	r2,r6,8110aa64 <_dtoa_r+0x1674>
81109740:	00c00044 	movi	r3,1
81109744:	00800104 	movi	r2,4
81109748:	1085883a 	add	r2,r2,r2
8110974c:	11000504 	addi	r4,r2,20
81109750:	180b883a 	mov	r5,r3
81109754:	18c00044 	addi	r3,r3,1
81109758:	313ffb2e 	bgeu	r6,r4,81109748 <__reset+0xfb0e9748>
8110975c:	e1401115 	stw	r5,68(fp)
81109760:	e009883a 	mov	r4,fp
81109764:	110c9440 	call	8110c944 <_Balloc>
81109768:	d8800715 	stw	r2,28(sp)
8110976c:	e0801015 	stw	r2,64(fp)
81109770:	00800384 	movi	r2,14
81109774:	1400f736 	bltu	r2,r16,81109b54 <_dtoa_r+0x764>
81109778:	8800f626 	beq	r17,zero,81109b54 <_dtoa_r+0x764>
8110977c:	d9c00517 	ldw	r7,20(sp)
81109780:	01c39a0e 	bge	zero,r7,8110a5ec <_dtoa_r+0x11fc>
81109784:	388003cc 	andi	r2,r7,15
81109788:	100490fa 	slli	r2,r2,3
8110978c:	382bd13a 	srai	r21,r7,4
81109790:	00e044b4 	movhi	r3,33042
81109794:	18e52c04 	addi	r3,r3,-27472
81109798:	1885883a 	add	r2,r3,r2
8110979c:	a8c0040c 	andi	r3,r21,16
811097a0:	12400017 	ldw	r9,0(r2)
811097a4:	12000117 	ldw	r8,4(r2)
811097a8:	18037926 	beq	r3,zero,8110a590 <_dtoa_r+0x11a0>
811097ac:	00a044b4 	movhi	r2,33042
811097b0:	10a52204 	addi	r2,r2,-27512
811097b4:	11800817 	ldw	r6,32(r2)
811097b8:	11c00917 	ldw	r7,36(r2)
811097bc:	9009883a 	mov	r4,r18
811097c0:	980b883a 	mov	r5,r19
811097c4:	da001715 	stw	r8,92(sp)
811097c8:	da401615 	stw	r9,88(sp)
811097cc:	11115c40 	call	811115c4 <__divdf3>
811097d0:	da001717 	ldw	r8,92(sp)
811097d4:	da401617 	ldw	r9,88(sp)
811097d8:	ad4003cc 	andi	r21,r21,15
811097dc:	040000c4 	movi	r16,3
811097e0:	1023883a 	mov	r17,r2
811097e4:	1829883a 	mov	r20,r3
811097e8:	a8001126 	beq	r21,zero,81109830 <_dtoa_r+0x440>
811097ec:	05e044b4 	movhi	r23,33042
811097f0:	bde52204 	addi	r23,r23,-27512
811097f4:	4805883a 	mov	r2,r9
811097f8:	4007883a 	mov	r3,r8
811097fc:	a980004c 	andi	r6,r21,1
81109800:	1009883a 	mov	r4,r2
81109804:	a82bd07a 	srai	r21,r21,1
81109808:	180b883a 	mov	r5,r3
8110980c:	30000426 	beq	r6,zero,81109820 <_dtoa_r+0x430>
81109810:	b9800017 	ldw	r6,0(r23)
81109814:	b9c00117 	ldw	r7,4(r23)
81109818:	84000044 	addi	r16,r16,1
8110981c:	11060580 	call	81106058 <__muldf3>
81109820:	bdc00204 	addi	r23,r23,8
81109824:	a83ff51e 	bne	r21,zero,811097fc <__reset+0xfb0e97fc>
81109828:	1013883a 	mov	r9,r2
8110982c:	1811883a 	mov	r8,r3
81109830:	480d883a 	mov	r6,r9
81109834:	400f883a 	mov	r7,r8
81109838:	8809883a 	mov	r4,r17
8110983c:	a00b883a 	mov	r5,r20
81109840:	11115c40 	call	811115c4 <__divdf3>
81109844:	d8800f15 	stw	r2,60(sp)
81109848:	d8c01015 	stw	r3,64(sp)
8110984c:	d8c00e17 	ldw	r3,56(sp)
81109850:	18000626 	beq	r3,zero,8110986c <_dtoa_r+0x47c>
81109854:	d9000f17 	ldw	r4,60(sp)
81109858:	d9401017 	ldw	r5,64(sp)
8110985c:	000d883a 	mov	r6,zero
81109860:	01cffc34 	movhi	r7,16368
81109864:	11120100 	call	81112010 <__ledf2>
81109868:	10040b16 	blt	r2,zero,8110a898 <_dtoa_r+0x14a8>
8110986c:	8009883a 	mov	r4,r16
81109870:	1112a800 	call	81112a80 <__floatsidf>
81109874:	d9800f17 	ldw	r6,60(sp)
81109878:	d9c01017 	ldw	r7,64(sp)
8110987c:	1009883a 	mov	r4,r2
81109880:	180b883a 	mov	r5,r3
81109884:	11060580 	call	81106058 <__muldf3>
81109888:	000d883a 	mov	r6,zero
8110988c:	01d00734 	movhi	r7,16412
81109890:	1009883a 	mov	r4,r2
81109894:	180b883a 	mov	r5,r3
81109898:	1110d180 	call	81110d18 <__adddf3>
8110989c:	1021883a 	mov	r16,r2
811098a0:	d8800617 	ldw	r2,24(sp)
811098a4:	047f3034 	movhi	r17,64704
811098a8:	1c63883a 	add	r17,r3,r17
811098ac:	10031826 	beq	r2,zero,8110a510 <_dtoa_r+0x1120>
811098b0:	d8c00517 	ldw	r3,20(sp)
811098b4:	db000617 	ldw	r12,24(sp)
811098b8:	d8c01315 	stw	r3,76(sp)
811098bc:	d9000b17 	ldw	r4,44(sp)
811098c0:	20038f26 	beq	r4,zero,8110a700 <_dtoa_r+0x1310>
811098c4:	60bfffc4 	addi	r2,r12,-1
811098c8:	100490fa 	slli	r2,r2,3
811098cc:	00e044b4 	movhi	r3,33042
811098d0:	18e52c04 	addi	r3,r3,-27472
811098d4:	1885883a 	add	r2,r3,r2
811098d8:	11800017 	ldw	r6,0(r2)
811098dc:	11c00117 	ldw	r7,4(r2)
811098e0:	d8800717 	ldw	r2,28(sp)
811098e4:	0009883a 	mov	r4,zero
811098e8:	014ff834 	movhi	r5,16352
811098ec:	db001615 	stw	r12,88(sp)
811098f0:	15c00044 	addi	r23,r2,1
811098f4:	11115c40 	call	811115c4 <__divdf3>
811098f8:	800d883a 	mov	r6,r16
811098fc:	880f883a 	mov	r7,r17
81109900:	1009883a 	mov	r4,r2
81109904:	180b883a 	mov	r5,r3
81109908:	11121040 	call	81112104 <__subdf3>
8110990c:	d9401017 	ldw	r5,64(sp)
81109910:	d9000f17 	ldw	r4,60(sp)
81109914:	102b883a 	mov	r21,r2
81109918:	d8c01215 	stw	r3,72(sp)
8110991c:	1112a000 	call	81112a00 <__fixdfsi>
81109920:	1009883a 	mov	r4,r2
81109924:	1029883a 	mov	r20,r2
81109928:	1112a800 	call	81112a80 <__floatsidf>
8110992c:	d9000f17 	ldw	r4,60(sp)
81109930:	d9401017 	ldw	r5,64(sp)
81109934:	100d883a 	mov	r6,r2
81109938:	180f883a 	mov	r7,r3
8110993c:	11121040 	call	81112104 <__subdf3>
81109940:	1823883a 	mov	r17,r3
81109944:	d8c00717 	ldw	r3,28(sp)
81109948:	d9401217 	ldw	r5,72(sp)
8110994c:	a2000c04 	addi	r8,r20,48
81109950:	1021883a 	mov	r16,r2
81109954:	1a000005 	stb	r8,0(r3)
81109958:	800d883a 	mov	r6,r16
8110995c:	880f883a 	mov	r7,r17
81109960:	a809883a 	mov	r4,r21
81109964:	4029883a 	mov	r20,r8
81109968:	1111f340 	call	81111f34 <__gedf2>
8110996c:	00841d16 	blt	zero,r2,8110a9e4 <_dtoa_r+0x15f4>
81109970:	800d883a 	mov	r6,r16
81109974:	880f883a 	mov	r7,r17
81109978:	0009883a 	mov	r4,zero
8110997c:	014ffc34 	movhi	r5,16368
81109980:	11121040 	call	81112104 <__subdf3>
81109984:	d9401217 	ldw	r5,72(sp)
81109988:	100d883a 	mov	r6,r2
8110998c:	180f883a 	mov	r7,r3
81109990:	a809883a 	mov	r4,r21
81109994:	1111f340 	call	81111f34 <__gedf2>
81109998:	db001617 	ldw	r12,88(sp)
8110999c:	00840e16 	blt	zero,r2,8110a9d8 <_dtoa_r+0x15e8>
811099a0:	00800044 	movi	r2,1
811099a4:	13006b0e 	bge	r2,r12,81109b54 <_dtoa_r+0x764>
811099a8:	d9000717 	ldw	r4,28(sp)
811099ac:	dd800f15 	stw	r22,60(sp)
811099b0:	dcc01015 	stw	r19,64(sp)
811099b4:	2319883a 	add	r12,r4,r12
811099b8:	dcc01217 	ldw	r19,72(sp)
811099bc:	602d883a 	mov	r22,r12
811099c0:	dc801215 	stw	r18,72(sp)
811099c4:	b825883a 	mov	r18,r23
811099c8:	00000906 	br	811099f0 <_dtoa_r+0x600>
811099cc:	11121040 	call	81112104 <__subdf3>
811099d0:	a80d883a 	mov	r6,r21
811099d4:	980f883a 	mov	r7,r19
811099d8:	1009883a 	mov	r4,r2
811099dc:	180b883a 	mov	r5,r3
811099e0:	11120100 	call	81112010 <__ledf2>
811099e4:	1003e816 	blt	r2,zero,8110a988 <_dtoa_r+0x1598>
811099e8:	b825883a 	mov	r18,r23
811099ec:	bd83e926 	beq	r23,r22,8110a994 <_dtoa_r+0x15a4>
811099f0:	a809883a 	mov	r4,r21
811099f4:	980b883a 	mov	r5,r19
811099f8:	000d883a 	mov	r6,zero
811099fc:	01d00934 	movhi	r7,16420
81109a00:	11060580 	call	81106058 <__muldf3>
81109a04:	000d883a 	mov	r6,zero
81109a08:	01d00934 	movhi	r7,16420
81109a0c:	8009883a 	mov	r4,r16
81109a10:	880b883a 	mov	r5,r17
81109a14:	102b883a 	mov	r21,r2
81109a18:	1827883a 	mov	r19,r3
81109a1c:	11060580 	call	81106058 <__muldf3>
81109a20:	180b883a 	mov	r5,r3
81109a24:	1009883a 	mov	r4,r2
81109a28:	1821883a 	mov	r16,r3
81109a2c:	1023883a 	mov	r17,r2
81109a30:	1112a000 	call	81112a00 <__fixdfsi>
81109a34:	1009883a 	mov	r4,r2
81109a38:	1029883a 	mov	r20,r2
81109a3c:	1112a800 	call	81112a80 <__floatsidf>
81109a40:	8809883a 	mov	r4,r17
81109a44:	800b883a 	mov	r5,r16
81109a48:	100d883a 	mov	r6,r2
81109a4c:	180f883a 	mov	r7,r3
81109a50:	11121040 	call	81112104 <__subdf3>
81109a54:	a5000c04 	addi	r20,r20,48
81109a58:	a80d883a 	mov	r6,r21
81109a5c:	980f883a 	mov	r7,r19
81109a60:	1009883a 	mov	r4,r2
81109a64:	180b883a 	mov	r5,r3
81109a68:	95000005 	stb	r20,0(r18)
81109a6c:	1021883a 	mov	r16,r2
81109a70:	1823883a 	mov	r17,r3
81109a74:	11120100 	call	81112010 <__ledf2>
81109a78:	bdc00044 	addi	r23,r23,1
81109a7c:	800d883a 	mov	r6,r16
81109a80:	880f883a 	mov	r7,r17
81109a84:	0009883a 	mov	r4,zero
81109a88:	014ffc34 	movhi	r5,16368
81109a8c:	103fcf0e 	bge	r2,zero,811099cc <__reset+0xfb0e99cc>
81109a90:	d8c01317 	ldw	r3,76(sp)
81109a94:	d8c00515 	stw	r3,20(sp)
81109a98:	d9400917 	ldw	r5,36(sp)
81109a9c:	e009883a 	mov	r4,fp
81109aa0:	110c9ec0 	call	8110c9ec <_Bfree>
81109aa4:	d9000517 	ldw	r4,20(sp)
81109aa8:	d9802317 	ldw	r6,140(sp)
81109aac:	d9c02517 	ldw	r7,148(sp)
81109ab0:	b8000005 	stb	zero,0(r23)
81109ab4:	20800044 	addi	r2,r4,1
81109ab8:	30800015 	stw	r2,0(r6)
81109abc:	3802aa26 	beq	r7,zero,8110a568 <_dtoa_r+0x1178>
81109ac0:	3dc00015 	stw	r23,0(r7)
81109ac4:	d8800717 	ldw	r2,28(sp)
81109ac8:	003e7906 	br	811094b0 <__reset+0xfb0e94b0>
81109acc:	00800434 	movhi	r2,16
81109ad0:	10bfffc4 	addi	r2,r2,-1
81109ad4:	88a2703a 	and	r17,r17,r2
81109ad8:	883e851e 	bne	r17,zero,811094f0 <__reset+0xfb0e94f0>
81109adc:	00a044b4 	movhi	r2,33042
81109ae0:	10a50d04 	addi	r2,r2,-27596
81109ae4:	003e8406 	br	811094f8 <__reset+0xfb0e94f8>
81109ae8:	10c00204 	addi	r3,r2,8
81109aec:	003e8706 	br	8110950c <__reset+0xfb0e950c>
81109af0:	01400434 	movhi	r5,16
81109af4:	297fffc4 	addi	r5,r5,-1
81109af8:	994a703a 	and	r5,r19,r5
81109afc:	9009883a 	mov	r4,r18
81109b00:	843f0044 	addi	r16,r16,-1023
81109b04:	294ffc34 	orhi	r5,r5,16368
81109b08:	dd800217 	ldw	r22,8(sp)
81109b0c:	d8001115 	stw	zero,68(sp)
81109b10:	003ea506 	br	811095a8 <__reset+0xfb0e95a8>
81109b14:	00a044b4 	movhi	r2,33042
81109b18:	10a50404 	addi	r2,r2,-27632
81109b1c:	003e6406 	br	811094b0 <__reset+0xfb0e94b0>
81109b20:	e0001115 	stw	zero,68(fp)
81109b24:	000b883a 	mov	r5,zero
81109b28:	e009883a 	mov	r4,fp
81109b2c:	110c9440 	call	8110c944 <_Balloc>
81109b30:	01bfffc4 	movi	r6,-1
81109b34:	01c00044 	movi	r7,1
81109b38:	d8800715 	stw	r2,28(sp)
81109b3c:	d9800c15 	stw	r6,48(sp)
81109b40:	e0801015 	stw	r2,64(fp)
81109b44:	d8000315 	stw	zero,12(sp)
81109b48:	d9c00b15 	stw	r7,44(sp)
81109b4c:	d9800615 	stw	r6,24(sp)
81109b50:	d8002215 	stw	zero,136(sp)
81109b54:	d8800117 	ldw	r2,4(sp)
81109b58:	10008916 	blt	r2,zero,81109d80 <_dtoa_r+0x990>
81109b5c:	d9000517 	ldw	r4,20(sp)
81109b60:	00c00384 	movi	r3,14
81109b64:	19008616 	blt	r3,r4,81109d80 <_dtoa_r+0x990>
81109b68:	200490fa 	slli	r2,r4,3
81109b6c:	00e044b4 	movhi	r3,33042
81109b70:	d9802217 	ldw	r6,136(sp)
81109b74:	18e52c04 	addi	r3,r3,-27472
81109b78:	1885883a 	add	r2,r3,r2
81109b7c:	14000017 	ldw	r16,0(r2)
81109b80:	14400117 	ldw	r17,4(r2)
81109b84:	30016316 	blt	r6,zero,8110a114 <_dtoa_r+0xd24>
81109b88:	800d883a 	mov	r6,r16
81109b8c:	880f883a 	mov	r7,r17
81109b90:	9009883a 	mov	r4,r18
81109b94:	980b883a 	mov	r5,r19
81109b98:	11115c40 	call	811115c4 <__divdf3>
81109b9c:	180b883a 	mov	r5,r3
81109ba0:	1009883a 	mov	r4,r2
81109ba4:	1112a000 	call	81112a00 <__fixdfsi>
81109ba8:	1009883a 	mov	r4,r2
81109bac:	102b883a 	mov	r21,r2
81109bb0:	1112a800 	call	81112a80 <__floatsidf>
81109bb4:	800d883a 	mov	r6,r16
81109bb8:	880f883a 	mov	r7,r17
81109bbc:	1009883a 	mov	r4,r2
81109bc0:	180b883a 	mov	r5,r3
81109bc4:	11060580 	call	81106058 <__muldf3>
81109bc8:	100d883a 	mov	r6,r2
81109bcc:	180f883a 	mov	r7,r3
81109bd0:	9009883a 	mov	r4,r18
81109bd4:	980b883a 	mov	r5,r19
81109bd8:	11121040 	call	81112104 <__subdf3>
81109bdc:	d9c00717 	ldw	r7,28(sp)
81109be0:	1009883a 	mov	r4,r2
81109be4:	a8800c04 	addi	r2,r21,48
81109be8:	38800005 	stb	r2,0(r7)
81109bec:	3dc00044 	addi	r23,r7,1
81109bf0:	d9c00617 	ldw	r7,24(sp)
81109bf4:	01800044 	movi	r6,1
81109bf8:	180b883a 	mov	r5,r3
81109bfc:	2005883a 	mov	r2,r4
81109c00:	39803826 	beq	r7,r6,81109ce4 <_dtoa_r+0x8f4>
81109c04:	000d883a 	mov	r6,zero
81109c08:	01d00934 	movhi	r7,16420
81109c0c:	11060580 	call	81106058 <__muldf3>
81109c10:	000d883a 	mov	r6,zero
81109c14:	000f883a 	mov	r7,zero
81109c18:	1009883a 	mov	r4,r2
81109c1c:	180b883a 	mov	r5,r3
81109c20:	1025883a 	mov	r18,r2
81109c24:	1827883a 	mov	r19,r3
81109c28:	1111eac0 	call	81111eac <__eqdf2>
81109c2c:	103f9a26 	beq	r2,zero,81109a98 <__reset+0xfb0e9a98>
81109c30:	d9c00617 	ldw	r7,24(sp)
81109c34:	d8c00717 	ldw	r3,28(sp)
81109c38:	b829883a 	mov	r20,r23
81109c3c:	38bfffc4 	addi	r2,r7,-1
81109c40:	18ad883a 	add	r22,r3,r2
81109c44:	00000a06 	br	81109c70 <_dtoa_r+0x880>
81109c48:	11060580 	call	81106058 <__muldf3>
81109c4c:	000d883a 	mov	r6,zero
81109c50:	000f883a 	mov	r7,zero
81109c54:	1009883a 	mov	r4,r2
81109c58:	180b883a 	mov	r5,r3
81109c5c:	1025883a 	mov	r18,r2
81109c60:	1827883a 	mov	r19,r3
81109c64:	b829883a 	mov	r20,r23
81109c68:	1111eac0 	call	81111eac <__eqdf2>
81109c6c:	103f8a26 	beq	r2,zero,81109a98 <__reset+0xfb0e9a98>
81109c70:	800d883a 	mov	r6,r16
81109c74:	880f883a 	mov	r7,r17
81109c78:	9009883a 	mov	r4,r18
81109c7c:	980b883a 	mov	r5,r19
81109c80:	11115c40 	call	811115c4 <__divdf3>
81109c84:	180b883a 	mov	r5,r3
81109c88:	1009883a 	mov	r4,r2
81109c8c:	1112a000 	call	81112a00 <__fixdfsi>
81109c90:	1009883a 	mov	r4,r2
81109c94:	102b883a 	mov	r21,r2
81109c98:	1112a800 	call	81112a80 <__floatsidf>
81109c9c:	800d883a 	mov	r6,r16
81109ca0:	880f883a 	mov	r7,r17
81109ca4:	1009883a 	mov	r4,r2
81109ca8:	180b883a 	mov	r5,r3
81109cac:	11060580 	call	81106058 <__muldf3>
81109cb0:	100d883a 	mov	r6,r2
81109cb4:	180f883a 	mov	r7,r3
81109cb8:	9009883a 	mov	r4,r18
81109cbc:	980b883a 	mov	r5,r19
81109cc0:	11121040 	call	81112104 <__subdf3>
81109cc4:	aa000c04 	addi	r8,r21,48
81109cc8:	a2000005 	stb	r8,0(r20)
81109ccc:	000d883a 	mov	r6,zero
81109cd0:	01d00934 	movhi	r7,16420
81109cd4:	1009883a 	mov	r4,r2
81109cd8:	180b883a 	mov	r5,r3
81109cdc:	a5c00044 	addi	r23,r20,1
81109ce0:	b53fd91e 	bne	r22,r20,81109c48 <__reset+0xfb0e9c48>
81109ce4:	100d883a 	mov	r6,r2
81109ce8:	180f883a 	mov	r7,r3
81109cec:	1009883a 	mov	r4,r2
81109cf0:	180b883a 	mov	r5,r3
81109cf4:	1110d180 	call	81110d18 <__adddf3>
81109cf8:	100d883a 	mov	r6,r2
81109cfc:	180f883a 	mov	r7,r3
81109d00:	8009883a 	mov	r4,r16
81109d04:	880b883a 	mov	r5,r17
81109d08:	1027883a 	mov	r19,r2
81109d0c:	1825883a 	mov	r18,r3
81109d10:	11120100 	call	81112010 <__ledf2>
81109d14:	10000816 	blt	r2,zero,81109d38 <_dtoa_r+0x948>
81109d18:	980d883a 	mov	r6,r19
81109d1c:	900f883a 	mov	r7,r18
81109d20:	8009883a 	mov	r4,r16
81109d24:	880b883a 	mov	r5,r17
81109d28:	1111eac0 	call	81111eac <__eqdf2>
81109d2c:	103f5a1e 	bne	r2,zero,81109a98 <__reset+0xfb0e9a98>
81109d30:	ad40004c 	andi	r21,r21,1
81109d34:	a83f5826 	beq	r21,zero,81109a98 <__reset+0xfb0e9a98>
81109d38:	bd3fffc3 	ldbu	r20,-1(r23)
81109d3c:	b8bfffc4 	addi	r2,r23,-1
81109d40:	1007883a 	mov	r3,r2
81109d44:	01400e44 	movi	r5,57
81109d48:	d9800717 	ldw	r6,28(sp)
81109d4c:	00000506 	br	81109d64 <_dtoa_r+0x974>
81109d50:	18ffffc4 	addi	r3,r3,-1
81109d54:	11824726 	beq	r2,r6,8110a674 <_dtoa_r+0x1284>
81109d58:	1d000003 	ldbu	r20,0(r3)
81109d5c:	102f883a 	mov	r23,r2
81109d60:	10bfffc4 	addi	r2,r2,-1
81109d64:	a1003fcc 	andi	r4,r20,255
81109d68:	2100201c 	xori	r4,r4,128
81109d6c:	213fe004 	addi	r4,r4,-128
81109d70:	217ff726 	beq	r4,r5,81109d50 <__reset+0xfb0e9d50>
81109d74:	a2000044 	addi	r8,r20,1
81109d78:	12000005 	stb	r8,0(r2)
81109d7c:	003f4606 	br	81109a98 <__reset+0xfb0e9a98>
81109d80:	d9000b17 	ldw	r4,44(sp)
81109d84:	2000c826 	beq	r4,zero,8110a0a8 <_dtoa_r+0xcb8>
81109d88:	d9800317 	ldw	r6,12(sp)
81109d8c:	00c00044 	movi	r3,1
81109d90:	1980f90e 	bge	r3,r6,8110a178 <_dtoa_r+0xd88>
81109d94:	d8800617 	ldw	r2,24(sp)
81109d98:	d8c00a17 	ldw	r3,40(sp)
81109d9c:	157fffc4 	addi	r21,r2,-1
81109da0:	1d41f316 	blt	r3,r21,8110a570 <_dtoa_r+0x1180>
81109da4:	1d6bc83a 	sub	r21,r3,r21
81109da8:	d9c00617 	ldw	r7,24(sp)
81109dac:	3802aa16 	blt	r7,zero,8110a858 <_dtoa_r+0x1468>
81109db0:	dd000817 	ldw	r20,32(sp)
81109db4:	d8800617 	ldw	r2,24(sp)
81109db8:	d8c00817 	ldw	r3,32(sp)
81109dbc:	01400044 	movi	r5,1
81109dc0:	e009883a 	mov	r4,fp
81109dc4:	1887883a 	add	r3,r3,r2
81109dc8:	d8c00815 	stw	r3,32(sp)
81109dcc:	b0ad883a 	add	r22,r22,r2
81109dd0:	110cd500 	call	8110cd50 <__i2b>
81109dd4:	1023883a 	mov	r17,r2
81109dd8:	a0000826 	beq	r20,zero,81109dfc <_dtoa_r+0xa0c>
81109ddc:	0580070e 	bge	zero,r22,81109dfc <_dtoa_r+0xa0c>
81109de0:	a005883a 	mov	r2,r20
81109de4:	b500b916 	blt	r22,r20,8110a0cc <_dtoa_r+0xcdc>
81109de8:	d9000817 	ldw	r4,32(sp)
81109dec:	a0a9c83a 	sub	r20,r20,r2
81109df0:	b0adc83a 	sub	r22,r22,r2
81109df4:	2089c83a 	sub	r4,r4,r2
81109df8:	d9000815 	stw	r4,32(sp)
81109dfc:	d9800a17 	ldw	r6,40(sp)
81109e00:	0181810e 	bge	zero,r6,8110a408 <_dtoa_r+0x1018>
81109e04:	d9c00b17 	ldw	r7,44(sp)
81109e08:	3800b326 	beq	r7,zero,8110a0d8 <_dtoa_r+0xce8>
81109e0c:	a800b226 	beq	r21,zero,8110a0d8 <_dtoa_r+0xce8>
81109e10:	880b883a 	mov	r5,r17
81109e14:	a80d883a 	mov	r6,r21
81109e18:	e009883a 	mov	r4,fp
81109e1c:	110cf840 	call	8110cf84 <__pow5mult>
81109e20:	d9800917 	ldw	r6,36(sp)
81109e24:	100b883a 	mov	r5,r2
81109e28:	e009883a 	mov	r4,fp
81109e2c:	1023883a 	mov	r17,r2
81109e30:	110cd8c0 	call	8110cd8c <__multiply>
81109e34:	1021883a 	mov	r16,r2
81109e38:	d8800a17 	ldw	r2,40(sp)
81109e3c:	d9400917 	ldw	r5,36(sp)
81109e40:	e009883a 	mov	r4,fp
81109e44:	1545c83a 	sub	r2,r2,r21
81109e48:	d8800a15 	stw	r2,40(sp)
81109e4c:	110c9ec0 	call	8110c9ec <_Bfree>
81109e50:	d8c00a17 	ldw	r3,40(sp)
81109e54:	18009f1e 	bne	r3,zero,8110a0d4 <_dtoa_r+0xce4>
81109e58:	05c00044 	movi	r23,1
81109e5c:	e009883a 	mov	r4,fp
81109e60:	b80b883a 	mov	r5,r23
81109e64:	110cd500 	call	8110cd50 <__i2b>
81109e68:	d9000d17 	ldw	r4,52(sp)
81109e6c:	102b883a 	mov	r21,r2
81109e70:	2000ce26 	beq	r4,zero,8110a1ac <_dtoa_r+0xdbc>
81109e74:	200d883a 	mov	r6,r4
81109e78:	100b883a 	mov	r5,r2
81109e7c:	e009883a 	mov	r4,fp
81109e80:	110cf840 	call	8110cf84 <__pow5mult>
81109e84:	d9800317 	ldw	r6,12(sp)
81109e88:	102b883a 	mov	r21,r2
81109e8c:	b981810e 	bge	r23,r6,8110a494 <_dtoa_r+0x10a4>
81109e90:	0027883a 	mov	r19,zero
81109e94:	a8800417 	ldw	r2,16(r21)
81109e98:	05c00804 	movi	r23,32
81109e9c:	10800104 	addi	r2,r2,4
81109ea0:	1085883a 	add	r2,r2,r2
81109ea4:	1085883a 	add	r2,r2,r2
81109ea8:	a885883a 	add	r2,r21,r2
81109eac:	11000017 	ldw	r4,0(r2)
81109eb0:	110cc380 	call	8110cc38 <__hi0bits>
81109eb4:	b885c83a 	sub	r2,r23,r2
81109eb8:	1585883a 	add	r2,r2,r22
81109ebc:	108007cc 	andi	r2,r2,31
81109ec0:	1000b326 	beq	r2,zero,8110a190 <_dtoa_r+0xda0>
81109ec4:	00c00804 	movi	r3,32
81109ec8:	1887c83a 	sub	r3,r3,r2
81109ecc:	01000104 	movi	r4,4
81109ed0:	20c2cd0e 	bge	r4,r3,8110aa08 <_dtoa_r+0x1618>
81109ed4:	00c00704 	movi	r3,28
81109ed8:	1885c83a 	sub	r2,r3,r2
81109edc:	d8c00817 	ldw	r3,32(sp)
81109ee0:	a0a9883a 	add	r20,r20,r2
81109ee4:	b0ad883a 	add	r22,r22,r2
81109ee8:	1887883a 	add	r3,r3,r2
81109eec:	d8c00815 	stw	r3,32(sp)
81109ef0:	d9800817 	ldw	r6,32(sp)
81109ef4:	0180040e 	bge	zero,r6,81109f08 <_dtoa_r+0xb18>
81109ef8:	800b883a 	mov	r5,r16
81109efc:	e009883a 	mov	r4,fp
81109f00:	110d0c40 	call	8110d0c4 <__lshift>
81109f04:	1021883a 	mov	r16,r2
81109f08:	0580050e 	bge	zero,r22,81109f20 <_dtoa_r+0xb30>
81109f0c:	a80b883a 	mov	r5,r21
81109f10:	b00d883a 	mov	r6,r22
81109f14:	e009883a 	mov	r4,fp
81109f18:	110d0c40 	call	8110d0c4 <__lshift>
81109f1c:	102b883a 	mov	r21,r2
81109f20:	d9c00e17 	ldw	r7,56(sp)
81109f24:	3801211e 	bne	r7,zero,8110a3ac <_dtoa_r+0xfbc>
81109f28:	d9800617 	ldw	r6,24(sp)
81109f2c:	0181380e 	bge	zero,r6,8110a410 <_dtoa_r+0x1020>
81109f30:	d8c00b17 	ldw	r3,44(sp)
81109f34:	1800ab1e 	bne	r3,zero,8110a1e4 <_dtoa_r+0xdf4>
81109f38:	dc800717 	ldw	r18,28(sp)
81109f3c:	dcc00617 	ldw	r19,24(sp)
81109f40:	9029883a 	mov	r20,r18
81109f44:	00000206 	br	81109f50 <_dtoa_r+0xb60>
81109f48:	110ca140 	call	8110ca14 <__multadd>
81109f4c:	1021883a 	mov	r16,r2
81109f50:	a80b883a 	mov	r5,r21
81109f54:	8009883a 	mov	r4,r16
81109f58:	11091f00 	call	811091f0 <quorem>
81109f5c:	10800c04 	addi	r2,r2,48
81109f60:	90800005 	stb	r2,0(r18)
81109f64:	94800044 	addi	r18,r18,1
81109f68:	9507c83a 	sub	r3,r18,r20
81109f6c:	000f883a 	mov	r7,zero
81109f70:	01800284 	movi	r6,10
81109f74:	800b883a 	mov	r5,r16
81109f78:	e009883a 	mov	r4,fp
81109f7c:	1cfff216 	blt	r3,r19,81109f48 <__reset+0xfb0e9f48>
81109f80:	1011883a 	mov	r8,r2
81109f84:	d8800617 	ldw	r2,24(sp)
81109f88:	0082370e 	bge	zero,r2,8110a868 <_dtoa_r+0x1478>
81109f8c:	d9000717 	ldw	r4,28(sp)
81109f90:	0025883a 	mov	r18,zero
81109f94:	20af883a 	add	r23,r4,r2
81109f98:	01800044 	movi	r6,1
81109f9c:	800b883a 	mov	r5,r16
81109fa0:	e009883a 	mov	r4,fp
81109fa4:	da001715 	stw	r8,92(sp)
81109fa8:	110d0c40 	call	8110d0c4 <__lshift>
81109fac:	a80b883a 	mov	r5,r21
81109fb0:	1009883a 	mov	r4,r2
81109fb4:	d8800915 	stw	r2,36(sp)
81109fb8:	110d20c0 	call	8110d20c <__mcmp>
81109fbc:	da001717 	ldw	r8,92(sp)
81109fc0:	0081800e 	bge	zero,r2,8110a5c4 <_dtoa_r+0x11d4>
81109fc4:	b93fffc3 	ldbu	r4,-1(r23)
81109fc8:	b8bfffc4 	addi	r2,r23,-1
81109fcc:	1007883a 	mov	r3,r2
81109fd0:	01800e44 	movi	r6,57
81109fd4:	d9c00717 	ldw	r7,28(sp)
81109fd8:	00000506 	br	81109ff0 <_dtoa_r+0xc00>
81109fdc:	18ffffc4 	addi	r3,r3,-1
81109fe0:	11c12326 	beq	r2,r7,8110a470 <_dtoa_r+0x1080>
81109fe4:	19000003 	ldbu	r4,0(r3)
81109fe8:	102f883a 	mov	r23,r2
81109fec:	10bfffc4 	addi	r2,r2,-1
81109ff0:	21403fcc 	andi	r5,r4,255
81109ff4:	2940201c 	xori	r5,r5,128
81109ff8:	297fe004 	addi	r5,r5,-128
81109ffc:	29bff726 	beq	r5,r6,81109fdc <__reset+0xfb0e9fdc>
8110a000:	21000044 	addi	r4,r4,1
8110a004:	11000005 	stb	r4,0(r2)
8110a008:	a80b883a 	mov	r5,r21
8110a00c:	e009883a 	mov	r4,fp
8110a010:	110c9ec0 	call	8110c9ec <_Bfree>
8110a014:	883ea026 	beq	r17,zero,81109a98 <__reset+0xfb0e9a98>
8110a018:	90000426 	beq	r18,zero,8110a02c <_dtoa_r+0xc3c>
8110a01c:	94400326 	beq	r18,r17,8110a02c <_dtoa_r+0xc3c>
8110a020:	900b883a 	mov	r5,r18
8110a024:	e009883a 	mov	r4,fp
8110a028:	110c9ec0 	call	8110c9ec <_Bfree>
8110a02c:	880b883a 	mov	r5,r17
8110a030:	e009883a 	mov	r4,fp
8110a034:	110c9ec0 	call	8110c9ec <_Bfree>
8110a038:	003e9706 	br	81109a98 <__reset+0xfb0e9a98>
8110a03c:	01800044 	movi	r6,1
8110a040:	d9800e15 	stw	r6,56(sp)
8110a044:	003d9606 	br	811096a0 <__reset+0xfb0e96a0>
8110a048:	d8800817 	ldw	r2,32(sp)
8110a04c:	d8c00517 	ldw	r3,20(sp)
8110a050:	d8000d15 	stw	zero,52(sp)
8110a054:	10c5c83a 	sub	r2,r2,r3
8110a058:	00c9c83a 	sub	r4,zero,r3
8110a05c:	d8800815 	stw	r2,32(sp)
8110a060:	d9000a15 	stw	r4,40(sp)
8110a064:	003d9706 	br	811096c4 <__reset+0xfb0e96c4>
8110a068:	05adc83a 	sub	r22,zero,r22
8110a06c:	dd800815 	stw	r22,32(sp)
8110a070:	002d883a 	mov	r22,zero
8110a074:	003d8e06 	br	811096b0 <__reset+0xfb0e96b0>
8110a078:	d9000517 	ldw	r4,20(sp)
8110a07c:	1112a800 	call	81112a80 <__floatsidf>
8110a080:	100d883a 	mov	r6,r2
8110a084:	180f883a 	mov	r7,r3
8110a088:	a009883a 	mov	r4,r20
8110a08c:	880b883a 	mov	r5,r17
8110a090:	1111eac0 	call	81111eac <__eqdf2>
8110a094:	103d7126 	beq	r2,zero,8110965c <__reset+0xfb0e965c>
8110a098:	d9c00517 	ldw	r7,20(sp)
8110a09c:	39ffffc4 	addi	r7,r7,-1
8110a0a0:	d9c00515 	stw	r7,20(sp)
8110a0a4:	003d6d06 	br	8110965c <__reset+0xfb0e965c>
8110a0a8:	dd400a17 	ldw	r21,40(sp)
8110a0ac:	dd000817 	ldw	r20,32(sp)
8110a0b0:	0023883a 	mov	r17,zero
8110a0b4:	003f4806 	br	81109dd8 <__reset+0xfb0e9dd8>
8110a0b8:	10e3c83a 	sub	r17,r2,r3
8110a0bc:	9448983a 	sll	r4,r18,r17
8110a0c0:	003d3206 	br	8110958c <__reset+0xfb0e958c>
8110a0c4:	d8000e15 	stw	zero,56(sp)
8110a0c8:	003d7506 	br	811096a0 <__reset+0xfb0e96a0>
8110a0cc:	b005883a 	mov	r2,r22
8110a0d0:	003f4506 	br	81109de8 <__reset+0xfb0e9de8>
8110a0d4:	dc000915 	stw	r16,36(sp)
8110a0d8:	d9800a17 	ldw	r6,40(sp)
8110a0dc:	d9400917 	ldw	r5,36(sp)
8110a0e0:	e009883a 	mov	r4,fp
8110a0e4:	110cf840 	call	8110cf84 <__pow5mult>
8110a0e8:	1021883a 	mov	r16,r2
8110a0ec:	003f5a06 	br	81109e58 <__reset+0xfb0e9e58>
8110a0f0:	01c00044 	movi	r7,1
8110a0f4:	d9c00b15 	stw	r7,44(sp)
8110a0f8:	d8802217 	ldw	r2,136(sp)
8110a0fc:	0081280e 	bge	zero,r2,8110a5a0 <_dtoa_r+0x11b0>
8110a100:	100d883a 	mov	r6,r2
8110a104:	1021883a 	mov	r16,r2
8110a108:	d8800c15 	stw	r2,48(sp)
8110a10c:	d8800615 	stw	r2,24(sp)
8110a110:	003d8806 	br	81109734 <__reset+0xfb0e9734>
8110a114:	d8800617 	ldw	r2,24(sp)
8110a118:	00be9b16 	blt	zero,r2,81109b88 <__reset+0xfb0e9b88>
8110a11c:	10010f1e 	bne	r2,zero,8110a55c <_dtoa_r+0x116c>
8110a120:	880b883a 	mov	r5,r17
8110a124:	000d883a 	mov	r6,zero
8110a128:	01d00534 	movhi	r7,16404
8110a12c:	8009883a 	mov	r4,r16
8110a130:	11060580 	call	81106058 <__muldf3>
8110a134:	900d883a 	mov	r6,r18
8110a138:	980f883a 	mov	r7,r19
8110a13c:	1009883a 	mov	r4,r2
8110a140:	180b883a 	mov	r5,r3
8110a144:	1111f340 	call	81111f34 <__gedf2>
8110a148:	002b883a 	mov	r21,zero
8110a14c:	0023883a 	mov	r17,zero
8110a150:	1000bf16 	blt	r2,zero,8110a450 <_dtoa_r+0x1060>
8110a154:	d9802217 	ldw	r6,136(sp)
8110a158:	ddc00717 	ldw	r23,28(sp)
8110a15c:	018c303a 	nor	r6,zero,r6
8110a160:	d9800515 	stw	r6,20(sp)
8110a164:	a80b883a 	mov	r5,r21
8110a168:	e009883a 	mov	r4,fp
8110a16c:	110c9ec0 	call	8110c9ec <_Bfree>
8110a170:	883e4926 	beq	r17,zero,81109a98 <__reset+0xfb0e9a98>
8110a174:	003fad06 	br	8110a02c <__reset+0xfb0ea02c>
8110a178:	d9c01117 	ldw	r7,68(sp)
8110a17c:	3801bc26 	beq	r7,zero,8110a870 <_dtoa_r+0x1480>
8110a180:	10810cc4 	addi	r2,r2,1075
8110a184:	dd400a17 	ldw	r21,40(sp)
8110a188:	dd000817 	ldw	r20,32(sp)
8110a18c:	003f0a06 	br	81109db8 <__reset+0xfb0e9db8>
8110a190:	00800704 	movi	r2,28
8110a194:	d9000817 	ldw	r4,32(sp)
8110a198:	a0a9883a 	add	r20,r20,r2
8110a19c:	b0ad883a 	add	r22,r22,r2
8110a1a0:	2089883a 	add	r4,r4,r2
8110a1a4:	d9000815 	stw	r4,32(sp)
8110a1a8:	003f5106 	br	81109ef0 <__reset+0xfb0e9ef0>
8110a1ac:	d8c00317 	ldw	r3,12(sp)
8110a1b0:	b8c1fc0e 	bge	r23,r3,8110a9a4 <_dtoa_r+0x15b4>
8110a1b4:	0027883a 	mov	r19,zero
8110a1b8:	b805883a 	mov	r2,r23
8110a1bc:	003f3e06 	br	81109eb8 <__reset+0xfb0e9eb8>
8110a1c0:	880b883a 	mov	r5,r17
8110a1c4:	e009883a 	mov	r4,fp
8110a1c8:	000f883a 	mov	r7,zero
8110a1cc:	01800284 	movi	r6,10
8110a1d0:	110ca140 	call	8110ca14 <__multadd>
8110a1d4:	d9000c17 	ldw	r4,48(sp)
8110a1d8:	1023883a 	mov	r17,r2
8110a1dc:	0102040e 	bge	zero,r4,8110a9f0 <_dtoa_r+0x1600>
8110a1e0:	d9000615 	stw	r4,24(sp)
8110a1e4:	0500050e 	bge	zero,r20,8110a1fc <_dtoa_r+0xe0c>
8110a1e8:	880b883a 	mov	r5,r17
8110a1ec:	a00d883a 	mov	r6,r20
8110a1f0:	e009883a 	mov	r4,fp
8110a1f4:	110d0c40 	call	8110d0c4 <__lshift>
8110a1f8:	1023883a 	mov	r17,r2
8110a1fc:	9801241e 	bne	r19,zero,8110a690 <_dtoa_r+0x12a0>
8110a200:	8829883a 	mov	r20,r17
8110a204:	d9000617 	ldw	r4,24(sp)
8110a208:	dcc00717 	ldw	r19,28(sp)
8110a20c:	9480004c 	andi	r18,r18,1
8110a210:	20bfffc4 	addi	r2,r4,-1
8110a214:	9885883a 	add	r2,r19,r2
8110a218:	d8800415 	stw	r2,16(sp)
8110a21c:	dc800615 	stw	r18,24(sp)
8110a220:	a80b883a 	mov	r5,r21
8110a224:	8009883a 	mov	r4,r16
8110a228:	11091f00 	call	811091f0 <quorem>
8110a22c:	880b883a 	mov	r5,r17
8110a230:	8009883a 	mov	r4,r16
8110a234:	102f883a 	mov	r23,r2
8110a238:	110d20c0 	call	8110d20c <__mcmp>
8110a23c:	a80b883a 	mov	r5,r21
8110a240:	a00d883a 	mov	r6,r20
8110a244:	e009883a 	mov	r4,fp
8110a248:	102d883a 	mov	r22,r2
8110a24c:	110d26c0 	call	8110d26c <__mdiff>
8110a250:	1007883a 	mov	r3,r2
8110a254:	10800317 	ldw	r2,12(r2)
8110a258:	bc800c04 	addi	r18,r23,48
8110a25c:	180b883a 	mov	r5,r3
8110a260:	10004e1e 	bne	r2,zero,8110a39c <_dtoa_r+0xfac>
8110a264:	8009883a 	mov	r4,r16
8110a268:	d8c01615 	stw	r3,88(sp)
8110a26c:	110d20c0 	call	8110d20c <__mcmp>
8110a270:	d8c01617 	ldw	r3,88(sp)
8110a274:	e009883a 	mov	r4,fp
8110a278:	d8801615 	stw	r2,88(sp)
8110a27c:	180b883a 	mov	r5,r3
8110a280:	110c9ec0 	call	8110c9ec <_Bfree>
8110a284:	d8801617 	ldw	r2,88(sp)
8110a288:	1000041e 	bne	r2,zero,8110a29c <_dtoa_r+0xeac>
8110a28c:	d9800317 	ldw	r6,12(sp)
8110a290:	3000021e 	bne	r6,zero,8110a29c <_dtoa_r+0xeac>
8110a294:	d8c00617 	ldw	r3,24(sp)
8110a298:	18003726 	beq	r3,zero,8110a378 <_dtoa_r+0xf88>
8110a29c:	b0002016 	blt	r22,zero,8110a320 <_dtoa_r+0xf30>
8110a2a0:	b000041e 	bne	r22,zero,8110a2b4 <_dtoa_r+0xec4>
8110a2a4:	d9000317 	ldw	r4,12(sp)
8110a2a8:	2000021e 	bne	r4,zero,8110a2b4 <_dtoa_r+0xec4>
8110a2ac:	d8c00617 	ldw	r3,24(sp)
8110a2b0:	18001b26 	beq	r3,zero,8110a320 <_dtoa_r+0xf30>
8110a2b4:	00810716 	blt	zero,r2,8110a6d4 <_dtoa_r+0x12e4>
8110a2b8:	d8c00417 	ldw	r3,16(sp)
8110a2bc:	9d800044 	addi	r22,r19,1
8110a2c0:	9c800005 	stb	r18,0(r19)
8110a2c4:	b02f883a 	mov	r23,r22
8110a2c8:	98c10626 	beq	r19,r3,8110a6e4 <_dtoa_r+0x12f4>
8110a2cc:	800b883a 	mov	r5,r16
8110a2d0:	000f883a 	mov	r7,zero
8110a2d4:	01800284 	movi	r6,10
8110a2d8:	e009883a 	mov	r4,fp
8110a2dc:	110ca140 	call	8110ca14 <__multadd>
8110a2e0:	1021883a 	mov	r16,r2
8110a2e4:	000f883a 	mov	r7,zero
8110a2e8:	01800284 	movi	r6,10
8110a2ec:	880b883a 	mov	r5,r17
8110a2f0:	e009883a 	mov	r4,fp
8110a2f4:	8d002526 	beq	r17,r20,8110a38c <_dtoa_r+0xf9c>
8110a2f8:	110ca140 	call	8110ca14 <__multadd>
8110a2fc:	a00b883a 	mov	r5,r20
8110a300:	000f883a 	mov	r7,zero
8110a304:	01800284 	movi	r6,10
8110a308:	e009883a 	mov	r4,fp
8110a30c:	1023883a 	mov	r17,r2
8110a310:	110ca140 	call	8110ca14 <__multadd>
8110a314:	1029883a 	mov	r20,r2
8110a318:	b027883a 	mov	r19,r22
8110a31c:	003fc006 	br	8110a220 <__reset+0xfb0ea220>
8110a320:	9011883a 	mov	r8,r18
8110a324:	00800e0e 	bge	zero,r2,8110a360 <_dtoa_r+0xf70>
8110a328:	800b883a 	mov	r5,r16
8110a32c:	01800044 	movi	r6,1
8110a330:	e009883a 	mov	r4,fp
8110a334:	da001715 	stw	r8,92(sp)
8110a338:	110d0c40 	call	8110d0c4 <__lshift>
8110a33c:	a80b883a 	mov	r5,r21
8110a340:	1009883a 	mov	r4,r2
8110a344:	1021883a 	mov	r16,r2
8110a348:	110d20c0 	call	8110d20c <__mcmp>
8110a34c:	da001717 	ldw	r8,92(sp)
8110a350:	0081960e 	bge	zero,r2,8110a9ac <_dtoa_r+0x15bc>
8110a354:	00800e44 	movi	r2,57
8110a358:	40817026 	beq	r8,r2,8110a91c <_dtoa_r+0x152c>
8110a35c:	ba000c44 	addi	r8,r23,49
8110a360:	8825883a 	mov	r18,r17
8110a364:	9dc00044 	addi	r23,r19,1
8110a368:	9a000005 	stb	r8,0(r19)
8110a36c:	a023883a 	mov	r17,r20
8110a370:	dc000915 	stw	r16,36(sp)
8110a374:	003f2406 	br	8110a008 <__reset+0xfb0ea008>
8110a378:	00800e44 	movi	r2,57
8110a37c:	9011883a 	mov	r8,r18
8110a380:	90816626 	beq	r18,r2,8110a91c <_dtoa_r+0x152c>
8110a384:	05bff516 	blt	zero,r22,8110a35c <__reset+0xfb0ea35c>
8110a388:	003ff506 	br	8110a360 <__reset+0xfb0ea360>
8110a38c:	110ca140 	call	8110ca14 <__multadd>
8110a390:	1023883a 	mov	r17,r2
8110a394:	1029883a 	mov	r20,r2
8110a398:	003fdf06 	br	8110a318 <__reset+0xfb0ea318>
8110a39c:	e009883a 	mov	r4,fp
8110a3a0:	110c9ec0 	call	8110c9ec <_Bfree>
8110a3a4:	00800044 	movi	r2,1
8110a3a8:	003fbc06 	br	8110a29c <__reset+0xfb0ea29c>
8110a3ac:	a80b883a 	mov	r5,r21
8110a3b0:	8009883a 	mov	r4,r16
8110a3b4:	110d20c0 	call	8110d20c <__mcmp>
8110a3b8:	103edb0e 	bge	r2,zero,81109f28 <__reset+0xfb0e9f28>
8110a3bc:	800b883a 	mov	r5,r16
8110a3c0:	000f883a 	mov	r7,zero
8110a3c4:	01800284 	movi	r6,10
8110a3c8:	e009883a 	mov	r4,fp
8110a3cc:	110ca140 	call	8110ca14 <__multadd>
8110a3d0:	1021883a 	mov	r16,r2
8110a3d4:	d8800517 	ldw	r2,20(sp)
8110a3d8:	d8c00b17 	ldw	r3,44(sp)
8110a3dc:	10bfffc4 	addi	r2,r2,-1
8110a3e0:	d8800515 	stw	r2,20(sp)
8110a3e4:	183f761e 	bne	r3,zero,8110a1c0 <__reset+0xfb0ea1c0>
8110a3e8:	d9000c17 	ldw	r4,48(sp)
8110a3ec:	0101730e 	bge	zero,r4,8110a9bc <_dtoa_r+0x15cc>
8110a3f0:	d9000615 	stw	r4,24(sp)
8110a3f4:	003ed006 	br	81109f38 <__reset+0xfb0e9f38>
8110a3f8:	00800084 	movi	r2,2
8110a3fc:	3081861e 	bne	r6,r2,8110aa18 <_dtoa_r+0x1628>
8110a400:	d8000b15 	stw	zero,44(sp)
8110a404:	003f3c06 	br	8110a0f8 <__reset+0xfb0ea0f8>
8110a408:	dc000917 	ldw	r16,36(sp)
8110a40c:	003e9206 	br	81109e58 <__reset+0xfb0e9e58>
8110a410:	d9c00317 	ldw	r7,12(sp)
8110a414:	00800084 	movi	r2,2
8110a418:	11fec50e 	bge	r2,r7,81109f30 <__reset+0xfb0e9f30>
8110a41c:	d9000617 	ldw	r4,24(sp)
8110a420:	20013c1e 	bne	r4,zero,8110a914 <_dtoa_r+0x1524>
8110a424:	a80b883a 	mov	r5,r21
8110a428:	000f883a 	mov	r7,zero
8110a42c:	01800144 	movi	r6,5
8110a430:	e009883a 	mov	r4,fp
8110a434:	110ca140 	call	8110ca14 <__multadd>
8110a438:	100b883a 	mov	r5,r2
8110a43c:	8009883a 	mov	r4,r16
8110a440:	102b883a 	mov	r21,r2
8110a444:	110d20c0 	call	8110d20c <__mcmp>
8110a448:	dc000915 	stw	r16,36(sp)
8110a44c:	00bf410e 	bge	zero,r2,8110a154 <__reset+0xfb0ea154>
8110a450:	d9c00717 	ldw	r7,28(sp)
8110a454:	00800c44 	movi	r2,49
8110a458:	38800005 	stb	r2,0(r7)
8110a45c:	d8800517 	ldw	r2,20(sp)
8110a460:	3dc00044 	addi	r23,r7,1
8110a464:	10800044 	addi	r2,r2,1
8110a468:	d8800515 	stw	r2,20(sp)
8110a46c:	003f3d06 	br	8110a164 <__reset+0xfb0ea164>
8110a470:	d9800517 	ldw	r6,20(sp)
8110a474:	d9c00717 	ldw	r7,28(sp)
8110a478:	00800c44 	movi	r2,49
8110a47c:	31800044 	addi	r6,r6,1
8110a480:	d9800515 	stw	r6,20(sp)
8110a484:	38800005 	stb	r2,0(r7)
8110a488:	003edf06 	br	8110a008 <__reset+0xfb0ea008>
8110a48c:	d8000b15 	stw	zero,44(sp)
8110a490:	003c9f06 	br	81109710 <__reset+0xfb0e9710>
8110a494:	903e7e1e 	bne	r18,zero,81109e90 <__reset+0xfb0e9e90>
8110a498:	00800434 	movhi	r2,16
8110a49c:	10bfffc4 	addi	r2,r2,-1
8110a4a0:	9884703a 	and	r2,r19,r2
8110a4a4:	1000ea1e 	bne	r2,zero,8110a850 <_dtoa_r+0x1460>
8110a4a8:	9cdffc2c 	andhi	r19,r19,32752
8110a4ac:	9800e826 	beq	r19,zero,8110a850 <_dtoa_r+0x1460>
8110a4b0:	d9c00817 	ldw	r7,32(sp)
8110a4b4:	b5800044 	addi	r22,r22,1
8110a4b8:	04c00044 	movi	r19,1
8110a4bc:	39c00044 	addi	r7,r7,1
8110a4c0:	d9c00815 	stw	r7,32(sp)
8110a4c4:	d8800d17 	ldw	r2,52(sp)
8110a4c8:	103e721e 	bne	r2,zero,81109e94 <__reset+0xfb0e9e94>
8110a4cc:	00800044 	movi	r2,1
8110a4d0:	003e7906 	br	81109eb8 <__reset+0xfb0e9eb8>
8110a4d4:	8009883a 	mov	r4,r16
8110a4d8:	1112a800 	call	81112a80 <__floatsidf>
8110a4dc:	d9800f17 	ldw	r6,60(sp)
8110a4e0:	d9c01017 	ldw	r7,64(sp)
8110a4e4:	1009883a 	mov	r4,r2
8110a4e8:	180b883a 	mov	r5,r3
8110a4ec:	11060580 	call	81106058 <__muldf3>
8110a4f0:	000d883a 	mov	r6,zero
8110a4f4:	01d00734 	movhi	r7,16412
8110a4f8:	1009883a 	mov	r4,r2
8110a4fc:	180b883a 	mov	r5,r3
8110a500:	1110d180 	call	81110d18 <__adddf3>
8110a504:	047f3034 	movhi	r17,64704
8110a508:	1021883a 	mov	r16,r2
8110a50c:	1c63883a 	add	r17,r3,r17
8110a510:	d9000f17 	ldw	r4,60(sp)
8110a514:	d9401017 	ldw	r5,64(sp)
8110a518:	000d883a 	mov	r6,zero
8110a51c:	01d00534 	movhi	r7,16404
8110a520:	11121040 	call	81112104 <__subdf3>
8110a524:	800d883a 	mov	r6,r16
8110a528:	880f883a 	mov	r7,r17
8110a52c:	1009883a 	mov	r4,r2
8110a530:	180b883a 	mov	r5,r3
8110a534:	102b883a 	mov	r21,r2
8110a538:	1829883a 	mov	r20,r3
8110a53c:	1111f340 	call	81111f34 <__gedf2>
8110a540:	00806c16 	blt	zero,r2,8110a6f4 <_dtoa_r+0x1304>
8110a544:	89e0003c 	xorhi	r7,r17,32768
8110a548:	800d883a 	mov	r6,r16
8110a54c:	a809883a 	mov	r4,r21
8110a550:	a00b883a 	mov	r5,r20
8110a554:	11120100 	call	81112010 <__ledf2>
8110a558:	103d7e0e 	bge	r2,zero,81109b54 <__reset+0xfb0e9b54>
8110a55c:	002b883a 	mov	r21,zero
8110a560:	0023883a 	mov	r17,zero
8110a564:	003efb06 	br	8110a154 <__reset+0xfb0ea154>
8110a568:	d8800717 	ldw	r2,28(sp)
8110a56c:	003bd006 	br	811094b0 <__reset+0xfb0e94b0>
8110a570:	d9000a17 	ldw	r4,40(sp)
8110a574:	d9800d17 	ldw	r6,52(sp)
8110a578:	dd400a15 	stw	r21,40(sp)
8110a57c:	a905c83a 	sub	r2,r21,r4
8110a580:	308d883a 	add	r6,r6,r2
8110a584:	d9800d15 	stw	r6,52(sp)
8110a588:	002b883a 	mov	r21,zero
8110a58c:	003e0606 	br	81109da8 <__reset+0xfb0e9da8>
8110a590:	9023883a 	mov	r17,r18
8110a594:	9829883a 	mov	r20,r19
8110a598:	04000084 	movi	r16,2
8110a59c:	003c9206 	br	811097e8 <__reset+0xfb0e97e8>
8110a5a0:	04000044 	movi	r16,1
8110a5a4:	dc000c15 	stw	r16,48(sp)
8110a5a8:	dc000615 	stw	r16,24(sp)
8110a5ac:	dc002215 	stw	r16,136(sp)
8110a5b0:	e0001115 	stw	zero,68(fp)
8110a5b4:	000b883a 	mov	r5,zero
8110a5b8:	003c6906 	br	81109760 <__reset+0xfb0e9760>
8110a5bc:	3021883a 	mov	r16,r6
8110a5c0:	003ffb06 	br	8110a5b0 <__reset+0xfb0ea5b0>
8110a5c4:	1000021e 	bne	r2,zero,8110a5d0 <_dtoa_r+0x11e0>
8110a5c8:	4200004c 	andi	r8,r8,1
8110a5cc:	403e7d1e 	bne	r8,zero,81109fc4 <__reset+0xfb0e9fc4>
8110a5d0:	01000c04 	movi	r4,48
8110a5d4:	00000106 	br	8110a5dc <_dtoa_r+0x11ec>
8110a5d8:	102f883a 	mov	r23,r2
8110a5dc:	b8bfffc4 	addi	r2,r23,-1
8110a5e0:	10c00007 	ldb	r3,0(r2)
8110a5e4:	193ffc26 	beq	r3,r4,8110a5d8 <__reset+0xfb0ea5d8>
8110a5e8:	003e8706 	br	8110a008 <__reset+0xfb0ea008>
8110a5ec:	d8800517 	ldw	r2,20(sp)
8110a5f0:	00a3c83a 	sub	r17,zero,r2
8110a5f4:	8800a426 	beq	r17,zero,8110a888 <_dtoa_r+0x1498>
8110a5f8:	888003cc 	andi	r2,r17,15
8110a5fc:	100490fa 	slli	r2,r2,3
8110a600:	00e044b4 	movhi	r3,33042
8110a604:	18e52c04 	addi	r3,r3,-27472
8110a608:	1885883a 	add	r2,r3,r2
8110a60c:	11800017 	ldw	r6,0(r2)
8110a610:	11c00117 	ldw	r7,4(r2)
8110a614:	9009883a 	mov	r4,r18
8110a618:	980b883a 	mov	r5,r19
8110a61c:	8823d13a 	srai	r17,r17,4
8110a620:	11060580 	call	81106058 <__muldf3>
8110a624:	d8800f15 	stw	r2,60(sp)
8110a628:	d8c01015 	stw	r3,64(sp)
8110a62c:	8800e826 	beq	r17,zero,8110a9d0 <_dtoa_r+0x15e0>
8110a630:	052044b4 	movhi	r20,33042
8110a634:	a5252204 	addi	r20,r20,-27512
8110a638:	04000084 	movi	r16,2
8110a63c:	8980004c 	andi	r6,r17,1
8110a640:	1009883a 	mov	r4,r2
8110a644:	8823d07a 	srai	r17,r17,1
8110a648:	180b883a 	mov	r5,r3
8110a64c:	30000426 	beq	r6,zero,8110a660 <_dtoa_r+0x1270>
8110a650:	a1800017 	ldw	r6,0(r20)
8110a654:	a1c00117 	ldw	r7,4(r20)
8110a658:	84000044 	addi	r16,r16,1
8110a65c:	11060580 	call	81106058 <__muldf3>
8110a660:	a5000204 	addi	r20,r20,8
8110a664:	883ff51e 	bne	r17,zero,8110a63c <__reset+0xfb0ea63c>
8110a668:	d8800f15 	stw	r2,60(sp)
8110a66c:	d8c01015 	stw	r3,64(sp)
8110a670:	003c7606 	br	8110984c <__reset+0xfb0e984c>
8110a674:	00c00c04 	movi	r3,48
8110a678:	10c00005 	stb	r3,0(r2)
8110a67c:	d8c00517 	ldw	r3,20(sp)
8110a680:	bd3fffc3 	ldbu	r20,-1(r23)
8110a684:	18c00044 	addi	r3,r3,1
8110a688:	d8c00515 	stw	r3,20(sp)
8110a68c:	003db906 	br	81109d74 <__reset+0xfb0e9d74>
8110a690:	89400117 	ldw	r5,4(r17)
8110a694:	e009883a 	mov	r4,fp
8110a698:	110c9440 	call	8110c944 <_Balloc>
8110a69c:	89800417 	ldw	r6,16(r17)
8110a6a0:	89400304 	addi	r5,r17,12
8110a6a4:	11000304 	addi	r4,r2,12
8110a6a8:	31800084 	addi	r6,r6,2
8110a6ac:	318d883a 	add	r6,r6,r6
8110a6b0:	318d883a 	add	r6,r6,r6
8110a6b4:	1027883a 	mov	r19,r2
8110a6b8:	1106a8c0 	call	81106a8c <memcpy>
8110a6bc:	01800044 	movi	r6,1
8110a6c0:	980b883a 	mov	r5,r19
8110a6c4:	e009883a 	mov	r4,fp
8110a6c8:	110d0c40 	call	8110d0c4 <__lshift>
8110a6cc:	1029883a 	mov	r20,r2
8110a6d0:	003ecc06 	br	8110a204 <__reset+0xfb0ea204>
8110a6d4:	00800e44 	movi	r2,57
8110a6d8:	90809026 	beq	r18,r2,8110a91c <_dtoa_r+0x152c>
8110a6dc:	92000044 	addi	r8,r18,1
8110a6e0:	003f1f06 	br	8110a360 <__reset+0xfb0ea360>
8110a6e4:	9011883a 	mov	r8,r18
8110a6e8:	8825883a 	mov	r18,r17
8110a6ec:	a023883a 	mov	r17,r20
8110a6f0:	003e2906 	br	81109f98 <__reset+0xfb0e9f98>
8110a6f4:	002b883a 	mov	r21,zero
8110a6f8:	0023883a 	mov	r17,zero
8110a6fc:	003f5406 	br	8110a450 <__reset+0xfb0ea450>
8110a700:	61bfffc4 	addi	r6,r12,-1
8110a704:	300490fa 	slli	r2,r6,3
8110a708:	00e044b4 	movhi	r3,33042
8110a70c:	18e52c04 	addi	r3,r3,-27472
8110a710:	1885883a 	add	r2,r3,r2
8110a714:	11000017 	ldw	r4,0(r2)
8110a718:	11400117 	ldw	r5,4(r2)
8110a71c:	d8800717 	ldw	r2,28(sp)
8110a720:	880f883a 	mov	r7,r17
8110a724:	d9801215 	stw	r6,72(sp)
8110a728:	800d883a 	mov	r6,r16
8110a72c:	db001615 	stw	r12,88(sp)
8110a730:	15c00044 	addi	r23,r2,1
8110a734:	11060580 	call	81106058 <__muldf3>
8110a738:	d9401017 	ldw	r5,64(sp)
8110a73c:	d9000f17 	ldw	r4,60(sp)
8110a740:	d8c01515 	stw	r3,84(sp)
8110a744:	d8801415 	stw	r2,80(sp)
8110a748:	1112a000 	call	81112a00 <__fixdfsi>
8110a74c:	1009883a 	mov	r4,r2
8110a750:	1021883a 	mov	r16,r2
8110a754:	1112a800 	call	81112a80 <__floatsidf>
8110a758:	d9000f17 	ldw	r4,60(sp)
8110a75c:	d9401017 	ldw	r5,64(sp)
8110a760:	100d883a 	mov	r6,r2
8110a764:	180f883a 	mov	r7,r3
8110a768:	11121040 	call	81112104 <__subdf3>
8110a76c:	1829883a 	mov	r20,r3
8110a770:	d8c00717 	ldw	r3,28(sp)
8110a774:	84000c04 	addi	r16,r16,48
8110a778:	1023883a 	mov	r17,r2
8110a77c:	1c000005 	stb	r16,0(r3)
8110a780:	db001617 	ldw	r12,88(sp)
8110a784:	00800044 	movi	r2,1
8110a788:	60802226 	beq	r12,r2,8110a814 <_dtoa_r+0x1424>
8110a78c:	d9c00717 	ldw	r7,28(sp)
8110a790:	8805883a 	mov	r2,r17
8110a794:	b82b883a 	mov	r21,r23
8110a798:	3b19883a 	add	r12,r7,r12
8110a79c:	6023883a 	mov	r17,r12
8110a7a0:	a007883a 	mov	r3,r20
8110a7a4:	dc800f15 	stw	r18,60(sp)
8110a7a8:	000d883a 	mov	r6,zero
8110a7ac:	01d00934 	movhi	r7,16420
8110a7b0:	1009883a 	mov	r4,r2
8110a7b4:	180b883a 	mov	r5,r3
8110a7b8:	11060580 	call	81106058 <__muldf3>
8110a7bc:	180b883a 	mov	r5,r3
8110a7c0:	1009883a 	mov	r4,r2
8110a7c4:	1829883a 	mov	r20,r3
8110a7c8:	1025883a 	mov	r18,r2
8110a7cc:	1112a000 	call	81112a00 <__fixdfsi>
8110a7d0:	1009883a 	mov	r4,r2
8110a7d4:	1021883a 	mov	r16,r2
8110a7d8:	1112a800 	call	81112a80 <__floatsidf>
8110a7dc:	100d883a 	mov	r6,r2
8110a7e0:	180f883a 	mov	r7,r3
8110a7e4:	9009883a 	mov	r4,r18
8110a7e8:	a00b883a 	mov	r5,r20
8110a7ec:	84000c04 	addi	r16,r16,48
8110a7f0:	11121040 	call	81112104 <__subdf3>
8110a7f4:	ad400044 	addi	r21,r21,1
8110a7f8:	ac3fffc5 	stb	r16,-1(r21)
8110a7fc:	ac7fea1e 	bne	r21,r17,8110a7a8 <__reset+0xfb0ea7a8>
8110a800:	1023883a 	mov	r17,r2
8110a804:	d8801217 	ldw	r2,72(sp)
8110a808:	dc800f17 	ldw	r18,60(sp)
8110a80c:	1829883a 	mov	r20,r3
8110a810:	b8af883a 	add	r23,r23,r2
8110a814:	d9001417 	ldw	r4,80(sp)
8110a818:	d9401517 	ldw	r5,84(sp)
8110a81c:	000d883a 	mov	r6,zero
8110a820:	01cff834 	movhi	r7,16352
8110a824:	1110d180 	call	81110d18 <__adddf3>
8110a828:	880d883a 	mov	r6,r17
8110a82c:	a00f883a 	mov	r7,r20
8110a830:	1009883a 	mov	r4,r2
8110a834:	180b883a 	mov	r5,r3
8110a838:	11120100 	call	81112010 <__ledf2>
8110a83c:	10003e0e 	bge	r2,zero,8110a938 <_dtoa_r+0x1548>
8110a840:	d9001317 	ldw	r4,76(sp)
8110a844:	bd3fffc3 	ldbu	r20,-1(r23)
8110a848:	d9000515 	stw	r4,20(sp)
8110a84c:	003d3b06 	br	81109d3c <__reset+0xfb0e9d3c>
8110a850:	0027883a 	mov	r19,zero
8110a854:	003f1b06 	br	8110a4c4 <__reset+0xfb0ea4c4>
8110a858:	d8800817 	ldw	r2,32(sp)
8110a85c:	11e9c83a 	sub	r20,r2,r7
8110a860:	0005883a 	mov	r2,zero
8110a864:	003d5406 	br	81109db8 <__reset+0xfb0e9db8>
8110a868:	00800044 	movi	r2,1
8110a86c:	003dc706 	br	81109f8c <__reset+0xfb0e9f8c>
8110a870:	d8c00217 	ldw	r3,8(sp)
8110a874:	00800d84 	movi	r2,54
8110a878:	dd400a17 	ldw	r21,40(sp)
8110a87c:	10c5c83a 	sub	r2,r2,r3
8110a880:	dd000817 	ldw	r20,32(sp)
8110a884:	003d4c06 	br	81109db8 <__reset+0xfb0e9db8>
8110a888:	dc800f15 	stw	r18,60(sp)
8110a88c:	dcc01015 	stw	r19,64(sp)
8110a890:	04000084 	movi	r16,2
8110a894:	003bed06 	br	8110984c <__reset+0xfb0e984c>
8110a898:	d9000617 	ldw	r4,24(sp)
8110a89c:	203f0d26 	beq	r4,zero,8110a4d4 <__reset+0xfb0ea4d4>
8110a8a0:	d9800c17 	ldw	r6,48(sp)
8110a8a4:	01bcab0e 	bge	zero,r6,81109b54 <__reset+0xfb0e9b54>
8110a8a8:	d9401017 	ldw	r5,64(sp)
8110a8ac:	d9000f17 	ldw	r4,60(sp)
8110a8b0:	000d883a 	mov	r6,zero
8110a8b4:	01d00934 	movhi	r7,16420
8110a8b8:	11060580 	call	81106058 <__muldf3>
8110a8bc:	81000044 	addi	r4,r16,1
8110a8c0:	d8800f15 	stw	r2,60(sp)
8110a8c4:	d8c01015 	stw	r3,64(sp)
8110a8c8:	1112a800 	call	81112a80 <__floatsidf>
8110a8cc:	d9800f17 	ldw	r6,60(sp)
8110a8d0:	d9c01017 	ldw	r7,64(sp)
8110a8d4:	1009883a 	mov	r4,r2
8110a8d8:	180b883a 	mov	r5,r3
8110a8dc:	11060580 	call	81106058 <__muldf3>
8110a8e0:	01d00734 	movhi	r7,16412
8110a8e4:	000d883a 	mov	r6,zero
8110a8e8:	1009883a 	mov	r4,r2
8110a8ec:	180b883a 	mov	r5,r3
8110a8f0:	1110d180 	call	81110d18 <__adddf3>
8110a8f4:	d9c00517 	ldw	r7,20(sp)
8110a8f8:	047f3034 	movhi	r17,64704
8110a8fc:	1021883a 	mov	r16,r2
8110a900:	39ffffc4 	addi	r7,r7,-1
8110a904:	d9c01315 	stw	r7,76(sp)
8110a908:	1c63883a 	add	r17,r3,r17
8110a90c:	db000c17 	ldw	r12,48(sp)
8110a910:	003bea06 	br	811098bc <__reset+0xfb0e98bc>
8110a914:	dc000915 	stw	r16,36(sp)
8110a918:	003e0e06 	br	8110a154 <__reset+0xfb0ea154>
8110a91c:	01000e44 	movi	r4,57
8110a920:	8825883a 	mov	r18,r17
8110a924:	9dc00044 	addi	r23,r19,1
8110a928:	99000005 	stb	r4,0(r19)
8110a92c:	a023883a 	mov	r17,r20
8110a930:	dc000915 	stw	r16,36(sp)
8110a934:	003da406 	br	81109fc8 <__reset+0xfb0e9fc8>
8110a938:	d9801417 	ldw	r6,80(sp)
8110a93c:	d9c01517 	ldw	r7,84(sp)
8110a940:	0009883a 	mov	r4,zero
8110a944:	014ff834 	movhi	r5,16352
8110a948:	11121040 	call	81112104 <__subdf3>
8110a94c:	880d883a 	mov	r6,r17
8110a950:	a00f883a 	mov	r7,r20
8110a954:	1009883a 	mov	r4,r2
8110a958:	180b883a 	mov	r5,r3
8110a95c:	1111f340 	call	81111f34 <__gedf2>
8110a960:	00bc7c0e 	bge	zero,r2,81109b54 <__reset+0xfb0e9b54>
8110a964:	01000c04 	movi	r4,48
8110a968:	00000106 	br	8110a970 <_dtoa_r+0x1580>
8110a96c:	102f883a 	mov	r23,r2
8110a970:	b8bfffc4 	addi	r2,r23,-1
8110a974:	10c00007 	ldb	r3,0(r2)
8110a978:	193ffc26 	beq	r3,r4,8110a96c <__reset+0xfb0ea96c>
8110a97c:	d9801317 	ldw	r6,76(sp)
8110a980:	d9800515 	stw	r6,20(sp)
8110a984:	003c4406 	br	81109a98 <__reset+0xfb0e9a98>
8110a988:	d9801317 	ldw	r6,76(sp)
8110a98c:	d9800515 	stw	r6,20(sp)
8110a990:	003cea06 	br	81109d3c <__reset+0xfb0e9d3c>
8110a994:	dd800f17 	ldw	r22,60(sp)
8110a998:	dcc01017 	ldw	r19,64(sp)
8110a99c:	dc801217 	ldw	r18,72(sp)
8110a9a0:	003c6c06 	br	81109b54 <__reset+0xfb0e9b54>
8110a9a4:	903e031e 	bne	r18,zero,8110a1b4 <__reset+0xfb0ea1b4>
8110a9a8:	003ebb06 	br	8110a498 <__reset+0xfb0ea498>
8110a9ac:	103e6c1e 	bne	r2,zero,8110a360 <__reset+0xfb0ea360>
8110a9b0:	4080004c 	andi	r2,r8,1
8110a9b4:	103e6a26 	beq	r2,zero,8110a360 <__reset+0xfb0ea360>
8110a9b8:	003e6606 	br	8110a354 <__reset+0xfb0ea354>
8110a9bc:	d8c00317 	ldw	r3,12(sp)
8110a9c0:	00800084 	movi	r2,2
8110a9c4:	10c02916 	blt	r2,r3,8110aa6c <_dtoa_r+0x167c>
8110a9c8:	d9000c17 	ldw	r4,48(sp)
8110a9cc:	003e8806 	br	8110a3f0 <__reset+0xfb0ea3f0>
8110a9d0:	04000084 	movi	r16,2
8110a9d4:	003b9d06 	br	8110984c <__reset+0xfb0e984c>
8110a9d8:	d9001317 	ldw	r4,76(sp)
8110a9dc:	d9000515 	stw	r4,20(sp)
8110a9e0:	003cd606 	br	81109d3c <__reset+0xfb0e9d3c>
8110a9e4:	d8801317 	ldw	r2,76(sp)
8110a9e8:	d8800515 	stw	r2,20(sp)
8110a9ec:	003c2a06 	br	81109a98 <__reset+0xfb0e9a98>
8110a9f0:	d9800317 	ldw	r6,12(sp)
8110a9f4:	00800084 	movi	r2,2
8110a9f8:	11801516 	blt	r2,r6,8110aa50 <_dtoa_r+0x1660>
8110a9fc:	d9c00c17 	ldw	r7,48(sp)
8110aa00:	d9c00615 	stw	r7,24(sp)
8110aa04:	003df706 	br	8110a1e4 <__reset+0xfb0ea1e4>
8110aa08:	193d3926 	beq	r3,r4,81109ef0 <__reset+0xfb0e9ef0>
8110aa0c:	00c00f04 	movi	r3,60
8110aa10:	1885c83a 	sub	r2,r3,r2
8110aa14:	003ddf06 	br	8110a194 <__reset+0xfb0ea194>
8110aa18:	e009883a 	mov	r4,fp
8110aa1c:	e0001115 	stw	zero,68(fp)
8110aa20:	000b883a 	mov	r5,zero
8110aa24:	110c9440 	call	8110c944 <_Balloc>
8110aa28:	d8800715 	stw	r2,28(sp)
8110aa2c:	d8c00717 	ldw	r3,28(sp)
8110aa30:	00bfffc4 	movi	r2,-1
8110aa34:	01000044 	movi	r4,1
8110aa38:	d8800c15 	stw	r2,48(sp)
8110aa3c:	e0c01015 	stw	r3,64(fp)
8110aa40:	d9000b15 	stw	r4,44(sp)
8110aa44:	d8800615 	stw	r2,24(sp)
8110aa48:	d8002215 	stw	zero,136(sp)
8110aa4c:	003c4106 	br	81109b54 <__reset+0xfb0e9b54>
8110aa50:	d8c00c17 	ldw	r3,48(sp)
8110aa54:	d8c00615 	stw	r3,24(sp)
8110aa58:	003e7006 	br	8110a41c <__reset+0xfb0ea41c>
8110aa5c:	04400044 	movi	r17,1
8110aa60:	003b2006 	br	811096e4 <__reset+0xfb0e96e4>
8110aa64:	000b883a 	mov	r5,zero
8110aa68:	003b3d06 	br	81109760 <__reset+0xfb0e9760>
8110aa6c:	d8800c17 	ldw	r2,48(sp)
8110aa70:	d8800615 	stw	r2,24(sp)
8110aa74:	003e6906 	br	8110a41c <__reset+0xfb0ea41c>

8110aa78 <__sflush_r>:
8110aa78:	2880030b 	ldhu	r2,12(r5)
8110aa7c:	defffb04 	addi	sp,sp,-20
8110aa80:	dcc00315 	stw	r19,12(sp)
8110aa84:	dc400115 	stw	r17,4(sp)
8110aa88:	dfc00415 	stw	ra,16(sp)
8110aa8c:	dc800215 	stw	r18,8(sp)
8110aa90:	dc000015 	stw	r16,0(sp)
8110aa94:	10c0020c 	andi	r3,r2,8
8110aa98:	2823883a 	mov	r17,r5
8110aa9c:	2027883a 	mov	r19,r4
8110aaa0:	1800311e 	bne	r3,zero,8110ab68 <__sflush_r+0xf0>
8110aaa4:	28c00117 	ldw	r3,4(r5)
8110aaa8:	10820014 	ori	r2,r2,2048
8110aaac:	2880030d 	sth	r2,12(r5)
8110aab0:	00c04b0e 	bge	zero,r3,8110abe0 <__sflush_r+0x168>
8110aab4:	8a000a17 	ldw	r8,40(r17)
8110aab8:	40002326 	beq	r8,zero,8110ab48 <__sflush_r+0xd0>
8110aabc:	9c000017 	ldw	r16,0(r19)
8110aac0:	10c4000c 	andi	r3,r2,4096
8110aac4:	98000015 	stw	zero,0(r19)
8110aac8:	18004826 	beq	r3,zero,8110abec <__sflush_r+0x174>
8110aacc:	89801417 	ldw	r6,80(r17)
8110aad0:	10c0010c 	andi	r3,r2,4
8110aad4:	18000626 	beq	r3,zero,8110aaf0 <__sflush_r+0x78>
8110aad8:	88c00117 	ldw	r3,4(r17)
8110aadc:	88800c17 	ldw	r2,48(r17)
8110aae0:	30cdc83a 	sub	r6,r6,r3
8110aae4:	10000226 	beq	r2,zero,8110aaf0 <__sflush_r+0x78>
8110aae8:	88800f17 	ldw	r2,60(r17)
8110aaec:	308dc83a 	sub	r6,r6,r2
8110aaf0:	89400717 	ldw	r5,28(r17)
8110aaf4:	000f883a 	mov	r7,zero
8110aaf8:	9809883a 	mov	r4,r19
8110aafc:	403ee83a 	callr	r8
8110ab00:	00ffffc4 	movi	r3,-1
8110ab04:	10c04426 	beq	r2,r3,8110ac18 <__sflush_r+0x1a0>
8110ab08:	88c0030b 	ldhu	r3,12(r17)
8110ab0c:	89000417 	ldw	r4,16(r17)
8110ab10:	88000115 	stw	zero,4(r17)
8110ab14:	197dffcc 	andi	r5,r3,63487
8110ab18:	8940030d 	sth	r5,12(r17)
8110ab1c:	89000015 	stw	r4,0(r17)
8110ab20:	18c4000c 	andi	r3,r3,4096
8110ab24:	18002c1e 	bne	r3,zero,8110abd8 <__sflush_r+0x160>
8110ab28:	89400c17 	ldw	r5,48(r17)
8110ab2c:	9c000015 	stw	r16,0(r19)
8110ab30:	28000526 	beq	r5,zero,8110ab48 <__sflush_r+0xd0>
8110ab34:	88801004 	addi	r2,r17,64
8110ab38:	28800226 	beq	r5,r2,8110ab44 <__sflush_r+0xcc>
8110ab3c:	9809883a 	mov	r4,r19
8110ab40:	110b1e40 	call	8110b1e4 <_free_r>
8110ab44:	88000c15 	stw	zero,48(r17)
8110ab48:	0005883a 	mov	r2,zero
8110ab4c:	dfc00417 	ldw	ra,16(sp)
8110ab50:	dcc00317 	ldw	r19,12(sp)
8110ab54:	dc800217 	ldw	r18,8(sp)
8110ab58:	dc400117 	ldw	r17,4(sp)
8110ab5c:	dc000017 	ldw	r16,0(sp)
8110ab60:	dec00504 	addi	sp,sp,20
8110ab64:	f800283a 	ret
8110ab68:	2c800417 	ldw	r18,16(r5)
8110ab6c:	903ff626 	beq	r18,zero,8110ab48 <__reset+0xfb0eab48>
8110ab70:	2c000017 	ldw	r16,0(r5)
8110ab74:	108000cc 	andi	r2,r2,3
8110ab78:	2c800015 	stw	r18,0(r5)
8110ab7c:	84a1c83a 	sub	r16,r16,r18
8110ab80:	1000131e 	bne	r2,zero,8110abd0 <__sflush_r+0x158>
8110ab84:	28800517 	ldw	r2,20(r5)
8110ab88:	88800215 	stw	r2,8(r17)
8110ab8c:	04000316 	blt	zero,r16,8110ab9c <__sflush_r+0x124>
8110ab90:	003fed06 	br	8110ab48 <__reset+0xfb0eab48>
8110ab94:	90a5883a 	add	r18,r18,r2
8110ab98:	043feb0e 	bge	zero,r16,8110ab48 <__reset+0xfb0eab48>
8110ab9c:	88800917 	ldw	r2,36(r17)
8110aba0:	89400717 	ldw	r5,28(r17)
8110aba4:	800f883a 	mov	r7,r16
8110aba8:	900d883a 	mov	r6,r18
8110abac:	9809883a 	mov	r4,r19
8110abb0:	103ee83a 	callr	r2
8110abb4:	80a1c83a 	sub	r16,r16,r2
8110abb8:	00bff616 	blt	zero,r2,8110ab94 <__reset+0xfb0eab94>
8110abbc:	88c0030b 	ldhu	r3,12(r17)
8110abc0:	00bfffc4 	movi	r2,-1
8110abc4:	18c01014 	ori	r3,r3,64
8110abc8:	88c0030d 	sth	r3,12(r17)
8110abcc:	003fdf06 	br	8110ab4c <__reset+0xfb0eab4c>
8110abd0:	0005883a 	mov	r2,zero
8110abd4:	003fec06 	br	8110ab88 <__reset+0xfb0eab88>
8110abd8:	88801415 	stw	r2,80(r17)
8110abdc:	003fd206 	br	8110ab28 <__reset+0xfb0eab28>
8110abe0:	28c00f17 	ldw	r3,60(r5)
8110abe4:	00ffb316 	blt	zero,r3,8110aab4 <__reset+0xfb0eaab4>
8110abe8:	003fd706 	br	8110ab48 <__reset+0xfb0eab48>
8110abec:	89400717 	ldw	r5,28(r17)
8110abf0:	000d883a 	mov	r6,zero
8110abf4:	01c00044 	movi	r7,1
8110abf8:	9809883a 	mov	r4,r19
8110abfc:	403ee83a 	callr	r8
8110ac00:	100d883a 	mov	r6,r2
8110ac04:	00bfffc4 	movi	r2,-1
8110ac08:	30801426 	beq	r6,r2,8110ac5c <__sflush_r+0x1e4>
8110ac0c:	8880030b 	ldhu	r2,12(r17)
8110ac10:	8a000a17 	ldw	r8,40(r17)
8110ac14:	003fae06 	br	8110aad0 <__reset+0xfb0eaad0>
8110ac18:	98c00017 	ldw	r3,0(r19)
8110ac1c:	183fba26 	beq	r3,zero,8110ab08 <__reset+0xfb0eab08>
8110ac20:	01000744 	movi	r4,29
8110ac24:	19000626 	beq	r3,r4,8110ac40 <__sflush_r+0x1c8>
8110ac28:	01000584 	movi	r4,22
8110ac2c:	19000426 	beq	r3,r4,8110ac40 <__sflush_r+0x1c8>
8110ac30:	88c0030b 	ldhu	r3,12(r17)
8110ac34:	18c01014 	ori	r3,r3,64
8110ac38:	88c0030d 	sth	r3,12(r17)
8110ac3c:	003fc306 	br	8110ab4c <__reset+0xfb0eab4c>
8110ac40:	8880030b 	ldhu	r2,12(r17)
8110ac44:	88c00417 	ldw	r3,16(r17)
8110ac48:	88000115 	stw	zero,4(r17)
8110ac4c:	10bdffcc 	andi	r2,r2,63487
8110ac50:	8880030d 	sth	r2,12(r17)
8110ac54:	88c00015 	stw	r3,0(r17)
8110ac58:	003fb306 	br	8110ab28 <__reset+0xfb0eab28>
8110ac5c:	98800017 	ldw	r2,0(r19)
8110ac60:	103fea26 	beq	r2,zero,8110ac0c <__reset+0xfb0eac0c>
8110ac64:	00c00744 	movi	r3,29
8110ac68:	10c00226 	beq	r2,r3,8110ac74 <__sflush_r+0x1fc>
8110ac6c:	00c00584 	movi	r3,22
8110ac70:	10c0031e 	bne	r2,r3,8110ac80 <__sflush_r+0x208>
8110ac74:	9c000015 	stw	r16,0(r19)
8110ac78:	0005883a 	mov	r2,zero
8110ac7c:	003fb306 	br	8110ab4c <__reset+0xfb0eab4c>
8110ac80:	88c0030b 	ldhu	r3,12(r17)
8110ac84:	3005883a 	mov	r2,r6
8110ac88:	18c01014 	ori	r3,r3,64
8110ac8c:	88c0030d 	sth	r3,12(r17)
8110ac90:	003fae06 	br	8110ab4c <__reset+0xfb0eab4c>

8110ac94 <_fflush_r>:
8110ac94:	defffd04 	addi	sp,sp,-12
8110ac98:	dc000115 	stw	r16,4(sp)
8110ac9c:	dfc00215 	stw	ra,8(sp)
8110aca0:	2021883a 	mov	r16,r4
8110aca4:	20000226 	beq	r4,zero,8110acb0 <_fflush_r+0x1c>
8110aca8:	20800e17 	ldw	r2,56(r4)
8110acac:	10000c26 	beq	r2,zero,8110ace0 <_fflush_r+0x4c>
8110acb0:	2880030f 	ldh	r2,12(r5)
8110acb4:	1000051e 	bne	r2,zero,8110accc <_fflush_r+0x38>
8110acb8:	0005883a 	mov	r2,zero
8110acbc:	dfc00217 	ldw	ra,8(sp)
8110acc0:	dc000117 	ldw	r16,4(sp)
8110acc4:	dec00304 	addi	sp,sp,12
8110acc8:	f800283a 	ret
8110accc:	8009883a 	mov	r4,r16
8110acd0:	dfc00217 	ldw	ra,8(sp)
8110acd4:	dc000117 	ldw	r16,4(sp)
8110acd8:	dec00304 	addi	sp,sp,12
8110acdc:	110aa781 	jmpi	8110aa78 <__sflush_r>
8110ace0:	d9400015 	stw	r5,0(sp)
8110ace4:	110b0700 	call	8110b070 <__sinit>
8110ace8:	d9400017 	ldw	r5,0(sp)
8110acec:	003ff006 	br	8110acb0 <__reset+0xfb0eacb0>

8110acf0 <fflush>:
8110acf0:	20000526 	beq	r4,zero,8110ad08 <fflush+0x18>
8110acf4:	00a044b4 	movhi	r2,33042
8110acf8:	10acfa04 	addi	r2,r2,-19480
8110acfc:	200b883a 	mov	r5,r4
8110ad00:	11000017 	ldw	r4,0(r2)
8110ad04:	110ac941 	jmpi	8110ac94 <_fflush_r>
8110ad08:	00a044b4 	movhi	r2,33042
8110ad0c:	10acf904 	addi	r2,r2,-19484
8110ad10:	11000017 	ldw	r4,0(r2)
8110ad14:	01604474 	movhi	r5,33041
8110ad18:	296b2504 	addi	r5,r5,-21356
8110ad1c:	110ba741 	jmpi	8110ba74 <_fwalk_reent>

8110ad20 <__fp_unlock>:
8110ad20:	0005883a 	mov	r2,zero
8110ad24:	f800283a 	ret

8110ad28 <_cleanup_r>:
8110ad28:	01604474 	movhi	r5,33041
8110ad2c:	297f0104 	addi	r5,r5,-1020
8110ad30:	110ba741 	jmpi	8110ba74 <_fwalk_reent>

8110ad34 <__sinit.part.1>:
8110ad34:	defff704 	addi	sp,sp,-36
8110ad38:	00e04474 	movhi	r3,33041
8110ad3c:	dfc00815 	stw	ra,32(sp)
8110ad40:	ddc00715 	stw	r23,28(sp)
8110ad44:	dd800615 	stw	r22,24(sp)
8110ad48:	dd400515 	stw	r21,20(sp)
8110ad4c:	dd000415 	stw	r20,16(sp)
8110ad50:	dcc00315 	stw	r19,12(sp)
8110ad54:	dc800215 	stw	r18,8(sp)
8110ad58:	dc400115 	stw	r17,4(sp)
8110ad5c:	dc000015 	stw	r16,0(sp)
8110ad60:	18eb4a04 	addi	r3,r3,-21208
8110ad64:	24000117 	ldw	r16,4(r4)
8110ad68:	20c00f15 	stw	r3,60(r4)
8110ad6c:	2080bb04 	addi	r2,r4,748
8110ad70:	00c000c4 	movi	r3,3
8110ad74:	20c0b915 	stw	r3,740(r4)
8110ad78:	2080ba15 	stw	r2,744(r4)
8110ad7c:	2000b815 	stw	zero,736(r4)
8110ad80:	05c00204 	movi	r23,8
8110ad84:	00800104 	movi	r2,4
8110ad88:	2025883a 	mov	r18,r4
8110ad8c:	b80d883a 	mov	r6,r23
8110ad90:	81001704 	addi	r4,r16,92
8110ad94:	000b883a 	mov	r5,zero
8110ad98:	80000015 	stw	zero,0(r16)
8110ad9c:	80000115 	stw	zero,4(r16)
8110ada0:	80000215 	stw	zero,8(r16)
8110ada4:	8080030d 	sth	r2,12(r16)
8110ada8:	80001915 	stw	zero,100(r16)
8110adac:	8000038d 	sth	zero,14(r16)
8110adb0:	80000415 	stw	zero,16(r16)
8110adb4:	80000515 	stw	zero,20(r16)
8110adb8:	80000615 	stw	zero,24(r16)
8110adbc:	110c81c0 	call	8110c81c <memset>
8110adc0:	05a04474 	movhi	r22,33041
8110adc4:	94400217 	ldw	r17,8(r18)
8110adc8:	05604474 	movhi	r21,33041
8110adcc:	05204474 	movhi	r20,33041
8110add0:	04e04474 	movhi	r19,33041
8110add4:	b5b83504 	addi	r22,r22,-7980
8110add8:	ad784c04 	addi	r21,r21,-7888
8110addc:	a5386b04 	addi	r20,r20,-7764
8110ade0:	9cf88204 	addi	r19,r19,-7672
8110ade4:	85800815 	stw	r22,32(r16)
8110ade8:	85400915 	stw	r21,36(r16)
8110adec:	85000a15 	stw	r20,40(r16)
8110adf0:	84c00b15 	stw	r19,44(r16)
8110adf4:	84000715 	stw	r16,28(r16)
8110adf8:	00800284 	movi	r2,10
8110adfc:	8880030d 	sth	r2,12(r17)
8110ae00:	00800044 	movi	r2,1
8110ae04:	b80d883a 	mov	r6,r23
8110ae08:	89001704 	addi	r4,r17,92
8110ae0c:	000b883a 	mov	r5,zero
8110ae10:	88000015 	stw	zero,0(r17)
8110ae14:	88000115 	stw	zero,4(r17)
8110ae18:	88000215 	stw	zero,8(r17)
8110ae1c:	88001915 	stw	zero,100(r17)
8110ae20:	8880038d 	sth	r2,14(r17)
8110ae24:	88000415 	stw	zero,16(r17)
8110ae28:	88000515 	stw	zero,20(r17)
8110ae2c:	88000615 	stw	zero,24(r17)
8110ae30:	110c81c0 	call	8110c81c <memset>
8110ae34:	94000317 	ldw	r16,12(r18)
8110ae38:	00800484 	movi	r2,18
8110ae3c:	8c400715 	stw	r17,28(r17)
8110ae40:	8d800815 	stw	r22,32(r17)
8110ae44:	8d400915 	stw	r21,36(r17)
8110ae48:	8d000a15 	stw	r20,40(r17)
8110ae4c:	8cc00b15 	stw	r19,44(r17)
8110ae50:	8080030d 	sth	r2,12(r16)
8110ae54:	00800084 	movi	r2,2
8110ae58:	80000015 	stw	zero,0(r16)
8110ae5c:	80000115 	stw	zero,4(r16)
8110ae60:	80000215 	stw	zero,8(r16)
8110ae64:	80001915 	stw	zero,100(r16)
8110ae68:	8080038d 	sth	r2,14(r16)
8110ae6c:	80000415 	stw	zero,16(r16)
8110ae70:	80000515 	stw	zero,20(r16)
8110ae74:	80000615 	stw	zero,24(r16)
8110ae78:	b80d883a 	mov	r6,r23
8110ae7c:	000b883a 	mov	r5,zero
8110ae80:	81001704 	addi	r4,r16,92
8110ae84:	110c81c0 	call	8110c81c <memset>
8110ae88:	00800044 	movi	r2,1
8110ae8c:	84000715 	stw	r16,28(r16)
8110ae90:	85800815 	stw	r22,32(r16)
8110ae94:	85400915 	stw	r21,36(r16)
8110ae98:	85000a15 	stw	r20,40(r16)
8110ae9c:	84c00b15 	stw	r19,44(r16)
8110aea0:	90800e15 	stw	r2,56(r18)
8110aea4:	dfc00817 	ldw	ra,32(sp)
8110aea8:	ddc00717 	ldw	r23,28(sp)
8110aeac:	dd800617 	ldw	r22,24(sp)
8110aeb0:	dd400517 	ldw	r21,20(sp)
8110aeb4:	dd000417 	ldw	r20,16(sp)
8110aeb8:	dcc00317 	ldw	r19,12(sp)
8110aebc:	dc800217 	ldw	r18,8(sp)
8110aec0:	dc400117 	ldw	r17,4(sp)
8110aec4:	dc000017 	ldw	r16,0(sp)
8110aec8:	dec00904 	addi	sp,sp,36
8110aecc:	f800283a 	ret

8110aed0 <__fp_lock>:
8110aed0:	0005883a 	mov	r2,zero
8110aed4:	f800283a 	ret

8110aed8 <__sfmoreglue>:
8110aed8:	defffc04 	addi	sp,sp,-16
8110aedc:	dc400115 	stw	r17,4(sp)
8110aee0:	2c7fffc4 	addi	r17,r5,-1
8110aee4:	8c401a24 	muli	r17,r17,104
8110aee8:	dc800215 	stw	r18,8(sp)
8110aeec:	2825883a 	mov	r18,r5
8110aef0:	89401d04 	addi	r5,r17,116
8110aef4:	dc000015 	stw	r16,0(sp)
8110aef8:	dfc00315 	stw	ra,12(sp)
8110aefc:	110bdd00 	call	8110bdd0 <_malloc_r>
8110af00:	1021883a 	mov	r16,r2
8110af04:	10000726 	beq	r2,zero,8110af24 <__sfmoreglue+0x4c>
8110af08:	11000304 	addi	r4,r2,12
8110af0c:	10000015 	stw	zero,0(r2)
8110af10:	14800115 	stw	r18,4(r2)
8110af14:	11000215 	stw	r4,8(r2)
8110af18:	89801a04 	addi	r6,r17,104
8110af1c:	000b883a 	mov	r5,zero
8110af20:	110c81c0 	call	8110c81c <memset>
8110af24:	8005883a 	mov	r2,r16
8110af28:	dfc00317 	ldw	ra,12(sp)
8110af2c:	dc800217 	ldw	r18,8(sp)
8110af30:	dc400117 	ldw	r17,4(sp)
8110af34:	dc000017 	ldw	r16,0(sp)
8110af38:	dec00404 	addi	sp,sp,16
8110af3c:	f800283a 	ret

8110af40 <__sfp>:
8110af40:	defffb04 	addi	sp,sp,-20
8110af44:	dc000015 	stw	r16,0(sp)
8110af48:	042044b4 	movhi	r16,33042
8110af4c:	842cf904 	addi	r16,r16,-19484
8110af50:	dcc00315 	stw	r19,12(sp)
8110af54:	2027883a 	mov	r19,r4
8110af58:	81000017 	ldw	r4,0(r16)
8110af5c:	dfc00415 	stw	ra,16(sp)
8110af60:	dc800215 	stw	r18,8(sp)
8110af64:	20800e17 	ldw	r2,56(r4)
8110af68:	dc400115 	stw	r17,4(sp)
8110af6c:	1000021e 	bne	r2,zero,8110af78 <__sfp+0x38>
8110af70:	110ad340 	call	8110ad34 <__sinit.part.1>
8110af74:	81000017 	ldw	r4,0(r16)
8110af78:	2480b804 	addi	r18,r4,736
8110af7c:	047fffc4 	movi	r17,-1
8110af80:	91000117 	ldw	r4,4(r18)
8110af84:	94000217 	ldw	r16,8(r18)
8110af88:	213fffc4 	addi	r4,r4,-1
8110af8c:	20000a16 	blt	r4,zero,8110afb8 <__sfp+0x78>
8110af90:	8080030f 	ldh	r2,12(r16)
8110af94:	10000c26 	beq	r2,zero,8110afc8 <__sfp+0x88>
8110af98:	80c01d04 	addi	r3,r16,116
8110af9c:	00000206 	br	8110afa8 <__sfp+0x68>
8110afa0:	18bfe60f 	ldh	r2,-104(r3)
8110afa4:	10000826 	beq	r2,zero,8110afc8 <__sfp+0x88>
8110afa8:	213fffc4 	addi	r4,r4,-1
8110afac:	1c3ffd04 	addi	r16,r3,-12
8110afb0:	18c01a04 	addi	r3,r3,104
8110afb4:	247ffa1e 	bne	r4,r17,8110afa0 <__reset+0xfb0eafa0>
8110afb8:	90800017 	ldw	r2,0(r18)
8110afbc:	10001d26 	beq	r2,zero,8110b034 <__sfp+0xf4>
8110afc0:	1025883a 	mov	r18,r2
8110afc4:	003fee06 	br	8110af80 <__reset+0xfb0eaf80>
8110afc8:	00bfffc4 	movi	r2,-1
8110afcc:	8080038d 	sth	r2,14(r16)
8110afd0:	00800044 	movi	r2,1
8110afd4:	8080030d 	sth	r2,12(r16)
8110afd8:	80001915 	stw	zero,100(r16)
8110afdc:	80000015 	stw	zero,0(r16)
8110afe0:	80000215 	stw	zero,8(r16)
8110afe4:	80000115 	stw	zero,4(r16)
8110afe8:	80000415 	stw	zero,16(r16)
8110afec:	80000515 	stw	zero,20(r16)
8110aff0:	80000615 	stw	zero,24(r16)
8110aff4:	01800204 	movi	r6,8
8110aff8:	000b883a 	mov	r5,zero
8110affc:	81001704 	addi	r4,r16,92
8110b000:	110c81c0 	call	8110c81c <memset>
8110b004:	8005883a 	mov	r2,r16
8110b008:	80000c15 	stw	zero,48(r16)
8110b00c:	80000d15 	stw	zero,52(r16)
8110b010:	80001115 	stw	zero,68(r16)
8110b014:	80001215 	stw	zero,72(r16)
8110b018:	dfc00417 	ldw	ra,16(sp)
8110b01c:	dcc00317 	ldw	r19,12(sp)
8110b020:	dc800217 	ldw	r18,8(sp)
8110b024:	dc400117 	ldw	r17,4(sp)
8110b028:	dc000017 	ldw	r16,0(sp)
8110b02c:	dec00504 	addi	sp,sp,20
8110b030:	f800283a 	ret
8110b034:	01400104 	movi	r5,4
8110b038:	9809883a 	mov	r4,r19
8110b03c:	110aed80 	call	8110aed8 <__sfmoreglue>
8110b040:	90800015 	stw	r2,0(r18)
8110b044:	103fde1e 	bne	r2,zero,8110afc0 <__reset+0xfb0eafc0>
8110b048:	00800304 	movi	r2,12
8110b04c:	98800015 	stw	r2,0(r19)
8110b050:	0005883a 	mov	r2,zero
8110b054:	003ff006 	br	8110b018 <__reset+0xfb0eb018>

8110b058 <_cleanup>:
8110b058:	00a044b4 	movhi	r2,33042
8110b05c:	10acf904 	addi	r2,r2,-19484
8110b060:	11000017 	ldw	r4,0(r2)
8110b064:	01604474 	movhi	r5,33041
8110b068:	297f0104 	addi	r5,r5,-1020
8110b06c:	110ba741 	jmpi	8110ba74 <_fwalk_reent>

8110b070 <__sinit>:
8110b070:	20800e17 	ldw	r2,56(r4)
8110b074:	10000126 	beq	r2,zero,8110b07c <__sinit+0xc>
8110b078:	f800283a 	ret
8110b07c:	110ad341 	jmpi	8110ad34 <__sinit.part.1>

8110b080 <__sfp_lock_acquire>:
8110b080:	f800283a 	ret

8110b084 <__sfp_lock_release>:
8110b084:	f800283a 	ret

8110b088 <__sinit_lock_acquire>:
8110b088:	f800283a 	ret

8110b08c <__sinit_lock_release>:
8110b08c:	f800283a 	ret

8110b090 <__fp_lock_all>:
8110b090:	00a044b4 	movhi	r2,33042
8110b094:	10acfa04 	addi	r2,r2,-19480
8110b098:	11000017 	ldw	r4,0(r2)
8110b09c:	01604474 	movhi	r5,33041
8110b0a0:	296bb404 	addi	r5,r5,-20784
8110b0a4:	110b9b01 	jmpi	8110b9b0 <_fwalk>

8110b0a8 <__fp_unlock_all>:
8110b0a8:	00a044b4 	movhi	r2,33042
8110b0ac:	10acfa04 	addi	r2,r2,-19480
8110b0b0:	11000017 	ldw	r4,0(r2)
8110b0b4:	01604474 	movhi	r5,33041
8110b0b8:	296b4804 	addi	r5,r5,-21216
8110b0bc:	110b9b01 	jmpi	8110b9b0 <_fwalk>

8110b0c0 <_malloc_trim_r>:
8110b0c0:	defffb04 	addi	sp,sp,-20
8110b0c4:	dcc00315 	stw	r19,12(sp)
8110b0c8:	04e044b4 	movhi	r19,33042
8110b0cc:	dc800215 	stw	r18,8(sp)
8110b0d0:	dc400115 	stw	r17,4(sp)
8110b0d4:	dc000015 	stw	r16,0(sp)
8110b0d8:	dfc00415 	stw	ra,16(sp)
8110b0dc:	2821883a 	mov	r16,r5
8110b0e0:	9ce72d04 	addi	r19,r19,-25420
8110b0e4:	2025883a 	mov	r18,r4
8110b0e8:	11130b40 	call	811130b4 <__malloc_lock>
8110b0ec:	98800217 	ldw	r2,8(r19)
8110b0f0:	14400117 	ldw	r17,4(r2)
8110b0f4:	00bfff04 	movi	r2,-4
8110b0f8:	88a2703a 	and	r17,r17,r2
8110b0fc:	8c21c83a 	sub	r16,r17,r16
8110b100:	8403fbc4 	addi	r16,r16,4079
8110b104:	8020d33a 	srli	r16,r16,12
8110b108:	0083ffc4 	movi	r2,4095
8110b10c:	843fffc4 	addi	r16,r16,-1
8110b110:	8020933a 	slli	r16,r16,12
8110b114:	1400060e 	bge	r2,r16,8110b130 <_malloc_trim_r+0x70>
8110b118:	000b883a 	mov	r5,zero
8110b11c:	9009883a 	mov	r4,r18
8110b120:	110e0800 	call	8110e080 <_sbrk_r>
8110b124:	98c00217 	ldw	r3,8(r19)
8110b128:	1c47883a 	add	r3,r3,r17
8110b12c:	10c00a26 	beq	r2,r3,8110b158 <_malloc_trim_r+0x98>
8110b130:	9009883a 	mov	r4,r18
8110b134:	11130d80 	call	811130d8 <__malloc_unlock>
8110b138:	0005883a 	mov	r2,zero
8110b13c:	dfc00417 	ldw	ra,16(sp)
8110b140:	dcc00317 	ldw	r19,12(sp)
8110b144:	dc800217 	ldw	r18,8(sp)
8110b148:	dc400117 	ldw	r17,4(sp)
8110b14c:	dc000017 	ldw	r16,0(sp)
8110b150:	dec00504 	addi	sp,sp,20
8110b154:	f800283a 	ret
8110b158:	040bc83a 	sub	r5,zero,r16
8110b15c:	9009883a 	mov	r4,r18
8110b160:	110e0800 	call	8110e080 <_sbrk_r>
8110b164:	00ffffc4 	movi	r3,-1
8110b168:	10c00d26 	beq	r2,r3,8110b1a0 <_malloc_trim_r+0xe0>
8110b16c:	00e044b4 	movhi	r3,33042
8110b170:	18ed2004 	addi	r3,r3,-19328
8110b174:	18800017 	ldw	r2,0(r3)
8110b178:	99000217 	ldw	r4,8(r19)
8110b17c:	8c23c83a 	sub	r17,r17,r16
8110b180:	8c400054 	ori	r17,r17,1
8110b184:	1421c83a 	sub	r16,r2,r16
8110b188:	24400115 	stw	r17,4(r4)
8110b18c:	9009883a 	mov	r4,r18
8110b190:	1c000015 	stw	r16,0(r3)
8110b194:	11130d80 	call	811130d8 <__malloc_unlock>
8110b198:	00800044 	movi	r2,1
8110b19c:	003fe706 	br	8110b13c <__reset+0xfb0eb13c>
8110b1a0:	000b883a 	mov	r5,zero
8110b1a4:	9009883a 	mov	r4,r18
8110b1a8:	110e0800 	call	8110e080 <_sbrk_r>
8110b1ac:	99000217 	ldw	r4,8(r19)
8110b1b0:	014003c4 	movi	r5,15
8110b1b4:	1107c83a 	sub	r3,r2,r4
8110b1b8:	28ffdd0e 	bge	r5,r3,8110b130 <__reset+0xfb0eb130>
8110b1bc:	016044b4 	movhi	r5,33042
8110b1c0:	296cfc04 	addi	r5,r5,-19472
8110b1c4:	29400017 	ldw	r5,0(r5)
8110b1c8:	18c00054 	ori	r3,r3,1
8110b1cc:	20c00115 	stw	r3,4(r4)
8110b1d0:	00e044b4 	movhi	r3,33042
8110b1d4:	1145c83a 	sub	r2,r2,r5
8110b1d8:	18ed2004 	addi	r3,r3,-19328
8110b1dc:	18800015 	stw	r2,0(r3)
8110b1e0:	003fd306 	br	8110b130 <__reset+0xfb0eb130>

8110b1e4 <_free_r>:
8110b1e4:	28004126 	beq	r5,zero,8110b2ec <_free_r+0x108>
8110b1e8:	defffd04 	addi	sp,sp,-12
8110b1ec:	dc400115 	stw	r17,4(sp)
8110b1f0:	dc000015 	stw	r16,0(sp)
8110b1f4:	2023883a 	mov	r17,r4
8110b1f8:	2821883a 	mov	r16,r5
8110b1fc:	dfc00215 	stw	ra,8(sp)
8110b200:	11130b40 	call	811130b4 <__malloc_lock>
8110b204:	81ffff17 	ldw	r7,-4(r16)
8110b208:	00bfff84 	movi	r2,-2
8110b20c:	012044b4 	movhi	r4,33042
8110b210:	81bffe04 	addi	r6,r16,-8
8110b214:	3884703a 	and	r2,r7,r2
8110b218:	21272d04 	addi	r4,r4,-25420
8110b21c:	308b883a 	add	r5,r6,r2
8110b220:	2a400117 	ldw	r9,4(r5)
8110b224:	22000217 	ldw	r8,8(r4)
8110b228:	00ffff04 	movi	r3,-4
8110b22c:	48c6703a 	and	r3,r9,r3
8110b230:	2a005726 	beq	r5,r8,8110b390 <_free_r+0x1ac>
8110b234:	28c00115 	stw	r3,4(r5)
8110b238:	39c0004c 	andi	r7,r7,1
8110b23c:	3800091e 	bne	r7,zero,8110b264 <_free_r+0x80>
8110b240:	823ffe17 	ldw	r8,-8(r16)
8110b244:	22400204 	addi	r9,r4,8
8110b248:	320dc83a 	sub	r6,r6,r8
8110b24c:	31c00217 	ldw	r7,8(r6)
8110b250:	1205883a 	add	r2,r2,r8
8110b254:	3a406526 	beq	r7,r9,8110b3ec <_free_r+0x208>
8110b258:	32000317 	ldw	r8,12(r6)
8110b25c:	3a000315 	stw	r8,12(r7)
8110b260:	41c00215 	stw	r7,8(r8)
8110b264:	28cf883a 	add	r7,r5,r3
8110b268:	39c00117 	ldw	r7,4(r7)
8110b26c:	39c0004c 	andi	r7,r7,1
8110b270:	38003a26 	beq	r7,zero,8110b35c <_free_r+0x178>
8110b274:	10c00054 	ori	r3,r2,1
8110b278:	30c00115 	stw	r3,4(r6)
8110b27c:	3087883a 	add	r3,r6,r2
8110b280:	18800015 	stw	r2,0(r3)
8110b284:	00c07fc4 	movi	r3,511
8110b288:	18801936 	bltu	r3,r2,8110b2f0 <_free_r+0x10c>
8110b28c:	1004d0fa 	srli	r2,r2,3
8110b290:	01c00044 	movi	r7,1
8110b294:	21400117 	ldw	r5,4(r4)
8110b298:	10c00044 	addi	r3,r2,1
8110b29c:	18c7883a 	add	r3,r3,r3
8110b2a0:	1005d0ba 	srai	r2,r2,2
8110b2a4:	18c7883a 	add	r3,r3,r3
8110b2a8:	18c7883a 	add	r3,r3,r3
8110b2ac:	1907883a 	add	r3,r3,r4
8110b2b0:	3884983a 	sll	r2,r7,r2
8110b2b4:	19c00017 	ldw	r7,0(r3)
8110b2b8:	1a3ffe04 	addi	r8,r3,-8
8110b2bc:	1144b03a 	or	r2,r2,r5
8110b2c0:	32000315 	stw	r8,12(r6)
8110b2c4:	31c00215 	stw	r7,8(r6)
8110b2c8:	20800115 	stw	r2,4(r4)
8110b2cc:	19800015 	stw	r6,0(r3)
8110b2d0:	39800315 	stw	r6,12(r7)
8110b2d4:	8809883a 	mov	r4,r17
8110b2d8:	dfc00217 	ldw	ra,8(sp)
8110b2dc:	dc400117 	ldw	r17,4(sp)
8110b2e0:	dc000017 	ldw	r16,0(sp)
8110b2e4:	dec00304 	addi	sp,sp,12
8110b2e8:	11130d81 	jmpi	811130d8 <__malloc_unlock>
8110b2ec:	f800283a 	ret
8110b2f0:	100ad27a 	srli	r5,r2,9
8110b2f4:	00c00104 	movi	r3,4
8110b2f8:	19404a36 	bltu	r3,r5,8110b424 <_free_r+0x240>
8110b2fc:	100ad1ba 	srli	r5,r2,6
8110b300:	28c00e44 	addi	r3,r5,57
8110b304:	18c7883a 	add	r3,r3,r3
8110b308:	29400e04 	addi	r5,r5,56
8110b30c:	18c7883a 	add	r3,r3,r3
8110b310:	18c7883a 	add	r3,r3,r3
8110b314:	1909883a 	add	r4,r3,r4
8110b318:	20c00017 	ldw	r3,0(r4)
8110b31c:	01e044b4 	movhi	r7,33042
8110b320:	213ffe04 	addi	r4,r4,-8
8110b324:	39e72d04 	addi	r7,r7,-25420
8110b328:	20c04426 	beq	r4,r3,8110b43c <_free_r+0x258>
8110b32c:	01ffff04 	movi	r7,-4
8110b330:	19400117 	ldw	r5,4(r3)
8110b334:	29ca703a 	and	r5,r5,r7
8110b338:	1140022e 	bgeu	r2,r5,8110b344 <_free_r+0x160>
8110b33c:	18c00217 	ldw	r3,8(r3)
8110b340:	20fffb1e 	bne	r4,r3,8110b330 <__reset+0xfb0eb330>
8110b344:	19000317 	ldw	r4,12(r3)
8110b348:	31000315 	stw	r4,12(r6)
8110b34c:	30c00215 	stw	r3,8(r6)
8110b350:	21800215 	stw	r6,8(r4)
8110b354:	19800315 	stw	r6,12(r3)
8110b358:	003fde06 	br	8110b2d4 <__reset+0xfb0eb2d4>
8110b35c:	29c00217 	ldw	r7,8(r5)
8110b360:	10c5883a 	add	r2,r2,r3
8110b364:	00e044b4 	movhi	r3,33042
8110b368:	18e72f04 	addi	r3,r3,-25412
8110b36c:	38c03b26 	beq	r7,r3,8110b45c <_free_r+0x278>
8110b370:	2a000317 	ldw	r8,12(r5)
8110b374:	11400054 	ori	r5,r2,1
8110b378:	3087883a 	add	r3,r6,r2
8110b37c:	3a000315 	stw	r8,12(r7)
8110b380:	41c00215 	stw	r7,8(r8)
8110b384:	31400115 	stw	r5,4(r6)
8110b388:	18800015 	stw	r2,0(r3)
8110b38c:	003fbd06 	br	8110b284 <__reset+0xfb0eb284>
8110b390:	39c0004c 	andi	r7,r7,1
8110b394:	10c5883a 	add	r2,r2,r3
8110b398:	3800071e 	bne	r7,zero,8110b3b8 <_free_r+0x1d4>
8110b39c:	81fffe17 	ldw	r7,-8(r16)
8110b3a0:	31cdc83a 	sub	r6,r6,r7
8110b3a4:	30c00317 	ldw	r3,12(r6)
8110b3a8:	31400217 	ldw	r5,8(r6)
8110b3ac:	11c5883a 	add	r2,r2,r7
8110b3b0:	28c00315 	stw	r3,12(r5)
8110b3b4:	19400215 	stw	r5,8(r3)
8110b3b8:	10c00054 	ori	r3,r2,1
8110b3bc:	30c00115 	stw	r3,4(r6)
8110b3c0:	00e044b4 	movhi	r3,33042
8110b3c4:	18ecfd04 	addi	r3,r3,-19468
8110b3c8:	18c00017 	ldw	r3,0(r3)
8110b3cc:	21800215 	stw	r6,8(r4)
8110b3d0:	10ffc036 	bltu	r2,r3,8110b2d4 <__reset+0xfb0eb2d4>
8110b3d4:	00a044b4 	movhi	r2,33042
8110b3d8:	10ad1704 	addi	r2,r2,-19364
8110b3dc:	11400017 	ldw	r5,0(r2)
8110b3e0:	8809883a 	mov	r4,r17
8110b3e4:	110b0c00 	call	8110b0c0 <_malloc_trim_r>
8110b3e8:	003fba06 	br	8110b2d4 <__reset+0xfb0eb2d4>
8110b3ec:	28c9883a 	add	r4,r5,r3
8110b3f0:	21000117 	ldw	r4,4(r4)
8110b3f4:	2100004c 	andi	r4,r4,1
8110b3f8:	2000391e 	bne	r4,zero,8110b4e0 <_free_r+0x2fc>
8110b3fc:	29c00217 	ldw	r7,8(r5)
8110b400:	29000317 	ldw	r4,12(r5)
8110b404:	1885883a 	add	r2,r3,r2
8110b408:	10c00054 	ori	r3,r2,1
8110b40c:	39000315 	stw	r4,12(r7)
8110b410:	21c00215 	stw	r7,8(r4)
8110b414:	30c00115 	stw	r3,4(r6)
8110b418:	308d883a 	add	r6,r6,r2
8110b41c:	30800015 	stw	r2,0(r6)
8110b420:	003fac06 	br	8110b2d4 <__reset+0xfb0eb2d4>
8110b424:	00c00504 	movi	r3,20
8110b428:	19401536 	bltu	r3,r5,8110b480 <_free_r+0x29c>
8110b42c:	28c01704 	addi	r3,r5,92
8110b430:	18c7883a 	add	r3,r3,r3
8110b434:	294016c4 	addi	r5,r5,91
8110b438:	003fb406 	br	8110b30c <__reset+0xfb0eb30c>
8110b43c:	280bd0ba 	srai	r5,r5,2
8110b440:	00c00044 	movi	r3,1
8110b444:	38800117 	ldw	r2,4(r7)
8110b448:	194a983a 	sll	r5,r3,r5
8110b44c:	2007883a 	mov	r3,r4
8110b450:	2884b03a 	or	r2,r5,r2
8110b454:	38800115 	stw	r2,4(r7)
8110b458:	003fbb06 	br	8110b348 <__reset+0xfb0eb348>
8110b45c:	21800515 	stw	r6,20(r4)
8110b460:	21800415 	stw	r6,16(r4)
8110b464:	10c00054 	ori	r3,r2,1
8110b468:	31c00315 	stw	r7,12(r6)
8110b46c:	31c00215 	stw	r7,8(r6)
8110b470:	30c00115 	stw	r3,4(r6)
8110b474:	308d883a 	add	r6,r6,r2
8110b478:	30800015 	stw	r2,0(r6)
8110b47c:	003f9506 	br	8110b2d4 <__reset+0xfb0eb2d4>
8110b480:	00c01504 	movi	r3,84
8110b484:	19400536 	bltu	r3,r5,8110b49c <_free_r+0x2b8>
8110b488:	100ad33a 	srli	r5,r2,12
8110b48c:	28c01bc4 	addi	r3,r5,111
8110b490:	18c7883a 	add	r3,r3,r3
8110b494:	29401b84 	addi	r5,r5,110
8110b498:	003f9c06 	br	8110b30c <__reset+0xfb0eb30c>
8110b49c:	00c05504 	movi	r3,340
8110b4a0:	19400536 	bltu	r3,r5,8110b4b8 <_free_r+0x2d4>
8110b4a4:	100ad3fa 	srli	r5,r2,15
8110b4a8:	28c01e04 	addi	r3,r5,120
8110b4ac:	18c7883a 	add	r3,r3,r3
8110b4b0:	29401dc4 	addi	r5,r5,119
8110b4b4:	003f9506 	br	8110b30c <__reset+0xfb0eb30c>
8110b4b8:	00c15504 	movi	r3,1364
8110b4bc:	19400536 	bltu	r3,r5,8110b4d4 <_free_r+0x2f0>
8110b4c0:	100ad4ba 	srli	r5,r2,18
8110b4c4:	28c01f44 	addi	r3,r5,125
8110b4c8:	18c7883a 	add	r3,r3,r3
8110b4cc:	29401f04 	addi	r5,r5,124
8110b4d0:	003f8e06 	br	8110b30c <__reset+0xfb0eb30c>
8110b4d4:	00c03f84 	movi	r3,254
8110b4d8:	01401f84 	movi	r5,126
8110b4dc:	003f8b06 	br	8110b30c <__reset+0xfb0eb30c>
8110b4e0:	10c00054 	ori	r3,r2,1
8110b4e4:	30c00115 	stw	r3,4(r6)
8110b4e8:	308d883a 	add	r6,r6,r2
8110b4ec:	30800015 	stw	r2,0(r6)
8110b4f0:	003f7806 	br	8110b2d4 <__reset+0xfb0eb2d4>

8110b4f4 <__sfvwrite_r>:
8110b4f4:	30800217 	ldw	r2,8(r6)
8110b4f8:	10006726 	beq	r2,zero,8110b698 <__sfvwrite_r+0x1a4>
8110b4fc:	28c0030b 	ldhu	r3,12(r5)
8110b500:	defff404 	addi	sp,sp,-48
8110b504:	dd400715 	stw	r21,28(sp)
8110b508:	dd000615 	stw	r20,24(sp)
8110b50c:	dc000215 	stw	r16,8(sp)
8110b510:	dfc00b15 	stw	ra,44(sp)
8110b514:	df000a15 	stw	fp,40(sp)
8110b518:	ddc00915 	stw	r23,36(sp)
8110b51c:	dd800815 	stw	r22,32(sp)
8110b520:	dcc00515 	stw	r19,20(sp)
8110b524:	dc800415 	stw	r18,16(sp)
8110b528:	dc400315 	stw	r17,12(sp)
8110b52c:	1880020c 	andi	r2,r3,8
8110b530:	2821883a 	mov	r16,r5
8110b534:	202b883a 	mov	r21,r4
8110b538:	3029883a 	mov	r20,r6
8110b53c:	10002726 	beq	r2,zero,8110b5dc <__sfvwrite_r+0xe8>
8110b540:	28800417 	ldw	r2,16(r5)
8110b544:	10002526 	beq	r2,zero,8110b5dc <__sfvwrite_r+0xe8>
8110b548:	1880008c 	andi	r2,r3,2
8110b54c:	a4400017 	ldw	r17,0(r20)
8110b550:	10002a26 	beq	r2,zero,8110b5fc <__sfvwrite_r+0x108>
8110b554:	05a00034 	movhi	r22,32768
8110b558:	0027883a 	mov	r19,zero
8110b55c:	0025883a 	mov	r18,zero
8110b560:	b5bf0004 	addi	r22,r22,-1024
8110b564:	980d883a 	mov	r6,r19
8110b568:	a809883a 	mov	r4,r21
8110b56c:	90004626 	beq	r18,zero,8110b688 <__sfvwrite_r+0x194>
8110b570:	900f883a 	mov	r7,r18
8110b574:	b480022e 	bgeu	r22,r18,8110b580 <__sfvwrite_r+0x8c>
8110b578:	01e00034 	movhi	r7,32768
8110b57c:	39ff0004 	addi	r7,r7,-1024
8110b580:	80800917 	ldw	r2,36(r16)
8110b584:	81400717 	ldw	r5,28(r16)
8110b588:	103ee83a 	callr	r2
8110b58c:	0080570e 	bge	zero,r2,8110b6ec <__sfvwrite_r+0x1f8>
8110b590:	a0c00217 	ldw	r3,8(r20)
8110b594:	98a7883a 	add	r19,r19,r2
8110b598:	90a5c83a 	sub	r18,r18,r2
8110b59c:	1885c83a 	sub	r2,r3,r2
8110b5a0:	a0800215 	stw	r2,8(r20)
8110b5a4:	103fef1e 	bne	r2,zero,8110b564 <__reset+0xfb0eb564>
8110b5a8:	0005883a 	mov	r2,zero
8110b5ac:	dfc00b17 	ldw	ra,44(sp)
8110b5b0:	df000a17 	ldw	fp,40(sp)
8110b5b4:	ddc00917 	ldw	r23,36(sp)
8110b5b8:	dd800817 	ldw	r22,32(sp)
8110b5bc:	dd400717 	ldw	r21,28(sp)
8110b5c0:	dd000617 	ldw	r20,24(sp)
8110b5c4:	dcc00517 	ldw	r19,20(sp)
8110b5c8:	dc800417 	ldw	r18,16(sp)
8110b5cc:	dc400317 	ldw	r17,12(sp)
8110b5d0:	dc000217 	ldw	r16,8(sp)
8110b5d4:	dec00c04 	addi	sp,sp,48
8110b5d8:	f800283a 	ret
8110b5dc:	800b883a 	mov	r5,r16
8110b5e0:	a809883a 	mov	r4,r21
8110b5e4:	110909c0 	call	8110909c <__swsetup_r>
8110b5e8:	1000eb1e 	bne	r2,zero,8110b998 <__sfvwrite_r+0x4a4>
8110b5ec:	80c0030b 	ldhu	r3,12(r16)
8110b5f0:	a4400017 	ldw	r17,0(r20)
8110b5f4:	1880008c 	andi	r2,r3,2
8110b5f8:	103fd61e 	bne	r2,zero,8110b554 <__reset+0xfb0eb554>
8110b5fc:	1880004c 	andi	r2,r3,1
8110b600:	10003f1e 	bne	r2,zero,8110b700 <__sfvwrite_r+0x20c>
8110b604:	0039883a 	mov	fp,zero
8110b608:	0025883a 	mov	r18,zero
8110b60c:	90001a26 	beq	r18,zero,8110b678 <__sfvwrite_r+0x184>
8110b610:	1880800c 	andi	r2,r3,512
8110b614:	84c00217 	ldw	r19,8(r16)
8110b618:	10002126 	beq	r2,zero,8110b6a0 <__sfvwrite_r+0x1ac>
8110b61c:	982f883a 	mov	r23,r19
8110b620:	94c09336 	bltu	r18,r19,8110b870 <__sfvwrite_r+0x37c>
8110b624:	1881200c 	andi	r2,r3,1152
8110b628:	10009e1e 	bne	r2,zero,8110b8a4 <__sfvwrite_r+0x3b0>
8110b62c:	81000017 	ldw	r4,0(r16)
8110b630:	b80d883a 	mov	r6,r23
8110b634:	e00b883a 	mov	r5,fp
8110b638:	110c6c00 	call	8110c6c0 <memmove>
8110b63c:	80c00217 	ldw	r3,8(r16)
8110b640:	81000017 	ldw	r4,0(r16)
8110b644:	9005883a 	mov	r2,r18
8110b648:	1ce7c83a 	sub	r19,r3,r19
8110b64c:	25cf883a 	add	r7,r4,r23
8110b650:	84c00215 	stw	r19,8(r16)
8110b654:	81c00015 	stw	r7,0(r16)
8110b658:	a0c00217 	ldw	r3,8(r20)
8110b65c:	e0b9883a 	add	fp,fp,r2
8110b660:	90a5c83a 	sub	r18,r18,r2
8110b664:	18a7c83a 	sub	r19,r3,r2
8110b668:	a4c00215 	stw	r19,8(r20)
8110b66c:	983fce26 	beq	r19,zero,8110b5a8 <__reset+0xfb0eb5a8>
8110b670:	80c0030b 	ldhu	r3,12(r16)
8110b674:	903fe61e 	bne	r18,zero,8110b610 <__reset+0xfb0eb610>
8110b678:	8f000017 	ldw	fp,0(r17)
8110b67c:	8c800117 	ldw	r18,4(r17)
8110b680:	8c400204 	addi	r17,r17,8
8110b684:	003fe106 	br	8110b60c <__reset+0xfb0eb60c>
8110b688:	8cc00017 	ldw	r19,0(r17)
8110b68c:	8c800117 	ldw	r18,4(r17)
8110b690:	8c400204 	addi	r17,r17,8
8110b694:	003fb306 	br	8110b564 <__reset+0xfb0eb564>
8110b698:	0005883a 	mov	r2,zero
8110b69c:	f800283a 	ret
8110b6a0:	81000017 	ldw	r4,0(r16)
8110b6a4:	80800417 	ldw	r2,16(r16)
8110b6a8:	11005736 	bltu	r2,r4,8110b808 <__sfvwrite_r+0x314>
8110b6ac:	85c00517 	ldw	r23,20(r16)
8110b6b0:	95c05536 	bltu	r18,r23,8110b808 <__sfvwrite_r+0x314>
8110b6b4:	00a00034 	movhi	r2,32768
8110b6b8:	10bfffc4 	addi	r2,r2,-1
8110b6bc:	9009883a 	mov	r4,r18
8110b6c0:	1480012e 	bgeu	r2,r18,8110b6c8 <__sfvwrite_r+0x1d4>
8110b6c4:	1009883a 	mov	r4,r2
8110b6c8:	b80b883a 	mov	r5,r23
8110b6cc:	11054540 	call	81105454 <__divsi3>
8110b6d0:	15cf383a 	mul	r7,r2,r23
8110b6d4:	81400717 	ldw	r5,28(r16)
8110b6d8:	80800917 	ldw	r2,36(r16)
8110b6dc:	e00d883a 	mov	r6,fp
8110b6e0:	a809883a 	mov	r4,r21
8110b6e4:	103ee83a 	callr	r2
8110b6e8:	00bfdb16 	blt	zero,r2,8110b658 <__reset+0xfb0eb658>
8110b6ec:	8080030b 	ldhu	r2,12(r16)
8110b6f0:	10801014 	ori	r2,r2,64
8110b6f4:	8080030d 	sth	r2,12(r16)
8110b6f8:	00bfffc4 	movi	r2,-1
8110b6fc:	003fab06 	br	8110b5ac <__reset+0xfb0eb5ac>
8110b700:	0027883a 	mov	r19,zero
8110b704:	0011883a 	mov	r8,zero
8110b708:	0039883a 	mov	fp,zero
8110b70c:	0025883a 	mov	r18,zero
8110b710:	90001f26 	beq	r18,zero,8110b790 <__sfvwrite_r+0x29c>
8110b714:	40005a26 	beq	r8,zero,8110b880 <__sfvwrite_r+0x38c>
8110b718:	982d883a 	mov	r22,r19
8110b71c:	94c0012e 	bgeu	r18,r19,8110b724 <__sfvwrite_r+0x230>
8110b720:	902d883a 	mov	r22,r18
8110b724:	81000017 	ldw	r4,0(r16)
8110b728:	80800417 	ldw	r2,16(r16)
8110b72c:	b02f883a 	mov	r23,r22
8110b730:	81c00517 	ldw	r7,20(r16)
8110b734:	1100032e 	bgeu	r2,r4,8110b744 <__sfvwrite_r+0x250>
8110b738:	80c00217 	ldw	r3,8(r16)
8110b73c:	38c7883a 	add	r3,r7,r3
8110b740:	1d801816 	blt	r3,r22,8110b7a4 <__sfvwrite_r+0x2b0>
8110b744:	b1c03e16 	blt	r22,r7,8110b840 <__sfvwrite_r+0x34c>
8110b748:	80800917 	ldw	r2,36(r16)
8110b74c:	81400717 	ldw	r5,28(r16)
8110b750:	e00d883a 	mov	r6,fp
8110b754:	da000115 	stw	r8,4(sp)
8110b758:	a809883a 	mov	r4,r21
8110b75c:	103ee83a 	callr	r2
8110b760:	102f883a 	mov	r23,r2
8110b764:	da000117 	ldw	r8,4(sp)
8110b768:	00bfe00e 	bge	zero,r2,8110b6ec <__reset+0xfb0eb6ec>
8110b76c:	9de7c83a 	sub	r19,r19,r23
8110b770:	98001f26 	beq	r19,zero,8110b7f0 <__sfvwrite_r+0x2fc>
8110b774:	a0800217 	ldw	r2,8(r20)
8110b778:	e5f9883a 	add	fp,fp,r23
8110b77c:	95e5c83a 	sub	r18,r18,r23
8110b780:	15efc83a 	sub	r23,r2,r23
8110b784:	a5c00215 	stw	r23,8(r20)
8110b788:	b83f8726 	beq	r23,zero,8110b5a8 <__reset+0xfb0eb5a8>
8110b78c:	903fe11e 	bne	r18,zero,8110b714 <__reset+0xfb0eb714>
8110b790:	8f000017 	ldw	fp,0(r17)
8110b794:	8c800117 	ldw	r18,4(r17)
8110b798:	0011883a 	mov	r8,zero
8110b79c:	8c400204 	addi	r17,r17,8
8110b7a0:	003fdb06 	br	8110b710 <__reset+0xfb0eb710>
8110b7a4:	180d883a 	mov	r6,r3
8110b7a8:	e00b883a 	mov	r5,fp
8110b7ac:	da000115 	stw	r8,4(sp)
8110b7b0:	d8c00015 	stw	r3,0(sp)
8110b7b4:	110c6c00 	call	8110c6c0 <memmove>
8110b7b8:	d8c00017 	ldw	r3,0(sp)
8110b7bc:	80800017 	ldw	r2,0(r16)
8110b7c0:	800b883a 	mov	r5,r16
8110b7c4:	a809883a 	mov	r4,r21
8110b7c8:	10c5883a 	add	r2,r2,r3
8110b7cc:	80800015 	stw	r2,0(r16)
8110b7d0:	d8c00015 	stw	r3,0(sp)
8110b7d4:	110ac940 	call	8110ac94 <_fflush_r>
8110b7d8:	d8c00017 	ldw	r3,0(sp)
8110b7dc:	da000117 	ldw	r8,4(sp)
8110b7e0:	103fc21e 	bne	r2,zero,8110b6ec <__reset+0xfb0eb6ec>
8110b7e4:	182f883a 	mov	r23,r3
8110b7e8:	9de7c83a 	sub	r19,r19,r23
8110b7ec:	983fe11e 	bne	r19,zero,8110b774 <__reset+0xfb0eb774>
8110b7f0:	800b883a 	mov	r5,r16
8110b7f4:	a809883a 	mov	r4,r21
8110b7f8:	110ac940 	call	8110ac94 <_fflush_r>
8110b7fc:	103fbb1e 	bne	r2,zero,8110b6ec <__reset+0xfb0eb6ec>
8110b800:	0011883a 	mov	r8,zero
8110b804:	003fdb06 	br	8110b774 <__reset+0xfb0eb774>
8110b808:	94c0012e 	bgeu	r18,r19,8110b810 <__sfvwrite_r+0x31c>
8110b80c:	9027883a 	mov	r19,r18
8110b810:	980d883a 	mov	r6,r19
8110b814:	e00b883a 	mov	r5,fp
8110b818:	110c6c00 	call	8110c6c0 <memmove>
8110b81c:	80800217 	ldw	r2,8(r16)
8110b820:	80c00017 	ldw	r3,0(r16)
8110b824:	14c5c83a 	sub	r2,r2,r19
8110b828:	1cc7883a 	add	r3,r3,r19
8110b82c:	80800215 	stw	r2,8(r16)
8110b830:	80c00015 	stw	r3,0(r16)
8110b834:	10004326 	beq	r2,zero,8110b944 <__sfvwrite_r+0x450>
8110b838:	9805883a 	mov	r2,r19
8110b83c:	003f8606 	br	8110b658 <__reset+0xfb0eb658>
8110b840:	b00d883a 	mov	r6,r22
8110b844:	e00b883a 	mov	r5,fp
8110b848:	da000115 	stw	r8,4(sp)
8110b84c:	110c6c00 	call	8110c6c0 <memmove>
8110b850:	80800217 	ldw	r2,8(r16)
8110b854:	80c00017 	ldw	r3,0(r16)
8110b858:	da000117 	ldw	r8,4(sp)
8110b85c:	1585c83a 	sub	r2,r2,r22
8110b860:	1dad883a 	add	r22,r3,r22
8110b864:	80800215 	stw	r2,8(r16)
8110b868:	85800015 	stw	r22,0(r16)
8110b86c:	003fbf06 	br	8110b76c <__reset+0xfb0eb76c>
8110b870:	81000017 	ldw	r4,0(r16)
8110b874:	9027883a 	mov	r19,r18
8110b878:	902f883a 	mov	r23,r18
8110b87c:	003f6c06 	br	8110b630 <__reset+0xfb0eb630>
8110b880:	900d883a 	mov	r6,r18
8110b884:	01400284 	movi	r5,10
8110b888:	e009883a 	mov	r4,fp
8110b88c:	110c5dc0 	call	8110c5dc <memchr>
8110b890:	10003e26 	beq	r2,zero,8110b98c <__sfvwrite_r+0x498>
8110b894:	10800044 	addi	r2,r2,1
8110b898:	1727c83a 	sub	r19,r2,fp
8110b89c:	02000044 	movi	r8,1
8110b8a0:	003f9d06 	br	8110b718 <__reset+0xfb0eb718>
8110b8a4:	80800517 	ldw	r2,20(r16)
8110b8a8:	81400417 	ldw	r5,16(r16)
8110b8ac:	81c00017 	ldw	r7,0(r16)
8110b8b0:	10a7883a 	add	r19,r2,r2
8110b8b4:	9885883a 	add	r2,r19,r2
8110b8b8:	1026d7fa 	srli	r19,r2,31
8110b8bc:	396dc83a 	sub	r22,r7,r5
8110b8c0:	b1000044 	addi	r4,r22,1
8110b8c4:	9885883a 	add	r2,r19,r2
8110b8c8:	1027d07a 	srai	r19,r2,1
8110b8cc:	2485883a 	add	r2,r4,r18
8110b8d0:	980d883a 	mov	r6,r19
8110b8d4:	9880022e 	bgeu	r19,r2,8110b8e0 <__sfvwrite_r+0x3ec>
8110b8d8:	1027883a 	mov	r19,r2
8110b8dc:	100d883a 	mov	r6,r2
8110b8e0:	18c1000c 	andi	r3,r3,1024
8110b8e4:	18001c26 	beq	r3,zero,8110b958 <__sfvwrite_r+0x464>
8110b8e8:	300b883a 	mov	r5,r6
8110b8ec:	a809883a 	mov	r4,r21
8110b8f0:	110bdd00 	call	8110bdd0 <_malloc_r>
8110b8f4:	102f883a 	mov	r23,r2
8110b8f8:	10002926 	beq	r2,zero,8110b9a0 <__sfvwrite_r+0x4ac>
8110b8fc:	81400417 	ldw	r5,16(r16)
8110b900:	b00d883a 	mov	r6,r22
8110b904:	1009883a 	mov	r4,r2
8110b908:	1106a8c0 	call	81106a8c <memcpy>
8110b90c:	8080030b 	ldhu	r2,12(r16)
8110b910:	00fedfc4 	movi	r3,-1153
8110b914:	10c4703a 	and	r2,r2,r3
8110b918:	10802014 	ori	r2,r2,128
8110b91c:	8080030d 	sth	r2,12(r16)
8110b920:	bd89883a 	add	r4,r23,r22
8110b924:	9d8fc83a 	sub	r7,r19,r22
8110b928:	85c00415 	stw	r23,16(r16)
8110b92c:	84c00515 	stw	r19,20(r16)
8110b930:	81000015 	stw	r4,0(r16)
8110b934:	9027883a 	mov	r19,r18
8110b938:	81c00215 	stw	r7,8(r16)
8110b93c:	902f883a 	mov	r23,r18
8110b940:	003f3b06 	br	8110b630 <__reset+0xfb0eb630>
8110b944:	800b883a 	mov	r5,r16
8110b948:	a809883a 	mov	r4,r21
8110b94c:	110ac940 	call	8110ac94 <_fflush_r>
8110b950:	103fb926 	beq	r2,zero,8110b838 <__reset+0xfb0eb838>
8110b954:	003f6506 	br	8110b6ec <__reset+0xfb0eb6ec>
8110b958:	a809883a 	mov	r4,r21
8110b95c:	110daa80 	call	8110daa8 <_realloc_r>
8110b960:	102f883a 	mov	r23,r2
8110b964:	103fee1e 	bne	r2,zero,8110b920 <__reset+0xfb0eb920>
8110b968:	81400417 	ldw	r5,16(r16)
8110b96c:	a809883a 	mov	r4,r21
8110b970:	110b1e40 	call	8110b1e4 <_free_r>
8110b974:	8080030b 	ldhu	r2,12(r16)
8110b978:	00ffdfc4 	movi	r3,-129
8110b97c:	1884703a 	and	r2,r3,r2
8110b980:	00c00304 	movi	r3,12
8110b984:	a8c00015 	stw	r3,0(r21)
8110b988:	003f5906 	br	8110b6f0 <__reset+0xfb0eb6f0>
8110b98c:	94c00044 	addi	r19,r18,1
8110b990:	02000044 	movi	r8,1
8110b994:	003f6006 	br	8110b718 <__reset+0xfb0eb718>
8110b998:	00bfffc4 	movi	r2,-1
8110b99c:	003f0306 	br	8110b5ac <__reset+0xfb0eb5ac>
8110b9a0:	00800304 	movi	r2,12
8110b9a4:	a8800015 	stw	r2,0(r21)
8110b9a8:	8080030b 	ldhu	r2,12(r16)
8110b9ac:	003f5006 	br	8110b6f0 <__reset+0xfb0eb6f0>

8110b9b0 <_fwalk>:
8110b9b0:	defff704 	addi	sp,sp,-36
8110b9b4:	dd000415 	stw	r20,16(sp)
8110b9b8:	dfc00815 	stw	ra,32(sp)
8110b9bc:	ddc00715 	stw	r23,28(sp)
8110b9c0:	dd800615 	stw	r22,24(sp)
8110b9c4:	dd400515 	stw	r21,20(sp)
8110b9c8:	dcc00315 	stw	r19,12(sp)
8110b9cc:	dc800215 	stw	r18,8(sp)
8110b9d0:	dc400115 	stw	r17,4(sp)
8110b9d4:	dc000015 	stw	r16,0(sp)
8110b9d8:	2500b804 	addi	r20,r4,736
8110b9dc:	a0002326 	beq	r20,zero,8110ba6c <_fwalk+0xbc>
8110b9e0:	282b883a 	mov	r21,r5
8110b9e4:	002f883a 	mov	r23,zero
8110b9e8:	05800044 	movi	r22,1
8110b9ec:	04ffffc4 	movi	r19,-1
8110b9f0:	a4400117 	ldw	r17,4(r20)
8110b9f4:	a4800217 	ldw	r18,8(r20)
8110b9f8:	8c7fffc4 	addi	r17,r17,-1
8110b9fc:	88000d16 	blt	r17,zero,8110ba34 <_fwalk+0x84>
8110ba00:	94000304 	addi	r16,r18,12
8110ba04:	94800384 	addi	r18,r18,14
8110ba08:	8080000b 	ldhu	r2,0(r16)
8110ba0c:	8c7fffc4 	addi	r17,r17,-1
8110ba10:	813ffd04 	addi	r4,r16,-12
8110ba14:	b080042e 	bgeu	r22,r2,8110ba28 <_fwalk+0x78>
8110ba18:	9080000f 	ldh	r2,0(r18)
8110ba1c:	14c00226 	beq	r2,r19,8110ba28 <_fwalk+0x78>
8110ba20:	a83ee83a 	callr	r21
8110ba24:	b8aeb03a 	or	r23,r23,r2
8110ba28:	84001a04 	addi	r16,r16,104
8110ba2c:	94801a04 	addi	r18,r18,104
8110ba30:	8cfff51e 	bne	r17,r19,8110ba08 <__reset+0xfb0eba08>
8110ba34:	a5000017 	ldw	r20,0(r20)
8110ba38:	a03fed1e 	bne	r20,zero,8110b9f0 <__reset+0xfb0eb9f0>
8110ba3c:	b805883a 	mov	r2,r23
8110ba40:	dfc00817 	ldw	ra,32(sp)
8110ba44:	ddc00717 	ldw	r23,28(sp)
8110ba48:	dd800617 	ldw	r22,24(sp)
8110ba4c:	dd400517 	ldw	r21,20(sp)
8110ba50:	dd000417 	ldw	r20,16(sp)
8110ba54:	dcc00317 	ldw	r19,12(sp)
8110ba58:	dc800217 	ldw	r18,8(sp)
8110ba5c:	dc400117 	ldw	r17,4(sp)
8110ba60:	dc000017 	ldw	r16,0(sp)
8110ba64:	dec00904 	addi	sp,sp,36
8110ba68:	f800283a 	ret
8110ba6c:	002f883a 	mov	r23,zero
8110ba70:	003ff206 	br	8110ba3c <__reset+0xfb0eba3c>

8110ba74 <_fwalk_reent>:
8110ba74:	defff704 	addi	sp,sp,-36
8110ba78:	dd000415 	stw	r20,16(sp)
8110ba7c:	dfc00815 	stw	ra,32(sp)
8110ba80:	ddc00715 	stw	r23,28(sp)
8110ba84:	dd800615 	stw	r22,24(sp)
8110ba88:	dd400515 	stw	r21,20(sp)
8110ba8c:	dcc00315 	stw	r19,12(sp)
8110ba90:	dc800215 	stw	r18,8(sp)
8110ba94:	dc400115 	stw	r17,4(sp)
8110ba98:	dc000015 	stw	r16,0(sp)
8110ba9c:	2500b804 	addi	r20,r4,736
8110baa0:	a0002326 	beq	r20,zero,8110bb30 <_fwalk_reent+0xbc>
8110baa4:	282b883a 	mov	r21,r5
8110baa8:	2027883a 	mov	r19,r4
8110baac:	002f883a 	mov	r23,zero
8110bab0:	05800044 	movi	r22,1
8110bab4:	04bfffc4 	movi	r18,-1
8110bab8:	a4400117 	ldw	r17,4(r20)
8110babc:	a4000217 	ldw	r16,8(r20)
8110bac0:	8c7fffc4 	addi	r17,r17,-1
8110bac4:	88000c16 	blt	r17,zero,8110baf8 <_fwalk_reent+0x84>
8110bac8:	84000304 	addi	r16,r16,12
8110bacc:	8080000b 	ldhu	r2,0(r16)
8110bad0:	8c7fffc4 	addi	r17,r17,-1
8110bad4:	817ffd04 	addi	r5,r16,-12
8110bad8:	b080052e 	bgeu	r22,r2,8110baf0 <_fwalk_reent+0x7c>
8110badc:	8080008f 	ldh	r2,2(r16)
8110bae0:	9809883a 	mov	r4,r19
8110bae4:	14800226 	beq	r2,r18,8110baf0 <_fwalk_reent+0x7c>
8110bae8:	a83ee83a 	callr	r21
8110baec:	b8aeb03a 	or	r23,r23,r2
8110baf0:	84001a04 	addi	r16,r16,104
8110baf4:	8cbff51e 	bne	r17,r18,8110bacc <__reset+0xfb0ebacc>
8110baf8:	a5000017 	ldw	r20,0(r20)
8110bafc:	a03fee1e 	bne	r20,zero,8110bab8 <__reset+0xfb0ebab8>
8110bb00:	b805883a 	mov	r2,r23
8110bb04:	dfc00817 	ldw	ra,32(sp)
8110bb08:	ddc00717 	ldw	r23,28(sp)
8110bb0c:	dd800617 	ldw	r22,24(sp)
8110bb10:	dd400517 	ldw	r21,20(sp)
8110bb14:	dd000417 	ldw	r20,16(sp)
8110bb18:	dcc00317 	ldw	r19,12(sp)
8110bb1c:	dc800217 	ldw	r18,8(sp)
8110bb20:	dc400117 	ldw	r17,4(sp)
8110bb24:	dc000017 	ldw	r16,0(sp)
8110bb28:	dec00904 	addi	sp,sp,36
8110bb2c:	f800283a 	ret
8110bb30:	002f883a 	mov	r23,zero
8110bb34:	003ff206 	br	8110bb00 <__reset+0xfb0ebb00>

8110bb38 <_setlocale_r>:
8110bb38:	30001b26 	beq	r6,zero,8110bba8 <_setlocale_r+0x70>
8110bb3c:	016044b4 	movhi	r5,33042
8110bb40:	defffe04 	addi	sp,sp,-8
8110bb44:	29651204 	addi	r5,r5,-27576
8110bb48:	3009883a 	mov	r4,r6
8110bb4c:	dc000015 	stw	r16,0(sp)
8110bb50:	dfc00115 	stw	ra,4(sp)
8110bb54:	3021883a 	mov	r16,r6
8110bb58:	110e2100 	call	8110e210 <strcmp>
8110bb5c:	1000061e 	bne	r2,zero,8110bb78 <_setlocale_r+0x40>
8110bb60:	00a044b4 	movhi	r2,33042
8110bb64:	10a51104 	addi	r2,r2,-27580
8110bb68:	dfc00117 	ldw	ra,4(sp)
8110bb6c:	dc000017 	ldw	r16,0(sp)
8110bb70:	dec00204 	addi	sp,sp,8
8110bb74:	f800283a 	ret
8110bb78:	016044b4 	movhi	r5,33042
8110bb7c:	29651104 	addi	r5,r5,-27580
8110bb80:	8009883a 	mov	r4,r16
8110bb84:	110e2100 	call	8110e210 <strcmp>
8110bb88:	103ff526 	beq	r2,zero,8110bb60 <__reset+0xfb0ebb60>
8110bb8c:	016044b4 	movhi	r5,33042
8110bb90:	2964fc04 	addi	r5,r5,-27664
8110bb94:	8009883a 	mov	r4,r16
8110bb98:	110e2100 	call	8110e210 <strcmp>
8110bb9c:	103ff026 	beq	r2,zero,8110bb60 <__reset+0xfb0ebb60>
8110bba0:	0005883a 	mov	r2,zero
8110bba4:	003ff006 	br	8110bb68 <__reset+0xfb0ebb68>
8110bba8:	00a044b4 	movhi	r2,33042
8110bbac:	10a51104 	addi	r2,r2,-27580
8110bbb0:	f800283a 	ret

8110bbb4 <__locale_charset>:
8110bbb4:	00a044b4 	movhi	r2,33042
8110bbb8:	10a71704 	addi	r2,r2,-25508
8110bbbc:	f800283a 	ret

8110bbc0 <__locale_mb_cur_max>:
8110bbc0:	00a044b4 	movhi	r2,33042
8110bbc4:	10acfb04 	addi	r2,r2,-19476
8110bbc8:	10800017 	ldw	r2,0(r2)
8110bbcc:	f800283a 	ret

8110bbd0 <__locale_msgcharset>:
8110bbd0:	00a044b4 	movhi	r2,33042
8110bbd4:	10a70f04 	addi	r2,r2,-25540
8110bbd8:	f800283a 	ret

8110bbdc <__locale_cjk_lang>:
8110bbdc:	0005883a 	mov	r2,zero
8110bbe0:	f800283a 	ret

8110bbe4 <_localeconv_r>:
8110bbe4:	00a044b4 	movhi	r2,33042
8110bbe8:	10a71f04 	addi	r2,r2,-25476
8110bbec:	f800283a 	ret

8110bbf0 <setlocale>:
8110bbf0:	00a044b4 	movhi	r2,33042
8110bbf4:	10acfa04 	addi	r2,r2,-19480
8110bbf8:	280d883a 	mov	r6,r5
8110bbfc:	200b883a 	mov	r5,r4
8110bc00:	11000017 	ldw	r4,0(r2)
8110bc04:	110bb381 	jmpi	8110bb38 <_setlocale_r>

8110bc08 <localeconv>:
8110bc08:	00a044b4 	movhi	r2,33042
8110bc0c:	10a71f04 	addi	r2,r2,-25476
8110bc10:	f800283a 	ret

8110bc14 <__smakebuf_r>:
8110bc14:	2880030b 	ldhu	r2,12(r5)
8110bc18:	10c0008c 	andi	r3,r2,2
8110bc1c:	1800411e 	bne	r3,zero,8110bd24 <__smakebuf_r+0x110>
8110bc20:	deffec04 	addi	sp,sp,-80
8110bc24:	dc000f15 	stw	r16,60(sp)
8110bc28:	2821883a 	mov	r16,r5
8110bc2c:	2940038f 	ldh	r5,14(r5)
8110bc30:	dc401015 	stw	r17,64(sp)
8110bc34:	dfc01315 	stw	ra,76(sp)
8110bc38:	dcc01215 	stw	r19,72(sp)
8110bc3c:	dc801115 	stw	r18,68(sp)
8110bc40:	2023883a 	mov	r17,r4
8110bc44:	28001c16 	blt	r5,zero,8110bcb8 <__smakebuf_r+0xa4>
8110bc48:	d80d883a 	mov	r6,sp
8110bc4c:	110ff100 	call	8110ff10 <_fstat_r>
8110bc50:	10001816 	blt	r2,zero,8110bcb4 <__smakebuf_r+0xa0>
8110bc54:	d8800117 	ldw	r2,4(sp)
8110bc58:	00e00014 	movui	r3,32768
8110bc5c:	10bc000c 	andi	r2,r2,61440
8110bc60:	14c80020 	cmpeqi	r19,r2,8192
8110bc64:	10c03726 	beq	r2,r3,8110bd44 <__smakebuf_r+0x130>
8110bc68:	80c0030b 	ldhu	r3,12(r16)
8110bc6c:	18c20014 	ori	r3,r3,2048
8110bc70:	80c0030d 	sth	r3,12(r16)
8110bc74:	00c80004 	movi	r3,8192
8110bc78:	10c0521e 	bne	r2,r3,8110bdc4 <__smakebuf_r+0x1b0>
8110bc7c:	8140038f 	ldh	r5,14(r16)
8110bc80:	8809883a 	mov	r4,r17
8110bc84:	110ff6c0 	call	8110ff6c <_isatty_r>
8110bc88:	10004c26 	beq	r2,zero,8110bdbc <__smakebuf_r+0x1a8>
8110bc8c:	8080030b 	ldhu	r2,12(r16)
8110bc90:	80c010c4 	addi	r3,r16,67
8110bc94:	80c00015 	stw	r3,0(r16)
8110bc98:	10800054 	ori	r2,r2,1
8110bc9c:	8080030d 	sth	r2,12(r16)
8110bca0:	00800044 	movi	r2,1
8110bca4:	80c00415 	stw	r3,16(r16)
8110bca8:	80800515 	stw	r2,20(r16)
8110bcac:	04810004 	movi	r18,1024
8110bcb0:	00000706 	br	8110bcd0 <__smakebuf_r+0xbc>
8110bcb4:	8080030b 	ldhu	r2,12(r16)
8110bcb8:	10c0200c 	andi	r3,r2,128
8110bcbc:	18001f1e 	bne	r3,zero,8110bd3c <__smakebuf_r+0x128>
8110bcc0:	04810004 	movi	r18,1024
8110bcc4:	10820014 	ori	r2,r2,2048
8110bcc8:	8080030d 	sth	r2,12(r16)
8110bccc:	0027883a 	mov	r19,zero
8110bcd0:	900b883a 	mov	r5,r18
8110bcd4:	8809883a 	mov	r4,r17
8110bcd8:	110bdd00 	call	8110bdd0 <_malloc_r>
8110bcdc:	10002c26 	beq	r2,zero,8110bd90 <__smakebuf_r+0x17c>
8110bce0:	80c0030b 	ldhu	r3,12(r16)
8110bce4:	01204474 	movhi	r4,33041
8110bce8:	212b4a04 	addi	r4,r4,-21208
8110bcec:	89000f15 	stw	r4,60(r17)
8110bcf0:	18c02014 	ori	r3,r3,128
8110bcf4:	80c0030d 	sth	r3,12(r16)
8110bcf8:	80800015 	stw	r2,0(r16)
8110bcfc:	80800415 	stw	r2,16(r16)
8110bd00:	84800515 	stw	r18,20(r16)
8110bd04:	98001a1e 	bne	r19,zero,8110bd70 <__smakebuf_r+0x15c>
8110bd08:	dfc01317 	ldw	ra,76(sp)
8110bd0c:	dcc01217 	ldw	r19,72(sp)
8110bd10:	dc801117 	ldw	r18,68(sp)
8110bd14:	dc401017 	ldw	r17,64(sp)
8110bd18:	dc000f17 	ldw	r16,60(sp)
8110bd1c:	dec01404 	addi	sp,sp,80
8110bd20:	f800283a 	ret
8110bd24:	288010c4 	addi	r2,r5,67
8110bd28:	28800015 	stw	r2,0(r5)
8110bd2c:	28800415 	stw	r2,16(r5)
8110bd30:	00800044 	movi	r2,1
8110bd34:	28800515 	stw	r2,20(r5)
8110bd38:	f800283a 	ret
8110bd3c:	04801004 	movi	r18,64
8110bd40:	003fe006 	br	8110bcc4 <__reset+0xfb0ebcc4>
8110bd44:	81000a17 	ldw	r4,40(r16)
8110bd48:	00e04474 	movhi	r3,33041
8110bd4c:	18f86b04 	addi	r3,r3,-7764
8110bd50:	20ffc51e 	bne	r4,r3,8110bc68 <__reset+0xfb0ebc68>
8110bd54:	8080030b 	ldhu	r2,12(r16)
8110bd58:	04810004 	movi	r18,1024
8110bd5c:	84801315 	stw	r18,76(r16)
8110bd60:	1484b03a 	or	r2,r2,r18
8110bd64:	8080030d 	sth	r2,12(r16)
8110bd68:	0027883a 	mov	r19,zero
8110bd6c:	003fd806 	br	8110bcd0 <__reset+0xfb0ebcd0>
8110bd70:	8140038f 	ldh	r5,14(r16)
8110bd74:	8809883a 	mov	r4,r17
8110bd78:	110ff6c0 	call	8110ff6c <_isatty_r>
8110bd7c:	103fe226 	beq	r2,zero,8110bd08 <__reset+0xfb0ebd08>
8110bd80:	8080030b 	ldhu	r2,12(r16)
8110bd84:	10800054 	ori	r2,r2,1
8110bd88:	8080030d 	sth	r2,12(r16)
8110bd8c:	003fde06 	br	8110bd08 <__reset+0xfb0ebd08>
8110bd90:	8080030b 	ldhu	r2,12(r16)
8110bd94:	10c0800c 	andi	r3,r2,512
8110bd98:	183fdb1e 	bne	r3,zero,8110bd08 <__reset+0xfb0ebd08>
8110bd9c:	10800094 	ori	r2,r2,2
8110bda0:	80c010c4 	addi	r3,r16,67
8110bda4:	8080030d 	sth	r2,12(r16)
8110bda8:	00800044 	movi	r2,1
8110bdac:	80c00015 	stw	r3,0(r16)
8110bdb0:	80c00415 	stw	r3,16(r16)
8110bdb4:	80800515 	stw	r2,20(r16)
8110bdb8:	003fd306 	br	8110bd08 <__reset+0xfb0ebd08>
8110bdbc:	04810004 	movi	r18,1024
8110bdc0:	003fc306 	br	8110bcd0 <__reset+0xfb0ebcd0>
8110bdc4:	0027883a 	mov	r19,zero
8110bdc8:	04810004 	movi	r18,1024
8110bdcc:	003fc006 	br	8110bcd0 <__reset+0xfb0ebcd0>

8110bdd0 <_malloc_r>:
8110bdd0:	defff504 	addi	sp,sp,-44
8110bdd4:	dc800315 	stw	r18,12(sp)
8110bdd8:	dfc00a15 	stw	ra,40(sp)
8110bddc:	df000915 	stw	fp,36(sp)
8110bde0:	ddc00815 	stw	r23,32(sp)
8110bde4:	dd800715 	stw	r22,28(sp)
8110bde8:	dd400615 	stw	r21,24(sp)
8110bdec:	dd000515 	stw	r20,20(sp)
8110bdf0:	dcc00415 	stw	r19,16(sp)
8110bdf4:	dc400215 	stw	r17,8(sp)
8110bdf8:	dc000115 	stw	r16,4(sp)
8110bdfc:	288002c4 	addi	r2,r5,11
8110be00:	00c00584 	movi	r3,22
8110be04:	2025883a 	mov	r18,r4
8110be08:	18807f2e 	bgeu	r3,r2,8110c008 <_malloc_r+0x238>
8110be0c:	047ffe04 	movi	r17,-8
8110be10:	1462703a 	and	r17,r2,r17
8110be14:	8800a316 	blt	r17,zero,8110c0a4 <_malloc_r+0x2d4>
8110be18:	8940a236 	bltu	r17,r5,8110c0a4 <_malloc_r+0x2d4>
8110be1c:	11130b40 	call	811130b4 <__malloc_lock>
8110be20:	00807dc4 	movi	r2,503
8110be24:	1441e92e 	bgeu	r2,r17,8110c5cc <_malloc_r+0x7fc>
8110be28:	8804d27a 	srli	r2,r17,9
8110be2c:	1000a126 	beq	r2,zero,8110c0b4 <_malloc_r+0x2e4>
8110be30:	00c00104 	movi	r3,4
8110be34:	18811e36 	bltu	r3,r2,8110c2b0 <_malloc_r+0x4e0>
8110be38:	8804d1ba 	srli	r2,r17,6
8110be3c:	12000e44 	addi	r8,r2,57
8110be40:	11c00e04 	addi	r7,r2,56
8110be44:	4209883a 	add	r4,r8,r8
8110be48:	04e044b4 	movhi	r19,33042
8110be4c:	2109883a 	add	r4,r4,r4
8110be50:	9ce72d04 	addi	r19,r19,-25420
8110be54:	2109883a 	add	r4,r4,r4
8110be58:	9909883a 	add	r4,r19,r4
8110be5c:	24000117 	ldw	r16,4(r4)
8110be60:	213ffe04 	addi	r4,r4,-8
8110be64:	24009726 	beq	r4,r16,8110c0c4 <_malloc_r+0x2f4>
8110be68:	80800117 	ldw	r2,4(r16)
8110be6c:	01bfff04 	movi	r6,-4
8110be70:	014003c4 	movi	r5,15
8110be74:	1184703a 	and	r2,r2,r6
8110be78:	1447c83a 	sub	r3,r2,r17
8110be7c:	28c00716 	blt	r5,r3,8110be9c <_malloc_r+0xcc>
8110be80:	1800920e 	bge	r3,zero,8110c0cc <_malloc_r+0x2fc>
8110be84:	84000317 	ldw	r16,12(r16)
8110be88:	24008e26 	beq	r4,r16,8110c0c4 <_malloc_r+0x2f4>
8110be8c:	80800117 	ldw	r2,4(r16)
8110be90:	1184703a 	and	r2,r2,r6
8110be94:	1447c83a 	sub	r3,r2,r17
8110be98:	28fff90e 	bge	r5,r3,8110be80 <__reset+0xfb0ebe80>
8110be9c:	3809883a 	mov	r4,r7
8110bea0:	01a044b4 	movhi	r6,33042
8110bea4:	9c000417 	ldw	r16,16(r19)
8110bea8:	31a72d04 	addi	r6,r6,-25420
8110beac:	32000204 	addi	r8,r6,8
8110beb0:	82013426 	beq	r16,r8,8110c384 <_malloc_r+0x5b4>
8110beb4:	80c00117 	ldw	r3,4(r16)
8110beb8:	00bfff04 	movi	r2,-4
8110bebc:	188e703a 	and	r7,r3,r2
8110bec0:	3c45c83a 	sub	r2,r7,r17
8110bec4:	00c003c4 	movi	r3,15
8110bec8:	18811f16 	blt	r3,r2,8110c348 <_malloc_r+0x578>
8110becc:	32000515 	stw	r8,20(r6)
8110bed0:	32000415 	stw	r8,16(r6)
8110bed4:	10007f0e 	bge	r2,zero,8110c0d4 <_malloc_r+0x304>
8110bed8:	00807fc4 	movi	r2,511
8110bedc:	11c0fd36 	bltu	r2,r7,8110c2d4 <_malloc_r+0x504>
8110bee0:	3806d0fa 	srli	r3,r7,3
8110bee4:	01c00044 	movi	r7,1
8110bee8:	30800117 	ldw	r2,4(r6)
8110beec:	19400044 	addi	r5,r3,1
8110bef0:	294b883a 	add	r5,r5,r5
8110bef4:	1807d0ba 	srai	r3,r3,2
8110bef8:	294b883a 	add	r5,r5,r5
8110befc:	294b883a 	add	r5,r5,r5
8110bf00:	298b883a 	add	r5,r5,r6
8110bf04:	38c6983a 	sll	r3,r7,r3
8110bf08:	29c00017 	ldw	r7,0(r5)
8110bf0c:	2a7ffe04 	addi	r9,r5,-8
8110bf10:	1886b03a 	or	r3,r3,r2
8110bf14:	82400315 	stw	r9,12(r16)
8110bf18:	81c00215 	stw	r7,8(r16)
8110bf1c:	30c00115 	stw	r3,4(r6)
8110bf20:	2c000015 	stw	r16,0(r5)
8110bf24:	3c000315 	stw	r16,12(r7)
8110bf28:	2005d0ba 	srai	r2,r4,2
8110bf2c:	01400044 	movi	r5,1
8110bf30:	288a983a 	sll	r5,r5,r2
8110bf34:	19406f36 	bltu	r3,r5,8110c0f4 <_malloc_r+0x324>
8110bf38:	28c4703a 	and	r2,r5,r3
8110bf3c:	10000a1e 	bne	r2,zero,8110bf68 <_malloc_r+0x198>
8110bf40:	00bfff04 	movi	r2,-4
8110bf44:	294b883a 	add	r5,r5,r5
8110bf48:	2088703a 	and	r4,r4,r2
8110bf4c:	28c4703a 	and	r2,r5,r3
8110bf50:	21000104 	addi	r4,r4,4
8110bf54:	1000041e 	bne	r2,zero,8110bf68 <_malloc_r+0x198>
8110bf58:	294b883a 	add	r5,r5,r5
8110bf5c:	28c4703a 	and	r2,r5,r3
8110bf60:	21000104 	addi	r4,r4,4
8110bf64:	103ffc26 	beq	r2,zero,8110bf58 <__reset+0xfb0ebf58>
8110bf68:	02bfff04 	movi	r10,-4
8110bf6c:	024003c4 	movi	r9,15
8110bf70:	21800044 	addi	r6,r4,1
8110bf74:	318d883a 	add	r6,r6,r6
8110bf78:	318d883a 	add	r6,r6,r6
8110bf7c:	318d883a 	add	r6,r6,r6
8110bf80:	998d883a 	add	r6,r19,r6
8110bf84:	333ffe04 	addi	r12,r6,-8
8110bf88:	2017883a 	mov	r11,r4
8110bf8c:	31800104 	addi	r6,r6,4
8110bf90:	34000017 	ldw	r16,0(r6)
8110bf94:	31fffd04 	addi	r7,r6,-12
8110bf98:	81c0041e 	bne	r16,r7,8110bfac <_malloc_r+0x1dc>
8110bf9c:	0000fb06 	br	8110c38c <_malloc_r+0x5bc>
8110bfa0:	1801030e 	bge	r3,zero,8110c3b0 <_malloc_r+0x5e0>
8110bfa4:	84000317 	ldw	r16,12(r16)
8110bfa8:	81c0f826 	beq	r16,r7,8110c38c <_malloc_r+0x5bc>
8110bfac:	80800117 	ldw	r2,4(r16)
8110bfb0:	1284703a 	and	r2,r2,r10
8110bfb4:	1447c83a 	sub	r3,r2,r17
8110bfb8:	48fff90e 	bge	r9,r3,8110bfa0 <__reset+0xfb0ebfa0>
8110bfbc:	80800317 	ldw	r2,12(r16)
8110bfc0:	81000217 	ldw	r4,8(r16)
8110bfc4:	89400054 	ori	r5,r17,1
8110bfc8:	81400115 	stw	r5,4(r16)
8110bfcc:	20800315 	stw	r2,12(r4)
8110bfd0:	11000215 	stw	r4,8(r2)
8110bfd4:	8463883a 	add	r17,r16,r17
8110bfd8:	9c400515 	stw	r17,20(r19)
8110bfdc:	9c400415 	stw	r17,16(r19)
8110bfe0:	18800054 	ori	r2,r3,1
8110bfe4:	88800115 	stw	r2,4(r17)
8110bfe8:	8a000315 	stw	r8,12(r17)
8110bfec:	8a000215 	stw	r8,8(r17)
8110bff0:	88e3883a 	add	r17,r17,r3
8110bff4:	88c00015 	stw	r3,0(r17)
8110bff8:	9009883a 	mov	r4,r18
8110bffc:	11130d80 	call	811130d8 <__malloc_unlock>
8110c000:	80800204 	addi	r2,r16,8
8110c004:	00001b06 	br	8110c074 <_malloc_r+0x2a4>
8110c008:	04400404 	movi	r17,16
8110c00c:	89402536 	bltu	r17,r5,8110c0a4 <_malloc_r+0x2d4>
8110c010:	11130b40 	call	811130b4 <__malloc_lock>
8110c014:	00800184 	movi	r2,6
8110c018:	01000084 	movi	r4,2
8110c01c:	04e044b4 	movhi	r19,33042
8110c020:	1085883a 	add	r2,r2,r2
8110c024:	9ce72d04 	addi	r19,r19,-25420
8110c028:	1085883a 	add	r2,r2,r2
8110c02c:	9885883a 	add	r2,r19,r2
8110c030:	14000117 	ldw	r16,4(r2)
8110c034:	10fffe04 	addi	r3,r2,-8
8110c038:	80c0d926 	beq	r16,r3,8110c3a0 <_malloc_r+0x5d0>
8110c03c:	80c00117 	ldw	r3,4(r16)
8110c040:	81000317 	ldw	r4,12(r16)
8110c044:	00bfff04 	movi	r2,-4
8110c048:	1884703a 	and	r2,r3,r2
8110c04c:	81400217 	ldw	r5,8(r16)
8110c050:	8085883a 	add	r2,r16,r2
8110c054:	10c00117 	ldw	r3,4(r2)
8110c058:	29000315 	stw	r4,12(r5)
8110c05c:	21400215 	stw	r5,8(r4)
8110c060:	18c00054 	ori	r3,r3,1
8110c064:	10c00115 	stw	r3,4(r2)
8110c068:	9009883a 	mov	r4,r18
8110c06c:	11130d80 	call	811130d8 <__malloc_unlock>
8110c070:	80800204 	addi	r2,r16,8
8110c074:	dfc00a17 	ldw	ra,40(sp)
8110c078:	df000917 	ldw	fp,36(sp)
8110c07c:	ddc00817 	ldw	r23,32(sp)
8110c080:	dd800717 	ldw	r22,28(sp)
8110c084:	dd400617 	ldw	r21,24(sp)
8110c088:	dd000517 	ldw	r20,20(sp)
8110c08c:	dcc00417 	ldw	r19,16(sp)
8110c090:	dc800317 	ldw	r18,12(sp)
8110c094:	dc400217 	ldw	r17,8(sp)
8110c098:	dc000117 	ldw	r16,4(sp)
8110c09c:	dec00b04 	addi	sp,sp,44
8110c0a0:	f800283a 	ret
8110c0a4:	00800304 	movi	r2,12
8110c0a8:	90800015 	stw	r2,0(r18)
8110c0ac:	0005883a 	mov	r2,zero
8110c0b0:	003ff006 	br	8110c074 <__reset+0xfb0ec074>
8110c0b4:	01002004 	movi	r4,128
8110c0b8:	02001004 	movi	r8,64
8110c0bc:	01c00fc4 	movi	r7,63
8110c0c0:	003f6106 	br	8110be48 <__reset+0xfb0ebe48>
8110c0c4:	4009883a 	mov	r4,r8
8110c0c8:	003f7506 	br	8110bea0 <__reset+0xfb0ebea0>
8110c0cc:	81000317 	ldw	r4,12(r16)
8110c0d0:	003fde06 	br	8110c04c <__reset+0xfb0ec04c>
8110c0d4:	81c5883a 	add	r2,r16,r7
8110c0d8:	11400117 	ldw	r5,4(r2)
8110c0dc:	9009883a 	mov	r4,r18
8110c0e0:	29400054 	ori	r5,r5,1
8110c0e4:	11400115 	stw	r5,4(r2)
8110c0e8:	11130d80 	call	811130d8 <__malloc_unlock>
8110c0ec:	80800204 	addi	r2,r16,8
8110c0f0:	003fe006 	br	8110c074 <__reset+0xfb0ec074>
8110c0f4:	9c000217 	ldw	r16,8(r19)
8110c0f8:	00bfff04 	movi	r2,-4
8110c0fc:	85800117 	ldw	r22,4(r16)
8110c100:	b0ac703a 	and	r22,r22,r2
8110c104:	b4400336 	bltu	r22,r17,8110c114 <_malloc_r+0x344>
8110c108:	b445c83a 	sub	r2,r22,r17
8110c10c:	00c003c4 	movi	r3,15
8110c110:	18805d16 	blt	r3,r2,8110c288 <_malloc_r+0x4b8>
8110c114:	05e044b4 	movhi	r23,33042
8110c118:	00a044b4 	movhi	r2,33042
8110c11c:	10ad1704 	addi	r2,r2,-19364
8110c120:	bdecfc04 	addi	r23,r23,-19472
8110c124:	15400017 	ldw	r21,0(r2)
8110c128:	b8c00017 	ldw	r3,0(r23)
8110c12c:	00bfffc4 	movi	r2,-1
8110c130:	858d883a 	add	r6,r16,r22
8110c134:	8d6b883a 	add	r21,r17,r21
8110c138:	1880ea26 	beq	r3,r2,8110c4e4 <_malloc_r+0x714>
8110c13c:	ad4403c4 	addi	r21,r21,4111
8110c140:	00bc0004 	movi	r2,-4096
8110c144:	a8aa703a 	and	r21,r21,r2
8110c148:	a80b883a 	mov	r5,r21
8110c14c:	9009883a 	mov	r4,r18
8110c150:	d9800015 	stw	r6,0(sp)
8110c154:	110e0800 	call	8110e080 <_sbrk_r>
8110c158:	1029883a 	mov	r20,r2
8110c15c:	00bfffc4 	movi	r2,-1
8110c160:	d9800017 	ldw	r6,0(sp)
8110c164:	a080e826 	beq	r20,r2,8110c508 <_malloc_r+0x738>
8110c168:	a180a636 	bltu	r20,r6,8110c404 <_malloc_r+0x634>
8110c16c:	072044b4 	movhi	fp,33042
8110c170:	e72d2004 	addi	fp,fp,-19328
8110c174:	e0800017 	ldw	r2,0(fp)
8110c178:	a887883a 	add	r3,r21,r2
8110c17c:	e0c00015 	stw	r3,0(fp)
8110c180:	3500e626 	beq	r6,r20,8110c51c <_malloc_r+0x74c>
8110c184:	b9000017 	ldw	r4,0(r23)
8110c188:	00bfffc4 	movi	r2,-1
8110c18c:	2080ee26 	beq	r4,r2,8110c548 <_malloc_r+0x778>
8110c190:	a185c83a 	sub	r2,r20,r6
8110c194:	10c5883a 	add	r2,r2,r3
8110c198:	e0800015 	stw	r2,0(fp)
8110c19c:	a0c001cc 	andi	r3,r20,7
8110c1a0:	1800bc26 	beq	r3,zero,8110c494 <_malloc_r+0x6c4>
8110c1a4:	a0e9c83a 	sub	r20,r20,r3
8110c1a8:	00840204 	movi	r2,4104
8110c1ac:	a5000204 	addi	r20,r20,8
8110c1b0:	10c7c83a 	sub	r3,r2,r3
8110c1b4:	a545883a 	add	r2,r20,r21
8110c1b8:	1083ffcc 	andi	r2,r2,4095
8110c1bc:	18abc83a 	sub	r21,r3,r2
8110c1c0:	a80b883a 	mov	r5,r21
8110c1c4:	9009883a 	mov	r4,r18
8110c1c8:	110e0800 	call	8110e080 <_sbrk_r>
8110c1cc:	00ffffc4 	movi	r3,-1
8110c1d0:	10c0e126 	beq	r2,r3,8110c558 <_malloc_r+0x788>
8110c1d4:	1505c83a 	sub	r2,r2,r20
8110c1d8:	1545883a 	add	r2,r2,r21
8110c1dc:	10800054 	ori	r2,r2,1
8110c1e0:	e0c00017 	ldw	r3,0(fp)
8110c1e4:	9d000215 	stw	r20,8(r19)
8110c1e8:	a0800115 	stw	r2,4(r20)
8110c1ec:	a8c7883a 	add	r3,r21,r3
8110c1f0:	e0c00015 	stw	r3,0(fp)
8110c1f4:	84c00e26 	beq	r16,r19,8110c230 <_malloc_r+0x460>
8110c1f8:	018003c4 	movi	r6,15
8110c1fc:	3580a72e 	bgeu	r6,r22,8110c49c <_malloc_r+0x6cc>
8110c200:	81400117 	ldw	r5,4(r16)
8110c204:	013ffe04 	movi	r4,-8
8110c208:	b0bffd04 	addi	r2,r22,-12
8110c20c:	1104703a 	and	r2,r2,r4
8110c210:	2900004c 	andi	r4,r5,1
8110c214:	2088b03a 	or	r4,r4,r2
8110c218:	81000115 	stw	r4,4(r16)
8110c21c:	01400144 	movi	r5,5
8110c220:	8089883a 	add	r4,r16,r2
8110c224:	21400115 	stw	r5,4(r4)
8110c228:	21400215 	stw	r5,8(r4)
8110c22c:	3080cd36 	bltu	r6,r2,8110c564 <_malloc_r+0x794>
8110c230:	00a044b4 	movhi	r2,33042
8110c234:	10ad1604 	addi	r2,r2,-19368
8110c238:	11000017 	ldw	r4,0(r2)
8110c23c:	20c0012e 	bgeu	r4,r3,8110c244 <_malloc_r+0x474>
8110c240:	10c00015 	stw	r3,0(r2)
8110c244:	00a044b4 	movhi	r2,33042
8110c248:	10ad1504 	addi	r2,r2,-19372
8110c24c:	11000017 	ldw	r4,0(r2)
8110c250:	9c000217 	ldw	r16,8(r19)
8110c254:	20c0012e 	bgeu	r4,r3,8110c25c <_malloc_r+0x48c>
8110c258:	10c00015 	stw	r3,0(r2)
8110c25c:	80c00117 	ldw	r3,4(r16)
8110c260:	00bfff04 	movi	r2,-4
8110c264:	1886703a 	and	r3,r3,r2
8110c268:	1c45c83a 	sub	r2,r3,r17
8110c26c:	1c400236 	bltu	r3,r17,8110c278 <_malloc_r+0x4a8>
8110c270:	00c003c4 	movi	r3,15
8110c274:	18800416 	blt	r3,r2,8110c288 <_malloc_r+0x4b8>
8110c278:	9009883a 	mov	r4,r18
8110c27c:	11130d80 	call	811130d8 <__malloc_unlock>
8110c280:	0005883a 	mov	r2,zero
8110c284:	003f7b06 	br	8110c074 <__reset+0xfb0ec074>
8110c288:	88c00054 	ori	r3,r17,1
8110c28c:	80c00115 	stw	r3,4(r16)
8110c290:	8463883a 	add	r17,r16,r17
8110c294:	10800054 	ori	r2,r2,1
8110c298:	9c400215 	stw	r17,8(r19)
8110c29c:	88800115 	stw	r2,4(r17)
8110c2a0:	9009883a 	mov	r4,r18
8110c2a4:	11130d80 	call	811130d8 <__malloc_unlock>
8110c2a8:	80800204 	addi	r2,r16,8
8110c2ac:	003f7106 	br	8110c074 <__reset+0xfb0ec074>
8110c2b0:	00c00504 	movi	r3,20
8110c2b4:	18804a2e 	bgeu	r3,r2,8110c3e0 <_malloc_r+0x610>
8110c2b8:	00c01504 	movi	r3,84
8110c2bc:	18806e36 	bltu	r3,r2,8110c478 <_malloc_r+0x6a8>
8110c2c0:	8804d33a 	srli	r2,r17,12
8110c2c4:	12001bc4 	addi	r8,r2,111
8110c2c8:	11c01b84 	addi	r7,r2,110
8110c2cc:	4209883a 	add	r4,r8,r8
8110c2d0:	003edd06 	br	8110be48 <__reset+0xfb0ebe48>
8110c2d4:	3804d27a 	srli	r2,r7,9
8110c2d8:	00c00104 	movi	r3,4
8110c2dc:	1880442e 	bgeu	r3,r2,8110c3f0 <_malloc_r+0x620>
8110c2e0:	00c00504 	movi	r3,20
8110c2e4:	18808136 	bltu	r3,r2,8110c4ec <_malloc_r+0x71c>
8110c2e8:	11401704 	addi	r5,r2,92
8110c2ec:	10c016c4 	addi	r3,r2,91
8110c2f0:	294b883a 	add	r5,r5,r5
8110c2f4:	294b883a 	add	r5,r5,r5
8110c2f8:	294b883a 	add	r5,r5,r5
8110c2fc:	994b883a 	add	r5,r19,r5
8110c300:	28800017 	ldw	r2,0(r5)
8110c304:	01a044b4 	movhi	r6,33042
8110c308:	297ffe04 	addi	r5,r5,-8
8110c30c:	31a72d04 	addi	r6,r6,-25420
8110c310:	28806526 	beq	r5,r2,8110c4a8 <_malloc_r+0x6d8>
8110c314:	01bfff04 	movi	r6,-4
8110c318:	10c00117 	ldw	r3,4(r2)
8110c31c:	1986703a 	and	r3,r3,r6
8110c320:	38c0022e 	bgeu	r7,r3,8110c32c <_malloc_r+0x55c>
8110c324:	10800217 	ldw	r2,8(r2)
8110c328:	28bffb1e 	bne	r5,r2,8110c318 <__reset+0xfb0ec318>
8110c32c:	11400317 	ldw	r5,12(r2)
8110c330:	98c00117 	ldw	r3,4(r19)
8110c334:	81400315 	stw	r5,12(r16)
8110c338:	80800215 	stw	r2,8(r16)
8110c33c:	2c000215 	stw	r16,8(r5)
8110c340:	14000315 	stw	r16,12(r2)
8110c344:	003ef806 	br	8110bf28 <__reset+0xfb0ebf28>
8110c348:	88c00054 	ori	r3,r17,1
8110c34c:	80c00115 	stw	r3,4(r16)
8110c350:	8463883a 	add	r17,r16,r17
8110c354:	34400515 	stw	r17,20(r6)
8110c358:	34400415 	stw	r17,16(r6)
8110c35c:	10c00054 	ori	r3,r2,1
8110c360:	8a000315 	stw	r8,12(r17)
8110c364:	8a000215 	stw	r8,8(r17)
8110c368:	88c00115 	stw	r3,4(r17)
8110c36c:	88a3883a 	add	r17,r17,r2
8110c370:	88800015 	stw	r2,0(r17)
8110c374:	9009883a 	mov	r4,r18
8110c378:	11130d80 	call	811130d8 <__malloc_unlock>
8110c37c:	80800204 	addi	r2,r16,8
8110c380:	003f3c06 	br	8110c074 <__reset+0xfb0ec074>
8110c384:	30c00117 	ldw	r3,4(r6)
8110c388:	003ee706 	br	8110bf28 <__reset+0xfb0ebf28>
8110c38c:	5ac00044 	addi	r11,r11,1
8110c390:	588000cc 	andi	r2,r11,3
8110c394:	31800204 	addi	r6,r6,8
8110c398:	103efd1e 	bne	r2,zero,8110bf90 <__reset+0xfb0ebf90>
8110c39c:	00002406 	br	8110c430 <_malloc_r+0x660>
8110c3a0:	14000317 	ldw	r16,12(r2)
8110c3a4:	143f251e 	bne	r2,r16,8110c03c <__reset+0xfb0ec03c>
8110c3a8:	21000084 	addi	r4,r4,2
8110c3ac:	003ebc06 	br	8110bea0 <__reset+0xfb0ebea0>
8110c3b0:	8085883a 	add	r2,r16,r2
8110c3b4:	10c00117 	ldw	r3,4(r2)
8110c3b8:	81000317 	ldw	r4,12(r16)
8110c3bc:	81400217 	ldw	r5,8(r16)
8110c3c0:	18c00054 	ori	r3,r3,1
8110c3c4:	10c00115 	stw	r3,4(r2)
8110c3c8:	29000315 	stw	r4,12(r5)
8110c3cc:	21400215 	stw	r5,8(r4)
8110c3d0:	9009883a 	mov	r4,r18
8110c3d4:	11130d80 	call	811130d8 <__malloc_unlock>
8110c3d8:	80800204 	addi	r2,r16,8
8110c3dc:	003f2506 	br	8110c074 <__reset+0xfb0ec074>
8110c3e0:	12001704 	addi	r8,r2,92
8110c3e4:	11c016c4 	addi	r7,r2,91
8110c3e8:	4209883a 	add	r4,r8,r8
8110c3ec:	003e9606 	br	8110be48 <__reset+0xfb0ebe48>
8110c3f0:	3804d1ba 	srli	r2,r7,6
8110c3f4:	11400e44 	addi	r5,r2,57
8110c3f8:	10c00e04 	addi	r3,r2,56
8110c3fc:	294b883a 	add	r5,r5,r5
8110c400:	003fbc06 	br	8110c2f4 <__reset+0xfb0ec2f4>
8110c404:	84ff5926 	beq	r16,r19,8110c16c <__reset+0xfb0ec16c>
8110c408:	00a044b4 	movhi	r2,33042
8110c40c:	10a72d04 	addi	r2,r2,-25420
8110c410:	14000217 	ldw	r16,8(r2)
8110c414:	00bfff04 	movi	r2,-4
8110c418:	80c00117 	ldw	r3,4(r16)
8110c41c:	1886703a 	and	r3,r3,r2
8110c420:	003f9106 	br	8110c268 <__reset+0xfb0ec268>
8110c424:	60800217 	ldw	r2,8(r12)
8110c428:	213fffc4 	addi	r4,r4,-1
8110c42c:	1300651e 	bne	r2,r12,8110c5c4 <_malloc_r+0x7f4>
8110c430:	208000cc 	andi	r2,r4,3
8110c434:	633ffe04 	addi	r12,r12,-8
8110c438:	103ffa1e 	bne	r2,zero,8110c424 <__reset+0xfb0ec424>
8110c43c:	98800117 	ldw	r2,4(r19)
8110c440:	0146303a 	nor	r3,zero,r5
8110c444:	1884703a 	and	r2,r3,r2
8110c448:	98800115 	stw	r2,4(r19)
8110c44c:	294b883a 	add	r5,r5,r5
8110c450:	117f2836 	bltu	r2,r5,8110c0f4 <__reset+0xfb0ec0f4>
8110c454:	283f2726 	beq	r5,zero,8110c0f4 <__reset+0xfb0ec0f4>
8110c458:	2886703a 	and	r3,r5,r2
8110c45c:	5809883a 	mov	r4,r11
8110c460:	183ec31e 	bne	r3,zero,8110bf70 <__reset+0xfb0ebf70>
8110c464:	294b883a 	add	r5,r5,r5
8110c468:	2886703a 	and	r3,r5,r2
8110c46c:	21000104 	addi	r4,r4,4
8110c470:	183ffc26 	beq	r3,zero,8110c464 <__reset+0xfb0ec464>
8110c474:	003ebe06 	br	8110bf70 <__reset+0xfb0ebf70>
8110c478:	00c05504 	movi	r3,340
8110c47c:	18801236 	bltu	r3,r2,8110c4c8 <_malloc_r+0x6f8>
8110c480:	8804d3fa 	srli	r2,r17,15
8110c484:	12001e04 	addi	r8,r2,120
8110c488:	11c01dc4 	addi	r7,r2,119
8110c48c:	4209883a 	add	r4,r8,r8
8110c490:	003e6d06 	br	8110be48 <__reset+0xfb0ebe48>
8110c494:	00c40004 	movi	r3,4096
8110c498:	003f4606 	br	8110c1b4 <__reset+0xfb0ec1b4>
8110c49c:	00800044 	movi	r2,1
8110c4a0:	a0800115 	stw	r2,4(r20)
8110c4a4:	003f7406 	br	8110c278 <__reset+0xfb0ec278>
8110c4a8:	1805d0ba 	srai	r2,r3,2
8110c4ac:	01c00044 	movi	r7,1
8110c4b0:	30c00117 	ldw	r3,4(r6)
8110c4b4:	388e983a 	sll	r7,r7,r2
8110c4b8:	2805883a 	mov	r2,r5
8110c4bc:	38c6b03a 	or	r3,r7,r3
8110c4c0:	30c00115 	stw	r3,4(r6)
8110c4c4:	003f9b06 	br	8110c334 <__reset+0xfb0ec334>
8110c4c8:	00c15504 	movi	r3,1364
8110c4cc:	18801a36 	bltu	r3,r2,8110c538 <_malloc_r+0x768>
8110c4d0:	8804d4ba 	srli	r2,r17,18
8110c4d4:	12001f44 	addi	r8,r2,125
8110c4d8:	11c01f04 	addi	r7,r2,124
8110c4dc:	4209883a 	add	r4,r8,r8
8110c4e0:	003e5906 	br	8110be48 <__reset+0xfb0ebe48>
8110c4e4:	ad400404 	addi	r21,r21,16
8110c4e8:	003f1706 	br	8110c148 <__reset+0xfb0ec148>
8110c4ec:	00c01504 	movi	r3,84
8110c4f0:	18802336 	bltu	r3,r2,8110c580 <_malloc_r+0x7b0>
8110c4f4:	3804d33a 	srli	r2,r7,12
8110c4f8:	11401bc4 	addi	r5,r2,111
8110c4fc:	10c01b84 	addi	r3,r2,110
8110c500:	294b883a 	add	r5,r5,r5
8110c504:	003f7b06 	br	8110c2f4 <__reset+0xfb0ec2f4>
8110c508:	9c000217 	ldw	r16,8(r19)
8110c50c:	00bfff04 	movi	r2,-4
8110c510:	80c00117 	ldw	r3,4(r16)
8110c514:	1886703a 	and	r3,r3,r2
8110c518:	003f5306 	br	8110c268 <__reset+0xfb0ec268>
8110c51c:	3083ffcc 	andi	r2,r6,4095
8110c520:	103f181e 	bne	r2,zero,8110c184 <__reset+0xfb0ec184>
8110c524:	99000217 	ldw	r4,8(r19)
8110c528:	b545883a 	add	r2,r22,r21
8110c52c:	10800054 	ori	r2,r2,1
8110c530:	20800115 	stw	r2,4(r4)
8110c534:	003f3e06 	br	8110c230 <__reset+0xfb0ec230>
8110c538:	01003f84 	movi	r4,254
8110c53c:	02001fc4 	movi	r8,127
8110c540:	01c01f84 	movi	r7,126
8110c544:	003e4006 	br	8110be48 <__reset+0xfb0ebe48>
8110c548:	00a044b4 	movhi	r2,33042
8110c54c:	10acfc04 	addi	r2,r2,-19472
8110c550:	15000015 	stw	r20,0(r2)
8110c554:	003f1106 	br	8110c19c <__reset+0xfb0ec19c>
8110c558:	00800044 	movi	r2,1
8110c55c:	002b883a 	mov	r21,zero
8110c560:	003f1f06 	br	8110c1e0 <__reset+0xfb0ec1e0>
8110c564:	81400204 	addi	r5,r16,8
8110c568:	9009883a 	mov	r4,r18
8110c56c:	110b1e40 	call	8110b1e4 <_free_r>
8110c570:	00a044b4 	movhi	r2,33042
8110c574:	10ad2004 	addi	r2,r2,-19328
8110c578:	10c00017 	ldw	r3,0(r2)
8110c57c:	003f2c06 	br	8110c230 <__reset+0xfb0ec230>
8110c580:	00c05504 	movi	r3,340
8110c584:	18800536 	bltu	r3,r2,8110c59c <_malloc_r+0x7cc>
8110c588:	3804d3fa 	srli	r2,r7,15
8110c58c:	11401e04 	addi	r5,r2,120
8110c590:	10c01dc4 	addi	r3,r2,119
8110c594:	294b883a 	add	r5,r5,r5
8110c598:	003f5606 	br	8110c2f4 <__reset+0xfb0ec2f4>
8110c59c:	00c15504 	movi	r3,1364
8110c5a0:	18800536 	bltu	r3,r2,8110c5b8 <_malloc_r+0x7e8>
8110c5a4:	3804d4ba 	srli	r2,r7,18
8110c5a8:	11401f44 	addi	r5,r2,125
8110c5ac:	10c01f04 	addi	r3,r2,124
8110c5b0:	294b883a 	add	r5,r5,r5
8110c5b4:	003f4f06 	br	8110c2f4 <__reset+0xfb0ec2f4>
8110c5b8:	01403f84 	movi	r5,254
8110c5bc:	00c01f84 	movi	r3,126
8110c5c0:	003f4c06 	br	8110c2f4 <__reset+0xfb0ec2f4>
8110c5c4:	98800117 	ldw	r2,4(r19)
8110c5c8:	003fa006 	br	8110c44c <__reset+0xfb0ec44c>
8110c5cc:	8808d0fa 	srli	r4,r17,3
8110c5d0:	20800044 	addi	r2,r4,1
8110c5d4:	1085883a 	add	r2,r2,r2
8110c5d8:	003e9006 	br	8110c01c <__reset+0xfb0ec01c>

8110c5dc <memchr>:
8110c5dc:	208000cc 	andi	r2,r4,3
8110c5e0:	280f883a 	mov	r7,r5
8110c5e4:	10003426 	beq	r2,zero,8110c6b8 <memchr+0xdc>
8110c5e8:	30bfffc4 	addi	r2,r6,-1
8110c5ec:	30001a26 	beq	r6,zero,8110c658 <memchr+0x7c>
8110c5f0:	20c00003 	ldbu	r3,0(r4)
8110c5f4:	29803fcc 	andi	r6,r5,255
8110c5f8:	30c0051e 	bne	r6,r3,8110c610 <memchr+0x34>
8110c5fc:	00001806 	br	8110c660 <memchr+0x84>
8110c600:	10001526 	beq	r2,zero,8110c658 <memchr+0x7c>
8110c604:	20c00003 	ldbu	r3,0(r4)
8110c608:	10bfffc4 	addi	r2,r2,-1
8110c60c:	30c01426 	beq	r6,r3,8110c660 <memchr+0x84>
8110c610:	21000044 	addi	r4,r4,1
8110c614:	20c000cc 	andi	r3,r4,3
8110c618:	183ff91e 	bne	r3,zero,8110c600 <__reset+0xfb0ec600>
8110c61c:	020000c4 	movi	r8,3
8110c620:	40801136 	bltu	r8,r2,8110c668 <memchr+0x8c>
8110c624:	10000c26 	beq	r2,zero,8110c658 <memchr+0x7c>
8110c628:	20c00003 	ldbu	r3,0(r4)
8110c62c:	29403fcc 	andi	r5,r5,255
8110c630:	28c00b26 	beq	r5,r3,8110c660 <memchr+0x84>
8110c634:	20c00044 	addi	r3,r4,1
8110c638:	39803fcc 	andi	r6,r7,255
8110c63c:	2089883a 	add	r4,r4,r2
8110c640:	00000306 	br	8110c650 <memchr+0x74>
8110c644:	18c00044 	addi	r3,r3,1
8110c648:	197fffc3 	ldbu	r5,-1(r3)
8110c64c:	31400526 	beq	r6,r5,8110c664 <memchr+0x88>
8110c650:	1805883a 	mov	r2,r3
8110c654:	20fffb1e 	bne	r4,r3,8110c644 <__reset+0xfb0ec644>
8110c658:	0005883a 	mov	r2,zero
8110c65c:	f800283a 	ret
8110c660:	2005883a 	mov	r2,r4
8110c664:	f800283a 	ret
8110c668:	28c03fcc 	andi	r3,r5,255
8110c66c:	1812923a 	slli	r9,r3,8
8110c670:	02ffbff4 	movhi	r11,65279
8110c674:	02a02074 	movhi	r10,32897
8110c678:	48d2b03a 	or	r9,r9,r3
8110c67c:	4806943a 	slli	r3,r9,16
8110c680:	5affbfc4 	addi	r11,r11,-257
8110c684:	52a02004 	addi	r10,r10,-32640
8110c688:	48d2b03a 	or	r9,r9,r3
8110c68c:	20c00017 	ldw	r3,0(r4)
8110c690:	48c6f03a 	xor	r3,r9,r3
8110c694:	1acd883a 	add	r6,r3,r11
8110c698:	00c6303a 	nor	r3,zero,r3
8110c69c:	30c6703a 	and	r3,r6,r3
8110c6a0:	1a86703a 	and	r3,r3,r10
8110c6a4:	183fe01e 	bne	r3,zero,8110c628 <__reset+0xfb0ec628>
8110c6a8:	10bfff04 	addi	r2,r2,-4
8110c6ac:	21000104 	addi	r4,r4,4
8110c6b0:	40bff636 	bltu	r8,r2,8110c68c <__reset+0xfb0ec68c>
8110c6b4:	003fdb06 	br	8110c624 <__reset+0xfb0ec624>
8110c6b8:	3005883a 	mov	r2,r6
8110c6bc:	003fd706 	br	8110c61c <__reset+0xfb0ec61c>

8110c6c0 <memmove>:
8110c6c0:	2005883a 	mov	r2,r4
8110c6c4:	29000b2e 	bgeu	r5,r4,8110c6f4 <memmove+0x34>
8110c6c8:	298f883a 	add	r7,r5,r6
8110c6cc:	21c0092e 	bgeu	r4,r7,8110c6f4 <memmove+0x34>
8110c6d0:	2187883a 	add	r3,r4,r6
8110c6d4:	198bc83a 	sub	r5,r3,r6
8110c6d8:	30004826 	beq	r6,zero,8110c7fc <memmove+0x13c>
8110c6dc:	39ffffc4 	addi	r7,r7,-1
8110c6e0:	39000003 	ldbu	r4,0(r7)
8110c6e4:	18ffffc4 	addi	r3,r3,-1
8110c6e8:	19000005 	stb	r4,0(r3)
8110c6ec:	28fffb1e 	bne	r5,r3,8110c6dc <__reset+0xfb0ec6dc>
8110c6f0:	f800283a 	ret
8110c6f4:	00c003c4 	movi	r3,15
8110c6f8:	1980412e 	bgeu	r3,r6,8110c800 <memmove+0x140>
8110c6fc:	2886b03a 	or	r3,r5,r2
8110c700:	18c000cc 	andi	r3,r3,3
8110c704:	1800401e 	bne	r3,zero,8110c808 <memmove+0x148>
8110c708:	33fffc04 	addi	r15,r6,-16
8110c70c:	781ed13a 	srli	r15,r15,4
8110c710:	28c00104 	addi	r3,r5,4
8110c714:	13400104 	addi	r13,r2,4
8110c718:	781c913a 	slli	r14,r15,4
8110c71c:	2b000204 	addi	r12,r5,8
8110c720:	12c00204 	addi	r11,r2,8
8110c724:	73800504 	addi	r14,r14,20
8110c728:	2a800304 	addi	r10,r5,12
8110c72c:	12400304 	addi	r9,r2,12
8110c730:	2b9d883a 	add	r14,r5,r14
8110c734:	2811883a 	mov	r8,r5
8110c738:	100f883a 	mov	r7,r2
8110c73c:	41000017 	ldw	r4,0(r8)
8110c740:	39c00404 	addi	r7,r7,16
8110c744:	18c00404 	addi	r3,r3,16
8110c748:	393ffc15 	stw	r4,-16(r7)
8110c74c:	193ffc17 	ldw	r4,-16(r3)
8110c750:	6b400404 	addi	r13,r13,16
8110c754:	5ac00404 	addi	r11,r11,16
8110c758:	693ffc15 	stw	r4,-16(r13)
8110c75c:	61000017 	ldw	r4,0(r12)
8110c760:	4a400404 	addi	r9,r9,16
8110c764:	42000404 	addi	r8,r8,16
8110c768:	593ffc15 	stw	r4,-16(r11)
8110c76c:	51000017 	ldw	r4,0(r10)
8110c770:	63000404 	addi	r12,r12,16
8110c774:	52800404 	addi	r10,r10,16
8110c778:	493ffc15 	stw	r4,-16(r9)
8110c77c:	1bbfef1e 	bne	r3,r14,8110c73c <__reset+0xfb0ec73c>
8110c780:	79000044 	addi	r4,r15,1
8110c784:	2008913a 	slli	r4,r4,4
8110c788:	328003cc 	andi	r10,r6,15
8110c78c:	02c000c4 	movi	r11,3
8110c790:	1107883a 	add	r3,r2,r4
8110c794:	290b883a 	add	r5,r5,r4
8110c798:	5a801e2e 	bgeu	r11,r10,8110c814 <memmove+0x154>
8110c79c:	1813883a 	mov	r9,r3
8110c7a0:	2811883a 	mov	r8,r5
8110c7a4:	500f883a 	mov	r7,r10
8110c7a8:	41000017 	ldw	r4,0(r8)
8110c7ac:	4a400104 	addi	r9,r9,4
8110c7b0:	39ffff04 	addi	r7,r7,-4
8110c7b4:	493fff15 	stw	r4,-4(r9)
8110c7b8:	42000104 	addi	r8,r8,4
8110c7bc:	59fffa36 	bltu	r11,r7,8110c7a8 <__reset+0xfb0ec7a8>
8110c7c0:	513fff04 	addi	r4,r10,-4
8110c7c4:	2008d0ba 	srli	r4,r4,2
8110c7c8:	318000cc 	andi	r6,r6,3
8110c7cc:	21000044 	addi	r4,r4,1
8110c7d0:	2109883a 	add	r4,r4,r4
8110c7d4:	2109883a 	add	r4,r4,r4
8110c7d8:	1907883a 	add	r3,r3,r4
8110c7dc:	290b883a 	add	r5,r5,r4
8110c7e0:	30000b26 	beq	r6,zero,8110c810 <memmove+0x150>
8110c7e4:	198d883a 	add	r6,r3,r6
8110c7e8:	29c00003 	ldbu	r7,0(r5)
8110c7ec:	18c00044 	addi	r3,r3,1
8110c7f0:	29400044 	addi	r5,r5,1
8110c7f4:	19ffffc5 	stb	r7,-1(r3)
8110c7f8:	19bffb1e 	bne	r3,r6,8110c7e8 <__reset+0xfb0ec7e8>
8110c7fc:	f800283a 	ret
8110c800:	1007883a 	mov	r3,r2
8110c804:	003ff606 	br	8110c7e0 <__reset+0xfb0ec7e0>
8110c808:	1007883a 	mov	r3,r2
8110c80c:	003ff506 	br	8110c7e4 <__reset+0xfb0ec7e4>
8110c810:	f800283a 	ret
8110c814:	500d883a 	mov	r6,r10
8110c818:	003ff106 	br	8110c7e0 <__reset+0xfb0ec7e0>

8110c81c <memset>:
8110c81c:	20c000cc 	andi	r3,r4,3
8110c820:	2005883a 	mov	r2,r4
8110c824:	18004426 	beq	r3,zero,8110c938 <memset+0x11c>
8110c828:	31ffffc4 	addi	r7,r6,-1
8110c82c:	30004026 	beq	r6,zero,8110c930 <memset+0x114>
8110c830:	2813883a 	mov	r9,r5
8110c834:	200d883a 	mov	r6,r4
8110c838:	2007883a 	mov	r3,r4
8110c83c:	00000406 	br	8110c850 <memset+0x34>
8110c840:	3a3fffc4 	addi	r8,r7,-1
8110c844:	31800044 	addi	r6,r6,1
8110c848:	38003926 	beq	r7,zero,8110c930 <memset+0x114>
8110c84c:	400f883a 	mov	r7,r8
8110c850:	18c00044 	addi	r3,r3,1
8110c854:	32400005 	stb	r9,0(r6)
8110c858:	1a0000cc 	andi	r8,r3,3
8110c85c:	403ff81e 	bne	r8,zero,8110c840 <__reset+0xfb0ec840>
8110c860:	010000c4 	movi	r4,3
8110c864:	21c02d2e 	bgeu	r4,r7,8110c91c <memset+0x100>
8110c868:	29003fcc 	andi	r4,r5,255
8110c86c:	200c923a 	slli	r6,r4,8
8110c870:	3108b03a 	or	r4,r6,r4
8110c874:	200c943a 	slli	r6,r4,16
8110c878:	218cb03a 	or	r6,r4,r6
8110c87c:	010003c4 	movi	r4,15
8110c880:	21c0182e 	bgeu	r4,r7,8110c8e4 <memset+0xc8>
8110c884:	3b3ffc04 	addi	r12,r7,-16
8110c888:	6018d13a 	srli	r12,r12,4
8110c88c:	1a000104 	addi	r8,r3,4
8110c890:	1ac00204 	addi	r11,r3,8
8110c894:	6008913a 	slli	r4,r12,4
8110c898:	1a800304 	addi	r10,r3,12
8110c89c:	1813883a 	mov	r9,r3
8110c8a0:	21000504 	addi	r4,r4,20
8110c8a4:	1909883a 	add	r4,r3,r4
8110c8a8:	49800015 	stw	r6,0(r9)
8110c8ac:	41800015 	stw	r6,0(r8)
8110c8b0:	59800015 	stw	r6,0(r11)
8110c8b4:	51800015 	stw	r6,0(r10)
8110c8b8:	42000404 	addi	r8,r8,16
8110c8bc:	4a400404 	addi	r9,r9,16
8110c8c0:	5ac00404 	addi	r11,r11,16
8110c8c4:	52800404 	addi	r10,r10,16
8110c8c8:	413ff71e 	bne	r8,r4,8110c8a8 <__reset+0xfb0ec8a8>
8110c8cc:	63000044 	addi	r12,r12,1
8110c8d0:	6018913a 	slli	r12,r12,4
8110c8d4:	39c003cc 	andi	r7,r7,15
8110c8d8:	010000c4 	movi	r4,3
8110c8dc:	1b07883a 	add	r3,r3,r12
8110c8e0:	21c00e2e 	bgeu	r4,r7,8110c91c <memset+0x100>
8110c8e4:	1813883a 	mov	r9,r3
8110c8e8:	3811883a 	mov	r8,r7
8110c8ec:	010000c4 	movi	r4,3
8110c8f0:	49800015 	stw	r6,0(r9)
8110c8f4:	423fff04 	addi	r8,r8,-4
8110c8f8:	4a400104 	addi	r9,r9,4
8110c8fc:	223ffc36 	bltu	r4,r8,8110c8f0 <__reset+0xfb0ec8f0>
8110c900:	393fff04 	addi	r4,r7,-4
8110c904:	2008d0ba 	srli	r4,r4,2
8110c908:	39c000cc 	andi	r7,r7,3
8110c90c:	21000044 	addi	r4,r4,1
8110c910:	2109883a 	add	r4,r4,r4
8110c914:	2109883a 	add	r4,r4,r4
8110c918:	1907883a 	add	r3,r3,r4
8110c91c:	38000526 	beq	r7,zero,8110c934 <memset+0x118>
8110c920:	19cf883a 	add	r7,r3,r7
8110c924:	19400005 	stb	r5,0(r3)
8110c928:	18c00044 	addi	r3,r3,1
8110c92c:	38fffd1e 	bne	r7,r3,8110c924 <__reset+0xfb0ec924>
8110c930:	f800283a 	ret
8110c934:	f800283a 	ret
8110c938:	2007883a 	mov	r3,r4
8110c93c:	300f883a 	mov	r7,r6
8110c940:	003fc706 	br	8110c860 <__reset+0xfb0ec860>

8110c944 <_Balloc>:
8110c944:	20801317 	ldw	r2,76(r4)
8110c948:	defffc04 	addi	sp,sp,-16
8110c94c:	dc400115 	stw	r17,4(sp)
8110c950:	dc000015 	stw	r16,0(sp)
8110c954:	dfc00315 	stw	ra,12(sp)
8110c958:	dc800215 	stw	r18,8(sp)
8110c95c:	2023883a 	mov	r17,r4
8110c960:	2821883a 	mov	r16,r5
8110c964:	10000f26 	beq	r2,zero,8110c9a4 <_Balloc+0x60>
8110c968:	8407883a 	add	r3,r16,r16
8110c96c:	18c7883a 	add	r3,r3,r3
8110c970:	10c7883a 	add	r3,r2,r3
8110c974:	18800017 	ldw	r2,0(r3)
8110c978:	10001126 	beq	r2,zero,8110c9c0 <_Balloc+0x7c>
8110c97c:	11000017 	ldw	r4,0(r2)
8110c980:	19000015 	stw	r4,0(r3)
8110c984:	10000415 	stw	zero,16(r2)
8110c988:	10000315 	stw	zero,12(r2)
8110c98c:	dfc00317 	ldw	ra,12(sp)
8110c990:	dc800217 	ldw	r18,8(sp)
8110c994:	dc400117 	ldw	r17,4(sp)
8110c998:	dc000017 	ldw	r16,0(sp)
8110c99c:	dec00404 	addi	sp,sp,16
8110c9a0:	f800283a 	ret
8110c9a4:	01800844 	movi	r6,33
8110c9a8:	01400104 	movi	r5,4
8110c9ac:	110fb400 	call	8110fb40 <_calloc_r>
8110c9b0:	88801315 	stw	r2,76(r17)
8110c9b4:	103fec1e 	bne	r2,zero,8110c968 <__reset+0xfb0ec968>
8110c9b8:	0005883a 	mov	r2,zero
8110c9bc:	003ff306 	br	8110c98c <__reset+0xfb0ec98c>
8110c9c0:	01400044 	movi	r5,1
8110c9c4:	2c24983a 	sll	r18,r5,r16
8110c9c8:	8809883a 	mov	r4,r17
8110c9cc:	91800144 	addi	r6,r18,5
8110c9d0:	318d883a 	add	r6,r6,r6
8110c9d4:	318d883a 	add	r6,r6,r6
8110c9d8:	110fb400 	call	8110fb40 <_calloc_r>
8110c9dc:	103ff626 	beq	r2,zero,8110c9b8 <__reset+0xfb0ec9b8>
8110c9e0:	14000115 	stw	r16,4(r2)
8110c9e4:	14800215 	stw	r18,8(r2)
8110c9e8:	003fe606 	br	8110c984 <__reset+0xfb0ec984>

8110c9ec <_Bfree>:
8110c9ec:	28000826 	beq	r5,zero,8110ca10 <_Bfree+0x24>
8110c9f0:	28c00117 	ldw	r3,4(r5)
8110c9f4:	20801317 	ldw	r2,76(r4)
8110c9f8:	18c7883a 	add	r3,r3,r3
8110c9fc:	18c7883a 	add	r3,r3,r3
8110ca00:	10c5883a 	add	r2,r2,r3
8110ca04:	10c00017 	ldw	r3,0(r2)
8110ca08:	28c00015 	stw	r3,0(r5)
8110ca0c:	11400015 	stw	r5,0(r2)
8110ca10:	f800283a 	ret

8110ca14 <__multadd>:
8110ca14:	defffa04 	addi	sp,sp,-24
8110ca18:	dc800315 	stw	r18,12(sp)
8110ca1c:	dc400215 	stw	r17,8(sp)
8110ca20:	dc000115 	stw	r16,4(sp)
8110ca24:	2823883a 	mov	r17,r5
8110ca28:	2c000417 	ldw	r16,16(r5)
8110ca2c:	dfc00515 	stw	ra,20(sp)
8110ca30:	dcc00415 	stw	r19,16(sp)
8110ca34:	2025883a 	mov	r18,r4
8110ca38:	29400504 	addi	r5,r5,20
8110ca3c:	0011883a 	mov	r8,zero
8110ca40:	28c00017 	ldw	r3,0(r5)
8110ca44:	29400104 	addi	r5,r5,4
8110ca48:	42000044 	addi	r8,r8,1
8110ca4c:	18bfffcc 	andi	r2,r3,65535
8110ca50:	1185383a 	mul	r2,r2,r6
8110ca54:	1806d43a 	srli	r3,r3,16
8110ca58:	11cf883a 	add	r7,r2,r7
8110ca5c:	3808d43a 	srli	r4,r7,16
8110ca60:	1987383a 	mul	r3,r3,r6
8110ca64:	38bfffcc 	andi	r2,r7,65535
8110ca68:	1907883a 	add	r3,r3,r4
8110ca6c:	1808943a 	slli	r4,r3,16
8110ca70:	180ed43a 	srli	r7,r3,16
8110ca74:	2085883a 	add	r2,r4,r2
8110ca78:	28bfff15 	stw	r2,-4(r5)
8110ca7c:	443ff016 	blt	r8,r16,8110ca40 <__reset+0xfb0eca40>
8110ca80:	38000926 	beq	r7,zero,8110caa8 <__multadd+0x94>
8110ca84:	88800217 	ldw	r2,8(r17)
8110ca88:	80800f0e 	bge	r16,r2,8110cac8 <__multadd+0xb4>
8110ca8c:	80800144 	addi	r2,r16,5
8110ca90:	1085883a 	add	r2,r2,r2
8110ca94:	1085883a 	add	r2,r2,r2
8110ca98:	8885883a 	add	r2,r17,r2
8110ca9c:	11c00015 	stw	r7,0(r2)
8110caa0:	84000044 	addi	r16,r16,1
8110caa4:	8c000415 	stw	r16,16(r17)
8110caa8:	8805883a 	mov	r2,r17
8110caac:	dfc00517 	ldw	ra,20(sp)
8110cab0:	dcc00417 	ldw	r19,16(sp)
8110cab4:	dc800317 	ldw	r18,12(sp)
8110cab8:	dc400217 	ldw	r17,8(sp)
8110cabc:	dc000117 	ldw	r16,4(sp)
8110cac0:	dec00604 	addi	sp,sp,24
8110cac4:	f800283a 	ret
8110cac8:	89400117 	ldw	r5,4(r17)
8110cacc:	9009883a 	mov	r4,r18
8110cad0:	d9c00015 	stw	r7,0(sp)
8110cad4:	29400044 	addi	r5,r5,1
8110cad8:	110c9440 	call	8110c944 <_Balloc>
8110cadc:	89800417 	ldw	r6,16(r17)
8110cae0:	89400304 	addi	r5,r17,12
8110cae4:	11000304 	addi	r4,r2,12
8110cae8:	31800084 	addi	r6,r6,2
8110caec:	318d883a 	add	r6,r6,r6
8110caf0:	318d883a 	add	r6,r6,r6
8110caf4:	1027883a 	mov	r19,r2
8110caf8:	1106a8c0 	call	81106a8c <memcpy>
8110cafc:	d9c00017 	ldw	r7,0(sp)
8110cb00:	88000a26 	beq	r17,zero,8110cb2c <__multadd+0x118>
8110cb04:	88c00117 	ldw	r3,4(r17)
8110cb08:	90801317 	ldw	r2,76(r18)
8110cb0c:	18c7883a 	add	r3,r3,r3
8110cb10:	18c7883a 	add	r3,r3,r3
8110cb14:	10c5883a 	add	r2,r2,r3
8110cb18:	10c00017 	ldw	r3,0(r2)
8110cb1c:	88c00015 	stw	r3,0(r17)
8110cb20:	14400015 	stw	r17,0(r2)
8110cb24:	9823883a 	mov	r17,r19
8110cb28:	003fd806 	br	8110ca8c <__reset+0xfb0eca8c>
8110cb2c:	9823883a 	mov	r17,r19
8110cb30:	003fd606 	br	8110ca8c <__reset+0xfb0eca8c>

8110cb34 <__s2b>:
8110cb34:	defff904 	addi	sp,sp,-28
8110cb38:	dc400115 	stw	r17,4(sp)
8110cb3c:	dc000015 	stw	r16,0(sp)
8110cb40:	2023883a 	mov	r17,r4
8110cb44:	2821883a 	mov	r16,r5
8110cb48:	39000204 	addi	r4,r7,8
8110cb4c:	01400244 	movi	r5,9
8110cb50:	dcc00315 	stw	r19,12(sp)
8110cb54:	dc800215 	stw	r18,8(sp)
8110cb58:	dfc00615 	stw	ra,24(sp)
8110cb5c:	dd400515 	stw	r21,20(sp)
8110cb60:	dd000415 	stw	r20,16(sp)
8110cb64:	3825883a 	mov	r18,r7
8110cb68:	3027883a 	mov	r19,r6
8110cb6c:	11054540 	call	81105454 <__divsi3>
8110cb70:	00c00044 	movi	r3,1
8110cb74:	000b883a 	mov	r5,zero
8110cb78:	1880030e 	bge	r3,r2,8110cb88 <__s2b+0x54>
8110cb7c:	18c7883a 	add	r3,r3,r3
8110cb80:	29400044 	addi	r5,r5,1
8110cb84:	18bffd16 	blt	r3,r2,8110cb7c <__reset+0xfb0ecb7c>
8110cb88:	8809883a 	mov	r4,r17
8110cb8c:	110c9440 	call	8110c944 <_Balloc>
8110cb90:	d8c00717 	ldw	r3,28(sp)
8110cb94:	10c00515 	stw	r3,20(r2)
8110cb98:	00c00044 	movi	r3,1
8110cb9c:	10c00415 	stw	r3,16(r2)
8110cba0:	00c00244 	movi	r3,9
8110cba4:	1cc0210e 	bge	r3,r19,8110cc2c <__s2b+0xf8>
8110cba8:	80eb883a 	add	r21,r16,r3
8110cbac:	a829883a 	mov	r20,r21
8110cbb0:	84e1883a 	add	r16,r16,r19
8110cbb4:	a1c00007 	ldb	r7,0(r20)
8110cbb8:	01800284 	movi	r6,10
8110cbbc:	a5000044 	addi	r20,r20,1
8110cbc0:	100b883a 	mov	r5,r2
8110cbc4:	39fff404 	addi	r7,r7,-48
8110cbc8:	8809883a 	mov	r4,r17
8110cbcc:	110ca140 	call	8110ca14 <__multadd>
8110cbd0:	a43ff81e 	bne	r20,r16,8110cbb4 <__reset+0xfb0ecbb4>
8110cbd4:	ace1883a 	add	r16,r21,r19
8110cbd8:	843ffe04 	addi	r16,r16,-8
8110cbdc:	9c800a0e 	bge	r19,r18,8110cc08 <__s2b+0xd4>
8110cbe0:	94e5c83a 	sub	r18,r18,r19
8110cbe4:	84a5883a 	add	r18,r16,r18
8110cbe8:	81c00007 	ldb	r7,0(r16)
8110cbec:	01800284 	movi	r6,10
8110cbf0:	84000044 	addi	r16,r16,1
8110cbf4:	100b883a 	mov	r5,r2
8110cbf8:	39fff404 	addi	r7,r7,-48
8110cbfc:	8809883a 	mov	r4,r17
8110cc00:	110ca140 	call	8110ca14 <__multadd>
8110cc04:	84bff81e 	bne	r16,r18,8110cbe8 <__reset+0xfb0ecbe8>
8110cc08:	dfc00617 	ldw	ra,24(sp)
8110cc0c:	dd400517 	ldw	r21,20(sp)
8110cc10:	dd000417 	ldw	r20,16(sp)
8110cc14:	dcc00317 	ldw	r19,12(sp)
8110cc18:	dc800217 	ldw	r18,8(sp)
8110cc1c:	dc400117 	ldw	r17,4(sp)
8110cc20:	dc000017 	ldw	r16,0(sp)
8110cc24:	dec00704 	addi	sp,sp,28
8110cc28:	f800283a 	ret
8110cc2c:	84000284 	addi	r16,r16,10
8110cc30:	1827883a 	mov	r19,r3
8110cc34:	003fe906 	br	8110cbdc <__reset+0xfb0ecbdc>

8110cc38 <__hi0bits>:
8110cc38:	20bfffec 	andhi	r2,r4,65535
8110cc3c:	1000141e 	bne	r2,zero,8110cc90 <__hi0bits+0x58>
8110cc40:	2008943a 	slli	r4,r4,16
8110cc44:	00800404 	movi	r2,16
8110cc48:	20ffc02c 	andhi	r3,r4,65280
8110cc4c:	1800021e 	bne	r3,zero,8110cc58 <__hi0bits+0x20>
8110cc50:	2008923a 	slli	r4,r4,8
8110cc54:	10800204 	addi	r2,r2,8
8110cc58:	20fc002c 	andhi	r3,r4,61440
8110cc5c:	1800021e 	bne	r3,zero,8110cc68 <__hi0bits+0x30>
8110cc60:	2008913a 	slli	r4,r4,4
8110cc64:	10800104 	addi	r2,r2,4
8110cc68:	20f0002c 	andhi	r3,r4,49152
8110cc6c:	1800031e 	bne	r3,zero,8110cc7c <__hi0bits+0x44>
8110cc70:	2109883a 	add	r4,r4,r4
8110cc74:	10800084 	addi	r2,r2,2
8110cc78:	2109883a 	add	r4,r4,r4
8110cc7c:	20000316 	blt	r4,zero,8110cc8c <__hi0bits+0x54>
8110cc80:	2110002c 	andhi	r4,r4,16384
8110cc84:	2000041e 	bne	r4,zero,8110cc98 <__hi0bits+0x60>
8110cc88:	00800804 	movi	r2,32
8110cc8c:	f800283a 	ret
8110cc90:	0005883a 	mov	r2,zero
8110cc94:	003fec06 	br	8110cc48 <__reset+0xfb0ecc48>
8110cc98:	10800044 	addi	r2,r2,1
8110cc9c:	f800283a 	ret

8110cca0 <__lo0bits>:
8110cca0:	20c00017 	ldw	r3,0(r4)
8110cca4:	188001cc 	andi	r2,r3,7
8110cca8:	10000826 	beq	r2,zero,8110cccc <__lo0bits+0x2c>
8110ccac:	1880004c 	andi	r2,r3,1
8110ccb0:	1000211e 	bne	r2,zero,8110cd38 <__lo0bits+0x98>
8110ccb4:	1880008c 	andi	r2,r3,2
8110ccb8:	1000211e 	bne	r2,zero,8110cd40 <__lo0bits+0xa0>
8110ccbc:	1806d0ba 	srli	r3,r3,2
8110ccc0:	00800084 	movi	r2,2
8110ccc4:	20c00015 	stw	r3,0(r4)
8110ccc8:	f800283a 	ret
8110cccc:	18bfffcc 	andi	r2,r3,65535
8110ccd0:	10001326 	beq	r2,zero,8110cd20 <__lo0bits+0x80>
8110ccd4:	0005883a 	mov	r2,zero
8110ccd8:	19403fcc 	andi	r5,r3,255
8110ccdc:	2800021e 	bne	r5,zero,8110cce8 <__lo0bits+0x48>
8110cce0:	1806d23a 	srli	r3,r3,8
8110cce4:	10800204 	addi	r2,r2,8
8110cce8:	194003cc 	andi	r5,r3,15
8110ccec:	2800021e 	bne	r5,zero,8110ccf8 <__lo0bits+0x58>
8110ccf0:	1806d13a 	srli	r3,r3,4
8110ccf4:	10800104 	addi	r2,r2,4
8110ccf8:	194000cc 	andi	r5,r3,3
8110ccfc:	2800021e 	bne	r5,zero,8110cd08 <__lo0bits+0x68>
8110cd00:	1806d0ba 	srli	r3,r3,2
8110cd04:	10800084 	addi	r2,r2,2
8110cd08:	1940004c 	andi	r5,r3,1
8110cd0c:	2800081e 	bne	r5,zero,8110cd30 <__lo0bits+0x90>
8110cd10:	1806d07a 	srli	r3,r3,1
8110cd14:	1800051e 	bne	r3,zero,8110cd2c <__lo0bits+0x8c>
8110cd18:	00800804 	movi	r2,32
8110cd1c:	f800283a 	ret
8110cd20:	1806d43a 	srli	r3,r3,16
8110cd24:	00800404 	movi	r2,16
8110cd28:	003feb06 	br	8110ccd8 <__reset+0xfb0eccd8>
8110cd2c:	10800044 	addi	r2,r2,1
8110cd30:	20c00015 	stw	r3,0(r4)
8110cd34:	f800283a 	ret
8110cd38:	0005883a 	mov	r2,zero
8110cd3c:	f800283a 	ret
8110cd40:	1806d07a 	srli	r3,r3,1
8110cd44:	00800044 	movi	r2,1
8110cd48:	20c00015 	stw	r3,0(r4)
8110cd4c:	f800283a 	ret

8110cd50 <__i2b>:
8110cd50:	defffd04 	addi	sp,sp,-12
8110cd54:	dc000015 	stw	r16,0(sp)
8110cd58:	04000044 	movi	r16,1
8110cd5c:	dc400115 	stw	r17,4(sp)
8110cd60:	2823883a 	mov	r17,r5
8110cd64:	800b883a 	mov	r5,r16
8110cd68:	dfc00215 	stw	ra,8(sp)
8110cd6c:	110c9440 	call	8110c944 <_Balloc>
8110cd70:	14400515 	stw	r17,20(r2)
8110cd74:	14000415 	stw	r16,16(r2)
8110cd78:	dfc00217 	ldw	ra,8(sp)
8110cd7c:	dc400117 	ldw	r17,4(sp)
8110cd80:	dc000017 	ldw	r16,0(sp)
8110cd84:	dec00304 	addi	sp,sp,12
8110cd88:	f800283a 	ret

8110cd8c <__multiply>:
8110cd8c:	defffa04 	addi	sp,sp,-24
8110cd90:	dcc00315 	stw	r19,12(sp)
8110cd94:	dc800215 	stw	r18,8(sp)
8110cd98:	34c00417 	ldw	r19,16(r6)
8110cd9c:	2c800417 	ldw	r18,16(r5)
8110cda0:	dd000415 	stw	r20,16(sp)
8110cda4:	dc400115 	stw	r17,4(sp)
8110cda8:	dfc00515 	stw	ra,20(sp)
8110cdac:	dc000015 	stw	r16,0(sp)
8110cdb0:	2829883a 	mov	r20,r5
8110cdb4:	3023883a 	mov	r17,r6
8110cdb8:	94c0050e 	bge	r18,r19,8110cdd0 <__multiply+0x44>
8110cdbc:	9007883a 	mov	r3,r18
8110cdc0:	3029883a 	mov	r20,r6
8110cdc4:	9825883a 	mov	r18,r19
8110cdc8:	2823883a 	mov	r17,r5
8110cdcc:	1827883a 	mov	r19,r3
8110cdd0:	a0800217 	ldw	r2,8(r20)
8110cdd4:	94e1883a 	add	r16,r18,r19
8110cdd8:	a1400117 	ldw	r5,4(r20)
8110cddc:	1400010e 	bge	r2,r16,8110cde4 <__multiply+0x58>
8110cde0:	29400044 	addi	r5,r5,1
8110cde4:	110c9440 	call	8110c944 <_Balloc>
8110cde8:	8415883a 	add	r10,r16,r16
8110cdec:	12c00504 	addi	r11,r2,20
8110cdf0:	5295883a 	add	r10,r10,r10
8110cdf4:	5a95883a 	add	r10,r11,r10
8110cdf8:	5807883a 	mov	r3,r11
8110cdfc:	5a80032e 	bgeu	r11,r10,8110ce0c <__multiply+0x80>
8110ce00:	18000015 	stw	zero,0(r3)
8110ce04:	18c00104 	addi	r3,r3,4
8110ce08:	1abffd36 	bltu	r3,r10,8110ce00 <__reset+0xfb0ece00>
8110ce0c:	9ce7883a 	add	r19,r19,r19
8110ce10:	94a5883a 	add	r18,r18,r18
8110ce14:	89800504 	addi	r6,r17,20
8110ce18:	9ce7883a 	add	r19,r19,r19
8110ce1c:	a3400504 	addi	r13,r20,20
8110ce20:	94a5883a 	add	r18,r18,r18
8110ce24:	34d9883a 	add	r12,r6,r19
8110ce28:	6c93883a 	add	r9,r13,r18
8110ce2c:	3300422e 	bgeu	r6,r12,8110cf38 <__multiply+0x1ac>
8110ce30:	37c00017 	ldw	ra,0(r6)
8110ce34:	fbffffcc 	andi	r15,ra,65535
8110ce38:	78001b26 	beq	r15,zero,8110cea8 <__multiply+0x11c>
8110ce3c:	5811883a 	mov	r8,r11
8110ce40:	681d883a 	mov	r14,r13
8110ce44:	000f883a 	mov	r7,zero
8110ce48:	71000017 	ldw	r4,0(r14)
8110ce4c:	40c00017 	ldw	r3,0(r8)
8110ce50:	73800104 	addi	r14,r14,4
8110ce54:	217fffcc 	andi	r5,r4,65535
8110ce58:	2bcb383a 	mul	r5,r5,r15
8110ce5c:	2008d43a 	srli	r4,r4,16
8110ce60:	1c7fffcc 	andi	r17,r3,65535
8110ce64:	2c4b883a 	add	r5,r5,r17
8110ce68:	29cb883a 	add	r5,r5,r7
8110ce6c:	23c9383a 	mul	r4,r4,r15
8110ce70:	1806d43a 	srli	r3,r3,16
8110ce74:	280ed43a 	srli	r7,r5,16
8110ce78:	297fffcc 	andi	r5,r5,65535
8110ce7c:	20c7883a 	add	r3,r4,r3
8110ce80:	19c7883a 	add	r3,r3,r7
8110ce84:	1808943a 	slli	r4,r3,16
8110ce88:	4023883a 	mov	r17,r8
8110ce8c:	180ed43a 	srli	r7,r3,16
8110ce90:	214ab03a 	or	r5,r4,r5
8110ce94:	41400015 	stw	r5,0(r8)
8110ce98:	42000104 	addi	r8,r8,4
8110ce9c:	727fea36 	bltu	r14,r9,8110ce48 <__reset+0xfb0ece48>
8110cea0:	89c00115 	stw	r7,4(r17)
8110cea4:	37c00017 	ldw	ra,0(r6)
8110cea8:	f83ed43a 	srli	ra,ra,16
8110ceac:	f8001f26 	beq	ra,zero,8110cf2c <__multiply+0x1a0>
8110ceb0:	58c00017 	ldw	r3,0(r11)
8110ceb4:	681d883a 	mov	r14,r13
8110ceb8:	581f883a 	mov	r15,r11
8110cebc:	1811883a 	mov	r8,r3
8110cec0:	5825883a 	mov	r18,r11
8110cec4:	000f883a 	mov	r7,zero
8110cec8:	00000106 	br	8110ced0 <__multiply+0x144>
8110cecc:	8825883a 	mov	r18,r17
8110ced0:	7140000b 	ldhu	r5,0(r14)
8110ced4:	4010d43a 	srli	r8,r8,16
8110ced8:	193fffcc 	andi	r4,r3,65535
8110cedc:	2fcb383a 	mul	r5,r5,ra
8110cee0:	7bc00104 	addi	r15,r15,4
8110cee4:	73800104 	addi	r14,r14,4
8110cee8:	2a0b883a 	add	r5,r5,r8
8110ceec:	29cb883a 	add	r5,r5,r7
8110cef0:	2806943a 	slli	r3,r5,16
8110cef4:	94400104 	addi	r17,r18,4
8110cef8:	280ad43a 	srli	r5,r5,16
8110cefc:	1908b03a 	or	r4,r3,r4
8110cf00:	793fff15 	stw	r4,-4(r15)
8110cf04:	70ffff17 	ldw	r3,-4(r14)
8110cf08:	8a000017 	ldw	r8,0(r17)
8110cf0c:	1806d43a 	srli	r3,r3,16
8110cf10:	413fffcc 	andi	r4,r8,65535
8110cf14:	1fc7383a 	mul	r3,r3,ra
8110cf18:	1907883a 	add	r3,r3,r4
8110cf1c:	1947883a 	add	r3,r3,r5
8110cf20:	180ed43a 	srli	r7,r3,16
8110cf24:	727fe936 	bltu	r14,r9,8110cecc <__reset+0xfb0ececc>
8110cf28:	90c00115 	stw	r3,4(r18)
8110cf2c:	31800104 	addi	r6,r6,4
8110cf30:	5ac00104 	addi	r11,r11,4
8110cf34:	333fbe36 	bltu	r6,r12,8110ce30 <__reset+0xfb0ece30>
8110cf38:	0400090e 	bge	zero,r16,8110cf60 <__multiply+0x1d4>
8110cf3c:	50ffff17 	ldw	r3,-4(r10)
8110cf40:	52bfff04 	addi	r10,r10,-4
8110cf44:	18000326 	beq	r3,zero,8110cf54 <__multiply+0x1c8>
8110cf48:	00000506 	br	8110cf60 <__multiply+0x1d4>
8110cf4c:	50c00017 	ldw	r3,0(r10)
8110cf50:	1800031e 	bne	r3,zero,8110cf60 <__multiply+0x1d4>
8110cf54:	843fffc4 	addi	r16,r16,-1
8110cf58:	52bfff04 	addi	r10,r10,-4
8110cf5c:	803ffb1e 	bne	r16,zero,8110cf4c <__reset+0xfb0ecf4c>
8110cf60:	14000415 	stw	r16,16(r2)
8110cf64:	dfc00517 	ldw	ra,20(sp)
8110cf68:	dd000417 	ldw	r20,16(sp)
8110cf6c:	dcc00317 	ldw	r19,12(sp)
8110cf70:	dc800217 	ldw	r18,8(sp)
8110cf74:	dc400117 	ldw	r17,4(sp)
8110cf78:	dc000017 	ldw	r16,0(sp)
8110cf7c:	dec00604 	addi	sp,sp,24
8110cf80:	f800283a 	ret

8110cf84 <__pow5mult>:
8110cf84:	defffa04 	addi	sp,sp,-24
8110cf88:	dcc00315 	stw	r19,12(sp)
8110cf8c:	dc000015 	stw	r16,0(sp)
8110cf90:	dfc00515 	stw	ra,20(sp)
8110cf94:	dd000415 	stw	r20,16(sp)
8110cf98:	dc800215 	stw	r18,8(sp)
8110cf9c:	dc400115 	stw	r17,4(sp)
8110cfa0:	308000cc 	andi	r2,r6,3
8110cfa4:	3021883a 	mov	r16,r6
8110cfa8:	2027883a 	mov	r19,r4
8110cfac:	10002f1e 	bne	r2,zero,8110d06c <__pow5mult+0xe8>
8110cfb0:	2825883a 	mov	r18,r5
8110cfb4:	8021d0ba 	srai	r16,r16,2
8110cfb8:	80001a26 	beq	r16,zero,8110d024 <__pow5mult+0xa0>
8110cfbc:	9c401217 	ldw	r17,72(r19)
8110cfc0:	8800061e 	bne	r17,zero,8110cfdc <__pow5mult+0x58>
8110cfc4:	00003406 	br	8110d098 <__pow5mult+0x114>
8110cfc8:	8021d07a 	srai	r16,r16,1
8110cfcc:	80001526 	beq	r16,zero,8110d024 <__pow5mult+0xa0>
8110cfd0:	88800017 	ldw	r2,0(r17)
8110cfd4:	10001c26 	beq	r2,zero,8110d048 <__pow5mult+0xc4>
8110cfd8:	1023883a 	mov	r17,r2
8110cfdc:	8080004c 	andi	r2,r16,1
8110cfe0:	103ff926 	beq	r2,zero,8110cfc8 <__reset+0xfb0ecfc8>
8110cfe4:	880d883a 	mov	r6,r17
8110cfe8:	900b883a 	mov	r5,r18
8110cfec:	9809883a 	mov	r4,r19
8110cff0:	110cd8c0 	call	8110cd8c <__multiply>
8110cff4:	90001b26 	beq	r18,zero,8110d064 <__pow5mult+0xe0>
8110cff8:	91000117 	ldw	r4,4(r18)
8110cffc:	98c01317 	ldw	r3,76(r19)
8110d000:	8021d07a 	srai	r16,r16,1
8110d004:	2109883a 	add	r4,r4,r4
8110d008:	2109883a 	add	r4,r4,r4
8110d00c:	1907883a 	add	r3,r3,r4
8110d010:	19000017 	ldw	r4,0(r3)
8110d014:	91000015 	stw	r4,0(r18)
8110d018:	1c800015 	stw	r18,0(r3)
8110d01c:	1025883a 	mov	r18,r2
8110d020:	803feb1e 	bne	r16,zero,8110cfd0 <__reset+0xfb0ecfd0>
8110d024:	9005883a 	mov	r2,r18
8110d028:	dfc00517 	ldw	ra,20(sp)
8110d02c:	dd000417 	ldw	r20,16(sp)
8110d030:	dcc00317 	ldw	r19,12(sp)
8110d034:	dc800217 	ldw	r18,8(sp)
8110d038:	dc400117 	ldw	r17,4(sp)
8110d03c:	dc000017 	ldw	r16,0(sp)
8110d040:	dec00604 	addi	sp,sp,24
8110d044:	f800283a 	ret
8110d048:	880d883a 	mov	r6,r17
8110d04c:	880b883a 	mov	r5,r17
8110d050:	9809883a 	mov	r4,r19
8110d054:	110cd8c0 	call	8110cd8c <__multiply>
8110d058:	88800015 	stw	r2,0(r17)
8110d05c:	10000015 	stw	zero,0(r2)
8110d060:	003fdd06 	br	8110cfd8 <__reset+0xfb0ecfd8>
8110d064:	1025883a 	mov	r18,r2
8110d068:	003fd706 	br	8110cfc8 <__reset+0xfb0ecfc8>
8110d06c:	10bfffc4 	addi	r2,r2,-1
8110d070:	1085883a 	add	r2,r2,r2
8110d074:	00e044b4 	movhi	r3,33042
8110d078:	18e51504 	addi	r3,r3,-27564
8110d07c:	1085883a 	add	r2,r2,r2
8110d080:	1885883a 	add	r2,r3,r2
8110d084:	11800017 	ldw	r6,0(r2)
8110d088:	000f883a 	mov	r7,zero
8110d08c:	110ca140 	call	8110ca14 <__multadd>
8110d090:	1025883a 	mov	r18,r2
8110d094:	003fc706 	br	8110cfb4 <__reset+0xfb0ecfb4>
8110d098:	05000044 	movi	r20,1
8110d09c:	a00b883a 	mov	r5,r20
8110d0a0:	9809883a 	mov	r4,r19
8110d0a4:	110c9440 	call	8110c944 <_Balloc>
8110d0a8:	1023883a 	mov	r17,r2
8110d0ac:	00809c44 	movi	r2,625
8110d0b0:	88800515 	stw	r2,20(r17)
8110d0b4:	8d000415 	stw	r20,16(r17)
8110d0b8:	9c401215 	stw	r17,72(r19)
8110d0bc:	88000015 	stw	zero,0(r17)
8110d0c0:	003fc606 	br	8110cfdc <__reset+0xfb0ecfdc>

8110d0c4 <__lshift>:
8110d0c4:	defff904 	addi	sp,sp,-28
8110d0c8:	dd400515 	stw	r21,20(sp)
8110d0cc:	dcc00315 	stw	r19,12(sp)
8110d0d0:	302bd17a 	srai	r21,r6,5
8110d0d4:	2cc00417 	ldw	r19,16(r5)
8110d0d8:	28800217 	ldw	r2,8(r5)
8110d0dc:	dd000415 	stw	r20,16(sp)
8110d0e0:	ace7883a 	add	r19,r21,r19
8110d0e4:	dc800215 	stw	r18,8(sp)
8110d0e8:	dc400115 	stw	r17,4(sp)
8110d0ec:	dc000015 	stw	r16,0(sp)
8110d0f0:	dfc00615 	stw	ra,24(sp)
8110d0f4:	9c000044 	addi	r16,r19,1
8110d0f8:	2823883a 	mov	r17,r5
8110d0fc:	3029883a 	mov	r20,r6
8110d100:	2025883a 	mov	r18,r4
8110d104:	29400117 	ldw	r5,4(r5)
8110d108:	1400030e 	bge	r2,r16,8110d118 <__lshift+0x54>
8110d10c:	1085883a 	add	r2,r2,r2
8110d110:	29400044 	addi	r5,r5,1
8110d114:	143ffd16 	blt	r2,r16,8110d10c <__reset+0xfb0ed10c>
8110d118:	9009883a 	mov	r4,r18
8110d11c:	110c9440 	call	8110c944 <_Balloc>
8110d120:	10c00504 	addi	r3,r2,20
8110d124:	0540070e 	bge	zero,r21,8110d144 <__lshift+0x80>
8110d128:	ad6b883a 	add	r21,r21,r21
8110d12c:	ad6b883a 	add	r21,r21,r21
8110d130:	1809883a 	mov	r4,r3
8110d134:	1d47883a 	add	r3,r3,r21
8110d138:	20000015 	stw	zero,0(r4)
8110d13c:	21000104 	addi	r4,r4,4
8110d140:	193ffd1e 	bne	r3,r4,8110d138 <__reset+0xfb0ed138>
8110d144:	8a000417 	ldw	r8,16(r17)
8110d148:	89000504 	addi	r4,r17,20
8110d14c:	a18007cc 	andi	r6,r20,31
8110d150:	4211883a 	add	r8,r8,r8
8110d154:	4211883a 	add	r8,r8,r8
8110d158:	2211883a 	add	r8,r4,r8
8110d15c:	30002326 	beq	r6,zero,8110d1ec <__lshift+0x128>
8110d160:	02400804 	movi	r9,32
8110d164:	4993c83a 	sub	r9,r9,r6
8110d168:	000b883a 	mov	r5,zero
8110d16c:	21c00017 	ldw	r7,0(r4)
8110d170:	1815883a 	mov	r10,r3
8110d174:	18c00104 	addi	r3,r3,4
8110d178:	398e983a 	sll	r7,r7,r6
8110d17c:	21000104 	addi	r4,r4,4
8110d180:	394ab03a 	or	r5,r7,r5
8110d184:	197fff15 	stw	r5,-4(r3)
8110d188:	217fff17 	ldw	r5,-4(r4)
8110d18c:	2a4ad83a 	srl	r5,r5,r9
8110d190:	223ff636 	bltu	r4,r8,8110d16c <__reset+0xfb0ed16c>
8110d194:	51400115 	stw	r5,4(r10)
8110d198:	28001a1e 	bne	r5,zero,8110d204 <__lshift+0x140>
8110d19c:	843fffc4 	addi	r16,r16,-1
8110d1a0:	14000415 	stw	r16,16(r2)
8110d1a4:	88000826 	beq	r17,zero,8110d1c8 <__lshift+0x104>
8110d1a8:	89000117 	ldw	r4,4(r17)
8110d1ac:	90c01317 	ldw	r3,76(r18)
8110d1b0:	2109883a 	add	r4,r4,r4
8110d1b4:	2109883a 	add	r4,r4,r4
8110d1b8:	1907883a 	add	r3,r3,r4
8110d1bc:	19000017 	ldw	r4,0(r3)
8110d1c0:	89000015 	stw	r4,0(r17)
8110d1c4:	1c400015 	stw	r17,0(r3)
8110d1c8:	dfc00617 	ldw	ra,24(sp)
8110d1cc:	dd400517 	ldw	r21,20(sp)
8110d1d0:	dd000417 	ldw	r20,16(sp)
8110d1d4:	dcc00317 	ldw	r19,12(sp)
8110d1d8:	dc800217 	ldw	r18,8(sp)
8110d1dc:	dc400117 	ldw	r17,4(sp)
8110d1e0:	dc000017 	ldw	r16,0(sp)
8110d1e4:	dec00704 	addi	sp,sp,28
8110d1e8:	f800283a 	ret
8110d1ec:	21400017 	ldw	r5,0(r4)
8110d1f0:	18c00104 	addi	r3,r3,4
8110d1f4:	21000104 	addi	r4,r4,4
8110d1f8:	197fff15 	stw	r5,-4(r3)
8110d1fc:	223ffb36 	bltu	r4,r8,8110d1ec <__reset+0xfb0ed1ec>
8110d200:	003fe606 	br	8110d19c <__reset+0xfb0ed19c>
8110d204:	9c000084 	addi	r16,r19,2
8110d208:	003fe406 	br	8110d19c <__reset+0xfb0ed19c>

8110d20c <__mcmp>:
8110d20c:	20800417 	ldw	r2,16(r4)
8110d210:	28c00417 	ldw	r3,16(r5)
8110d214:	10c5c83a 	sub	r2,r2,r3
8110d218:	1000111e 	bne	r2,zero,8110d260 <__mcmp+0x54>
8110d21c:	18c7883a 	add	r3,r3,r3
8110d220:	18c7883a 	add	r3,r3,r3
8110d224:	21000504 	addi	r4,r4,20
8110d228:	29400504 	addi	r5,r5,20
8110d22c:	20c5883a 	add	r2,r4,r3
8110d230:	28cb883a 	add	r5,r5,r3
8110d234:	00000106 	br	8110d23c <__mcmp+0x30>
8110d238:	20800a2e 	bgeu	r4,r2,8110d264 <__mcmp+0x58>
8110d23c:	10bfff04 	addi	r2,r2,-4
8110d240:	297fff04 	addi	r5,r5,-4
8110d244:	11800017 	ldw	r6,0(r2)
8110d248:	28c00017 	ldw	r3,0(r5)
8110d24c:	30fffa26 	beq	r6,r3,8110d238 <__reset+0xfb0ed238>
8110d250:	30c00236 	bltu	r6,r3,8110d25c <__mcmp+0x50>
8110d254:	00800044 	movi	r2,1
8110d258:	f800283a 	ret
8110d25c:	00bfffc4 	movi	r2,-1
8110d260:	f800283a 	ret
8110d264:	0005883a 	mov	r2,zero
8110d268:	f800283a 	ret

8110d26c <__mdiff>:
8110d26c:	28c00417 	ldw	r3,16(r5)
8110d270:	30800417 	ldw	r2,16(r6)
8110d274:	defffa04 	addi	sp,sp,-24
8110d278:	dcc00315 	stw	r19,12(sp)
8110d27c:	dc800215 	stw	r18,8(sp)
8110d280:	dfc00515 	stw	ra,20(sp)
8110d284:	dd000415 	stw	r20,16(sp)
8110d288:	dc400115 	stw	r17,4(sp)
8110d28c:	dc000015 	stw	r16,0(sp)
8110d290:	1887c83a 	sub	r3,r3,r2
8110d294:	2825883a 	mov	r18,r5
8110d298:	3027883a 	mov	r19,r6
8110d29c:	1800141e 	bne	r3,zero,8110d2f0 <__mdiff+0x84>
8110d2a0:	1085883a 	add	r2,r2,r2
8110d2a4:	1085883a 	add	r2,r2,r2
8110d2a8:	2a000504 	addi	r8,r5,20
8110d2ac:	34000504 	addi	r16,r6,20
8110d2b0:	4087883a 	add	r3,r8,r2
8110d2b4:	8085883a 	add	r2,r16,r2
8110d2b8:	00000106 	br	8110d2c0 <__mdiff+0x54>
8110d2bc:	40c0592e 	bgeu	r8,r3,8110d424 <__mdiff+0x1b8>
8110d2c0:	18ffff04 	addi	r3,r3,-4
8110d2c4:	10bfff04 	addi	r2,r2,-4
8110d2c8:	19c00017 	ldw	r7,0(r3)
8110d2cc:	11400017 	ldw	r5,0(r2)
8110d2d0:	397ffa26 	beq	r7,r5,8110d2bc <__reset+0xfb0ed2bc>
8110d2d4:	3940592e 	bgeu	r7,r5,8110d43c <__mdiff+0x1d0>
8110d2d8:	9005883a 	mov	r2,r18
8110d2dc:	4023883a 	mov	r17,r8
8110d2e0:	9825883a 	mov	r18,r19
8110d2e4:	05000044 	movi	r20,1
8110d2e8:	1027883a 	mov	r19,r2
8110d2ec:	00000406 	br	8110d300 <__mdiff+0x94>
8110d2f0:	18005616 	blt	r3,zero,8110d44c <__mdiff+0x1e0>
8110d2f4:	34400504 	addi	r17,r6,20
8110d2f8:	2c000504 	addi	r16,r5,20
8110d2fc:	0029883a 	mov	r20,zero
8110d300:	91400117 	ldw	r5,4(r18)
8110d304:	110c9440 	call	8110c944 <_Balloc>
8110d308:	92400417 	ldw	r9,16(r18)
8110d30c:	9b000417 	ldw	r12,16(r19)
8110d310:	12c00504 	addi	r11,r2,20
8110d314:	4a51883a 	add	r8,r9,r9
8110d318:	6319883a 	add	r12,r12,r12
8110d31c:	4211883a 	add	r8,r8,r8
8110d320:	6319883a 	add	r12,r12,r12
8110d324:	15000315 	stw	r20,12(r2)
8110d328:	8211883a 	add	r8,r16,r8
8110d32c:	8b19883a 	add	r12,r17,r12
8110d330:	0007883a 	mov	r3,zero
8110d334:	81400017 	ldw	r5,0(r16)
8110d338:	89c00017 	ldw	r7,0(r17)
8110d33c:	59800104 	addi	r6,r11,4
8110d340:	293fffcc 	andi	r4,r5,65535
8110d344:	20c7883a 	add	r3,r4,r3
8110d348:	393fffcc 	andi	r4,r7,65535
8110d34c:	1909c83a 	sub	r4,r3,r4
8110d350:	280ad43a 	srli	r5,r5,16
8110d354:	380ed43a 	srli	r7,r7,16
8110d358:	2007d43a 	srai	r3,r4,16
8110d35c:	213fffcc 	andi	r4,r4,65535
8110d360:	29cbc83a 	sub	r5,r5,r7
8110d364:	28c7883a 	add	r3,r5,r3
8110d368:	180a943a 	slli	r5,r3,16
8110d36c:	8c400104 	addi	r17,r17,4
8110d370:	84000104 	addi	r16,r16,4
8110d374:	2908b03a 	or	r4,r5,r4
8110d378:	59000015 	stw	r4,0(r11)
8110d37c:	1807d43a 	srai	r3,r3,16
8110d380:	3015883a 	mov	r10,r6
8110d384:	3017883a 	mov	r11,r6
8110d388:	8b3fea36 	bltu	r17,r12,8110d334 <__reset+0xfb0ed334>
8110d38c:	8200162e 	bgeu	r16,r8,8110d3e8 <__mdiff+0x17c>
8110d390:	8017883a 	mov	r11,r16
8110d394:	59400017 	ldw	r5,0(r11)
8110d398:	31800104 	addi	r6,r6,4
8110d39c:	5ac00104 	addi	r11,r11,4
8110d3a0:	293fffcc 	andi	r4,r5,65535
8110d3a4:	20c7883a 	add	r3,r4,r3
8110d3a8:	280ed43a 	srli	r7,r5,16
8110d3ac:	180bd43a 	srai	r5,r3,16
8110d3b0:	193fffcc 	andi	r4,r3,65535
8110d3b4:	3947883a 	add	r3,r7,r5
8110d3b8:	180a943a 	slli	r5,r3,16
8110d3bc:	1807d43a 	srai	r3,r3,16
8110d3c0:	2908b03a 	or	r4,r5,r4
8110d3c4:	313fff15 	stw	r4,-4(r6)
8110d3c8:	5a3ff236 	bltu	r11,r8,8110d394 <__reset+0xfb0ed394>
8110d3cc:	0406303a 	nor	r3,zero,r16
8110d3d0:	1a07883a 	add	r3,r3,r8
8110d3d4:	1806d0ba 	srli	r3,r3,2
8110d3d8:	18c00044 	addi	r3,r3,1
8110d3dc:	18c7883a 	add	r3,r3,r3
8110d3e0:	18c7883a 	add	r3,r3,r3
8110d3e4:	50d5883a 	add	r10,r10,r3
8110d3e8:	50ffff04 	addi	r3,r10,-4
8110d3ec:	2000041e 	bne	r4,zero,8110d400 <__mdiff+0x194>
8110d3f0:	18ffff04 	addi	r3,r3,-4
8110d3f4:	19000017 	ldw	r4,0(r3)
8110d3f8:	4a7fffc4 	addi	r9,r9,-1
8110d3fc:	203ffc26 	beq	r4,zero,8110d3f0 <__reset+0xfb0ed3f0>
8110d400:	12400415 	stw	r9,16(r2)
8110d404:	dfc00517 	ldw	ra,20(sp)
8110d408:	dd000417 	ldw	r20,16(sp)
8110d40c:	dcc00317 	ldw	r19,12(sp)
8110d410:	dc800217 	ldw	r18,8(sp)
8110d414:	dc400117 	ldw	r17,4(sp)
8110d418:	dc000017 	ldw	r16,0(sp)
8110d41c:	dec00604 	addi	sp,sp,24
8110d420:	f800283a 	ret
8110d424:	000b883a 	mov	r5,zero
8110d428:	110c9440 	call	8110c944 <_Balloc>
8110d42c:	00c00044 	movi	r3,1
8110d430:	10c00415 	stw	r3,16(r2)
8110d434:	10000515 	stw	zero,20(r2)
8110d438:	003ff206 	br	8110d404 <__reset+0xfb0ed404>
8110d43c:	8023883a 	mov	r17,r16
8110d440:	0029883a 	mov	r20,zero
8110d444:	4021883a 	mov	r16,r8
8110d448:	003fad06 	br	8110d300 <__reset+0xfb0ed300>
8110d44c:	9005883a 	mov	r2,r18
8110d450:	94400504 	addi	r17,r18,20
8110d454:	9c000504 	addi	r16,r19,20
8110d458:	9825883a 	mov	r18,r19
8110d45c:	05000044 	movi	r20,1
8110d460:	1027883a 	mov	r19,r2
8110d464:	003fa606 	br	8110d300 <__reset+0xfb0ed300>

8110d468 <__ulp>:
8110d468:	295ffc2c 	andhi	r5,r5,32752
8110d46c:	00bf3034 	movhi	r2,64704
8110d470:	2887883a 	add	r3,r5,r2
8110d474:	00c0020e 	bge	zero,r3,8110d480 <__ulp+0x18>
8110d478:	0005883a 	mov	r2,zero
8110d47c:	f800283a 	ret
8110d480:	00c7c83a 	sub	r3,zero,r3
8110d484:	1807d53a 	srai	r3,r3,20
8110d488:	008004c4 	movi	r2,19
8110d48c:	10c00b0e 	bge	r2,r3,8110d4bc <__ulp+0x54>
8110d490:	18bffb04 	addi	r2,r3,-20
8110d494:	01000784 	movi	r4,30
8110d498:	0007883a 	mov	r3,zero
8110d49c:	20800516 	blt	r4,r2,8110d4b4 <__ulp+0x4c>
8110d4a0:	010007c4 	movi	r4,31
8110d4a4:	2089c83a 	sub	r4,r4,r2
8110d4a8:	00800044 	movi	r2,1
8110d4ac:	1104983a 	sll	r2,r2,r4
8110d4b0:	f800283a 	ret
8110d4b4:	00800044 	movi	r2,1
8110d4b8:	f800283a 	ret
8110d4bc:	01400234 	movhi	r5,8
8110d4c0:	28c7d83a 	sra	r3,r5,r3
8110d4c4:	0005883a 	mov	r2,zero
8110d4c8:	f800283a 	ret

8110d4cc <__b2d>:
8110d4cc:	defffa04 	addi	sp,sp,-24
8110d4d0:	dc000015 	stw	r16,0(sp)
8110d4d4:	24000417 	ldw	r16,16(r4)
8110d4d8:	dc400115 	stw	r17,4(sp)
8110d4dc:	24400504 	addi	r17,r4,20
8110d4e0:	8421883a 	add	r16,r16,r16
8110d4e4:	8421883a 	add	r16,r16,r16
8110d4e8:	8c21883a 	add	r16,r17,r16
8110d4ec:	dc800215 	stw	r18,8(sp)
8110d4f0:	84bfff17 	ldw	r18,-4(r16)
8110d4f4:	dd000415 	stw	r20,16(sp)
8110d4f8:	dcc00315 	stw	r19,12(sp)
8110d4fc:	9009883a 	mov	r4,r18
8110d500:	2829883a 	mov	r20,r5
8110d504:	dfc00515 	stw	ra,20(sp)
8110d508:	110cc380 	call	8110cc38 <__hi0bits>
8110d50c:	00c00804 	movi	r3,32
8110d510:	1889c83a 	sub	r4,r3,r2
8110d514:	a1000015 	stw	r4,0(r20)
8110d518:	01000284 	movi	r4,10
8110d51c:	84ffff04 	addi	r19,r16,-4
8110d520:	20801216 	blt	r4,r2,8110d56c <__b2d+0xa0>
8110d524:	018002c4 	movi	r6,11
8110d528:	308dc83a 	sub	r6,r6,r2
8110d52c:	9186d83a 	srl	r3,r18,r6
8110d530:	18cffc34 	orhi	r3,r3,16368
8110d534:	8cc0212e 	bgeu	r17,r19,8110d5bc <__b2d+0xf0>
8110d538:	813ffe17 	ldw	r4,-8(r16)
8110d53c:	218cd83a 	srl	r6,r4,r6
8110d540:	10800544 	addi	r2,r2,21
8110d544:	9084983a 	sll	r2,r18,r2
8110d548:	1184b03a 	or	r2,r2,r6
8110d54c:	dfc00517 	ldw	ra,20(sp)
8110d550:	dd000417 	ldw	r20,16(sp)
8110d554:	dcc00317 	ldw	r19,12(sp)
8110d558:	dc800217 	ldw	r18,8(sp)
8110d55c:	dc400117 	ldw	r17,4(sp)
8110d560:	dc000017 	ldw	r16,0(sp)
8110d564:	dec00604 	addi	sp,sp,24
8110d568:	f800283a 	ret
8110d56c:	8cc00f2e 	bgeu	r17,r19,8110d5ac <__b2d+0xe0>
8110d570:	117ffd44 	addi	r5,r2,-11
8110d574:	80bffe17 	ldw	r2,-8(r16)
8110d578:	28000e26 	beq	r5,zero,8110d5b4 <__b2d+0xe8>
8110d57c:	1949c83a 	sub	r4,r3,r5
8110d580:	9164983a 	sll	r18,r18,r5
8110d584:	1106d83a 	srl	r3,r2,r4
8110d588:	81bffe04 	addi	r6,r16,-8
8110d58c:	948ffc34 	orhi	r18,r18,16368
8110d590:	90c6b03a 	or	r3,r18,r3
8110d594:	89800e2e 	bgeu	r17,r6,8110d5d0 <__b2d+0x104>
8110d598:	81bffd17 	ldw	r6,-12(r16)
8110d59c:	1144983a 	sll	r2,r2,r5
8110d5a0:	310ad83a 	srl	r5,r6,r4
8110d5a4:	2884b03a 	or	r2,r5,r2
8110d5a8:	003fe806 	br	8110d54c <__reset+0xfb0ed54c>
8110d5ac:	10bffd44 	addi	r2,r2,-11
8110d5b0:	1000041e 	bne	r2,zero,8110d5c4 <__b2d+0xf8>
8110d5b4:	90cffc34 	orhi	r3,r18,16368
8110d5b8:	003fe406 	br	8110d54c <__reset+0xfb0ed54c>
8110d5bc:	000d883a 	mov	r6,zero
8110d5c0:	003fdf06 	br	8110d540 <__reset+0xfb0ed540>
8110d5c4:	90a4983a 	sll	r18,r18,r2
8110d5c8:	0005883a 	mov	r2,zero
8110d5cc:	003ff906 	br	8110d5b4 <__reset+0xfb0ed5b4>
8110d5d0:	1144983a 	sll	r2,r2,r5
8110d5d4:	003fdd06 	br	8110d54c <__reset+0xfb0ed54c>

8110d5d8 <__d2b>:
8110d5d8:	defff804 	addi	sp,sp,-32
8110d5dc:	dc000215 	stw	r16,8(sp)
8110d5e0:	3021883a 	mov	r16,r6
8110d5e4:	dc400315 	stw	r17,12(sp)
8110d5e8:	8022907a 	slli	r17,r16,1
8110d5ec:	dd000615 	stw	r20,24(sp)
8110d5f0:	2829883a 	mov	r20,r5
8110d5f4:	01400044 	movi	r5,1
8110d5f8:	dcc00515 	stw	r19,20(sp)
8110d5fc:	dc800415 	stw	r18,16(sp)
8110d600:	dfc00715 	stw	ra,28(sp)
8110d604:	3825883a 	mov	r18,r7
8110d608:	8822d57a 	srli	r17,r17,21
8110d60c:	110c9440 	call	8110c944 <_Balloc>
8110d610:	1027883a 	mov	r19,r2
8110d614:	00800434 	movhi	r2,16
8110d618:	10bfffc4 	addi	r2,r2,-1
8110d61c:	808c703a 	and	r6,r16,r2
8110d620:	88000126 	beq	r17,zero,8110d628 <__d2b+0x50>
8110d624:	31800434 	orhi	r6,r6,16
8110d628:	d9800015 	stw	r6,0(sp)
8110d62c:	a0002426 	beq	r20,zero,8110d6c0 <__d2b+0xe8>
8110d630:	d9000104 	addi	r4,sp,4
8110d634:	dd000115 	stw	r20,4(sp)
8110d638:	110cca00 	call	8110cca0 <__lo0bits>
8110d63c:	d8c00017 	ldw	r3,0(sp)
8110d640:	10002f1e 	bne	r2,zero,8110d700 <__d2b+0x128>
8110d644:	d9000117 	ldw	r4,4(sp)
8110d648:	99000515 	stw	r4,20(r19)
8110d64c:	1821003a 	cmpeq	r16,r3,zero
8110d650:	01000084 	movi	r4,2
8110d654:	2421c83a 	sub	r16,r4,r16
8110d658:	98c00615 	stw	r3,24(r19)
8110d65c:	9c000415 	stw	r16,16(r19)
8110d660:	88001f1e 	bne	r17,zero,8110d6e0 <__d2b+0x108>
8110d664:	10bef384 	addi	r2,r2,-1074
8110d668:	90800015 	stw	r2,0(r18)
8110d66c:	00900034 	movhi	r2,16384
8110d670:	10bfffc4 	addi	r2,r2,-1
8110d674:	8085883a 	add	r2,r16,r2
8110d678:	1085883a 	add	r2,r2,r2
8110d67c:	1085883a 	add	r2,r2,r2
8110d680:	9885883a 	add	r2,r19,r2
8110d684:	11000517 	ldw	r4,20(r2)
8110d688:	8020917a 	slli	r16,r16,5
8110d68c:	110cc380 	call	8110cc38 <__hi0bits>
8110d690:	d8c00817 	ldw	r3,32(sp)
8110d694:	8085c83a 	sub	r2,r16,r2
8110d698:	18800015 	stw	r2,0(r3)
8110d69c:	9805883a 	mov	r2,r19
8110d6a0:	dfc00717 	ldw	ra,28(sp)
8110d6a4:	dd000617 	ldw	r20,24(sp)
8110d6a8:	dcc00517 	ldw	r19,20(sp)
8110d6ac:	dc800417 	ldw	r18,16(sp)
8110d6b0:	dc400317 	ldw	r17,12(sp)
8110d6b4:	dc000217 	ldw	r16,8(sp)
8110d6b8:	dec00804 	addi	sp,sp,32
8110d6bc:	f800283a 	ret
8110d6c0:	d809883a 	mov	r4,sp
8110d6c4:	110cca00 	call	8110cca0 <__lo0bits>
8110d6c8:	d8c00017 	ldw	r3,0(sp)
8110d6cc:	04000044 	movi	r16,1
8110d6d0:	9c000415 	stw	r16,16(r19)
8110d6d4:	98c00515 	stw	r3,20(r19)
8110d6d8:	10800804 	addi	r2,r2,32
8110d6dc:	883fe126 	beq	r17,zero,8110d664 <__reset+0xfb0ed664>
8110d6e0:	00c00d44 	movi	r3,53
8110d6e4:	8c7ef344 	addi	r17,r17,-1075
8110d6e8:	88a3883a 	add	r17,r17,r2
8110d6ec:	1885c83a 	sub	r2,r3,r2
8110d6f0:	d8c00817 	ldw	r3,32(sp)
8110d6f4:	94400015 	stw	r17,0(r18)
8110d6f8:	18800015 	stw	r2,0(r3)
8110d6fc:	003fe706 	br	8110d69c <__reset+0xfb0ed69c>
8110d700:	01000804 	movi	r4,32
8110d704:	2089c83a 	sub	r4,r4,r2
8110d708:	1908983a 	sll	r4,r3,r4
8110d70c:	d9400117 	ldw	r5,4(sp)
8110d710:	1886d83a 	srl	r3,r3,r2
8110d714:	2148b03a 	or	r4,r4,r5
8110d718:	99000515 	stw	r4,20(r19)
8110d71c:	d8c00015 	stw	r3,0(sp)
8110d720:	003fca06 	br	8110d64c <__reset+0xfb0ed64c>

8110d724 <__ratio>:
8110d724:	defff904 	addi	sp,sp,-28
8110d728:	dc400315 	stw	r17,12(sp)
8110d72c:	2823883a 	mov	r17,r5
8110d730:	d9400104 	addi	r5,sp,4
8110d734:	dfc00615 	stw	ra,24(sp)
8110d738:	dcc00515 	stw	r19,20(sp)
8110d73c:	dc800415 	stw	r18,16(sp)
8110d740:	2027883a 	mov	r19,r4
8110d744:	dc000215 	stw	r16,8(sp)
8110d748:	110d4cc0 	call	8110d4cc <__b2d>
8110d74c:	d80b883a 	mov	r5,sp
8110d750:	8809883a 	mov	r4,r17
8110d754:	1025883a 	mov	r18,r2
8110d758:	1821883a 	mov	r16,r3
8110d75c:	110d4cc0 	call	8110d4cc <__b2d>
8110d760:	8a000417 	ldw	r8,16(r17)
8110d764:	99000417 	ldw	r4,16(r19)
8110d768:	d9400117 	ldw	r5,4(sp)
8110d76c:	2209c83a 	sub	r4,r4,r8
8110d770:	2010917a 	slli	r8,r4,5
8110d774:	d9000017 	ldw	r4,0(sp)
8110d778:	2909c83a 	sub	r4,r5,r4
8110d77c:	4109883a 	add	r4,r8,r4
8110d780:	01000e0e 	bge	zero,r4,8110d7bc <__ratio+0x98>
8110d784:	2008953a 	slli	r4,r4,20
8110d788:	2421883a 	add	r16,r4,r16
8110d78c:	100d883a 	mov	r6,r2
8110d790:	180f883a 	mov	r7,r3
8110d794:	9009883a 	mov	r4,r18
8110d798:	800b883a 	mov	r5,r16
8110d79c:	11115c40 	call	811115c4 <__divdf3>
8110d7a0:	dfc00617 	ldw	ra,24(sp)
8110d7a4:	dcc00517 	ldw	r19,20(sp)
8110d7a8:	dc800417 	ldw	r18,16(sp)
8110d7ac:	dc400317 	ldw	r17,12(sp)
8110d7b0:	dc000217 	ldw	r16,8(sp)
8110d7b4:	dec00704 	addi	sp,sp,28
8110d7b8:	f800283a 	ret
8110d7bc:	2008953a 	slli	r4,r4,20
8110d7c0:	1907c83a 	sub	r3,r3,r4
8110d7c4:	003ff106 	br	8110d78c <__reset+0xfb0ed78c>

8110d7c8 <_mprec_log10>:
8110d7c8:	defffe04 	addi	sp,sp,-8
8110d7cc:	dc000015 	stw	r16,0(sp)
8110d7d0:	dfc00115 	stw	ra,4(sp)
8110d7d4:	008005c4 	movi	r2,23
8110d7d8:	2021883a 	mov	r16,r4
8110d7dc:	11000d0e 	bge	r2,r4,8110d814 <_mprec_log10+0x4c>
8110d7e0:	0005883a 	mov	r2,zero
8110d7e4:	00cffc34 	movhi	r3,16368
8110d7e8:	843fffc4 	addi	r16,r16,-1
8110d7ec:	000d883a 	mov	r6,zero
8110d7f0:	01d00934 	movhi	r7,16420
8110d7f4:	1009883a 	mov	r4,r2
8110d7f8:	180b883a 	mov	r5,r3
8110d7fc:	11060580 	call	81106058 <__muldf3>
8110d800:	803ff91e 	bne	r16,zero,8110d7e8 <__reset+0xfb0ed7e8>
8110d804:	dfc00117 	ldw	ra,4(sp)
8110d808:	dc000017 	ldw	r16,0(sp)
8110d80c:	dec00204 	addi	sp,sp,8
8110d810:	f800283a 	ret
8110d814:	202090fa 	slli	r16,r4,3
8110d818:	00a044b4 	movhi	r2,33042
8110d81c:	10a52c04 	addi	r2,r2,-27472
8110d820:	1421883a 	add	r16,r2,r16
8110d824:	80800017 	ldw	r2,0(r16)
8110d828:	80c00117 	ldw	r3,4(r16)
8110d82c:	dfc00117 	ldw	ra,4(sp)
8110d830:	dc000017 	ldw	r16,0(sp)
8110d834:	dec00204 	addi	sp,sp,8
8110d838:	f800283a 	ret

8110d83c <__copybits>:
8110d83c:	297fffc4 	addi	r5,r5,-1
8110d840:	280fd17a 	srai	r7,r5,5
8110d844:	30c00417 	ldw	r3,16(r6)
8110d848:	30800504 	addi	r2,r6,20
8110d84c:	39c00044 	addi	r7,r7,1
8110d850:	18c7883a 	add	r3,r3,r3
8110d854:	39cf883a 	add	r7,r7,r7
8110d858:	18c7883a 	add	r3,r3,r3
8110d85c:	39cf883a 	add	r7,r7,r7
8110d860:	10c7883a 	add	r3,r2,r3
8110d864:	21cf883a 	add	r7,r4,r7
8110d868:	10c00d2e 	bgeu	r2,r3,8110d8a0 <__copybits+0x64>
8110d86c:	200b883a 	mov	r5,r4
8110d870:	12000017 	ldw	r8,0(r2)
8110d874:	29400104 	addi	r5,r5,4
8110d878:	10800104 	addi	r2,r2,4
8110d87c:	2a3fff15 	stw	r8,-4(r5)
8110d880:	10fffb36 	bltu	r2,r3,8110d870 <__reset+0xfb0ed870>
8110d884:	1985c83a 	sub	r2,r3,r6
8110d888:	10bffac4 	addi	r2,r2,-21
8110d88c:	1004d0ba 	srli	r2,r2,2
8110d890:	10800044 	addi	r2,r2,1
8110d894:	1085883a 	add	r2,r2,r2
8110d898:	1085883a 	add	r2,r2,r2
8110d89c:	2089883a 	add	r4,r4,r2
8110d8a0:	21c0032e 	bgeu	r4,r7,8110d8b0 <__copybits+0x74>
8110d8a4:	20000015 	stw	zero,0(r4)
8110d8a8:	21000104 	addi	r4,r4,4
8110d8ac:	21fffd36 	bltu	r4,r7,8110d8a4 <__reset+0xfb0ed8a4>
8110d8b0:	f800283a 	ret

8110d8b4 <__any_on>:
8110d8b4:	20c00417 	ldw	r3,16(r4)
8110d8b8:	2805d17a 	srai	r2,r5,5
8110d8bc:	21000504 	addi	r4,r4,20
8110d8c0:	18800d0e 	bge	r3,r2,8110d8f8 <__any_on+0x44>
8110d8c4:	18c7883a 	add	r3,r3,r3
8110d8c8:	18c7883a 	add	r3,r3,r3
8110d8cc:	20c7883a 	add	r3,r4,r3
8110d8d0:	20c0192e 	bgeu	r4,r3,8110d938 <__any_on+0x84>
8110d8d4:	18bfff17 	ldw	r2,-4(r3)
8110d8d8:	18ffff04 	addi	r3,r3,-4
8110d8dc:	1000041e 	bne	r2,zero,8110d8f0 <__any_on+0x3c>
8110d8e0:	20c0142e 	bgeu	r4,r3,8110d934 <__any_on+0x80>
8110d8e4:	18ffff04 	addi	r3,r3,-4
8110d8e8:	19400017 	ldw	r5,0(r3)
8110d8ec:	283ffc26 	beq	r5,zero,8110d8e0 <__reset+0xfb0ed8e0>
8110d8f0:	00800044 	movi	r2,1
8110d8f4:	f800283a 	ret
8110d8f8:	10c00a0e 	bge	r2,r3,8110d924 <__any_on+0x70>
8110d8fc:	1085883a 	add	r2,r2,r2
8110d900:	1085883a 	add	r2,r2,r2
8110d904:	294007cc 	andi	r5,r5,31
8110d908:	2087883a 	add	r3,r4,r2
8110d90c:	283ff026 	beq	r5,zero,8110d8d0 <__reset+0xfb0ed8d0>
8110d910:	19800017 	ldw	r6,0(r3)
8110d914:	3144d83a 	srl	r2,r6,r5
8110d918:	114a983a 	sll	r5,r2,r5
8110d91c:	317ff41e 	bne	r6,r5,8110d8f0 <__reset+0xfb0ed8f0>
8110d920:	003feb06 	br	8110d8d0 <__reset+0xfb0ed8d0>
8110d924:	1085883a 	add	r2,r2,r2
8110d928:	1085883a 	add	r2,r2,r2
8110d92c:	2087883a 	add	r3,r4,r2
8110d930:	003fe706 	br	8110d8d0 <__reset+0xfb0ed8d0>
8110d934:	f800283a 	ret
8110d938:	0005883a 	mov	r2,zero
8110d93c:	f800283a 	ret

8110d940 <_putc_r>:
8110d940:	defffc04 	addi	sp,sp,-16
8110d944:	dc000215 	stw	r16,8(sp)
8110d948:	dfc00315 	stw	ra,12(sp)
8110d94c:	2021883a 	mov	r16,r4
8110d950:	20000226 	beq	r4,zero,8110d95c <_putc_r+0x1c>
8110d954:	20800e17 	ldw	r2,56(r4)
8110d958:	10001b26 	beq	r2,zero,8110d9c8 <_putc_r+0x88>
8110d95c:	30800217 	ldw	r2,8(r6)
8110d960:	10bfffc4 	addi	r2,r2,-1
8110d964:	30800215 	stw	r2,8(r6)
8110d968:	10000a16 	blt	r2,zero,8110d994 <_putc_r+0x54>
8110d96c:	30800017 	ldw	r2,0(r6)
8110d970:	11400005 	stb	r5,0(r2)
8110d974:	30800017 	ldw	r2,0(r6)
8110d978:	10c00044 	addi	r3,r2,1
8110d97c:	30c00015 	stw	r3,0(r6)
8110d980:	10800003 	ldbu	r2,0(r2)
8110d984:	dfc00317 	ldw	ra,12(sp)
8110d988:	dc000217 	ldw	r16,8(sp)
8110d98c:	dec00404 	addi	sp,sp,16
8110d990:	f800283a 	ret
8110d994:	30c00617 	ldw	r3,24(r6)
8110d998:	10c00616 	blt	r2,r3,8110d9b4 <_putc_r+0x74>
8110d99c:	30800017 	ldw	r2,0(r6)
8110d9a0:	00c00284 	movi	r3,10
8110d9a4:	11400005 	stb	r5,0(r2)
8110d9a8:	30800017 	ldw	r2,0(r6)
8110d9ac:	11400003 	ldbu	r5,0(r2)
8110d9b0:	28fff11e 	bne	r5,r3,8110d978 <__reset+0xfb0ed978>
8110d9b4:	8009883a 	mov	r4,r16
8110d9b8:	dfc00317 	ldw	ra,12(sp)
8110d9bc:	dc000217 	ldw	r16,8(sp)
8110d9c0:	dec00404 	addi	sp,sp,16
8110d9c4:	110f9341 	jmpi	8110f934 <__swbuf_r>
8110d9c8:	d9400015 	stw	r5,0(sp)
8110d9cc:	d9800115 	stw	r6,4(sp)
8110d9d0:	110b0700 	call	8110b070 <__sinit>
8110d9d4:	d9800117 	ldw	r6,4(sp)
8110d9d8:	d9400017 	ldw	r5,0(sp)
8110d9dc:	003fdf06 	br	8110d95c <__reset+0xfb0ed95c>

8110d9e0 <putc>:
8110d9e0:	00a044b4 	movhi	r2,33042
8110d9e4:	defffc04 	addi	sp,sp,-16
8110d9e8:	10acfa04 	addi	r2,r2,-19480
8110d9ec:	dc000115 	stw	r16,4(sp)
8110d9f0:	14000017 	ldw	r16,0(r2)
8110d9f4:	dc400215 	stw	r17,8(sp)
8110d9f8:	dfc00315 	stw	ra,12(sp)
8110d9fc:	2023883a 	mov	r17,r4
8110da00:	80000226 	beq	r16,zero,8110da0c <putc+0x2c>
8110da04:	80800e17 	ldw	r2,56(r16)
8110da08:	10001a26 	beq	r2,zero,8110da74 <putc+0x94>
8110da0c:	28800217 	ldw	r2,8(r5)
8110da10:	10bfffc4 	addi	r2,r2,-1
8110da14:	28800215 	stw	r2,8(r5)
8110da18:	10000b16 	blt	r2,zero,8110da48 <putc+0x68>
8110da1c:	28800017 	ldw	r2,0(r5)
8110da20:	14400005 	stb	r17,0(r2)
8110da24:	28800017 	ldw	r2,0(r5)
8110da28:	10c00044 	addi	r3,r2,1
8110da2c:	28c00015 	stw	r3,0(r5)
8110da30:	10800003 	ldbu	r2,0(r2)
8110da34:	dfc00317 	ldw	ra,12(sp)
8110da38:	dc400217 	ldw	r17,8(sp)
8110da3c:	dc000117 	ldw	r16,4(sp)
8110da40:	dec00404 	addi	sp,sp,16
8110da44:	f800283a 	ret
8110da48:	28c00617 	ldw	r3,24(r5)
8110da4c:	10c00e16 	blt	r2,r3,8110da88 <putc+0xa8>
8110da50:	28800017 	ldw	r2,0(r5)
8110da54:	01000284 	movi	r4,10
8110da58:	14400005 	stb	r17,0(r2)
8110da5c:	28800017 	ldw	r2,0(r5)
8110da60:	10c00003 	ldbu	r3,0(r2)
8110da64:	193ff01e 	bne	r3,r4,8110da28 <__reset+0xfb0eda28>
8110da68:	280d883a 	mov	r6,r5
8110da6c:	180b883a 	mov	r5,r3
8110da70:	00000706 	br	8110da90 <putc+0xb0>
8110da74:	8009883a 	mov	r4,r16
8110da78:	d9400015 	stw	r5,0(sp)
8110da7c:	110b0700 	call	8110b070 <__sinit>
8110da80:	d9400017 	ldw	r5,0(sp)
8110da84:	003fe106 	br	8110da0c <__reset+0xfb0eda0c>
8110da88:	280d883a 	mov	r6,r5
8110da8c:	880b883a 	mov	r5,r17
8110da90:	8009883a 	mov	r4,r16
8110da94:	dfc00317 	ldw	ra,12(sp)
8110da98:	dc400217 	ldw	r17,8(sp)
8110da9c:	dc000117 	ldw	r16,4(sp)
8110daa0:	dec00404 	addi	sp,sp,16
8110daa4:	110f9341 	jmpi	8110f934 <__swbuf_r>

8110daa8 <_realloc_r>:
8110daa8:	defff604 	addi	sp,sp,-40
8110daac:	dc800215 	stw	r18,8(sp)
8110dab0:	dfc00915 	stw	ra,36(sp)
8110dab4:	df000815 	stw	fp,32(sp)
8110dab8:	ddc00715 	stw	r23,28(sp)
8110dabc:	dd800615 	stw	r22,24(sp)
8110dac0:	dd400515 	stw	r21,20(sp)
8110dac4:	dd000415 	stw	r20,16(sp)
8110dac8:	dcc00315 	stw	r19,12(sp)
8110dacc:	dc400115 	stw	r17,4(sp)
8110dad0:	dc000015 	stw	r16,0(sp)
8110dad4:	3025883a 	mov	r18,r6
8110dad8:	2800b726 	beq	r5,zero,8110ddb8 <_realloc_r+0x310>
8110dadc:	282b883a 	mov	r21,r5
8110dae0:	2029883a 	mov	r20,r4
8110dae4:	11130b40 	call	811130b4 <__malloc_lock>
8110dae8:	a8bfff17 	ldw	r2,-4(r21)
8110daec:	043fff04 	movi	r16,-4
8110daf0:	90c002c4 	addi	r3,r18,11
8110daf4:	01000584 	movi	r4,22
8110daf8:	acfffe04 	addi	r19,r21,-8
8110dafc:	1420703a 	and	r16,r2,r16
8110db00:	20c0332e 	bgeu	r4,r3,8110dbd0 <_realloc_r+0x128>
8110db04:	047ffe04 	movi	r17,-8
8110db08:	1c62703a 	and	r17,r3,r17
8110db0c:	8807883a 	mov	r3,r17
8110db10:	88005816 	blt	r17,zero,8110dc74 <_realloc_r+0x1cc>
8110db14:	8c805736 	bltu	r17,r18,8110dc74 <_realloc_r+0x1cc>
8110db18:	80c0300e 	bge	r16,r3,8110dbdc <_realloc_r+0x134>
8110db1c:	072044b4 	movhi	fp,33042
8110db20:	e7272d04 	addi	fp,fp,-25420
8110db24:	e1c00217 	ldw	r7,8(fp)
8110db28:	9c09883a 	add	r4,r19,r16
8110db2c:	22000117 	ldw	r8,4(r4)
8110db30:	21c06326 	beq	r4,r7,8110dcc0 <_realloc_r+0x218>
8110db34:	017fff84 	movi	r5,-2
8110db38:	414a703a 	and	r5,r8,r5
8110db3c:	214b883a 	add	r5,r4,r5
8110db40:	29800117 	ldw	r6,4(r5)
8110db44:	3180004c 	andi	r6,r6,1
8110db48:	30003f26 	beq	r6,zero,8110dc48 <_realloc_r+0x1a0>
8110db4c:	1080004c 	andi	r2,r2,1
8110db50:	10008326 	beq	r2,zero,8110dd60 <_realloc_r+0x2b8>
8110db54:	900b883a 	mov	r5,r18
8110db58:	a009883a 	mov	r4,r20
8110db5c:	110bdd00 	call	8110bdd0 <_malloc_r>
8110db60:	1025883a 	mov	r18,r2
8110db64:	10011e26 	beq	r2,zero,8110dfe0 <_realloc_r+0x538>
8110db68:	a93fff17 	ldw	r4,-4(r21)
8110db6c:	10fffe04 	addi	r3,r2,-8
8110db70:	00bfff84 	movi	r2,-2
8110db74:	2084703a 	and	r2,r4,r2
8110db78:	9885883a 	add	r2,r19,r2
8110db7c:	1880ee26 	beq	r3,r2,8110df38 <_realloc_r+0x490>
8110db80:	81bfff04 	addi	r6,r16,-4
8110db84:	00800904 	movi	r2,36
8110db88:	1180b836 	bltu	r2,r6,8110de6c <_realloc_r+0x3c4>
8110db8c:	00c004c4 	movi	r3,19
8110db90:	19809636 	bltu	r3,r6,8110ddec <_realloc_r+0x344>
8110db94:	9005883a 	mov	r2,r18
8110db98:	a807883a 	mov	r3,r21
8110db9c:	19000017 	ldw	r4,0(r3)
8110dba0:	11000015 	stw	r4,0(r2)
8110dba4:	19000117 	ldw	r4,4(r3)
8110dba8:	11000115 	stw	r4,4(r2)
8110dbac:	18c00217 	ldw	r3,8(r3)
8110dbb0:	10c00215 	stw	r3,8(r2)
8110dbb4:	a80b883a 	mov	r5,r21
8110dbb8:	a009883a 	mov	r4,r20
8110dbbc:	110b1e40 	call	8110b1e4 <_free_r>
8110dbc0:	a009883a 	mov	r4,r20
8110dbc4:	11130d80 	call	811130d8 <__malloc_unlock>
8110dbc8:	9005883a 	mov	r2,r18
8110dbcc:	00001206 	br	8110dc18 <_realloc_r+0x170>
8110dbd0:	00c00404 	movi	r3,16
8110dbd4:	1823883a 	mov	r17,r3
8110dbd8:	003fce06 	br	8110db14 <__reset+0xfb0edb14>
8110dbdc:	a825883a 	mov	r18,r21
8110dbe0:	8445c83a 	sub	r2,r16,r17
8110dbe4:	00c003c4 	movi	r3,15
8110dbe8:	18802636 	bltu	r3,r2,8110dc84 <_realloc_r+0x1dc>
8110dbec:	99800117 	ldw	r6,4(r19)
8110dbf0:	9c07883a 	add	r3,r19,r16
8110dbf4:	3180004c 	andi	r6,r6,1
8110dbf8:	3420b03a 	or	r16,r6,r16
8110dbfc:	9c000115 	stw	r16,4(r19)
8110dc00:	18800117 	ldw	r2,4(r3)
8110dc04:	10800054 	ori	r2,r2,1
8110dc08:	18800115 	stw	r2,4(r3)
8110dc0c:	a009883a 	mov	r4,r20
8110dc10:	11130d80 	call	811130d8 <__malloc_unlock>
8110dc14:	9005883a 	mov	r2,r18
8110dc18:	dfc00917 	ldw	ra,36(sp)
8110dc1c:	df000817 	ldw	fp,32(sp)
8110dc20:	ddc00717 	ldw	r23,28(sp)
8110dc24:	dd800617 	ldw	r22,24(sp)
8110dc28:	dd400517 	ldw	r21,20(sp)
8110dc2c:	dd000417 	ldw	r20,16(sp)
8110dc30:	dcc00317 	ldw	r19,12(sp)
8110dc34:	dc800217 	ldw	r18,8(sp)
8110dc38:	dc400117 	ldw	r17,4(sp)
8110dc3c:	dc000017 	ldw	r16,0(sp)
8110dc40:	dec00a04 	addi	sp,sp,40
8110dc44:	f800283a 	ret
8110dc48:	017fff04 	movi	r5,-4
8110dc4c:	414a703a 	and	r5,r8,r5
8110dc50:	814d883a 	add	r6,r16,r5
8110dc54:	30c01f16 	blt	r6,r3,8110dcd4 <_realloc_r+0x22c>
8110dc58:	20800317 	ldw	r2,12(r4)
8110dc5c:	20c00217 	ldw	r3,8(r4)
8110dc60:	a825883a 	mov	r18,r21
8110dc64:	3021883a 	mov	r16,r6
8110dc68:	18800315 	stw	r2,12(r3)
8110dc6c:	10c00215 	stw	r3,8(r2)
8110dc70:	003fdb06 	br	8110dbe0 <__reset+0xfb0edbe0>
8110dc74:	00800304 	movi	r2,12
8110dc78:	a0800015 	stw	r2,0(r20)
8110dc7c:	0005883a 	mov	r2,zero
8110dc80:	003fe506 	br	8110dc18 <__reset+0xfb0edc18>
8110dc84:	98c00117 	ldw	r3,4(r19)
8110dc88:	9c4b883a 	add	r5,r19,r17
8110dc8c:	11000054 	ori	r4,r2,1
8110dc90:	18c0004c 	andi	r3,r3,1
8110dc94:	1c62b03a 	or	r17,r3,r17
8110dc98:	9c400115 	stw	r17,4(r19)
8110dc9c:	29000115 	stw	r4,4(r5)
8110dca0:	2885883a 	add	r2,r5,r2
8110dca4:	10c00117 	ldw	r3,4(r2)
8110dca8:	29400204 	addi	r5,r5,8
8110dcac:	a009883a 	mov	r4,r20
8110dcb0:	18c00054 	ori	r3,r3,1
8110dcb4:	10c00115 	stw	r3,4(r2)
8110dcb8:	110b1e40 	call	8110b1e4 <_free_r>
8110dcbc:	003fd306 	br	8110dc0c <__reset+0xfb0edc0c>
8110dcc0:	017fff04 	movi	r5,-4
8110dcc4:	414a703a 	and	r5,r8,r5
8110dcc8:	89800404 	addi	r6,r17,16
8110dccc:	8151883a 	add	r8,r16,r5
8110dcd0:	4180590e 	bge	r8,r6,8110de38 <_realloc_r+0x390>
8110dcd4:	1080004c 	andi	r2,r2,1
8110dcd8:	103f9e1e 	bne	r2,zero,8110db54 <__reset+0xfb0edb54>
8110dcdc:	adbffe17 	ldw	r22,-8(r21)
8110dce0:	00bfff04 	movi	r2,-4
8110dce4:	9dadc83a 	sub	r22,r19,r22
8110dce8:	b1800117 	ldw	r6,4(r22)
8110dcec:	3084703a 	and	r2,r6,r2
8110dcf0:	20002026 	beq	r4,zero,8110dd74 <_realloc_r+0x2cc>
8110dcf4:	80af883a 	add	r23,r16,r2
8110dcf8:	b96f883a 	add	r23,r23,r5
8110dcfc:	21c05f26 	beq	r4,r7,8110de7c <_realloc_r+0x3d4>
8110dd00:	b8c01c16 	blt	r23,r3,8110dd74 <_realloc_r+0x2cc>
8110dd04:	20800317 	ldw	r2,12(r4)
8110dd08:	20c00217 	ldw	r3,8(r4)
8110dd0c:	81bfff04 	addi	r6,r16,-4
8110dd10:	01000904 	movi	r4,36
8110dd14:	18800315 	stw	r2,12(r3)
8110dd18:	10c00215 	stw	r3,8(r2)
8110dd1c:	b0c00217 	ldw	r3,8(r22)
8110dd20:	b0800317 	ldw	r2,12(r22)
8110dd24:	b4800204 	addi	r18,r22,8
8110dd28:	18800315 	stw	r2,12(r3)
8110dd2c:	10c00215 	stw	r3,8(r2)
8110dd30:	21801b36 	bltu	r4,r6,8110dda0 <_realloc_r+0x2f8>
8110dd34:	008004c4 	movi	r2,19
8110dd38:	1180352e 	bgeu	r2,r6,8110de10 <_realloc_r+0x368>
8110dd3c:	a8800017 	ldw	r2,0(r21)
8110dd40:	b0800215 	stw	r2,8(r22)
8110dd44:	a8800117 	ldw	r2,4(r21)
8110dd48:	b0800315 	stw	r2,12(r22)
8110dd4c:	008006c4 	movi	r2,27
8110dd50:	11807f36 	bltu	r2,r6,8110df50 <_realloc_r+0x4a8>
8110dd54:	b0800404 	addi	r2,r22,16
8110dd58:	ad400204 	addi	r21,r21,8
8110dd5c:	00002d06 	br	8110de14 <_realloc_r+0x36c>
8110dd60:	adbffe17 	ldw	r22,-8(r21)
8110dd64:	00bfff04 	movi	r2,-4
8110dd68:	9dadc83a 	sub	r22,r19,r22
8110dd6c:	b1000117 	ldw	r4,4(r22)
8110dd70:	2084703a 	and	r2,r4,r2
8110dd74:	b03f7726 	beq	r22,zero,8110db54 <__reset+0xfb0edb54>
8110dd78:	80af883a 	add	r23,r16,r2
8110dd7c:	b8ff7516 	blt	r23,r3,8110db54 <__reset+0xfb0edb54>
8110dd80:	b0800317 	ldw	r2,12(r22)
8110dd84:	b0c00217 	ldw	r3,8(r22)
8110dd88:	81bfff04 	addi	r6,r16,-4
8110dd8c:	01000904 	movi	r4,36
8110dd90:	18800315 	stw	r2,12(r3)
8110dd94:	10c00215 	stw	r3,8(r2)
8110dd98:	b4800204 	addi	r18,r22,8
8110dd9c:	21bfe52e 	bgeu	r4,r6,8110dd34 <__reset+0xfb0edd34>
8110dda0:	a80b883a 	mov	r5,r21
8110dda4:	9009883a 	mov	r4,r18
8110dda8:	110c6c00 	call	8110c6c0 <memmove>
8110ddac:	b821883a 	mov	r16,r23
8110ddb0:	b027883a 	mov	r19,r22
8110ddb4:	003f8a06 	br	8110dbe0 <__reset+0xfb0edbe0>
8110ddb8:	300b883a 	mov	r5,r6
8110ddbc:	dfc00917 	ldw	ra,36(sp)
8110ddc0:	df000817 	ldw	fp,32(sp)
8110ddc4:	ddc00717 	ldw	r23,28(sp)
8110ddc8:	dd800617 	ldw	r22,24(sp)
8110ddcc:	dd400517 	ldw	r21,20(sp)
8110ddd0:	dd000417 	ldw	r20,16(sp)
8110ddd4:	dcc00317 	ldw	r19,12(sp)
8110ddd8:	dc800217 	ldw	r18,8(sp)
8110dddc:	dc400117 	ldw	r17,4(sp)
8110dde0:	dc000017 	ldw	r16,0(sp)
8110dde4:	dec00a04 	addi	sp,sp,40
8110dde8:	110bdd01 	jmpi	8110bdd0 <_malloc_r>
8110ddec:	a8c00017 	ldw	r3,0(r21)
8110ddf0:	90c00015 	stw	r3,0(r18)
8110ddf4:	a8c00117 	ldw	r3,4(r21)
8110ddf8:	90c00115 	stw	r3,4(r18)
8110ddfc:	00c006c4 	movi	r3,27
8110de00:	19804536 	bltu	r3,r6,8110df18 <_realloc_r+0x470>
8110de04:	90800204 	addi	r2,r18,8
8110de08:	a8c00204 	addi	r3,r21,8
8110de0c:	003f6306 	br	8110db9c <__reset+0xfb0edb9c>
8110de10:	9005883a 	mov	r2,r18
8110de14:	a8c00017 	ldw	r3,0(r21)
8110de18:	b821883a 	mov	r16,r23
8110de1c:	b027883a 	mov	r19,r22
8110de20:	10c00015 	stw	r3,0(r2)
8110de24:	a8c00117 	ldw	r3,4(r21)
8110de28:	10c00115 	stw	r3,4(r2)
8110de2c:	a8c00217 	ldw	r3,8(r21)
8110de30:	10c00215 	stw	r3,8(r2)
8110de34:	003f6a06 	br	8110dbe0 <__reset+0xfb0edbe0>
8110de38:	9c67883a 	add	r19,r19,r17
8110de3c:	4445c83a 	sub	r2,r8,r17
8110de40:	e4c00215 	stw	r19,8(fp)
8110de44:	10800054 	ori	r2,r2,1
8110de48:	98800115 	stw	r2,4(r19)
8110de4c:	a8bfff17 	ldw	r2,-4(r21)
8110de50:	a009883a 	mov	r4,r20
8110de54:	1080004c 	andi	r2,r2,1
8110de58:	1462b03a 	or	r17,r2,r17
8110de5c:	ac7fff15 	stw	r17,-4(r21)
8110de60:	11130d80 	call	811130d8 <__malloc_unlock>
8110de64:	a805883a 	mov	r2,r21
8110de68:	003f6b06 	br	8110dc18 <__reset+0xfb0edc18>
8110de6c:	a80b883a 	mov	r5,r21
8110de70:	9009883a 	mov	r4,r18
8110de74:	110c6c00 	call	8110c6c0 <memmove>
8110de78:	003f4e06 	br	8110dbb4 <__reset+0xfb0edbb4>
8110de7c:	89000404 	addi	r4,r17,16
8110de80:	b93fbc16 	blt	r23,r4,8110dd74 <__reset+0xfb0edd74>
8110de84:	b0800317 	ldw	r2,12(r22)
8110de88:	b0c00217 	ldw	r3,8(r22)
8110de8c:	81bfff04 	addi	r6,r16,-4
8110de90:	01000904 	movi	r4,36
8110de94:	18800315 	stw	r2,12(r3)
8110de98:	10c00215 	stw	r3,8(r2)
8110de9c:	b4800204 	addi	r18,r22,8
8110dea0:	21804336 	bltu	r4,r6,8110dfb0 <_realloc_r+0x508>
8110dea4:	008004c4 	movi	r2,19
8110dea8:	11803f2e 	bgeu	r2,r6,8110dfa8 <_realloc_r+0x500>
8110deac:	a8800017 	ldw	r2,0(r21)
8110deb0:	b0800215 	stw	r2,8(r22)
8110deb4:	a8800117 	ldw	r2,4(r21)
8110deb8:	b0800315 	stw	r2,12(r22)
8110debc:	008006c4 	movi	r2,27
8110dec0:	11803f36 	bltu	r2,r6,8110dfc0 <_realloc_r+0x518>
8110dec4:	b0800404 	addi	r2,r22,16
8110dec8:	ad400204 	addi	r21,r21,8
8110decc:	a8c00017 	ldw	r3,0(r21)
8110ded0:	10c00015 	stw	r3,0(r2)
8110ded4:	a8c00117 	ldw	r3,4(r21)
8110ded8:	10c00115 	stw	r3,4(r2)
8110dedc:	a8c00217 	ldw	r3,8(r21)
8110dee0:	10c00215 	stw	r3,8(r2)
8110dee4:	b447883a 	add	r3,r22,r17
8110dee8:	bc45c83a 	sub	r2,r23,r17
8110deec:	e0c00215 	stw	r3,8(fp)
8110def0:	10800054 	ori	r2,r2,1
8110def4:	18800115 	stw	r2,4(r3)
8110def8:	b0800117 	ldw	r2,4(r22)
8110defc:	a009883a 	mov	r4,r20
8110df00:	1080004c 	andi	r2,r2,1
8110df04:	1462b03a 	or	r17,r2,r17
8110df08:	b4400115 	stw	r17,4(r22)
8110df0c:	11130d80 	call	811130d8 <__malloc_unlock>
8110df10:	9005883a 	mov	r2,r18
8110df14:	003f4006 	br	8110dc18 <__reset+0xfb0edc18>
8110df18:	a8c00217 	ldw	r3,8(r21)
8110df1c:	90c00215 	stw	r3,8(r18)
8110df20:	a8c00317 	ldw	r3,12(r21)
8110df24:	90c00315 	stw	r3,12(r18)
8110df28:	30801126 	beq	r6,r2,8110df70 <_realloc_r+0x4c8>
8110df2c:	90800404 	addi	r2,r18,16
8110df30:	a8c00404 	addi	r3,r21,16
8110df34:	003f1906 	br	8110db9c <__reset+0xfb0edb9c>
8110df38:	90ffff17 	ldw	r3,-4(r18)
8110df3c:	00bfff04 	movi	r2,-4
8110df40:	a825883a 	mov	r18,r21
8110df44:	1884703a 	and	r2,r3,r2
8110df48:	80a1883a 	add	r16,r16,r2
8110df4c:	003f2406 	br	8110dbe0 <__reset+0xfb0edbe0>
8110df50:	a8800217 	ldw	r2,8(r21)
8110df54:	b0800415 	stw	r2,16(r22)
8110df58:	a8800317 	ldw	r2,12(r21)
8110df5c:	b0800515 	stw	r2,20(r22)
8110df60:	31000a26 	beq	r6,r4,8110df8c <_realloc_r+0x4e4>
8110df64:	b0800604 	addi	r2,r22,24
8110df68:	ad400404 	addi	r21,r21,16
8110df6c:	003fa906 	br	8110de14 <__reset+0xfb0ede14>
8110df70:	a9000417 	ldw	r4,16(r21)
8110df74:	90800604 	addi	r2,r18,24
8110df78:	a8c00604 	addi	r3,r21,24
8110df7c:	91000415 	stw	r4,16(r18)
8110df80:	a9000517 	ldw	r4,20(r21)
8110df84:	91000515 	stw	r4,20(r18)
8110df88:	003f0406 	br	8110db9c <__reset+0xfb0edb9c>
8110df8c:	a8c00417 	ldw	r3,16(r21)
8110df90:	ad400604 	addi	r21,r21,24
8110df94:	b0800804 	addi	r2,r22,32
8110df98:	b0c00615 	stw	r3,24(r22)
8110df9c:	a8ffff17 	ldw	r3,-4(r21)
8110dfa0:	b0c00715 	stw	r3,28(r22)
8110dfa4:	003f9b06 	br	8110de14 <__reset+0xfb0ede14>
8110dfa8:	9005883a 	mov	r2,r18
8110dfac:	003fc706 	br	8110decc <__reset+0xfb0edecc>
8110dfb0:	a80b883a 	mov	r5,r21
8110dfb4:	9009883a 	mov	r4,r18
8110dfb8:	110c6c00 	call	8110c6c0 <memmove>
8110dfbc:	003fc906 	br	8110dee4 <__reset+0xfb0edee4>
8110dfc0:	a8800217 	ldw	r2,8(r21)
8110dfc4:	b0800415 	stw	r2,16(r22)
8110dfc8:	a8800317 	ldw	r2,12(r21)
8110dfcc:	b0800515 	stw	r2,20(r22)
8110dfd0:	31000726 	beq	r6,r4,8110dff0 <_realloc_r+0x548>
8110dfd4:	b0800604 	addi	r2,r22,24
8110dfd8:	ad400404 	addi	r21,r21,16
8110dfdc:	003fbb06 	br	8110decc <__reset+0xfb0edecc>
8110dfe0:	a009883a 	mov	r4,r20
8110dfe4:	11130d80 	call	811130d8 <__malloc_unlock>
8110dfe8:	0005883a 	mov	r2,zero
8110dfec:	003f0a06 	br	8110dc18 <__reset+0xfb0edc18>
8110dff0:	a8c00417 	ldw	r3,16(r21)
8110dff4:	ad400604 	addi	r21,r21,24
8110dff8:	b0800804 	addi	r2,r22,32
8110dffc:	b0c00615 	stw	r3,24(r22)
8110e000:	a8ffff17 	ldw	r3,-4(r21)
8110e004:	b0c00715 	stw	r3,28(r22)
8110e008:	003fb006 	br	8110decc <__reset+0xfb0edecc>

8110e00c <__fpclassifyd>:
8110e00c:	00a00034 	movhi	r2,32768
8110e010:	10bfffc4 	addi	r2,r2,-1
8110e014:	2884703a 	and	r2,r5,r2
8110e018:	10000726 	beq	r2,zero,8110e038 <__fpclassifyd+0x2c>
8110e01c:	00fffc34 	movhi	r3,65520
8110e020:	019ff834 	movhi	r6,32736
8110e024:	28c7883a 	add	r3,r5,r3
8110e028:	31bfffc4 	addi	r6,r6,-1
8110e02c:	30c00536 	bltu	r6,r3,8110e044 <__fpclassifyd+0x38>
8110e030:	00800104 	movi	r2,4
8110e034:	f800283a 	ret
8110e038:	2000021e 	bne	r4,zero,8110e044 <__fpclassifyd+0x38>
8110e03c:	00800084 	movi	r2,2
8110e040:	f800283a 	ret
8110e044:	00dffc34 	movhi	r3,32752
8110e048:	019ff834 	movhi	r6,32736
8110e04c:	28cb883a 	add	r5,r5,r3
8110e050:	31bfffc4 	addi	r6,r6,-1
8110e054:	317ff62e 	bgeu	r6,r5,8110e030 <__reset+0xfb0ee030>
8110e058:	01400434 	movhi	r5,16
8110e05c:	297fffc4 	addi	r5,r5,-1
8110e060:	28800236 	bltu	r5,r2,8110e06c <__fpclassifyd+0x60>
8110e064:	008000c4 	movi	r2,3
8110e068:	f800283a 	ret
8110e06c:	10c00226 	beq	r2,r3,8110e078 <__fpclassifyd+0x6c>
8110e070:	0005883a 	mov	r2,zero
8110e074:	f800283a 	ret
8110e078:	2005003a 	cmpeq	r2,r4,zero
8110e07c:	f800283a 	ret

8110e080 <_sbrk_r>:
8110e080:	defffd04 	addi	sp,sp,-12
8110e084:	dc000015 	stw	r16,0(sp)
8110e088:	042044b4 	movhi	r16,33042
8110e08c:	dc400115 	stw	r17,4(sp)
8110e090:	842d1804 	addi	r16,r16,-19360
8110e094:	2023883a 	mov	r17,r4
8110e098:	2809883a 	mov	r4,r5
8110e09c:	dfc00215 	stw	ra,8(sp)
8110e0a0:	80000015 	stw	zero,0(r16)
8110e0a4:	11132980 	call	81113298 <sbrk>
8110e0a8:	00ffffc4 	movi	r3,-1
8110e0ac:	10c00526 	beq	r2,r3,8110e0c4 <_sbrk_r+0x44>
8110e0b0:	dfc00217 	ldw	ra,8(sp)
8110e0b4:	dc400117 	ldw	r17,4(sp)
8110e0b8:	dc000017 	ldw	r16,0(sp)
8110e0bc:	dec00304 	addi	sp,sp,12
8110e0c0:	f800283a 	ret
8110e0c4:	80c00017 	ldw	r3,0(r16)
8110e0c8:	183ff926 	beq	r3,zero,8110e0b0 <__reset+0xfb0ee0b0>
8110e0cc:	88c00015 	stw	r3,0(r17)
8110e0d0:	003ff706 	br	8110e0b0 <__reset+0xfb0ee0b0>

8110e0d4 <__sread>:
8110e0d4:	defffe04 	addi	sp,sp,-8
8110e0d8:	dc000015 	stw	r16,0(sp)
8110e0dc:	2821883a 	mov	r16,r5
8110e0e0:	2940038f 	ldh	r5,14(r5)
8110e0e4:	dfc00115 	stw	ra,4(sp)
8110e0e8:	11100200 	call	81110020 <_read_r>
8110e0ec:	10000716 	blt	r2,zero,8110e10c <__sread+0x38>
8110e0f0:	80c01417 	ldw	r3,80(r16)
8110e0f4:	1887883a 	add	r3,r3,r2
8110e0f8:	80c01415 	stw	r3,80(r16)
8110e0fc:	dfc00117 	ldw	ra,4(sp)
8110e100:	dc000017 	ldw	r16,0(sp)
8110e104:	dec00204 	addi	sp,sp,8
8110e108:	f800283a 	ret
8110e10c:	80c0030b 	ldhu	r3,12(r16)
8110e110:	18fbffcc 	andi	r3,r3,61439
8110e114:	80c0030d 	sth	r3,12(r16)
8110e118:	dfc00117 	ldw	ra,4(sp)
8110e11c:	dc000017 	ldw	r16,0(sp)
8110e120:	dec00204 	addi	sp,sp,8
8110e124:	f800283a 	ret

8110e128 <__seofread>:
8110e128:	0005883a 	mov	r2,zero
8110e12c:	f800283a 	ret

8110e130 <__swrite>:
8110e130:	2880030b 	ldhu	r2,12(r5)
8110e134:	defffb04 	addi	sp,sp,-20
8110e138:	dcc00315 	stw	r19,12(sp)
8110e13c:	dc800215 	stw	r18,8(sp)
8110e140:	dc400115 	stw	r17,4(sp)
8110e144:	dc000015 	stw	r16,0(sp)
8110e148:	dfc00415 	stw	ra,16(sp)
8110e14c:	10c0400c 	andi	r3,r2,256
8110e150:	2821883a 	mov	r16,r5
8110e154:	2023883a 	mov	r17,r4
8110e158:	3025883a 	mov	r18,r6
8110e15c:	3827883a 	mov	r19,r7
8110e160:	18000526 	beq	r3,zero,8110e178 <__swrite+0x48>
8110e164:	2940038f 	ldh	r5,14(r5)
8110e168:	01c00084 	movi	r7,2
8110e16c:	000d883a 	mov	r6,zero
8110e170:	110ffc00 	call	8110ffc0 <_lseek_r>
8110e174:	8080030b 	ldhu	r2,12(r16)
8110e178:	8140038f 	ldh	r5,14(r16)
8110e17c:	10bbffcc 	andi	r2,r2,61439
8110e180:	980f883a 	mov	r7,r19
8110e184:	900d883a 	mov	r6,r18
8110e188:	8809883a 	mov	r4,r17
8110e18c:	8080030d 	sth	r2,12(r16)
8110e190:	dfc00417 	ldw	ra,16(sp)
8110e194:	dcc00317 	ldw	r19,12(sp)
8110e198:	dc800217 	ldw	r18,8(sp)
8110e19c:	dc400117 	ldw	r17,4(sp)
8110e1a0:	dc000017 	ldw	r16,0(sp)
8110e1a4:	dec00504 	addi	sp,sp,20
8110e1a8:	110fa8c1 	jmpi	8110fa8c <_write_r>

8110e1ac <__sseek>:
8110e1ac:	defffe04 	addi	sp,sp,-8
8110e1b0:	dc000015 	stw	r16,0(sp)
8110e1b4:	2821883a 	mov	r16,r5
8110e1b8:	2940038f 	ldh	r5,14(r5)
8110e1bc:	dfc00115 	stw	ra,4(sp)
8110e1c0:	110ffc00 	call	8110ffc0 <_lseek_r>
8110e1c4:	00ffffc4 	movi	r3,-1
8110e1c8:	10c00826 	beq	r2,r3,8110e1ec <__sseek+0x40>
8110e1cc:	80c0030b 	ldhu	r3,12(r16)
8110e1d0:	80801415 	stw	r2,80(r16)
8110e1d4:	18c40014 	ori	r3,r3,4096
8110e1d8:	80c0030d 	sth	r3,12(r16)
8110e1dc:	dfc00117 	ldw	ra,4(sp)
8110e1e0:	dc000017 	ldw	r16,0(sp)
8110e1e4:	dec00204 	addi	sp,sp,8
8110e1e8:	f800283a 	ret
8110e1ec:	80c0030b 	ldhu	r3,12(r16)
8110e1f0:	18fbffcc 	andi	r3,r3,61439
8110e1f4:	80c0030d 	sth	r3,12(r16)
8110e1f8:	dfc00117 	ldw	ra,4(sp)
8110e1fc:	dc000017 	ldw	r16,0(sp)
8110e200:	dec00204 	addi	sp,sp,8
8110e204:	f800283a 	ret

8110e208 <__sclose>:
8110e208:	2940038f 	ldh	r5,14(r5)
8110e20c:	110faec1 	jmpi	8110faec <_close_r>

8110e210 <strcmp>:
8110e210:	2144b03a 	or	r2,r4,r5
8110e214:	108000cc 	andi	r2,r2,3
8110e218:	1000171e 	bne	r2,zero,8110e278 <strcmp+0x68>
8110e21c:	20800017 	ldw	r2,0(r4)
8110e220:	28c00017 	ldw	r3,0(r5)
8110e224:	10c0141e 	bne	r2,r3,8110e278 <strcmp+0x68>
8110e228:	027fbff4 	movhi	r9,65279
8110e22c:	4a7fbfc4 	addi	r9,r9,-257
8110e230:	0086303a 	nor	r3,zero,r2
8110e234:	02202074 	movhi	r8,32897
8110e238:	1245883a 	add	r2,r2,r9
8110e23c:	42202004 	addi	r8,r8,-32640
8110e240:	10c4703a 	and	r2,r2,r3
8110e244:	1204703a 	and	r2,r2,r8
8110e248:	10000226 	beq	r2,zero,8110e254 <strcmp+0x44>
8110e24c:	00002306 	br	8110e2dc <strcmp+0xcc>
8110e250:	1000221e 	bne	r2,zero,8110e2dc <strcmp+0xcc>
8110e254:	21000104 	addi	r4,r4,4
8110e258:	20c00017 	ldw	r3,0(r4)
8110e25c:	29400104 	addi	r5,r5,4
8110e260:	29800017 	ldw	r6,0(r5)
8110e264:	1a4f883a 	add	r7,r3,r9
8110e268:	00c4303a 	nor	r2,zero,r3
8110e26c:	3884703a 	and	r2,r7,r2
8110e270:	1204703a 	and	r2,r2,r8
8110e274:	19bff626 	beq	r3,r6,8110e250 <__reset+0xfb0ee250>
8110e278:	20800003 	ldbu	r2,0(r4)
8110e27c:	10c03fcc 	andi	r3,r2,255
8110e280:	18c0201c 	xori	r3,r3,128
8110e284:	18ffe004 	addi	r3,r3,-128
8110e288:	18000c26 	beq	r3,zero,8110e2bc <strcmp+0xac>
8110e28c:	29800007 	ldb	r6,0(r5)
8110e290:	19800326 	beq	r3,r6,8110e2a0 <strcmp+0x90>
8110e294:	00001306 	br	8110e2e4 <strcmp+0xd4>
8110e298:	29800007 	ldb	r6,0(r5)
8110e29c:	11800b1e 	bne	r2,r6,8110e2cc <strcmp+0xbc>
8110e2a0:	21000044 	addi	r4,r4,1
8110e2a4:	20c00003 	ldbu	r3,0(r4)
8110e2a8:	29400044 	addi	r5,r5,1
8110e2ac:	18803fcc 	andi	r2,r3,255
8110e2b0:	1080201c 	xori	r2,r2,128
8110e2b4:	10bfe004 	addi	r2,r2,-128
8110e2b8:	103ff71e 	bne	r2,zero,8110e298 <__reset+0xfb0ee298>
8110e2bc:	0007883a 	mov	r3,zero
8110e2c0:	28800003 	ldbu	r2,0(r5)
8110e2c4:	1885c83a 	sub	r2,r3,r2
8110e2c8:	f800283a 	ret
8110e2cc:	28800003 	ldbu	r2,0(r5)
8110e2d0:	18c03fcc 	andi	r3,r3,255
8110e2d4:	1885c83a 	sub	r2,r3,r2
8110e2d8:	f800283a 	ret
8110e2dc:	0005883a 	mov	r2,zero
8110e2e0:	f800283a 	ret
8110e2e4:	10c03fcc 	andi	r3,r2,255
8110e2e8:	003ff506 	br	8110e2c0 <__reset+0xfb0ee2c0>

8110e2ec <__sprint_r.part.0>:
8110e2ec:	28801917 	ldw	r2,100(r5)
8110e2f0:	defff604 	addi	sp,sp,-40
8110e2f4:	dd400515 	stw	r21,20(sp)
8110e2f8:	dfc00915 	stw	ra,36(sp)
8110e2fc:	df000815 	stw	fp,32(sp)
8110e300:	ddc00715 	stw	r23,28(sp)
8110e304:	dd800615 	stw	r22,24(sp)
8110e308:	dd000415 	stw	r20,16(sp)
8110e30c:	dcc00315 	stw	r19,12(sp)
8110e310:	dc800215 	stw	r18,8(sp)
8110e314:	dc400115 	stw	r17,4(sp)
8110e318:	dc000015 	stw	r16,0(sp)
8110e31c:	1088000c 	andi	r2,r2,8192
8110e320:	302b883a 	mov	r21,r6
8110e324:	10002e26 	beq	r2,zero,8110e3e0 <__sprint_r.part.0+0xf4>
8110e328:	30800217 	ldw	r2,8(r6)
8110e32c:	35800017 	ldw	r22,0(r6)
8110e330:	10002926 	beq	r2,zero,8110e3d8 <__sprint_r.part.0+0xec>
8110e334:	2827883a 	mov	r19,r5
8110e338:	2029883a 	mov	r20,r4
8110e33c:	b5c00104 	addi	r23,r22,4
8110e340:	04bfffc4 	movi	r18,-1
8110e344:	bc400017 	ldw	r17,0(r23)
8110e348:	b4000017 	ldw	r16,0(r22)
8110e34c:	0039883a 	mov	fp,zero
8110e350:	8822d0ba 	srli	r17,r17,2
8110e354:	8800031e 	bne	r17,zero,8110e364 <__sprint_r.part.0+0x78>
8110e358:	00001806 	br	8110e3bc <__sprint_r.part.0+0xd0>
8110e35c:	84000104 	addi	r16,r16,4
8110e360:	8f001526 	beq	r17,fp,8110e3b8 <__sprint_r.part.0+0xcc>
8110e364:	81400017 	ldw	r5,0(r16)
8110e368:	980d883a 	mov	r6,r19
8110e36c:	a009883a 	mov	r4,r20
8110e370:	110fe6c0 	call	8110fe6c <_fputwc_r>
8110e374:	e7000044 	addi	fp,fp,1
8110e378:	14bff81e 	bne	r2,r18,8110e35c <__reset+0xfb0ee35c>
8110e37c:	9005883a 	mov	r2,r18
8110e380:	a8000215 	stw	zero,8(r21)
8110e384:	a8000115 	stw	zero,4(r21)
8110e388:	dfc00917 	ldw	ra,36(sp)
8110e38c:	df000817 	ldw	fp,32(sp)
8110e390:	ddc00717 	ldw	r23,28(sp)
8110e394:	dd800617 	ldw	r22,24(sp)
8110e398:	dd400517 	ldw	r21,20(sp)
8110e39c:	dd000417 	ldw	r20,16(sp)
8110e3a0:	dcc00317 	ldw	r19,12(sp)
8110e3a4:	dc800217 	ldw	r18,8(sp)
8110e3a8:	dc400117 	ldw	r17,4(sp)
8110e3ac:	dc000017 	ldw	r16,0(sp)
8110e3b0:	dec00a04 	addi	sp,sp,40
8110e3b4:	f800283a 	ret
8110e3b8:	a8800217 	ldw	r2,8(r21)
8110e3bc:	8c63883a 	add	r17,r17,r17
8110e3c0:	8c63883a 	add	r17,r17,r17
8110e3c4:	1445c83a 	sub	r2,r2,r17
8110e3c8:	a8800215 	stw	r2,8(r21)
8110e3cc:	b5800204 	addi	r22,r22,8
8110e3d0:	bdc00204 	addi	r23,r23,8
8110e3d4:	103fdb1e 	bne	r2,zero,8110e344 <__reset+0xfb0ee344>
8110e3d8:	0005883a 	mov	r2,zero
8110e3dc:	003fe806 	br	8110e380 <__reset+0xfb0ee380>
8110e3e0:	110b4f40 	call	8110b4f4 <__sfvwrite_r>
8110e3e4:	003fe606 	br	8110e380 <__reset+0xfb0ee380>

8110e3e8 <__sprint_r>:
8110e3e8:	30c00217 	ldw	r3,8(r6)
8110e3ec:	18000126 	beq	r3,zero,8110e3f4 <__sprint_r+0xc>
8110e3f0:	110e2ec1 	jmpi	8110e2ec <__sprint_r.part.0>
8110e3f4:	30000115 	stw	zero,4(r6)
8110e3f8:	0005883a 	mov	r2,zero
8110e3fc:	f800283a 	ret

8110e400 <___vfiprintf_internal_r>:
8110e400:	deffc904 	addi	sp,sp,-220
8110e404:	df003515 	stw	fp,212(sp)
8110e408:	dd003115 	stw	r20,196(sp)
8110e40c:	dfc03615 	stw	ra,216(sp)
8110e410:	ddc03415 	stw	r23,208(sp)
8110e414:	dd803315 	stw	r22,204(sp)
8110e418:	dd403215 	stw	r21,200(sp)
8110e41c:	dcc03015 	stw	r19,192(sp)
8110e420:	dc802f15 	stw	r18,188(sp)
8110e424:	dc402e15 	stw	r17,184(sp)
8110e428:	dc002d15 	stw	r16,180(sp)
8110e42c:	d9002015 	stw	r4,128(sp)
8110e430:	d9c02215 	stw	r7,136(sp)
8110e434:	2829883a 	mov	r20,r5
8110e438:	3039883a 	mov	fp,r6
8110e43c:	20000226 	beq	r4,zero,8110e448 <___vfiprintf_internal_r+0x48>
8110e440:	20800e17 	ldw	r2,56(r4)
8110e444:	1000cf26 	beq	r2,zero,8110e784 <___vfiprintf_internal_r+0x384>
8110e448:	a080030b 	ldhu	r2,12(r20)
8110e44c:	10c8000c 	andi	r3,r2,8192
8110e450:	1800061e 	bne	r3,zero,8110e46c <___vfiprintf_internal_r+0x6c>
8110e454:	a1001917 	ldw	r4,100(r20)
8110e458:	00f7ffc4 	movi	r3,-8193
8110e45c:	10880014 	ori	r2,r2,8192
8110e460:	20c6703a 	and	r3,r4,r3
8110e464:	a080030d 	sth	r2,12(r20)
8110e468:	a0c01915 	stw	r3,100(r20)
8110e46c:	10c0020c 	andi	r3,r2,8
8110e470:	1800a926 	beq	r3,zero,8110e718 <___vfiprintf_internal_r+0x318>
8110e474:	a0c00417 	ldw	r3,16(r20)
8110e478:	1800a726 	beq	r3,zero,8110e718 <___vfiprintf_internal_r+0x318>
8110e47c:	1080068c 	andi	r2,r2,26
8110e480:	00c00284 	movi	r3,10
8110e484:	10c0ac26 	beq	r2,r3,8110e738 <___vfiprintf_internal_r+0x338>
8110e488:	da801a04 	addi	r10,sp,104
8110e48c:	da801e15 	stw	r10,120(sp)
8110e490:	d8801e17 	ldw	r2,120(sp)
8110e494:	da8019c4 	addi	r10,sp,103
8110e498:	05a044b4 	movhi	r22,33042
8110e49c:	05e044b4 	movhi	r23,33042
8110e4a0:	da801f15 	stw	r10,124(sp)
8110e4a4:	1295c83a 	sub	r10,r2,r10
8110e4a8:	b5a56204 	addi	r22,r22,-27256
8110e4ac:	bde55e04 	addi	r23,r23,-27272
8110e4b0:	dec01a15 	stw	sp,104(sp)
8110e4b4:	d8001c15 	stw	zero,112(sp)
8110e4b8:	d8001b15 	stw	zero,108(sp)
8110e4bc:	d8002615 	stw	zero,152(sp)
8110e4c0:	d8002315 	stw	zero,140(sp)
8110e4c4:	da802715 	stw	r10,156(sp)
8110e4c8:	d811883a 	mov	r8,sp
8110e4cc:	dd002115 	stw	r20,132(sp)
8110e4d0:	e021883a 	mov	r16,fp
8110e4d4:	80800007 	ldb	r2,0(r16)
8110e4d8:	1003ea26 	beq	r2,zero,8110f484 <___vfiprintf_internal_r+0x1084>
8110e4dc:	00c00944 	movi	r3,37
8110e4e0:	8025883a 	mov	r18,r16
8110e4e4:	10c0021e 	bne	r2,r3,8110e4f0 <___vfiprintf_internal_r+0xf0>
8110e4e8:	00001606 	br	8110e544 <___vfiprintf_internal_r+0x144>
8110e4ec:	10c00326 	beq	r2,r3,8110e4fc <___vfiprintf_internal_r+0xfc>
8110e4f0:	94800044 	addi	r18,r18,1
8110e4f4:	90800007 	ldb	r2,0(r18)
8110e4f8:	103ffc1e 	bne	r2,zero,8110e4ec <__reset+0xfb0ee4ec>
8110e4fc:	9423c83a 	sub	r17,r18,r16
8110e500:	88001026 	beq	r17,zero,8110e544 <___vfiprintf_internal_r+0x144>
8110e504:	d8c01c17 	ldw	r3,112(sp)
8110e508:	d8801b17 	ldw	r2,108(sp)
8110e50c:	44000015 	stw	r16,0(r8)
8110e510:	88c7883a 	add	r3,r17,r3
8110e514:	10800044 	addi	r2,r2,1
8110e518:	44400115 	stw	r17,4(r8)
8110e51c:	d8c01c15 	stw	r3,112(sp)
8110e520:	d8801b15 	stw	r2,108(sp)
8110e524:	010001c4 	movi	r4,7
8110e528:	2080760e 	bge	r4,r2,8110e704 <___vfiprintf_internal_r+0x304>
8110e52c:	1803821e 	bne	r3,zero,8110f338 <___vfiprintf_internal_r+0xf38>
8110e530:	da802317 	ldw	r10,140(sp)
8110e534:	d8001b15 	stw	zero,108(sp)
8110e538:	d811883a 	mov	r8,sp
8110e53c:	5455883a 	add	r10,r10,r17
8110e540:	da802315 	stw	r10,140(sp)
8110e544:	90800007 	ldb	r2,0(r18)
8110e548:	10044626 	beq	r2,zero,8110f664 <___vfiprintf_internal_r+0x1264>
8110e54c:	90c00047 	ldb	r3,1(r18)
8110e550:	94000044 	addi	r16,r18,1
8110e554:	d8001d85 	stb	zero,118(sp)
8110e558:	0009883a 	mov	r4,zero
8110e55c:	000f883a 	mov	r7,zero
8110e560:	027fffc4 	movi	r9,-1
8110e564:	0023883a 	mov	r17,zero
8110e568:	0029883a 	mov	r20,zero
8110e56c:	01401604 	movi	r5,88
8110e570:	01800244 	movi	r6,9
8110e574:	03400a84 	movi	r13,42
8110e578:	03001b04 	movi	r12,108
8110e57c:	84000044 	addi	r16,r16,1
8110e580:	18bff804 	addi	r2,r3,-32
8110e584:	28827336 	bltu	r5,r2,8110ef54 <___vfiprintf_internal_r+0xb54>
8110e588:	100490ba 	slli	r2,r2,2
8110e58c:	02a04474 	movhi	r10,33041
8110e590:	52b96804 	addi	r10,r10,-6752
8110e594:	1285883a 	add	r2,r2,r10
8110e598:	10800017 	ldw	r2,0(r2)
8110e59c:	1000683a 	jmp	r2
8110e5a0:	8110ec88 	cmpgei	r4,r16,17330
8110e5a4:	8110ef54 	ori	r4,r16,17341
8110e5a8:	8110ef54 	ori	r4,r16,17341
8110e5ac:	8110eca8 	cmpgeui	r4,r16,17330
8110e5b0:	8110ef54 	ori	r4,r16,17341
8110e5b4:	8110ef54 	ori	r4,r16,17341
8110e5b8:	8110ef54 	ori	r4,r16,17341
8110e5bc:	8110ef54 	ori	r4,r16,17341
8110e5c0:	8110ef54 	ori	r4,r16,17341
8110e5c4:	8110ef54 	ori	r4,r16,17341
8110e5c8:	8110ee90 	cmplti	r4,r16,17338
8110e5cc:	8110eeac 	andhi	r4,r16,17338
8110e5d0:	8110ef54 	ori	r4,r16,17341
8110e5d4:	8110e794 	ori	r4,r16,17310
8110e5d8:	8110eebc 	xorhi	r4,r16,17338
8110e5dc:	8110ef54 	ori	r4,r16,17341
8110e5e0:	8110ecb4 	orhi	r4,r16,17330
8110e5e4:	8110ecc0 	call	88110ecc <__reset+0x20f0ecc>
8110e5e8:	8110ecc0 	call	88110ecc <__reset+0x20f0ecc>
8110e5ec:	8110ecc0 	call	88110ecc <__reset+0x20f0ecc>
8110e5f0:	8110ecc0 	call	88110ecc <__reset+0x20f0ecc>
8110e5f4:	8110ecc0 	call	88110ecc <__reset+0x20f0ecc>
8110e5f8:	8110ecc0 	call	88110ecc <__reset+0x20f0ecc>
8110e5fc:	8110ecc0 	call	88110ecc <__reset+0x20f0ecc>
8110e600:	8110ecc0 	call	88110ecc <__reset+0x20f0ecc>
8110e604:	8110ecc0 	call	88110ecc <__reset+0x20f0ecc>
8110e608:	8110ef54 	ori	r4,r16,17341
8110e60c:	8110ef54 	ori	r4,r16,17341
8110e610:	8110ef54 	ori	r4,r16,17341
8110e614:	8110ef54 	ori	r4,r16,17341
8110e618:	8110ef54 	ori	r4,r16,17341
8110e61c:	8110ef54 	ori	r4,r16,17341
8110e620:	8110ef54 	ori	r4,r16,17341
8110e624:	8110ef54 	ori	r4,r16,17341
8110e628:	8110ef54 	ori	r4,r16,17341
8110e62c:	8110ef54 	ori	r4,r16,17341
8110e630:	8110ecec 	andhi	r4,r16,17331
8110e634:	8110ef54 	ori	r4,r16,17341
8110e638:	8110ef54 	ori	r4,r16,17341
8110e63c:	8110ef54 	ori	r4,r16,17341
8110e640:	8110ef54 	ori	r4,r16,17341
8110e644:	8110ef54 	ori	r4,r16,17341
8110e648:	8110ef54 	ori	r4,r16,17341
8110e64c:	8110ef54 	ori	r4,r16,17341
8110e650:	8110ef54 	ori	r4,r16,17341
8110e654:	8110ef54 	ori	r4,r16,17341
8110e658:	8110ef54 	ori	r4,r16,17341
8110e65c:	8110ed24 	muli	r4,r16,17332
8110e660:	8110ef54 	ori	r4,r16,17341
8110e664:	8110ef54 	ori	r4,r16,17341
8110e668:	8110ef54 	ori	r4,r16,17341
8110e66c:	8110ef54 	ori	r4,r16,17341
8110e670:	8110ef54 	ori	r4,r16,17341
8110e674:	8110ed7c 	xorhi	r4,r16,17333
8110e678:	8110ef54 	ori	r4,r16,17341
8110e67c:	8110ef54 	ori	r4,r16,17341
8110e680:	8110edec 	andhi	r4,r16,17335
8110e684:	8110ef54 	ori	r4,r16,17341
8110e688:	8110ef54 	ori	r4,r16,17341
8110e68c:	8110ef54 	ori	r4,r16,17341
8110e690:	8110ef54 	ori	r4,r16,17341
8110e694:	8110ef54 	ori	r4,r16,17341
8110e698:	8110ef54 	ori	r4,r16,17341
8110e69c:	8110ef54 	ori	r4,r16,17341
8110e6a0:	8110ef54 	ori	r4,r16,17341
8110e6a4:	8110ef54 	ori	r4,r16,17341
8110e6a8:	8110ef54 	ori	r4,r16,17341
8110e6ac:	8110eb98 	cmpnei	r4,r16,17326
8110e6b0:	8110ebc4 	addi	r4,r16,17327
8110e6b4:	8110ef54 	ori	r4,r16,17341
8110e6b8:	8110ef54 	ori	r4,r16,17341
8110e6bc:	8110ef54 	ori	r4,r16,17341
8110e6c0:	8110eefc 	xorhi	r4,r16,17339
8110e6c4:	8110ebc4 	addi	r4,r16,17327
8110e6c8:	8110ef54 	ori	r4,r16,17341
8110e6cc:	8110ef54 	ori	r4,r16,17341
8110e6d0:	8110ea58 	cmpnei	r4,r16,17321
8110e6d4:	8110ef54 	ori	r4,r16,17341
8110e6d8:	8110ea68 	cmpgeui	r4,r16,17321
8110e6dc:	8110eaa4 	muli	r4,r16,17322
8110e6e0:	8110e7a0 	cmpeqi	r4,r16,17310
8110e6e4:	8110ea4c 	andi	r4,r16,17321
8110e6e8:	8110ef54 	ori	r4,r16,17341
8110e6ec:	8110ee28 	cmpgeui	r4,r16,17336
8110e6f0:	8110ef54 	ori	r4,r16,17341
8110e6f4:	8110ee80 	call	88110ee8 <__reset+0x20f0ee8>
8110e6f8:	8110ef54 	ori	r4,r16,17341
8110e6fc:	8110ef54 	ori	r4,r16,17341
8110e700:	8110eb44 	addi	r4,r16,17325
8110e704:	42000204 	addi	r8,r8,8
8110e708:	da802317 	ldw	r10,140(sp)
8110e70c:	5455883a 	add	r10,r10,r17
8110e710:	da802315 	stw	r10,140(sp)
8110e714:	003f8b06 	br	8110e544 <__reset+0xfb0ee544>
8110e718:	d9002017 	ldw	r4,128(sp)
8110e71c:	a00b883a 	mov	r5,r20
8110e720:	110909c0 	call	8110909c <__swsetup_r>
8110e724:	1003b11e 	bne	r2,zero,8110f5ec <___vfiprintf_internal_r+0x11ec>
8110e728:	a080030b 	ldhu	r2,12(r20)
8110e72c:	00c00284 	movi	r3,10
8110e730:	1080068c 	andi	r2,r2,26
8110e734:	10ff541e 	bne	r2,r3,8110e488 <__reset+0xfb0ee488>
8110e738:	a080038f 	ldh	r2,14(r20)
8110e73c:	103f5216 	blt	r2,zero,8110e488 <__reset+0xfb0ee488>
8110e740:	d9c02217 	ldw	r7,136(sp)
8110e744:	d9002017 	ldw	r4,128(sp)
8110e748:	e00d883a 	mov	r6,fp
8110e74c:	a00b883a 	mov	r5,r20
8110e750:	110f8780 	call	8110f878 <__sbprintf>
8110e754:	dfc03617 	ldw	ra,216(sp)
8110e758:	df003517 	ldw	fp,212(sp)
8110e75c:	ddc03417 	ldw	r23,208(sp)
8110e760:	dd803317 	ldw	r22,204(sp)
8110e764:	dd403217 	ldw	r21,200(sp)
8110e768:	dd003117 	ldw	r20,196(sp)
8110e76c:	dcc03017 	ldw	r19,192(sp)
8110e770:	dc802f17 	ldw	r18,188(sp)
8110e774:	dc402e17 	ldw	r17,184(sp)
8110e778:	dc002d17 	ldw	r16,180(sp)
8110e77c:	dec03704 	addi	sp,sp,220
8110e780:	f800283a 	ret
8110e784:	110b0700 	call	8110b070 <__sinit>
8110e788:	003f2f06 	br	8110e448 <__reset+0xfb0ee448>
8110e78c:	0463c83a 	sub	r17,zero,r17
8110e790:	d8802215 	stw	r2,136(sp)
8110e794:	a5000114 	ori	r20,r20,4
8110e798:	80c00007 	ldb	r3,0(r16)
8110e79c:	003f7706 	br	8110e57c <__reset+0xfb0ee57c>
8110e7a0:	00800c04 	movi	r2,48
8110e7a4:	da802217 	ldw	r10,136(sp)
8110e7a8:	d8801d05 	stb	r2,116(sp)
8110e7ac:	00801e04 	movi	r2,120
8110e7b0:	d8801d45 	stb	r2,117(sp)
8110e7b4:	d8001d85 	stb	zero,118(sp)
8110e7b8:	50c00104 	addi	r3,r10,4
8110e7bc:	54800017 	ldw	r18,0(r10)
8110e7c0:	0027883a 	mov	r19,zero
8110e7c4:	a0800094 	ori	r2,r20,2
8110e7c8:	48030b16 	blt	r9,zero,8110f3f8 <___vfiprintf_internal_r+0xff8>
8110e7cc:	00bfdfc4 	movi	r2,-129
8110e7d0:	a096703a 	and	r11,r20,r2
8110e7d4:	d8c02215 	stw	r3,136(sp)
8110e7d8:	5d000094 	ori	r20,r11,2
8110e7dc:	90032b1e 	bne	r18,zero,8110f48c <___vfiprintf_internal_r+0x108c>
8110e7e0:	00a044b4 	movhi	r2,33042
8110e7e4:	10a4fd04 	addi	r2,r2,-27660
8110e7e8:	d8802615 	stw	r2,152(sp)
8110e7ec:	0039883a 	mov	fp,zero
8110e7f0:	48017b1e 	bne	r9,zero,8110ede0 <___vfiprintf_internal_r+0x9e0>
8110e7f4:	0013883a 	mov	r9,zero
8110e7f8:	0027883a 	mov	r19,zero
8110e7fc:	dd401a04 	addi	r21,sp,104
8110e800:	4825883a 	mov	r18,r9
8110e804:	4cc0010e 	bge	r9,r19,8110e80c <___vfiprintf_internal_r+0x40c>
8110e808:	9825883a 	mov	r18,r19
8110e80c:	e7003fcc 	andi	fp,fp,255
8110e810:	e700201c 	xori	fp,fp,128
8110e814:	e73fe004 	addi	fp,fp,-128
8110e818:	e0000126 	beq	fp,zero,8110e820 <___vfiprintf_internal_r+0x420>
8110e81c:	94800044 	addi	r18,r18,1
8110e820:	a380008c 	andi	r14,r20,2
8110e824:	70000126 	beq	r14,zero,8110e82c <___vfiprintf_internal_r+0x42c>
8110e828:	94800084 	addi	r18,r18,2
8110e82c:	a700210c 	andi	fp,r20,132
8110e830:	e001df1e 	bne	fp,zero,8110efb0 <___vfiprintf_internal_r+0xbb0>
8110e834:	8c87c83a 	sub	r3,r17,r18
8110e838:	00c1dd0e 	bge	zero,r3,8110efb0 <___vfiprintf_internal_r+0xbb0>
8110e83c:	01c00404 	movi	r7,16
8110e840:	d8801c17 	ldw	r2,112(sp)
8110e844:	38c3ad0e 	bge	r7,r3,8110f6fc <___vfiprintf_internal_r+0x12fc>
8110e848:	02a044b4 	movhi	r10,33042
8110e84c:	52a56204 	addi	r10,r10,-27256
8110e850:	dc002915 	stw	r16,164(sp)
8110e854:	d9801b17 	ldw	r6,108(sp)
8110e858:	da802415 	stw	r10,144(sp)
8110e85c:	03c001c4 	movi	r15,7
8110e860:	da402515 	stw	r9,148(sp)
8110e864:	db802815 	stw	r14,160(sp)
8110e868:	1821883a 	mov	r16,r3
8110e86c:	00000506 	br	8110e884 <___vfiprintf_internal_r+0x484>
8110e870:	31400084 	addi	r5,r6,2
8110e874:	42000204 	addi	r8,r8,8
8110e878:	200d883a 	mov	r6,r4
8110e87c:	843ffc04 	addi	r16,r16,-16
8110e880:	3c000d0e 	bge	r7,r16,8110e8b8 <___vfiprintf_internal_r+0x4b8>
8110e884:	10800404 	addi	r2,r2,16
8110e888:	31000044 	addi	r4,r6,1
8110e88c:	45800015 	stw	r22,0(r8)
8110e890:	41c00115 	stw	r7,4(r8)
8110e894:	d8801c15 	stw	r2,112(sp)
8110e898:	d9001b15 	stw	r4,108(sp)
8110e89c:	793ff40e 	bge	r15,r4,8110e870 <__reset+0xfb0ee870>
8110e8a0:	1001b51e 	bne	r2,zero,8110ef78 <___vfiprintf_internal_r+0xb78>
8110e8a4:	843ffc04 	addi	r16,r16,-16
8110e8a8:	000d883a 	mov	r6,zero
8110e8ac:	01400044 	movi	r5,1
8110e8b0:	d811883a 	mov	r8,sp
8110e8b4:	3c3ff316 	blt	r7,r16,8110e884 <__reset+0xfb0ee884>
8110e8b8:	8007883a 	mov	r3,r16
8110e8bc:	da402517 	ldw	r9,148(sp)
8110e8c0:	db802817 	ldw	r14,160(sp)
8110e8c4:	dc002917 	ldw	r16,164(sp)
8110e8c8:	da802417 	ldw	r10,144(sp)
8110e8cc:	1885883a 	add	r2,r3,r2
8110e8d0:	40c00115 	stw	r3,4(r8)
8110e8d4:	42800015 	stw	r10,0(r8)
8110e8d8:	d8801c15 	stw	r2,112(sp)
8110e8dc:	d9401b15 	stw	r5,108(sp)
8110e8e0:	00c001c4 	movi	r3,7
8110e8e4:	19426016 	blt	r3,r5,8110f268 <___vfiprintf_internal_r+0xe68>
8110e8e8:	d8c01d87 	ldb	r3,118(sp)
8110e8ec:	42000204 	addi	r8,r8,8
8110e8f0:	29000044 	addi	r4,r5,1
8110e8f4:	1801b31e 	bne	r3,zero,8110efc4 <___vfiprintf_internal_r+0xbc4>
8110e8f8:	7001c026 	beq	r14,zero,8110effc <___vfiprintf_internal_r+0xbfc>
8110e8fc:	d8c01d04 	addi	r3,sp,116
8110e900:	10800084 	addi	r2,r2,2
8110e904:	40c00015 	stw	r3,0(r8)
8110e908:	00c00084 	movi	r3,2
8110e90c:	40c00115 	stw	r3,4(r8)
8110e910:	d8801c15 	stw	r2,112(sp)
8110e914:	d9001b15 	stw	r4,108(sp)
8110e918:	00c001c4 	movi	r3,7
8110e91c:	1902650e 	bge	r3,r4,8110f2b4 <___vfiprintf_internal_r+0xeb4>
8110e920:	10029a1e 	bne	r2,zero,8110f38c <___vfiprintf_internal_r+0xf8c>
8110e924:	00c02004 	movi	r3,128
8110e928:	01000044 	movi	r4,1
8110e92c:	000b883a 	mov	r5,zero
8110e930:	d811883a 	mov	r8,sp
8110e934:	e0c1b31e 	bne	fp,r3,8110f004 <___vfiprintf_internal_r+0xc04>
8110e938:	8cb9c83a 	sub	fp,r17,r18
8110e93c:	0701b10e 	bge	zero,fp,8110f004 <___vfiprintf_internal_r+0xc04>
8110e940:	01c00404 	movi	r7,16
8110e944:	3f03890e 	bge	r7,fp,8110f76c <___vfiprintf_internal_r+0x136c>
8110e948:	00e044b4 	movhi	r3,33042
8110e94c:	18e55e04 	addi	r3,r3,-27272
8110e950:	d8c02415 	stw	r3,144(sp)
8110e954:	8007883a 	mov	r3,r16
8110e958:	034001c4 	movi	r13,7
8110e95c:	e021883a 	mov	r16,fp
8110e960:	da402515 	stw	r9,148(sp)
8110e964:	1839883a 	mov	fp,r3
8110e968:	00000506 	br	8110e980 <___vfiprintf_internal_r+0x580>
8110e96c:	29800084 	addi	r6,r5,2
8110e970:	42000204 	addi	r8,r8,8
8110e974:	180b883a 	mov	r5,r3
8110e978:	843ffc04 	addi	r16,r16,-16
8110e97c:	3c000d0e 	bge	r7,r16,8110e9b4 <___vfiprintf_internal_r+0x5b4>
8110e980:	10800404 	addi	r2,r2,16
8110e984:	28c00044 	addi	r3,r5,1
8110e988:	45c00015 	stw	r23,0(r8)
8110e98c:	41c00115 	stw	r7,4(r8)
8110e990:	d8801c15 	stw	r2,112(sp)
8110e994:	d8c01b15 	stw	r3,108(sp)
8110e998:	68fff40e 	bge	r13,r3,8110e96c <__reset+0xfb0ee96c>
8110e99c:	1002241e 	bne	r2,zero,8110f230 <___vfiprintf_internal_r+0xe30>
8110e9a0:	843ffc04 	addi	r16,r16,-16
8110e9a4:	01800044 	movi	r6,1
8110e9a8:	000b883a 	mov	r5,zero
8110e9ac:	d811883a 	mov	r8,sp
8110e9b0:	3c3ff316 	blt	r7,r16,8110e980 <__reset+0xfb0ee980>
8110e9b4:	da402517 	ldw	r9,148(sp)
8110e9b8:	e007883a 	mov	r3,fp
8110e9bc:	8039883a 	mov	fp,r16
8110e9c0:	1821883a 	mov	r16,r3
8110e9c4:	d8c02417 	ldw	r3,144(sp)
8110e9c8:	1705883a 	add	r2,r2,fp
8110e9cc:	47000115 	stw	fp,4(r8)
8110e9d0:	40c00015 	stw	r3,0(r8)
8110e9d4:	d8801c15 	stw	r2,112(sp)
8110e9d8:	d9801b15 	stw	r6,108(sp)
8110e9dc:	00c001c4 	movi	r3,7
8110e9e0:	19827616 	blt	r3,r6,8110f3bc <___vfiprintf_internal_r+0xfbc>
8110e9e4:	4cf9c83a 	sub	fp,r9,r19
8110e9e8:	42000204 	addi	r8,r8,8
8110e9ec:	31000044 	addi	r4,r6,1
8110e9f0:	300b883a 	mov	r5,r6
8110e9f4:	07018516 	blt	zero,fp,8110f00c <___vfiprintf_internal_r+0xc0c>
8110e9f8:	9885883a 	add	r2,r19,r2
8110e9fc:	45400015 	stw	r21,0(r8)
8110ea00:	44c00115 	stw	r19,4(r8)
8110ea04:	d8801c15 	stw	r2,112(sp)
8110ea08:	d9001b15 	stw	r4,108(sp)
8110ea0c:	00c001c4 	movi	r3,7
8110ea10:	1901dd0e 	bge	r3,r4,8110f188 <___vfiprintf_internal_r+0xd88>
8110ea14:	1002401e 	bne	r2,zero,8110f318 <___vfiprintf_internal_r+0xf18>
8110ea18:	d8001b15 	stw	zero,108(sp)
8110ea1c:	a2c0010c 	andi	r11,r20,4
8110ea20:	58000226 	beq	r11,zero,8110ea2c <___vfiprintf_internal_r+0x62c>
8110ea24:	8ca7c83a 	sub	r19,r17,r18
8110ea28:	04c2f216 	blt	zero,r19,8110f5f4 <___vfiprintf_internal_r+0x11f4>
8110ea2c:	8c80010e 	bge	r17,r18,8110ea34 <___vfiprintf_internal_r+0x634>
8110ea30:	9023883a 	mov	r17,r18
8110ea34:	da802317 	ldw	r10,140(sp)
8110ea38:	5455883a 	add	r10,r10,r17
8110ea3c:	da802315 	stw	r10,140(sp)
8110ea40:	d8001b15 	stw	zero,108(sp)
8110ea44:	d811883a 	mov	r8,sp
8110ea48:	003ea206 	br	8110e4d4 <__reset+0xfb0ee4d4>
8110ea4c:	a5000814 	ori	r20,r20,32
8110ea50:	80c00007 	ldb	r3,0(r16)
8110ea54:	003ec906 	br	8110e57c <__reset+0xfb0ee57c>
8110ea58:	80c00007 	ldb	r3,0(r16)
8110ea5c:	1b030926 	beq	r3,r12,8110f684 <___vfiprintf_internal_r+0x1284>
8110ea60:	a5000414 	ori	r20,r20,16
8110ea64:	003ec506 	br	8110e57c <__reset+0xfb0ee57c>
8110ea68:	21003fcc 	andi	r4,r4,255
8110ea6c:	20035e1e 	bne	r4,zero,8110f7e8 <___vfiprintf_internal_r+0x13e8>
8110ea70:	a080080c 	andi	r2,r20,32
8110ea74:	1002a526 	beq	r2,zero,8110f50c <___vfiprintf_internal_r+0x110c>
8110ea78:	da802217 	ldw	r10,136(sp)
8110ea7c:	50800017 	ldw	r2,0(r10)
8110ea80:	da802317 	ldw	r10,140(sp)
8110ea84:	5007d7fa 	srai	r3,r10,31
8110ea88:	da802217 	ldw	r10,136(sp)
8110ea8c:	10c00115 	stw	r3,4(r2)
8110ea90:	52800104 	addi	r10,r10,4
8110ea94:	da802215 	stw	r10,136(sp)
8110ea98:	da802317 	ldw	r10,140(sp)
8110ea9c:	12800015 	stw	r10,0(r2)
8110eaa0:	003e8c06 	br	8110e4d4 <__reset+0xfb0ee4d4>
8110eaa4:	21003fcc 	andi	r4,r4,255
8110eaa8:	2003511e 	bne	r4,zero,8110f7f0 <___vfiprintf_internal_r+0x13f0>
8110eaac:	a080080c 	andi	r2,r20,32
8110eab0:	1000a126 	beq	r2,zero,8110ed38 <___vfiprintf_internal_r+0x938>
8110eab4:	da802217 	ldw	r10,136(sp)
8110eab8:	d8001d85 	stb	zero,118(sp)
8110eabc:	50800204 	addi	r2,r10,8
8110eac0:	54800017 	ldw	r18,0(r10)
8110eac4:	54c00117 	ldw	r19,4(r10)
8110eac8:	4802b416 	blt	r9,zero,8110f59c <___vfiprintf_internal_r+0x119c>
8110eacc:	013fdfc4 	movi	r4,-129
8110ead0:	94c6b03a 	or	r3,r18,r19
8110ead4:	d8802215 	stw	r2,136(sp)
8110ead8:	a128703a 	and	r20,r20,r4
8110eadc:	1800a226 	beq	r3,zero,8110ed68 <___vfiprintf_internal_r+0x968>
8110eae0:	0039883a 	mov	fp,zero
8110eae4:	dd401a04 	addi	r21,sp,104
8110eae8:	9006d0fa 	srli	r3,r18,3
8110eaec:	9808977a 	slli	r4,r19,29
8110eaf0:	9826d0fa 	srli	r19,r19,3
8110eaf4:	948001cc 	andi	r18,r18,7
8110eaf8:	90800c04 	addi	r2,r18,48
8110eafc:	ad7fffc4 	addi	r21,r21,-1
8110eb00:	20e4b03a 	or	r18,r4,r3
8110eb04:	a8800005 	stb	r2,0(r21)
8110eb08:	94c6b03a 	or	r3,r18,r19
8110eb0c:	183ff61e 	bne	r3,zero,8110eae8 <__reset+0xfb0eeae8>
8110eb10:	a0c0004c 	andi	r3,r20,1
8110eb14:	18005926 	beq	r3,zero,8110ec7c <___vfiprintf_internal_r+0x87c>
8110eb18:	10803fcc 	andi	r2,r2,255
8110eb1c:	1080201c 	xori	r2,r2,128
8110eb20:	10bfe004 	addi	r2,r2,-128
8110eb24:	00c00c04 	movi	r3,48
8110eb28:	10c05426 	beq	r2,r3,8110ec7c <___vfiprintf_internal_r+0x87c>
8110eb2c:	da801e17 	ldw	r10,120(sp)
8110eb30:	a8bfffc4 	addi	r2,r21,-1
8110eb34:	a8ffffc5 	stb	r3,-1(r21)
8110eb38:	50a7c83a 	sub	r19,r10,r2
8110eb3c:	102b883a 	mov	r21,r2
8110eb40:	003f2f06 	br	8110e800 <__reset+0xfb0ee800>
8110eb44:	21003fcc 	andi	r4,r4,255
8110eb48:	2003421e 	bne	r4,zero,8110f854 <___vfiprintf_internal_r+0x1454>
8110eb4c:	00a044b4 	movhi	r2,33042
8110eb50:	10a4fd04 	addi	r2,r2,-27660
8110eb54:	d8802615 	stw	r2,152(sp)
8110eb58:	a080080c 	andi	r2,r20,32
8110eb5c:	1000aa26 	beq	r2,zero,8110ee08 <___vfiprintf_internal_r+0xa08>
8110eb60:	da802217 	ldw	r10,136(sp)
8110eb64:	54800017 	ldw	r18,0(r10)
8110eb68:	54c00117 	ldw	r19,4(r10)
8110eb6c:	52800204 	addi	r10,r10,8
8110eb70:	da802215 	stw	r10,136(sp)
8110eb74:	a080004c 	andi	r2,r20,1
8110eb78:	1001d226 	beq	r2,zero,8110f2c4 <___vfiprintf_internal_r+0xec4>
8110eb7c:	94c4b03a 	or	r2,r18,r19
8110eb80:	1002351e 	bne	r2,zero,8110f458 <___vfiprintf_internal_r+0x1058>
8110eb84:	d8001d85 	stb	zero,118(sp)
8110eb88:	48022216 	blt	r9,zero,8110f414 <___vfiprintf_internal_r+0x1014>
8110eb8c:	00bfdfc4 	movi	r2,-129
8110eb90:	a0a8703a 	and	r20,r20,r2
8110eb94:	003f1506 	br	8110e7ec <__reset+0xfb0ee7ec>
8110eb98:	da802217 	ldw	r10,136(sp)
8110eb9c:	04800044 	movi	r18,1
8110eba0:	d8001d85 	stb	zero,118(sp)
8110eba4:	50800017 	ldw	r2,0(r10)
8110eba8:	52800104 	addi	r10,r10,4
8110ebac:	da802215 	stw	r10,136(sp)
8110ebb0:	d8801005 	stb	r2,64(sp)
8110ebb4:	9027883a 	mov	r19,r18
8110ebb8:	dd401004 	addi	r21,sp,64
8110ebbc:	0013883a 	mov	r9,zero
8110ebc0:	003f1706 	br	8110e820 <__reset+0xfb0ee820>
8110ebc4:	21003fcc 	andi	r4,r4,255
8110ebc8:	2003201e 	bne	r4,zero,8110f84c <___vfiprintf_internal_r+0x144c>
8110ebcc:	a080080c 	andi	r2,r20,32
8110ebd0:	10004b26 	beq	r2,zero,8110ed00 <___vfiprintf_internal_r+0x900>
8110ebd4:	da802217 	ldw	r10,136(sp)
8110ebd8:	50800117 	ldw	r2,4(r10)
8110ebdc:	54800017 	ldw	r18,0(r10)
8110ebe0:	52800204 	addi	r10,r10,8
8110ebe4:	da802215 	stw	r10,136(sp)
8110ebe8:	1027883a 	mov	r19,r2
8110ebec:	10022c16 	blt	r2,zero,8110f4a0 <___vfiprintf_internal_r+0x10a0>
8110ebf0:	df001d83 	ldbu	fp,118(sp)
8110ebf4:	48007216 	blt	r9,zero,8110edc0 <___vfiprintf_internal_r+0x9c0>
8110ebf8:	00ffdfc4 	movi	r3,-129
8110ebfc:	94c4b03a 	or	r2,r18,r19
8110ec00:	a0e8703a 	and	r20,r20,r3
8110ec04:	1000cc26 	beq	r2,zero,8110ef38 <___vfiprintf_internal_r+0xb38>
8110ec08:	98021026 	beq	r19,zero,8110f44c <___vfiprintf_internal_r+0x104c>
8110ec0c:	dc402415 	stw	r17,144(sp)
8110ec10:	dc002515 	stw	r16,148(sp)
8110ec14:	9823883a 	mov	r17,r19
8110ec18:	9021883a 	mov	r16,r18
8110ec1c:	dd401a04 	addi	r21,sp,104
8110ec20:	4825883a 	mov	r18,r9
8110ec24:	4027883a 	mov	r19,r8
8110ec28:	8009883a 	mov	r4,r16
8110ec2c:	880b883a 	mov	r5,r17
8110ec30:	01800284 	movi	r6,10
8110ec34:	000f883a 	mov	r7,zero
8110ec38:	11107e00 	call	811107e0 <__umoddi3>
8110ec3c:	10800c04 	addi	r2,r2,48
8110ec40:	ad7fffc4 	addi	r21,r21,-1
8110ec44:	8009883a 	mov	r4,r16
8110ec48:	880b883a 	mov	r5,r17
8110ec4c:	a8800005 	stb	r2,0(r21)
8110ec50:	01800284 	movi	r6,10
8110ec54:	000f883a 	mov	r7,zero
8110ec58:	11102680 	call	81110268 <__udivdi3>
8110ec5c:	1021883a 	mov	r16,r2
8110ec60:	10c4b03a 	or	r2,r2,r3
8110ec64:	1823883a 	mov	r17,r3
8110ec68:	103fef1e 	bne	r2,zero,8110ec28 <__reset+0xfb0eec28>
8110ec6c:	dc402417 	ldw	r17,144(sp)
8110ec70:	dc002517 	ldw	r16,148(sp)
8110ec74:	9013883a 	mov	r9,r18
8110ec78:	9811883a 	mov	r8,r19
8110ec7c:	da801e17 	ldw	r10,120(sp)
8110ec80:	5567c83a 	sub	r19,r10,r21
8110ec84:	003ede06 	br	8110e800 <__reset+0xfb0ee800>
8110ec88:	38803fcc 	andi	r2,r7,255
8110ec8c:	1080201c 	xori	r2,r2,128
8110ec90:	10bfe004 	addi	r2,r2,-128
8110ec94:	1002371e 	bne	r2,zero,8110f574 <___vfiprintf_internal_r+0x1174>
8110ec98:	01000044 	movi	r4,1
8110ec9c:	01c00804 	movi	r7,32
8110eca0:	80c00007 	ldb	r3,0(r16)
8110eca4:	003e3506 	br	8110e57c <__reset+0xfb0ee57c>
8110eca8:	a5000054 	ori	r20,r20,1
8110ecac:	80c00007 	ldb	r3,0(r16)
8110ecb0:	003e3206 	br	8110e57c <__reset+0xfb0ee57c>
8110ecb4:	a5002014 	ori	r20,r20,128
8110ecb8:	80c00007 	ldb	r3,0(r16)
8110ecbc:	003e2f06 	br	8110e57c <__reset+0xfb0ee57c>
8110ecc0:	8015883a 	mov	r10,r16
8110ecc4:	0023883a 	mov	r17,zero
8110ecc8:	18bff404 	addi	r2,r3,-48
8110eccc:	50c00007 	ldb	r3,0(r10)
8110ecd0:	8c4002a4 	muli	r17,r17,10
8110ecd4:	84000044 	addi	r16,r16,1
8110ecd8:	8015883a 	mov	r10,r16
8110ecdc:	1463883a 	add	r17,r2,r17
8110ece0:	18bff404 	addi	r2,r3,-48
8110ece4:	30bff92e 	bgeu	r6,r2,8110eccc <__reset+0xfb0eeccc>
8110ece8:	003e2506 	br	8110e580 <__reset+0xfb0ee580>
8110ecec:	21003fcc 	andi	r4,r4,255
8110ecf0:	2002d41e 	bne	r4,zero,8110f844 <___vfiprintf_internal_r+0x1444>
8110ecf4:	a5000414 	ori	r20,r20,16
8110ecf8:	a080080c 	andi	r2,r20,32
8110ecfc:	103fb51e 	bne	r2,zero,8110ebd4 <__reset+0xfb0eebd4>
8110ed00:	a080040c 	andi	r2,r20,16
8110ed04:	1001f826 	beq	r2,zero,8110f4e8 <___vfiprintf_internal_r+0x10e8>
8110ed08:	da802217 	ldw	r10,136(sp)
8110ed0c:	54800017 	ldw	r18,0(r10)
8110ed10:	52800104 	addi	r10,r10,4
8110ed14:	da802215 	stw	r10,136(sp)
8110ed18:	9027d7fa 	srai	r19,r18,31
8110ed1c:	9805883a 	mov	r2,r19
8110ed20:	003fb206 	br	8110ebec <__reset+0xfb0eebec>
8110ed24:	21003fcc 	andi	r4,r4,255
8110ed28:	2002c41e 	bne	r4,zero,8110f83c <___vfiprintf_internal_r+0x143c>
8110ed2c:	a5000414 	ori	r20,r20,16
8110ed30:	a080080c 	andi	r2,r20,32
8110ed34:	103f5f1e 	bne	r2,zero,8110eab4 <__reset+0xfb0eeab4>
8110ed38:	a080040c 	andi	r2,r20,16
8110ed3c:	10020f26 	beq	r2,zero,8110f57c <___vfiprintf_internal_r+0x117c>
8110ed40:	da802217 	ldw	r10,136(sp)
8110ed44:	d8001d85 	stb	zero,118(sp)
8110ed48:	0027883a 	mov	r19,zero
8110ed4c:	50800104 	addi	r2,r10,4
8110ed50:	54800017 	ldw	r18,0(r10)
8110ed54:	48021116 	blt	r9,zero,8110f59c <___vfiprintf_internal_r+0x119c>
8110ed58:	00ffdfc4 	movi	r3,-129
8110ed5c:	d8802215 	stw	r2,136(sp)
8110ed60:	a0e8703a 	and	r20,r20,r3
8110ed64:	903f5e1e 	bne	r18,zero,8110eae0 <__reset+0xfb0eeae0>
8110ed68:	0039883a 	mov	fp,zero
8110ed6c:	4802a626 	beq	r9,zero,8110f808 <___vfiprintf_internal_r+0x1408>
8110ed70:	0025883a 	mov	r18,zero
8110ed74:	0027883a 	mov	r19,zero
8110ed78:	003f5a06 	br	8110eae4 <__reset+0xfb0eeae4>
8110ed7c:	21003fcc 	andi	r4,r4,255
8110ed80:	20029f1e 	bne	r4,zero,8110f800 <___vfiprintf_internal_r+0x1400>
8110ed84:	a5000414 	ori	r20,r20,16
8110ed88:	a080080c 	andi	r2,r20,32
8110ed8c:	10005e1e 	bne	r2,zero,8110ef08 <___vfiprintf_internal_r+0xb08>
8110ed90:	a080040c 	andi	r2,r20,16
8110ed94:	1001a21e 	bne	r2,zero,8110f420 <___vfiprintf_internal_r+0x1020>
8110ed98:	a080100c 	andi	r2,r20,64
8110ed9c:	d8001d85 	stb	zero,118(sp)
8110eda0:	da802217 	ldw	r10,136(sp)
8110eda4:	1002231e 	bne	r2,zero,8110f634 <___vfiprintf_internal_r+0x1234>
8110eda8:	50800104 	addi	r2,r10,4
8110edac:	54800017 	ldw	r18,0(r10)
8110edb0:	0027883a 	mov	r19,zero
8110edb4:	4801a00e 	bge	r9,zero,8110f438 <___vfiprintf_internal_r+0x1038>
8110edb8:	d8802215 	stw	r2,136(sp)
8110edbc:	0039883a 	mov	fp,zero
8110edc0:	94c4b03a 	or	r2,r18,r19
8110edc4:	103f901e 	bne	r2,zero,8110ec08 <__reset+0xfb0eec08>
8110edc8:	00800044 	movi	r2,1
8110edcc:	10803fcc 	andi	r2,r2,255
8110edd0:	00c00044 	movi	r3,1
8110edd4:	10c05926 	beq	r2,r3,8110ef3c <___vfiprintf_internal_r+0xb3c>
8110edd8:	00c00084 	movi	r3,2
8110eddc:	10ffe41e 	bne	r2,r3,8110ed70 <__reset+0xfb0eed70>
8110ede0:	0025883a 	mov	r18,zero
8110ede4:	0027883a 	mov	r19,zero
8110ede8:	00013d06 	br	8110f2e0 <___vfiprintf_internal_r+0xee0>
8110edec:	21003fcc 	andi	r4,r4,255
8110edf0:	2002811e 	bne	r4,zero,8110f7f8 <___vfiprintf_internal_r+0x13f8>
8110edf4:	00a044b4 	movhi	r2,33042
8110edf8:	10a4f804 	addi	r2,r2,-27680
8110edfc:	d8802615 	stw	r2,152(sp)
8110ee00:	a080080c 	andi	r2,r20,32
8110ee04:	103f561e 	bne	r2,zero,8110eb60 <__reset+0xfb0eeb60>
8110ee08:	a080040c 	andi	r2,r20,16
8110ee0c:	1001d126 	beq	r2,zero,8110f554 <___vfiprintf_internal_r+0x1154>
8110ee10:	da802217 	ldw	r10,136(sp)
8110ee14:	0027883a 	mov	r19,zero
8110ee18:	54800017 	ldw	r18,0(r10)
8110ee1c:	52800104 	addi	r10,r10,4
8110ee20:	da802215 	stw	r10,136(sp)
8110ee24:	003f5306 	br	8110eb74 <__reset+0xfb0eeb74>
8110ee28:	da802217 	ldw	r10,136(sp)
8110ee2c:	d8001d85 	stb	zero,118(sp)
8110ee30:	55400017 	ldw	r21,0(r10)
8110ee34:	50c00104 	addi	r3,r10,4
8110ee38:	a8024226 	beq	r21,zero,8110f744 <___vfiprintf_internal_r+0x1344>
8110ee3c:	48021816 	blt	r9,zero,8110f6a0 <___vfiprintf_internal_r+0x12a0>
8110ee40:	480d883a 	mov	r6,r9
8110ee44:	000b883a 	mov	r5,zero
8110ee48:	a809883a 	mov	r4,r21
8110ee4c:	d8c02a15 	stw	r3,168(sp)
8110ee50:	da002b15 	stw	r8,172(sp)
8110ee54:	da402c15 	stw	r9,176(sp)
8110ee58:	110c5dc0 	call	8110c5dc <memchr>
8110ee5c:	d8c02a17 	ldw	r3,168(sp)
8110ee60:	da002b17 	ldw	r8,172(sp)
8110ee64:	da402c17 	ldw	r9,176(sp)
8110ee68:	10024826 	beq	r2,zero,8110f78c <___vfiprintf_internal_r+0x138c>
8110ee6c:	1567c83a 	sub	r19,r2,r21
8110ee70:	df001d83 	ldbu	fp,118(sp)
8110ee74:	d8c02215 	stw	r3,136(sp)
8110ee78:	0013883a 	mov	r9,zero
8110ee7c:	003e6006 	br	8110e800 <__reset+0xfb0ee800>
8110ee80:	21003fcc 	andi	r4,r4,255
8110ee84:	203fc026 	beq	r4,zero,8110ed88 <__reset+0xfb0eed88>
8110ee88:	d9c01d85 	stb	r7,118(sp)
8110ee8c:	003fbe06 	br	8110ed88 <__reset+0xfb0eed88>
8110ee90:	da802217 	ldw	r10,136(sp)
8110ee94:	54400017 	ldw	r17,0(r10)
8110ee98:	50800104 	addi	r2,r10,4
8110ee9c:	883e3b16 	blt	r17,zero,8110e78c <__reset+0xfb0ee78c>
8110eea0:	d8802215 	stw	r2,136(sp)
8110eea4:	80c00007 	ldb	r3,0(r16)
8110eea8:	003db406 	br	8110e57c <__reset+0xfb0ee57c>
8110eeac:	01000044 	movi	r4,1
8110eeb0:	01c00ac4 	movi	r7,43
8110eeb4:	80c00007 	ldb	r3,0(r16)
8110eeb8:	003db006 	br	8110e57c <__reset+0xfb0ee57c>
8110eebc:	80c00007 	ldb	r3,0(r16)
8110eec0:	82800044 	addi	r10,r16,1
8110eec4:	1b423c26 	beq	r3,r13,8110f7b8 <___vfiprintf_internal_r+0x13b8>
8110eec8:	18bff404 	addi	r2,r3,-48
8110eecc:	0013883a 	mov	r9,zero
8110eed0:	30822b36 	bltu	r6,r2,8110f780 <___vfiprintf_internal_r+0x1380>
8110eed4:	50c00007 	ldb	r3,0(r10)
8110eed8:	4a4002a4 	muli	r9,r9,10
8110eedc:	54000044 	addi	r16,r10,1
8110eee0:	8015883a 	mov	r10,r16
8110eee4:	4893883a 	add	r9,r9,r2
8110eee8:	18bff404 	addi	r2,r3,-48
8110eeec:	30bff92e 	bgeu	r6,r2,8110eed4 <__reset+0xfb0eeed4>
8110eef0:	483da30e 	bge	r9,zero,8110e580 <__reset+0xfb0ee580>
8110eef4:	027fffc4 	movi	r9,-1
8110eef8:	003da106 	br	8110e580 <__reset+0xfb0ee580>
8110eefc:	a5001014 	ori	r20,r20,64
8110ef00:	80c00007 	ldb	r3,0(r16)
8110ef04:	003d9d06 	br	8110e57c <__reset+0xfb0ee57c>
8110ef08:	da802217 	ldw	r10,136(sp)
8110ef0c:	d8001d85 	stb	zero,118(sp)
8110ef10:	50c00204 	addi	r3,r10,8
8110ef14:	54800017 	ldw	r18,0(r10)
8110ef18:	54c00117 	ldw	r19,4(r10)
8110ef1c:	4801ca16 	blt	r9,zero,8110f648 <___vfiprintf_internal_r+0x1248>
8110ef20:	013fdfc4 	movi	r4,-129
8110ef24:	94c4b03a 	or	r2,r18,r19
8110ef28:	d8c02215 	stw	r3,136(sp)
8110ef2c:	a128703a 	and	r20,r20,r4
8110ef30:	0039883a 	mov	fp,zero
8110ef34:	103f341e 	bne	r2,zero,8110ec08 <__reset+0xfb0eec08>
8110ef38:	483e2e26 	beq	r9,zero,8110e7f4 <__reset+0xfb0ee7f4>
8110ef3c:	0025883a 	mov	r18,zero
8110ef40:	94800c04 	addi	r18,r18,48
8110ef44:	dc8019c5 	stb	r18,103(sp)
8110ef48:	dcc02717 	ldw	r19,156(sp)
8110ef4c:	dd4019c4 	addi	r21,sp,103
8110ef50:	003e2b06 	br	8110e800 <__reset+0xfb0ee800>
8110ef54:	21003fcc 	andi	r4,r4,255
8110ef58:	2002361e 	bne	r4,zero,8110f834 <___vfiprintf_internal_r+0x1434>
8110ef5c:	1801c126 	beq	r3,zero,8110f664 <___vfiprintf_internal_r+0x1264>
8110ef60:	04800044 	movi	r18,1
8110ef64:	d8c01005 	stb	r3,64(sp)
8110ef68:	d8001d85 	stb	zero,118(sp)
8110ef6c:	9027883a 	mov	r19,r18
8110ef70:	dd401004 	addi	r21,sp,64
8110ef74:	003f1106 	br	8110ebbc <__reset+0xfb0eebbc>
8110ef78:	d9402117 	ldw	r5,132(sp)
8110ef7c:	d9002017 	ldw	r4,128(sp)
8110ef80:	d9801a04 	addi	r6,sp,104
8110ef84:	d9c02b15 	stw	r7,172(sp)
8110ef88:	dbc02a15 	stw	r15,168(sp)
8110ef8c:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110ef90:	d9c02b17 	ldw	r7,172(sp)
8110ef94:	dbc02a17 	ldw	r15,168(sp)
8110ef98:	10006d1e 	bne	r2,zero,8110f150 <___vfiprintf_internal_r+0xd50>
8110ef9c:	d9801b17 	ldw	r6,108(sp)
8110efa0:	d8801c17 	ldw	r2,112(sp)
8110efa4:	d811883a 	mov	r8,sp
8110efa8:	31400044 	addi	r5,r6,1
8110efac:	003e3306 	br	8110e87c <__reset+0xfb0ee87c>
8110efb0:	d9401b17 	ldw	r5,108(sp)
8110efb4:	d8801c17 	ldw	r2,112(sp)
8110efb8:	29000044 	addi	r4,r5,1
8110efbc:	d8c01d87 	ldb	r3,118(sp)
8110efc0:	183e4d26 	beq	r3,zero,8110e8f8 <__reset+0xfb0ee8f8>
8110efc4:	00c00044 	movi	r3,1
8110efc8:	d9401d84 	addi	r5,sp,118
8110efcc:	10c5883a 	add	r2,r2,r3
8110efd0:	41400015 	stw	r5,0(r8)
8110efd4:	40c00115 	stw	r3,4(r8)
8110efd8:	d8801c15 	stw	r2,112(sp)
8110efdc:	d9001b15 	stw	r4,108(sp)
8110efe0:	014001c4 	movi	r5,7
8110efe4:	2900a90e 	bge	r5,r4,8110f28c <___vfiprintf_internal_r+0xe8c>
8110efe8:	1000da1e 	bne	r2,zero,8110f354 <___vfiprintf_internal_r+0xf54>
8110efec:	7000ab1e 	bne	r14,zero,8110f29c <___vfiprintf_internal_r+0xe9c>
8110eff0:	000b883a 	mov	r5,zero
8110eff4:	1809883a 	mov	r4,r3
8110eff8:	d811883a 	mov	r8,sp
8110effc:	00c02004 	movi	r3,128
8110f000:	e0fe4d26 	beq	fp,r3,8110e938 <__reset+0xfb0ee938>
8110f004:	4cf9c83a 	sub	fp,r9,r19
8110f008:	073e7b0e 	bge	zero,fp,8110e9f8 <__reset+0xfb0ee9f8>
8110f00c:	01c00404 	movi	r7,16
8110f010:	3f01900e 	bge	r7,fp,8110f654 <___vfiprintf_internal_r+0x1254>
8110f014:	00e044b4 	movhi	r3,33042
8110f018:	18e55e04 	addi	r3,r3,-27272
8110f01c:	d8c02415 	stw	r3,144(sp)
8110f020:	034001c4 	movi	r13,7
8110f024:	00000506 	br	8110f03c <___vfiprintf_internal_r+0xc3c>
8110f028:	29000084 	addi	r4,r5,2
8110f02c:	42000204 	addi	r8,r8,8
8110f030:	180b883a 	mov	r5,r3
8110f034:	e73ffc04 	addi	fp,fp,-16
8110f038:	3f000d0e 	bge	r7,fp,8110f070 <___vfiprintf_internal_r+0xc70>
8110f03c:	10800404 	addi	r2,r2,16
8110f040:	28c00044 	addi	r3,r5,1
8110f044:	45c00015 	stw	r23,0(r8)
8110f048:	41c00115 	stw	r7,4(r8)
8110f04c:	d8801c15 	stw	r2,112(sp)
8110f050:	d8c01b15 	stw	r3,108(sp)
8110f054:	68fff40e 	bge	r13,r3,8110f028 <__reset+0xfb0ef028>
8110f058:	1000101e 	bne	r2,zero,8110f09c <___vfiprintf_internal_r+0xc9c>
8110f05c:	e73ffc04 	addi	fp,fp,-16
8110f060:	01000044 	movi	r4,1
8110f064:	000b883a 	mov	r5,zero
8110f068:	d811883a 	mov	r8,sp
8110f06c:	3f3ff316 	blt	r7,fp,8110f03c <__reset+0xfb0ef03c>
8110f070:	da802417 	ldw	r10,144(sp)
8110f074:	1705883a 	add	r2,r2,fp
8110f078:	47000115 	stw	fp,4(r8)
8110f07c:	42800015 	stw	r10,0(r8)
8110f080:	d8801c15 	stw	r2,112(sp)
8110f084:	d9001b15 	stw	r4,108(sp)
8110f088:	00c001c4 	movi	r3,7
8110f08c:	19003616 	blt	r3,r4,8110f168 <___vfiprintf_internal_r+0xd68>
8110f090:	42000204 	addi	r8,r8,8
8110f094:	21000044 	addi	r4,r4,1
8110f098:	003e5706 	br	8110e9f8 <__reset+0xfb0ee9f8>
8110f09c:	d9402117 	ldw	r5,132(sp)
8110f0a0:	d9002017 	ldw	r4,128(sp)
8110f0a4:	d9801a04 	addi	r6,sp,104
8110f0a8:	d9c02b15 	stw	r7,172(sp)
8110f0ac:	db402a15 	stw	r13,168(sp)
8110f0b0:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f0b4:	d9c02b17 	ldw	r7,172(sp)
8110f0b8:	db402a17 	ldw	r13,168(sp)
8110f0bc:	1000241e 	bne	r2,zero,8110f150 <___vfiprintf_internal_r+0xd50>
8110f0c0:	d9401b17 	ldw	r5,108(sp)
8110f0c4:	d8801c17 	ldw	r2,112(sp)
8110f0c8:	d811883a 	mov	r8,sp
8110f0cc:	29000044 	addi	r4,r5,1
8110f0d0:	003fd806 	br	8110f034 <__reset+0xfb0ef034>
8110f0d4:	d9401b17 	ldw	r5,108(sp)
8110f0d8:	00e044b4 	movhi	r3,33042
8110f0dc:	18e56204 	addi	r3,r3,-27256
8110f0e0:	d8c02415 	stw	r3,144(sp)
8110f0e4:	29400044 	addi	r5,r5,1
8110f0e8:	d8c02417 	ldw	r3,144(sp)
8110f0ec:	14c5883a 	add	r2,r2,r19
8110f0f0:	44c00115 	stw	r19,4(r8)
8110f0f4:	40c00015 	stw	r3,0(r8)
8110f0f8:	d8801c15 	stw	r2,112(sp)
8110f0fc:	d9401b15 	stw	r5,108(sp)
8110f100:	00c001c4 	movi	r3,7
8110f104:	1940070e 	bge	r3,r5,8110f124 <___vfiprintf_internal_r+0xd24>
8110f108:	103e4826 	beq	r2,zero,8110ea2c <__reset+0xfb0eea2c>
8110f10c:	d9402117 	ldw	r5,132(sp)
8110f110:	d9002017 	ldw	r4,128(sp)
8110f114:	d9801a04 	addi	r6,sp,104
8110f118:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f11c:	10000c1e 	bne	r2,zero,8110f150 <___vfiprintf_internal_r+0xd50>
8110f120:	d8801c17 	ldw	r2,112(sp)
8110f124:	8c80010e 	bge	r17,r18,8110f12c <___vfiprintf_internal_r+0xd2c>
8110f128:	9023883a 	mov	r17,r18
8110f12c:	da802317 	ldw	r10,140(sp)
8110f130:	5455883a 	add	r10,r10,r17
8110f134:	da802315 	stw	r10,140(sp)
8110f138:	103e4126 	beq	r2,zero,8110ea40 <__reset+0xfb0eea40>
8110f13c:	d9402117 	ldw	r5,132(sp)
8110f140:	d9002017 	ldw	r4,128(sp)
8110f144:	d9801a04 	addi	r6,sp,104
8110f148:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f14c:	103e3c26 	beq	r2,zero,8110ea40 <__reset+0xfb0eea40>
8110f150:	dd002117 	ldw	r20,132(sp)
8110f154:	a080030b 	ldhu	r2,12(r20)
8110f158:	1080100c 	andi	r2,r2,64
8110f15c:	1001231e 	bne	r2,zero,8110f5ec <___vfiprintf_internal_r+0x11ec>
8110f160:	d8802317 	ldw	r2,140(sp)
8110f164:	003d7b06 	br	8110e754 <__reset+0xfb0ee754>
8110f168:	1000991e 	bne	r2,zero,8110f3d0 <___vfiprintf_internal_r+0xfd0>
8110f16c:	00c00044 	movi	r3,1
8110f170:	9805883a 	mov	r2,r19
8110f174:	dd400015 	stw	r21,0(sp)
8110f178:	dcc00115 	stw	r19,4(sp)
8110f17c:	dcc01c15 	stw	r19,112(sp)
8110f180:	d8c01b15 	stw	r3,108(sp)
8110f184:	d811883a 	mov	r8,sp
8110f188:	42000204 	addi	r8,r8,8
8110f18c:	a2c0010c 	andi	r11,r20,4
8110f190:	583fe426 	beq	r11,zero,8110f124 <__reset+0xfb0ef124>
8110f194:	8ca7c83a 	sub	r19,r17,r18
8110f198:	04ffe20e 	bge	zero,r19,8110f124 <__reset+0xfb0ef124>
8110f19c:	01c00404 	movi	r7,16
8110f1a0:	3cffcc0e 	bge	r7,r19,8110f0d4 <__reset+0xfb0ef0d4>
8110f1a4:	02a044b4 	movhi	r10,33042
8110f1a8:	52a56204 	addi	r10,r10,-27256
8110f1ac:	d9001b17 	ldw	r4,108(sp)
8110f1b0:	da802415 	stw	r10,144(sp)
8110f1b4:	382b883a 	mov	r21,r7
8110f1b8:	050001c4 	movi	r20,7
8110f1bc:	df002017 	ldw	fp,128(sp)
8110f1c0:	00000506 	br	8110f1d8 <___vfiprintf_internal_r+0xdd8>
8110f1c4:	21400084 	addi	r5,r4,2
8110f1c8:	42000204 	addi	r8,r8,8
8110f1cc:	1809883a 	mov	r4,r3
8110f1d0:	9cfffc04 	addi	r19,r19,-16
8110f1d4:	acffc40e 	bge	r21,r19,8110f0e8 <__reset+0xfb0ef0e8>
8110f1d8:	10800404 	addi	r2,r2,16
8110f1dc:	20c00044 	addi	r3,r4,1
8110f1e0:	45800015 	stw	r22,0(r8)
8110f1e4:	45400115 	stw	r21,4(r8)
8110f1e8:	d8801c15 	stw	r2,112(sp)
8110f1ec:	d8c01b15 	stw	r3,108(sp)
8110f1f0:	a0fff40e 	bge	r20,r3,8110f1c4 <__reset+0xfb0ef1c4>
8110f1f4:	1000041e 	bne	r2,zero,8110f208 <___vfiprintf_internal_r+0xe08>
8110f1f8:	01400044 	movi	r5,1
8110f1fc:	0009883a 	mov	r4,zero
8110f200:	d811883a 	mov	r8,sp
8110f204:	003ff206 	br	8110f1d0 <__reset+0xfb0ef1d0>
8110f208:	d9402117 	ldw	r5,132(sp)
8110f20c:	d9801a04 	addi	r6,sp,104
8110f210:	e009883a 	mov	r4,fp
8110f214:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f218:	103fcd1e 	bne	r2,zero,8110f150 <__reset+0xfb0ef150>
8110f21c:	d9001b17 	ldw	r4,108(sp)
8110f220:	d8801c17 	ldw	r2,112(sp)
8110f224:	d811883a 	mov	r8,sp
8110f228:	21400044 	addi	r5,r4,1
8110f22c:	003fe806 	br	8110f1d0 <__reset+0xfb0ef1d0>
8110f230:	d9402117 	ldw	r5,132(sp)
8110f234:	d9002017 	ldw	r4,128(sp)
8110f238:	d9801a04 	addi	r6,sp,104
8110f23c:	d9c02b15 	stw	r7,172(sp)
8110f240:	db402a15 	stw	r13,168(sp)
8110f244:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f248:	d9c02b17 	ldw	r7,172(sp)
8110f24c:	db402a17 	ldw	r13,168(sp)
8110f250:	103fbf1e 	bne	r2,zero,8110f150 <__reset+0xfb0ef150>
8110f254:	d9401b17 	ldw	r5,108(sp)
8110f258:	d8801c17 	ldw	r2,112(sp)
8110f25c:	d811883a 	mov	r8,sp
8110f260:	29800044 	addi	r6,r5,1
8110f264:	003dc406 	br	8110e978 <__reset+0xfb0ee978>
8110f268:	1000d21e 	bne	r2,zero,8110f5b4 <___vfiprintf_internal_r+0x11b4>
8110f26c:	d8c01d87 	ldb	r3,118(sp)
8110f270:	18009526 	beq	r3,zero,8110f4c8 <___vfiprintf_internal_r+0x10c8>
8110f274:	00800044 	movi	r2,1
8110f278:	d8c01d84 	addi	r3,sp,118
8110f27c:	1009883a 	mov	r4,r2
8110f280:	d8c00015 	stw	r3,0(sp)
8110f284:	d8800115 	stw	r2,4(sp)
8110f288:	d811883a 	mov	r8,sp
8110f28c:	200b883a 	mov	r5,r4
8110f290:	42000204 	addi	r8,r8,8
8110f294:	21000044 	addi	r4,r4,1
8110f298:	003d9706 	br	8110e8f8 <__reset+0xfb0ee8f8>
8110f29c:	d9001d04 	addi	r4,sp,116
8110f2a0:	00800084 	movi	r2,2
8110f2a4:	d9000015 	stw	r4,0(sp)
8110f2a8:	d8800115 	stw	r2,4(sp)
8110f2ac:	1809883a 	mov	r4,r3
8110f2b0:	d811883a 	mov	r8,sp
8110f2b4:	200b883a 	mov	r5,r4
8110f2b8:	42000204 	addi	r8,r8,8
8110f2bc:	21000044 	addi	r4,r4,1
8110f2c0:	003f4e06 	br	8110effc <__reset+0xfb0eeffc>
8110f2c4:	d8001d85 	stb	zero,118(sp)
8110f2c8:	48005016 	blt	r9,zero,8110f40c <___vfiprintf_internal_r+0x100c>
8110f2cc:	00ffdfc4 	movi	r3,-129
8110f2d0:	94c4b03a 	or	r2,r18,r19
8110f2d4:	a0e8703a 	and	r20,r20,r3
8110f2d8:	103d4426 	beq	r2,zero,8110e7ec <__reset+0xfb0ee7ec>
8110f2dc:	0039883a 	mov	fp,zero
8110f2e0:	d9002617 	ldw	r4,152(sp)
8110f2e4:	dd401a04 	addi	r21,sp,104
8110f2e8:	908003cc 	andi	r2,r18,15
8110f2ec:	9806973a 	slli	r3,r19,28
8110f2f0:	2085883a 	add	r2,r4,r2
8110f2f4:	9024d13a 	srli	r18,r18,4
8110f2f8:	10800003 	ldbu	r2,0(r2)
8110f2fc:	9826d13a 	srli	r19,r19,4
8110f300:	ad7fffc4 	addi	r21,r21,-1
8110f304:	1ca4b03a 	or	r18,r3,r18
8110f308:	a8800005 	stb	r2,0(r21)
8110f30c:	94c4b03a 	or	r2,r18,r19
8110f310:	103ff51e 	bne	r2,zero,8110f2e8 <__reset+0xfb0ef2e8>
8110f314:	003e5906 	br	8110ec7c <__reset+0xfb0eec7c>
8110f318:	d9402117 	ldw	r5,132(sp)
8110f31c:	d9002017 	ldw	r4,128(sp)
8110f320:	d9801a04 	addi	r6,sp,104
8110f324:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f328:	103f891e 	bne	r2,zero,8110f150 <__reset+0xfb0ef150>
8110f32c:	d8801c17 	ldw	r2,112(sp)
8110f330:	d811883a 	mov	r8,sp
8110f334:	003f9506 	br	8110f18c <__reset+0xfb0ef18c>
8110f338:	d9402117 	ldw	r5,132(sp)
8110f33c:	d9002017 	ldw	r4,128(sp)
8110f340:	d9801a04 	addi	r6,sp,104
8110f344:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f348:	103f811e 	bne	r2,zero,8110f150 <__reset+0xfb0ef150>
8110f34c:	d811883a 	mov	r8,sp
8110f350:	003ced06 	br	8110e708 <__reset+0xfb0ee708>
8110f354:	d9402117 	ldw	r5,132(sp)
8110f358:	d9002017 	ldw	r4,128(sp)
8110f35c:	d9801a04 	addi	r6,sp,104
8110f360:	da402c15 	stw	r9,176(sp)
8110f364:	db802a15 	stw	r14,168(sp)
8110f368:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f36c:	da402c17 	ldw	r9,176(sp)
8110f370:	db802a17 	ldw	r14,168(sp)
8110f374:	103f761e 	bne	r2,zero,8110f150 <__reset+0xfb0ef150>
8110f378:	d9401b17 	ldw	r5,108(sp)
8110f37c:	d8801c17 	ldw	r2,112(sp)
8110f380:	d811883a 	mov	r8,sp
8110f384:	29000044 	addi	r4,r5,1
8110f388:	003d5b06 	br	8110e8f8 <__reset+0xfb0ee8f8>
8110f38c:	d9402117 	ldw	r5,132(sp)
8110f390:	d9002017 	ldw	r4,128(sp)
8110f394:	d9801a04 	addi	r6,sp,104
8110f398:	da402c15 	stw	r9,176(sp)
8110f39c:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f3a0:	da402c17 	ldw	r9,176(sp)
8110f3a4:	103f6a1e 	bne	r2,zero,8110f150 <__reset+0xfb0ef150>
8110f3a8:	d9401b17 	ldw	r5,108(sp)
8110f3ac:	d8801c17 	ldw	r2,112(sp)
8110f3b0:	d811883a 	mov	r8,sp
8110f3b4:	29000044 	addi	r4,r5,1
8110f3b8:	003f1006 	br	8110effc <__reset+0xfb0eeffc>
8110f3bc:	1000c31e 	bne	r2,zero,8110f6cc <___vfiprintf_internal_r+0x12cc>
8110f3c0:	01000044 	movi	r4,1
8110f3c4:	000b883a 	mov	r5,zero
8110f3c8:	d811883a 	mov	r8,sp
8110f3cc:	003f0d06 	br	8110f004 <__reset+0xfb0ef004>
8110f3d0:	d9402117 	ldw	r5,132(sp)
8110f3d4:	d9002017 	ldw	r4,128(sp)
8110f3d8:	d9801a04 	addi	r6,sp,104
8110f3dc:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f3e0:	103f5b1e 	bne	r2,zero,8110f150 <__reset+0xfb0ef150>
8110f3e4:	d9001b17 	ldw	r4,108(sp)
8110f3e8:	d8801c17 	ldw	r2,112(sp)
8110f3ec:	d811883a 	mov	r8,sp
8110f3f0:	21000044 	addi	r4,r4,1
8110f3f4:	003d8006 	br	8110e9f8 <__reset+0xfb0ee9f8>
8110f3f8:	012044b4 	movhi	r4,33042
8110f3fc:	2124fd04 	addi	r4,r4,-27660
8110f400:	d9002615 	stw	r4,152(sp)
8110f404:	d8c02215 	stw	r3,136(sp)
8110f408:	1029883a 	mov	r20,r2
8110f40c:	94c4b03a 	or	r2,r18,r19
8110f410:	103fb21e 	bne	r2,zero,8110f2dc <__reset+0xfb0ef2dc>
8110f414:	0039883a 	mov	fp,zero
8110f418:	00800084 	movi	r2,2
8110f41c:	003e6b06 	br	8110edcc <__reset+0xfb0eedcc>
8110f420:	da802217 	ldw	r10,136(sp)
8110f424:	d8001d85 	stb	zero,118(sp)
8110f428:	0027883a 	mov	r19,zero
8110f42c:	50800104 	addi	r2,r10,4
8110f430:	54800017 	ldw	r18,0(r10)
8110f434:	483e6016 	blt	r9,zero,8110edb8 <__reset+0xfb0eedb8>
8110f438:	00ffdfc4 	movi	r3,-129
8110f43c:	d8802215 	stw	r2,136(sp)
8110f440:	a0e8703a 	and	r20,r20,r3
8110f444:	0039883a 	mov	fp,zero
8110f448:	903ebb26 	beq	r18,zero,8110ef38 <__reset+0xfb0eef38>
8110f44c:	00800244 	movi	r2,9
8110f450:	14bdee36 	bltu	r2,r18,8110ec0c <__reset+0xfb0eec0c>
8110f454:	003eba06 	br	8110ef40 <__reset+0xfb0eef40>
8110f458:	00800c04 	movi	r2,48
8110f45c:	d8c01d45 	stb	r3,117(sp)
8110f460:	d8801d05 	stb	r2,116(sp)
8110f464:	d8001d85 	stb	zero,118(sp)
8110f468:	a0c00094 	ori	r3,r20,2
8110f46c:	4800a916 	blt	r9,zero,8110f714 <___vfiprintf_internal_r+0x1314>
8110f470:	00bfdfc4 	movi	r2,-129
8110f474:	a096703a 	and	r11,r20,r2
8110f478:	5d000094 	ori	r20,r11,2
8110f47c:	0039883a 	mov	fp,zero
8110f480:	003f9706 	br	8110f2e0 <__reset+0xfb0ef2e0>
8110f484:	8025883a 	mov	r18,r16
8110f488:	003c2e06 	br	8110e544 <__reset+0xfb0ee544>
8110f48c:	00a044b4 	movhi	r2,33042
8110f490:	10a4fd04 	addi	r2,r2,-27660
8110f494:	0039883a 	mov	fp,zero
8110f498:	d8802615 	stw	r2,152(sp)
8110f49c:	003f9006 	br	8110f2e0 <__reset+0xfb0ef2e0>
8110f4a0:	04a5c83a 	sub	r18,zero,r18
8110f4a4:	07000b44 	movi	fp,45
8110f4a8:	9004c03a 	cmpne	r2,r18,zero
8110f4ac:	04e7c83a 	sub	r19,zero,r19
8110f4b0:	df001d85 	stb	fp,118(sp)
8110f4b4:	98a7c83a 	sub	r19,r19,r2
8110f4b8:	48009f16 	blt	r9,zero,8110f738 <___vfiprintf_internal_r+0x1338>
8110f4bc:	00bfdfc4 	movi	r2,-129
8110f4c0:	a0a8703a 	and	r20,r20,r2
8110f4c4:	003dd006 	br	8110ec08 <__reset+0xfb0eec08>
8110f4c8:	70004c26 	beq	r14,zero,8110f5fc <___vfiprintf_internal_r+0x11fc>
8110f4cc:	00800084 	movi	r2,2
8110f4d0:	d8c01d04 	addi	r3,sp,116
8110f4d4:	d8c00015 	stw	r3,0(sp)
8110f4d8:	d8800115 	stw	r2,4(sp)
8110f4dc:	01000044 	movi	r4,1
8110f4e0:	d811883a 	mov	r8,sp
8110f4e4:	003f7306 	br	8110f2b4 <__reset+0xfb0ef2b4>
8110f4e8:	a080100c 	andi	r2,r20,64
8110f4ec:	da802217 	ldw	r10,136(sp)
8110f4f0:	103e0626 	beq	r2,zero,8110ed0c <__reset+0xfb0eed0c>
8110f4f4:	5480000f 	ldh	r18,0(r10)
8110f4f8:	52800104 	addi	r10,r10,4
8110f4fc:	da802215 	stw	r10,136(sp)
8110f500:	9027d7fa 	srai	r19,r18,31
8110f504:	9805883a 	mov	r2,r19
8110f508:	003db806 	br	8110ebec <__reset+0xfb0eebec>
8110f50c:	a080040c 	andi	r2,r20,16
8110f510:	1000091e 	bne	r2,zero,8110f538 <___vfiprintf_internal_r+0x1138>
8110f514:	a2c0100c 	andi	r11,r20,64
8110f518:	58000726 	beq	r11,zero,8110f538 <___vfiprintf_internal_r+0x1138>
8110f51c:	da802217 	ldw	r10,136(sp)
8110f520:	50800017 	ldw	r2,0(r10)
8110f524:	52800104 	addi	r10,r10,4
8110f528:	da802215 	stw	r10,136(sp)
8110f52c:	da802317 	ldw	r10,140(sp)
8110f530:	1280000d 	sth	r10,0(r2)
8110f534:	003be706 	br	8110e4d4 <__reset+0xfb0ee4d4>
8110f538:	da802217 	ldw	r10,136(sp)
8110f53c:	50800017 	ldw	r2,0(r10)
8110f540:	52800104 	addi	r10,r10,4
8110f544:	da802215 	stw	r10,136(sp)
8110f548:	da802317 	ldw	r10,140(sp)
8110f54c:	12800015 	stw	r10,0(r2)
8110f550:	003be006 	br	8110e4d4 <__reset+0xfb0ee4d4>
8110f554:	a080100c 	andi	r2,r20,64
8110f558:	da802217 	ldw	r10,136(sp)
8110f55c:	10003026 	beq	r2,zero,8110f620 <___vfiprintf_internal_r+0x1220>
8110f560:	5480000b 	ldhu	r18,0(r10)
8110f564:	52800104 	addi	r10,r10,4
8110f568:	0027883a 	mov	r19,zero
8110f56c:	da802215 	stw	r10,136(sp)
8110f570:	003d8006 	br	8110eb74 <__reset+0xfb0eeb74>
8110f574:	80c00007 	ldb	r3,0(r16)
8110f578:	003c0006 	br	8110e57c <__reset+0xfb0ee57c>
8110f57c:	a080100c 	andi	r2,r20,64
8110f580:	d8001d85 	stb	zero,118(sp)
8110f584:	da802217 	ldw	r10,136(sp)
8110f588:	1000201e 	bne	r2,zero,8110f60c <___vfiprintf_internal_r+0x120c>
8110f58c:	50800104 	addi	r2,r10,4
8110f590:	54800017 	ldw	r18,0(r10)
8110f594:	0027883a 	mov	r19,zero
8110f598:	483def0e 	bge	r9,zero,8110ed58 <__reset+0xfb0eed58>
8110f59c:	94c6b03a 	or	r3,r18,r19
8110f5a0:	d8802215 	stw	r2,136(sp)
8110f5a4:	183d4e1e 	bne	r3,zero,8110eae0 <__reset+0xfb0eeae0>
8110f5a8:	0039883a 	mov	fp,zero
8110f5ac:	0005883a 	mov	r2,zero
8110f5b0:	003e0606 	br	8110edcc <__reset+0xfb0eedcc>
8110f5b4:	d9402117 	ldw	r5,132(sp)
8110f5b8:	d9002017 	ldw	r4,128(sp)
8110f5bc:	d9801a04 	addi	r6,sp,104
8110f5c0:	da402c15 	stw	r9,176(sp)
8110f5c4:	db802a15 	stw	r14,168(sp)
8110f5c8:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f5cc:	da402c17 	ldw	r9,176(sp)
8110f5d0:	db802a17 	ldw	r14,168(sp)
8110f5d4:	103ede1e 	bne	r2,zero,8110f150 <__reset+0xfb0ef150>
8110f5d8:	d9401b17 	ldw	r5,108(sp)
8110f5dc:	d8801c17 	ldw	r2,112(sp)
8110f5e0:	d811883a 	mov	r8,sp
8110f5e4:	29000044 	addi	r4,r5,1
8110f5e8:	003e7406 	br	8110efbc <__reset+0xfb0eefbc>
8110f5ec:	00bfffc4 	movi	r2,-1
8110f5f0:	003c5806 	br	8110e754 <__reset+0xfb0ee754>
8110f5f4:	d811883a 	mov	r8,sp
8110f5f8:	003ee806 	br	8110f19c <__reset+0xfb0ef19c>
8110f5fc:	000b883a 	mov	r5,zero
8110f600:	01000044 	movi	r4,1
8110f604:	d811883a 	mov	r8,sp
8110f608:	003e7c06 	br	8110effc <__reset+0xfb0eeffc>
8110f60c:	50800104 	addi	r2,r10,4
8110f610:	5480000b 	ldhu	r18,0(r10)
8110f614:	0027883a 	mov	r19,zero
8110f618:	483dcf0e 	bge	r9,zero,8110ed58 <__reset+0xfb0eed58>
8110f61c:	003fdf06 	br	8110f59c <__reset+0xfb0ef59c>
8110f620:	54800017 	ldw	r18,0(r10)
8110f624:	52800104 	addi	r10,r10,4
8110f628:	0027883a 	mov	r19,zero
8110f62c:	da802215 	stw	r10,136(sp)
8110f630:	003d5006 	br	8110eb74 <__reset+0xfb0eeb74>
8110f634:	50800104 	addi	r2,r10,4
8110f638:	5480000b 	ldhu	r18,0(r10)
8110f63c:	0027883a 	mov	r19,zero
8110f640:	483f7d0e 	bge	r9,zero,8110f438 <__reset+0xfb0ef438>
8110f644:	003ddc06 	br	8110edb8 <__reset+0xfb0eedb8>
8110f648:	d8c02215 	stw	r3,136(sp)
8110f64c:	0039883a 	mov	fp,zero
8110f650:	003ddb06 	br	8110edc0 <__reset+0xfb0eedc0>
8110f654:	02a044b4 	movhi	r10,33042
8110f658:	52a55e04 	addi	r10,r10,-27272
8110f65c:	da802415 	stw	r10,144(sp)
8110f660:	003e8306 	br	8110f070 <__reset+0xfb0ef070>
8110f664:	d8801c17 	ldw	r2,112(sp)
8110f668:	dd002117 	ldw	r20,132(sp)
8110f66c:	103eb926 	beq	r2,zero,8110f154 <__reset+0xfb0ef154>
8110f670:	d9002017 	ldw	r4,128(sp)
8110f674:	d9801a04 	addi	r6,sp,104
8110f678:	a00b883a 	mov	r5,r20
8110f67c:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f680:	003eb406 	br	8110f154 <__reset+0xfb0ef154>
8110f684:	80c00043 	ldbu	r3,1(r16)
8110f688:	a5000814 	ori	r20,r20,32
8110f68c:	84000044 	addi	r16,r16,1
8110f690:	18c03fcc 	andi	r3,r3,255
8110f694:	18c0201c 	xori	r3,r3,128
8110f698:	18ffe004 	addi	r3,r3,-128
8110f69c:	003bb706 	br	8110e57c <__reset+0xfb0ee57c>
8110f6a0:	a809883a 	mov	r4,r21
8110f6a4:	d8c02a15 	stw	r3,168(sp)
8110f6a8:	da002b15 	stw	r8,172(sp)
8110f6ac:	1106d340 	call	81106d34 <strlen>
8110f6b0:	d8c02a17 	ldw	r3,168(sp)
8110f6b4:	1027883a 	mov	r19,r2
8110f6b8:	df001d83 	ldbu	fp,118(sp)
8110f6bc:	d8c02215 	stw	r3,136(sp)
8110f6c0:	0013883a 	mov	r9,zero
8110f6c4:	da002b17 	ldw	r8,172(sp)
8110f6c8:	003c4d06 	br	8110e800 <__reset+0xfb0ee800>
8110f6cc:	d9402117 	ldw	r5,132(sp)
8110f6d0:	d9002017 	ldw	r4,128(sp)
8110f6d4:	d9801a04 	addi	r6,sp,104
8110f6d8:	da402c15 	stw	r9,176(sp)
8110f6dc:	110e2ec0 	call	8110e2ec <__sprint_r.part.0>
8110f6e0:	da402c17 	ldw	r9,176(sp)
8110f6e4:	103e9a1e 	bne	r2,zero,8110f150 <__reset+0xfb0ef150>
8110f6e8:	d9401b17 	ldw	r5,108(sp)
8110f6ec:	d8801c17 	ldw	r2,112(sp)
8110f6f0:	d811883a 	mov	r8,sp
8110f6f4:	29000044 	addi	r4,r5,1
8110f6f8:	003e4206 	br	8110f004 <__reset+0xfb0ef004>
8110f6fc:	d9401b17 	ldw	r5,108(sp)
8110f700:	012044b4 	movhi	r4,33042
8110f704:	21256204 	addi	r4,r4,-27256
8110f708:	d9002415 	stw	r4,144(sp)
8110f70c:	29400044 	addi	r5,r5,1
8110f710:	003c6d06 	br	8110e8c8 <__reset+0xfb0ee8c8>
8110f714:	0039883a 	mov	fp,zero
8110f718:	00800084 	movi	r2,2
8110f71c:	10803fcc 	andi	r2,r2,255
8110f720:	01000044 	movi	r4,1
8110f724:	11001e26 	beq	r2,r4,8110f7a0 <___vfiprintf_internal_r+0x13a0>
8110f728:	01000084 	movi	r4,2
8110f72c:	11001e1e 	bne	r2,r4,8110f7a8 <___vfiprintf_internal_r+0x13a8>
8110f730:	1829883a 	mov	r20,r3
8110f734:	003eea06 	br	8110f2e0 <__reset+0xfb0ef2e0>
8110f738:	a007883a 	mov	r3,r20
8110f73c:	00800044 	movi	r2,1
8110f740:	003ff606 	br	8110f71c <__reset+0xfb0ef71c>
8110f744:	00800184 	movi	r2,6
8110f748:	1240012e 	bgeu	r2,r9,8110f750 <___vfiprintf_internal_r+0x1350>
8110f74c:	1013883a 	mov	r9,r2
8110f750:	4827883a 	mov	r19,r9
8110f754:	4825883a 	mov	r18,r9
8110f758:	48001516 	blt	r9,zero,8110f7b0 <___vfiprintf_internal_r+0x13b0>
8110f75c:	056044b4 	movhi	r21,33042
8110f760:	d8c02215 	stw	r3,136(sp)
8110f764:	ad650204 	addi	r21,r21,-27640
8110f768:	003d1406 	br	8110ebbc <__reset+0xfb0eebbc>
8110f76c:	02a044b4 	movhi	r10,33042
8110f770:	52a55e04 	addi	r10,r10,-27272
8110f774:	da802415 	stw	r10,144(sp)
8110f778:	200d883a 	mov	r6,r4
8110f77c:	003c9106 	br	8110e9c4 <__reset+0xfb0ee9c4>
8110f780:	5021883a 	mov	r16,r10
8110f784:	0013883a 	mov	r9,zero
8110f788:	003b7d06 	br	8110e580 <__reset+0xfb0ee580>
8110f78c:	4827883a 	mov	r19,r9
8110f790:	df001d83 	ldbu	fp,118(sp)
8110f794:	d8c02215 	stw	r3,136(sp)
8110f798:	0013883a 	mov	r9,zero
8110f79c:	003c1806 	br	8110e800 <__reset+0xfb0ee800>
8110f7a0:	1829883a 	mov	r20,r3
8110f7a4:	003d1806 	br	8110ec08 <__reset+0xfb0eec08>
8110f7a8:	1829883a 	mov	r20,r3
8110f7ac:	003ccd06 	br	8110eae4 <__reset+0xfb0eeae4>
8110f7b0:	0025883a 	mov	r18,zero
8110f7b4:	003fe906 	br	8110f75c <__reset+0xfb0ef75c>
8110f7b8:	d8802217 	ldw	r2,136(sp)
8110f7bc:	80c00043 	ldbu	r3,1(r16)
8110f7c0:	5021883a 	mov	r16,r10
8110f7c4:	12400017 	ldw	r9,0(r2)
8110f7c8:	10800104 	addi	r2,r2,4
8110f7cc:	d8802215 	stw	r2,136(sp)
8110f7d0:	483faf0e 	bge	r9,zero,8110f690 <__reset+0xfb0ef690>
8110f7d4:	18c03fcc 	andi	r3,r3,255
8110f7d8:	18c0201c 	xori	r3,r3,128
8110f7dc:	027fffc4 	movi	r9,-1
8110f7e0:	18ffe004 	addi	r3,r3,-128
8110f7e4:	003b6506 	br	8110e57c <__reset+0xfb0ee57c>
8110f7e8:	d9c01d85 	stb	r7,118(sp)
8110f7ec:	003ca006 	br	8110ea70 <__reset+0xfb0eea70>
8110f7f0:	d9c01d85 	stb	r7,118(sp)
8110f7f4:	003cad06 	br	8110eaac <__reset+0xfb0eeaac>
8110f7f8:	d9c01d85 	stb	r7,118(sp)
8110f7fc:	003d7d06 	br	8110edf4 <__reset+0xfb0eedf4>
8110f800:	d9c01d85 	stb	r7,118(sp)
8110f804:	003d5f06 	br	8110ed84 <__reset+0xfb0eed84>
8110f808:	a080004c 	andi	r2,r20,1
8110f80c:	0039883a 	mov	fp,zero
8110f810:	10000526 	beq	r2,zero,8110f828 <___vfiprintf_internal_r+0x1428>
8110f814:	00800c04 	movi	r2,48
8110f818:	d88019c5 	stb	r2,103(sp)
8110f81c:	dcc02717 	ldw	r19,156(sp)
8110f820:	dd4019c4 	addi	r21,sp,103
8110f824:	003bf606 	br	8110e800 <__reset+0xfb0ee800>
8110f828:	0027883a 	mov	r19,zero
8110f82c:	dd401a04 	addi	r21,sp,104
8110f830:	003bf306 	br	8110e800 <__reset+0xfb0ee800>
8110f834:	d9c01d85 	stb	r7,118(sp)
8110f838:	003dc806 	br	8110ef5c <__reset+0xfb0eef5c>
8110f83c:	d9c01d85 	stb	r7,118(sp)
8110f840:	003d3a06 	br	8110ed2c <__reset+0xfb0eed2c>
8110f844:	d9c01d85 	stb	r7,118(sp)
8110f848:	003d2a06 	br	8110ecf4 <__reset+0xfb0eecf4>
8110f84c:	d9c01d85 	stb	r7,118(sp)
8110f850:	003cde06 	br	8110ebcc <__reset+0xfb0eebcc>
8110f854:	d9c01d85 	stb	r7,118(sp)
8110f858:	003cbc06 	br	8110eb4c <__reset+0xfb0eeb4c>

8110f85c <__vfiprintf_internal>:
8110f85c:	00a044b4 	movhi	r2,33042
8110f860:	10acfa04 	addi	r2,r2,-19480
8110f864:	300f883a 	mov	r7,r6
8110f868:	280d883a 	mov	r6,r5
8110f86c:	200b883a 	mov	r5,r4
8110f870:	11000017 	ldw	r4,0(r2)
8110f874:	110e4001 	jmpi	8110e400 <___vfiprintf_internal_r>

8110f878 <__sbprintf>:
8110f878:	2880030b 	ldhu	r2,12(r5)
8110f87c:	2ac01917 	ldw	r11,100(r5)
8110f880:	2a80038b 	ldhu	r10,14(r5)
8110f884:	2a400717 	ldw	r9,28(r5)
8110f888:	2a000917 	ldw	r8,36(r5)
8110f88c:	defee204 	addi	sp,sp,-1144
8110f890:	00c10004 	movi	r3,1024
8110f894:	dc011a15 	stw	r16,1128(sp)
8110f898:	10bfff4c 	andi	r2,r2,65533
8110f89c:	2821883a 	mov	r16,r5
8110f8a0:	d8cb883a 	add	r5,sp,r3
8110f8a4:	dc811c15 	stw	r18,1136(sp)
8110f8a8:	dc411b15 	stw	r17,1132(sp)
8110f8ac:	dfc11d15 	stw	ra,1140(sp)
8110f8b0:	2025883a 	mov	r18,r4
8110f8b4:	d881030d 	sth	r2,1036(sp)
8110f8b8:	dac11915 	stw	r11,1124(sp)
8110f8bc:	da81038d 	sth	r10,1038(sp)
8110f8c0:	da410715 	stw	r9,1052(sp)
8110f8c4:	da010915 	stw	r8,1060(sp)
8110f8c8:	dec10015 	stw	sp,1024(sp)
8110f8cc:	dec10415 	stw	sp,1040(sp)
8110f8d0:	d8c10215 	stw	r3,1032(sp)
8110f8d4:	d8c10515 	stw	r3,1044(sp)
8110f8d8:	d8010615 	stw	zero,1048(sp)
8110f8dc:	110e4000 	call	8110e400 <___vfiprintf_internal_r>
8110f8e0:	1023883a 	mov	r17,r2
8110f8e4:	10000416 	blt	r2,zero,8110f8f8 <__sbprintf+0x80>
8110f8e8:	d9410004 	addi	r5,sp,1024
8110f8ec:	9009883a 	mov	r4,r18
8110f8f0:	110ac940 	call	8110ac94 <_fflush_r>
8110f8f4:	10000d1e 	bne	r2,zero,8110f92c <__sbprintf+0xb4>
8110f8f8:	d881030b 	ldhu	r2,1036(sp)
8110f8fc:	1080100c 	andi	r2,r2,64
8110f900:	10000326 	beq	r2,zero,8110f910 <__sbprintf+0x98>
8110f904:	8080030b 	ldhu	r2,12(r16)
8110f908:	10801014 	ori	r2,r2,64
8110f90c:	8080030d 	sth	r2,12(r16)
8110f910:	8805883a 	mov	r2,r17
8110f914:	dfc11d17 	ldw	ra,1140(sp)
8110f918:	dc811c17 	ldw	r18,1136(sp)
8110f91c:	dc411b17 	ldw	r17,1132(sp)
8110f920:	dc011a17 	ldw	r16,1128(sp)
8110f924:	dec11e04 	addi	sp,sp,1144
8110f928:	f800283a 	ret
8110f92c:	047fffc4 	movi	r17,-1
8110f930:	003ff106 	br	8110f8f8 <__reset+0xfb0ef8f8>

8110f934 <__swbuf_r>:
8110f934:	defffb04 	addi	sp,sp,-20
8110f938:	dcc00315 	stw	r19,12(sp)
8110f93c:	dc800215 	stw	r18,8(sp)
8110f940:	dc000015 	stw	r16,0(sp)
8110f944:	dfc00415 	stw	ra,16(sp)
8110f948:	dc400115 	stw	r17,4(sp)
8110f94c:	2025883a 	mov	r18,r4
8110f950:	2827883a 	mov	r19,r5
8110f954:	3021883a 	mov	r16,r6
8110f958:	20000226 	beq	r4,zero,8110f964 <__swbuf_r+0x30>
8110f95c:	20800e17 	ldw	r2,56(r4)
8110f960:	10004226 	beq	r2,zero,8110fa6c <__swbuf_r+0x138>
8110f964:	80800617 	ldw	r2,24(r16)
8110f968:	8100030b 	ldhu	r4,12(r16)
8110f96c:	80800215 	stw	r2,8(r16)
8110f970:	2080020c 	andi	r2,r4,8
8110f974:	10003626 	beq	r2,zero,8110fa50 <__swbuf_r+0x11c>
8110f978:	80c00417 	ldw	r3,16(r16)
8110f97c:	18003426 	beq	r3,zero,8110fa50 <__swbuf_r+0x11c>
8110f980:	2088000c 	andi	r2,r4,8192
8110f984:	9c403fcc 	andi	r17,r19,255
8110f988:	10001a26 	beq	r2,zero,8110f9f4 <__swbuf_r+0xc0>
8110f98c:	80800017 	ldw	r2,0(r16)
8110f990:	81000517 	ldw	r4,20(r16)
8110f994:	10c7c83a 	sub	r3,r2,r3
8110f998:	1900200e 	bge	r3,r4,8110fa1c <__swbuf_r+0xe8>
8110f99c:	18c00044 	addi	r3,r3,1
8110f9a0:	81000217 	ldw	r4,8(r16)
8110f9a4:	11400044 	addi	r5,r2,1
8110f9a8:	81400015 	stw	r5,0(r16)
8110f9ac:	213fffc4 	addi	r4,r4,-1
8110f9b0:	81000215 	stw	r4,8(r16)
8110f9b4:	14c00005 	stb	r19,0(r2)
8110f9b8:	80800517 	ldw	r2,20(r16)
8110f9bc:	10c01e26 	beq	r2,r3,8110fa38 <__swbuf_r+0x104>
8110f9c0:	8080030b 	ldhu	r2,12(r16)
8110f9c4:	1080004c 	andi	r2,r2,1
8110f9c8:	10000226 	beq	r2,zero,8110f9d4 <__swbuf_r+0xa0>
8110f9cc:	00800284 	movi	r2,10
8110f9d0:	88801926 	beq	r17,r2,8110fa38 <__swbuf_r+0x104>
8110f9d4:	8805883a 	mov	r2,r17
8110f9d8:	dfc00417 	ldw	ra,16(sp)
8110f9dc:	dcc00317 	ldw	r19,12(sp)
8110f9e0:	dc800217 	ldw	r18,8(sp)
8110f9e4:	dc400117 	ldw	r17,4(sp)
8110f9e8:	dc000017 	ldw	r16,0(sp)
8110f9ec:	dec00504 	addi	sp,sp,20
8110f9f0:	f800283a 	ret
8110f9f4:	81401917 	ldw	r5,100(r16)
8110f9f8:	00b7ffc4 	movi	r2,-8193
8110f9fc:	21080014 	ori	r4,r4,8192
8110fa00:	2884703a 	and	r2,r5,r2
8110fa04:	80801915 	stw	r2,100(r16)
8110fa08:	80800017 	ldw	r2,0(r16)
8110fa0c:	8100030d 	sth	r4,12(r16)
8110fa10:	81000517 	ldw	r4,20(r16)
8110fa14:	10c7c83a 	sub	r3,r2,r3
8110fa18:	193fe016 	blt	r3,r4,8110f99c <__reset+0xfb0ef99c>
8110fa1c:	800b883a 	mov	r5,r16
8110fa20:	9009883a 	mov	r4,r18
8110fa24:	110ac940 	call	8110ac94 <_fflush_r>
8110fa28:	1000071e 	bne	r2,zero,8110fa48 <__swbuf_r+0x114>
8110fa2c:	80800017 	ldw	r2,0(r16)
8110fa30:	00c00044 	movi	r3,1
8110fa34:	003fda06 	br	8110f9a0 <__reset+0xfb0ef9a0>
8110fa38:	800b883a 	mov	r5,r16
8110fa3c:	9009883a 	mov	r4,r18
8110fa40:	110ac940 	call	8110ac94 <_fflush_r>
8110fa44:	103fe326 	beq	r2,zero,8110f9d4 <__reset+0xfb0ef9d4>
8110fa48:	00bfffc4 	movi	r2,-1
8110fa4c:	003fe206 	br	8110f9d8 <__reset+0xfb0ef9d8>
8110fa50:	800b883a 	mov	r5,r16
8110fa54:	9009883a 	mov	r4,r18
8110fa58:	110909c0 	call	8110909c <__swsetup_r>
8110fa5c:	103ffa1e 	bne	r2,zero,8110fa48 <__reset+0xfb0efa48>
8110fa60:	8100030b 	ldhu	r4,12(r16)
8110fa64:	80c00417 	ldw	r3,16(r16)
8110fa68:	003fc506 	br	8110f980 <__reset+0xfb0ef980>
8110fa6c:	110b0700 	call	8110b070 <__sinit>
8110fa70:	003fbc06 	br	8110f964 <__reset+0xfb0ef964>

8110fa74 <__swbuf>:
8110fa74:	00a044b4 	movhi	r2,33042
8110fa78:	10acfa04 	addi	r2,r2,-19480
8110fa7c:	280d883a 	mov	r6,r5
8110fa80:	200b883a 	mov	r5,r4
8110fa84:	11000017 	ldw	r4,0(r2)
8110fa88:	110f9341 	jmpi	8110f934 <__swbuf_r>

8110fa8c <_write_r>:
8110fa8c:	defffd04 	addi	sp,sp,-12
8110fa90:	2805883a 	mov	r2,r5
8110fa94:	dc000015 	stw	r16,0(sp)
8110fa98:	042044b4 	movhi	r16,33042
8110fa9c:	dc400115 	stw	r17,4(sp)
8110faa0:	300b883a 	mov	r5,r6
8110faa4:	842d1804 	addi	r16,r16,-19360
8110faa8:	2023883a 	mov	r17,r4
8110faac:	380d883a 	mov	r6,r7
8110fab0:	1009883a 	mov	r4,r2
8110fab4:	dfc00215 	stw	ra,8(sp)
8110fab8:	80000015 	stw	zero,0(r16)
8110fabc:	11135580 	call	81113558 <write>
8110fac0:	00ffffc4 	movi	r3,-1
8110fac4:	10c00526 	beq	r2,r3,8110fadc <_write_r+0x50>
8110fac8:	dfc00217 	ldw	ra,8(sp)
8110facc:	dc400117 	ldw	r17,4(sp)
8110fad0:	dc000017 	ldw	r16,0(sp)
8110fad4:	dec00304 	addi	sp,sp,12
8110fad8:	f800283a 	ret
8110fadc:	80c00017 	ldw	r3,0(r16)
8110fae0:	183ff926 	beq	r3,zero,8110fac8 <__reset+0xfb0efac8>
8110fae4:	88c00015 	stw	r3,0(r17)
8110fae8:	003ff706 	br	8110fac8 <__reset+0xfb0efac8>

8110faec <_close_r>:
8110faec:	defffd04 	addi	sp,sp,-12
8110faf0:	dc000015 	stw	r16,0(sp)
8110faf4:	042044b4 	movhi	r16,33042
8110faf8:	dc400115 	stw	r17,4(sp)
8110fafc:	842d1804 	addi	r16,r16,-19360
8110fb00:	2023883a 	mov	r17,r4
8110fb04:	2809883a 	mov	r4,r5
8110fb08:	dfc00215 	stw	ra,8(sp)
8110fb0c:	80000015 	stw	zero,0(r16)
8110fb10:	1112c400 	call	81112c40 <close>
8110fb14:	00ffffc4 	movi	r3,-1
8110fb18:	10c00526 	beq	r2,r3,8110fb30 <_close_r+0x44>
8110fb1c:	dfc00217 	ldw	ra,8(sp)
8110fb20:	dc400117 	ldw	r17,4(sp)
8110fb24:	dc000017 	ldw	r16,0(sp)
8110fb28:	dec00304 	addi	sp,sp,12
8110fb2c:	f800283a 	ret
8110fb30:	80c00017 	ldw	r3,0(r16)
8110fb34:	183ff926 	beq	r3,zero,8110fb1c <__reset+0xfb0efb1c>
8110fb38:	88c00015 	stw	r3,0(r17)
8110fb3c:	003ff706 	br	8110fb1c <__reset+0xfb0efb1c>

8110fb40 <_calloc_r>:
8110fb40:	298b383a 	mul	r5,r5,r6
8110fb44:	defffe04 	addi	sp,sp,-8
8110fb48:	dfc00115 	stw	ra,4(sp)
8110fb4c:	dc000015 	stw	r16,0(sp)
8110fb50:	110bdd00 	call	8110bdd0 <_malloc_r>
8110fb54:	10002926 	beq	r2,zero,8110fbfc <_calloc_r+0xbc>
8110fb58:	11bfff17 	ldw	r6,-4(r2)
8110fb5c:	1021883a 	mov	r16,r2
8110fb60:	00bfff04 	movi	r2,-4
8110fb64:	308c703a 	and	r6,r6,r2
8110fb68:	00c00904 	movi	r3,36
8110fb6c:	308d883a 	add	r6,r6,r2
8110fb70:	19801636 	bltu	r3,r6,8110fbcc <_calloc_r+0x8c>
8110fb74:	008004c4 	movi	r2,19
8110fb78:	11800b2e 	bgeu	r2,r6,8110fba8 <_calloc_r+0x68>
8110fb7c:	80000015 	stw	zero,0(r16)
8110fb80:	80000115 	stw	zero,4(r16)
8110fb84:	008006c4 	movi	r2,27
8110fb88:	11801a2e 	bgeu	r2,r6,8110fbf4 <_calloc_r+0xb4>
8110fb8c:	80000215 	stw	zero,8(r16)
8110fb90:	80000315 	stw	zero,12(r16)
8110fb94:	30c0151e 	bne	r6,r3,8110fbec <_calloc_r+0xac>
8110fb98:	80000415 	stw	zero,16(r16)
8110fb9c:	80800604 	addi	r2,r16,24
8110fba0:	80000515 	stw	zero,20(r16)
8110fba4:	00000106 	br	8110fbac <_calloc_r+0x6c>
8110fba8:	8005883a 	mov	r2,r16
8110fbac:	10000015 	stw	zero,0(r2)
8110fbb0:	10000115 	stw	zero,4(r2)
8110fbb4:	10000215 	stw	zero,8(r2)
8110fbb8:	8005883a 	mov	r2,r16
8110fbbc:	dfc00117 	ldw	ra,4(sp)
8110fbc0:	dc000017 	ldw	r16,0(sp)
8110fbc4:	dec00204 	addi	sp,sp,8
8110fbc8:	f800283a 	ret
8110fbcc:	000b883a 	mov	r5,zero
8110fbd0:	8009883a 	mov	r4,r16
8110fbd4:	110c81c0 	call	8110c81c <memset>
8110fbd8:	8005883a 	mov	r2,r16
8110fbdc:	dfc00117 	ldw	ra,4(sp)
8110fbe0:	dc000017 	ldw	r16,0(sp)
8110fbe4:	dec00204 	addi	sp,sp,8
8110fbe8:	f800283a 	ret
8110fbec:	80800404 	addi	r2,r16,16
8110fbf0:	003fee06 	br	8110fbac <__reset+0xfb0efbac>
8110fbf4:	80800204 	addi	r2,r16,8
8110fbf8:	003fec06 	br	8110fbac <__reset+0xfb0efbac>
8110fbfc:	0005883a 	mov	r2,zero
8110fc00:	003fee06 	br	8110fbbc <__reset+0xfb0efbbc>

8110fc04 <_fclose_r>:
8110fc04:	28003926 	beq	r5,zero,8110fcec <_fclose_r+0xe8>
8110fc08:	defffc04 	addi	sp,sp,-16
8110fc0c:	dc400115 	stw	r17,4(sp)
8110fc10:	dc000015 	stw	r16,0(sp)
8110fc14:	dfc00315 	stw	ra,12(sp)
8110fc18:	dc800215 	stw	r18,8(sp)
8110fc1c:	2023883a 	mov	r17,r4
8110fc20:	2821883a 	mov	r16,r5
8110fc24:	20000226 	beq	r4,zero,8110fc30 <_fclose_r+0x2c>
8110fc28:	20800e17 	ldw	r2,56(r4)
8110fc2c:	10002726 	beq	r2,zero,8110fccc <_fclose_r+0xc8>
8110fc30:	8080030f 	ldh	r2,12(r16)
8110fc34:	1000071e 	bne	r2,zero,8110fc54 <_fclose_r+0x50>
8110fc38:	0005883a 	mov	r2,zero
8110fc3c:	dfc00317 	ldw	ra,12(sp)
8110fc40:	dc800217 	ldw	r18,8(sp)
8110fc44:	dc400117 	ldw	r17,4(sp)
8110fc48:	dc000017 	ldw	r16,0(sp)
8110fc4c:	dec00404 	addi	sp,sp,16
8110fc50:	f800283a 	ret
8110fc54:	800b883a 	mov	r5,r16
8110fc58:	8809883a 	mov	r4,r17
8110fc5c:	110aa780 	call	8110aa78 <__sflush_r>
8110fc60:	1025883a 	mov	r18,r2
8110fc64:	80800b17 	ldw	r2,44(r16)
8110fc68:	10000426 	beq	r2,zero,8110fc7c <_fclose_r+0x78>
8110fc6c:	81400717 	ldw	r5,28(r16)
8110fc70:	8809883a 	mov	r4,r17
8110fc74:	103ee83a 	callr	r2
8110fc78:	10001616 	blt	r2,zero,8110fcd4 <_fclose_r+0xd0>
8110fc7c:	8080030b 	ldhu	r2,12(r16)
8110fc80:	1080200c 	andi	r2,r2,128
8110fc84:	1000151e 	bne	r2,zero,8110fcdc <_fclose_r+0xd8>
8110fc88:	81400c17 	ldw	r5,48(r16)
8110fc8c:	28000526 	beq	r5,zero,8110fca4 <_fclose_r+0xa0>
8110fc90:	80801004 	addi	r2,r16,64
8110fc94:	28800226 	beq	r5,r2,8110fca0 <_fclose_r+0x9c>
8110fc98:	8809883a 	mov	r4,r17
8110fc9c:	110b1e40 	call	8110b1e4 <_free_r>
8110fca0:	80000c15 	stw	zero,48(r16)
8110fca4:	81401117 	ldw	r5,68(r16)
8110fca8:	28000326 	beq	r5,zero,8110fcb8 <_fclose_r+0xb4>
8110fcac:	8809883a 	mov	r4,r17
8110fcb0:	110b1e40 	call	8110b1e4 <_free_r>
8110fcb4:	80001115 	stw	zero,68(r16)
8110fcb8:	110b0800 	call	8110b080 <__sfp_lock_acquire>
8110fcbc:	8000030d 	sth	zero,12(r16)
8110fcc0:	110b0840 	call	8110b084 <__sfp_lock_release>
8110fcc4:	9005883a 	mov	r2,r18
8110fcc8:	003fdc06 	br	8110fc3c <__reset+0xfb0efc3c>
8110fccc:	110b0700 	call	8110b070 <__sinit>
8110fcd0:	003fd706 	br	8110fc30 <__reset+0xfb0efc30>
8110fcd4:	04bfffc4 	movi	r18,-1
8110fcd8:	003fe806 	br	8110fc7c <__reset+0xfb0efc7c>
8110fcdc:	81400417 	ldw	r5,16(r16)
8110fce0:	8809883a 	mov	r4,r17
8110fce4:	110b1e40 	call	8110b1e4 <_free_r>
8110fce8:	003fe706 	br	8110fc88 <__reset+0xfb0efc88>
8110fcec:	0005883a 	mov	r2,zero
8110fcf0:	f800283a 	ret

8110fcf4 <fclose>:
8110fcf4:	00a044b4 	movhi	r2,33042
8110fcf8:	10acfa04 	addi	r2,r2,-19480
8110fcfc:	200b883a 	mov	r5,r4
8110fd00:	11000017 	ldw	r4,0(r2)
8110fd04:	110fc041 	jmpi	8110fc04 <_fclose_r>

8110fd08 <__fputwc>:
8110fd08:	defff804 	addi	sp,sp,-32
8110fd0c:	dcc00415 	stw	r19,16(sp)
8110fd10:	dc800315 	stw	r18,12(sp)
8110fd14:	dc000115 	stw	r16,4(sp)
8110fd18:	dfc00715 	stw	ra,28(sp)
8110fd1c:	dd400615 	stw	r21,24(sp)
8110fd20:	dd000515 	stw	r20,20(sp)
8110fd24:	dc400215 	stw	r17,8(sp)
8110fd28:	2027883a 	mov	r19,r4
8110fd2c:	2825883a 	mov	r18,r5
8110fd30:	3021883a 	mov	r16,r6
8110fd34:	110bbc00 	call	8110bbc0 <__locale_mb_cur_max>
8110fd38:	00c00044 	movi	r3,1
8110fd3c:	10c03e26 	beq	r2,r3,8110fe38 <__fputwc+0x130>
8110fd40:	81c01704 	addi	r7,r16,92
8110fd44:	900d883a 	mov	r6,r18
8110fd48:	d80b883a 	mov	r5,sp
8110fd4c:	9809883a 	mov	r4,r19
8110fd50:	11100800 	call	81110080 <_wcrtomb_r>
8110fd54:	1029883a 	mov	r20,r2
8110fd58:	00bfffc4 	movi	r2,-1
8110fd5c:	a0802026 	beq	r20,r2,8110fde0 <__fputwc+0xd8>
8110fd60:	d9400003 	ldbu	r5,0(sp)
8110fd64:	a0001c26 	beq	r20,zero,8110fdd8 <__fputwc+0xd0>
8110fd68:	0023883a 	mov	r17,zero
8110fd6c:	05400284 	movi	r21,10
8110fd70:	00000906 	br	8110fd98 <__fputwc+0x90>
8110fd74:	80800017 	ldw	r2,0(r16)
8110fd78:	11400005 	stb	r5,0(r2)
8110fd7c:	80c00017 	ldw	r3,0(r16)
8110fd80:	18c00044 	addi	r3,r3,1
8110fd84:	80c00015 	stw	r3,0(r16)
8110fd88:	8c400044 	addi	r17,r17,1
8110fd8c:	dc45883a 	add	r2,sp,r17
8110fd90:	8d00112e 	bgeu	r17,r20,8110fdd8 <__fputwc+0xd0>
8110fd94:	11400003 	ldbu	r5,0(r2)
8110fd98:	80c00217 	ldw	r3,8(r16)
8110fd9c:	18ffffc4 	addi	r3,r3,-1
8110fda0:	80c00215 	stw	r3,8(r16)
8110fda4:	183ff30e 	bge	r3,zero,8110fd74 <__reset+0xfb0efd74>
8110fda8:	80800617 	ldw	r2,24(r16)
8110fdac:	18801916 	blt	r3,r2,8110fe14 <__fputwc+0x10c>
8110fdb0:	80800017 	ldw	r2,0(r16)
8110fdb4:	11400005 	stb	r5,0(r2)
8110fdb8:	80800017 	ldw	r2,0(r16)
8110fdbc:	10c00003 	ldbu	r3,0(r2)
8110fdc0:	10800044 	addi	r2,r2,1
8110fdc4:	1d402326 	beq	r3,r21,8110fe54 <__fputwc+0x14c>
8110fdc8:	80800015 	stw	r2,0(r16)
8110fdcc:	8c400044 	addi	r17,r17,1
8110fdd0:	dc45883a 	add	r2,sp,r17
8110fdd4:	8d3fef36 	bltu	r17,r20,8110fd94 <__reset+0xfb0efd94>
8110fdd8:	9005883a 	mov	r2,r18
8110fddc:	00000406 	br	8110fdf0 <__fputwc+0xe8>
8110fde0:	80c0030b 	ldhu	r3,12(r16)
8110fde4:	a005883a 	mov	r2,r20
8110fde8:	18c01014 	ori	r3,r3,64
8110fdec:	80c0030d 	sth	r3,12(r16)
8110fdf0:	dfc00717 	ldw	ra,28(sp)
8110fdf4:	dd400617 	ldw	r21,24(sp)
8110fdf8:	dd000517 	ldw	r20,20(sp)
8110fdfc:	dcc00417 	ldw	r19,16(sp)
8110fe00:	dc800317 	ldw	r18,12(sp)
8110fe04:	dc400217 	ldw	r17,8(sp)
8110fe08:	dc000117 	ldw	r16,4(sp)
8110fe0c:	dec00804 	addi	sp,sp,32
8110fe10:	f800283a 	ret
8110fe14:	800d883a 	mov	r6,r16
8110fe18:	29403fcc 	andi	r5,r5,255
8110fe1c:	9809883a 	mov	r4,r19
8110fe20:	110f9340 	call	8110f934 <__swbuf_r>
8110fe24:	10bfffe0 	cmpeqi	r2,r2,-1
8110fe28:	10803fcc 	andi	r2,r2,255
8110fe2c:	103fd626 	beq	r2,zero,8110fd88 <__reset+0xfb0efd88>
8110fe30:	00bfffc4 	movi	r2,-1
8110fe34:	003fee06 	br	8110fdf0 <__reset+0xfb0efdf0>
8110fe38:	90ffffc4 	addi	r3,r18,-1
8110fe3c:	01003f84 	movi	r4,254
8110fe40:	20ffbf36 	bltu	r4,r3,8110fd40 <__reset+0xfb0efd40>
8110fe44:	900b883a 	mov	r5,r18
8110fe48:	dc800005 	stb	r18,0(sp)
8110fe4c:	1029883a 	mov	r20,r2
8110fe50:	003fc506 	br	8110fd68 <__reset+0xfb0efd68>
8110fe54:	800d883a 	mov	r6,r16
8110fe58:	a80b883a 	mov	r5,r21
8110fe5c:	9809883a 	mov	r4,r19
8110fe60:	110f9340 	call	8110f934 <__swbuf_r>
8110fe64:	10bfffe0 	cmpeqi	r2,r2,-1
8110fe68:	003fef06 	br	8110fe28 <__reset+0xfb0efe28>

8110fe6c <_fputwc_r>:
8110fe6c:	3080030b 	ldhu	r2,12(r6)
8110fe70:	10c8000c 	andi	r3,r2,8192
8110fe74:	1800051e 	bne	r3,zero,8110fe8c <_fputwc_r+0x20>
8110fe78:	30c01917 	ldw	r3,100(r6)
8110fe7c:	10880014 	ori	r2,r2,8192
8110fe80:	3080030d 	sth	r2,12(r6)
8110fe84:	18880014 	ori	r2,r3,8192
8110fe88:	30801915 	stw	r2,100(r6)
8110fe8c:	110fd081 	jmpi	8110fd08 <__fputwc>

8110fe90 <fputwc>:
8110fe90:	00a044b4 	movhi	r2,33042
8110fe94:	defffc04 	addi	sp,sp,-16
8110fe98:	10acfa04 	addi	r2,r2,-19480
8110fe9c:	dc000115 	stw	r16,4(sp)
8110fea0:	14000017 	ldw	r16,0(r2)
8110fea4:	dc400215 	stw	r17,8(sp)
8110fea8:	dfc00315 	stw	ra,12(sp)
8110feac:	2023883a 	mov	r17,r4
8110feb0:	80000226 	beq	r16,zero,8110febc <fputwc+0x2c>
8110feb4:	80800e17 	ldw	r2,56(r16)
8110feb8:	10001026 	beq	r2,zero,8110fefc <fputwc+0x6c>
8110febc:	2880030b 	ldhu	r2,12(r5)
8110fec0:	10c8000c 	andi	r3,r2,8192
8110fec4:	1800051e 	bne	r3,zero,8110fedc <fputwc+0x4c>
8110fec8:	28c01917 	ldw	r3,100(r5)
8110fecc:	10880014 	ori	r2,r2,8192
8110fed0:	2880030d 	sth	r2,12(r5)
8110fed4:	18880014 	ori	r2,r3,8192
8110fed8:	28801915 	stw	r2,100(r5)
8110fedc:	280d883a 	mov	r6,r5
8110fee0:	8009883a 	mov	r4,r16
8110fee4:	880b883a 	mov	r5,r17
8110fee8:	dfc00317 	ldw	ra,12(sp)
8110feec:	dc400217 	ldw	r17,8(sp)
8110fef0:	dc000117 	ldw	r16,4(sp)
8110fef4:	dec00404 	addi	sp,sp,16
8110fef8:	110fd081 	jmpi	8110fd08 <__fputwc>
8110fefc:	8009883a 	mov	r4,r16
8110ff00:	d9400015 	stw	r5,0(sp)
8110ff04:	110b0700 	call	8110b070 <__sinit>
8110ff08:	d9400017 	ldw	r5,0(sp)
8110ff0c:	003feb06 	br	8110febc <__reset+0xfb0efebc>

8110ff10 <_fstat_r>:
8110ff10:	defffd04 	addi	sp,sp,-12
8110ff14:	2805883a 	mov	r2,r5
8110ff18:	dc000015 	stw	r16,0(sp)
8110ff1c:	042044b4 	movhi	r16,33042
8110ff20:	dc400115 	stw	r17,4(sp)
8110ff24:	842d1804 	addi	r16,r16,-19360
8110ff28:	2023883a 	mov	r17,r4
8110ff2c:	300b883a 	mov	r5,r6
8110ff30:	1009883a 	mov	r4,r2
8110ff34:	dfc00215 	stw	ra,8(sp)
8110ff38:	80000015 	stw	zero,0(r16)
8110ff3c:	1112d980 	call	81112d98 <fstat>
8110ff40:	00ffffc4 	movi	r3,-1
8110ff44:	10c00526 	beq	r2,r3,8110ff5c <_fstat_r+0x4c>
8110ff48:	dfc00217 	ldw	ra,8(sp)
8110ff4c:	dc400117 	ldw	r17,4(sp)
8110ff50:	dc000017 	ldw	r16,0(sp)
8110ff54:	dec00304 	addi	sp,sp,12
8110ff58:	f800283a 	ret
8110ff5c:	80c00017 	ldw	r3,0(r16)
8110ff60:	183ff926 	beq	r3,zero,8110ff48 <__reset+0xfb0eff48>
8110ff64:	88c00015 	stw	r3,0(r17)
8110ff68:	003ff706 	br	8110ff48 <__reset+0xfb0eff48>

8110ff6c <_isatty_r>:
8110ff6c:	defffd04 	addi	sp,sp,-12
8110ff70:	dc000015 	stw	r16,0(sp)
8110ff74:	042044b4 	movhi	r16,33042
8110ff78:	dc400115 	stw	r17,4(sp)
8110ff7c:	842d1804 	addi	r16,r16,-19360
8110ff80:	2023883a 	mov	r17,r4
8110ff84:	2809883a 	mov	r4,r5
8110ff88:	dfc00215 	stw	ra,8(sp)
8110ff8c:	80000015 	stw	zero,0(r16)
8110ff90:	1112e840 	call	81112e84 <isatty>
8110ff94:	00ffffc4 	movi	r3,-1
8110ff98:	10c00526 	beq	r2,r3,8110ffb0 <_isatty_r+0x44>
8110ff9c:	dfc00217 	ldw	ra,8(sp)
8110ffa0:	dc400117 	ldw	r17,4(sp)
8110ffa4:	dc000017 	ldw	r16,0(sp)
8110ffa8:	dec00304 	addi	sp,sp,12
8110ffac:	f800283a 	ret
8110ffb0:	80c00017 	ldw	r3,0(r16)
8110ffb4:	183ff926 	beq	r3,zero,8110ff9c <__reset+0xfb0eff9c>
8110ffb8:	88c00015 	stw	r3,0(r17)
8110ffbc:	003ff706 	br	8110ff9c <__reset+0xfb0eff9c>

8110ffc0 <_lseek_r>:
8110ffc0:	defffd04 	addi	sp,sp,-12
8110ffc4:	2805883a 	mov	r2,r5
8110ffc8:	dc000015 	stw	r16,0(sp)
8110ffcc:	042044b4 	movhi	r16,33042
8110ffd0:	dc400115 	stw	r17,4(sp)
8110ffd4:	300b883a 	mov	r5,r6
8110ffd8:	842d1804 	addi	r16,r16,-19360
8110ffdc:	2023883a 	mov	r17,r4
8110ffe0:	380d883a 	mov	r6,r7
8110ffe4:	1009883a 	mov	r4,r2
8110ffe8:	dfc00215 	stw	ra,8(sp)
8110ffec:	80000015 	stw	zero,0(r16)
8110fff0:	1112f640 	call	81112f64 <lseek>
8110fff4:	00ffffc4 	movi	r3,-1
8110fff8:	10c00526 	beq	r2,r3,81110010 <_lseek_r+0x50>
8110fffc:	dfc00217 	ldw	ra,8(sp)
81110000:	dc400117 	ldw	r17,4(sp)
81110004:	dc000017 	ldw	r16,0(sp)
81110008:	dec00304 	addi	sp,sp,12
8111000c:	f800283a 	ret
81110010:	80c00017 	ldw	r3,0(r16)
81110014:	183ff926 	beq	r3,zero,8110fffc <__reset+0xfb0efffc>
81110018:	88c00015 	stw	r3,0(r17)
8111001c:	003ff706 	br	8110fffc <__reset+0xfb0efffc>

81110020 <_read_r>:
81110020:	defffd04 	addi	sp,sp,-12
81110024:	2805883a 	mov	r2,r5
81110028:	dc000015 	stw	r16,0(sp)
8111002c:	042044b4 	movhi	r16,33042
81110030:	dc400115 	stw	r17,4(sp)
81110034:	300b883a 	mov	r5,r6
81110038:	842d1804 	addi	r16,r16,-19360
8111003c:	2023883a 	mov	r17,r4
81110040:	380d883a 	mov	r6,r7
81110044:	1009883a 	mov	r4,r2
81110048:	dfc00215 	stw	ra,8(sp)
8111004c:	80000015 	stw	zero,0(r16)
81110050:	11131380 	call	81113138 <read>
81110054:	00ffffc4 	movi	r3,-1
81110058:	10c00526 	beq	r2,r3,81110070 <_read_r+0x50>
8111005c:	dfc00217 	ldw	ra,8(sp)
81110060:	dc400117 	ldw	r17,4(sp)
81110064:	dc000017 	ldw	r16,0(sp)
81110068:	dec00304 	addi	sp,sp,12
8111006c:	f800283a 	ret
81110070:	80c00017 	ldw	r3,0(r16)
81110074:	183ff926 	beq	r3,zero,8111005c <__reset+0xfb0f005c>
81110078:	88c00015 	stw	r3,0(r17)
8111007c:	003ff706 	br	8111005c <__reset+0xfb0f005c>

81110080 <_wcrtomb_r>:
81110080:	defff604 	addi	sp,sp,-40
81110084:	00a044b4 	movhi	r2,33042
81110088:	dc800815 	stw	r18,32(sp)
8111008c:	dc400715 	stw	r17,28(sp)
81110090:	dc000615 	stw	r16,24(sp)
81110094:	10acfe04 	addi	r2,r2,-19464
81110098:	dfc00915 	stw	ra,36(sp)
8111009c:	2021883a 	mov	r16,r4
811100a0:	3823883a 	mov	r17,r7
811100a4:	14800017 	ldw	r18,0(r2)
811100a8:	28001426 	beq	r5,zero,811100fc <_wcrtomb_r+0x7c>
811100ac:	d9400415 	stw	r5,16(sp)
811100b0:	d9800515 	stw	r6,20(sp)
811100b4:	110bbb40 	call	8110bbb4 <__locale_charset>
811100b8:	d9800517 	ldw	r6,20(sp)
811100bc:	d9400417 	ldw	r5,16(sp)
811100c0:	100f883a 	mov	r7,r2
811100c4:	dc400015 	stw	r17,0(sp)
811100c8:	8009883a 	mov	r4,r16
811100cc:	903ee83a 	callr	r18
811100d0:	00ffffc4 	movi	r3,-1
811100d4:	10c0031e 	bne	r2,r3,811100e4 <_wcrtomb_r+0x64>
811100d8:	88000015 	stw	zero,0(r17)
811100dc:	00c02284 	movi	r3,138
811100e0:	80c00015 	stw	r3,0(r16)
811100e4:	dfc00917 	ldw	ra,36(sp)
811100e8:	dc800817 	ldw	r18,32(sp)
811100ec:	dc400717 	ldw	r17,28(sp)
811100f0:	dc000617 	ldw	r16,24(sp)
811100f4:	dec00a04 	addi	sp,sp,40
811100f8:	f800283a 	ret
811100fc:	110bbb40 	call	8110bbb4 <__locale_charset>
81110100:	100f883a 	mov	r7,r2
81110104:	dc400015 	stw	r17,0(sp)
81110108:	000d883a 	mov	r6,zero
8111010c:	d9400104 	addi	r5,sp,4
81110110:	8009883a 	mov	r4,r16
81110114:	903ee83a 	callr	r18
81110118:	003fed06 	br	811100d0 <__reset+0xfb0f00d0>

8111011c <wcrtomb>:
8111011c:	defff604 	addi	sp,sp,-40
81110120:	00a044b4 	movhi	r2,33042
81110124:	dc800615 	stw	r18,24(sp)
81110128:	dc400515 	stw	r17,20(sp)
8111012c:	10acfa04 	addi	r2,r2,-19480
81110130:	dfc00915 	stw	ra,36(sp)
81110134:	dd000815 	stw	r20,32(sp)
81110138:	dcc00715 	stw	r19,28(sp)
8111013c:	dc000415 	stw	r16,16(sp)
81110140:	3025883a 	mov	r18,r6
81110144:	14400017 	ldw	r17,0(r2)
81110148:	20001926 	beq	r4,zero,811101b0 <wcrtomb+0x94>
8111014c:	00a044b4 	movhi	r2,33042
81110150:	10acfe04 	addi	r2,r2,-19464
81110154:	15000017 	ldw	r20,0(r2)
81110158:	2021883a 	mov	r16,r4
8111015c:	2827883a 	mov	r19,r5
81110160:	110bbb40 	call	8110bbb4 <__locale_charset>
81110164:	100f883a 	mov	r7,r2
81110168:	dc800015 	stw	r18,0(sp)
8111016c:	980d883a 	mov	r6,r19
81110170:	800b883a 	mov	r5,r16
81110174:	8809883a 	mov	r4,r17
81110178:	a03ee83a 	callr	r20
8111017c:	00ffffc4 	movi	r3,-1
81110180:	10c0031e 	bne	r2,r3,81110190 <wcrtomb+0x74>
81110184:	90000015 	stw	zero,0(r18)
81110188:	00c02284 	movi	r3,138
8111018c:	88c00015 	stw	r3,0(r17)
81110190:	dfc00917 	ldw	ra,36(sp)
81110194:	dd000817 	ldw	r20,32(sp)
81110198:	dcc00717 	ldw	r19,28(sp)
8111019c:	dc800617 	ldw	r18,24(sp)
811101a0:	dc400517 	ldw	r17,20(sp)
811101a4:	dc000417 	ldw	r16,16(sp)
811101a8:	dec00a04 	addi	sp,sp,40
811101ac:	f800283a 	ret
811101b0:	00a044b4 	movhi	r2,33042
811101b4:	10acfe04 	addi	r2,r2,-19464
811101b8:	14000017 	ldw	r16,0(r2)
811101bc:	110bbb40 	call	8110bbb4 <__locale_charset>
811101c0:	100f883a 	mov	r7,r2
811101c4:	dc800015 	stw	r18,0(sp)
811101c8:	000d883a 	mov	r6,zero
811101cc:	d9400104 	addi	r5,sp,4
811101d0:	8809883a 	mov	r4,r17
811101d4:	803ee83a 	callr	r16
811101d8:	003fe806 	br	8111017c <__reset+0xfb0f017c>

811101dc <__ascii_wctomb>:
811101dc:	28000526 	beq	r5,zero,811101f4 <__ascii_wctomb+0x18>
811101e0:	00803fc4 	movi	r2,255
811101e4:	11800536 	bltu	r2,r6,811101fc <__ascii_wctomb+0x20>
811101e8:	29800005 	stb	r6,0(r5)
811101ec:	00800044 	movi	r2,1
811101f0:	f800283a 	ret
811101f4:	0005883a 	mov	r2,zero
811101f8:	f800283a 	ret
811101fc:	00802284 	movi	r2,138
81110200:	20800015 	stw	r2,0(r4)
81110204:	00bfffc4 	movi	r2,-1
81110208:	f800283a 	ret

8111020c <_wctomb_r>:
8111020c:	00a044b4 	movhi	r2,33042
81110210:	defff904 	addi	sp,sp,-28
81110214:	10acfe04 	addi	r2,r2,-19464
81110218:	dfc00615 	stw	ra,24(sp)
8111021c:	dc400515 	stw	r17,20(sp)
81110220:	dc000415 	stw	r16,16(sp)
81110224:	3823883a 	mov	r17,r7
81110228:	14000017 	ldw	r16,0(r2)
8111022c:	d9000115 	stw	r4,4(sp)
81110230:	d9400215 	stw	r5,8(sp)
81110234:	d9800315 	stw	r6,12(sp)
81110238:	110bbb40 	call	8110bbb4 <__locale_charset>
8111023c:	d9800317 	ldw	r6,12(sp)
81110240:	d9400217 	ldw	r5,8(sp)
81110244:	d9000117 	ldw	r4,4(sp)
81110248:	100f883a 	mov	r7,r2
8111024c:	dc400015 	stw	r17,0(sp)
81110250:	803ee83a 	callr	r16
81110254:	dfc00617 	ldw	ra,24(sp)
81110258:	dc400517 	ldw	r17,20(sp)
8111025c:	dc000417 	ldw	r16,16(sp)
81110260:	dec00704 	addi	sp,sp,28
81110264:	f800283a 	ret

81110268 <__udivdi3>:
81110268:	defff504 	addi	sp,sp,-44
8111026c:	dcc00415 	stw	r19,16(sp)
81110270:	dc000115 	stw	r16,4(sp)
81110274:	dfc00a15 	stw	ra,40(sp)
81110278:	df000915 	stw	fp,36(sp)
8111027c:	ddc00815 	stw	r23,32(sp)
81110280:	dd800715 	stw	r22,28(sp)
81110284:	dd400615 	stw	r21,24(sp)
81110288:	dd000515 	stw	r20,20(sp)
8111028c:	dc800315 	stw	r18,12(sp)
81110290:	dc400215 	stw	r17,8(sp)
81110294:	2027883a 	mov	r19,r4
81110298:	2821883a 	mov	r16,r5
8111029c:	3800411e 	bne	r7,zero,811103a4 <__udivdi3+0x13c>
811102a0:	3023883a 	mov	r17,r6
811102a4:	2025883a 	mov	r18,r4
811102a8:	2980522e 	bgeu	r5,r6,811103f4 <__udivdi3+0x18c>
811102ac:	00bfffd4 	movui	r2,65535
811102b0:	282d883a 	mov	r22,r5
811102b4:	1180a836 	bltu	r2,r6,81110558 <__udivdi3+0x2f0>
811102b8:	00803fc4 	movi	r2,255
811102bc:	1185803a 	cmpltu	r2,r2,r6
811102c0:	100490fa 	slli	r2,r2,3
811102c4:	3086d83a 	srl	r3,r6,r2
811102c8:	012044b4 	movhi	r4,33042
811102cc:	2124b2c4 	addi	r4,r4,-27957
811102d0:	20c7883a 	add	r3,r4,r3
811102d4:	18c00003 	ldbu	r3,0(r3)
811102d8:	1885883a 	add	r2,r3,r2
811102dc:	00c00804 	movi	r3,32
811102e0:	1887c83a 	sub	r3,r3,r2
811102e4:	18000526 	beq	r3,zero,811102fc <__udivdi3+0x94>
811102e8:	80e0983a 	sll	r16,r16,r3
811102ec:	9884d83a 	srl	r2,r19,r2
811102f0:	30e2983a 	sll	r17,r6,r3
811102f4:	98e4983a 	sll	r18,r19,r3
811102f8:	142cb03a 	or	r22,r2,r16
811102fc:	882ad43a 	srli	r21,r17,16
81110300:	b009883a 	mov	r4,r22
81110304:	8d3fffcc 	andi	r20,r17,65535
81110308:	a80b883a 	mov	r5,r21
8111030c:	11055b00 	call	811055b0 <__umodsi3>
81110310:	b009883a 	mov	r4,r22
81110314:	a80b883a 	mov	r5,r21
81110318:	1027883a 	mov	r19,r2
8111031c:	110554c0 	call	8110554c <__udivsi3>
81110320:	102d883a 	mov	r22,r2
81110324:	9826943a 	slli	r19,r19,16
81110328:	9004d43a 	srli	r2,r18,16
8111032c:	a5a1383a 	mul	r16,r20,r22
81110330:	14c4b03a 	or	r2,r2,r19
81110334:	1400052e 	bgeu	r2,r16,8111034c <__udivdi3+0xe4>
81110338:	1445883a 	add	r2,r2,r17
8111033c:	b0ffffc4 	addi	r3,r22,-1
81110340:	14400136 	bltu	r2,r17,81110348 <__udivdi3+0xe0>
81110344:	14012336 	bltu	r2,r16,811107d4 <__udivdi3+0x56c>
81110348:	182d883a 	mov	r22,r3
8111034c:	1421c83a 	sub	r16,r2,r16
81110350:	a80b883a 	mov	r5,r21
81110354:	8009883a 	mov	r4,r16
81110358:	11055b00 	call	811055b0 <__umodsi3>
8111035c:	1027883a 	mov	r19,r2
81110360:	a80b883a 	mov	r5,r21
81110364:	8009883a 	mov	r4,r16
81110368:	110554c0 	call	8110554c <__udivsi3>
8111036c:	9826943a 	slli	r19,r19,16
81110370:	a0a9383a 	mul	r20,r20,r2
81110374:	94bfffcc 	andi	r18,r18,65535
81110378:	94e4b03a 	or	r18,r18,r19
8111037c:	9500052e 	bgeu	r18,r20,81110394 <__udivdi3+0x12c>
81110380:	8ca5883a 	add	r18,r17,r18
81110384:	10ffffc4 	addi	r3,r2,-1
81110388:	9440f136 	bltu	r18,r17,81110750 <__udivdi3+0x4e8>
8111038c:	9500f02e 	bgeu	r18,r20,81110750 <__udivdi3+0x4e8>
81110390:	10bfff84 	addi	r2,r2,-2
81110394:	b00c943a 	slli	r6,r22,16
81110398:	0007883a 	mov	r3,zero
8111039c:	3084b03a 	or	r2,r6,r2
811103a0:	00005906 	br	81110508 <__udivdi3+0x2a0>
811103a4:	29c05636 	bltu	r5,r7,81110500 <__udivdi3+0x298>
811103a8:	00bfffd4 	movui	r2,65535
811103ac:	11c0622e 	bgeu	r2,r7,81110538 <__udivdi3+0x2d0>
811103b0:	00804034 	movhi	r2,256
811103b4:	10bfffc4 	addi	r2,r2,-1
811103b8:	11c0ee36 	bltu	r2,r7,81110774 <__udivdi3+0x50c>
811103bc:	00800404 	movi	r2,16
811103c0:	3886d83a 	srl	r3,r7,r2
811103c4:	012044b4 	movhi	r4,33042
811103c8:	2124b2c4 	addi	r4,r4,-27957
811103cc:	20c7883a 	add	r3,r4,r3
811103d0:	18c00003 	ldbu	r3,0(r3)
811103d4:	05400804 	movi	r21,32
811103d8:	1885883a 	add	r2,r3,r2
811103dc:	a8abc83a 	sub	r21,r21,r2
811103e0:	a800621e 	bne	r21,zero,8111056c <__udivdi3+0x304>
811103e4:	3c00e936 	bltu	r7,r16,8111078c <__udivdi3+0x524>
811103e8:	9985403a 	cmpgeu	r2,r19,r6
811103ec:	0007883a 	mov	r3,zero
811103f0:	00004506 	br	81110508 <__udivdi3+0x2a0>
811103f4:	3000041e 	bne	r6,zero,81110408 <__udivdi3+0x1a0>
811103f8:	000b883a 	mov	r5,zero
811103fc:	01000044 	movi	r4,1
81110400:	110554c0 	call	8110554c <__udivsi3>
81110404:	1023883a 	mov	r17,r2
81110408:	00bfffd4 	movui	r2,65535
8111040c:	14404e2e 	bgeu	r2,r17,81110548 <__udivdi3+0x2e0>
81110410:	00804034 	movhi	r2,256
81110414:	10bfffc4 	addi	r2,r2,-1
81110418:	1440d836 	bltu	r2,r17,8111077c <__udivdi3+0x514>
8111041c:	00800404 	movi	r2,16
81110420:	8886d83a 	srl	r3,r17,r2
81110424:	012044b4 	movhi	r4,33042
81110428:	2124b2c4 	addi	r4,r4,-27957
8111042c:	20c7883a 	add	r3,r4,r3
81110430:	18c00003 	ldbu	r3,0(r3)
81110434:	1885883a 	add	r2,r3,r2
81110438:	00c00804 	movi	r3,32
8111043c:	1887c83a 	sub	r3,r3,r2
81110440:	18008f1e 	bne	r3,zero,81110680 <__udivdi3+0x418>
81110444:	882ad43a 	srli	r21,r17,16
81110448:	8461c83a 	sub	r16,r16,r17
8111044c:	8d3fffcc 	andi	r20,r17,65535
81110450:	00c00044 	movi	r3,1
81110454:	8009883a 	mov	r4,r16
81110458:	a80b883a 	mov	r5,r21
8111045c:	d8c00015 	stw	r3,0(sp)
81110460:	11055b00 	call	811055b0 <__umodsi3>
81110464:	8009883a 	mov	r4,r16
81110468:	a80b883a 	mov	r5,r21
8111046c:	1027883a 	mov	r19,r2
81110470:	110554c0 	call	8110554c <__udivsi3>
81110474:	9826943a 	slli	r19,r19,16
81110478:	9008d43a 	srli	r4,r18,16
8111047c:	1521383a 	mul	r16,r2,r20
81110480:	102d883a 	mov	r22,r2
81110484:	24c8b03a 	or	r4,r4,r19
81110488:	d8c00017 	ldw	r3,0(sp)
8111048c:	2400052e 	bgeu	r4,r16,811104a4 <__udivdi3+0x23c>
81110490:	2449883a 	add	r4,r4,r17
81110494:	b0bfffc4 	addi	r2,r22,-1
81110498:	24400136 	bltu	r4,r17,811104a0 <__udivdi3+0x238>
8111049c:	2400ca36 	bltu	r4,r16,811107c8 <__udivdi3+0x560>
811104a0:	102d883a 	mov	r22,r2
811104a4:	2421c83a 	sub	r16,r4,r16
811104a8:	a80b883a 	mov	r5,r21
811104ac:	8009883a 	mov	r4,r16
811104b0:	d8c00015 	stw	r3,0(sp)
811104b4:	11055b00 	call	811055b0 <__umodsi3>
811104b8:	1027883a 	mov	r19,r2
811104bc:	a80b883a 	mov	r5,r21
811104c0:	8009883a 	mov	r4,r16
811104c4:	110554c0 	call	8110554c <__udivsi3>
811104c8:	9826943a 	slli	r19,r19,16
811104cc:	1529383a 	mul	r20,r2,r20
811104d0:	94bfffcc 	andi	r18,r18,65535
811104d4:	94e4b03a 	or	r18,r18,r19
811104d8:	d8c00017 	ldw	r3,0(sp)
811104dc:	9500052e 	bgeu	r18,r20,811104f4 <__udivdi3+0x28c>
811104e0:	8ca5883a 	add	r18,r17,r18
811104e4:	113fffc4 	addi	r4,r2,-1
811104e8:	94409736 	bltu	r18,r17,81110748 <__udivdi3+0x4e0>
811104ec:	9500962e 	bgeu	r18,r20,81110748 <__udivdi3+0x4e0>
811104f0:	10bfff84 	addi	r2,r2,-2
811104f4:	b00c943a 	slli	r6,r22,16
811104f8:	3084b03a 	or	r2,r6,r2
811104fc:	00000206 	br	81110508 <__udivdi3+0x2a0>
81110500:	0007883a 	mov	r3,zero
81110504:	0005883a 	mov	r2,zero
81110508:	dfc00a17 	ldw	ra,40(sp)
8111050c:	df000917 	ldw	fp,36(sp)
81110510:	ddc00817 	ldw	r23,32(sp)
81110514:	dd800717 	ldw	r22,28(sp)
81110518:	dd400617 	ldw	r21,24(sp)
8111051c:	dd000517 	ldw	r20,20(sp)
81110520:	dcc00417 	ldw	r19,16(sp)
81110524:	dc800317 	ldw	r18,12(sp)
81110528:	dc400217 	ldw	r17,8(sp)
8111052c:	dc000117 	ldw	r16,4(sp)
81110530:	dec00b04 	addi	sp,sp,44
81110534:	f800283a 	ret
81110538:	00803fc4 	movi	r2,255
8111053c:	11c5803a 	cmpltu	r2,r2,r7
81110540:	100490fa 	slli	r2,r2,3
81110544:	003f9e06 	br	811103c0 <__reset+0xfb0f03c0>
81110548:	00803fc4 	movi	r2,255
8111054c:	1445803a 	cmpltu	r2,r2,r17
81110550:	100490fa 	slli	r2,r2,3
81110554:	003fb206 	br	81110420 <__reset+0xfb0f0420>
81110558:	00804034 	movhi	r2,256
8111055c:	10bfffc4 	addi	r2,r2,-1
81110560:	11808836 	bltu	r2,r6,81110784 <__udivdi3+0x51c>
81110564:	00800404 	movi	r2,16
81110568:	003f5606 	br	811102c4 <__reset+0xfb0f02c4>
8111056c:	30aed83a 	srl	r23,r6,r2
81110570:	3d4e983a 	sll	r7,r7,r21
81110574:	80acd83a 	srl	r22,r16,r2
81110578:	9884d83a 	srl	r2,r19,r2
8111057c:	3deeb03a 	or	r23,r7,r23
81110580:	b824d43a 	srli	r18,r23,16
81110584:	8560983a 	sll	r16,r16,r21
81110588:	b009883a 	mov	r4,r22
8111058c:	900b883a 	mov	r5,r18
81110590:	3568983a 	sll	r20,r6,r21
81110594:	1420b03a 	or	r16,r2,r16
81110598:	11055b00 	call	811055b0 <__umodsi3>
8111059c:	b009883a 	mov	r4,r22
811105a0:	900b883a 	mov	r5,r18
811105a4:	1023883a 	mov	r17,r2
811105a8:	110554c0 	call	8110554c <__udivsi3>
811105ac:	8808943a 	slli	r4,r17,16
811105b0:	bf3fffcc 	andi	fp,r23,65535
811105b4:	8006d43a 	srli	r3,r16,16
811105b8:	e0a3383a 	mul	r17,fp,r2
811105bc:	100d883a 	mov	r6,r2
811105c0:	1906b03a 	or	r3,r3,r4
811105c4:	1c40042e 	bgeu	r3,r17,811105d8 <__udivdi3+0x370>
811105c8:	1dc7883a 	add	r3,r3,r23
811105cc:	10bfffc4 	addi	r2,r2,-1
811105d0:	1dc0752e 	bgeu	r3,r23,811107a8 <__udivdi3+0x540>
811105d4:	100d883a 	mov	r6,r2
811105d8:	1c63c83a 	sub	r17,r3,r17
811105dc:	900b883a 	mov	r5,r18
811105e0:	8809883a 	mov	r4,r17
811105e4:	d9800015 	stw	r6,0(sp)
811105e8:	11055b00 	call	811055b0 <__umodsi3>
811105ec:	102d883a 	mov	r22,r2
811105f0:	8809883a 	mov	r4,r17
811105f4:	900b883a 	mov	r5,r18
811105f8:	110554c0 	call	8110554c <__udivsi3>
811105fc:	b02c943a 	slli	r22,r22,16
81110600:	e089383a 	mul	r4,fp,r2
81110604:	843fffcc 	andi	r16,r16,65535
81110608:	85a0b03a 	or	r16,r16,r22
8111060c:	d9800017 	ldw	r6,0(sp)
81110610:	8100042e 	bgeu	r16,r4,81110624 <__udivdi3+0x3bc>
81110614:	85e1883a 	add	r16,r16,r23
81110618:	10ffffc4 	addi	r3,r2,-1
8111061c:	85c05e2e 	bgeu	r16,r23,81110798 <__udivdi3+0x530>
81110620:	1805883a 	mov	r2,r3
81110624:	300c943a 	slli	r6,r6,16
81110628:	a17fffcc 	andi	r5,r20,65535
8111062c:	a028d43a 	srli	r20,r20,16
81110630:	3084b03a 	or	r2,r6,r2
81110634:	10ffffcc 	andi	r3,r2,65535
81110638:	100cd43a 	srli	r6,r2,16
8111063c:	194f383a 	mul	r7,r3,r5
81110640:	1d07383a 	mul	r3,r3,r20
81110644:	314b383a 	mul	r5,r6,r5
81110648:	3810d43a 	srli	r8,r7,16
8111064c:	8121c83a 	sub	r16,r16,r4
81110650:	1947883a 	add	r3,r3,r5
81110654:	40c7883a 	add	r3,r8,r3
81110658:	350d383a 	mul	r6,r6,r20
8111065c:	1940022e 	bgeu	r3,r5,81110668 <__udivdi3+0x400>
81110660:	01000074 	movhi	r4,1
81110664:	310d883a 	add	r6,r6,r4
81110668:	1828d43a 	srli	r20,r3,16
8111066c:	a18d883a 	add	r6,r20,r6
81110670:	81803e36 	bltu	r16,r6,8111076c <__udivdi3+0x504>
81110674:	81803826 	beq	r16,r6,81110758 <__udivdi3+0x4f0>
81110678:	0007883a 	mov	r3,zero
8111067c:	003fa206 	br	81110508 <__reset+0xfb0f0508>
81110680:	88e2983a 	sll	r17,r17,r3
81110684:	80a8d83a 	srl	r20,r16,r2
81110688:	80e0983a 	sll	r16,r16,r3
8111068c:	882ad43a 	srli	r21,r17,16
81110690:	9884d83a 	srl	r2,r19,r2
81110694:	a009883a 	mov	r4,r20
81110698:	a80b883a 	mov	r5,r21
8111069c:	142eb03a 	or	r23,r2,r16
811106a0:	98e4983a 	sll	r18,r19,r3
811106a4:	11055b00 	call	811055b0 <__umodsi3>
811106a8:	a009883a 	mov	r4,r20
811106ac:	a80b883a 	mov	r5,r21
811106b0:	1021883a 	mov	r16,r2
811106b4:	110554c0 	call	8110554c <__udivsi3>
811106b8:	1039883a 	mov	fp,r2
811106bc:	8d3fffcc 	andi	r20,r17,65535
811106c0:	8020943a 	slli	r16,r16,16
811106c4:	b804d43a 	srli	r2,r23,16
811106c8:	a72d383a 	mul	r22,r20,fp
811106cc:	1404b03a 	or	r2,r2,r16
811106d0:	1580062e 	bgeu	r2,r22,811106ec <__udivdi3+0x484>
811106d4:	1445883a 	add	r2,r2,r17
811106d8:	e0ffffc4 	addi	r3,fp,-1
811106dc:	14403836 	bltu	r2,r17,811107c0 <__udivdi3+0x558>
811106e0:	1580372e 	bgeu	r2,r22,811107c0 <__udivdi3+0x558>
811106e4:	e73fff84 	addi	fp,fp,-2
811106e8:	1445883a 	add	r2,r2,r17
811106ec:	15adc83a 	sub	r22,r2,r22
811106f0:	a80b883a 	mov	r5,r21
811106f4:	b009883a 	mov	r4,r22
811106f8:	11055b00 	call	811055b0 <__umodsi3>
811106fc:	1027883a 	mov	r19,r2
81110700:	b009883a 	mov	r4,r22
81110704:	a80b883a 	mov	r5,r21
81110708:	110554c0 	call	8110554c <__udivsi3>
8111070c:	9826943a 	slli	r19,r19,16
81110710:	a0a1383a 	mul	r16,r20,r2
81110714:	b93fffcc 	andi	r4,r23,65535
81110718:	24c8b03a 	or	r4,r4,r19
8111071c:	2400062e 	bgeu	r4,r16,81110738 <__udivdi3+0x4d0>
81110720:	2449883a 	add	r4,r4,r17
81110724:	10ffffc4 	addi	r3,r2,-1
81110728:	24402336 	bltu	r4,r17,811107b8 <__udivdi3+0x550>
8111072c:	2400222e 	bgeu	r4,r16,811107b8 <__udivdi3+0x550>
81110730:	10bfff84 	addi	r2,r2,-2
81110734:	2449883a 	add	r4,r4,r17
81110738:	e038943a 	slli	fp,fp,16
8111073c:	2421c83a 	sub	r16,r4,r16
81110740:	e086b03a 	or	r3,fp,r2
81110744:	003f4306 	br	81110454 <__reset+0xfb0f0454>
81110748:	2005883a 	mov	r2,r4
8111074c:	003f6906 	br	811104f4 <__reset+0xfb0f04f4>
81110750:	1805883a 	mov	r2,r3
81110754:	003f0f06 	br	81110394 <__reset+0xfb0f0394>
81110758:	1806943a 	slli	r3,r3,16
8111075c:	9d66983a 	sll	r19,r19,r21
81110760:	39ffffcc 	andi	r7,r7,65535
81110764:	19c7883a 	add	r3,r3,r7
81110768:	98ffc32e 	bgeu	r19,r3,81110678 <__reset+0xfb0f0678>
8111076c:	10bfffc4 	addi	r2,r2,-1
81110770:	003fc106 	br	81110678 <__reset+0xfb0f0678>
81110774:	00800604 	movi	r2,24
81110778:	003f1106 	br	811103c0 <__reset+0xfb0f03c0>
8111077c:	00800604 	movi	r2,24
81110780:	003f2706 	br	81110420 <__reset+0xfb0f0420>
81110784:	00800604 	movi	r2,24
81110788:	003ece06 	br	811102c4 <__reset+0xfb0f02c4>
8111078c:	0007883a 	mov	r3,zero
81110790:	00800044 	movi	r2,1
81110794:	003f5c06 	br	81110508 <__reset+0xfb0f0508>
81110798:	813fa12e 	bgeu	r16,r4,81110620 <__reset+0xfb0f0620>
8111079c:	10bfff84 	addi	r2,r2,-2
811107a0:	85e1883a 	add	r16,r16,r23
811107a4:	003f9f06 	br	81110624 <__reset+0xfb0f0624>
811107a8:	1c7f8a2e 	bgeu	r3,r17,811105d4 <__reset+0xfb0f05d4>
811107ac:	31bfff84 	addi	r6,r6,-2
811107b0:	1dc7883a 	add	r3,r3,r23
811107b4:	003f8806 	br	811105d8 <__reset+0xfb0f05d8>
811107b8:	1805883a 	mov	r2,r3
811107bc:	003fde06 	br	81110738 <__reset+0xfb0f0738>
811107c0:	1839883a 	mov	fp,r3
811107c4:	003fc906 	br	811106ec <__reset+0xfb0f06ec>
811107c8:	b5bfff84 	addi	r22,r22,-2
811107cc:	2449883a 	add	r4,r4,r17
811107d0:	003f3406 	br	811104a4 <__reset+0xfb0f04a4>
811107d4:	b5bfff84 	addi	r22,r22,-2
811107d8:	1445883a 	add	r2,r2,r17
811107dc:	003edb06 	br	8111034c <__reset+0xfb0f034c>

811107e0 <__umoddi3>:
811107e0:	defff404 	addi	sp,sp,-48
811107e4:	df000a15 	stw	fp,40(sp)
811107e8:	dc400315 	stw	r17,12(sp)
811107ec:	dc000215 	stw	r16,8(sp)
811107f0:	dfc00b15 	stw	ra,44(sp)
811107f4:	ddc00915 	stw	r23,36(sp)
811107f8:	dd800815 	stw	r22,32(sp)
811107fc:	dd400715 	stw	r21,28(sp)
81110800:	dd000615 	stw	r20,24(sp)
81110804:	dcc00515 	stw	r19,20(sp)
81110808:	dc800415 	stw	r18,16(sp)
8111080c:	2021883a 	mov	r16,r4
81110810:	2823883a 	mov	r17,r5
81110814:	2839883a 	mov	fp,r5
81110818:	38003c1e 	bne	r7,zero,8111090c <__umoddi3+0x12c>
8111081c:	3027883a 	mov	r19,r6
81110820:	2029883a 	mov	r20,r4
81110824:	2980512e 	bgeu	r5,r6,8111096c <__umoddi3+0x18c>
81110828:	00bfffd4 	movui	r2,65535
8111082c:	11809a36 	bltu	r2,r6,81110a98 <__umoddi3+0x2b8>
81110830:	01003fc4 	movi	r4,255
81110834:	2189803a 	cmpltu	r4,r4,r6
81110838:	200890fa 	slli	r4,r4,3
8111083c:	3104d83a 	srl	r2,r6,r4
81110840:	00e044b4 	movhi	r3,33042
81110844:	18e4b2c4 	addi	r3,r3,-27957
81110848:	1885883a 	add	r2,r3,r2
8111084c:	10c00003 	ldbu	r3,0(r2)
81110850:	00800804 	movi	r2,32
81110854:	1909883a 	add	r4,r3,r4
81110858:	1125c83a 	sub	r18,r2,r4
8111085c:	90000526 	beq	r18,zero,81110874 <__umoddi3+0x94>
81110860:	8ca2983a 	sll	r17,r17,r18
81110864:	8108d83a 	srl	r4,r16,r4
81110868:	34a6983a 	sll	r19,r6,r18
8111086c:	84a8983a 	sll	r20,r16,r18
81110870:	2478b03a 	or	fp,r4,r17
81110874:	982ed43a 	srli	r23,r19,16
81110878:	e009883a 	mov	r4,fp
8111087c:	9dbfffcc 	andi	r22,r19,65535
81110880:	b80b883a 	mov	r5,r23
81110884:	11055b00 	call	811055b0 <__umodsi3>
81110888:	e009883a 	mov	r4,fp
8111088c:	b80b883a 	mov	r5,r23
81110890:	102b883a 	mov	r21,r2
81110894:	110554c0 	call	8110554c <__udivsi3>
81110898:	a806943a 	slli	r3,r21,16
8111089c:	a008d43a 	srli	r4,r20,16
811108a0:	b085383a 	mul	r2,r22,r2
811108a4:	20c8b03a 	or	r4,r4,r3
811108a8:	2080032e 	bgeu	r4,r2,811108b8 <__umoddi3+0xd8>
811108ac:	24c9883a 	add	r4,r4,r19
811108b0:	24c00136 	bltu	r4,r19,811108b8 <__umoddi3+0xd8>
811108b4:	20811036 	bltu	r4,r2,81110cf8 <__umoddi3+0x518>
811108b8:	20abc83a 	sub	r21,r4,r2
811108bc:	b80b883a 	mov	r5,r23
811108c0:	a809883a 	mov	r4,r21
811108c4:	11055b00 	call	811055b0 <__umodsi3>
811108c8:	1023883a 	mov	r17,r2
811108cc:	b80b883a 	mov	r5,r23
811108d0:	a809883a 	mov	r4,r21
811108d4:	110554c0 	call	8110554c <__udivsi3>
811108d8:	8822943a 	slli	r17,r17,16
811108dc:	b085383a 	mul	r2,r22,r2
811108e0:	a0ffffcc 	andi	r3,r20,65535
811108e4:	1c46b03a 	or	r3,r3,r17
811108e8:	1880042e 	bgeu	r3,r2,811108fc <__umoddi3+0x11c>
811108ec:	1cc7883a 	add	r3,r3,r19
811108f0:	1cc00236 	bltu	r3,r19,811108fc <__umoddi3+0x11c>
811108f4:	1880012e 	bgeu	r3,r2,811108fc <__umoddi3+0x11c>
811108f8:	1cc7883a 	add	r3,r3,r19
811108fc:	1885c83a 	sub	r2,r3,r2
81110900:	1484d83a 	srl	r2,r2,r18
81110904:	0007883a 	mov	r3,zero
81110908:	00004f06 	br	81110a48 <__umoddi3+0x268>
8111090c:	29c04c36 	bltu	r5,r7,81110a40 <__umoddi3+0x260>
81110910:	00bfffd4 	movui	r2,65535
81110914:	11c0582e 	bgeu	r2,r7,81110a78 <__umoddi3+0x298>
81110918:	00804034 	movhi	r2,256
8111091c:	10bfffc4 	addi	r2,r2,-1
81110920:	11c0e736 	bltu	r2,r7,81110cc0 <__umoddi3+0x4e0>
81110924:	01000404 	movi	r4,16
81110928:	3904d83a 	srl	r2,r7,r4
8111092c:	00e044b4 	movhi	r3,33042
81110930:	18e4b2c4 	addi	r3,r3,-27957
81110934:	1885883a 	add	r2,r3,r2
81110938:	14c00003 	ldbu	r19,0(r2)
8111093c:	00c00804 	movi	r3,32
81110940:	9927883a 	add	r19,r19,r4
81110944:	1ce9c83a 	sub	r20,r3,r19
81110948:	a000581e 	bne	r20,zero,81110aac <__umoddi3+0x2cc>
8111094c:	3c400136 	bltu	r7,r17,81110954 <__umoddi3+0x174>
81110950:	8180eb36 	bltu	r16,r6,81110d00 <__umoddi3+0x520>
81110954:	8185c83a 	sub	r2,r16,r6
81110958:	89e3c83a 	sub	r17,r17,r7
8111095c:	8089803a 	cmpltu	r4,r16,r2
81110960:	8939c83a 	sub	fp,r17,r4
81110964:	e007883a 	mov	r3,fp
81110968:	00003706 	br	81110a48 <__umoddi3+0x268>
8111096c:	3000041e 	bne	r6,zero,81110980 <__umoddi3+0x1a0>
81110970:	000b883a 	mov	r5,zero
81110974:	01000044 	movi	r4,1
81110978:	110554c0 	call	8110554c <__udivsi3>
8111097c:	1027883a 	mov	r19,r2
81110980:	00bfffd4 	movui	r2,65535
81110984:	14c0402e 	bgeu	r2,r19,81110a88 <__umoddi3+0x2a8>
81110988:	00804034 	movhi	r2,256
8111098c:	10bfffc4 	addi	r2,r2,-1
81110990:	14c0cd36 	bltu	r2,r19,81110cc8 <__umoddi3+0x4e8>
81110994:	00800404 	movi	r2,16
81110998:	9886d83a 	srl	r3,r19,r2
8111099c:	012044b4 	movhi	r4,33042
811109a0:	2124b2c4 	addi	r4,r4,-27957
811109a4:	20c7883a 	add	r3,r4,r3
811109a8:	18c00003 	ldbu	r3,0(r3)
811109ac:	1887883a 	add	r3,r3,r2
811109b0:	00800804 	movi	r2,32
811109b4:	10e5c83a 	sub	r18,r2,r3
811109b8:	9000901e 	bne	r18,zero,81110bfc <__umoddi3+0x41c>
811109bc:	982cd43a 	srli	r22,r19,16
811109c0:	8ce3c83a 	sub	r17,r17,r19
811109c4:	9d7fffcc 	andi	r21,r19,65535
811109c8:	b00b883a 	mov	r5,r22
811109cc:	8809883a 	mov	r4,r17
811109d0:	11055b00 	call	811055b0 <__umodsi3>
811109d4:	8809883a 	mov	r4,r17
811109d8:	b00b883a 	mov	r5,r22
811109dc:	1021883a 	mov	r16,r2
811109e0:	110554c0 	call	8110554c <__udivsi3>
811109e4:	8006943a 	slli	r3,r16,16
811109e8:	a008d43a 	srli	r4,r20,16
811109ec:	1545383a 	mul	r2,r2,r21
811109f0:	20c8b03a 	or	r4,r4,r3
811109f4:	2080042e 	bgeu	r4,r2,81110a08 <__umoddi3+0x228>
811109f8:	24c9883a 	add	r4,r4,r19
811109fc:	24c00236 	bltu	r4,r19,81110a08 <__umoddi3+0x228>
81110a00:	2080012e 	bgeu	r4,r2,81110a08 <__umoddi3+0x228>
81110a04:	24c9883a 	add	r4,r4,r19
81110a08:	20a1c83a 	sub	r16,r4,r2
81110a0c:	b00b883a 	mov	r5,r22
81110a10:	8009883a 	mov	r4,r16
81110a14:	11055b00 	call	811055b0 <__umodsi3>
81110a18:	1023883a 	mov	r17,r2
81110a1c:	b00b883a 	mov	r5,r22
81110a20:	8009883a 	mov	r4,r16
81110a24:	110554c0 	call	8110554c <__udivsi3>
81110a28:	8822943a 	slli	r17,r17,16
81110a2c:	1545383a 	mul	r2,r2,r21
81110a30:	a53fffcc 	andi	r20,r20,65535
81110a34:	a446b03a 	or	r3,r20,r17
81110a38:	18bfb02e 	bgeu	r3,r2,811108fc <__reset+0xfb0f08fc>
81110a3c:	003fab06 	br	811108ec <__reset+0xfb0f08ec>
81110a40:	2005883a 	mov	r2,r4
81110a44:	2807883a 	mov	r3,r5
81110a48:	dfc00b17 	ldw	ra,44(sp)
81110a4c:	df000a17 	ldw	fp,40(sp)
81110a50:	ddc00917 	ldw	r23,36(sp)
81110a54:	dd800817 	ldw	r22,32(sp)
81110a58:	dd400717 	ldw	r21,28(sp)
81110a5c:	dd000617 	ldw	r20,24(sp)
81110a60:	dcc00517 	ldw	r19,20(sp)
81110a64:	dc800417 	ldw	r18,16(sp)
81110a68:	dc400317 	ldw	r17,12(sp)
81110a6c:	dc000217 	ldw	r16,8(sp)
81110a70:	dec00c04 	addi	sp,sp,48
81110a74:	f800283a 	ret
81110a78:	04c03fc4 	movi	r19,255
81110a7c:	99c9803a 	cmpltu	r4,r19,r7
81110a80:	200890fa 	slli	r4,r4,3
81110a84:	003fa806 	br	81110928 <__reset+0xfb0f0928>
81110a88:	00803fc4 	movi	r2,255
81110a8c:	14c5803a 	cmpltu	r2,r2,r19
81110a90:	100490fa 	slli	r2,r2,3
81110a94:	003fc006 	br	81110998 <__reset+0xfb0f0998>
81110a98:	00804034 	movhi	r2,256
81110a9c:	10bfffc4 	addi	r2,r2,-1
81110aa0:	11808b36 	bltu	r2,r6,81110cd0 <__umoddi3+0x4f0>
81110aa4:	01000404 	movi	r4,16
81110aa8:	003f6406 	br	8111083c <__reset+0xfb0f083c>
81110aac:	34c4d83a 	srl	r2,r6,r19
81110ab0:	3d0e983a 	sll	r7,r7,r20
81110ab4:	8cf8d83a 	srl	fp,r17,r19
81110ab8:	8d10983a 	sll	r8,r17,r20
81110abc:	38aab03a 	or	r21,r7,r2
81110ac0:	a82cd43a 	srli	r22,r21,16
81110ac4:	84e2d83a 	srl	r17,r16,r19
81110ac8:	e009883a 	mov	r4,fp
81110acc:	b00b883a 	mov	r5,r22
81110ad0:	8a22b03a 	or	r17,r17,r8
81110ad4:	3524983a 	sll	r18,r6,r20
81110ad8:	11055b00 	call	811055b0 <__umodsi3>
81110adc:	e009883a 	mov	r4,fp
81110ae0:	b00b883a 	mov	r5,r22
81110ae4:	102f883a 	mov	r23,r2
81110ae8:	110554c0 	call	8110554c <__udivsi3>
81110aec:	100d883a 	mov	r6,r2
81110af0:	b808943a 	slli	r4,r23,16
81110af4:	aa3fffcc 	andi	r8,r21,65535
81110af8:	8804d43a 	srli	r2,r17,16
81110afc:	41af383a 	mul	r23,r8,r6
81110b00:	8520983a 	sll	r16,r16,r20
81110b04:	1104b03a 	or	r2,r2,r4
81110b08:	15c0042e 	bgeu	r2,r23,81110b1c <__umoddi3+0x33c>
81110b0c:	1545883a 	add	r2,r2,r21
81110b10:	30ffffc4 	addi	r3,r6,-1
81110b14:	1540742e 	bgeu	r2,r21,81110ce8 <__umoddi3+0x508>
81110b18:	180d883a 	mov	r6,r3
81110b1c:	15efc83a 	sub	r23,r2,r23
81110b20:	b00b883a 	mov	r5,r22
81110b24:	b809883a 	mov	r4,r23
81110b28:	d9800115 	stw	r6,4(sp)
81110b2c:	da000015 	stw	r8,0(sp)
81110b30:	11055b00 	call	811055b0 <__umodsi3>
81110b34:	b00b883a 	mov	r5,r22
81110b38:	b809883a 	mov	r4,r23
81110b3c:	1039883a 	mov	fp,r2
81110b40:	110554c0 	call	8110554c <__udivsi3>
81110b44:	da000017 	ldw	r8,0(sp)
81110b48:	e038943a 	slli	fp,fp,16
81110b4c:	100b883a 	mov	r5,r2
81110b50:	4089383a 	mul	r4,r8,r2
81110b54:	8a3fffcc 	andi	r8,r17,65535
81110b58:	4710b03a 	or	r8,r8,fp
81110b5c:	d9800117 	ldw	r6,4(sp)
81110b60:	4100042e 	bgeu	r8,r4,81110b74 <__umoddi3+0x394>
81110b64:	4551883a 	add	r8,r8,r21
81110b68:	10bfffc4 	addi	r2,r2,-1
81110b6c:	45405a2e 	bgeu	r8,r21,81110cd8 <__umoddi3+0x4f8>
81110b70:	100b883a 	mov	r5,r2
81110b74:	300c943a 	slli	r6,r6,16
81110b78:	91ffffcc 	andi	r7,r18,65535
81110b7c:	9004d43a 	srli	r2,r18,16
81110b80:	314cb03a 	or	r6,r6,r5
81110b84:	317fffcc 	andi	r5,r6,65535
81110b88:	300cd43a 	srli	r6,r6,16
81110b8c:	29d3383a 	mul	r9,r5,r7
81110b90:	288b383a 	mul	r5,r5,r2
81110b94:	31cf383a 	mul	r7,r6,r7
81110b98:	4806d43a 	srli	r3,r9,16
81110b9c:	4111c83a 	sub	r8,r8,r4
81110ba0:	29cb883a 	add	r5,r5,r7
81110ba4:	194b883a 	add	r5,r3,r5
81110ba8:	3085383a 	mul	r2,r6,r2
81110bac:	29c0022e 	bgeu	r5,r7,81110bb8 <__umoddi3+0x3d8>
81110bb0:	00c00074 	movhi	r3,1
81110bb4:	10c5883a 	add	r2,r2,r3
81110bb8:	2808d43a 	srli	r4,r5,16
81110bbc:	280a943a 	slli	r5,r5,16
81110bc0:	4a7fffcc 	andi	r9,r9,65535
81110bc4:	2085883a 	add	r2,r4,r2
81110bc8:	2a4b883a 	add	r5,r5,r9
81110bcc:	40803636 	bltu	r8,r2,81110ca8 <__umoddi3+0x4c8>
81110bd0:	40804d26 	beq	r8,r2,81110d08 <__umoddi3+0x528>
81110bd4:	4089c83a 	sub	r4,r8,r2
81110bd8:	280f883a 	mov	r7,r5
81110bdc:	81cfc83a 	sub	r7,r16,r7
81110be0:	81c7803a 	cmpltu	r3,r16,r7
81110be4:	20c7c83a 	sub	r3,r4,r3
81110be8:	1cc4983a 	sll	r2,r3,r19
81110bec:	3d0ed83a 	srl	r7,r7,r20
81110bf0:	1d06d83a 	srl	r3,r3,r20
81110bf4:	11c4b03a 	or	r2,r2,r7
81110bf8:	003f9306 	br	81110a48 <__reset+0xfb0f0a48>
81110bfc:	9ca6983a 	sll	r19,r19,r18
81110c00:	88e8d83a 	srl	r20,r17,r3
81110c04:	80c4d83a 	srl	r2,r16,r3
81110c08:	982cd43a 	srli	r22,r19,16
81110c0c:	8ca2983a 	sll	r17,r17,r18
81110c10:	a009883a 	mov	r4,r20
81110c14:	b00b883a 	mov	r5,r22
81110c18:	1478b03a 	or	fp,r2,r17
81110c1c:	11055b00 	call	811055b0 <__umodsi3>
81110c20:	a009883a 	mov	r4,r20
81110c24:	b00b883a 	mov	r5,r22
81110c28:	1023883a 	mov	r17,r2
81110c2c:	110554c0 	call	8110554c <__udivsi3>
81110c30:	9d7fffcc 	andi	r21,r19,65535
81110c34:	880a943a 	slli	r5,r17,16
81110c38:	e008d43a 	srli	r4,fp,16
81110c3c:	a885383a 	mul	r2,r21,r2
81110c40:	84a8983a 	sll	r20,r16,r18
81110c44:	2148b03a 	or	r4,r4,r5
81110c48:	2080042e 	bgeu	r4,r2,81110c5c <__umoddi3+0x47c>
81110c4c:	24c9883a 	add	r4,r4,r19
81110c50:	24c00236 	bltu	r4,r19,81110c5c <__umoddi3+0x47c>
81110c54:	2080012e 	bgeu	r4,r2,81110c5c <__umoddi3+0x47c>
81110c58:	24c9883a 	add	r4,r4,r19
81110c5c:	20a3c83a 	sub	r17,r4,r2
81110c60:	b00b883a 	mov	r5,r22
81110c64:	8809883a 	mov	r4,r17
81110c68:	11055b00 	call	811055b0 <__umodsi3>
81110c6c:	102f883a 	mov	r23,r2
81110c70:	8809883a 	mov	r4,r17
81110c74:	b00b883a 	mov	r5,r22
81110c78:	110554c0 	call	8110554c <__udivsi3>
81110c7c:	b82e943a 	slli	r23,r23,16
81110c80:	a885383a 	mul	r2,r21,r2
81110c84:	e13fffcc 	andi	r4,fp,65535
81110c88:	25c8b03a 	or	r4,r4,r23
81110c8c:	2080042e 	bgeu	r4,r2,81110ca0 <__umoddi3+0x4c0>
81110c90:	24c9883a 	add	r4,r4,r19
81110c94:	24c00236 	bltu	r4,r19,81110ca0 <__umoddi3+0x4c0>
81110c98:	2080012e 	bgeu	r4,r2,81110ca0 <__umoddi3+0x4c0>
81110c9c:	24c9883a 	add	r4,r4,r19
81110ca0:	20a3c83a 	sub	r17,r4,r2
81110ca4:	003f4806 	br	811109c8 <__reset+0xfb0f09c8>
81110ca8:	2c8fc83a 	sub	r7,r5,r18
81110cac:	1545c83a 	sub	r2,r2,r21
81110cb0:	29cb803a 	cmpltu	r5,r5,r7
81110cb4:	1145c83a 	sub	r2,r2,r5
81110cb8:	4089c83a 	sub	r4,r8,r2
81110cbc:	003fc706 	br	81110bdc <__reset+0xfb0f0bdc>
81110cc0:	01000604 	movi	r4,24
81110cc4:	003f1806 	br	81110928 <__reset+0xfb0f0928>
81110cc8:	00800604 	movi	r2,24
81110ccc:	003f3206 	br	81110998 <__reset+0xfb0f0998>
81110cd0:	01000604 	movi	r4,24
81110cd4:	003ed906 	br	8111083c <__reset+0xfb0f083c>
81110cd8:	413fa52e 	bgeu	r8,r4,81110b70 <__reset+0xfb0f0b70>
81110cdc:	297fff84 	addi	r5,r5,-2
81110ce0:	4551883a 	add	r8,r8,r21
81110ce4:	003fa306 	br	81110b74 <__reset+0xfb0f0b74>
81110ce8:	15ff8b2e 	bgeu	r2,r23,81110b18 <__reset+0xfb0f0b18>
81110cec:	31bfff84 	addi	r6,r6,-2
81110cf0:	1545883a 	add	r2,r2,r21
81110cf4:	003f8906 	br	81110b1c <__reset+0xfb0f0b1c>
81110cf8:	24c9883a 	add	r4,r4,r19
81110cfc:	003eee06 	br	811108b8 <__reset+0xfb0f08b8>
81110d00:	8005883a 	mov	r2,r16
81110d04:	003f1706 	br	81110964 <__reset+0xfb0f0964>
81110d08:	817fe736 	bltu	r16,r5,81110ca8 <__reset+0xfb0f0ca8>
81110d0c:	280f883a 	mov	r7,r5
81110d10:	0009883a 	mov	r4,zero
81110d14:	003fb106 	br	81110bdc <__reset+0xfb0f0bdc>

81110d18 <__adddf3>:
81110d18:	02c00434 	movhi	r11,16
81110d1c:	5affffc4 	addi	r11,r11,-1
81110d20:	2806d7fa 	srli	r3,r5,31
81110d24:	2ad4703a 	and	r10,r5,r11
81110d28:	3ad2703a 	and	r9,r7,r11
81110d2c:	3804d53a 	srli	r2,r7,20
81110d30:	3018d77a 	srli	r12,r6,29
81110d34:	280ad53a 	srli	r5,r5,20
81110d38:	501490fa 	slli	r10,r10,3
81110d3c:	2010d77a 	srli	r8,r4,29
81110d40:	481290fa 	slli	r9,r9,3
81110d44:	380ed7fa 	srli	r7,r7,31
81110d48:	defffb04 	addi	sp,sp,-20
81110d4c:	dc800215 	stw	r18,8(sp)
81110d50:	dc400115 	stw	r17,4(sp)
81110d54:	dc000015 	stw	r16,0(sp)
81110d58:	dfc00415 	stw	ra,16(sp)
81110d5c:	dcc00315 	stw	r19,12(sp)
81110d60:	1c803fcc 	andi	r18,r3,255
81110d64:	2c01ffcc 	andi	r16,r5,2047
81110d68:	5210b03a 	or	r8,r10,r8
81110d6c:	202290fa 	slli	r17,r4,3
81110d70:	1081ffcc 	andi	r2,r2,2047
81110d74:	4b12b03a 	or	r9,r9,r12
81110d78:	300c90fa 	slli	r6,r6,3
81110d7c:	91c07526 	beq	r18,r7,81110f54 <__adddf3+0x23c>
81110d80:	8087c83a 	sub	r3,r16,r2
81110d84:	00c0ab0e 	bge	zero,r3,81111034 <__adddf3+0x31c>
81110d88:	10002a1e 	bne	r2,zero,81110e34 <__adddf3+0x11c>
81110d8c:	4984b03a 	or	r2,r9,r6
81110d90:	1000961e 	bne	r2,zero,81110fec <__adddf3+0x2d4>
81110d94:	888001cc 	andi	r2,r17,7
81110d98:	10000726 	beq	r2,zero,81110db8 <__adddf3+0xa0>
81110d9c:	888003cc 	andi	r2,r17,15
81110da0:	00c00104 	movi	r3,4
81110da4:	10c00426 	beq	r2,r3,81110db8 <__adddf3+0xa0>
81110da8:	88c7883a 	add	r3,r17,r3
81110dac:	1c63803a 	cmpltu	r17,r3,r17
81110db0:	4451883a 	add	r8,r8,r17
81110db4:	1823883a 	mov	r17,r3
81110db8:	4080202c 	andhi	r2,r8,128
81110dbc:	10005926 	beq	r2,zero,81110f24 <__adddf3+0x20c>
81110dc0:	84000044 	addi	r16,r16,1
81110dc4:	0081ffc4 	movi	r2,2047
81110dc8:	8080ba26 	beq	r16,r2,811110b4 <__adddf3+0x39c>
81110dcc:	00bfe034 	movhi	r2,65408
81110dd0:	10bfffc4 	addi	r2,r2,-1
81110dd4:	4090703a 	and	r8,r8,r2
81110dd8:	4004977a 	slli	r2,r8,29
81110ddc:	4010927a 	slli	r8,r8,9
81110de0:	8822d0fa 	srli	r17,r17,3
81110de4:	8401ffcc 	andi	r16,r16,2047
81110de8:	4010d33a 	srli	r8,r8,12
81110dec:	9007883a 	mov	r3,r18
81110df0:	1444b03a 	or	r2,r2,r17
81110df4:	8401ffcc 	andi	r16,r16,2047
81110df8:	8020953a 	slli	r16,r16,20
81110dfc:	18c03fcc 	andi	r3,r3,255
81110e00:	01000434 	movhi	r4,16
81110e04:	213fffc4 	addi	r4,r4,-1
81110e08:	180697fa 	slli	r3,r3,31
81110e0c:	4110703a 	and	r8,r8,r4
81110e10:	4410b03a 	or	r8,r8,r16
81110e14:	40c6b03a 	or	r3,r8,r3
81110e18:	dfc00417 	ldw	ra,16(sp)
81110e1c:	dcc00317 	ldw	r19,12(sp)
81110e20:	dc800217 	ldw	r18,8(sp)
81110e24:	dc400117 	ldw	r17,4(sp)
81110e28:	dc000017 	ldw	r16,0(sp)
81110e2c:	dec00504 	addi	sp,sp,20
81110e30:	f800283a 	ret
81110e34:	0081ffc4 	movi	r2,2047
81110e38:	80bfd626 	beq	r16,r2,81110d94 <__reset+0xfb0f0d94>
81110e3c:	4a402034 	orhi	r9,r9,128
81110e40:	00800e04 	movi	r2,56
81110e44:	10c09f16 	blt	r2,r3,811110c4 <__adddf3+0x3ac>
81110e48:	008007c4 	movi	r2,31
81110e4c:	10c0c216 	blt	r2,r3,81111158 <__adddf3+0x440>
81110e50:	00800804 	movi	r2,32
81110e54:	10c5c83a 	sub	r2,r2,r3
81110e58:	488a983a 	sll	r5,r9,r2
81110e5c:	30c8d83a 	srl	r4,r6,r3
81110e60:	3084983a 	sll	r2,r6,r2
81110e64:	48c6d83a 	srl	r3,r9,r3
81110e68:	290cb03a 	or	r6,r5,r4
81110e6c:	1004c03a 	cmpne	r2,r2,zero
81110e70:	308cb03a 	or	r6,r6,r2
81110e74:	898dc83a 	sub	r6,r17,r6
81110e78:	89a3803a 	cmpltu	r17,r17,r6
81110e7c:	40d1c83a 	sub	r8,r8,r3
81110e80:	4451c83a 	sub	r8,r8,r17
81110e84:	3023883a 	mov	r17,r6
81110e88:	4080202c 	andhi	r2,r8,128
81110e8c:	10002326 	beq	r2,zero,81110f1c <__adddf3+0x204>
81110e90:	04c02034 	movhi	r19,128
81110e94:	9cffffc4 	addi	r19,r19,-1
81110e98:	44e6703a 	and	r19,r8,r19
81110e9c:	98007626 	beq	r19,zero,81111078 <__adddf3+0x360>
81110ea0:	9809883a 	mov	r4,r19
81110ea4:	1106a280 	call	81106a28 <__clzsi2>
81110ea8:	10fffe04 	addi	r3,r2,-8
81110eac:	010007c4 	movi	r4,31
81110eb0:	20c07716 	blt	r4,r3,81111090 <__adddf3+0x378>
81110eb4:	00800804 	movi	r2,32
81110eb8:	10c5c83a 	sub	r2,r2,r3
81110ebc:	8884d83a 	srl	r2,r17,r2
81110ec0:	98d0983a 	sll	r8,r19,r3
81110ec4:	88e2983a 	sll	r17,r17,r3
81110ec8:	1204b03a 	or	r2,r2,r8
81110ecc:	1c007416 	blt	r3,r16,811110a0 <__adddf3+0x388>
81110ed0:	1c21c83a 	sub	r16,r3,r16
81110ed4:	82000044 	addi	r8,r16,1
81110ed8:	00c007c4 	movi	r3,31
81110edc:	1a009116 	blt	r3,r8,81111124 <__adddf3+0x40c>
81110ee0:	00c00804 	movi	r3,32
81110ee4:	1a07c83a 	sub	r3,r3,r8
81110ee8:	8a08d83a 	srl	r4,r17,r8
81110eec:	88e2983a 	sll	r17,r17,r3
81110ef0:	10c6983a 	sll	r3,r2,r3
81110ef4:	1210d83a 	srl	r8,r2,r8
81110ef8:	8804c03a 	cmpne	r2,r17,zero
81110efc:	1906b03a 	or	r3,r3,r4
81110f00:	18a2b03a 	or	r17,r3,r2
81110f04:	0021883a 	mov	r16,zero
81110f08:	003fa206 	br	81110d94 <__reset+0xfb0f0d94>
81110f0c:	1890b03a 	or	r8,r3,r2
81110f10:	40017d26 	beq	r8,zero,81111508 <__adddf3+0x7f0>
81110f14:	1011883a 	mov	r8,r2
81110f18:	1823883a 	mov	r17,r3
81110f1c:	888001cc 	andi	r2,r17,7
81110f20:	103f9e1e 	bne	r2,zero,81110d9c <__reset+0xfb0f0d9c>
81110f24:	4004977a 	slli	r2,r8,29
81110f28:	8822d0fa 	srli	r17,r17,3
81110f2c:	4010d0fa 	srli	r8,r8,3
81110f30:	9007883a 	mov	r3,r18
81110f34:	1444b03a 	or	r2,r2,r17
81110f38:	0101ffc4 	movi	r4,2047
81110f3c:	81002426 	beq	r16,r4,81110fd0 <__adddf3+0x2b8>
81110f40:	8120703a 	and	r16,r16,r4
81110f44:	01000434 	movhi	r4,16
81110f48:	213fffc4 	addi	r4,r4,-1
81110f4c:	4110703a 	and	r8,r8,r4
81110f50:	003fa806 	br	81110df4 <__reset+0xfb0f0df4>
81110f54:	8089c83a 	sub	r4,r16,r2
81110f58:	01005e0e 	bge	zero,r4,811110d4 <__adddf3+0x3bc>
81110f5c:	10002b26 	beq	r2,zero,8111100c <__adddf3+0x2f4>
81110f60:	0081ffc4 	movi	r2,2047
81110f64:	80bf8b26 	beq	r16,r2,81110d94 <__reset+0xfb0f0d94>
81110f68:	4a402034 	orhi	r9,r9,128
81110f6c:	00800e04 	movi	r2,56
81110f70:	1100a40e 	bge	r2,r4,81111204 <__adddf3+0x4ec>
81110f74:	498cb03a 	or	r6,r9,r6
81110f78:	300ac03a 	cmpne	r5,r6,zero
81110f7c:	0013883a 	mov	r9,zero
81110f80:	2c4b883a 	add	r5,r5,r17
81110f84:	2c63803a 	cmpltu	r17,r5,r17
81110f88:	4a11883a 	add	r8,r9,r8
81110f8c:	8a11883a 	add	r8,r17,r8
81110f90:	2823883a 	mov	r17,r5
81110f94:	4080202c 	andhi	r2,r8,128
81110f98:	103fe026 	beq	r2,zero,81110f1c <__reset+0xfb0f0f1c>
81110f9c:	84000044 	addi	r16,r16,1
81110fa0:	0081ffc4 	movi	r2,2047
81110fa4:	8080d226 	beq	r16,r2,811112f0 <__adddf3+0x5d8>
81110fa8:	00bfe034 	movhi	r2,65408
81110fac:	10bfffc4 	addi	r2,r2,-1
81110fb0:	4090703a 	and	r8,r8,r2
81110fb4:	880ad07a 	srli	r5,r17,1
81110fb8:	400897fa 	slli	r4,r8,31
81110fbc:	88c0004c 	andi	r3,r17,1
81110fc0:	28e2b03a 	or	r17,r5,r3
81110fc4:	4010d07a 	srli	r8,r8,1
81110fc8:	2462b03a 	or	r17,r4,r17
81110fcc:	003f7106 	br	81110d94 <__reset+0xfb0f0d94>
81110fd0:	4088b03a 	or	r4,r8,r2
81110fd4:	20014526 	beq	r4,zero,811114ec <__adddf3+0x7d4>
81110fd8:	01000434 	movhi	r4,16
81110fdc:	42000234 	orhi	r8,r8,8
81110fe0:	213fffc4 	addi	r4,r4,-1
81110fe4:	4110703a 	and	r8,r8,r4
81110fe8:	003f8206 	br	81110df4 <__reset+0xfb0f0df4>
81110fec:	18ffffc4 	addi	r3,r3,-1
81110ff0:	1800491e 	bne	r3,zero,81111118 <__adddf3+0x400>
81110ff4:	898bc83a 	sub	r5,r17,r6
81110ff8:	8963803a 	cmpltu	r17,r17,r5
81110ffc:	4251c83a 	sub	r8,r8,r9
81111000:	4451c83a 	sub	r8,r8,r17
81111004:	2823883a 	mov	r17,r5
81111008:	003f9f06 	br	81110e88 <__reset+0xfb0f0e88>
8111100c:	4984b03a 	or	r2,r9,r6
81111010:	103f6026 	beq	r2,zero,81110d94 <__reset+0xfb0f0d94>
81111014:	213fffc4 	addi	r4,r4,-1
81111018:	2000931e 	bne	r4,zero,81111268 <__adddf3+0x550>
8111101c:	898d883a 	add	r6,r17,r6
81111020:	3463803a 	cmpltu	r17,r6,r17
81111024:	4251883a 	add	r8,r8,r9
81111028:	8a11883a 	add	r8,r17,r8
8111102c:	3023883a 	mov	r17,r6
81111030:	003fd806 	br	81110f94 <__reset+0xfb0f0f94>
81111034:	1800541e 	bne	r3,zero,81111188 <__adddf3+0x470>
81111038:	80800044 	addi	r2,r16,1
8111103c:	1081ffcc 	andi	r2,r2,2047
81111040:	00c00044 	movi	r3,1
81111044:	1880a00e 	bge	r3,r2,811112c8 <__adddf3+0x5b0>
81111048:	8989c83a 	sub	r4,r17,r6
8111104c:	8905803a 	cmpltu	r2,r17,r4
81111050:	4267c83a 	sub	r19,r8,r9
81111054:	98a7c83a 	sub	r19,r19,r2
81111058:	9880202c 	andhi	r2,r19,128
8111105c:	10006326 	beq	r2,zero,811111ec <__adddf3+0x4d4>
81111060:	3463c83a 	sub	r17,r6,r17
81111064:	4a07c83a 	sub	r3,r9,r8
81111068:	344d803a 	cmpltu	r6,r6,r17
8111106c:	19a7c83a 	sub	r19,r3,r6
81111070:	3825883a 	mov	r18,r7
81111074:	983f8a1e 	bne	r19,zero,81110ea0 <__reset+0xfb0f0ea0>
81111078:	8809883a 	mov	r4,r17
8111107c:	1106a280 	call	81106a28 <__clzsi2>
81111080:	10800804 	addi	r2,r2,32
81111084:	10fffe04 	addi	r3,r2,-8
81111088:	010007c4 	movi	r4,31
8111108c:	20ff890e 	bge	r4,r3,81110eb4 <__reset+0xfb0f0eb4>
81111090:	10bff604 	addi	r2,r2,-40
81111094:	8884983a 	sll	r2,r17,r2
81111098:	0023883a 	mov	r17,zero
8111109c:	1c3f8c0e 	bge	r3,r16,81110ed0 <__reset+0xfb0f0ed0>
811110a0:	023fe034 	movhi	r8,65408
811110a4:	423fffc4 	addi	r8,r8,-1
811110a8:	80e1c83a 	sub	r16,r16,r3
811110ac:	1210703a 	and	r8,r2,r8
811110b0:	003f3806 	br	81110d94 <__reset+0xfb0f0d94>
811110b4:	9007883a 	mov	r3,r18
811110b8:	0011883a 	mov	r8,zero
811110bc:	0005883a 	mov	r2,zero
811110c0:	003f4c06 	br	81110df4 <__reset+0xfb0f0df4>
811110c4:	498cb03a 	or	r6,r9,r6
811110c8:	300cc03a 	cmpne	r6,r6,zero
811110cc:	0007883a 	mov	r3,zero
811110d0:	003f6806 	br	81110e74 <__reset+0xfb0f0e74>
811110d4:	20009c1e 	bne	r4,zero,81111348 <__adddf3+0x630>
811110d8:	80800044 	addi	r2,r16,1
811110dc:	1141ffcc 	andi	r5,r2,2047
811110e0:	01000044 	movi	r4,1
811110e4:	2140670e 	bge	r4,r5,81111284 <__adddf3+0x56c>
811110e8:	0101ffc4 	movi	r4,2047
811110ec:	11007f26 	beq	r2,r4,811112ec <__adddf3+0x5d4>
811110f0:	898d883a 	add	r6,r17,r6
811110f4:	4247883a 	add	r3,r8,r9
811110f8:	3451803a 	cmpltu	r8,r6,r17
811110fc:	40d1883a 	add	r8,r8,r3
81111100:	402297fa 	slli	r17,r8,31
81111104:	300cd07a 	srli	r6,r6,1
81111108:	4010d07a 	srli	r8,r8,1
8111110c:	1021883a 	mov	r16,r2
81111110:	89a2b03a 	or	r17,r17,r6
81111114:	003f1f06 	br	81110d94 <__reset+0xfb0f0d94>
81111118:	0081ffc4 	movi	r2,2047
8111111c:	80bf481e 	bne	r16,r2,81110e40 <__reset+0xfb0f0e40>
81111120:	003f1c06 	br	81110d94 <__reset+0xfb0f0d94>
81111124:	843ff844 	addi	r16,r16,-31
81111128:	01000804 	movi	r4,32
8111112c:	1406d83a 	srl	r3,r2,r16
81111130:	41005026 	beq	r8,r4,81111274 <__adddf3+0x55c>
81111134:	01001004 	movi	r4,64
81111138:	2211c83a 	sub	r8,r4,r8
8111113c:	1204983a 	sll	r2,r2,r8
81111140:	88a2b03a 	or	r17,r17,r2
81111144:	8822c03a 	cmpne	r17,r17,zero
81111148:	1c62b03a 	or	r17,r3,r17
8111114c:	0011883a 	mov	r8,zero
81111150:	0021883a 	mov	r16,zero
81111154:	003f7106 	br	81110f1c <__reset+0xfb0f0f1c>
81111158:	193ff804 	addi	r4,r3,-32
8111115c:	00800804 	movi	r2,32
81111160:	4908d83a 	srl	r4,r9,r4
81111164:	18804526 	beq	r3,r2,8111127c <__adddf3+0x564>
81111168:	00801004 	movi	r2,64
8111116c:	10c5c83a 	sub	r2,r2,r3
81111170:	4886983a 	sll	r3,r9,r2
81111174:	198cb03a 	or	r6,r3,r6
81111178:	300cc03a 	cmpne	r6,r6,zero
8111117c:	218cb03a 	or	r6,r4,r6
81111180:	0007883a 	mov	r3,zero
81111184:	003f3b06 	br	81110e74 <__reset+0xfb0f0e74>
81111188:	80002a26 	beq	r16,zero,81111234 <__adddf3+0x51c>
8111118c:	0101ffc4 	movi	r4,2047
81111190:	11006826 	beq	r2,r4,81111334 <__adddf3+0x61c>
81111194:	00c7c83a 	sub	r3,zero,r3
81111198:	42002034 	orhi	r8,r8,128
8111119c:	01000e04 	movi	r4,56
811111a0:	20c07c16 	blt	r4,r3,81111394 <__adddf3+0x67c>
811111a4:	010007c4 	movi	r4,31
811111a8:	20c0da16 	blt	r4,r3,81111514 <__adddf3+0x7fc>
811111ac:	01000804 	movi	r4,32
811111b0:	20c9c83a 	sub	r4,r4,r3
811111b4:	4114983a 	sll	r10,r8,r4
811111b8:	88cad83a 	srl	r5,r17,r3
811111bc:	8908983a 	sll	r4,r17,r4
811111c0:	40c6d83a 	srl	r3,r8,r3
811111c4:	5162b03a 	or	r17,r10,r5
811111c8:	2008c03a 	cmpne	r4,r4,zero
811111cc:	8922b03a 	or	r17,r17,r4
811111d0:	3463c83a 	sub	r17,r6,r17
811111d4:	48c7c83a 	sub	r3,r9,r3
811111d8:	344d803a 	cmpltu	r6,r6,r17
811111dc:	1991c83a 	sub	r8,r3,r6
811111e0:	1021883a 	mov	r16,r2
811111e4:	3825883a 	mov	r18,r7
811111e8:	003f2706 	br	81110e88 <__reset+0xfb0f0e88>
811111ec:	24d0b03a 	or	r8,r4,r19
811111f0:	40001b1e 	bne	r8,zero,81111260 <__adddf3+0x548>
811111f4:	0005883a 	mov	r2,zero
811111f8:	0007883a 	mov	r3,zero
811111fc:	0021883a 	mov	r16,zero
81111200:	003f4d06 	br	81110f38 <__reset+0xfb0f0f38>
81111204:	008007c4 	movi	r2,31
81111208:	11003c16 	blt	r2,r4,811112fc <__adddf3+0x5e4>
8111120c:	00800804 	movi	r2,32
81111210:	1105c83a 	sub	r2,r2,r4
81111214:	488e983a 	sll	r7,r9,r2
81111218:	310ad83a 	srl	r5,r6,r4
8111121c:	3084983a 	sll	r2,r6,r2
81111220:	4912d83a 	srl	r9,r9,r4
81111224:	394ab03a 	or	r5,r7,r5
81111228:	1004c03a 	cmpne	r2,r2,zero
8111122c:	288ab03a 	or	r5,r5,r2
81111230:	003f5306 	br	81110f80 <__reset+0xfb0f0f80>
81111234:	4448b03a 	or	r4,r8,r17
81111238:	20003e26 	beq	r4,zero,81111334 <__adddf3+0x61c>
8111123c:	00c6303a 	nor	r3,zero,r3
81111240:	18003a1e 	bne	r3,zero,8111132c <__adddf3+0x614>
81111244:	3463c83a 	sub	r17,r6,r17
81111248:	4a07c83a 	sub	r3,r9,r8
8111124c:	344d803a 	cmpltu	r6,r6,r17
81111250:	1991c83a 	sub	r8,r3,r6
81111254:	1021883a 	mov	r16,r2
81111258:	3825883a 	mov	r18,r7
8111125c:	003f0a06 	br	81110e88 <__reset+0xfb0f0e88>
81111260:	2023883a 	mov	r17,r4
81111264:	003f0d06 	br	81110e9c <__reset+0xfb0f0e9c>
81111268:	0081ffc4 	movi	r2,2047
8111126c:	80bf3f1e 	bne	r16,r2,81110f6c <__reset+0xfb0f0f6c>
81111270:	003ec806 	br	81110d94 <__reset+0xfb0f0d94>
81111274:	0005883a 	mov	r2,zero
81111278:	003fb106 	br	81111140 <__reset+0xfb0f1140>
8111127c:	0007883a 	mov	r3,zero
81111280:	003fbc06 	br	81111174 <__reset+0xfb0f1174>
81111284:	4444b03a 	or	r2,r8,r17
81111288:	8000871e 	bne	r16,zero,811114a8 <__adddf3+0x790>
8111128c:	1000ba26 	beq	r2,zero,81111578 <__adddf3+0x860>
81111290:	4984b03a 	or	r2,r9,r6
81111294:	103ebf26 	beq	r2,zero,81110d94 <__reset+0xfb0f0d94>
81111298:	8985883a 	add	r2,r17,r6
8111129c:	4247883a 	add	r3,r8,r9
811112a0:	1451803a 	cmpltu	r8,r2,r17
811112a4:	40d1883a 	add	r8,r8,r3
811112a8:	40c0202c 	andhi	r3,r8,128
811112ac:	1023883a 	mov	r17,r2
811112b0:	183f1a26 	beq	r3,zero,81110f1c <__reset+0xfb0f0f1c>
811112b4:	00bfe034 	movhi	r2,65408
811112b8:	10bfffc4 	addi	r2,r2,-1
811112bc:	2021883a 	mov	r16,r4
811112c0:	4090703a 	and	r8,r8,r2
811112c4:	003eb306 	br	81110d94 <__reset+0xfb0f0d94>
811112c8:	4444b03a 	or	r2,r8,r17
811112cc:	8000291e 	bne	r16,zero,81111374 <__adddf3+0x65c>
811112d0:	10004b1e 	bne	r2,zero,81111400 <__adddf3+0x6e8>
811112d4:	4990b03a 	or	r8,r9,r6
811112d8:	40008b26 	beq	r8,zero,81111508 <__adddf3+0x7f0>
811112dc:	4811883a 	mov	r8,r9
811112e0:	3023883a 	mov	r17,r6
811112e4:	3825883a 	mov	r18,r7
811112e8:	003eaa06 	br	81110d94 <__reset+0xfb0f0d94>
811112ec:	1021883a 	mov	r16,r2
811112f0:	0011883a 	mov	r8,zero
811112f4:	0005883a 	mov	r2,zero
811112f8:	003f0f06 	br	81110f38 <__reset+0xfb0f0f38>
811112fc:	217ff804 	addi	r5,r4,-32
81111300:	00800804 	movi	r2,32
81111304:	494ad83a 	srl	r5,r9,r5
81111308:	20807d26 	beq	r4,r2,81111500 <__adddf3+0x7e8>
8111130c:	00801004 	movi	r2,64
81111310:	1109c83a 	sub	r4,r2,r4
81111314:	4912983a 	sll	r9,r9,r4
81111318:	498cb03a 	or	r6,r9,r6
8111131c:	300cc03a 	cmpne	r6,r6,zero
81111320:	298ab03a 	or	r5,r5,r6
81111324:	0013883a 	mov	r9,zero
81111328:	003f1506 	br	81110f80 <__reset+0xfb0f0f80>
8111132c:	0101ffc4 	movi	r4,2047
81111330:	113f9a1e 	bne	r2,r4,8111119c <__reset+0xfb0f119c>
81111334:	4811883a 	mov	r8,r9
81111338:	3023883a 	mov	r17,r6
8111133c:	1021883a 	mov	r16,r2
81111340:	3825883a 	mov	r18,r7
81111344:	003e9306 	br	81110d94 <__reset+0xfb0f0d94>
81111348:	8000161e 	bne	r16,zero,811113a4 <__adddf3+0x68c>
8111134c:	444ab03a 	or	r5,r8,r17
81111350:	28005126 	beq	r5,zero,81111498 <__adddf3+0x780>
81111354:	0108303a 	nor	r4,zero,r4
81111358:	20004d1e 	bne	r4,zero,81111490 <__adddf3+0x778>
8111135c:	89a3883a 	add	r17,r17,r6
81111360:	4253883a 	add	r9,r8,r9
81111364:	898d803a 	cmpltu	r6,r17,r6
81111368:	3251883a 	add	r8,r6,r9
8111136c:	1021883a 	mov	r16,r2
81111370:	003f0806 	br	81110f94 <__reset+0xfb0f0f94>
81111374:	1000301e 	bne	r2,zero,81111438 <__adddf3+0x720>
81111378:	4984b03a 	or	r2,r9,r6
8111137c:	10007126 	beq	r2,zero,81111544 <__adddf3+0x82c>
81111380:	4811883a 	mov	r8,r9
81111384:	3023883a 	mov	r17,r6
81111388:	3825883a 	mov	r18,r7
8111138c:	0401ffc4 	movi	r16,2047
81111390:	003e8006 	br	81110d94 <__reset+0xfb0f0d94>
81111394:	4462b03a 	or	r17,r8,r17
81111398:	8822c03a 	cmpne	r17,r17,zero
8111139c:	0007883a 	mov	r3,zero
811113a0:	003f8b06 	br	811111d0 <__reset+0xfb0f11d0>
811113a4:	0141ffc4 	movi	r5,2047
811113a8:	11403b26 	beq	r2,r5,81111498 <__adddf3+0x780>
811113ac:	0109c83a 	sub	r4,zero,r4
811113b0:	42002034 	orhi	r8,r8,128
811113b4:	01400e04 	movi	r5,56
811113b8:	29006716 	blt	r5,r4,81111558 <__adddf3+0x840>
811113bc:	014007c4 	movi	r5,31
811113c0:	29007016 	blt	r5,r4,81111584 <__adddf3+0x86c>
811113c4:	01400804 	movi	r5,32
811113c8:	290bc83a 	sub	r5,r5,r4
811113cc:	4154983a 	sll	r10,r8,r5
811113d0:	890ed83a 	srl	r7,r17,r4
811113d4:	894a983a 	sll	r5,r17,r5
811113d8:	4108d83a 	srl	r4,r8,r4
811113dc:	51e2b03a 	or	r17,r10,r7
811113e0:	280ac03a 	cmpne	r5,r5,zero
811113e4:	8962b03a 	or	r17,r17,r5
811113e8:	89a3883a 	add	r17,r17,r6
811113ec:	2253883a 	add	r9,r4,r9
811113f0:	898d803a 	cmpltu	r6,r17,r6
811113f4:	3251883a 	add	r8,r6,r9
811113f8:	1021883a 	mov	r16,r2
811113fc:	003ee506 	br	81110f94 <__reset+0xfb0f0f94>
81111400:	4984b03a 	or	r2,r9,r6
81111404:	103e6326 	beq	r2,zero,81110d94 <__reset+0xfb0f0d94>
81111408:	8987c83a 	sub	r3,r17,r6
8111140c:	88c9803a 	cmpltu	r4,r17,r3
81111410:	4245c83a 	sub	r2,r8,r9
81111414:	1105c83a 	sub	r2,r2,r4
81111418:	1100202c 	andhi	r4,r2,128
8111141c:	203ebb26 	beq	r4,zero,81110f0c <__reset+0xfb0f0f0c>
81111420:	3463c83a 	sub	r17,r6,r17
81111424:	4a07c83a 	sub	r3,r9,r8
81111428:	344d803a 	cmpltu	r6,r6,r17
8111142c:	1991c83a 	sub	r8,r3,r6
81111430:	3825883a 	mov	r18,r7
81111434:	003e5706 	br	81110d94 <__reset+0xfb0f0d94>
81111438:	4984b03a 	or	r2,r9,r6
8111143c:	10002e26 	beq	r2,zero,811114f8 <__adddf3+0x7e0>
81111440:	4004d0fa 	srli	r2,r8,3
81111444:	8822d0fa 	srli	r17,r17,3
81111448:	4010977a 	slli	r8,r8,29
8111144c:	10c0022c 	andhi	r3,r2,8
81111450:	4462b03a 	or	r17,r8,r17
81111454:	18000826 	beq	r3,zero,81111478 <__adddf3+0x760>
81111458:	4808d0fa 	srli	r4,r9,3
8111145c:	20c0022c 	andhi	r3,r4,8
81111460:	1800051e 	bne	r3,zero,81111478 <__adddf3+0x760>
81111464:	300cd0fa 	srli	r6,r6,3
81111468:	4806977a 	slli	r3,r9,29
8111146c:	2005883a 	mov	r2,r4
81111470:	3825883a 	mov	r18,r7
81111474:	19a2b03a 	or	r17,r3,r6
81111478:	8810d77a 	srli	r8,r17,29
8111147c:	100490fa 	slli	r2,r2,3
81111480:	882290fa 	slli	r17,r17,3
81111484:	0401ffc4 	movi	r16,2047
81111488:	4090b03a 	or	r8,r8,r2
8111148c:	003e4106 	br	81110d94 <__reset+0xfb0f0d94>
81111490:	0141ffc4 	movi	r5,2047
81111494:	117fc71e 	bne	r2,r5,811113b4 <__reset+0xfb0f13b4>
81111498:	4811883a 	mov	r8,r9
8111149c:	3023883a 	mov	r17,r6
811114a0:	1021883a 	mov	r16,r2
811114a4:	003e3b06 	br	81110d94 <__reset+0xfb0f0d94>
811114a8:	10002f26 	beq	r2,zero,81111568 <__adddf3+0x850>
811114ac:	4984b03a 	or	r2,r9,r6
811114b0:	10001126 	beq	r2,zero,811114f8 <__adddf3+0x7e0>
811114b4:	4004d0fa 	srli	r2,r8,3
811114b8:	8822d0fa 	srli	r17,r17,3
811114bc:	4010977a 	slli	r8,r8,29
811114c0:	10c0022c 	andhi	r3,r2,8
811114c4:	4462b03a 	or	r17,r8,r17
811114c8:	183feb26 	beq	r3,zero,81111478 <__reset+0xfb0f1478>
811114cc:	4808d0fa 	srli	r4,r9,3
811114d0:	20c0022c 	andhi	r3,r4,8
811114d4:	183fe81e 	bne	r3,zero,81111478 <__reset+0xfb0f1478>
811114d8:	300cd0fa 	srli	r6,r6,3
811114dc:	4806977a 	slli	r3,r9,29
811114e0:	2005883a 	mov	r2,r4
811114e4:	19a2b03a 	or	r17,r3,r6
811114e8:	003fe306 	br	81111478 <__reset+0xfb0f1478>
811114ec:	0011883a 	mov	r8,zero
811114f0:	0005883a 	mov	r2,zero
811114f4:	003e3f06 	br	81110df4 <__reset+0xfb0f0df4>
811114f8:	0401ffc4 	movi	r16,2047
811114fc:	003e2506 	br	81110d94 <__reset+0xfb0f0d94>
81111500:	0013883a 	mov	r9,zero
81111504:	003f8406 	br	81111318 <__reset+0xfb0f1318>
81111508:	0005883a 	mov	r2,zero
8111150c:	0007883a 	mov	r3,zero
81111510:	003e8906 	br	81110f38 <__reset+0xfb0f0f38>
81111514:	197ff804 	addi	r5,r3,-32
81111518:	01000804 	movi	r4,32
8111151c:	414ad83a 	srl	r5,r8,r5
81111520:	19002426 	beq	r3,r4,811115b4 <__adddf3+0x89c>
81111524:	01001004 	movi	r4,64
81111528:	20c7c83a 	sub	r3,r4,r3
8111152c:	40c6983a 	sll	r3,r8,r3
81111530:	1c46b03a 	or	r3,r3,r17
81111534:	1806c03a 	cmpne	r3,r3,zero
81111538:	28e2b03a 	or	r17,r5,r3
8111153c:	0007883a 	mov	r3,zero
81111540:	003f2306 	br	811111d0 <__reset+0xfb0f11d0>
81111544:	0007883a 	mov	r3,zero
81111548:	5811883a 	mov	r8,r11
8111154c:	00bfffc4 	movi	r2,-1
81111550:	0401ffc4 	movi	r16,2047
81111554:	003e7806 	br	81110f38 <__reset+0xfb0f0f38>
81111558:	4462b03a 	or	r17,r8,r17
8111155c:	8822c03a 	cmpne	r17,r17,zero
81111560:	0009883a 	mov	r4,zero
81111564:	003fa006 	br	811113e8 <__reset+0xfb0f13e8>
81111568:	4811883a 	mov	r8,r9
8111156c:	3023883a 	mov	r17,r6
81111570:	0401ffc4 	movi	r16,2047
81111574:	003e0706 	br	81110d94 <__reset+0xfb0f0d94>
81111578:	4811883a 	mov	r8,r9
8111157c:	3023883a 	mov	r17,r6
81111580:	003e0406 	br	81110d94 <__reset+0xfb0f0d94>
81111584:	21fff804 	addi	r7,r4,-32
81111588:	01400804 	movi	r5,32
8111158c:	41ced83a 	srl	r7,r8,r7
81111590:	21400a26 	beq	r4,r5,811115bc <__adddf3+0x8a4>
81111594:	01401004 	movi	r5,64
81111598:	2909c83a 	sub	r4,r5,r4
8111159c:	4108983a 	sll	r4,r8,r4
811115a0:	2448b03a 	or	r4,r4,r17
811115a4:	2008c03a 	cmpne	r4,r4,zero
811115a8:	3922b03a 	or	r17,r7,r4
811115ac:	0009883a 	mov	r4,zero
811115b0:	003f8d06 	br	811113e8 <__reset+0xfb0f13e8>
811115b4:	0007883a 	mov	r3,zero
811115b8:	003fdd06 	br	81111530 <__reset+0xfb0f1530>
811115bc:	0009883a 	mov	r4,zero
811115c0:	003ff706 	br	811115a0 <__reset+0xfb0f15a0>

811115c4 <__divdf3>:
811115c4:	defff204 	addi	sp,sp,-56
811115c8:	dd400915 	stw	r21,36(sp)
811115cc:	282ad53a 	srli	r21,r5,20
811115d0:	dd000815 	stw	r20,32(sp)
811115d4:	2828d7fa 	srli	r20,r5,31
811115d8:	dc000415 	stw	r16,16(sp)
811115dc:	04000434 	movhi	r16,16
811115e0:	df000c15 	stw	fp,48(sp)
811115e4:	843fffc4 	addi	r16,r16,-1
811115e8:	dfc00d15 	stw	ra,52(sp)
811115ec:	ddc00b15 	stw	r23,44(sp)
811115f0:	dd800a15 	stw	r22,40(sp)
811115f4:	dcc00715 	stw	r19,28(sp)
811115f8:	dc800615 	stw	r18,24(sp)
811115fc:	dc400515 	stw	r17,20(sp)
81111600:	ad41ffcc 	andi	r21,r21,2047
81111604:	2c20703a 	and	r16,r5,r16
81111608:	a7003fcc 	andi	fp,r20,255
8111160c:	a8006126 	beq	r21,zero,81111794 <__divdf3+0x1d0>
81111610:	0081ffc4 	movi	r2,2047
81111614:	2025883a 	mov	r18,r4
81111618:	a8803726 	beq	r21,r2,811116f8 <__divdf3+0x134>
8111161c:	80800434 	orhi	r2,r16,16
81111620:	100490fa 	slli	r2,r2,3
81111624:	2020d77a 	srli	r16,r4,29
81111628:	202490fa 	slli	r18,r4,3
8111162c:	ad7f0044 	addi	r21,r21,-1023
81111630:	80a0b03a 	or	r16,r16,r2
81111634:	0027883a 	mov	r19,zero
81111638:	0013883a 	mov	r9,zero
8111163c:	3804d53a 	srli	r2,r7,20
81111640:	382cd7fa 	srli	r22,r7,31
81111644:	04400434 	movhi	r17,16
81111648:	8c7fffc4 	addi	r17,r17,-1
8111164c:	1081ffcc 	andi	r2,r2,2047
81111650:	3011883a 	mov	r8,r6
81111654:	3c62703a 	and	r17,r7,r17
81111658:	b5c03fcc 	andi	r23,r22,255
8111165c:	10006c26 	beq	r2,zero,81111810 <__divdf3+0x24c>
81111660:	00c1ffc4 	movi	r3,2047
81111664:	10c06426 	beq	r2,r3,811117f8 <__divdf3+0x234>
81111668:	88c00434 	orhi	r3,r17,16
8111166c:	180690fa 	slli	r3,r3,3
81111670:	3022d77a 	srli	r17,r6,29
81111674:	301090fa 	slli	r8,r6,3
81111678:	10bf0044 	addi	r2,r2,-1023
8111167c:	88e2b03a 	or	r17,r17,r3
81111680:	000f883a 	mov	r7,zero
81111684:	a58cf03a 	xor	r6,r20,r22
81111688:	3cc8b03a 	or	r4,r7,r19
8111168c:	a8abc83a 	sub	r21,r21,r2
81111690:	008003c4 	movi	r2,15
81111694:	3007883a 	mov	r3,r6
81111698:	34c03fcc 	andi	r19,r6,255
8111169c:	11009036 	bltu	r2,r4,811118e0 <__divdf3+0x31c>
811116a0:	200890ba 	slli	r4,r4,2
811116a4:	00a04474 	movhi	r2,33041
811116a8:	1085ae04 	addi	r2,r2,5816
811116ac:	2089883a 	add	r4,r4,r2
811116b0:	20800017 	ldw	r2,0(r4)
811116b4:	1000683a 	jmp	r2
811116b8:	811118e0 	cmpeqi	r4,r16,17507
811116bc:	81111730 	cmpltui	r4,r16,17500
811116c0:	811118d0 	cmplti	r4,r16,17507
811116c4:	81111724 	muli	r4,r16,17500
811116c8:	811118d0 	cmplti	r4,r16,17507
811116cc:	811118a4 	muli	r4,r16,17506
811116d0:	811118d0 	cmplti	r4,r16,17507
811116d4:	81111724 	muli	r4,r16,17500
811116d8:	81111730 	cmpltui	r4,r16,17500
811116dc:	81111730 	cmpltui	r4,r16,17500
811116e0:	811118a4 	muli	r4,r16,17506
811116e4:	81111724 	muli	r4,r16,17500
811116e8:	81111714 	ori	r4,r16,17500
811116ec:	81111714 	ori	r4,r16,17500
811116f0:	81111714 	ori	r4,r16,17500
811116f4:	81111bc4 	addi	r4,r16,17519
811116f8:	2404b03a 	or	r2,r4,r16
811116fc:	1000661e 	bne	r2,zero,81111898 <__divdf3+0x2d4>
81111700:	04c00204 	movi	r19,8
81111704:	0021883a 	mov	r16,zero
81111708:	0025883a 	mov	r18,zero
8111170c:	02400084 	movi	r9,2
81111710:	003fca06 	br	8111163c <__reset+0xfb0f163c>
81111714:	8023883a 	mov	r17,r16
81111718:	9011883a 	mov	r8,r18
8111171c:	e02f883a 	mov	r23,fp
81111720:	480f883a 	mov	r7,r9
81111724:	00800084 	movi	r2,2
81111728:	3881311e 	bne	r7,r2,81111bf0 <__divdf3+0x62c>
8111172c:	b827883a 	mov	r19,r23
81111730:	98c0004c 	andi	r3,r19,1
81111734:	0081ffc4 	movi	r2,2047
81111738:	000b883a 	mov	r5,zero
8111173c:	0025883a 	mov	r18,zero
81111740:	1004953a 	slli	r2,r2,20
81111744:	18c03fcc 	andi	r3,r3,255
81111748:	04400434 	movhi	r17,16
8111174c:	8c7fffc4 	addi	r17,r17,-1
81111750:	180697fa 	slli	r3,r3,31
81111754:	2c4a703a 	and	r5,r5,r17
81111758:	288ab03a 	or	r5,r5,r2
8111175c:	28c6b03a 	or	r3,r5,r3
81111760:	9005883a 	mov	r2,r18
81111764:	dfc00d17 	ldw	ra,52(sp)
81111768:	df000c17 	ldw	fp,48(sp)
8111176c:	ddc00b17 	ldw	r23,44(sp)
81111770:	dd800a17 	ldw	r22,40(sp)
81111774:	dd400917 	ldw	r21,36(sp)
81111778:	dd000817 	ldw	r20,32(sp)
8111177c:	dcc00717 	ldw	r19,28(sp)
81111780:	dc800617 	ldw	r18,24(sp)
81111784:	dc400517 	ldw	r17,20(sp)
81111788:	dc000417 	ldw	r16,16(sp)
8111178c:	dec00e04 	addi	sp,sp,56
81111790:	f800283a 	ret
81111794:	2404b03a 	or	r2,r4,r16
81111798:	2027883a 	mov	r19,r4
8111179c:	10003926 	beq	r2,zero,81111884 <__divdf3+0x2c0>
811117a0:	80012e26 	beq	r16,zero,81111c5c <__divdf3+0x698>
811117a4:	8009883a 	mov	r4,r16
811117a8:	d9800315 	stw	r6,12(sp)
811117ac:	d9c00215 	stw	r7,8(sp)
811117b0:	1106a280 	call	81106a28 <__clzsi2>
811117b4:	d9800317 	ldw	r6,12(sp)
811117b8:	d9c00217 	ldw	r7,8(sp)
811117bc:	113ffd44 	addi	r4,r2,-11
811117c0:	00c00704 	movi	r3,28
811117c4:	19012116 	blt	r3,r4,81111c4c <__divdf3+0x688>
811117c8:	00c00744 	movi	r3,29
811117cc:	147ffe04 	addi	r17,r2,-8
811117d0:	1907c83a 	sub	r3,r3,r4
811117d4:	8460983a 	sll	r16,r16,r17
811117d8:	98c6d83a 	srl	r3,r19,r3
811117dc:	9c64983a 	sll	r18,r19,r17
811117e0:	1c20b03a 	or	r16,r3,r16
811117e4:	1080fcc4 	addi	r2,r2,1011
811117e8:	00abc83a 	sub	r21,zero,r2
811117ec:	0027883a 	mov	r19,zero
811117f0:	0013883a 	mov	r9,zero
811117f4:	003f9106 	br	8111163c <__reset+0xfb0f163c>
811117f8:	3446b03a 	or	r3,r6,r17
811117fc:	18001f1e 	bne	r3,zero,8111187c <__divdf3+0x2b8>
81111800:	0023883a 	mov	r17,zero
81111804:	0011883a 	mov	r8,zero
81111808:	01c00084 	movi	r7,2
8111180c:	003f9d06 	br	81111684 <__reset+0xfb0f1684>
81111810:	3446b03a 	or	r3,r6,r17
81111814:	18001526 	beq	r3,zero,8111186c <__divdf3+0x2a8>
81111818:	88011b26 	beq	r17,zero,81111c88 <__divdf3+0x6c4>
8111181c:	8809883a 	mov	r4,r17
81111820:	d9800315 	stw	r6,12(sp)
81111824:	da400115 	stw	r9,4(sp)
81111828:	1106a280 	call	81106a28 <__clzsi2>
8111182c:	d9800317 	ldw	r6,12(sp)
81111830:	da400117 	ldw	r9,4(sp)
81111834:	113ffd44 	addi	r4,r2,-11
81111838:	00c00704 	movi	r3,28
8111183c:	19010e16 	blt	r3,r4,81111c78 <__divdf3+0x6b4>
81111840:	00c00744 	movi	r3,29
81111844:	123ffe04 	addi	r8,r2,-8
81111848:	1907c83a 	sub	r3,r3,r4
8111184c:	8a22983a 	sll	r17,r17,r8
81111850:	30c6d83a 	srl	r3,r6,r3
81111854:	3210983a 	sll	r8,r6,r8
81111858:	1c62b03a 	or	r17,r3,r17
8111185c:	1080fcc4 	addi	r2,r2,1011
81111860:	0085c83a 	sub	r2,zero,r2
81111864:	000f883a 	mov	r7,zero
81111868:	003f8606 	br	81111684 <__reset+0xfb0f1684>
8111186c:	0023883a 	mov	r17,zero
81111870:	0011883a 	mov	r8,zero
81111874:	01c00044 	movi	r7,1
81111878:	003f8206 	br	81111684 <__reset+0xfb0f1684>
8111187c:	01c000c4 	movi	r7,3
81111880:	003f8006 	br	81111684 <__reset+0xfb0f1684>
81111884:	04c00104 	movi	r19,4
81111888:	0021883a 	mov	r16,zero
8111188c:	0025883a 	mov	r18,zero
81111890:	02400044 	movi	r9,1
81111894:	003f6906 	br	8111163c <__reset+0xfb0f163c>
81111898:	04c00304 	movi	r19,12
8111189c:	024000c4 	movi	r9,3
811118a0:	003f6606 	br	8111163c <__reset+0xfb0f163c>
811118a4:	01400434 	movhi	r5,16
811118a8:	0007883a 	mov	r3,zero
811118ac:	297fffc4 	addi	r5,r5,-1
811118b0:	04bfffc4 	movi	r18,-1
811118b4:	0081ffc4 	movi	r2,2047
811118b8:	003fa106 	br	81111740 <__reset+0xfb0f1740>
811118bc:	00c00044 	movi	r3,1
811118c0:	1887c83a 	sub	r3,r3,r2
811118c4:	01000e04 	movi	r4,56
811118c8:	20c1210e 	bge	r4,r3,81111d50 <__divdf3+0x78c>
811118cc:	98c0004c 	andi	r3,r19,1
811118d0:	0005883a 	mov	r2,zero
811118d4:	000b883a 	mov	r5,zero
811118d8:	0025883a 	mov	r18,zero
811118dc:	003f9806 	br	81111740 <__reset+0xfb0f1740>
811118e0:	8c00fd36 	bltu	r17,r16,81111cd8 <__divdf3+0x714>
811118e4:	8440fb26 	beq	r16,r17,81111cd4 <__divdf3+0x710>
811118e8:	8007883a 	mov	r3,r16
811118ec:	ad7fffc4 	addi	r21,r21,-1
811118f0:	0021883a 	mov	r16,zero
811118f4:	4004d63a 	srli	r2,r8,24
811118f8:	8822923a 	slli	r17,r17,8
811118fc:	1809883a 	mov	r4,r3
81111900:	402c923a 	slli	r22,r8,8
81111904:	88b8b03a 	or	fp,r17,r2
81111908:	e028d43a 	srli	r20,fp,16
8111190c:	d8c00015 	stw	r3,0(sp)
81111910:	e5ffffcc 	andi	r23,fp,65535
81111914:	a00b883a 	mov	r5,r20
81111918:	110554c0 	call	8110554c <__udivsi3>
8111191c:	d8c00017 	ldw	r3,0(sp)
81111920:	a00b883a 	mov	r5,r20
81111924:	d8800315 	stw	r2,12(sp)
81111928:	1809883a 	mov	r4,r3
8111192c:	11055b00 	call	811055b0 <__umodsi3>
81111930:	d9800317 	ldw	r6,12(sp)
81111934:	1006943a 	slli	r3,r2,16
81111938:	9004d43a 	srli	r2,r18,16
8111193c:	b9a3383a 	mul	r17,r23,r6
81111940:	10c4b03a 	or	r2,r2,r3
81111944:	1440062e 	bgeu	r2,r17,81111960 <__divdf3+0x39c>
81111948:	1705883a 	add	r2,r2,fp
8111194c:	30ffffc4 	addi	r3,r6,-1
81111950:	1700ee36 	bltu	r2,fp,81111d0c <__divdf3+0x748>
81111954:	1440ed2e 	bgeu	r2,r17,81111d0c <__divdf3+0x748>
81111958:	31bfff84 	addi	r6,r6,-2
8111195c:	1705883a 	add	r2,r2,fp
81111960:	1463c83a 	sub	r17,r2,r17
81111964:	a00b883a 	mov	r5,r20
81111968:	8809883a 	mov	r4,r17
8111196c:	d9800315 	stw	r6,12(sp)
81111970:	110554c0 	call	8110554c <__udivsi3>
81111974:	a00b883a 	mov	r5,r20
81111978:	8809883a 	mov	r4,r17
8111197c:	d8800215 	stw	r2,8(sp)
81111980:	11055b00 	call	811055b0 <__umodsi3>
81111984:	d9c00217 	ldw	r7,8(sp)
81111988:	1004943a 	slli	r2,r2,16
8111198c:	94bfffcc 	andi	r18,r18,65535
81111990:	b9d1383a 	mul	r8,r23,r7
81111994:	90a4b03a 	or	r18,r18,r2
81111998:	d9800317 	ldw	r6,12(sp)
8111199c:	9200062e 	bgeu	r18,r8,811119b8 <__divdf3+0x3f4>
811119a0:	9725883a 	add	r18,r18,fp
811119a4:	38bfffc4 	addi	r2,r7,-1
811119a8:	9700d636 	bltu	r18,fp,81111d04 <__divdf3+0x740>
811119ac:	9200d52e 	bgeu	r18,r8,81111d04 <__divdf3+0x740>
811119b0:	39ffff84 	addi	r7,r7,-2
811119b4:	9725883a 	add	r18,r18,fp
811119b8:	3004943a 	slli	r2,r6,16
811119bc:	b012d43a 	srli	r9,r22,16
811119c0:	b1bfffcc 	andi	r6,r22,65535
811119c4:	11e2b03a 	or	r17,r2,r7
811119c8:	8806d43a 	srli	r3,r17,16
811119cc:	893fffcc 	andi	r4,r17,65535
811119d0:	218b383a 	mul	r5,r4,r6
811119d4:	30c5383a 	mul	r2,r6,r3
811119d8:	2249383a 	mul	r4,r4,r9
811119dc:	280ed43a 	srli	r7,r5,16
811119e0:	9225c83a 	sub	r18,r18,r8
811119e4:	2089883a 	add	r4,r4,r2
811119e8:	3909883a 	add	r4,r7,r4
811119ec:	1a47383a 	mul	r3,r3,r9
811119f0:	2080022e 	bgeu	r4,r2,811119fc <__divdf3+0x438>
811119f4:	00800074 	movhi	r2,1
811119f8:	1887883a 	add	r3,r3,r2
811119fc:	2004d43a 	srli	r2,r4,16
81111a00:	2008943a 	slli	r4,r4,16
81111a04:	297fffcc 	andi	r5,r5,65535
81111a08:	10c7883a 	add	r3,r2,r3
81111a0c:	2149883a 	add	r4,r4,r5
81111a10:	90c0a536 	bltu	r18,r3,81111ca8 <__divdf3+0x6e4>
81111a14:	90c0bf26 	beq	r18,r3,81111d14 <__divdf3+0x750>
81111a18:	90c7c83a 	sub	r3,r18,r3
81111a1c:	810fc83a 	sub	r7,r16,r4
81111a20:	81e5803a 	cmpltu	r18,r16,r7
81111a24:	1ca5c83a 	sub	r18,r3,r18
81111a28:	e480c126 	beq	fp,r18,81111d30 <__divdf3+0x76c>
81111a2c:	a00b883a 	mov	r5,r20
81111a30:	9009883a 	mov	r4,r18
81111a34:	d9800315 	stw	r6,12(sp)
81111a38:	d9c00215 	stw	r7,8(sp)
81111a3c:	da400115 	stw	r9,4(sp)
81111a40:	110554c0 	call	8110554c <__udivsi3>
81111a44:	a00b883a 	mov	r5,r20
81111a48:	9009883a 	mov	r4,r18
81111a4c:	d8800015 	stw	r2,0(sp)
81111a50:	11055b00 	call	811055b0 <__umodsi3>
81111a54:	d9c00217 	ldw	r7,8(sp)
81111a58:	da000017 	ldw	r8,0(sp)
81111a5c:	1006943a 	slli	r3,r2,16
81111a60:	3804d43a 	srli	r2,r7,16
81111a64:	ba21383a 	mul	r16,r23,r8
81111a68:	d9800317 	ldw	r6,12(sp)
81111a6c:	10c4b03a 	or	r2,r2,r3
81111a70:	da400117 	ldw	r9,4(sp)
81111a74:	1400062e 	bgeu	r2,r16,81111a90 <__divdf3+0x4cc>
81111a78:	1705883a 	add	r2,r2,fp
81111a7c:	40ffffc4 	addi	r3,r8,-1
81111a80:	1700ad36 	bltu	r2,fp,81111d38 <__divdf3+0x774>
81111a84:	1400ac2e 	bgeu	r2,r16,81111d38 <__divdf3+0x774>
81111a88:	423fff84 	addi	r8,r8,-2
81111a8c:	1705883a 	add	r2,r2,fp
81111a90:	1421c83a 	sub	r16,r2,r16
81111a94:	a00b883a 	mov	r5,r20
81111a98:	8009883a 	mov	r4,r16
81111a9c:	d9800315 	stw	r6,12(sp)
81111aa0:	d9c00215 	stw	r7,8(sp)
81111aa4:	da000015 	stw	r8,0(sp)
81111aa8:	da400115 	stw	r9,4(sp)
81111aac:	110554c0 	call	8110554c <__udivsi3>
81111ab0:	8009883a 	mov	r4,r16
81111ab4:	a00b883a 	mov	r5,r20
81111ab8:	1025883a 	mov	r18,r2
81111abc:	11055b00 	call	811055b0 <__umodsi3>
81111ac0:	d9c00217 	ldw	r7,8(sp)
81111ac4:	1004943a 	slli	r2,r2,16
81111ac8:	bcaf383a 	mul	r23,r23,r18
81111acc:	393fffcc 	andi	r4,r7,65535
81111ad0:	2088b03a 	or	r4,r4,r2
81111ad4:	d9800317 	ldw	r6,12(sp)
81111ad8:	da000017 	ldw	r8,0(sp)
81111adc:	da400117 	ldw	r9,4(sp)
81111ae0:	25c0062e 	bgeu	r4,r23,81111afc <__divdf3+0x538>
81111ae4:	2709883a 	add	r4,r4,fp
81111ae8:	90bfffc4 	addi	r2,r18,-1
81111aec:	27009436 	bltu	r4,fp,81111d40 <__divdf3+0x77c>
81111af0:	25c0932e 	bgeu	r4,r23,81111d40 <__divdf3+0x77c>
81111af4:	94bfff84 	addi	r18,r18,-2
81111af8:	2709883a 	add	r4,r4,fp
81111afc:	4004943a 	slli	r2,r8,16
81111b00:	25efc83a 	sub	r23,r4,r23
81111b04:	1490b03a 	or	r8,r2,r18
81111b08:	4008d43a 	srli	r4,r8,16
81111b0c:	40ffffcc 	andi	r3,r8,65535
81111b10:	30c5383a 	mul	r2,r6,r3
81111b14:	1a47383a 	mul	r3,r3,r9
81111b18:	310d383a 	mul	r6,r6,r4
81111b1c:	100ad43a 	srli	r5,r2,16
81111b20:	4913383a 	mul	r9,r9,r4
81111b24:	1987883a 	add	r3,r3,r6
81111b28:	28c7883a 	add	r3,r5,r3
81111b2c:	1980022e 	bgeu	r3,r6,81111b38 <__divdf3+0x574>
81111b30:	01000074 	movhi	r4,1
81111b34:	4913883a 	add	r9,r9,r4
81111b38:	1808d43a 	srli	r4,r3,16
81111b3c:	1806943a 	slli	r3,r3,16
81111b40:	10bfffcc 	andi	r2,r2,65535
81111b44:	2253883a 	add	r9,r4,r9
81111b48:	1887883a 	add	r3,r3,r2
81111b4c:	ba403836 	bltu	r23,r9,81111c30 <__divdf3+0x66c>
81111b50:	ba403626 	beq	r23,r9,81111c2c <__divdf3+0x668>
81111b54:	42000054 	ori	r8,r8,1
81111b58:	a880ffc4 	addi	r2,r21,1023
81111b5c:	00bf570e 	bge	zero,r2,811118bc <__reset+0xfb0f18bc>
81111b60:	40c001cc 	andi	r3,r8,7
81111b64:	18000726 	beq	r3,zero,81111b84 <__divdf3+0x5c0>
81111b68:	40c003cc 	andi	r3,r8,15
81111b6c:	01000104 	movi	r4,4
81111b70:	19000426 	beq	r3,r4,81111b84 <__divdf3+0x5c0>
81111b74:	4107883a 	add	r3,r8,r4
81111b78:	1a11803a 	cmpltu	r8,r3,r8
81111b7c:	8a23883a 	add	r17,r17,r8
81111b80:	1811883a 	mov	r8,r3
81111b84:	88c0402c 	andhi	r3,r17,256
81111b88:	18000426 	beq	r3,zero,81111b9c <__divdf3+0x5d8>
81111b8c:	00ffc034 	movhi	r3,65280
81111b90:	18ffffc4 	addi	r3,r3,-1
81111b94:	a8810004 	addi	r2,r21,1024
81111b98:	88e2703a 	and	r17,r17,r3
81111b9c:	00c1ff84 	movi	r3,2046
81111ba0:	18bee316 	blt	r3,r2,81111730 <__reset+0xfb0f1730>
81111ba4:	8824977a 	slli	r18,r17,29
81111ba8:	4010d0fa 	srli	r8,r8,3
81111bac:	8822927a 	slli	r17,r17,9
81111bb0:	1081ffcc 	andi	r2,r2,2047
81111bb4:	9224b03a 	or	r18,r18,r8
81111bb8:	880ad33a 	srli	r5,r17,12
81111bbc:	98c0004c 	andi	r3,r19,1
81111bc0:	003edf06 	br	81111740 <__reset+0xfb0f1740>
81111bc4:	8080022c 	andhi	r2,r16,8
81111bc8:	10001226 	beq	r2,zero,81111c14 <__divdf3+0x650>
81111bcc:	8880022c 	andhi	r2,r17,8
81111bd0:	1000101e 	bne	r2,zero,81111c14 <__divdf3+0x650>
81111bd4:	00800434 	movhi	r2,16
81111bd8:	89400234 	orhi	r5,r17,8
81111bdc:	10bfffc4 	addi	r2,r2,-1
81111be0:	b007883a 	mov	r3,r22
81111be4:	288a703a 	and	r5,r5,r2
81111be8:	4025883a 	mov	r18,r8
81111bec:	003f3106 	br	811118b4 <__reset+0xfb0f18b4>
81111bf0:	008000c4 	movi	r2,3
81111bf4:	3880a626 	beq	r7,r2,81111e90 <__divdf3+0x8cc>
81111bf8:	00800044 	movi	r2,1
81111bfc:	3880521e 	bne	r7,r2,81111d48 <__divdf3+0x784>
81111c00:	b807883a 	mov	r3,r23
81111c04:	0005883a 	mov	r2,zero
81111c08:	000b883a 	mov	r5,zero
81111c0c:	0025883a 	mov	r18,zero
81111c10:	003ecb06 	br	81111740 <__reset+0xfb0f1740>
81111c14:	00800434 	movhi	r2,16
81111c18:	81400234 	orhi	r5,r16,8
81111c1c:	10bfffc4 	addi	r2,r2,-1
81111c20:	a007883a 	mov	r3,r20
81111c24:	288a703a 	and	r5,r5,r2
81111c28:	003f2206 	br	811118b4 <__reset+0xfb0f18b4>
81111c2c:	183fca26 	beq	r3,zero,81111b58 <__reset+0xfb0f1b58>
81111c30:	e5ef883a 	add	r23,fp,r23
81111c34:	40bfffc4 	addi	r2,r8,-1
81111c38:	bf00392e 	bgeu	r23,fp,81111d20 <__divdf3+0x75c>
81111c3c:	1011883a 	mov	r8,r2
81111c40:	ba7fc41e 	bne	r23,r9,81111b54 <__reset+0xfb0f1b54>
81111c44:	b0ffc31e 	bne	r22,r3,81111b54 <__reset+0xfb0f1b54>
81111c48:	003fc306 	br	81111b58 <__reset+0xfb0f1b58>
81111c4c:	143ff604 	addi	r16,r2,-40
81111c50:	9c20983a 	sll	r16,r19,r16
81111c54:	0025883a 	mov	r18,zero
81111c58:	003ee206 	br	811117e4 <__reset+0xfb0f17e4>
81111c5c:	d9800315 	stw	r6,12(sp)
81111c60:	d9c00215 	stw	r7,8(sp)
81111c64:	1106a280 	call	81106a28 <__clzsi2>
81111c68:	10800804 	addi	r2,r2,32
81111c6c:	d9c00217 	ldw	r7,8(sp)
81111c70:	d9800317 	ldw	r6,12(sp)
81111c74:	003ed106 	br	811117bc <__reset+0xfb0f17bc>
81111c78:	147ff604 	addi	r17,r2,-40
81111c7c:	3462983a 	sll	r17,r6,r17
81111c80:	0011883a 	mov	r8,zero
81111c84:	003ef506 	br	8111185c <__reset+0xfb0f185c>
81111c88:	3009883a 	mov	r4,r6
81111c8c:	d9800315 	stw	r6,12(sp)
81111c90:	da400115 	stw	r9,4(sp)
81111c94:	1106a280 	call	81106a28 <__clzsi2>
81111c98:	10800804 	addi	r2,r2,32
81111c9c:	da400117 	ldw	r9,4(sp)
81111ca0:	d9800317 	ldw	r6,12(sp)
81111ca4:	003ee306 	br	81111834 <__reset+0xfb0f1834>
81111ca8:	85a1883a 	add	r16,r16,r22
81111cac:	8585803a 	cmpltu	r2,r16,r22
81111cb0:	1705883a 	add	r2,r2,fp
81111cb4:	14a5883a 	add	r18,r2,r18
81111cb8:	88bfffc4 	addi	r2,r17,-1
81111cbc:	e4800c2e 	bgeu	fp,r18,81111cf0 <__divdf3+0x72c>
81111cc0:	90c03e36 	bltu	r18,r3,81111dbc <__divdf3+0x7f8>
81111cc4:	1c806926 	beq	r3,r18,81111e6c <__divdf3+0x8a8>
81111cc8:	90c7c83a 	sub	r3,r18,r3
81111ccc:	1023883a 	mov	r17,r2
81111cd0:	003f5206 	br	81111a1c <__reset+0xfb0f1a1c>
81111cd4:	923f0436 	bltu	r18,r8,811118e8 <__reset+0xfb0f18e8>
81111cd8:	800897fa 	slli	r4,r16,31
81111cdc:	9004d07a 	srli	r2,r18,1
81111ce0:	8006d07a 	srli	r3,r16,1
81111ce4:	902097fa 	slli	r16,r18,31
81111ce8:	20a4b03a 	or	r18,r4,r2
81111cec:	003f0106 	br	811118f4 <__reset+0xfb0f18f4>
81111cf0:	e4bff51e 	bne	fp,r18,81111cc8 <__reset+0xfb0f1cc8>
81111cf4:	85bff22e 	bgeu	r16,r22,81111cc0 <__reset+0xfb0f1cc0>
81111cf8:	e0c7c83a 	sub	r3,fp,r3
81111cfc:	1023883a 	mov	r17,r2
81111d00:	003f4606 	br	81111a1c <__reset+0xfb0f1a1c>
81111d04:	100f883a 	mov	r7,r2
81111d08:	003f2b06 	br	811119b8 <__reset+0xfb0f19b8>
81111d0c:	180d883a 	mov	r6,r3
81111d10:	003f1306 	br	81111960 <__reset+0xfb0f1960>
81111d14:	813fe436 	bltu	r16,r4,81111ca8 <__reset+0xfb0f1ca8>
81111d18:	0007883a 	mov	r3,zero
81111d1c:	003f3f06 	br	81111a1c <__reset+0xfb0f1a1c>
81111d20:	ba402c36 	bltu	r23,r9,81111dd4 <__divdf3+0x810>
81111d24:	4dc05426 	beq	r9,r23,81111e78 <__divdf3+0x8b4>
81111d28:	1011883a 	mov	r8,r2
81111d2c:	003f8906 	br	81111b54 <__reset+0xfb0f1b54>
81111d30:	023fffc4 	movi	r8,-1
81111d34:	003f8806 	br	81111b58 <__reset+0xfb0f1b58>
81111d38:	1811883a 	mov	r8,r3
81111d3c:	003f5406 	br	81111a90 <__reset+0xfb0f1a90>
81111d40:	1025883a 	mov	r18,r2
81111d44:	003f6d06 	br	81111afc <__reset+0xfb0f1afc>
81111d48:	b827883a 	mov	r19,r23
81111d4c:	003f8206 	br	81111b58 <__reset+0xfb0f1b58>
81111d50:	010007c4 	movi	r4,31
81111d54:	20c02616 	blt	r4,r3,81111df0 <__divdf3+0x82c>
81111d58:	00800804 	movi	r2,32
81111d5c:	10c5c83a 	sub	r2,r2,r3
81111d60:	888a983a 	sll	r5,r17,r2
81111d64:	40c8d83a 	srl	r4,r8,r3
81111d68:	4084983a 	sll	r2,r8,r2
81111d6c:	88e2d83a 	srl	r17,r17,r3
81111d70:	2906b03a 	or	r3,r5,r4
81111d74:	1004c03a 	cmpne	r2,r2,zero
81111d78:	1886b03a 	or	r3,r3,r2
81111d7c:	188001cc 	andi	r2,r3,7
81111d80:	10000726 	beq	r2,zero,81111da0 <__divdf3+0x7dc>
81111d84:	188003cc 	andi	r2,r3,15
81111d88:	01000104 	movi	r4,4
81111d8c:	11000426 	beq	r2,r4,81111da0 <__divdf3+0x7dc>
81111d90:	1805883a 	mov	r2,r3
81111d94:	10c00104 	addi	r3,r2,4
81111d98:	1885803a 	cmpltu	r2,r3,r2
81111d9c:	88a3883a 	add	r17,r17,r2
81111da0:	8880202c 	andhi	r2,r17,128
81111da4:	10002726 	beq	r2,zero,81111e44 <__divdf3+0x880>
81111da8:	98c0004c 	andi	r3,r19,1
81111dac:	00800044 	movi	r2,1
81111db0:	000b883a 	mov	r5,zero
81111db4:	0025883a 	mov	r18,zero
81111db8:	003e6106 	br	81111740 <__reset+0xfb0f1740>
81111dbc:	85a1883a 	add	r16,r16,r22
81111dc0:	8585803a 	cmpltu	r2,r16,r22
81111dc4:	1705883a 	add	r2,r2,fp
81111dc8:	14a5883a 	add	r18,r2,r18
81111dcc:	8c7fff84 	addi	r17,r17,-2
81111dd0:	003f1106 	br	81111a18 <__reset+0xfb0f1a18>
81111dd4:	b589883a 	add	r4,r22,r22
81111dd8:	25ad803a 	cmpltu	r22,r4,r22
81111ddc:	b739883a 	add	fp,r22,fp
81111de0:	40bfff84 	addi	r2,r8,-2
81111de4:	bf2f883a 	add	r23,r23,fp
81111de8:	202d883a 	mov	r22,r4
81111dec:	003f9306 	br	81111c3c <__reset+0xfb0f1c3c>
81111df0:	013ff844 	movi	r4,-31
81111df4:	2085c83a 	sub	r2,r4,r2
81111df8:	8888d83a 	srl	r4,r17,r2
81111dfc:	00800804 	movi	r2,32
81111e00:	18802126 	beq	r3,r2,81111e88 <__divdf3+0x8c4>
81111e04:	00801004 	movi	r2,64
81111e08:	10c5c83a 	sub	r2,r2,r3
81111e0c:	8884983a 	sll	r2,r17,r2
81111e10:	1204b03a 	or	r2,r2,r8
81111e14:	1004c03a 	cmpne	r2,r2,zero
81111e18:	2084b03a 	or	r2,r4,r2
81111e1c:	144001cc 	andi	r17,r2,7
81111e20:	88000d1e 	bne	r17,zero,81111e58 <__divdf3+0x894>
81111e24:	000b883a 	mov	r5,zero
81111e28:	1024d0fa 	srli	r18,r2,3
81111e2c:	98c0004c 	andi	r3,r19,1
81111e30:	0005883a 	mov	r2,zero
81111e34:	9464b03a 	or	r18,r18,r17
81111e38:	003e4106 	br	81111740 <__reset+0xfb0f1740>
81111e3c:	1007883a 	mov	r3,r2
81111e40:	0023883a 	mov	r17,zero
81111e44:	880a927a 	slli	r5,r17,9
81111e48:	1805883a 	mov	r2,r3
81111e4c:	8822977a 	slli	r17,r17,29
81111e50:	280ad33a 	srli	r5,r5,12
81111e54:	003ff406 	br	81111e28 <__reset+0xfb0f1e28>
81111e58:	10c003cc 	andi	r3,r2,15
81111e5c:	01000104 	movi	r4,4
81111e60:	193ff626 	beq	r3,r4,81111e3c <__reset+0xfb0f1e3c>
81111e64:	0023883a 	mov	r17,zero
81111e68:	003fca06 	br	81111d94 <__reset+0xfb0f1d94>
81111e6c:	813fd336 	bltu	r16,r4,81111dbc <__reset+0xfb0f1dbc>
81111e70:	1023883a 	mov	r17,r2
81111e74:	003fa806 	br	81111d18 <__reset+0xfb0f1d18>
81111e78:	b0ffd636 	bltu	r22,r3,81111dd4 <__reset+0xfb0f1dd4>
81111e7c:	1011883a 	mov	r8,r2
81111e80:	b0ff341e 	bne	r22,r3,81111b54 <__reset+0xfb0f1b54>
81111e84:	003f3406 	br	81111b58 <__reset+0xfb0f1b58>
81111e88:	0005883a 	mov	r2,zero
81111e8c:	003fe006 	br	81111e10 <__reset+0xfb0f1e10>
81111e90:	00800434 	movhi	r2,16
81111e94:	89400234 	orhi	r5,r17,8
81111e98:	10bfffc4 	addi	r2,r2,-1
81111e9c:	b807883a 	mov	r3,r23
81111ea0:	288a703a 	and	r5,r5,r2
81111ea4:	4025883a 	mov	r18,r8
81111ea8:	003e8206 	br	811118b4 <__reset+0xfb0f18b4>

81111eac <__eqdf2>:
81111eac:	2804d53a 	srli	r2,r5,20
81111eb0:	3806d53a 	srli	r3,r7,20
81111eb4:	02000434 	movhi	r8,16
81111eb8:	423fffc4 	addi	r8,r8,-1
81111ebc:	1081ffcc 	andi	r2,r2,2047
81111ec0:	0281ffc4 	movi	r10,2047
81111ec4:	2a12703a 	and	r9,r5,r8
81111ec8:	18c1ffcc 	andi	r3,r3,2047
81111ecc:	3a10703a 	and	r8,r7,r8
81111ed0:	280ad7fa 	srli	r5,r5,31
81111ed4:	380ed7fa 	srli	r7,r7,31
81111ed8:	12801026 	beq	r2,r10,81111f1c <__eqdf2+0x70>
81111edc:	0281ffc4 	movi	r10,2047
81111ee0:	1a800a26 	beq	r3,r10,81111f0c <__eqdf2+0x60>
81111ee4:	10c00226 	beq	r2,r3,81111ef0 <__eqdf2+0x44>
81111ee8:	00800044 	movi	r2,1
81111eec:	f800283a 	ret
81111ef0:	4a3ffd1e 	bne	r9,r8,81111ee8 <__reset+0xfb0f1ee8>
81111ef4:	21bffc1e 	bne	r4,r6,81111ee8 <__reset+0xfb0f1ee8>
81111ef8:	29c00c26 	beq	r5,r7,81111f2c <__eqdf2+0x80>
81111efc:	103ffa1e 	bne	r2,zero,81111ee8 <__reset+0xfb0f1ee8>
81111f00:	2244b03a 	or	r2,r4,r9
81111f04:	1004c03a 	cmpne	r2,r2,zero
81111f08:	f800283a 	ret
81111f0c:	3214b03a 	or	r10,r6,r8
81111f10:	503ff426 	beq	r10,zero,81111ee4 <__reset+0xfb0f1ee4>
81111f14:	00800044 	movi	r2,1
81111f18:	f800283a 	ret
81111f1c:	2254b03a 	or	r10,r4,r9
81111f20:	503fee26 	beq	r10,zero,81111edc <__reset+0xfb0f1edc>
81111f24:	00800044 	movi	r2,1
81111f28:	f800283a 	ret
81111f2c:	0005883a 	mov	r2,zero
81111f30:	f800283a 	ret

81111f34 <__gedf2>:
81111f34:	2804d53a 	srli	r2,r5,20
81111f38:	3806d53a 	srli	r3,r7,20
81111f3c:	02000434 	movhi	r8,16
81111f40:	423fffc4 	addi	r8,r8,-1
81111f44:	1081ffcc 	andi	r2,r2,2047
81111f48:	0241ffc4 	movi	r9,2047
81111f4c:	2a14703a 	and	r10,r5,r8
81111f50:	18c1ffcc 	andi	r3,r3,2047
81111f54:	3a10703a 	and	r8,r7,r8
81111f58:	280ad7fa 	srli	r5,r5,31
81111f5c:	380ed7fa 	srli	r7,r7,31
81111f60:	12401d26 	beq	r2,r9,81111fd8 <__gedf2+0xa4>
81111f64:	0241ffc4 	movi	r9,2047
81111f68:	1a401226 	beq	r3,r9,81111fb4 <__gedf2+0x80>
81111f6c:	1000081e 	bne	r2,zero,81111f90 <__gedf2+0x5c>
81111f70:	2296b03a 	or	r11,r4,r10
81111f74:	5813003a 	cmpeq	r9,r11,zero
81111f78:	1800091e 	bne	r3,zero,81111fa0 <__gedf2+0x6c>
81111f7c:	3218b03a 	or	r12,r6,r8
81111f80:	6000071e 	bne	r12,zero,81111fa0 <__gedf2+0x6c>
81111f84:	0005883a 	mov	r2,zero
81111f88:	5800101e 	bne	r11,zero,81111fcc <__gedf2+0x98>
81111f8c:	f800283a 	ret
81111f90:	18000c1e 	bne	r3,zero,81111fc4 <__gedf2+0x90>
81111f94:	3212b03a 	or	r9,r6,r8
81111f98:	48000c26 	beq	r9,zero,81111fcc <__gedf2+0x98>
81111f9c:	0013883a 	mov	r9,zero
81111fa0:	39c03fcc 	andi	r7,r7,255
81111fa4:	48000826 	beq	r9,zero,81111fc8 <__gedf2+0x94>
81111fa8:	38000926 	beq	r7,zero,81111fd0 <__gedf2+0x9c>
81111fac:	00800044 	movi	r2,1
81111fb0:	f800283a 	ret
81111fb4:	3212b03a 	or	r9,r6,r8
81111fb8:	483fec26 	beq	r9,zero,81111f6c <__reset+0xfb0f1f6c>
81111fbc:	00bfff84 	movi	r2,-2
81111fc0:	f800283a 	ret
81111fc4:	39c03fcc 	andi	r7,r7,255
81111fc8:	29c00626 	beq	r5,r7,81111fe4 <__gedf2+0xb0>
81111fcc:	283ff726 	beq	r5,zero,81111fac <__reset+0xfb0f1fac>
81111fd0:	00bfffc4 	movi	r2,-1
81111fd4:	f800283a 	ret
81111fd8:	2292b03a 	or	r9,r4,r10
81111fdc:	483fe126 	beq	r9,zero,81111f64 <__reset+0xfb0f1f64>
81111fe0:	003ff606 	br	81111fbc <__reset+0xfb0f1fbc>
81111fe4:	18bff916 	blt	r3,r2,81111fcc <__reset+0xfb0f1fcc>
81111fe8:	10c00316 	blt	r2,r3,81111ff8 <__gedf2+0xc4>
81111fec:	42bff736 	bltu	r8,r10,81111fcc <__reset+0xfb0f1fcc>
81111ff0:	52000326 	beq	r10,r8,81112000 <__gedf2+0xcc>
81111ff4:	5200042e 	bgeu	r10,r8,81112008 <__gedf2+0xd4>
81111ff8:	283fec1e 	bne	r5,zero,81111fac <__reset+0xfb0f1fac>
81111ffc:	003ff406 	br	81111fd0 <__reset+0xfb0f1fd0>
81112000:	313ff236 	bltu	r6,r4,81111fcc <__reset+0xfb0f1fcc>
81112004:	21bffc36 	bltu	r4,r6,81111ff8 <__reset+0xfb0f1ff8>
81112008:	0005883a 	mov	r2,zero
8111200c:	f800283a 	ret

81112010 <__ledf2>:
81112010:	2804d53a 	srli	r2,r5,20
81112014:	3810d53a 	srli	r8,r7,20
81112018:	00c00434 	movhi	r3,16
8111201c:	18ffffc4 	addi	r3,r3,-1
81112020:	1081ffcc 	andi	r2,r2,2047
81112024:	0241ffc4 	movi	r9,2047
81112028:	28d4703a 	and	r10,r5,r3
8111202c:	4201ffcc 	andi	r8,r8,2047
81112030:	38c6703a 	and	r3,r7,r3
81112034:	280ad7fa 	srli	r5,r5,31
81112038:	380ed7fa 	srli	r7,r7,31
8111203c:	12401f26 	beq	r2,r9,811120bc <__ledf2+0xac>
81112040:	0241ffc4 	movi	r9,2047
81112044:	42401426 	beq	r8,r9,81112098 <__ledf2+0x88>
81112048:	1000091e 	bne	r2,zero,81112070 <__ledf2+0x60>
8111204c:	2296b03a 	or	r11,r4,r10
81112050:	5813003a 	cmpeq	r9,r11,zero
81112054:	29403fcc 	andi	r5,r5,255
81112058:	40000a1e 	bne	r8,zero,81112084 <__ledf2+0x74>
8111205c:	30d8b03a 	or	r12,r6,r3
81112060:	6000081e 	bne	r12,zero,81112084 <__ledf2+0x74>
81112064:	0005883a 	mov	r2,zero
81112068:	5800111e 	bne	r11,zero,811120b0 <__ledf2+0xa0>
8111206c:	f800283a 	ret
81112070:	29403fcc 	andi	r5,r5,255
81112074:	40000c1e 	bne	r8,zero,811120a8 <__ledf2+0x98>
81112078:	30d2b03a 	or	r9,r6,r3
8111207c:	48000c26 	beq	r9,zero,811120b0 <__ledf2+0xa0>
81112080:	0013883a 	mov	r9,zero
81112084:	39c03fcc 	andi	r7,r7,255
81112088:	48000826 	beq	r9,zero,811120ac <__ledf2+0x9c>
8111208c:	38001126 	beq	r7,zero,811120d4 <__ledf2+0xc4>
81112090:	00800044 	movi	r2,1
81112094:	f800283a 	ret
81112098:	30d2b03a 	or	r9,r6,r3
8111209c:	483fea26 	beq	r9,zero,81112048 <__reset+0xfb0f2048>
811120a0:	00800084 	movi	r2,2
811120a4:	f800283a 	ret
811120a8:	39c03fcc 	andi	r7,r7,255
811120ac:	39400726 	beq	r7,r5,811120cc <__ledf2+0xbc>
811120b0:	2800081e 	bne	r5,zero,811120d4 <__ledf2+0xc4>
811120b4:	00800044 	movi	r2,1
811120b8:	f800283a 	ret
811120bc:	2292b03a 	or	r9,r4,r10
811120c0:	483fdf26 	beq	r9,zero,81112040 <__reset+0xfb0f2040>
811120c4:	00800084 	movi	r2,2
811120c8:	f800283a 	ret
811120cc:	4080030e 	bge	r8,r2,811120dc <__ledf2+0xcc>
811120d0:	383fef26 	beq	r7,zero,81112090 <__reset+0xfb0f2090>
811120d4:	00bfffc4 	movi	r2,-1
811120d8:	f800283a 	ret
811120dc:	123feb16 	blt	r2,r8,8111208c <__reset+0xfb0f208c>
811120e0:	1abff336 	bltu	r3,r10,811120b0 <__reset+0xfb0f20b0>
811120e4:	50c00326 	beq	r10,r3,811120f4 <__ledf2+0xe4>
811120e8:	50c0042e 	bgeu	r10,r3,811120fc <__ledf2+0xec>
811120ec:	283fe81e 	bne	r5,zero,81112090 <__reset+0xfb0f2090>
811120f0:	003ff806 	br	811120d4 <__reset+0xfb0f20d4>
811120f4:	313fee36 	bltu	r6,r4,811120b0 <__reset+0xfb0f20b0>
811120f8:	21bffc36 	bltu	r4,r6,811120ec <__reset+0xfb0f20ec>
811120fc:	0005883a 	mov	r2,zero
81112100:	f800283a 	ret

81112104 <__subdf3>:
81112104:	02000434 	movhi	r8,16
81112108:	423fffc4 	addi	r8,r8,-1
8111210c:	defffb04 	addi	sp,sp,-20
81112110:	2a14703a 	and	r10,r5,r8
81112114:	3812d53a 	srli	r9,r7,20
81112118:	3a10703a 	and	r8,r7,r8
8111211c:	2006d77a 	srli	r3,r4,29
81112120:	3004d77a 	srli	r2,r6,29
81112124:	dc000015 	stw	r16,0(sp)
81112128:	501490fa 	slli	r10,r10,3
8111212c:	2820d53a 	srli	r16,r5,20
81112130:	401090fa 	slli	r8,r8,3
81112134:	dc800215 	stw	r18,8(sp)
81112138:	dc400115 	stw	r17,4(sp)
8111213c:	dfc00415 	stw	ra,16(sp)
81112140:	202290fa 	slli	r17,r4,3
81112144:	dcc00315 	stw	r19,12(sp)
81112148:	4a41ffcc 	andi	r9,r9,2047
8111214c:	0101ffc4 	movi	r4,2047
81112150:	2824d7fa 	srli	r18,r5,31
81112154:	8401ffcc 	andi	r16,r16,2047
81112158:	50c6b03a 	or	r3,r10,r3
8111215c:	380ed7fa 	srli	r7,r7,31
81112160:	408ab03a 	or	r5,r8,r2
81112164:	300c90fa 	slli	r6,r6,3
81112168:	49009626 	beq	r9,r4,811123c4 <__subdf3+0x2c0>
8111216c:	39c0005c 	xori	r7,r7,1
81112170:	8245c83a 	sub	r2,r16,r9
81112174:	3c807426 	beq	r7,r18,81112348 <__subdf3+0x244>
81112178:	0080af0e 	bge	zero,r2,81112438 <__subdf3+0x334>
8111217c:	48002a1e 	bne	r9,zero,81112228 <__subdf3+0x124>
81112180:	2988b03a 	or	r4,r5,r6
81112184:	20009a1e 	bne	r4,zero,811123f0 <__subdf3+0x2ec>
81112188:	888001cc 	andi	r2,r17,7
8111218c:	10000726 	beq	r2,zero,811121ac <__subdf3+0xa8>
81112190:	888003cc 	andi	r2,r17,15
81112194:	01000104 	movi	r4,4
81112198:	11000426 	beq	r2,r4,811121ac <__subdf3+0xa8>
8111219c:	890b883a 	add	r5,r17,r4
811121a0:	2c63803a 	cmpltu	r17,r5,r17
811121a4:	1c47883a 	add	r3,r3,r17
811121a8:	2823883a 	mov	r17,r5
811121ac:	1880202c 	andhi	r2,r3,128
811121b0:	10005926 	beq	r2,zero,81112318 <__subdf3+0x214>
811121b4:	84000044 	addi	r16,r16,1
811121b8:	0081ffc4 	movi	r2,2047
811121bc:	8080be26 	beq	r16,r2,811124b8 <__subdf3+0x3b4>
811121c0:	017fe034 	movhi	r5,65408
811121c4:	297fffc4 	addi	r5,r5,-1
811121c8:	1946703a 	and	r3,r3,r5
811121cc:	1804977a 	slli	r2,r3,29
811121d0:	1806927a 	slli	r3,r3,9
811121d4:	8822d0fa 	srli	r17,r17,3
811121d8:	8401ffcc 	andi	r16,r16,2047
811121dc:	180ad33a 	srli	r5,r3,12
811121e0:	9100004c 	andi	r4,r18,1
811121e4:	1444b03a 	or	r2,r2,r17
811121e8:	80c1ffcc 	andi	r3,r16,2047
811121ec:	1820953a 	slli	r16,r3,20
811121f0:	20c03fcc 	andi	r3,r4,255
811121f4:	180897fa 	slli	r4,r3,31
811121f8:	00c00434 	movhi	r3,16
811121fc:	18ffffc4 	addi	r3,r3,-1
81112200:	28c6703a 	and	r3,r5,r3
81112204:	1c06b03a 	or	r3,r3,r16
81112208:	1906b03a 	or	r3,r3,r4
8111220c:	dfc00417 	ldw	ra,16(sp)
81112210:	dcc00317 	ldw	r19,12(sp)
81112214:	dc800217 	ldw	r18,8(sp)
81112218:	dc400117 	ldw	r17,4(sp)
8111221c:	dc000017 	ldw	r16,0(sp)
81112220:	dec00504 	addi	sp,sp,20
81112224:	f800283a 	ret
81112228:	0101ffc4 	movi	r4,2047
8111222c:	813fd626 	beq	r16,r4,81112188 <__reset+0xfb0f2188>
81112230:	29402034 	orhi	r5,r5,128
81112234:	01000e04 	movi	r4,56
81112238:	2080a316 	blt	r4,r2,811124c8 <__subdf3+0x3c4>
8111223c:	010007c4 	movi	r4,31
81112240:	2080c616 	blt	r4,r2,8111255c <__subdf3+0x458>
81112244:	01000804 	movi	r4,32
81112248:	2089c83a 	sub	r4,r4,r2
8111224c:	2910983a 	sll	r8,r5,r4
81112250:	308ed83a 	srl	r7,r6,r2
81112254:	3108983a 	sll	r4,r6,r4
81112258:	2884d83a 	srl	r2,r5,r2
8111225c:	41ccb03a 	or	r6,r8,r7
81112260:	2008c03a 	cmpne	r4,r4,zero
81112264:	310cb03a 	or	r6,r6,r4
81112268:	898dc83a 	sub	r6,r17,r6
8111226c:	89a3803a 	cmpltu	r17,r17,r6
81112270:	1887c83a 	sub	r3,r3,r2
81112274:	1c47c83a 	sub	r3,r3,r17
81112278:	3023883a 	mov	r17,r6
8111227c:	1880202c 	andhi	r2,r3,128
81112280:	10002326 	beq	r2,zero,81112310 <__subdf3+0x20c>
81112284:	04c02034 	movhi	r19,128
81112288:	9cffffc4 	addi	r19,r19,-1
8111228c:	1ce6703a 	and	r19,r3,r19
81112290:	98007a26 	beq	r19,zero,8111247c <__subdf3+0x378>
81112294:	9809883a 	mov	r4,r19
81112298:	1106a280 	call	81106a28 <__clzsi2>
8111229c:	113ffe04 	addi	r4,r2,-8
811122a0:	00c007c4 	movi	r3,31
811122a4:	19007b16 	blt	r3,r4,81112494 <__subdf3+0x390>
811122a8:	00800804 	movi	r2,32
811122ac:	1105c83a 	sub	r2,r2,r4
811122b0:	8884d83a 	srl	r2,r17,r2
811122b4:	9906983a 	sll	r3,r19,r4
811122b8:	8922983a 	sll	r17,r17,r4
811122bc:	10c4b03a 	or	r2,r2,r3
811122c0:	24007816 	blt	r4,r16,811124a4 <__subdf3+0x3a0>
811122c4:	2421c83a 	sub	r16,r4,r16
811122c8:	80c00044 	addi	r3,r16,1
811122cc:	010007c4 	movi	r4,31
811122d0:	20c09516 	blt	r4,r3,81112528 <__subdf3+0x424>
811122d4:	01400804 	movi	r5,32
811122d8:	28cbc83a 	sub	r5,r5,r3
811122dc:	88c8d83a 	srl	r4,r17,r3
811122e0:	8962983a 	sll	r17,r17,r5
811122e4:	114a983a 	sll	r5,r2,r5
811122e8:	10c6d83a 	srl	r3,r2,r3
811122ec:	8804c03a 	cmpne	r2,r17,zero
811122f0:	290ab03a 	or	r5,r5,r4
811122f4:	28a2b03a 	or	r17,r5,r2
811122f8:	0021883a 	mov	r16,zero
811122fc:	003fa206 	br	81112188 <__reset+0xfb0f2188>
81112300:	2090b03a 	or	r8,r4,r2
81112304:	40018e26 	beq	r8,zero,81112940 <__subdf3+0x83c>
81112308:	1007883a 	mov	r3,r2
8111230c:	2023883a 	mov	r17,r4
81112310:	888001cc 	andi	r2,r17,7
81112314:	103f9e1e 	bne	r2,zero,81112190 <__reset+0xfb0f2190>
81112318:	1804977a 	slli	r2,r3,29
8111231c:	8822d0fa 	srli	r17,r17,3
81112320:	1810d0fa 	srli	r8,r3,3
81112324:	9100004c 	andi	r4,r18,1
81112328:	1444b03a 	or	r2,r2,r17
8111232c:	00c1ffc4 	movi	r3,2047
81112330:	80c02826 	beq	r16,r3,811123d4 <__subdf3+0x2d0>
81112334:	01400434 	movhi	r5,16
81112338:	297fffc4 	addi	r5,r5,-1
8111233c:	80e0703a 	and	r16,r16,r3
81112340:	414a703a 	and	r5,r8,r5
81112344:	003fa806 	br	811121e8 <__reset+0xfb0f21e8>
81112348:	0080630e 	bge	zero,r2,811124d8 <__subdf3+0x3d4>
8111234c:	48003026 	beq	r9,zero,81112410 <__subdf3+0x30c>
81112350:	0101ffc4 	movi	r4,2047
81112354:	813f8c26 	beq	r16,r4,81112188 <__reset+0xfb0f2188>
81112358:	29402034 	orhi	r5,r5,128
8111235c:	01000e04 	movi	r4,56
81112360:	2080a90e 	bge	r4,r2,81112608 <__subdf3+0x504>
81112364:	298cb03a 	or	r6,r5,r6
81112368:	3012c03a 	cmpne	r9,r6,zero
8111236c:	0005883a 	mov	r2,zero
81112370:	4c53883a 	add	r9,r9,r17
81112374:	4c63803a 	cmpltu	r17,r9,r17
81112378:	10c7883a 	add	r3,r2,r3
8111237c:	88c7883a 	add	r3,r17,r3
81112380:	4823883a 	mov	r17,r9
81112384:	1880202c 	andhi	r2,r3,128
81112388:	1000d026 	beq	r2,zero,811126cc <__subdf3+0x5c8>
8111238c:	84000044 	addi	r16,r16,1
81112390:	0081ffc4 	movi	r2,2047
81112394:	8080fe26 	beq	r16,r2,81112790 <__subdf3+0x68c>
81112398:	00bfe034 	movhi	r2,65408
8111239c:	10bfffc4 	addi	r2,r2,-1
811123a0:	1886703a 	and	r3,r3,r2
811123a4:	880ad07a 	srli	r5,r17,1
811123a8:	180497fa 	slli	r2,r3,31
811123ac:	8900004c 	andi	r4,r17,1
811123b0:	2922b03a 	or	r17,r5,r4
811123b4:	1806d07a 	srli	r3,r3,1
811123b8:	1462b03a 	or	r17,r2,r17
811123bc:	3825883a 	mov	r18,r7
811123c0:	003f7106 	br	81112188 <__reset+0xfb0f2188>
811123c4:	2984b03a 	or	r2,r5,r6
811123c8:	103f6826 	beq	r2,zero,8111216c <__reset+0xfb0f216c>
811123cc:	39c03fcc 	andi	r7,r7,255
811123d0:	003f6706 	br	81112170 <__reset+0xfb0f2170>
811123d4:	4086b03a 	or	r3,r8,r2
811123d8:	18015226 	beq	r3,zero,81112924 <__subdf3+0x820>
811123dc:	00c00434 	movhi	r3,16
811123e0:	41400234 	orhi	r5,r8,8
811123e4:	18ffffc4 	addi	r3,r3,-1
811123e8:	28ca703a 	and	r5,r5,r3
811123ec:	003f7e06 	br	811121e8 <__reset+0xfb0f21e8>
811123f0:	10bfffc4 	addi	r2,r2,-1
811123f4:	1000491e 	bne	r2,zero,8111251c <__subdf3+0x418>
811123f8:	898fc83a 	sub	r7,r17,r6
811123fc:	89e3803a 	cmpltu	r17,r17,r7
81112400:	1947c83a 	sub	r3,r3,r5
81112404:	1c47c83a 	sub	r3,r3,r17
81112408:	3823883a 	mov	r17,r7
8111240c:	003f9b06 	br	8111227c <__reset+0xfb0f227c>
81112410:	2988b03a 	or	r4,r5,r6
81112414:	203f5c26 	beq	r4,zero,81112188 <__reset+0xfb0f2188>
81112418:	10bfffc4 	addi	r2,r2,-1
8111241c:	1000931e 	bne	r2,zero,8111266c <__subdf3+0x568>
81112420:	898d883a 	add	r6,r17,r6
81112424:	3463803a 	cmpltu	r17,r6,r17
81112428:	1947883a 	add	r3,r3,r5
8111242c:	88c7883a 	add	r3,r17,r3
81112430:	3023883a 	mov	r17,r6
81112434:	003fd306 	br	81112384 <__reset+0xfb0f2384>
81112438:	1000541e 	bne	r2,zero,8111258c <__subdf3+0x488>
8111243c:	80800044 	addi	r2,r16,1
81112440:	1081ffcc 	andi	r2,r2,2047
81112444:	01000044 	movi	r4,1
81112448:	2080a20e 	bge	r4,r2,811126d4 <__subdf3+0x5d0>
8111244c:	8989c83a 	sub	r4,r17,r6
81112450:	8905803a 	cmpltu	r2,r17,r4
81112454:	1967c83a 	sub	r19,r3,r5
81112458:	98a7c83a 	sub	r19,r19,r2
8111245c:	9880202c 	andhi	r2,r19,128
81112460:	10006326 	beq	r2,zero,811125f0 <__subdf3+0x4ec>
81112464:	3463c83a 	sub	r17,r6,r17
81112468:	28c7c83a 	sub	r3,r5,r3
8111246c:	344d803a 	cmpltu	r6,r6,r17
81112470:	19a7c83a 	sub	r19,r3,r6
81112474:	3825883a 	mov	r18,r7
81112478:	983f861e 	bne	r19,zero,81112294 <__reset+0xfb0f2294>
8111247c:	8809883a 	mov	r4,r17
81112480:	1106a280 	call	81106a28 <__clzsi2>
81112484:	10800804 	addi	r2,r2,32
81112488:	113ffe04 	addi	r4,r2,-8
8111248c:	00c007c4 	movi	r3,31
81112490:	193f850e 	bge	r3,r4,811122a8 <__reset+0xfb0f22a8>
81112494:	10bff604 	addi	r2,r2,-40
81112498:	8884983a 	sll	r2,r17,r2
8111249c:	0023883a 	mov	r17,zero
811124a0:	243f880e 	bge	r4,r16,811122c4 <__reset+0xfb0f22c4>
811124a4:	00ffe034 	movhi	r3,65408
811124a8:	18ffffc4 	addi	r3,r3,-1
811124ac:	8121c83a 	sub	r16,r16,r4
811124b0:	10c6703a 	and	r3,r2,r3
811124b4:	003f3406 	br	81112188 <__reset+0xfb0f2188>
811124b8:	9100004c 	andi	r4,r18,1
811124bc:	000b883a 	mov	r5,zero
811124c0:	0005883a 	mov	r2,zero
811124c4:	003f4806 	br	811121e8 <__reset+0xfb0f21e8>
811124c8:	298cb03a 	or	r6,r5,r6
811124cc:	300cc03a 	cmpne	r6,r6,zero
811124d0:	0005883a 	mov	r2,zero
811124d4:	003f6406 	br	81112268 <__reset+0xfb0f2268>
811124d8:	10009a1e 	bne	r2,zero,81112744 <__subdf3+0x640>
811124dc:	82400044 	addi	r9,r16,1
811124e0:	4881ffcc 	andi	r2,r9,2047
811124e4:	02800044 	movi	r10,1
811124e8:	5080670e 	bge	r10,r2,81112688 <__subdf3+0x584>
811124ec:	0081ffc4 	movi	r2,2047
811124f0:	4880af26 	beq	r9,r2,811127b0 <__subdf3+0x6ac>
811124f4:	898d883a 	add	r6,r17,r6
811124f8:	1945883a 	add	r2,r3,r5
811124fc:	3447803a 	cmpltu	r3,r6,r17
81112500:	1887883a 	add	r3,r3,r2
81112504:	182297fa 	slli	r17,r3,31
81112508:	300cd07a 	srli	r6,r6,1
8111250c:	1806d07a 	srli	r3,r3,1
81112510:	4821883a 	mov	r16,r9
81112514:	89a2b03a 	or	r17,r17,r6
81112518:	003f1b06 	br	81112188 <__reset+0xfb0f2188>
8111251c:	0101ffc4 	movi	r4,2047
81112520:	813f441e 	bne	r16,r4,81112234 <__reset+0xfb0f2234>
81112524:	003f1806 	br	81112188 <__reset+0xfb0f2188>
81112528:	843ff844 	addi	r16,r16,-31
8111252c:	01400804 	movi	r5,32
81112530:	1408d83a 	srl	r4,r2,r16
81112534:	19405026 	beq	r3,r5,81112678 <__subdf3+0x574>
81112538:	01401004 	movi	r5,64
8111253c:	28c7c83a 	sub	r3,r5,r3
81112540:	10c4983a 	sll	r2,r2,r3
81112544:	88a2b03a 	or	r17,r17,r2
81112548:	8822c03a 	cmpne	r17,r17,zero
8111254c:	2462b03a 	or	r17,r4,r17
81112550:	0007883a 	mov	r3,zero
81112554:	0021883a 	mov	r16,zero
81112558:	003f6d06 	br	81112310 <__reset+0xfb0f2310>
8111255c:	11fff804 	addi	r7,r2,-32
81112560:	01000804 	movi	r4,32
81112564:	29ced83a 	srl	r7,r5,r7
81112568:	11004526 	beq	r2,r4,81112680 <__subdf3+0x57c>
8111256c:	01001004 	movi	r4,64
81112570:	2089c83a 	sub	r4,r4,r2
81112574:	2904983a 	sll	r2,r5,r4
81112578:	118cb03a 	or	r6,r2,r6
8111257c:	300cc03a 	cmpne	r6,r6,zero
81112580:	398cb03a 	or	r6,r7,r6
81112584:	0005883a 	mov	r2,zero
81112588:	003f3706 	br	81112268 <__reset+0xfb0f2268>
8111258c:	80002a26 	beq	r16,zero,81112638 <__subdf3+0x534>
81112590:	0101ffc4 	movi	r4,2047
81112594:	49006626 	beq	r9,r4,81112730 <__subdf3+0x62c>
81112598:	0085c83a 	sub	r2,zero,r2
8111259c:	18c02034 	orhi	r3,r3,128
811125a0:	01000e04 	movi	r4,56
811125a4:	20807e16 	blt	r4,r2,811127a0 <__subdf3+0x69c>
811125a8:	010007c4 	movi	r4,31
811125ac:	2080e716 	blt	r4,r2,8111294c <__subdf3+0x848>
811125b0:	01000804 	movi	r4,32
811125b4:	2089c83a 	sub	r4,r4,r2
811125b8:	1914983a 	sll	r10,r3,r4
811125bc:	8890d83a 	srl	r8,r17,r2
811125c0:	8908983a 	sll	r4,r17,r4
811125c4:	1884d83a 	srl	r2,r3,r2
811125c8:	5222b03a 	or	r17,r10,r8
811125cc:	2006c03a 	cmpne	r3,r4,zero
811125d0:	88e2b03a 	or	r17,r17,r3
811125d4:	3463c83a 	sub	r17,r6,r17
811125d8:	2885c83a 	sub	r2,r5,r2
811125dc:	344d803a 	cmpltu	r6,r6,r17
811125e0:	1187c83a 	sub	r3,r2,r6
811125e4:	4821883a 	mov	r16,r9
811125e8:	3825883a 	mov	r18,r7
811125ec:	003f2306 	br	8111227c <__reset+0xfb0f227c>
811125f0:	24d0b03a 	or	r8,r4,r19
811125f4:	40001b1e 	bne	r8,zero,81112664 <__subdf3+0x560>
811125f8:	0005883a 	mov	r2,zero
811125fc:	0009883a 	mov	r4,zero
81112600:	0021883a 	mov	r16,zero
81112604:	003f4906 	br	8111232c <__reset+0xfb0f232c>
81112608:	010007c4 	movi	r4,31
8111260c:	20803a16 	blt	r4,r2,811126f8 <__subdf3+0x5f4>
81112610:	01000804 	movi	r4,32
81112614:	2089c83a 	sub	r4,r4,r2
81112618:	2912983a 	sll	r9,r5,r4
8111261c:	3090d83a 	srl	r8,r6,r2
81112620:	3108983a 	sll	r4,r6,r4
81112624:	2884d83a 	srl	r2,r5,r2
81112628:	4a12b03a 	or	r9,r9,r8
8111262c:	2008c03a 	cmpne	r4,r4,zero
81112630:	4912b03a 	or	r9,r9,r4
81112634:	003f4e06 	br	81112370 <__reset+0xfb0f2370>
81112638:	1c48b03a 	or	r4,r3,r17
8111263c:	20003c26 	beq	r4,zero,81112730 <__subdf3+0x62c>
81112640:	0084303a 	nor	r2,zero,r2
81112644:	1000381e 	bne	r2,zero,81112728 <__subdf3+0x624>
81112648:	3463c83a 	sub	r17,r6,r17
8111264c:	28c5c83a 	sub	r2,r5,r3
81112650:	344d803a 	cmpltu	r6,r6,r17
81112654:	1187c83a 	sub	r3,r2,r6
81112658:	4821883a 	mov	r16,r9
8111265c:	3825883a 	mov	r18,r7
81112660:	003f0606 	br	8111227c <__reset+0xfb0f227c>
81112664:	2023883a 	mov	r17,r4
81112668:	003f0906 	br	81112290 <__reset+0xfb0f2290>
8111266c:	0101ffc4 	movi	r4,2047
81112670:	813f3a1e 	bne	r16,r4,8111235c <__reset+0xfb0f235c>
81112674:	003ec406 	br	81112188 <__reset+0xfb0f2188>
81112678:	0005883a 	mov	r2,zero
8111267c:	003fb106 	br	81112544 <__reset+0xfb0f2544>
81112680:	0005883a 	mov	r2,zero
81112684:	003fbc06 	br	81112578 <__reset+0xfb0f2578>
81112688:	1c44b03a 	or	r2,r3,r17
8111268c:	80008e1e 	bne	r16,zero,811128c8 <__subdf3+0x7c4>
81112690:	1000c826 	beq	r2,zero,811129b4 <__subdf3+0x8b0>
81112694:	2984b03a 	or	r2,r5,r6
81112698:	103ebb26 	beq	r2,zero,81112188 <__reset+0xfb0f2188>
8111269c:	8989883a 	add	r4,r17,r6
811126a0:	1945883a 	add	r2,r3,r5
811126a4:	2447803a 	cmpltu	r3,r4,r17
811126a8:	1887883a 	add	r3,r3,r2
811126ac:	1880202c 	andhi	r2,r3,128
811126b0:	2023883a 	mov	r17,r4
811126b4:	103f1626 	beq	r2,zero,81112310 <__reset+0xfb0f2310>
811126b8:	00bfe034 	movhi	r2,65408
811126bc:	10bfffc4 	addi	r2,r2,-1
811126c0:	5021883a 	mov	r16,r10
811126c4:	1886703a 	and	r3,r3,r2
811126c8:	003eaf06 	br	81112188 <__reset+0xfb0f2188>
811126cc:	3825883a 	mov	r18,r7
811126d0:	003f0f06 	br	81112310 <__reset+0xfb0f2310>
811126d4:	1c44b03a 	or	r2,r3,r17
811126d8:	8000251e 	bne	r16,zero,81112770 <__subdf3+0x66c>
811126dc:	1000661e 	bne	r2,zero,81112878 <__subdf3+0x774>
811126e0:	2990b03a 	or	r8,r5,r6
811126e4:	40009626 	beq	r8,zero,81112940 <__subdf3+0x83c>
811126e8:	2807883a 	mov	r3,r5
811126ec:	3023883a 	mov	r17,r6
811126f0:	3825883a 	mov	r18,r7
811126f4:	003ea406 	br	81112188 <__reset+0xfb0f2188>
811126f8:	127ff804 	addi	r9,r2,-32
811126fc:	01000804 	movi	r4,32
81112700:	2a52d83a 	srl	r9,r5,r9
81112704:	11008c26 	beq	r2,r4,81112938 <__subdf3+0x834>
81112708:	01001004 	movi	r4,64
8111270c:	2085c83a 	sub	r2,r4,r2
81112710:	2884983a 	sll	r2,r5,r2
81112714:	118cb03a 	or	r6,r2,r6
81112718:	300cc03a 	cmpne	r6,r6,zero
8111271c:	4992b03a 	or	r9,r9,r6
81112720:	0005883a 	mov	r2,zero
81112724:	003f1206 	br	81112370 <__reset+0xfb0f2370>
81112728:	0101ffc4 	movi	r4,2047
8111272c:	493f9c1e 	bne	r9,r4,811125a0 <__reset+0xfb0f25a0>
81112730:	2807883a 	mov	r3,r5
81112734:	3023883a 	mov	r17,r6
81112738:	4821883a 	mov	r16,r9
8111273c:	3825883a 	mov	r18,r7
81112740:	003e9106 	br	81112188 <__reset+0xfb0f2188>
81112744:	80001f1e 	bne	r16,zero,811127c4 <__subdf3+0x6c0>
81112748:	1c48b03a 	or	r4,r3,r17
8111274c:	20005a26 	beq	r4,zero,811128b8 <__subdf3+0x7b4>
81112750:	0084303a 	nor	r2,zero,r2
81112754:	1000561e 	bne	r2,zero,811128b0 <__subdf3+0x7ac>
81112758:	89a3883a 	add	r17,r17,r6
8111275c:	1945883a 	add	r2,r3,r5
81112760:	898d803a 	cmpltu	r6,r17,r6
81112764:	3087883a 	add	r3,r6,r2
81112768:	4821883a 	mov	r16,r9
8111276c:	003f0506 	br	81112384 <__reset+0xfb0f2384>
81112770:	10002b1e 	bne	r2,zero,81112820 <__subdf3+0x71c>
81112774:	2984b03a 	or	r2,r5,r6
81112778:	10008026 	beq	r2,zero,8111297c <__subdf3+0x878>
8111277c:	2807883a 	mov	r3,r5
81112780:	3023883a 	mov	r17,r6
81112784:	3825883a 	mov	r18,r7
81112788:	0401ffc4 	movi	r16,2047
8111278c:	003e7e06 	br	81112188 <__reset+0xfb0f2188>
81112790:	3809883a 	mov	r4,r7
81112794:	0011883a 	mov	r8,zero
81112798:	0005883a 	mov	r2,zero
8111279c:	003ee306 	br	8111232c <__reset+0xfb0f232c>
811127a0:	1c62b03a 	or	r17,r3,r17
811127a4:	8822c03a 	cmpne	r17,r17,zero
811127a8:	0005883a 	mov	r2,zero
811127ac:	003f8906 	br	811125d4 <__reset+0xfb0f25d4>
811127b0:	3809883a 	mov	r4,r7
811127b4:	4821883a 	mov	r16,r9
811127b8:	0011883a 	mov	r8,zero
811127bc:	0005883a 	mov	r2,zero
811127c0:	003eda06 	br	8111232c <__reset+0xfb0f232c>
811127c4:	0101ffc4 	movi	r4,2047
811127c8:	49003b26 	beq	r9,r4,811128b8 <__subdf3+0x7b4>
811127cc:	0085c83a 	sub	r2,zero,r2
811127d0:	18c02034 	orhi	r3,r3,128
811127d4:	01000e04 	movi	r4,56
811127d8:	20806e16 	blt	r4,r2,81112994 <__subdf3+0x890>
811127dc:	010007c4 	movi	r4,31
811127e0:	20807716 	blt	r4,r2,811129c0 <__subdf3+0x8bc>
811127e4:	01000804 	movi	r4,32
811127e8:	2089c83a 	sub	r4,r4,r2
811127ec:	1914983a 	sll	r10,r3,r4
811127f0:	8890d83a 	srl	r8,r17,r2
811127f4:	8908983a 	sll	r4,r17,r4
811127f8:	1884d83a 	srl	r2,r3,r2
811127fc:	5222b03a 	or	r17,r10,r8
81112800:	2006c03a 	cmpne	r3,r4,zero
81112804:	88e2b03a 	or	r17,r17,r3
81112808:	89a3883a 	add	r17,r17,r6
8111280c:	1145883a 	add	r2,r2,r5
81112810:	898d803a 	cmpltu	r6,r17,r6
81112814:	3087883a 	add	r3,r6,r2
81112818:	4821883a 	mov	r16,r9
8111281c:	003ed906 	br	81112384 <__reset+0xfb0f2384>
81112820:	2984b03a 	or	r2,r5,r6
81112824:	10004226 	beq	r2,zero,81112930 <__subdf3+0x82c>
81112828:	1808d0fa 	srli	r4,r3,3
8111282c:	8822d0fa 	srli	r17,r17,3
81112830:	1806977a 	slli	r3,r3,29
81112834:	2080022c 	andhi	r2,r4,8
81112838:	1c62b03a 	or	r17,r3,r17
8111283c:	10000826 	beq	r2,zero,81112860 <__subdf3+0x75c>
81112840:	2812d0fa 	srli	r9,r5,3
81112844:	4880022c 	andhi	r2,r9,8
81112848:	1000051e 	bne	r2,zero,81112860 <__subdf3+0x75c>
8111284c:	300cd0fa 	srli	r6,r6,3
81112850:	2804977a 	slli	r2,r5,29
81112854:	4809883a 	mov	r4,r9
81112858:	3825883a 	mov	r18,r7
8111285c:	11a2b03a 	or	r17,r2,r6
81112860:	8806d77a 	srli	r3,r17,29
81112864:	200890fa 	slli	r4,r4,3
81112868:	882290fa 	slli	r17,r17,3
8111286c:	0401ffc4 	movi	r16,2047
81112870:	1906b03a 	or	r3,r3,r4
81112874:	003e4406 	br	81112188 <__reset+0xfb0f2188>
81112878:	2984b03a 	or	r2,r5,r6
8111287c:	103e4226 	beq	r2,zero,81112188 <__reset+0xfb0f2188>
81112880:	8989c83a 	sub	r4,r17,r6
81112884:	8911803a 	cmpltu	r8,r17,r4
81112888:	1945c83a 	sub	r2,r3,r5
8111288c:	1205c83a 	sub	r2,r2,r8
81112890:	1200202c 	andhi	r8,r2,128
81112894:	403e9a26 	beq	r8,zero,81112300 <__reset+0xfb0f2300>
81112898:	3463c83a 	sub	r17,r6,r17
8111289c:	28c5c83a 	sub	r2,r5,r3
811128a0:	344d803a 	cmpltu	r6,r6,r17
811128a4:	1187c83a 	sub	r3,r2,r6
811128a8:	3825883a 	mov	r18,r7
811128ac:	003e3606 	br	81112188 <__reset+0xfb0f2188>
811128b0:	0101ffc4 	movi	r4,2047
811128b4:	493fc71e 	bne	r9,r4,811127d4 <__reset+0xfb0f27d4>
811128b8:	2807883a 	mov	r3,r5
811128bc:	3023883a 	mov	r17,r6
811128c0:	4821883a 	mov	r16,r9
811128c4:	003e3006 	br	81112188 <__reset+0xfb0f2188>
811128c8:	10003626 	beq	r2,zero,811129a4 <__subdf3+0x8a0>
811128cc:	2984b03a 	or	r2,r5,r6
811128d0:	10001726 	beq	r2,zero,81112930 <__subdf3+0x82c>
811128d4:	1808d0fa 	srli	r4,r3,3
811128d8:	8822d0fa 	srli	r17,r17,3
811128dc:	1806977a 	slli	r3,r3,29
811128e0:	2080022c 	andhi	r2,r4,8
811128e4:	1c62b03a 	or	r17,r3,r17
811128e8:	10000726 	beq	r2,zero,81112908 <__subdf3+0x804>
811128ec:	2812d0fa 	srli	r9,r5,3
811128f0:	4880022c 	andhi	r2,r9,8
811128f4:	1000041e 	bne	r2,zero,81112908 <__subdf3+0x804>
811128f8:	300cd0fa 	srli	r6,r6,3
811128fc:	2804977a 	slli	r2,r5,29
81112900:	4809883a 	mov	r4,r9
81112904:	11a2b03a 	or	r17,r2,r6
81112908:	8806d77a 	srli	r3,r17,29
8111290c:	200890fa 	slli	r4,r4,3
81112910:	882290fa 	slli	r17,r17,3
81112914:	3825883a 	mov	r18,r7
81112918:	1906b03a 	or	r3,r3,r4
8111291c:	0401ffc4 	movi	r16,2047
81112920:	003e1906 	br	81112188 <__reset+0xfb0f2188>
81112924:	000b883a 	mov	r5,zero
81112928:	0005883a 	mov	r2,zero
8111292c:	003e2e06 	br	811121e8 <__reset+0xfb0f21e8>
81112930:	0401ffc4 	movi	r16,2047
81112934:	003e1406 	br	81112188 <__reset+0xfb0f2188>
81112938:	0005883a 	mov	r2,zero
8111293c:	003f7506 	br	81112714 <__reset+0xfb0f2714>
81112940:	0005883a 	mov	r2,zero
81112944:	0009883a 	mov	r4,zero
81112948:	003e7806 	br	8111232c <__reset+0xfb0f232c>
8111294c:	123ff804 	addi	r8,r2,-32
81112950:	01000804 	movi	r4,32
81112954:	1a10d83a 	srl	r8,r3,r8
81112958:	11002526 	beq	r2,r4,811129f0 <__subdf3+0x8ec>
8111295c:	01001004 	movi	r4,64
81112960:	2085c83a 	sub	r2,r4,r2
81112964:	1884983a 	sll	r2,r3,r2
81112968:	1444b03a 	or	r2,r2,r17
8111296c:	1004c03a 	cmpne	r2,r2,zero
81112970:	40a2b03a 	or	r17,r8,r2
81112974:	0005883a 	mov	r2,zero
81112978:	003f1606 	br	811125d4 <__reset+0xfb0f25d4>
8111297c:	02000434 	movhi	r8,16
81112980:	0009883a 	mov	r4,zero
81112984:	423fffc4 	addi	r8,r8,-1
81112988:	00bfffc4 	movi	r2,-1
8111298c:	0401ffc4 	movi	r16,2047
81112990:	003e6606 	br	8111232c <__reset+0xfb0f232c>
81112994:	1c62b03a 	or	r17,r3,r17
81112998:	8822c03a 	cmpne	r17,r17,zero
8111299c:	0005883a 	mov	r2,zero
811129a0:	003f9906 	br	81112808 <__reset+0xfb0f2808>
811129a4:	2807883a 	mov	r3,r5
811129a8:	3023883a 	mov	r17,r6
811129ac:	0401ffc4 	movi	r16,2047
811129b0:	003df506 	br	81112188 <__reset+0xfb0f2188>
811129b4:	2807883a 	mov	r3,r5
811129b8:	3023883a 	mov	r17,r6
811129bc:	003df206 	br	81112188 <__reset+0xfb0f2188>
811129c0:	123ff804 	addi	r8,r2,-32
811129c4:	01000804 	movi	r4,32
811129c8:	1a10d83a 	srl	r8,r3,r8
811129cc:	11000a26 	beq	r2,r4,811129f8 <__subdf3+0x8f4>
811129d0:	01001004 	movi	r4,64
811129d4:	2085c83a 	sub	r2,r4,r2
811129d8:	1884983a 	sll	r2,r3,r2
811129dc:	1444b03a 	or	r2,r2,r17
811129e0:	1004c03a 	cmpne	r2,r2,zero
811129e4:	40a2b03a 	or	r17,r8,r2
811129e8:	0005883a 	mov	r2,zero
811129ec:	003f8606 	br	81112808 <__reset+0xfb0f2808>
811129f0:	0005883a 	mov	r2,zero
811129f4:	003fdc06 	br	81112968 <__reset+0xfb0f2968>
811129f8:	0005883a 	mov	r2,zero
811129fc:	003ff706 	br	811129dc <__reset+0xfb0f29dc>

81112a00 <__fixdfsi>:
81112a00:	280cd53a 	srli	r6,r5,20
81112a04:	00c00434 	movhi	r3,16
81112a08:	18ffffc4 	addi	r3,r3,-1
81112a0c:	3181ffcc 	andi	r6,r6,2047
81112a10:	01c0ff84 	movi	r7,1022
81112a14:	28c6703a 	and	r3,r5,r3
81112a18:	280ad7fa 	srli	r5,r5,31
81112a1c:	3980120e 	bge	r7,r6,81112a68 <__fixdfsi+0x68>
81112a20:	00810744 	movi	r2,1053
81112a24:	11800c16 	blt	r2,r6,81112a58 <__fixdfsi+0x58>
81112a28:	00810cc4 	movi	r2,1075
81112a2c:	1185c83a 	sub	r2,r2,r6
81112a30:	01c007c4 	movi	r7,31
81112a34:	18c00434 	orhi	r3,r3,16
81112a38:	38800d16 	blt	r7,r2,81112a70 <__fixdfsi+0x70>
81112a3c:	31befb44 	addi	r6,r6,-1043
81112a40:	2084d83a 	srl	r2,r4,r2
81112a44:	1986983a 	sll	r3,r3,r6
81112a48:	1884b03a 	or	r2,r3,r2
81112a4c:	28000726 	beq	r5,zero,81112a6c <__fixdfsi+0x6c>
81112a50:	0085c83a 	sub	r2,zero,r2
81112a54:	f800283a 	ret
81112a58:	00a00034 	movhi	r2,32768
81112a5c:	10bfffc4 	addi	r2,r2,-1
81112a60:	2885883a 	add	r2,r5,r2
81112a64:	f800283a 	ret
81112a68:	0005883a 	mov	r2,zero
81112a6c:	f800283a 	ret
81112a70:	008104c4 	movi	r2,1043
81112a74:	1185c83a 	sub	r2,r2,r6
81112a78:	1884d83a 	srl	r2,r3,r2
81112a7c:	003ff306 	br	81112a4c <__reset+0xfb0f2a4c>

81112a80 <__floatsidf>:
81112a80:	defffd04 	addi	sp,sp,-12
81112a84:	dfc00215 	stw	ra,8(sp)
81112a88:	dc400115 	stw	r17,4(sp)
81112a8c:	dc000015 	stw	r16,0(sp)
81112a90:	20002b26 	beq	r4,zero,81112b40 <__floatsidf+0xc0>
81112a94:	2023883a 	mov	r17,r4
81112a98:	2020d7fa 	srli	r16,r4,31
81112a9c:	20002d16 	blt	r4,zero,81112b54 <__floatsidf+0xd4>
81112aa0:	8809883a 	mov	r4,r17
81112aa4:	1106a280 	call	81106a28 <__clzsi2>
81112aa8:	01410784 	movi	r5,1054
81112aac:	288bc83a 	sub	r5,r5,r2
81112ab0:	01010cc4 	movi	r4,1075
81112ab4:	2149c83a 	sub	r4,r4,r5
81112ab8:	00c007c4 	movi	r3,31
81112abc:	1900160e 	bge	r3,r4,81112b18 <__floatsidf+0x98>
81112ac0:	00c104c4 	movi	r3,1043
81112ac4:	1947c83a 	sub	r3,r3,r5
81112ac8:	88c6983a 	sll	r3,r17,r3
81112acc:	00800434 	movhi	r2,16
81112ad0:	10bfffc4 	addi	r2,r2,-1
81112ad4:	1886703a 	and	r3,r3,r2
81112ad8:	2941ffcc 	andi	r5,r5,2047
81112adc:	800d883a 	mov	r6,r16
81112ae0:	0005883a 	mov	r2,zero
81112ae4:	280a953a 	slli	r5,r5,20
81112ae8:	31803fcc 	andi	r6,r6,255
81112aec:	01000434 	movhi	r4,16
81112af0:	300c97fa 	slli	r6,r6,31
81112af4:	213fffc4 	addi	r4,r4,-1
81112af8:	1906703a 	and	r3,r3,r4
81112afc:	1946b03a 	or	r3,r3,r5
81112b00:	1986b03a 	or	r3,r3,r6
81112b04:	dfc00217 	ldw	ra,8(sp)
81112b08:	dc400117 	ldw	r17,4(sp)
81112b0c:	dc000017 	ldw	r16,0(sp)
81112b10:	dec00304 	addi	sp,sp,12
81112b14:	f800283a 	ret
81112b18:	00c002c4 	movi	r3,11
81112b1c:	1887c83a 	sub	r3,r3,r2
81112b20:	88c6d83a 	srl	r3,r17,r3
81112b24:	8904983a 	sll	r2,r17,r4
81112b28:	01000434 	movhi	r4,16
81112b2c:	213fffc4 	addi	r4,r4,-1
81112b30:	2941ffcc 	andi	r5,r5,2047
81112b34:	1906703a 	and	r3,r3,r4
81112b38:	800d883a 	mov	r6,r16
81112b3c:	003fe906 	br	81112ae4 <__reset+0xfb0f2ae4>
81112b40:	000d883a 	mov	r6,zero
81112b44:	000b883a 	mov	r5,zero
81112b48:	0007883a 	mov	r3,zero
81112b4c:	0005883a 	mov	r2,zero
81112b50:	003fe406 	br	81112ae4 <__reset+0xfb0f2ae4>
81112b54:	0123c83a 	sub	r17,zero,r4
81112b58:	003fd106 	br	81112aa0 <__reset+0xfb0f2aa0>

81112b5c <__floatunsidf>:
81112b5c:	defffe04 	addi	sp,sp,-8
81112b60:	dc000015 	stw	r16,0(sp)
81112b64:	dfc00115 	stw	ra,4(sp)
81112b68:	2021883a 	mov	r16,r4
81112b6c:	20002226 	beq	r4,zero,81112bf8 <__floatunsidf+0x9c>
81112b70:	1106a280 	call	81106a28 <__clzsi2>
81112b74:	01010784 	movi	r4,1054
81112b78:	2089c83a 	sub	r4,r4,r2
81112b7c:	01810cc4 	movi	r6,1075
81112b80:	310dc83a 	sub	r6,r6,r4
81112b84:	00c007c4 	movi	r3,31
81112b88:	1980120e 	bge	r3,r6,81112bd4 <__floatunsidf+0x78>
81112b8c:	00c104c4 	movi	r3,1043
81112b90:	1907c83a 	sub	r3,r3,r4
81112b94:	80ca983a 	sll	r5,r16,r3
81112b98:	00800434 	movhi	r2,16
81112b9c:	10bfffc4 	addi	r2,r2,-1
81112ba0:	2101ffcc 	andi	r4,r4,2047
81112ba4:	0021883a 	mov	r16,zero
81112ba8:	288a703a 	and	r5,r5,r2
81112bac:	2008953a 	slli	r4,r4,20
81112bb0:	00c00434 	movhi	r3,16
81112bb4:	18ffffc4 	addi	r3,r3,-1
81112bb8:	28c6703a 	and	r3,r5,r3
81112bbc:	8005883a 	mov	r2,r16
81112bc0:	1906b03a 	or	r3,r3,r4
81112bc4:	dfc00117 	ldw	ra,4(sp)
81112bc8:	dc000017 	ldw	r16,0(sp)
81112bcc:	dec00204 	addi	sp,sp,8
81112bd0:	f800283a 	ret
81112bd4:	00c002c4 	movi	r3,11
81112bd8:	188bc83a 	sub	r5,r3,r2
81112bdc:	814ad83a 	srl	r5,r16,r5
81112be0:	00c00434 	movhi	r3,16
81112be4:	18ffffc4 	addi	r3,r3,-1
81112be8:	81a0983a 	sll	r16,r16,r6
81112bec:	2101ffcc 	andi	r4,r4,2047
81112bf0:	28ca703a 	and	r5,r5,r3
81112bf4:	003fed06 	br	81112bac <__reset+0xfb0f2bac>
81112bf8:	0009883a 	mov	r4,zero
81112bfc:	000b883a 	mov	r5,zero
81112c00:	003fea06 	br	81112bac <__reset+0xfb0f2bac>

81112c04 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81112c04:	defffe04 	addi	sp,sp,-8
81112c08:	dfc00115 	stw	ra,4(sp)
81112c0c:	df000015 	stw	fp,0(sp)
81112c10:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81112c14:	d0a00b17 	ldw	r2,-32724(gp)
81112c18:	10000326 	beq	r2,zero,81112c28 <alt_get_errno+0x24>
81112c1c:	d0a00b17 	ldw	r2,-32724(gp)
81112c20:	103ee83a 	callr	r2
81112c24:	00000106 	br	81112c2c <alt_get_errno+0x28>
81112c28:	d0a01f04 	addi	r2,gp,-32644
}
81112c2c:	e037883a 	mov	sp,fp
81112c30:	dfc00117 	ldw	ra,4(sp)
81112c34:	df000017 	ldw	fp,0(sp)
81112c38:	dec00204 	addi	sp,sp,8
81112c3c:	f800283a 	ret

81112c40 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
81112c40:	defffb04 	addi	sp,sp,-20
81112c44:	dfc00415 	stw	ra,16(sp)
81112c48:	df000315 	stw	fp,12(sp)
81112c4c:	df000304 	addi	fp,sp,12
81112c50:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
81112c54:	e0bfff17 	ldw	r2,-4(fp)
81112c58:	10000616 	blt	r2,zero,81112c74 <close+0x34>
81112c5c:	e0bfff17 	ldw	r2,-4(fp)
81112c60:	10c00324 	muli	r3,r2,12
81112c64:	00a044b4 	movhi	r2,33042
81112c68:	10a83904 	addi	r2,r2,-24348
81112c6c:	1885883a 	add	r2,r3,r2
81112c70:	00000106 	br	81112c78 <close+0x38>
81112c74:	0005883a 	mov	r2,zero
81112c78:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
81112c7c:	e0bffd17 	ldw	r2,-12(fp)
81112c80:	10001926 	beq	r2,zero,81112ce8 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
81112c84:	e0bffd17 	ldw	r2,-12(fp)
81112c88:	10800017 	ldw	r2,0(r2)
81112c8c:	10800417 	ldw	r2,16(r2)
81112c90:	10000626 	beq	r2,zero,81112cac <close+0x6c>
81112c94:	e0bffd17 	ldw	r2,-12(fp)
81112c98:	10800017 	ldw	r2,0(r2)
81112c9c:	10800417 	ldw	r2,16(r2)
81112ca0:	e13ffd17 	ldw	r4,-12(fp)
81112ca4:	103ee83a 	callr	r2
81112ca8:	00000106 	br	81112cb0 <close+0x70>
81112cac:	0005883a 	mov	r2,zero
81112cb0:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
81112cb4:	e13fff17 	ldw	r4,-4(fp)
81112cb8:	11132340 	call	81113234 <alt_release_fd>
    if (rval < 0)
81112cbc:	e0bffe17 	ldw	r2,-8(fp)
81112cc0:	1000070e 	bge	r2,zero,81112ce0 <close+0xa0>
    {
      ALT_ERRNO = -rval;
81112cc4:	1112c040 	call	81112c04 <alt_get_errno>
81112cc8:	1007883a 	mov	r3,r2
81112ccc:	e0bffe17 	ldw	r2,-8(fp)
81112cd0:	0085c83a 	sub	r2,zero,r2
81112cd4:	18800015 	stw	r2,0(r3)
      return -1;
81112cd8:	00bfffc4 	movi	r2,-1
81112cdc:	00000706 	br	81112cfc <close+0xbc>
    }
    return 0;
81112ce0:	0005883a 	mov	r2,zero
81112ce4:	00000506 	br	81112cfc <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
81112ce8:	1112c040 	call	81112c04 <alt_get_errno>
81112cec:	1007883a 	mov	r3,r2
81112cf0:	00801444 	movi	r2,81
81112cf4:	18800015 	stw	r2,0(r3)
    return -1;
81112cf8:	00bfffc4 	movi	r2,-1
  }
}
81112cfc:	e037883a 	mov	sp,fp
81112d00:	dfc00117 	ldw	ra,4(sp)
81112d04:	df000017 	ldw	fp,0(sp)
81112d08:	dec00204 	addi	sp,sp,8
81112d0c:	f800283a 	ret

81112d10 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
81112d10:	deffff04 	addi	sp,sp,-4
81112d14:	df000015 	stw	fp,0(sp)
81112d18:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
81112d1c:	0001883a 	nop
81112d20:	e037883a 	mov	sp,fp
81112d24:	df000017 	ldw	fp,0(sp)
81112d28:	dec00104 	addi	sp,sp,4
81112d2c:	f800283a 	ret

81112d30 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
81112d30:	defffc04 	addi	sp,sp,-16
81112d34:	df000315 	stw	fp,12(sp)
81112d38:	df000304 	addi	fp,sp,12
81112d3c:	e13ffd15 	stw	r4,-12(fp)
81112d40:	e17ffe15 	stw	r5,-8(fp)
81112d44:	e1bfff15 	stw	r6,-4(fp)
  return len;
81112d48:	e0bfff17 	ldw	r2,-4(fp)
}
81112d4c:	e037883a 	mov	sp,fp
81112d50:	df000017 	ldw	fp,0(sp)
81112d54:	dec00104 	addi	sp,sp,4
81112d58:	f800283a 	ret

81112d5c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81112d5c:	defffe04 	addi	sp,sp,-8
81112d60:	dfc00115 	stw	ra,4(sp)
81112d64:	df000015 	stw	fp,0(sp)
81112d68:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81112d6c:	d0a00b17 	ldw	r2,-32724(gp)
81112d70:	10000326 	beq	r2,zero,81112d80 <alt_get_errno+0x24>
81112d74:	d0a00b17 	ldw	r2,-32724(gp)
81112d78:	103ee83a 	callr	r2
81112d7c:	00000106 	br	81112d84 <alt_get_errno+0x28>
81112d80:	d0a01f04 	addi	r2,gp,-32644
}
81112d84:	e037883a 	mov	sp,fp
81112d88:	dfc00117 	ldw	ra,4(sp)
81112d8c:	df000017 	ldw	fp,0(sp)
81112d90:	dec00204 	addi	sp,sp,8
81112d94:	f800283a 	ret

81112d98 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
81112d98:	defffb04 	addi	sp,sp,-20
81112d9c:	dfc00415 	stw	ra,16(sp)
81112da0:	df000315 	stw	fp,12(sp)
81112da4:	df000304 	addi	fp,sp,12
81112da8:	e13ffe15 	stw	r4,-8(fp)
81112dac:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81112db0:	e0bffe17 	ldw	r2,-8(fp)
81112db4:	10000616 	blt	r2,zero,81112dd0 <fstat+0x38>
81112db8:	e0bffe17 	ldw	r2,-8(fp)
81112dbc:	10c00324 	muli	r3,r2,12
81112dc0:	00a044b4 	movhi	r2,33042
81112dc4:	10a83904 	addi	r2,r2,-24348
81112dc8:	1885883a 	add	r2,r3,r2
81112dcc:	00000106 	br	81112dd4 <fstat+0x3c>
81112dd0:	0005883a 	mov	r2,zero
81112dd4:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
81112dd8:	e0bffd17 	ldw	r2,-12(fp)
81112ddc:	10001026 	beq	r2,zero,81112e20 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
81112de0:	e0bffd17 	ldw	r2,-12(fp)
81112de4:	10800017 	ldw	r2,0(r2)
81112de8:	10800817 	ldw	r2,32(r2)
81112dec:	10000726 	beq	r2,zero,81112e0c <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
81112df0:	e0bffd17 	ldw	r2,-12(fp)
81112df4:	10800017 	ldw	r2,0(r2)
81112df8:	10800817 	ldw	r2,32(r2)
81112dfc:	e17fff17 	ldw	r5,-4(fp)
81112e00:	e13ffd17 	ldw	r4,-12(fp)
81112e04:	103ee83a 	callr	r2
81112e08:	00000a06 	br	81112e34 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
81112e0c:	e0bfff17 	ldw	r2,-4(fp)
81112e10:	00c80004 	movi	r3,8192
81112e14:	10c00115 	stw	r3,4(r2)
      return 0;
81112e18:	0005883a 	mov	r2,zero
81112e1c:	00000506 	br	81112e34 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
81112e20:	1112d5c0 	call	81112d5c <alt_get_errno>
81112e24:	1007883a 	mov	r3,r2
81112e28:	00801444 	movi	r2,81
81112e2c:	18800015 	stw	r2,0(r3)
    return -1;
81112e30:	00bfffc4 	movi	r2,-1
  }
}
81112e34:	e037883a 	mov	sp,fp
81112e38:	dfc00117 	ldw	ra,4(sp)
81112e3c:	df000017 	ldw	fp,0(sp)
81112e40:	dec00204 	addi	sp,sp,8
81112e44:	f800283a 	ret

81112e48 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81112e48:	defffe04 	addi	sp,sp,-8
81112e4c:	dfc00115 	stw	ra,4(sp)
81112e50:	df000015 	stw	fp,0(sp)
81112e54:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81112e58:	d0a00b17 	ldw	r2,-32724(gp)
81112e5c:	10000326 	beq	r2,zero,81112e6c <alt_get_errno+0x24>
81112e60:	d0a00b17 	ldw	r2,-32724(gp)
81112e64:	103ee83a 	callr	r2
81112e68:	00000106 	br	81112e70 <alt_get_errno+0x28>
81112e6c:	d0a01f04 	addi	r2,gp,-32644
}
81112e70:	e037883a 	mov	sp,fp
81112e74:	dfc00117 	ldw	ra,4(sp)
81112e78:	df000017 	ldw	fp,0(sp)
81112e7c:	dec00204 	addi	sp,sp,8
81112e80:	f800283a 	ret

81112e84 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
81112e84:	deffed04 	addi	sp,sp,-76
81112e88:	dfc01215 	stw	ra,72(sp)
81112e8c:	df001115 	stw	fp,68(sp)
81112e90:	df001104 	addi	fp,sp,68
81112e94:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81112e98:	e0bfff17 	ldw	r2,-4(fp)
81112e9c:	10000616 	blt	r2,zero,81112eb8 <isatty+0x34>
81112ea0:	e0bfff17 	ldw	r2,-4(fp)
81112ea4:	10c00324 	muli	r3,r2,12
81112ea8:	00a044b4 	movhi	r2,33042
81112eac:	10a83904 	addi	r2,r2,-24348
81112eb0:	1885883a 	add	r2,r3,r2
81112eb4:	00000106 	br	81112ebc <isatty+0x38>
81112eb8:	0005883a 	mov	r2,zero
81112ebc:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
81112ec0:	e0bfef17 	ldw	r2,-68(fp)
81112ec4:	10000e26 	beq	r2,zero,81112f00 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
81112ec8:	e0bfef17 	ldw	r2,-68(fp)
81112ecc:	10800017 	ldw	r2,0(r2)
81112ed0:	10800817 	ldw	r2,32(r2)
81112ed4:	1000021e 	bne	r2,zero,81112ee0 <isatty+0x5c>
    {
      return 1;
81112ed8:	00800044 	movi	r2,1
81112edc:	00000d06 	br	81112f14 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
81112ee0:	e0bff004 	addi	r2,fp,-64
81112ee4:	100b883a 	mov	r5,r2
81112ee8:	e13fff17 	ldw	r4,-4(fp)
81112eec:	1112d980 	call	81112d98 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
81112ef0:	e0bff117 	ldw	r2,-60(fp)
81112ef4:	10880020 	cmpeqi	r2,r2,8192
81112ef8:	10803fcc 	andi	r2,r2,255
81112efc:	00000506 	br	81112f14 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
81112f00:	1112e480 	call	81112e48 <alt_get_errno>
81112f04:	1007883a 	mov	r3,r2
81112f08:	00801444 	movi	r2,81
81112f0c:	18800015 	stw	r2,0(r3)
    return 0;
81112f10:	0005883a 	mov	r2,zero
  }
}
81112f14:	e037883a 	mov	sp,fp
81112f18:	dfc00117 	ldw	ra,4(sp)
81112f1c:	df000017 	ldw	fp,0(sp)
81112f20:	dec00204 	addi	sp,sp,8
81112f24:	f800283a 	ret

81112f28 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81112f28:	defffe04 	addi	sp,sp,-8
81112f2c:	dfc00115 	stw	ra,4(sp)
81112f30:	df000015 	stw	fp,0(sp)
81112f34:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81112f38:	d0a00b17 	ldw	r2,-32724(gp)
81112f3c:	10000326 	beq	r2,zero,81112f4c <alt_get_errno+0x24>
81112f40:	d0a00b17 	ldw	r2,-32724(gp)
81112f44:	103ee83a 	callr	r2
81112f48:	00000106 	br	81112f50 <alt_get_errno+0x28>
81112f4c:	d0a01f04 	addi	r2,gp,-32644
}
81112f50:	e037883a 	mov	sp,fp
81112f54:	dfc00117 	ldw	ra,4(sp)
81112f58:	df000017 	ldw	fp,0(sp)
81112f5c:	dec00204 	addi	sp,sp,8
81112f60:	f800283a 	ret

81112f64 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
81112f64:	defff904 	addi	sp,sp,-28
81112f68:	dfc00615 	stw	ra,24(sp)
81112f6c:	df000515 	stw	fp,20(sp)
81112f70:	df000504 	addi	fp,sp,20
81112f74:	e13ffd15 	stw	r4,-12(fp)
81112f78:	e17ffe15 	stw	r5,-8(fp)
81112f7c:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
81112f80:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81112f84:	e0bffd17 	ldw	r2,-12(fp)
81112f88:	10000616 	blt	r2,zero,81112fa4 <lseek+0x40>
81112f8c:	e0bffd17 	ldw	r2,-12(fp)
81112f90:	10c00324 	muli	r3,r2,12
81112f94:	00a044b4 	movhi	r2,33042
81112f98:	10a83904 	addi	r2,r2,-24348
81112f9c:	1885883a 	add	r2,r3,r2
81112fa0:	00000106 	br	81112fa8 <lseek+0x44>
81112fa4:	0005883a 	mov	r2,zero
81112fa8:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
81112fac:	e0bffc17 	ldw	r2,-16(fp)
81112fb0:	10001026 	beq	r2,zero,81112ff4 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
81112fb4:	e0bffc17 	ldw	r2,-16(fp)
81112fb8:	10800017 	ldw	r2,0(r2)
81112fbc:	10800717 	ldw	r2,28(r2)
81112fc0:	10000926 	beq	r2,zero,81112fe8 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
81112fc4:	e0bffc17 	ldw	r2,-16(fp)
81112fc8:	10800017 	ldw	r2,0(r2)
81112fcc:	10800717 	ldw	r2,28(r2)
81112fd0:	e1bfff17 	ldw	r6,-4(fp)
81112fd4:	e17ffe17 	ldw	r5,-8(fp)
81112fd8:	e13ffc17 	ldw	r4,-16(fp)
81112fdc:	103ee83a 	callr	r2
81112fe0:	e0bffb15 	stw	r2,-20(fp)
81112fe4:	00000506 	br	81112ffc <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
81112fe8:	00bfde84 	movi	r2,-134
81112fec:	e0bffb15 	stw	r2,-20(fp)
81112ff0:	00000206 	br	81112ffc <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
81112ff4:	00bfebc4 	movi	r2,-81
81112ff8:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
81112ffc:	e0bffb17 	ldw	r2,-20(fp)
81113000:	1000070e 	bge	r2,zero,81113020 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
81113004:	1112f280 	call	81112f28 <alt_get_errno>
81113008:	1007883a 	mov	r3,r2
8111300c:	e0bffb17 	ldw	r2,-20(fp)
81113010:	0085c83a 	sub	r2,zero,r2
81113014:	18800015 	stw	r2,0(r3)
    rc = -1;
81113018:	00bfffc4 	movi	r2,-1
8111301c:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
81113020:	e0bffb17 	ldw	r2,-20(fp)
}
81113024:	e037883a 	mov	sp,fp
81113028:	dfc00117 	ldw	ra,4(sp)
8111302c:	df000017 	ldw	fp,0(sp)
81113030:	dec00204 	addi	sp,sp,8
81113034:	f800283a 	ret

81113038 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
81113038:	defffd04 	addi	sp,sp,-12
8111303c:	dfc00215 	stw	ra,8(sp)
81113040:	df000115 	stw	fp,4(sp)
81113044:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
81113048:	0009883a 	mov	r4,zero
8111304c:	11136840 	call	81113684 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
81113050:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
81113054:	11136bc0 	call	811136bc <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
81113058:	01a044b4 	movhi	r6,33042
8111305c:	31a56904 	addi	r6,r6,-27228
81113060:	016044b4 	movhi	r5,33042
81113064:	29656904 	addi	r5,r5,-27228
81113068:	012044b4 	movhi	r4,33042
8111306c:	21256904 	addi	r4,r4,-27228
81113070:	11177200 	call	81117720 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
81113074:	111726c0 	call	8111726c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
81113078:	01204474 	movhi	r4,33041
8111307c:	211cb304 	addi	r4,r4,29388
81113080:	1117ec40 	call	81117ec4 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
81113084:	d0a02017 	ldw	r2,-32640(gp)
81113088:	d0e02117 	ldw	r3,-32636(gp)
8111308c:	d1202217 	ldw	r4,-32632(gp)
81113090:	200d883a 	mov	r6,r4
81113094:	180b883a 	mov	r5,r3
81113098:	1009883a 	mov	r4,r2
8111309c:	1103a100 	call	81103a10 <main>
811130a0:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
811130a4:	01000044 	movi	r4,1
811130a8:	1112c400 	call	81112c40 <close>
  exit (result);
811130ac:	e13fff17 	ldw	r4,-4(fp)
811130b0:	1117ed80 	call	81117ed8 <exit>

811130b4 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
811130b4:	defffe04 	addi	sp,sp,-8
811130b8:	df000115 	stw	fp,4(sp)
811130bc:	df000104 	addi	fp,sp,4
811130c0:	e13fff15 	stw	r4,-4(fp)
}
811130c4:	0001883a 	nop
811130c8:	e037883a 	mov	sp,fp
811130cc:	df000017 	ldw	fp,0(sp)
811130d0:	dec00104 	addi	sp,sp,4
811130d4:	f800283a 	ret

811130d8 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
811130d8:	defffe04 	addi	sp,sp,-8
811130dc:	df000115 	stw	fp,4(sp)
811130e0:	df000104 	addi	fp,sp,4
811130e4:	e13fff15 	stw	r4,-4(fp)
}
811130e8:	0001883a 	nop
811130ec:	e037883a 	mov	sp,fp
811130f0:	df000017 	ldw	fp,0(sp)
811130f4:	dec00104 	addi	sp,sp,4
811130f8:	f800283a 	ret

811130fc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811130fc:	defffe04 	addi	sp,sp,-8
81113100:	dfc00115 	stw	ra,4(sp)
81113104:	df000015 	stw	fp,0(sp)
81113108:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111310c:	d0a00b17 	ldw	r2,-32724(gp)
81113110:	10000326 	beq	r2,zero,81113120 <alt_get_errno+0x24>
81113114:	d0a00b17 	ldw	r2,-32724(gp)
81113118:	103ee83a 	callr	r2
8111311c:	00000106 	br	81113124 <alt_get_errno+0x28>
81113120:	d0a01f04 	addi	r2,gp,-32644
}
81113124:	e037883a 	mov	sp,fp
81113128:	dfc00117 	ldw	ra,4(sp)
8111312c:	df000017 	ldw	fp,0(sp)
81113130:	dec00204 	addi	sp,sp,8
81113134:	f800283a 	ret

81113138 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
81113138:	defff904 	addi	sp,sp,-28
8111313c:	dfc00615 	stw	ra,24(sp)
81113140:	df000515 	stw	fp,20(sp)
81113144:	df000504 	addi	fp,sp,20
81113148:	e13ffd15 	stw	r4,-12(fp)
8111314c:	e17ffe15 	stw	r5,-8(fp)
81113150:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81113154:	e0bffd17 	ldw	r2,-12(fp)
81113158:	10000616 	blt	r2,zero,81113174 <read+0x3c>
8111315c:	e0bffd17 	ldw	r2,-12(fp)
81113160:	10c00324 	muli	r3,r2,12
81113164:	00a044b4 	movhi	r2,33042
81113168:	10a83904 	addi	r2,r2,-24348
8111316c:	1885883a 	add	r2,r3,r2
81113170:	00000106 	br	81113178 <read+0x40>
81113174:	0005883a 	mov	r2,zero
81113178:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
8111317c:	e0bffb17 	ldw	r2,-20(fp)
81113180:	10002226 	beq	r2,zero,8111320c <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
81113184:	e0bffb17 	ldw	r2,-20(fp)
81113188:	10800217 	ldw	r2,8(r2)
8111318c:	108000cc 	andi	r2,r2,3
81113190:	10800060 	cmpeqi	r2,r2,1
81113194:	1000181e 	bne	r2,zero,811131f8 <read+0xc0>
        (fd->dev->read))
81113198:	e0bffb17 	ldw	r2,-20(fp)
8111319c:	10800017 	ldw	r2,0(r2)
811131a0:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
811131a4:	10001426 	beq	r2,zero,811131f8 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
811131a8:	e0bffb17 	ldw	r2,-20(fp)
811131ac:	10800017 	ldw	r2,0(r2)
811131b0:	10800517 	ldw	r2,20(r2)
811131b4:	e0ffff17 	ldw	r3,-4(fp)
811131b8:	180d883a 	mov	r6,r3
811131bc:	e17ffe17 	ldw	r5,-8(fp)
811131c0:	e13ffb17 	ldw	r4,-20(fp)
811131c4:	103ee83a 	callr	r2
811131c8:	e0bffc15 	stw	r2,-16(fp)
811131cc:	e0bffc17 	ldw	r2,-16(fp)
811131d0:	1000070e 	bge	r2,zero,811131f0 <read+0xb8>
        {
          ALT_ERRNO = -rval;
811131d4:	11130fc0 	call	811130fc <alt_get_errno>
811131d8:	1007883a 	mov	r3,r2
811131dc:	e0bffc17 	ldw	r2,-16(fp)
811131e0:	0085c83a 	sub	r2,zero,r2
811131e4:	18800015 	stw	r2,0(r3)
          return -1;
811131e8:	00bfffc4 	movi	r2,-1
811131ec:	00000c06 	br	81113220 <read+0xe8>
        }
        return rval;
811131f0:	e0bffc17 	ldw	r2,-16(fp)
811131f4:	00000a06 	br	81113220 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
811131f8:	11130fc0 	call	811130fc <alt_get_errno>
811131fc:	1007883a 	mov	r3,r2
81113200:	00800344 	movi	r2,13
81113204:	18800015 	stw	r2,0(r3)
81113208:	00000406 	br	8111321c <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
8111320c:	11130fc0 	call	811130fc <alt_get_errno>
81113210:	1007883a 	mov	r3,r2
81113214:	00801444 	movi	r2,81
81113218:	18800015 	stw	r2,0(r3)
  }
  return -1;
8111321c:	00bfffc4 	movi	r2,-1
}
81113220:	e037883a 	mov	sp,fp
81113224:	dfc00117 	ldw	ra,4(sp)
81113228:	df000017 	ldw	fp,0(sp)
8111322c:	dec00204 	addi	sp,sp,8
81113230:	f800283a 	ret

81113234 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
81113234:	defffe04 	addi	sp,sp,-8
81113238:	df000115 	stw	fp,4(sp)
8111323c:	df000104 	addi	fp,sp,4
81113240:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
81113244:	e0bfff17 	ldw	r2,-4(fp)
81113248:	108000d0 	cmplti	r2,r2,3
8111324c:	10000d1e 	bne	r2,zero,81113284 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
81113250:	00a044b4 	movhi	r2,33042
81113254:	10a83904 	addi	r2,r2,-24348
81113258:	e0ffff17 	ldw	r3,-4(fp)
8111325c:	18c00324 	muli	r3,r3,12
81113260:	10c5883a 	add	r2,r2,r3
81113264:	10800204 	addi	r2,r2,8
81113268:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
8111326c:	00a044b4 	movhi	r2,33042
81113270:	10a83904 	addi	r2,r2,-24348
81113274:	e0ffff17 	ldw	r3,-4(fp)
81113278:	18c00324 	muli	r3,r3,12
8111327c:	10c5883a 	add	r2,r2,r3
81113280:	10000015 	stw	zero,0(r2)
  }
}
81113284:	0001883a 	nop
81113288:	e037883a 	mov	sp,fp
8111328c:	df000017 	ldw	fp,0(sp)
81113290:	dec00104 	addi	sp,sp,4
81113294:	f800283a 	ret

81113298 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
81113298:	defff904 	addi	sp,sp,-28
8111329c:	df000615 	stw	fp,24(sp)
811132a0:	df000604 	addi	fp,sp,24
811132a4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811132a8:	0005303a 	rdctl	r2,status
811132ac:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811132b0:	e0fffe17 	ldw	r3,-8(fp)
811132b4:	00bfff84 	movi	r2,-2
811132b8:	1884703a 	and	r2,r3,r2
811132bc:	1001703a 	wrctl	status,r2
  
  return context;
811132c0:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
811132c4:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
811132c8:	d0a00c17 	ldw	r2,-32720(gp)
811132cc:	10c000c4 	addi	r3,r2,3
811132d0:	00bfff04 	movi	r2,-4
811132d4:	1884703a 	and	r2,r3,r2
811132d8:	d0a00c15 	stw	r2,-32720(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
811132dc:	d0e00c17 	ldw	r3,-32720(gp)
811132e0:	e0bfff17 	ldw	r2,-4(fp)
811132e4:	1887883a 	add	r3,r3,r2
811132e8:	00a04834 	movhi	r2,33056
811132ec:	10a80004 	addi	r2,r2,-24576
811132f0:	10c0062e 	bgeu	r2,r3,8111330c <sbrk+0x74>
811132f4:	e0bffb17 	ldw	r2,-20(fp)
811132f8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811132fc:	e0bffa17 	ldw	r2,-24(fp)
81113300:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
81113304:	00bfffc4 	movi	r2,-1
81113308:	00000b06 	br	81113338 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
8111330c:	d0a00c17 	ldw	r2,-32720(gp)
81113310:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
81113314:	d0e00c17 	ldw	r3,-32720(gp)
81113318:	e0bfff17 	ldw	r2,-4(fp)
8111331c:	1885883a 	add	r2,r3,r2
81113320:	d0a00c15 	stw	r2,-32720(gp)
81113324:	e0bffb17 	ldw	r2,-20(fp)
81113328:	e0bffc15 	stw	r2,-16(fp)
8111332c:	e0bffc17 	ldw	r2,-16(fp)
81113330:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
81113334:	e0bffd17 	ldw	r2,-12(fp)
} 
81113338:	e037883a 	mov	sp,fp
8111333c:	df000017 	ldw	fp,0(sp)
81113340:	dec00104 	addi	sp,sp,4
81113344:	f800283a 	ret

81113348 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
81113348:	defffa04 	addi	sp,sp,-24
8111334c:	df000515 	stw	fp,20(sp)
81113350:	df000504 	addi	fp,sp,20
81113354:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81113358:	0005303a 	rdctl	r2,status
8111335c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81113360:	e0fffc17 	ldw	r3,-16(fp)
81113364:	00bfff84 	movi	r2,-2
81113368:	1884703a 	and	r2,r3,r2
8111336c:	1001703a 	wrctl	status,r2
  
  return context;
81113370:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
81113374:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
81113378:	e0bfff17 	ldw	r2,-4(fp)
8111337c:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
81113380:	e0bffd17 	ldw	r2,-12(fp)
81113384:	10800017 	ldw	r2,0(r2)
81113388:	e0fffd17 	ldw	r3,-12(fp)
8111338c:	18c00117 	ldw	r3,4(r3)
81113390:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
81113394:	e0bffd17 	ldw	r2,-12(fp)
81113398:	10800117 	ldw	r2,4(r2)
8111339c:	e0fffd17 	ldw	r3,-12(fp)
811133a0:	18c00017 	ldw	r3,0(r3)
811133a4:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
811133a8:	e0bffd17 	ldw	r2,-12(fp)
811133ac:	e0fffd17 	ldw	r3,-12(fp)
811133b0:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
811133b4:	e0bffd17 	ldw	r2,-12(fp)
811133b8:	e0fffd17 	ldw	r3,-12(fp)
811133bc:	10c00015 	stw	r3,0(r2)
811133c0:	e0bffb17 	ldw	r2,-20(fp)
811133c4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811133c8:	e0bffe17 	ldw	r2,-8(fp)
811133cc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
811133d0:	0001883a 	nop
811133d4:	e037883a 	mov	sp,fp
811133d8:	df000017 	ldw	fp,0(sp)
811133dc:	dec00104 	addi	sp,sp,4
811133e0:	f800283a 	ret

811133e4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
811133e4:	defffb04 	addi	sp,sp,-20
811133e8:	dfc00415 	stw	ra,16(sp)
811133ec:	df000315 	stw	fp,12(sp)
811133f0:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
811133f4:	d0a00d17 	ldw	r2,-32716(gp)
811133f8:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
811133fc:	d0a02417 	ldw	r2,-32624(gp)
81113400:	10800044 	addi	r2,r2,1
81113404:	d0a02415 	stw	r2,-32624(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
81113408:	00002e06 	br	811134c4 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
8111340c:	e0bffd17 	ldw	r2,-12(fp)
81113410:	10800017 	ldw	r2,0(r2)
81113414:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
81113418:	e0bffd17 	ldw	r2,-12(fp)
8111341c:	10800403 	ldbu	r2,16(r2)
81113420:	10803fcc 	andi	r2,r2,255
81113424:	10000426 	beq	r2,zero,81113438 <alt_tick+0x54>
81113428:	d0a02417 	ldw	r2,-32624(gp)
8111342c:	1000021e 	bne	r2,zero,81113438 <alt_tick+0x54>
    {
      alarm->rollover = 0;
81113430:	e0bffd17 	ldw	r2,-12(fp)
81113434:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
81113438:	e0bffd17 	ldw	r2,-12(fp)
8111343c:	10800217 	ldw	r2,8(r2)
81113440:	d0e02417 	ldw	r3,-32624(gp)
81113444:	18801d36 	bltu	r3,r2,811134bc <alt_tick+0xd8>
81113448:	e0bffd17 	ldw	r2,-12(fp)
8111344c:	10800403 	ldbu	r2,16(r2)
81113450:	10803fcc 	andi	r2,r2,255
81113454:	1000191e 	bne	r2,zero,811134bc <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
81113458:	e0bffd17 	ldw	r2,-12(fp)
8111345c:	10800317 	ldw	r2,12(r2)
81113460:	e0fffd17 	ldw	r3,-12(fp)
81113464:	18c00517 	ldw	r3,20(r3)
81113468:	1809883a 	mov	r4,r3
8111346c:	103ee83a 	callr	r2
81113470:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
81113474:	e0bfff17 	ldw	r2,-4(fp)
81113478:	1000031e 	bne	r2,zero,81113488 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
8111347c:	e13ffd17 	ldw	r4,-12(fp)
81113480:	11133480 	call	81113348 <alt_alarm_stop>
81113484:	00000d06 	br	811134bc <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
81113488:	e0bffd17 	ldw	r2,-12(fp)
8111348c:	10c00217 	ldw	r3,8(r2)
81113490:	e0bfff17 	ldw	r2,-4(fp)
81113494:	1887883a 	add	r3,r3,r2
81113498:	e0bffd17 	ldw	r2,-12(fp)
8111349c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
811134a0:	e0bffd17 	ldw	r2,-12(fp)
811134a4:	10c00217 	ldw	r3,8(r2)
811134a8:	d0a02417 	ldw	r2,-32624(gp)
811134ac:	1880032e 	bgeu	r3,r2,811134bc <alt_tick+0xd8>
        {
          alarm->rollover = 1;
811134b0:	e0bffd17 	ldw	r2,-12(fp)
811134b4:	00c00044 	movi	r3,1
811134b8:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
811134bc:	e0bffe17 	ldw	r2,-8(fp)
811134c0:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
811134c4:	e0fffd17 	ldw	r3,-12(fp)
811134c8:	d0a00d04 	addi	r2,gp,-32716
811134cc:	18bfcf1e 	bne	r3,r2,8111340c <__reset+0xfb0f340c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
811134d0:	0001883a 	nop
}
811134d4:	0001883a 	nop
811134d8:	e037883a 	mov	sp,fp
811134dc:	dfc00117 	ldw	ra,4(sp)
811134e0:	df000017 	ldw	fp,0(sp)
811134e4:	dec00204 	addi	sp,sp,8
811134e8:	f800283a 	ret

811134ec <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
811134ec:	defffd04 	addi	sp,sp,-12
811134f0:	dfc00215 	stw	ra,8(sp)
811134f4:	df000115 	stw	fp,4(sp)
811134f8:	df000104 	addi	fp,sp,4
811134fc:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
81113500:	e13fff17 	ldw	r4,-4(fp)
81113504:	111703c0 	call	8111703c <alt_busy_sleep>
}
81113508:	e037883a 	mov	sp,fp
8111350c:	dfc00117 	ldw	ra,4(sp)
81113510:	df000017 	ldw	fp,0(sp)
81113514:	dec00204 	addi	sp,sp,8
81113518:	f800283a 	ret

8111351c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111351c:	defffe04 	addi	sp,sp,-8
81113520:	dfc00115 	stw	ra,4(sp)
81113524:	df000015 	stw	fp,0(sp)
81113528:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111352c:	d0a00b17 	ldw	r2,-32724(gp)
81113530:	10000326 	beq	r2,zero,81113540 <alt_get_errno+0x24>
81113534:	d0a00b17 	ldw	r2,-32724(gp)
81113538:	103ee83a 	callr	r2
8111353c:	00000106 	br	81113544 <alt_get_errno+0x28>
81113540:	d0a01f04 	addi	r2,gp,-32644
}
81113544:	e037883a 	mov	sp,fp
81113548:	dfc00117 	ldw	ra,4(sp)
8111354c:	df000017 	ldw	fp,0(sp)
81113550:	dec00204 	addi	sp,sp,8
81113554:	f800283a 	ret

81113558 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
81113558:	defff904 	addi	sp,sp,-28
8111355c:	dfc00615 	stw	ra,24(sp)
81113560:	df000515 	stw	fp,20(sp)
81113564:	df000504 	addi	fp,sp,20
81113568:	e13ffd15 	stw	r4,-12(fp)
8111356c:	e17ffe15 	stw	r5,-8(fp)
81113570:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81113574:	e0bffd17 	ldw	r2,-12(fp)
81113578:	10000616 	blt	r2,zero,81113594 <write+0x3c>
8111357c:	e0bffd17 	ldw	r2,-12(fp)
81113580:	10c00324 	muli	r3,r2,12
81113584:	00a044b4 	movhi	r2,33042
81113588:	10a83904 	addi	r2,r2,-24348
8111358c:	1885883a 	add	r2,r3,r2
81113590:	00000106 	br	81113598 <write+0x40>
81113594:	0005883a 	mov	r2,zero
81113598:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
8111359c:	e0bffb17 	ldw	r2,-20(fp)
811135a0:	10002126 	beq	r2,zero,81113628 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
811135a4:	e0bffb17 	ldw	r2,-20(fp)
811135a8:	10800217 	ldw	r2,8(r2)
811135ac:	108000cc 	andi	r2,r2,3
811135b0:	10001826 	beq	r2,zero,81113614 <write+0xbc>
811135b4:	e0bffb17 	ldw	r2,-20(fp)
811135b8:	10800017 	ldw	r2,0(r2)
811135bc:	10800617 	ldw	r2,24(r2)
811135c0:	10001426 	beq	r2,zero,81113614 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
811135c4:	e0bffb17 	ldw	r2,-20(fp)
811135c8:	10800017 	ldw	r2,0(r2)
811135cc:	10800617 	ldw	r2,24(r2)
811135d0:	e0ffff17 	ldw	r3,-4(fp)
811135d4:	180d883a 	mov	r6,r3
811135d8:	e17ffe17 	ldw	r5,-8(fp)
811135dc:	e13ffb17 	ldw	r4,-20(fp)
811135e0:	103ee83a 	callr	r2
811135e4:	e0bffc15 	stw	r2,-16(fp)
811135e8:	e0bffc17 	ldw	r2,-16(fp)
811135ec:	1000070e 	bge	r2,zero,8111360c <write+0xb4>
      {
        ALT_ERRNO = -rval;
811135f0:	111351c0 	call	8111351c <alt_get_errno>
811135f4:	1007883a 	mov	r3,r2
811135f8:	e0bffc17 	ldw	r2,-16(fp)
811135fc:	0085c83a 	sub	r2,zero,r2
81113600:	18800015 	stw	r2,0(r3)
        return -1;
81113604:	00bfffc4 	movi	r2,-1
81113608:	00000c06 	br	8111363c <write+0xe4>
      }
      return rval;
8111360c:	e0bffc17 	ldw	r2,-16(fp)
81113610:	00000a06 	br	8111363c <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
81113614:	111351c0 	call	8111351c <alt_get_errno>
81113618:	1007883a 	mov	r3,r2
8111361c:	00800344 	movi	r2,13
81113620:	18800015 	stw	r2,0(r3)
81113624:	00000406 	br	81113638 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
81113628:	111351c0 	call	8111351c <alt_get_errno>
8111362c:	1007883a 	mov	r3,r2
81113630:	00801444 	movi	r2,81
81113634:	18800015 	stw	r2,0(r3)
  }
  return -1;
81113638:	00bfffc4 	movi	r2,-1
}
8111363c:	e037883a 	mov	sp,fp
81113640:	dfc00117 	ldw	ra,4(sp)
81113644:	df000017 	ldw	fp,0(sp)
81113648:	dec00204 	addi	sp,sp,8
8111364c:	f800283a 	ret

81113650 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
81113650:	defffd04 	addi	sp,sp,-12
81113654:	dfc00215 	stw	ra,8(sp)
81113658:	df000115 	stw	fp,4(sp)
8111365c:	df000104 	addi	fp,sp,4
81113660:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
81113664:	d1600804 	addi	r5,gp,-32736
81113668:	e13fff17 	ldw	r4,-4(fp)
8111366c:	11171c80 	call	811171c8 <alt_dev_llist_insert>
}
81113670:	e037883a 	mov	sp,fp
81113674:	dfc00117 	ldw	ra,4(sp)
81113678:	df000017 	ldw	fp,0(sp)
8111367c:	dec00204 	addi	sp,sp,8
81113680:	f800283a 	ret

81113684 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
81113684:	defffd04 	addi	sp,sp,-12
81113688:	dfc00215 	stw	ra,8(sp)
8111368c:	df000115 	stw	fp,4(sp)
81113690:	df000104 	addi	fp,sp,4
81113694:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
81113698:	1117c580 	call	81117c58 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
8111369c:	00800044 	movi	r2,1
811136a0:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
811136a4:	0001883a 	nop
811136a8:	e037883a 	mov	sp,fp
811136ac:	dfc00117 	ldw	ra,4(sp)
811136b0:	df000017 	ldw	fp,0(sp)
811136b4:	dec00204 	addi	sp,sp,8
811136b8:	f800283a 	ret

811136bc <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
811136bc:	defffe04 	addi	sp,sp,-8
811136c0:	dfc00115 	stw	ra,4(sp)
811136c4:	df000015 	stw	fp,0(sp)
811136c8:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
811136cc:	01c0fa04 	movi	r7,1000
811136d0:	018000c4 	movi	r6,3
811136d4:	000b883a 	mov	r5,zero
811136d8:	01200034 	movhi	r4,32768
811136dc:	21000804 	addi	r4,r4,32
811136e0:	11150180 	call	81115018 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
811136e4:	01800084 	movi	r6,2
811136e8:	000b883a 	mov	r5,zero
811136ec:	012044b4 	movhi	r4,33042
811136f0:	2128a304 	addi	r4,r4,-23924
811136f4:	11139080 	call	81113908 <altera_avalon_jtag_uart_init>
811136f8:	012044b4 	movhi	r4,33042
811136fc:	21289904 	addi	r4,r4,-23964
81113700:	11136500 	call	81113650 <alt_dev_reg>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_RX, sgdma_rx);
81113704:	01800044 	movi	r6,1
81113708:	000b883a 	mov	r5,zero
8111370c:	012044b4 	movhi	r4,33042
81113710:	212cb104 	addi	r4,r4,-19772
81113714:	1114ef80 	call	81114ef8 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_TX, sgdma_tx);
81113718:	000d883a 	mov	r6,zero
8111371c:	000b883a 	mov	r5,zero
81113720:	012044b4 	movhi	r4,33042
81113724:	212cbd04 	addi	r4,r4,-19724
81113728:	1114ef80 	call	81114ef8 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
8111372c:	0001883a 	nop
    ALTERA_ETH_TSE_INIT ( TSE_MAC, tse_mac);
81113730:	0001883a 	nop
    ALTERA_MSGDMA_INIT ( DMA_M1_M2, dma_M1_M2);
81113734:	00a044b4 	movhi	r2,33042
81113738:	10acc904 	addi	r2,r2,-19676
8111373c:	10c00717 	ldw	r3,28(r2)
81113740:	00a044b4 	movhi	r2,33042
81113744:	10acc904 	addi	r2,r2,-19676
81113748:	10800817 	ldw	r2,32(r2)
8111374c:	100d883a 	mov	r6,r2
81113750:	180b883a 	mov	r5,r3
81113754:	012044b4 	movhi	r4,33042
81113758:	212cc904 	addi	r4,r4,-19676
8111375c:	1116c600 	call	81116c60 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_M2_M1, dma_M2_M1);
81113760:	00a044b4 	movhi	r2,33042
81113764:	10ace104 	addi	r2,r2,-19580
81113768:	10c00717 	ldw	r3,28(r2)
8111376c:	00a044b4 	movhi	r2,33042
81113770:	10ace104 	addi	r2,r2,-19580
81113774:	10800817 	ldw	r2,32(r2)
81113778:	100d883a 	mov	r6,r2
8111377c:	180b883a 	mov	r5,r3
81113780:	012044b4 	movhi	r4,33042
81113784:	212ce104 	addi	r4,r4,-19580
81113788:	1116c600 	call	81116c60 <alt_msgdma_init>
}
8111378c:	0001883a 	nop
81113790:	e037883a 	mov	sp,fp
81113794:	dfc00117 	ldw	ra,4(sp)
81113798:	df000017 	ldw	fp,0(sp)
8111379c:	dec00204 	addi	sp,sp,8
811137a0:	f800283a 	ret

811137a4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
811137a4:	defffa04 	addi	sp,sp,-24
811137a8:	dfc00515 	stw	ra,20(sp)
811137ac:	df000415 	stw	fp,16(sp)
811137b0:	df000404 	addi	fp,sp,16
811137b4:	e13ffd15 	stw	r4,-12(fp)
811137b8:	e17ffe15 	stw	r5,-8(fp)
811137bc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
811137c0:	e0bffd17 	ldw	r2,-12(fp)
811137c4:	10800017 	ldw	r2,0(r2)
811137c8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
811137cc:	e0bffc17 	ldw	r2,-16(fp)
811137d0:	10c00a04 	addi	r3,r2,40
811137d4:	e0bffd17 	ldw	r2,-12(fp)
811137d8:	10800217 	ldw	r2,8(r2)
811137dc:	100f883a 	mov	r7,r2
811137e0:	e1bfff17 	ldw	r6,-4(fp)
811137e4:	e17ffe17 	ldw	r5,-8(fp)
811137e8:	1809883a 	mov	r4,r3
811137ec:	1113dcc0 	call	81113dcc <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
811137f0:	e037883a 	mov	sp,fp
811137f4:	dfc00117 	ldw	ra,4(sp)
811137f8:	df000017 	ldw	fp,0(sp)
811137fc:	dec00204 	addi	sp,sp,8
81113800:	f800283a 	ret

81113804 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
81113804:	defffa04 	addi	sp,sp,-24
81113808:	dfc00515 	stw	ra,20(sp)
8111380c:	df000415 	stw	fp,16(sp)
81113810:	df000404 	addi	fp,sp,16
81113814:	e13ffd15 	stw	r4,-12(fp)
81113818:	e17ffe15 	stw	r5,-8(fp)
8111381c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81113820:	e0bffd17 	ldw	r2,-12(fp)
81113824:	10800017 	ldw	r2,0(r2)
81113828:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
8111382c:	e0bffc17 	ldw	r2,-16(fp)
81113830:	10c00a04 	addi	r3,r2,40
81113834:	e0bffd17 	ldw	r2,-12(fp)
81113838:	10800217 	ldw	r2,8(r2)
8111383c:	100f883a 	mov	r7,r2
81113840:	e1bfff17 	ldw	r6,-4(fp)
81113844:	e17ffe17 	ldw	r5,-8(fp)
81113848:	1809883a 	mov	r4,r3
8111384c:	1113fe80 	call	81113fe8 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
81113850:	e037883a 	mov	sp,fp
81113854:	dfc00117 	ldw	ra,4(sp)
81113858:	df000017 	ldw	fp,0(sp)
8111385c:	dec00204 	addi	sp,sp,8
81113860:	f800283a 	ret

81113864 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
81113864:	defffc04 	addi	sp,sp,-16
81113868:	dfc00315 	stw	ra,12(sp)
8111386c:	df000215 	stw	fp,8(sp)
81113870:	df000204 	addi	fp,sp,8
81113874:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81113878:	e0bfff17 	ldw	r2,-4(fp)
8111387c:	10800017 	ldw	r2,0(r2)
81113880:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
81113884:	e0bffe17 	ldw	r2,-8(fp)
81113888:	10c00a04 	addi	r3,r2,40
8111388c:	e0bfff17 	ldw	r2,-4(fp)
81113890:	10800217 	ldw	r2,8(r2)
81113894:	100b883a 	mov	r5,r2
81113898:	1809883a 	mov	r4,r3
8111389c:	1113c740 	call	81113c74 <altera_avalon_jtag_uart_close>
}
811138a0:	e037883a 	mov	sp,fp
811138a4:	dfc00117 	ldw	ra,4(sp)
811138a8:	df000017 	ldw	fp,0(sp)
811138ac:	dec00204 	addi	sp,sp,8
811138b0:	f800283a 	ret

811138b4 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
811138b4:	defffa04 	addi	sp,sp,-24
811138b8:	dfc00515 	stw	ra,20(sp)
811138bc:	df000415 	stw	fp,16(sp)
811138c0:	df000404 	addi	fp,sp,16
811138c4:	e13ffd15 	stw	r4,-12(fp)
811138c8:	e17ffe15 	stw	r5,-8(fp)
811138cc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
811138d0:	e0bffd17 	ldw	r2,-12(fp)
811138d4:	10800017 	ldw	r2,0(r2)
811138d8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
811138dc:	e0bffc17 	ldw	r2,-16(fp)
811138e0:	10800a04 	addi	r2,r2,40
811138e4:	e1bfff17 	ldw	r6,-4(fp)
811138e8:	e17ffe17 	ldw	r5,-8(fp)
811138ec:	1009883a 	mov	r4,r2
811138f0:	1113cdc0 	call	81113cdc <altera_avalon_jtag_uart_ioctl>
}
811138f4:	e037883a 	mov	sp,fp
811138f8:	dfc00117 	ldw	ra,4(sp)
811138fc:	df000017 	ldw	fp,0(sp)
81113900:	dec00204 	addi	sp,sp,8
81113904:	f800283a 	ret

81113908 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
81113908:	defffa04 	addi	sp,sp,-24
8111390c:	dfc00515 	stw	ra,20(sp)
81113910:	df000415 	stw	fp,16(sp)
81113914:	df000404 	addi	fp,sp,16
81113918:	e13ffd15 	stw	r4,-12(fp)
8111391c:	e17ffe15 	stw	r5,-8(fp)
81113920:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81113924:	e0bffd17 	ldw	r2,-12(fp)
81113928:	00c00044 	movi	r3,1
8111392c:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
81113930:	e0bffd17 	ldw	r2,-12(fp)
81113934:	10800017 	ldw	r2,0(r2)
81113938:	10800104 	addi	r2,r2,4
8111393c:	1007883a 	mov	r3,r2
81113940:	e0bffd17 	ldw	r2,-12(fp)
81113944:	10800817 	ldw	r2,32(r2)
81113948:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
8111394c:	e0bffe17 	ldw	r2,-8(fp)
81113950:	e0ffff17 	ldw	r3,-4(fp)
81113954:	d8000015 	stw	zero,0(sp)
81113958:	e1fffd17 	ldw	r7,-12(fp)
8111395c:	01a04474 	movhi	r6,33041
81113960:	318e7204 	addi	r6,r6,14792
81113964:	180b883a 	mov	r5,r3
81113968:	1009883a 	mov	r4,r2
8111396c:	11173bc0 	call	811173bc <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
81113970:	e0bffd17 	ldw	r2,-12(fp)
81113974:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
81113978:	e0bffd17 	ldw	r2,-12(fp)
8111397c:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81113980:	d0e02317 	ldw	r3,-32628(gp)
81113984:	e1fffd17 	ldw	r7,-12(fp)
81113988:	01a04474 	movhi	r6,33041
8111398c:	318ef504 	addi	r6,r6,15316
81113990:	180b883a 	mov	r5,r3
81113994:	1009883a 	mov	r4,r2
81113998:	1116f100 	call	81116f10 <alt_alarm_start>
8111399c:	1000040e 	bge	r2,zero,811139b0 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
811139a0:	e0fffd17 	ldw	r3,-12(fp)
811139a4:	00a00034 	movhi	r2,32768
811139a8:	10bfffc4 	addi	r2,r2,-1
811139ac:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
811139b0:	0001883a 	nop
811139b4:	e037883a 	mov	sp,fp
811139b8:	dfc00117 	ldw	ra,4(sp)
811139bc:	df000017 	ldw	fp,0(sp)
811139c0:	dec00204 	addi	sp,sp,8
811139c4:	f800283a 	ret

811139c8 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
811139c8:	defff804 	addi	sp,sp,-32
811139cc:	df000715 	stw	fp,28(sp)
811139d0:	df000704 	addi	fp,sp,28
811139d4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
811139d8:	e0bfff17 	ldw	r2,-4(fp)
811139dc:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
811139e0:	e0bffb17 	ldw	r2,-20(fp)
811139e4:	10800017 	ldw	r2,0(r2)
811139e8:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811139ec:	e0bffc17 	ldw	r2,-16(fp)
811139f0:	10800104 	addi	r2,r2,4
811139f4:	10800037 	ldwio	r2,0(r2)
811139f8:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
811139fc:	e0bffd17 	ldw	r2,-12(fp)
81113a00:	1080c00c 	andi	r2,r2,768
81113a04:	10006d26 	beq	r2,zero,81113bbc <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
81113a08:	e0bffd17 	ldw	r2,-12(fp)
81113a0c:	1080400c 	andi	r2,r2,256
81113a10:	10003526 	beq	r2,zero,81113ae8 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
81113a14:	00800074 	movhi	r2,1
81113a18:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81113a1c:	e0bffb17 	ldw	r2,-20(fp)
81113a20:	10800a17 	ldw	r2,40(r2)
81113a24:	10800044 	addi	r2,r2,1
81113a28:	1081ffcc 	andi	r2,r2,2047
81113a2c:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
81113a30:	e0bffb17 	ldw	r2,-20(fp)
81113a34:	10c00b17 	ldw	r3,44(r2)
81113a38:	e0bffe17 	ldw	r2,-8(fp)
81113a3c:	18801526 	beq	r3,r2,81113a94 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
81113a40:	e0bffc17 	ldw	r2,-16(fp)
81113a44:	10800037 	ldwio	r2,0(r2)
81113a48:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
81113a4c:	e0bff917 	ldw	r2,-28(fp)
81113a50:	10a0000c 	andi	r2,r2,32768
81113a54:	10001126 	beq	r2,zero,81113a9c <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
81113a58:	e0bffb17 	ldw	r2,-20(fp)
81113a5c:	10800a17 	ldw	r2,40(r2)
81113a60:	e0fff917 	ldw	r3,-28(fp)
81113a64:	1809883a 	mov	r4,r3
81113a68:	e0fffb17 	ldw	r3,-20(fp)
81113a6c:	1885883a 	add	r2,r3,r2
81113a70:	10800e04 	addi	r2,r2,56
81113a74:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81113a78:	e0bffb17 	ldw	r2,-20(fp)
81113a7c:	10800a17 	ldw	r2,40(r2)
81113a80:	10800044 	addi	r2,r2,1
81113a84:	10c1ffcc 	andi	r3,r2,2047
81113a88:	e0bffb17 	ldw	r2,-20(fp)
81113a8c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
81113a90:	003fe206 	br	81113a1c <__reset+0xfb0f3a1c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
81113a94:	0001883a 	nop
81113a98:	00000106 	br	81113aa0 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
81113a9c:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
81113aa0:	e0bff917 	ldw	r2,-28(fp)
81113aa4:	10bfffec 	andhi	r2,r2,65535
81113aa8:	10000f26 	beq	r2,zero,81113ae8 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81113aac:	e0bffb17 	ldw	r2,-20(fp)
81113ab0:	10c00817 	ldw	r3,32(r2)
81113ab4:	00bfff84 	movi	r2,-2
81113ab8:	1886703a 	and	r3,r3,r2
81113abc:	e0bffb17 	ldw	r2,-20(fp)
81113ac0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
81113ac4:	e0bffc17 	ldw	r2,-16(fp)
81113ac8:	10800104 	addi	r2,r2,4
81113acc:	1007883a 	mov	r3,r2
81113ad0:	e0bffb17 	ldw	r2,-20(fp)
81113ad4:	10800817 	ldw	r2,32(r2)
81113ad8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81113adc:	e0bffc17 	ldw	r2,-16(fp)
81113ae0:	10800104 	addi	r2,r2,4
81113ae4:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
81113ae8:	e0bffd17 	ldw	r2,-12(fp)
81113aec:	1080800c 	andi	r2,r2,512
81113af0:	103fbe26 	beq	r2,zero,811139ec <__reset+0xfb0f39ec>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
81113af4:	e0bffd17 	ldw	r2,-12(fp)
81113af8:	1004d43a 	srli	r2,r2,16
81113afc:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
81113b00:	00001406 	br	81113b54 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
81113b04:	e0bffc17 	ldw	r2,-16(fp)
81113b08:	e0fffb17 	ldw	r3,-20(fp)
81113b0c:	18c00d17 	ldw	r3,52(r3)
81113b10:	e13ffb17 	ldw	r4,-20(fp)
81113b14:	20c7883a 	add	r3,r4,r3
81113b18:	18c20e04 	addi	r3,r3,2104
81113b1c:	18c00003 	ldbu	r3,0(r3)
81113b20:	18c03fcc 	andi	r3,r3,255
81113b24:	18c0201c 	xori	r3,r3,128
81113b28:	18ffe004 	addi	r3,r3,-128
81113b2c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81113b30:	e0bffb17 	ldw	r2,-20(fp)
81113b34:	10800d17 	ldw	r2,52(r2)
81113b38:	10800044 	addi	r2,r2,1
81113b3c:	10c1ffcc 	andi	r3,r2,2047
81113b40:	e0bffb17 	ldw	r2,-20(fp)
81113b44:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
81113b48:	e0bffa17 	ldw	r2,-24(fp)
81113b4c:	10bfffc4 	addi	r2,r2,-1
81113b50:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
81113b54:	e0bffa17 	ldw	r2,-24(fp)
81113b58:	10000526 	beq	r2,zero,81113b70 <altera_avalon_jtag_uart_irq+0x1a8>
81113b5c:	e0bffb17 	ldw	r2,-20(fp)
81113b60:	10c00d17 	ldw	r3,52(r2)
81113b64:	e0bffb17 	ldw	r2,-20(fp)
81113b68:	10800c17 	ldw	r2,48(r2)
81113b6c:	18bfe51e 	bne	r3,r2,81113b04 <__reset+0xfb0f3b04>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
81113b70:	e0bffa17 	ldw	r2,-24(fp)
81113b74:	103f9d26 	beq	r2,zero,811139ec <__reset+0xfb0f39ec>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81113b78:	e0bffb17 	ldw	r2,-20(fp)
81113b7c:	10c00817 	ldw	r3,32(r2)
81113b80:	00bfff44 	movi	r2,-3
81113b84:	1886703a 	and	r3,r3,r2
81113b88:	e0bffb17 	ldw	r2,-20(fp)
81113b8c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81113b90:	e0bffb17 	ldw	r2,-20(fp)
81113b94:	10800017 	ldw	r2,0(r2)
81113b98:	10800104 	addi	r2,r2,4
81113b9c:	1007883a 	mov	r3,r2
81113ba0:	e0bffb17 	ldw	r2,-20(fp)
81113ba4:	10800817 	ldw	r2,32(r2)
81113ba8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81113bac:	e0bffc17 	ldw	r2,-16(fp)
81113bb0:	10800104 	addi	r2,r2,4
81113bb4:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
81113bb8:	003f8c06 	br	811139ec <__reset+0xfb0f39ec>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
81113bbc:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
81113bc0:	0001883a 	nop
81113bc4:	e037883a 	mov	sp,fp
81113bc8:	df000017 	ldw	fp,0(sp)
81113bcc:	dec00104 	addi	sp,sp,4
81113bd0:	f800283a 	ret

81113bd4 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
81113bd4:	defff804 	addi	sp,sp,-32
81113bd8:	df000715 	stw	fp,28(sp)
81113bdc:	df000704 	addi	fp,sp,28
81113be0:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
81113be4:	e0bffb17 	ldw	r2,-20(fp)
81113be8:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
81113bec:	e0bff917 	ldw	r2,-28(fp)
81113bf0:	10800017 	ldw	r2,0(r2)
81113bf4:	10800104 	addi	r2,r2,4
81113bf8:	10800037 	ldwio	r2,0(r2)
81113bfc:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
81113c00:	e0bffa17 	ldw	r2,-24(fp)
81113c04:	1081000c 	andi	r2,r2,1024
81113c08:	10000b26 	beq	r2,zero,81113c38 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
81113c0c:	e0bff917 	ldw	r2,-28(fp)
81113c10:	10800017 	ldw	r2,0(r2)
81113c14:	10800104 	addi	r2,r2,4
81113c18:	1007883a 	mov	r3,r2
81113c1c:	e0bff917 	ldw	r2,-28(fp)
81113c20:	10800817 	ldw	r2,32(r2)
81113c24:	10810014 	ori	r2,r2,1024
81113c28:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
81113c2c:	e0bff917 	ldw	r2,-28(fp)
81113c30:	10000915 	stw	zero,36(r2)
81113c34:	00000a06 	br	81113c60 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
81113c38:	e0bff917 	ldw	r2,-28(fp)
81113c3c:	10c00917 	ldw	r3,36(r2)
81113c40:	00a00034 	movhi	r2,32768
81113c44:	10bfff04 	addi	r2,r2,-4
81113c48:	10c00536 	bltu	r2,r3,81113c60 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
81113c4c:	e0bff917 	ldw	r2,-28(fp)
81113c50:	10800917 	ldw	r2,36(r2)
81113c54:	10c00044 	addi	r3,r2,1
81113c58:	e0bff917 	ldw	r2,-28(fp)
81113c5c:	10c00915 	stw	r3,36(r2)
81113c60:	d0a02317 	ldw	r2,-32628(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
81113c64:	e037883a 	mov	sp,fp
81113c68:	df000017 	ldw	fp,0(sp)
81113c6c:	dec00104 	addi	sp,sp,4
81113c70:	f800283a 	ret

81113c74 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
81113c74:	defffd04 	addi	sp,sp,-12
81113c78:	df000215 	stw	fp,8(sp)
81113c7c:	df000204 	addi	fp,sp,8
81113c80:	e13ffe15 	stw	r4,-8(fp)
81113c84:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81113c88:	00000506 	br	81113ca0 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
81113c8c:	e0bfff17 	ldw	r2,-4(fp)
81113c90:	1090000c 	andi	r2,r2,16384
81113c94:	10000226 	beq	r2,zero,81113ca0 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
81113c98:	00bffd44 	movi	r2,-11
81113c9c:	00000b06 	br	81113ccc <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81113ca0:	e0bffe17 	ldw	r2,-8(fp)
81113ca4:	10c00d17 	ldw	r3,52(r2)
81113ca8:	e0bffe17 	ldw	r2,-8(fp)
81113cac:	10800c17 	ldw	r2,48(r2)
81113cb0:	18800526 	beq	r3,r2,81113cc8 <altera_avalon_jtag_uart_close+0x54>
81113cb4:	e0bffe17 	ldw	r2,-8(fp)
81113cb8:	10c00917 	ldw	r3,36(r2)
81113cbc:	e0bffe17 	ldw	r2,-8(fp)
81113cc0:	10800117 	ldw	r2,4(r2)
81113cc4:	18bff136 	bltu	r3,r2,81113c8c <__reset+0xfb0f3c8c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
81113cc8:	0005883a 	mov	r2,zero
}
81113ccc:	e037883a 	mov	sp,fp
81113cd0:	df000017 	ldw	fp,0(sp)
81113cd4:	dec00104 	addi	sp,sp,4
81113cd8:	f800283a 	ret

81113cdc <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
81113cdc:	defffa04 	addi	sp,sp,-24
81113ce0:	df000515 	stw	fp,20(sp)
81113ce4:	df000504 	addi	fp,sp,20
81113ce8:	e13ffd15 	stw	r4,-12(fp)
81113cec:	e17ffe15 	stw	r5,-8(fp)
81113cf0:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
81113cf4:	00bff9c4 	movi	r2,-25
81113cf8:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
81113cfc:	e0bffe17 	ldw	r2,-8(fp)
81113d00:	10da8060 	cmpeqi	r3,r2,27137
81113d04:	1800031e 	bne	r3,zero,81113d14 <altera_avalon_jtag_uart_ioctl+0x38>
81113d08:	109a80a0 	cmpeqi	r2,r2,27138
81113d0c:	1000181e 	bne	r2,zero,81113d70 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
81113d10:	00002906 	br	81113db8 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
81113d14:	e0bffd17 	ldw	r2,-12(fp)
81113d18:	10c00117 	ldw	r3,4(r2)
81113d1c:	00a00034 	movhi	r2,32768
81113d20:	10bfffc4 	addi	r2,r2,-1
81113d24:	18802126 	beq	r3,r2,81113dac <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
81113d28:	e0bfff17 	ldw	r2,-4(fp)
81113d2c:	10800017 	ldw	r2,0(r2)
81113d30:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
81113d34:	e0bffc17 	ldw	r2,-16(fp)
81113d38:	10800090 	cmplti	r2,r2,2
81113d3c:	1000061e 	bne	r2,zero,81113d58 <altera_avalon_jtag_uart_ioctl+0x7c>
81113d40:	e0fffc17 	ldw	r3,-16(fp)
81113d44:	00a00034 	movhi	r2,32768
81113d48:	10bfffc4 	addi	r2,r2,-1
81113d4c:	18800226 	beq	r3,r2,81113d58 <altera_avalon_jtag_uart_ioctl+0x7c>
81113d50:	e0bffc17 	ldw	r2,-16(fp)
81113d54:	00000206 	br	81113d60 <altera_avalon_jtag_uart_ioctl+0x84>
81113d58:	00a00034 	movhi	r2,32768
81113d5c:	10bfff84 	addi	r2,r2,-2
81113d60:	e0fffd17 	ldw	r3,-12(fp)
81113d64:	18800115 	stw	r2,4(r3)
      rc = 0;
81113d68:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
81113d6c:	00000f06 	br	81113dac <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
81113d70:	e0bffd17 	ldw	r2,-12(fp)
81113d74:	10c00117 	ldw	r3,4(r2)
81113d78:	00a00034 	movhi	r2,32768
81113d7c:	10bfffc4 	addi	r2,r2,-1
81113d80:	18800c26 	beq	r3,r2,81113db4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
81113d84:	e0bffd17 	ldw	r2,-12(fp)
81113d88:	10c00917 	ldw	r3,36(r2)
81113d8c:	e0bffd17 	ldw	r2,-12(fp)
81113d90:	10800117 	ldw	r2,4(r2)
81113d94:	1885803a 	cmpltu	r2,r3,r2
81113d98:	10c03fcc 	andi	r3,r2,255
81113d9c:	e0bfff17 	ldw	r2,-4(fp)
81113da0:	10c00015 	stw	r3,0(r2)
      rc = 0;
81113da4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
81113da8:	00000206 	br	81113db4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
81113dac:	0001883a 	nop
81113db0:	00000106 	br	81113db8 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
81113db4:	0001883a 	nop

  default:
    break;
  }

  return rc;
81113db8:	e0bffb17 	ldw	r2,-20(fp)
}
81113dbc:	e037883a 	mov	sp,fp
81113dc0:	df000017 	ldw	fp,0(sp)
81113dc4:	dec00104 	addi	sp,sp,4
81113dc8:	f800283a 	ret

81113dcc <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
81113dcc:	defff304 	addi	sp,sp,-52
81113dd0:	dfc00c15 	stw	ra,48(sp)
81113dd4:	df000b15 	stw	fp,44(sp)
81113dd8:	df000b04 	addi	fp,sp,44
81113ddc:	e13ffc15 	stw	r4,-16(fp)
81113de0:	e17ffd15 	stw	r5,-12(fp)
81113de4:	e1bffe15 	stw	r6,-8(fp)
81113de8:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
81113dec:	e0bffd17 	ldw	r2,-12(fp)
81113df0:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81113df4:	00004706 	br	81113f14 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
81113df8:	e0bffc17 	ldw	r2,-16(fp)
81113dfc:	10800a17 	ldw	r2,40(r2)
81113e00:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
81113e04:	e0bffc17 	ldw	r2,-16(fp)
81113e08:	10800b17 	ldw	r2,44(r2)
81113e0c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
81113e10:	e0fff717 	ldw	r3,-36(fp)
81113e14:	e0bff817 	ldw	r2,-32(fp)
81113e18:	18800536 	bltu	r3,r2,81113e30 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
81113e1c:	e0fff717 	ldw	r3,-36(fp)
81113e20:	e0bff817 	ldw	r2,-32(fp)
81113e24:	1885c83a 	sub	r2,r3,r2
81113e28:	e0bff615 	stw	r2,-40(fp)
81113e2c:	00000406 	br	81113e40 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
81113e30:	00c20004 	movi	r3,2048
81113e34:	e0bff817 	ldw	r2,-32(fp)
81113e38:	1885c83a 	sub	r2,r3,r2
81113e3c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81113e40:	e0bff617 	ldw	r2,-40(fp)
81113e44:	10001e26 	beq	r2,zero,81113ec0 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
81113e48:	e0fffe17 	ldw	r3,-8(fp)
81113e4c:	e0bff617 	ldw	r2,-40(fp)
81113e50:	1880022e 	bgeu	r3,r2,81113e5c <altera_avalon_jtag_uart_read+0x90>
        n = space;
81113e54:	e0bffe17 	ldw	r2,-8(fp)
81113e58:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
81113e5c:	e0bffc17 	ldw	r2,-16(fp)
81113e60:	10c00e04 	addi	r3,r2,56
81113e64:	e0bff817 	ldw	r2,-32(fp)
81113e68:	1885883a 	add	r2,r3,r2
81113e6c:	e1bff617 	ldw	r6,-40(fp)
81113e70:	100b883a 	mov	r5,r2
81113e74:	e13ff517 	ldw	r4,-44(fp)
81113e78:	1106a8c0 	call	81106a8c <memcpy>
      ptr   += n;
81113e7c:	e0fff517 	ldw	r3,-44(fp)
81113e80:	e0bff617 	ldw	r2,-40(fp)
81113e84:	1885883a 	add	r2,r3,r2
81113e88:	e0bff515 	stw	r2,-44(fp)
      space -= n;
81113e8c:	e0fffe17 	ldw	r3,-8(fp)
81113e90:	e0bff617 	ldw	r2,-40(fp)
81113e94:	1885c83a 	sub	r2,r3,r2
81113e98:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81113e9c:	e0fff817 	ldw	r3,-32(fp)
81113ea0:	e0bff617 	ldw	r2,-40(fp)
81113ea4:	1885883a 	add	r2,r3,r2
81113ea8:	10c1ffcc 	andi	r3,r2,2047
81113eac:	e0bffc17 	ldw	r2,-16(fp)
81113eb0:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
81113eb4:	e0bffe17 	ldw	r2,-8(fp)
81113eb8:	00bfcf16 	blt	zero,r2,81113df8 <__reset+0xfb0f3df8>
81113ebc:	00000106 	br	81113ec4 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
81113ec0:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
81113ec4:	e0fff517 	ldw	r3,-44(fp)
81113ec8:	e0bffd17 	ldw	r2,-12(fp)
81113ecc:	1880141e 	bne	r3,r2,81113f20 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
81113ed0:	e0bfff17 	ldw	r2,-4(fp)
81113ed4:	1090000c 	andi	r2,r2,16384
81113ed8:	1000131e 	bne	r2,zero,81113f28 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
81113edc:	0001883a 	nop
81113ee0:	e0bffc17 	ldw	r2,-16(fp)
81113ee4:	10c00a17 	ldw	r3,40(r2)
81113ee8:	e0bff717 	ldw	r2,-36(fp)
81113eec:	1880051e 	bne	r3,r2,81113f04 <altera_avalon_jtag_uart_read+0x138>
81113ef0:	e0bffc17 	ldw	r2,-16(fp)
81113ef4:	10c00917 	ldw	r3,36(r2)
81113ef8:	e0bffc17 	ldw	r2,-16(fp)
81113efc:	10800117 	ldw	r2,4(r2)
81113f00:	18bff736 	bltu	r3,r2,81113ee0 <__reset+0xfb0f3ee0>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
81113f04:	e0bffc17 	ldw	r2,-16(fp)
81113f08:	10c00a17 	ldw	r3,40(r2)
81113f0c:	e0bff717 	ldw	r2,-36(fp)
81113f10:	18800726 	beq	r3,r2,81113f30 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81113f14:	e0bffe17 	ldw	r2,-8(fp)
81113f18:	00bfb716 	blt	zero,r2,81113df8 <__reset+0xfb0f3df8>
81113f1c:	00000506 	br	81113f34 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
81113f20:	0001883a 	nop
81113f24:	00000306 	br	81113f34 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
81113f28:	0001883a 	nop
81113f2c:	00000106 	br	81113f34 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
81113f30:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
81113f34:	e0fff517 	ldw	r3,-44(fp)
81113f38:	e0bffd17 	ldw	r2,-12(fp)
81113f3c:	18801826 	beq	r3,r2,81113fa0 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81113f40:	0005303a 	rdctl	r2,status
81113f44:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81113f48:	e0fffb17 	ldw	r3,-20(fp)
81113f4c:	00bfff84 	movi	r2,-2
81113f50:	1884703a 	and	r2,r3,r2
81113f54:	1001703a 	wrctl	status,r2
  
  return context;
81113f58:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
81113f5c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81113f60:	e0bffc17 	ldw	r2,-16(fp)
81113f64:	10800817 	ldw	r2,32(r2)
81113f68:	10c00054 	ori	r3,r2,1
81113f6c:	e0bffc17 	ldw	r2,-16(fp)
81113f70:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81113f74:	e0bffc17 	ldw	r2,-16(fp)
81113f78:	10800017 	ldw	r2,0(r2)
81113f7c:	10800104 	addi	r2,r2,4
81113f80:	1007883a 	mov	r3,r2
81113f84:	e0bffc17 	ldw	r2,-16(fp)
81113f88:	10800817 	ldw	r2,32(r2)
81113f8c:	18800035 	stwio	r2,0(r3)
81113f90:	e0bffa17 	ldw	r2,-24(fp)
81113f94:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81113f98:	e0bff917 	ldw	r2,-28(fp)
81113f9c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
81113fa0:	e0fff517 	ldw	r3,-44(fp)
81113fa4:	e0bffd17 	ldw	r2,-12(fp)
81113fa8:	18800426 	beq	r3,r2,81113fbc <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
81113fac:	e0fff517 	ldw	r3,-44(fp)
81113fb0:	e0bffd17 	ldw	r2,-12(fp)
81113fb4:	1885c83a 	sub	r2,r3,r2
81113fb8:	00000606 	br	81113fd4 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
81113fbc:	e0bfff17 	ldw	r2,-4(fp)
81113fc0:	1090000c 	andi	r2,r2,16384
81113fc4:	10000226 	beq	r2,zero,81113fd0 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
81113fc8:	00bffd44 	movi	r2,-11
81113fcc:	00000106 	br	81113fd4 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
81113fd0:	00bffec4 	movi	r2,-5
}
81113fd4:	e037883a 	mov	sp,fp
81113fd8:	dfc00117 	ldw	ra,4(sp)
81113fdc:	df000017 	ldw	fp,0(sp)
81113fe0:	dec00204 	addi	sp,sp,8
81113fe4:	f800283a 	ret

81113fe8 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
81113fe8:	defff304 	addi	sp,sp,-52
81113fec:	dfc00c15 	stw	ra,48(sp)
81113ff0:	df000b15 	stw	fp,44(sp)
81113ff4:	df000b04 	addi	fp,sp,44
81113ff8:	e13ffc15 	stw	r4,-16(fp)
81113ffc:	e17ffd15 	stw	r5,-12(fp)
81114000:	e1bffe15 	stw	r6,-8(fp)
81114004:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
81114008:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
8111400c:	e0bffd17 	ldw	r2,-12(fp)
81114010:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81114014:	00003706 	br	811140f4 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
81114018:	e0bffc17 	ldw	r2,-16(fp)
8111401c:	10800c17 	ldw	r2,48(r2)
81114020:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
81114024:	e0bffc17 	ldw	r2,-16(fp)
81114028:	10800d17 	ldw	r2,52(r2)
8111402c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
81114030:	e0fff917 	ldw	r3,-28(fp)
81114034:	e0bff517 	ldw	r2,-44(fp)
81114038:	1880062e 	bgeu	r3,r2,81114054 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
8111403c:	e0fff517 	ldw	r3,-44(fp)
81114040:	e0bff917 	ldw	r2,-28(fp)
81114044:	1885c83a 	sub	r2,r3,r2
81114048:	10bfffc4 	addi	r2,r2,-1
8111404c:	e0bff615 	stw	r2,-40(fp)
81114050:	00000b06 	br	81114080 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
81114054:	e0bff517 	ldw	r2,-44(fp)
81114058:	10000526 	beq	r2,zero,81114070 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
8111405c:	00c20004 	movi	r3,2048
81114060:	e0bff917 	ldw	r2,-28(fp)
81114064:	1885c83a 	sub	r2,r3,r2
81114068:	e0bff615 	stw	r2,-40(fp)
8111406c:	00000406 	br	81114080 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
81114070:	00c1ffc4 	movi	r3,2047
81114074:	e0bff917 	ldw	r2,-28(fp)
81114078:	1885c83a 	sub	r2,r3,r2
8111407c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81114080:	e0bff617 	ldw	r2,-40(fp)
81114084:	10001e26 	beq	r2,zero,81114100 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
81114088:	e0fffe17 	ldw	r3,-8(fp)
8111408c:	e0bff617 	ldw	r2,-40(fp)
81114090:	1880022e 	bgeu	r3,r2,8111409c <altera_avalon_jtag_uart_write+0xb4>
        n = count;
81114094:	e0bffe17 	ldw	r2,-8(fp)
81114098:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
8111409c:	e0bffc17 	ldw	r2,-16(fp)
811140a0:	10c20e04 	addi	r3,r2,2104
811140a4:	e0bff917 	ldw	r2,-28(fp)
811140a8:	1885883a 	add	r2,r3,r2
811140ac:	e1bff617 	ldw	r6,-40(fp)
811140b0:	e17ffd17 	ldw	r5,-12(fp)
811140b4:	1009883a 	mov	r4,r2
811140b8:	1106a8c0 	call	81106a8c <memcpy>
      ptr   += n;
811140bc:	e0fffd17 	ldw	r3,-12(fp)
811140c0:	e0bff617 	ldw	r2,-40(fp)
811140c4:	1885883a 	add	r2,r3,r2
811140c8:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
811140cc:	e0fffe17 	ldw	r3,-8(fp)
811140d0:	e0bff617 	ldw	r2,-40(fp)
811140d4:	1885c83a 	sub	r2,r3,r2
811140d8:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
811140dc:	e0fff917 	ldw	r3,-28(fp)
811140e0:	e0bff617 	ldw	r2,-40(fp)
811140e4:	1885883a 	add	r2,r3,r2
811140e8:	10c1ffcc 	andi	r3,r2,2047
811140ec:	e0bffc17 	ldw	r2,-16(fp)
811140f0:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
811140f4:	e0bffe17 	ldw	r2,-8(fp)
811140f8:	00bfc716 	blt	zero,r2,81114018 <__reset+0xfb0f4018>
811140fc:	00000106 	br	81114104 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
81114100:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114104:	0005303a 	rdctl	r2,status
81114108:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111410c:	e0fffb17 	ldw	r3,-20(fp)
81114110:	00bfff84 	movi	r2,-2
81114114:	1884703a 	and	r2,r3,r2
81114118:	1001703a 	wrctl	status,r2
  
  return context;
8111411c:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
81114120:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81114124:	e0bffc17 	ldw	r2,-16(fp)
81114128:	10800817 	ldw	r2,32(r2)
8111412c:	10c00094 	ori	r3,r2,2
81114130:	e0bffc17 	ldw	r2,-16(fp)
81114134:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81114138:	e0bffc17 	ldw	r2,-16(fp)
8111413c:	10800017 	ldw	r2,0(r2)
81114140:	10800104 	addi	r2,r2,4
81114144:	1007883a 	mov	r3,r2
81114148:	e0bffc17 	ldw	r2,-16(fp)
8111414c:	10800817 	ldw	r2,32(r2)
81114150:	18800035 	stwio	r2,0(r3)
81114154:	e0bffa17 	ldw	r2,-24(fp)
81114158:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111415c:	e0bff817 	ldw	r2,-32(fp)
81114160:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
81114164:	e0bffe17 	ldw	r2,-8(fp)
81114168:	0080100e 	bge	zero,r2,811141ac <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
8111416c:	e0bfff17 	ldw	r2,-4(fp)
81114170:	1090000c 	andi	r2,r2,16384
81114174:	1000101e 	bne	r2,zero,811141b8 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
81114178:	0001883a 	nop
8111417c:	e0bffc17 	ldw	r2,-16(fp)
81114180:	10c00d17 	ldw	r3,52(r2)
81114184:	e0bff517 	ldw	r2,-44(fp)
81114188:	1880051e 	bne	r3,r2,811141a0 <altera_avalon_jtag_uart_write+0x1b8>
8111418c:	e0bffc17 	ldw	r2,-16(fp)
81114190:	10c00917 	ldw	r3,36(r2)
81114194:	e0bffc17 	ldw	r2,-16(fp)
81114198:	10800117 	ldw	r2,4(r2)
8111419c:	18bff736 	bltu	r3,r2,8111417c <__reset+0xfb0f417c>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
811141a0:	e0bffc17 	ldw	r2,-16(fp)
811141a4:	10800917 	ldw	r2,36(r2)
811141a8:	1000051e 	bne	r2,zero,811141c0 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
811141ac:	e0bffe17 	ldw	r2,-8(fp)
811141b0:	00bfd016 	blt	zero,r2,811140f4 <__reset+0xfb0f40f4>
811141b4:	00000306 	br	811141c4 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
811141b8:	0001883a 	nop
811141bc:	00000106 	br	811141c4 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
811141c0:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
811141c4:	e0fffd17 	ldw	r3,-12(fp)
811141c8:	e0bff717 	ldw	r2,-36(fp)
811141cc:	18800426 	beq	r3,r2,811141e0 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
811141d0:	e0fffd17 	ldw	r3,-12(fp)
811141d4:	e0bff717 	ldw	r2,-36(fp)
811141d8:	1885c83a 	sub	r2,r3,r2
811141dc:	00000606 	br	811141f8 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
811141e0:	e0bfff17 	ldw	r2,-4(fp)
811141e4:	1090000c 	andi	r2,r2,16384
811141e8:	10000226 	beq	r2,zero,811141f4 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
811141ec:	00bffd44 	movi	r2,-11
811141f0:	00000106 	br	811141f8 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
811141f4:	00bffec4 	movi	r2,-5
}
811141f8:	e037883a 	mov	sp,fp
811141fc:	dfc00117 	ldw	ra,4(sp)
81114200:	df000017 	ldw	fp,0(sp)
81114204:	dec00204 	addi	sp,sp,8
81114208:	f800283a 	ret

8111420c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111420c:	defffe04 	addi	sp,sp,-8
81114210:	dfc00115 	stw	ra,4(sp)
81114214:	df000015 	stw	fp,0(sp)
81114218:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111421c:	d0a00b17 	ldw	r2,-32724(gp)
81114220:	10000326 	beq	r2,zero,81114230 <alt_get_errno+0x24>
81114224:	d0a00b17 	ldw	r2,-32724(gp)
81114228:	103ee83a 	callr	r2
8111422c:	00000106 	br	81114234 <alt_get_errno+0x28>
81114230:	d0a01f04 	addi	r2,gp,-32644
}
81114234:	e037883a 	mov	sp,fp
81114238:	dfc00117 	ldw	ra,4(sp)
8111423c:	df000017 	ldw	fp,0(sp)
81114240:	dec00204 	addi	sp,sp,8
81114244:	f800283a 	ret

81114248 <alt_avalon_sgdma_do_async_transfer>:
 * - 0 for success, or various errors defined in <errno.h>
 */
int alt_avalon_sgdma_do_async_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
81114248:	defffc04 	addi	sp,sp,-16
8111424c:	df000315 	stw	fp,12(sp)
81114250:	df000304 	addi	fp,sp,12
81114254:	e13ffe15 	stw	r4,-8(fp)
81114258:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  /* Return with error immediately if controller is busy */
  if( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
8111425c:	e0bffe17 	ldw	r2,-8(fp)
81114260:	10800317 	ldw	r2,12(r2)
81114264:	10800037 	ldwio	r2,0(r2)
81114268:	1080040c 	andi	r2,r2,16
8111426c:	10000226 	beq	r2,zero,81114278 <alt_avalon_sgdma_do_async_transfer+0x30>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) ) {
    return -EBUSY;
81114270:	00bffc04 	movi	r2,-16
81114274:	00003906 	br	8111435c <alt_avalon_sgdma_do_async_transfer+0x114>
  }

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81114278:	e0bffe17 	ldw	r2,-8(fp)
8111427c:	10800317 	ldw	r2,12(r2)
81114280:	10800404 	addi	r2,r2,16
81114284:	e0fffe17 	ldw	r3,-8(fp)
81114288:	18c00317 	ldw	r3,12(r3)
8111428c:	18c00404 	addi	r3,r3,16
81114290:	19000037 	ldwio	r4,0(r3)
81114294:	00fff7c4 	movi	r3,-33
81114298:	20c6703a 	and	r3,r4,r3
8111429c:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
811142a0:	e0bffe17 	ldw	r2,-8(fp)
811142a4:	10800317 	ldw	r2,12(r2)
811142a8:	00c03fc4 	movi	r3,255
811142ac:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
811142b0:	e0bffe17 	ldw	r2,-8(fp)
811142b4:	10800317 	ldw	r2,12(r2)
811142b8:	10800804 	addi	r2,r2,32
811142bc:	e0ffff17 	ldw	r3,-4(fp)
811142c0:	10c00035 	stwio	r3,0(r2)
   *  - Stop on an error with any particular descriptor
   *  - Include any control register bits registered with along with
   *    the callback routine (effectively, interrupts are controlled
   *    via the control bits set during callback-register time).
   */
  if(dev->callback) {
811142c4:	e0bffe17 	ldw	r2,-8(fp)
811142c8:	10800917 	ldw	r2,36(r2)
811142cc:	10001126 	beq	r2,zero,81114314 <alt_avalon_sgdma_do_async_transfer+0xcc>
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
811142d0:	e0bffe17 	ldw	r2,-8(fp)
811142d4:	10800317 	ldw	r2,12(r2)
811142d8:	10800404 	addi	r2,r2,16
811142dc:	10800037 	ldwio	r2,0(r2)
811142e0:	e0bffd15 	stw	r2,-12(fp)

    control |= (dev->chain_control                          |
811142e4:	e0bffe17 	ldw	r2,-8(fp)
811142e8:	10c00b17 	ldw	r3,44(r2)
811142ec:	e0bffd17 	ldw	r2,-12(fp)
811142f0:	1884b03a 	or	r2,r3,r2
811142f4:	10801814 	ori	r2,r2,96
811142f8:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK  );

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
811142fc:	e0bffe17 	ldw	r2,-8(fp)
81114300:	10800317 	ldw	r2,12(r2)
81114304:	10800404 	addi	r2,r2,16
81114308:	e0fffd17 	ldw	r3,-12(fp)
8111430c:	10c00035 	stwio	r3,0(r2)
81114310:	00001106 	br	81114358 <alt_avalon_sgdma_do_async_transfer+0x110>
   *   - Run
   *   - Stop on an error with any particular descriptor
   *   - Disable interrupt generation
   */
  else {
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81114314:	e0bffe17 	ldw	r2,-8(fp)
81114318:	10800317 	ldw	r2,12(r2)
8111431c:	10800404 	addi	r2,r2,16
81114320:	10800037 	ldwio	r2,0(r2)
81114324:	e0bffd15 	stw	r2,-12(fp)

    control |= (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
81114328:	e0bffd17 	ldw	r2,-12(fp)
8111432c:	10801814 	ori	r2,r2,96
81114330:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK );
    control &= ~ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_MSK;
81114334:	e0fffd17 	ldw	r3,-12(fp)
81114338:	00bffbc4 	movi	r2,-17
8111433c:	1884703a 	and	r2,r3,r2
81114340:	e0bffd15 	stw	r2,-12(fp)

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81114344:	e0bffe17 	ldw	r2,-8(fp)
81114348:	10800317 	ldw	r2,12(r2)
8111434c:	10800404 	addi	r2,r2,16
81114350:	e0fffd17 	ldw	r3,-12(fp)
81114354:	10c00035 	stwio	r3,0(r2)

  /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
  return 0;
81114358:	0005883a 	mov	r2,zero
}
8111435c:	e037883a 	mov	sp,fp
81114360:	df000017 	ldw	fp,0(sp)
81114364:	dec00104 	addi	sp,sp,4
81114368:	f800283a 	ret

8111436c <alt_avalon_sgdma_do_sync_transfer>:
 * - status: Content of SGDMA status register.
 */
alt_u8 alt_avalon_sgdma_do_sync_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
8111436c:	defffc04 	addi	sp,sp,-16
81114370:	df000315 	stw	fp,12(sp)
81114374:	df000304 	addi	fp,sp,12
81114378:	e13ffe15 	stw	r4,-8(fp)
8111437c:	e17fff15 	stw	r5,-4(fp)
  alt_u8 status;

  /* Wait for any pending transfers to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
81114380:	0001883a 	nop
81114384:	e0bffe17 	ldw	r2,-8(fp)
81114388:	10800317 	ldw	r2,12(r2)
8111438c:	10800037 	ldwio	r2,0(r2)
81114390:	1080040c 	andi	r2,r2,16
81114394:	103ffb1e 	bne	r2,zero,81114384 <__reset+0xfb0f4384>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );


  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81114398:	e0bffe17 	ldw	r2,-8(fp)
8111439c:	10800317 	ldw	r2,12(r2)
811143a0:	10800404 	addi	r2,r2,16
811143a4:	e0fffe17 	ldw	r3,-8(fp)
811143a8:	18c00317 	ldw	r3,12(r3)
811143ac:	18c00404 	addi	r3,r3,16
811143b0:	19000037 	ldwio	r4,0(r3)
811143b4:	00fff7c4 	movi	r3,-33
811143b8:	20c6703a 	and	r3,r4,r3
811143bc:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
811143c0:	e0bffe17 	ldw	r2,-8(fp)
811143c4:	10800317 	ldw	r2,12(r2)
811143c8:	00c03fc4 	movi	r3,255
811143cc:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
811143d0:	e0bffe17 	ldw	r2,-8(fp)
811143d4:	10800317 	ldw	r2,12(r2)
811143d8:	10800804 	addi	r2,r2,32
811143dc:	e0ffff17 	ldw	r3,-4(fp)
811143e0:	10c00035 	stwio	r3,0(r2)
   * Set up SGDMA controller to:
   * - Disable interrupt generation
   * - Run once a valid descriptor is written to controller
   * - Stop on an error with any particular descriptor
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
811143e4:	e0bffe17 	ldw	r2,-8(fp)
811143e8:	10800317 	ldw	r2,12(r2)
811143ec:	10800404 	addi	r2,r2,16
811143f0:	e0fffe17 	ldw	r3,-8(fp)
811143f4:	18c00317 	ldw	r3,12(r3)
811143f8:	18c00404 	addi	r3,r3,16
811143fc:	18c00037 	ldwio	r3,0(r3)
81114400:	18c01814 	ori	r3,r3,96
81114404:	10c00035 	stwio	r3,0(r2)
    (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK |
     ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK | 
     IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base)) );

  /* Wait for the descriptor (chain) to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
81114408:	0001883a 	nop
8111440c:	e0bffe17 	ldw	r2,-8(fp)
81114410:	10800317 	ldw	r2,12(r2)
81114414:	10800037 	ldwio	r2,0(r2)
81114418:	1080040c 	andi	r2,r2,16
8111441c:	103ffb1e 	bne	r2,zero,8111440c <__reset+0xfb0f440c>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
81114420:	e0bffe17 	ldw	r2,-8(fp)
81114424:	10800317 	ldw	r2,12(r2)
81114428:	10800404 	addi	r2,r2,16
8111442c:	e0fffe17 	ldw	r3,-8(fp)
81114430:	18c00317 	ldw	r3,12(r3)
81114434:	18c00404 	addi	r3,r3,16
81114438:	19000037 	ldwio	r4,0(r3)
8111443c:	00fff7c4 	movi	r3,-33
81114440:	20c6703a 	and	r3,r4,r3
81114444:	10c00035 	stwio	r3,0(r2)
    (IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) &
     ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK) );

  /* Get & clear status register contents */
  status = IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base);
81114448:	e0bffe17 	ldw	r2,-8(fp)
8111444c:	10800317 	ldw	r2,12(r2)
81114450:	10800037 	ldwio	r2,0(r2)
81114454:	e0bffd05 	stb	r2,-12(fp)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
81114458:	e0bffe17 	ldw	r2,-8(fp)
8111445c:	10800317 	ldw	r2,12(r2)
81114460:	00c03fc4 	movi	r3,255
81114464:	10c00035 	stwio	r3,0(r2)

  return status;
81114468:	e0bffd03 	ldbu	r2,-12(fp)
}
8111446c:	e037883a 	mov	sp,fp
81114470:	df000017 	ldw	fp,0(sp)
81114474:	dec00104 	addi	sp,sp,4
81114478:	f800283a 	ret

8111447c <alt_avalon_sgdma_construct_mem_to_mem_desc>:
  alt_u32              *read_addr,
  alt_u32              *write_addr,
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed)
{
8111447c:	defff404 	addi	sp,sp,-48
81114480:	dfc00b15 	stw	ra,44(sp)
81114484:	df000a15 	stw	fp,40(sp)
81114488:	df000a04 	addi	fp,sp,40
8111448c:	e13ffb15 	stw	r4,-20(fp)
81114490:	e17ffc15 	stw	r5,-16(fp)
81114494:	e1bffd15 	stw	r6,-12(fp)
81114498:	e1fffe15 	stw	r7,-8(fp)
8111449c:	e0800217 	ldw	r2,8(fp)
811144a0:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_mem_desc_burst(desc, next, read_addr, 
811144a4:	e0bfff0b 	ldhu	r2,-4(fp)
811144a8:	d8000415 	stw	zero,16(sp)
811144ac:	d8000315 	stw	zero,12(sp)
811144b0:	e0c00417 	ldw	r3,16(fp)
811144b4:	d8c00215 	stw	r3,8(sp)
811144b8:	e0c00317 	ldw	r3,12(fp)
811144bc:	d8c00115 	stw	r3,4(sp)
811144c0:	d8800015 	stw	r2,0(sp)
811144c4:	e1fffe17 	ldw	r7,-8(fp)
811144c8:	e1bffd17 	ldw	r6,-12(fp)
811144cc:	e17ffc17 	ldw	r5,-16(fp)
811144d0:	e13ffb17 	ldw	r4,-20(fp)
811144d4:	11144f00 	call	811144f0 <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>
    write_addr, length, read_fixed, write_fixed, 0, 0);
}
811144d8:	0001883a 	nop
811144dc:	e037883a 	mov	sp,fp
811144e0:	dfc00117 	ldw	ra,4(sp)
811144e4:	df000017 	ldw	fp,0(sp)
811144e8:	dec00204 	addi	sp,sp,8
811144ec:	f800283a 	ret

811144f0 <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>:
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed,
  int                   read_burst,
  int                   write_burst)
{
811144f0:	defff204 	addi	sp,sp,-56
811144f4:	dfc00d15 	stw	ra,52(sp)
811144f8:	df000c15 	stw	fp,48(sp)
811144fc:	df000c04 	addi	fp,sp,48
81114500:	e13ffb15 	stw	r4,-20(fp)
81114504:	e17ffc15 	stw	r5,-16(fp)
81114508:	e1bffd15 	stw	r6,-12(fp)
8111450c:	e1fffe15 	stw	r7,-8(fp)
81114510:	e0800217 	ldw	r2,8(fp)
81114514:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
81114518:	e0bfff0b 	ldhu	r2,-4(fp)
8111451c:	d8000615 	stw	zero,24(sp)
81114520:	e0c00617 	ldw	r3,24(fp)
81114524:	d8c00515 	stw	r3,20(sp)
81114528:	e0c00517 	ldw	r3,20(fp)
8111452c:	d8c00415 	stw	r3,16(sp)
81114530:	e0c00417 	ldw	r3,16(fp)
81114534:	d8c00315 	stw	r3,12(sp)
81114538:	e0c00317 	ldw	r3,12(fp)
8111453c:	d8c00215 	stw	r3,8(sp)
81114540:	d8000115 	stw	zero,4(sp)
81114544:	d8800015 	stw	r2,0(sp)
81114548:	e1fffe17 	ldw	r7,-8(fp)
8111454c:	e1bffd17 	ldw	r6,-12(fp)
81114550:	e17ffc17 	ldw	r5,-16(fp)
81114554:	e13ffb17 	ldw	r4,-20(fp)
81114558:	1114a840 	call	81114a84 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    write_fixed,
    read_burst,
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in mem-to-mem mode
}
8111455c:	0001883a 	nop
81114560:	e037883a 	mov	sp,fp
81114564:	dfc00117 	ldw	ra,4(sp)
81114568:	df000017 	ldw	fp,0(sp)
8111456c:	dec00204 	addi	sp,sp,8
81114570:	f800283a 	ret

81114574 <alt_avalon_sgdma_construct_stream_to_mem_desc>:
  alt_sgdma_descriptor *desc,
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed)
{
81114574:	defff804 	addi	sp,sp,-32
81114578:	dfc00715 	stw	ra,28(sp)
8111457c:	df000615 	stw	fp,24(sp)
81114580:	df000604 	addi	fp,sp,24
81114584:	e13ffc15 	stw	r4,-16(fp)
81114588:	e17ffd15 	stw	r5,-12(fp)
8111458c:	e1bffe15 	stw	r6,-8(fp)
81114590:	3805883a 	mov	r2,r7
81114594:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_stream_to_mem_desc_burst(desc, next, write_addr, 
81114598:	e0ffff0b 	ldhu	r3,-4(fp)
8111459c:	d8000115 	stw	zero,4(sp)
811145a0:	e0800217 	ldw	r2,8(fp)
811145a4:	d8800015 	stw	r2,0(sp)
811145a8:	180f883a 	mov	r7,r3
811145ac:	e1bffe17 	ldw	r6,-8(fp)
811145b0:	e17ffd17 	ldw	r5,-12(fp)
811145b4:	e13ffc17 	ldw	r4,-16(fp)
811145b8:	11145d40 	call	811145d4 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>
    length_or_eop, write_fixed, 0);
}
811145bc:	0001883a 	nop
811145c0:	e037883a 	mov	sp,fp
811145c4:	dfc00117 	ldw	ra,4(sp)
811145c8:	df000017 	ldw	fp,0(sp)
811145cc:	dec00204 	addi	sp,sp,8
811145d0:	f800283a 	ret

811145d4 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>:
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed,
  int                   write_burst)
{
811145d4:	defff304 	addi	sp,sp,-52
811145d8:	dfc00c15 	stw	ra,48(sp)
811145dc:	df000b15 	stw	fp,44(sp)
811145e0:	df000b04 	addi	fp,sp,44
811145e4:	e13ffc15 	stw	r4,-16(fp)
811145e8:	e17ffd15 	stw	r5,-12(fp)
811145ec:	e1bffe15 	stw	r6,-8(fp)
811145f0:	3805883a 	mov	r2,r7
811145f4:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
811145f8:	e0bfff0b 	ldhu	r2,-4(fp)
811145fc:	d8000615 	stw	zero,24(sp)
81114600:	e0c00317 	ldw	r3,12(fp)
81114604:	d8c00515 	stw	r3,20(sp)
81114608:	d8000415 	stw	zero,16(sp)
8111460c:	e0c00217 	ldw	r3,8(fp)
81114610:	d8c00315 	stw	r3,12(sp)
81114614:	d8000215 	stw	zero,8(sp)
81114618:	d8000115 	stw	zero,4(sp)
8111461c:	d8800015 	stw	r2,0(sp)
81114620:	e1fffe17 	ldw	r7,-8(fp)
81114624:	000d883a 	mov	r6,zero
81114628:	e17ffd17 	ldw	r5,-12(fp)
8111462c:	e13ffc17 	ldw	r4,-16(fp)
81114630:	1114a840 	call	81114a84 <alt_avalon_sgdma_construct_descriptor_burst>
    0x0,            // Read fixed: N/A in stream-to-mem mode
    write_fixed,
    0,              // Read_burst : N/A in stream-to-mem mode
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in stream-to-mem mode
}
81114634:	0001883a 	nop
81114638:	e037883a 	mov	sp,fp
8111463c:	dfc00117 	ldw	ra,4(sp)
81114640:	df000017 	ldw	fp,0(sp)
81114644:	dec00204 	addi	sp,sp,8
81114648:	f800283a 	ret

8111464c <alt_avalon_sgdma_construct_mem_to_stream_desc>:
  alt_u16               length,
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  alt_u8                atlantic_channel)
{
8111464c:	defff404 	addi	sp,sp,-48
81114650:	dfc00b15 	stw	ra,44(sp)
81114654:	df000a15 	stw	fp,40(sp)
81114658:	df000a04 	addi	fp,sp,40
8111465c:	e13ffb15 	stw	r4,-20(fp)
81114660:	e17ffc15 	stw	r5,-16(fp)
81114664:	e1bffd15 	stw	r6,-12(fp)
81114668:	3807883a 	mov	r3,r7
8111466c:	e0800517 	ldw	r2,20(fp)
81114670:	e0fffe0d 	sth	r3,-8(fp)
81114674:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_stream_desc_burst(desc, next, read_addr, 
81114678:	e0fffe0b 	ldhu	r3,-8(fp)
8111467c:	e0bfff03 	ldbu	r2,-4(fp)
81114680:	d8800415 	stw	r2,16(sp)
81114684:	d8000315 	stw	zero,12(sp)
81114688:	e0800417 	ldw	r2,16(fp)
8111468c:	d8800215 	stw	r2,8(sp)
81114690:	e0800317 	ldw	r2,12(fp)
81114694:	d8800115 	stw	r2,4(sp)
81114698:	e0800217 	ldw	r2,8(fp)
8111469c:	d8800015 	stw	r2,0(sp)
811146a0:	180f883a 	mov	r7,r3
811146a4:	e1bffd17 	ldw	r6,-12(fp)
811146a8:	e17ffc17 	ldw	r5,-16(fp)
811146ac:	e13ffb17 	ldw	r4,-20(fp)
811146b0:	11146cc0 	call	811146cc <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>
    length, read_fixed, generate_sop, generate_eop, 0, atlantic_channel);

}
811146b4:	0001883a 	nop
811146b8:	e037883a 	mov	sp,fp
811146bc:	dfc00117 	ldw	ra,4(sp)
811146c0:	df000017 	ldw	fp,0(sp)
811146c4:	dec00204 	addi	sp,sp,8
811146c8:	f800283a 	ret

811146cc <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>:
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  int                   read_burst,
  alt_u8                atlantic_channel)
{
811146cc:	defff204 	addi	sp,sp,-56
811146d0:	dfc00d15 	stw	ra,52(sp)
811146d4:	df000c15 	stw	fp,48(sp)
811146d8:	df000c04 	addi	fp,sp,48
811146dc:	e13ffb15 	stw	r4,-20(fp)
811146e0:	e17ffc15 	stw	r5,-16(fp)
811146e4:	e1bffd15 	stw	r6,-12(fp)
811146e8:	3807883a 	mov	r3,r7
811146ec:	e0800617 	ldw	r2,24(fp)
811146f0:	e0fffe0d 	sth	r3,-8(fp)
811146f4:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
811146f8:	e0bffe0b 	ldhu	r2,-8(fp)
811146fc:	e0ffff03 	ldbu	r3,-4(fp)
81114700:	d8c00615 	stw	r3,24(sp)
81114704:	d8000515 	stw	zero,20(sp)
81114708:	e0c00517 	ldw	r3,20(fp)
8111470c:	d8c00415 	stw	r3,16(sp)
81114710:	e0c00317 	ldw	r3,12(fp)
81114714:	d8c00315 	stw	r3,12(sp)
81114718:	e0c00217 	ldw	r3,8(fp)
8111471c:	d8c00215 	stw	r3,8(sp)
81114720:	e0c00417 	ldw	r3,16(fp)
81114724:	d8c00115 	stw	r3,4(sp)
81114728:	d8800015 	stw	r2,0(sp)
8111472c:	000f883a 	mov	r7,zero
81114730:	e1bffd17 	ldw	r6,-12(fp)
81114734:	e17ffc17 	ldw	r5,-16(fp)
81114738:	e13ffb17 	ldw	r4,-20(fp)
8111473c:	1114a840 	call	81114a84 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    generate_sop,
    read_burst,
    0,                 // Write_burst : N/A in mem-to-stream mode
    atlantic_channel);
}
81114740:	0001883a 	nop
81114744:	e037883a 	mov	sp,fp
81114748:	dfc00117 	ldw	ra,4(sp)
8111474c:	df000017 	ldw	fp,0(sp)
81114750:	dec00204 	addi	sp,sp,8
81114754:	f800283a 	ret

81114758 <alt_avalon_sgdma_register_callback>:
void alt_avalon_sgdma_register_callback(
  alt_sgdma_dev *dev,
  alt_avalon_sgdma_callback callback,
  alt_u32 chain_control,
  void *context)
{
81114758:	defffb04 	addi	sp,sp,-20
8111475c:	df000415 	stw	fp,16(sp)
81114760:	df000404 	addi	fp,sp,16
81114764:	e13ffc15 	stw	r4,-16(fp)
81114768:	e17ffd15 	stw	r5,-12(fp)
8111476c:	e1bffe15 	stw	r6,-8(fp)
81114770:	e1ffff15 	stw	r7,-4(fp)
  dev->callback         = callback;
81114774:	e0bffc17 	ldw	r2,-16(fp)
81114778:	e0fffd17 	ldw	r3,-12(fp)
8111477c:	10c00915 	stw	r3,36(r2)
  dev->callback_context = context;
81114780:	e0bffc17 	ldw	r2,-16(fp)
81114784:	e0ffff17 	ldw	r3,-4(fp)
81114788:	10c00a15 	stw	r3,40(r2)
  dev->chain_control    = chain_control;
8111478c:	e0bffc17 	ldw	r2,-16(fp)
81114790:	e0fffe17 	ldw	r3,-8(fp)
81114794:	10c00b15 	stw	r3,44(r2)
}
81114798:	0001883a 	nop
8111479c:	e037883a 	mov	sp,fp
811147a0:	df000017 	ldw	fp,0(sp)
811147a4:	dec00104 	addi	sp,sp,4
811147a8:	f800283a 	ret

811147ac <alt_avalon_sgdma_start>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct.
 */
void alt_avalon_sgdma_start(alt_sgdma_dev *dev)
{
811147ac:	defffd04 	addi	sp,sp,-12
811147b0:	df000215 	stw	fp,8(sp)
811147b4:	df000204 	addi	fp,sp,8
811147b8:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
811147bc:	e0bfff17 	ldw	r2,-4(fp)
811147c0:	10800317 	ldw	r2,12(r2)
811147c4:	10800404 	addi	r2,r2,16
811147c8:	10800037 	ldwio	r2,0(r2)
811147cc:	e0bffe15 	stw	r2,-8(fp)
  control |= ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
811147d0:	e0bffe17 	ldw	r2,-8(fp)
811147d4:	10800814 	ori	r2,r2,32
811147d8:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
811147dc:	e0bfff17 	ldw	r2,-4(fp)
811147e0:	10800317 	ldw	r2,12(r2)
811147e4:	10800404 	addi	r2,r2,16
811147e8:	e0fffe17 	ldw	r3,-8(fp)
811147ec:	10c00035 	stwio	r3,0(r2)
}
811147f0:	0001883a 	nop
811147f4:	e037883a 	mov	sp,fp
811147f8:	df000017 	ldw	fp,0(sp)
811147fc:	dec00104 	addi	sp,sp,4
81114800:	f800283a 	ret

81114804 <alt_avalon_sgdma_stop>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct
 */
void alt_avalon_sgdma_stop(alt_sgdma_dev *dev)
{
81114804:	defffd04 	addi	sp,sp,-12
81114808:	df000215 	stw	fp,8(sp)
8111480c:	df000204 	addi	fp,sp,8
81114810:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81114814:	e0bfff17 	ldw	r2,-4(fp)
81114818:	10800317 	ldw	r2,12(r2)
8111481c:	10800404 	addi	r2,r2,16
81114820:	10800037 	ldwio	r2,0(r2)
81114824:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
81114828:	e0fffe17 	ldw	r3,-8(fp)
8111482c:	00bff7c4 	movi	r2,-33
81114830:	1884703a 	and	r2,r3,r2
81114834:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81114838:	e0bfff17 	ldw	r2,-4(fp)
8111483c:	10800317 	ldw	r2,12(r2)
81114840:	10800404 	addi	r2,r2,16
81114844:	e0fffe17 	ldw	r3,-8(fp)
81114848:	10c00035 	stwio	r3,0(r2)
}
8111484c:	0001883a 	nop
81114850:	e037883a 	mov	sp,fp
81114854:	df000017 	ldw	fp,0(sp)
81114858:	dec00104 	addi	sp,sp,4
8111485c:	f800283a 	ret

81114860 <alt_avalon_sgdma_check_descriptor_status>:
 * - 0 if the descriptor is error-free, not "owned by hardware", or
 *   a previously requested transfer has appeared to have completed
 *   normally. Or, various error conditions defined in <errno.h>
 */
int alt_avalon_sgdma_check_descriptor_status(alt_sgdma_descriptor *desc)
{
81114860:	defffe04 	addi	sp,sp,-8
81114864:	df000115 	stw	fp,4(sp)
81114868:	df000104 	addi	fp,sp,4
8111486c:	e13fff15 	stw	r4,-4(fp)
  /* Errors take precedence */
  if( IORD_8DIRECT(&desc->status, 0) &
81114870:	e0bfff17 	ldw	r2,-4(fp)
81114874:	10800784 	addi	r2,r2,30
81114878:	10800023 	ldbuio	r2,0(r2)
8111487c:	10803fcc 	andi	r2,r2,255
81114880:	10801fcc 	andi	r2,r2,127
81114884:	10000226 	beq	r2,zero,81114890 <alt_avalon_sgdma_check_descriptor_status+0x30>
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_MSK |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_MSK ) ) {
    return -EIO;
81114888:	00bffec4 	movi	r2,-5
8111488c:	00000906 	br	811148b4 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

  if( IORD_8DIRECT(&desc->control, 0) &
81114890:	e0bfff17 	ldw	r2,-4(fp)
81114894:	108007c4 	addi	r2,r2,31
81114898:	10800023 	ldbuio	r2,0(r2)
8111489c:	10803fcc 	andi	r2,r2,255
811148a0:	1080200c 	andi	r2,r2,128
811148a4:	10000226 	beq	r2,zero,811148b0 <alt_avalon_sgdma_check_descriptor_status+0x50>
      ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK) {
    return -EINPROGRESS;
811148a8:	00bfe244 	movi	r2,-119
811148ac:	00000106 	br	811148b4 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

    return 0;
811148b0:	0005883a 	mov	r2,zero
}
811148b4:	e037883a 	mov	sp,fp
811148b8:	df000017 	ldw	fp,0(sp)
811148bc:	dec00104 	addi	sp,sp,4
811148c0:	f800283a 	ret

811148c4 <alt_avalon_sgdma_open>:
 * Returns:
 * - Pointer to SGDMA device instance struct, or null if the device
 *   could not be opened.
 */
alt_sgdma_dev* alt_avalon_sgdma_open (const char* name)
{
811148c4:	defffc04 	addi	sp,sp,-16
811148c8:	dfc00315 	stw	ra,12(sp)
811148cc:	df000215 	stw	fp,8(sp)
811148d0:	df000204 	addi	fp,sp,8
811148d4:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev* dev;

  dev = (alt_sgdma_dev*) alt_find_dev (name, &alt_sgdma_list);
811148d8:	d1600f04 	addi	r5,gp,-32708
811148dc:	e13fff17 	ldw	r4,-4(fp)
811148e0:	111732c0 	call	8111732c <alt_find_dev>
811148e4:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev) {
811148e8:	e0bffe17 	ldw	r2,-8(fp)
811148ec:	1000041e 	bne	r2,zero,81114900 <alt_avalon_sgdma_open+0x3c>
    ALT_ERRNO = ENODEV;
811148f0:	111420c0 	call	8111420c <alt_get_errno>
811148f4:	1007883a 	mov	r3,r2
811148f8:	008004c4 	movi	r2,19
811148fc:	18800015 	stw	r2,0(r3)
  }

  return dev;
81114900:	e0bffe17 	ldw	r2,-8(fp)
}
81114904:	e037883a 	mov	sp,fp
81114908:	dfc00117 	ldw	ra,4(sp)
8111490c:	df000017 	ldw	fp,0(sp)
81114910:	dec00204 	addi	sp,sp,8
81114914:	f800283a 	ret

81114918 <alt_avalon_sgdma_construct_descriptor>:
  alt_u16               length_or_eop,
  int                   generate_eop,
  int                   read_fixed,
  int                   write_fixed_or_sop,
  alt_u8                atlantic_channel)
{
81114918:	defff104 	addi	sp,sp,-60
8111491c:	dfc00e15 	stw	ra,56(sp)
81114920:	df000d15 	stw	fp,52(sp)
81114924:	df000d04 	addi	fp,sp,52
81114928:	e13ffa15 	stw	r4,-24(fp)
8111492c:	e17ffb15 	stw	r5,-20(fp)
81114930:	e1bffc15 	stw	r6,-16(fp)
81114934:	e1fffd15 	stw	r7,-12(fp)
81114938:	e0c00217 	ldw	r3,8(fp)
8111493c:	e0800617 	ldw	r2,24(fp)
81114940:	e0fffe0d 	sth	r3,-8(fp)
81114944:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(desc, next, read_addr, 
81114948:	e0bffe0b 	ldhu	r2,-8(fp)
8111494c:	e0ffff03 	ldbu	r3,-4(fp)
81114950:	d8c00615 	stw	r3,24(sp)
81114954:	d8000515 	stw	zero,20(sp)
81114958:	d8000415 	stw	zero,16(sp)
8111495c:	e0c00517 	ldw	r3,20(fp)
81114960:	d8c00315 	stw	r3,12(sp)
81114964:	e0c00417 	ldw	r3,16(fp)
81114968:	d8c00215 	stw	r3,8(sp)
8111496c:	e0c00317 	ldw	r3,12(fp)
81114970:	d8c00115 	stw	r3,4(sp)
81114974:	d8800015 	stw	r2,0(sp)
81114978:	e1fffd17 	ldw	r7,-12(fp)
8111497c:	e1bffc17 	ldw	r6,-16(fp)
81114980:	e17ffb17 	ldw	r5,-20(fp)
81114984:	e13ffa17 	ldw	r4,-24(fp)
81114988:	1114a840 	call	81114a84 <alt_avalon_sgdma_construct_descriptor_burst>
    write_addr, length_or_eop, generate_eop, read_fixed, write_fixed_or_sop, 
    0, 0, atlantic_channel);
}
8111498c:	0001883a 	nop
81114990:	e037883a 	mov	sp,fp
81114994:	dfc00117 	ldw	ra,4(sp)
81114998:	df000017 	ldw	fp,0(sp)
8111499c:	dec00204 	addi	sp,sp,8
811149a0:	f800283a 	ret

811149a4 <alt_avalon_sgdma_enable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_enable_desc_poll(alt_sgdma_dev *dev, alt_u32 frequency)
{
811149a4:	defffc04 	addi	sp,sp,-16
811149a8:	df000315 	stw	fp,12(sp)
811149ac:	df000304 	addi	fp,sp,12
811149b0:	e13ffe15 	stw	r4,-8(fp)
811149b4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
811149b8:	e0bffe17 	ldw	r2,-8(fp)
811149bc:	10800317 	ldw	r2,12(r2)
811149c0:	10800404 	addi	r2,r2,16
811149c4:	10800037 	ldwio	r2,0(r2)
811149c8:	e0bffd15 	stw	r2,-12(fp)
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
811149cc:	e0fffd17 	ldw	r3,-12(fp)
811149d0:	00a00434 	movhi	r2,32784
811149d4:	10bfffc4 	addi	r2,r2,-1
811149d8:	1884703a 	and	r2,r3,r2
811149dc:	e0bffd15 	stw	r2,-12(fp)
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
811149e0:	e0bfff17 	ldw	r2,-4(fp)
811149e4:	1004953a 	slli	r2,r2,20
811149e8:	10dffc2c 	andhi	r3,r2,32752

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
811149ec:	e0bffd17 	ldw	r2,-12(fp)
811149f0:	1884b03a 	or	r2,r3,r2
811149f4:	10800134 	orhi	r2,r2,4
811149f8:	e0bffd15 	stw	r2,-12(fp)
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
            ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
811149fc:	e0bffe17 	ldw	r2,-8(fp)
81114a00:	10800317 	ldw	r2,12(r2)
81114a04:	10800404 	addi	r2,r2,16
81114a08:	e0fffd17 	ldw	r3,-12(fp)
81114a0c:	10c00035 	stwio	r3,0(r2)
  
  return;
81114a10:	0001883a 	nop
}
81114a14:	e037883a 	mov	sp,fp
81114a18:	df000017 	ldw	fp,0(sp)
81114a1c:	dec00104 	addi	sp,sp,4
81114a20:	f800283a 	ret

81114a24 <alt_avalon_sgdma_disable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_disable_desc_poll(alt_sgdma_dev *dev)
{
81114a24:	defffd04 	addi	sp,sp,-12
81114a28:	df000215 	stw	fp,8(sp)
81114a2c:	df000204 	addi	fp,sp,8
81114a30:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81114a34:	e0bfff17 	ldw	r2,-4(fp)
81114a38:	10800317 	ldw	r2,12(r2)
81114a3c:	10800404 	addi	r2,r2,16
81114a40:	10800037 	ldwio	r2,0(r2)
81114a44:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK;
81114a48:	e0fffe17 	ldw	r3,-8(fp)
81114a4c:	00bfff34 	movhi	r2,65532
81114a50:	10bfffc4 	addi	r2,r2,-1
81114a54:	1884703a 	and	r2,r3,r2
81114a58:	e0bffe15 	stw	r2,-8(fp)

  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81114a5c:	e0bfff17 	ldw	r2,-4(fp)
81114a60:	10800317 	ldw	r2,12(r2)
81114a64:	10800404 	addi	r2,r2,16
81114a68:	e0fffe17 	ldw	r3,-8(fp)
81114a6c:	10c00035 	stwio	r3,0(r2)
  
  return;
81114a70:	0001883a 	nop
}
81114a74:	e037883a 	mov	sp,fp
81114a78:	df000017 	ldw	fp,0(sp)
81114a7c:	dec00104 	addi	sp,sp,4
81114a80:	f800283a 	ret

81114a84 <alt_avalon_sgdma_construct_descriptor_burst>:
  int                   read_fixed,
  int                   write_fixed_or_sop,
  int                   read_burst,
  int                   write_burst,
  alt_u8                atlantic_channel)
{
81114a84:	defff804 	addi	sp,sp,-32
81114a88:	dfc00715 	stw	ra,28(sp)
81114a8c:	df000615 	stw	fp,24(sp)
81114a90:	df000604 	addi	fp,sp,24
81114a94:	e13ffa15 	stw	r4,-24(fp)
81114a98:	e17ffb15 	stw	r5,-20(fp)
81114a9c:	e1bffc15 	stw	r6,-16(fp)
81114aa0:	e1fffd15 	stw	r7,-12(fp)
81114aa4:	e0c00217 	ldw	r3,8(fp)
81114aa8:	e0800817 	ldw	r2,32(fp)
81114aac:	e0fffe0d 	sth	r3,-8(fp)
81114ab0:	e0bfff05 	stb	r2,-4(fp)
   * The SGDMA controller from continuing to process the chain. This is
   * done as a single IO write to bypass cache, without flushing
   * the entire descriptor, since only the 8-bit descriptor status must
   * be flushed.
   */
  IOWR_8DIRECT(&next->control, 0,
81114ab4:	e0bffb17 	ldw	r2,-20(fp)
81114ab8:	108007c4 	addi	r2,r2,31
81114abc:	e0fffb17 	ldw	r3,-20(fp)
81114ac0:	18c007c3 	ldbu	r3,31(r3)
81114ac4:	19003fcc 	andi	r4,r3,255
81114ac8:	00ffdfc4 	movi	r3,-129
81114acc:	20c6703a 	and	r3,r4,r3
81114ad0:	10c00025 	stbio	r3,0(r2)
    (next->control & ~ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK));

  desc->read_addr                = read_addr;
81114ad4:	e0bffa17 	ldw	r2,-24(fp)
81114ad8:	e0fffc17 	ldw	r3,-16(fp)
81114adc:	19403fcc 	andi	r5,r3,255
81114ae0:	10c00003 	ldbu	r3,0(r2)
81114ae4:	1806703a 	and	r3,r3,zero
81114ae8:	1809883a 	mov	r4,r3
81114aec:	2807883a 	mov	r3,r5
81114af0:	20c6b03a 	or	r3,r4,r3
81114af4:	10c00005 	stb	r3,0(r2)
81114af8:	e0fffc17 	ldw	r3,-16(fp)
81114afc:	1806d23a 	srli	r3,r3,8
81114b00:	19403fcc 	andi	r5,r3,255
81114b04:	10c00043 	ldbu	r3,1(r2)
81114b08:	1806703a 	and	r3,r3,zero
81114b0c:	1809883a 	mov	r4,r3
81114b10:	2807883a 	mov	r3,r5
81114b14:	20c6b03a 	or	r3,r4,r3
81114b18:	10c00045 	stb	r3,1(r2)
81114b1c:	e0fffc17 	ldw	r3,-16(fp)
81114b20:	1806d43a 	srli	r3,r3,16
81114b24:	19403fcc 	andi	r5,r3,255
81114b28:	10c00083 	ldbu	r3,2(r2)
81114b2c:	1806703a 	and	r3,r3,zero
81114b30:	1809883a 	mov	r4,r3
81114b34:	2807883a 	mov	r3,r5
81114b38:	20c6b03a 	or	r3,r4,r3
81114b3c:	10c00085 	stb	r3,2(r2)
81114b40:	e0fffc17 	ldw	r3,-16(fp)
81114b44:	180ad63a 	srli	r5,r3,24
81114b48:	10c000c3 	ldbu	r3,3(r2)
81114b4c:	1806703a 	and	r3,r3,zero
81114b50:	1809883a 	mov	r4,r3
81114b54:	2807883a 	mov	r3,r5
81114b58:	20c6b03a 	or	r3,r4,r3
81114b5c:	10c000c5 	stb	r3,3(r2)
  desc->write_addr               = write_addr;
81114b60:	e0bffa17 	ldw	r2,-24(fp)
81114b64:	e0fffd17 	ldw	r3,-12(fp)
81114b68:	19403fcc 	andi	r5,r3,255
81114b6c:	10c00203 	ldbu	r3,8(r2)
81114b70:	1806703a 	and	r3,r3,zero
81114b74:	1809883a 	mov	r4,r3
81114b78:	2807883a 	mov	r3,r5
81114b7c:	20c6b03a 	or	r3,r4,r3
81114b80:	10c00205 	stb	r3,8(r2)
81114b84:	e0fffd17 	ldw	r3,-12(fp)
81114b88:	1806d23a 	srli	r3,r3,8
81114b8c:	19403fcc 	andi	r5,r3,255
81114b90:	10c00243 	ldbu	r3,9(r2)
81114b94:	1806703a 	and	r3,r3,zero
81114b98:	1809883a 	mov	r4,r3
81114b9c:	2807883a 	mov	r3,r5
81114ba0:	20c6b03a 	or	r3,r4,r3
81114ba4:	10c00245 	stb	r3,9(r2)
81114ba8:	e0fffd17 	ldw	r3,-12(fp)
81114bac:	1806d43a 	srli	r3,r3,16
81114bb0:	19403fcc 	andi	r5,r3,255
81114bb4:	10c00283 	ldbu	r3,10(r2)
81114bb8:	1806703a 	and	r3,r3,zero
81114bbc:	1809883a 	mov	r4,r3
81114bc0:	2807883a 	mov	r3,r5
81114bc4:	20c6b03a 	or	r3,r4,r3
81114bc8:	10c00285 	stb	r3,10(r2)
81114bcc:	e0fffd17 	ldw	r3,-12(fp)
81114bd0:	180ad63a 	srli	r5,r3,24
81114bd4:	10c002c3 	ldbu	r3,11(r2)
81114bd8:	1806703a 	and	r3,r3,zero
81114bdc:	1809883a 	mov	r4,r3
81114be0:	2807883a 	mov	r3,r5
81114be4:	20c6b03a 	or	r3,r4,r3
81114be8:	10c002c5 	stb	r3,11(r2)
  desc->next                     = (alt_u32 *) next;
81114bec:	e0bffa17 	ldw	r2,-24(fp)
81114bf0:	e0fffb17 	ldw	r3,-20(fp)
81114bf4:	19403fcc 	andi	r5,r3,255
81114bf8:	10c00403 	ldbu	r3,16(r2)
81114bfc:	1806703a 	and	r3,r3,zero
81114c00:	1809883a 	mov	r4,r3
81114c04:	2807883a 	mov	r3,r5
81114c08:	20c6b03a 	or	r3,r4,r3
81114c0c:	10c00405 	stb	r3,16(r2)
81114c10:	e0fffb17 	ldw	r3,-20(fp)
81114c14:	1806d23a 	srli	r3,r3,8
81114c18:	19403fcc 	andi	r5,r3,255
81114c1c:	10c00443 	ldbu	r3,17(r2)
81114c20:	1806703a 	and	r3,r3,zero
81114c24:	1809883a 	mov	r4,r3
81114c28:	2807883a 	mov	r3,r5
81114c2c:	20c6b03a 	or	r3,r4,r3
81114c30:	10c00445 	stb	r3,17(r2)
81114c34:	e0fffb17 	ldw	r3,-20(fp)
81114c38:	1806d43a 	srli	r3,r3,16
81114c3c:	19403fcc 	andi	r5,r3,255
81114c40:	10c00483 	ldbu	r3,18(r2)
81114c44:	1806703a 	and	r3,r3,zero
81114c48:	1809883a 	mov	r4,r3
81114c4c:	2807883a 	mov	r3,r5
81114c50:	20c6b03a 	or	r3,r4,r3
81114c54:	10c00485 	stb	r3,18(r2)
81114c58:	e0fffb17 	ldw	r3,-20(fp)
81114c5c:	180ad63a 	srli	r5,r3,24
81114c60:	10c004c3 	ldbu	r3,19(r2)
81114c64:	1806703a 	and	r3,r3,zero
81114c68:	1809883a 	mov	r4,r3
81114c6c:	2807883a 	mov	r3,r5
81114c70:	20c6b03a 	or	r3,r4,r3
81114c74:	10c004c5 	stb	r3,19(r2)
  desc->read_addr_pad            = 0x0;
81114c78:	e0bffa17 	ldw	r2,-24(fp)
81114c7c:	10c00103 	ldbu	r3,4(r2)
81114c80:	1806703a 	and	r3,r3,zero
81114c84:	10c00105 	stb	r3,4(r2)
81114c88:	10c00143 	ldbu	r3,5(r2)
81114c8c:	1806703a 	and	r3,r3,zero
81114c90:	10c00145 	stb	r3,5(r2)
81114c94:	10c00183 	ldbu	r3,6(r2)
81114c98:	1806703a 	and	r3,r3,zero
81114c9c:	10c00185 	stb	r3,6(r2)
81114ca0:	10c001c3 	ldbu	r3,7(r2)
81114ca4:	1806703a 	and	r3,r3,zero
81114ca8:	10c001c5 	stb	r3,7(r2)
  desc->write_addr_pad           = 0x0;
81114cac:	e0bffa17 	ldw	r2,-24(fp)
81114cb0:	10c00303 	ldbu	r3,12(r2)
81114cb4:	1806703a 	and	r3,r3,zero
81114cb8:	10c00305 	stb	r3,12(r2)
81114cbc:	10c00343 	ldbu	r3,13(r2)
81114cc0:	1806703a 	and	r3,r3,zero
81114cc4:	10c00345 	stb	r3,13(r2)
81114cc8:	10c00383 	ldbu	r3,14(r2)
81114ccc:	1806703a 	and	r3,r3,zero
81114cd0:	10c00385 	stb	r3,14(r2)
81114cd4:	10c003c3 	ldbu	r3,15(r2)
81114cd8:	1806703a 	and	r3,r3,zero
81114cdc:	10c003c5 	stb	r3,15(r2)
  desc->next_pad                 = 0x0;
81114ce0:	e0bffa17 	ldw	r2,-24(fp)
81114ce4:	10c00503 	ldbu	r3,20(r2)
81114ce8:	1806703a 	and	r3,r3,zero
81114cec:	10c00505 	stb	r3,20(r2)
81114cf0:	10c00543 	ldbu	r3,21(r2)
81114cf4:	1806703a 	and	r3,r3,zero
81114cf8:	10c00545 	stb	r3,21(r2)
81114cfc:	10c00583 	ldbu	r3,22(r2)
81114d00:	1806703a 	and	r3,r3,zero
81114d04:	10c00585 	stb	r3,22(r2)
81114d08:	10c005c3 	ldbu	r3,23(r2)
81114d0c:	1806703a 	and	r3,r3,zero
81114d10:	10c005c5 	stb	r3,23(r2)
  desc->bytes_to_transfer        = length_or_eop;
81114d14:	e0bffa17 	ldw	r2,-24(fp)
81114d18:	e0fffe17 	ldw	r3,-8(fp)
81114d1c:	19403fcc 	andi	r5,r3,255
81114d20:	10c00603 	ldbu	r3,24(r2)
81114d24:	1806703a 	and	r3,r3,zero
81114d28:	1809883a 	mov	r4,r3
81114d2c:	2807883a 	mov	r3,r5
81114d30:	20c6b03a 	or	r3,r4,r3
81114d34:	10c00605 	stb	r3,24(r2)
81114d38:	e0fffe17 	ldw	r3,-8(fp)
81114d3c:	1806d23a 	srli	r3,r3,8
81114d40:	19403fcc 	andi	r5,r3,255
81114d44:	10c00643 	ldbu	r3,25(r2)
81114d48:	1806703a 	and	r3,r3,zero
81114d4c:	1809883a 	mov	r4,r3
81114d50:	2807883a 	mov	r3,r5
81114d54:	20c6b03a 	or	r3,r4,r3
81114d58:	10c00645 	stb	r3,25(r2)
  desc->actual_bytes_transferred = 0;
81114d5c:	e0bffa17 	ldw	r2,-24(fp)
81114d60:	10c00703 	ldbu	r3,28(r2)
81114d64:	1806703a 	and	r3,r3,zero
81114d68:	10c00705 	stb	r3,28(r2)
81114d6c:	10c00743 	ldbu	r3,29(r2)
81114d70:	1806703a 	and	r3,r3,zero
81114d74:	10c00745 	stb	r3,29(r2)
  desc->status                   = 0x0;
81114d78:	e0bffa17 	ldw	r2,-24(fp)
81114d7c:	10000785 	stb	zero,30(r2)

  /* SGDMA burst not currently supported */
  desc->read_burst               = read_burst;
81114d80:	e0800617 	ldw	r2,24(fp)
81114d84:	1007883a 	mov	r3,r2
81114d88:	e0bffa17 	ldw	r2,-24(fp)
81114d8c:	10c00685 	stb	r3,26(r2)
  desc->write_burst              = write_burst;
81114d90:	e0800717 	ldw	r2,28(fp)
81114d94:	1007883a 	mov	r3,r2
81114d98:	e0bffa17 	ldw	r2,-24(fp)
81114d9c:	10c006c5 	stb	r3,27(r2)
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
81114da0:	e0800317 	ldw	r2,12(fp)
81114da4:	10000226 	beq	r2,zero,81114db0 <alt_avalon_sgdma_construct_descriptor_burst+0x32c>
81114da8:	00bfe044 	movi	r2,-127
81114dac:	00000106 	br	81114db4 <alt_avalon_sgdma_construct_descriptor_burst+0x330>
81114db0:	00bfe004 	movi	r2,-128
81114db4:	e0c00417 	ldw	r3,16(fp)
81114db8:	18000226 	beq	r3,zero,81114dc4 <alt_avalon_sgdma_construct_descriptor_burst+0x340>
81114dbc:	00c00084 	movi	r3,2
81114dc0:	00000106 	br	81114dc8 <alt_avalon_sgdma_construct_descriptor_burst+0x344>
81114dc4:	0007883a 	mov	r3,zero
81114dc8:	10c4b03a 	or	r2,r2,r3
81114dcc:	1007883a 	mov	r3,r2
81114dd0:	e0800517 	ldw	r2,20(fp)
81114dd4:	10000226 	beq	r2,zero,81114de0 <alt_avalon_sgdma_construct_descriptor_burst+0x35c>
81114dd8:	00800104 	movi	r2,4
81114ddc:	00000106 	br	81114de4 <alt_avalon_sgdma_construct_descriptor_burst+0x360>
81114de0:	0005883a 	mov	r2,zero
81114de4:	1884b03a 	or	r2,r3,r2
81114de8:	1007883a 	mov	r3,r2
81114dec:	e0bfff03 	ldbu	r2,-4(fp)
81114df0:	10000426 	beq	r2,zero,81114e04 <alt_avalon_sgdma_construct_descriptor_burst+0x380>
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK : 0x0)        |
    (read_fixed ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK : 0x0)  |
    (write_fixed_or_sop ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK : 0x0) |
    (atlantic_channel ? ( (atlantic_channel & 0x0F) << 3) : 0)
81114df4:	e0bfff03 	ldbu	r2,-4(fp)
81114df8:	108003cc 	andi	r2,r2,15
81114dfc:	100490fa 	slli	r2,r2,3
81114e00:	00000106 	br	81114e08 <alt_avalon_sgdma_construct_descriptor_burst+0x384>
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
81114e04:	0005883a 	mov	r2,zero
81114e08:	1884b03a 	or	r2,r3,r2
81114e0c:	1007883a 	mov	r3,r2
81114e10:	e0bffa17 	ldw	r2,-24(fp)
81114e14:	10c007c5 	stb	r3,31(r2)
  /*
   * Flush completed buffer out of cache. This is done rather than
   * individual cache-bypassed writes to take advantage of any
   * burst-capabilities in the memory we're writing to.
   */
  alt_dcache_flush(desc, sizeof(alt_sgdma_descriptor));
81114e18:	01400804 	movi	r5,32
81114e1c:	e13ffa17 	ldw	r4,-24(fp)
81114e20:	11171640 	call	81117164 <alt_dcache_flush>
}
81114e24:	0001883a 	nop
81114e28:	e037883a 	mov	sp,fp
81114e2c:	dfc00117 	ldw	ra,4(sp)
81114e30:	df000017 	ldw	fp,0(sp)
81114e34:	dec00204 	addi	sp,sp,8
81114e38:	f800283a 	ret

81114e3c <alt_avalon_sgdma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_sgdma_irq(void *context)
#else
static void alt_avalon_sgdma_irq(void *context, alt_u32 id)
#endif
{
81114e3c:	defff904 	addi	sp,sp,-28
81114e40:	dfc00615 	stw	ra,24(sp)
81114e44:	df000515 	stw	fp,20(sp)
81114e48:	df000504 	addi	fp,sp,20
81114e4c:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev *dev = (alt_sgdma_dev *) context;
81114e50:	e0bfff17 	ldw	r2,-4(fp)
81114e54:	e0bffb15 	stw	r2,-20(fp)
   * Note: This is explicitly done before calling user interrupt-handling
   * code rather than after; if user ISR code initiates another SGDMA
   * transfer which completes quickly, reading the control register after
   * the callback routine may result in a lost interrupt.
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
81114e58:	e0bffb17 	ldw	r2,-20(fp)
81114e5c:	10800317 	ldw	r2,12(r2)
81114e60:	10800404 	addi	r2,r2,16
81114e64:	e0fffb17 	ldw	r3,-20(fp)
81114e68:	18c00317 	ldw	r3,12(r3)
81114e6c:	18c00404 	addi	r3,r3,16
81114e70:	18c00037 	ldwio	r3,0(r3)
81114e74:	18e00034 	orhi	r3,r3,32768
81114e78:	10c00035 	stwio	r3,0(r2)
    IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) | 0x80000000);
  
  /* Dummy read to ensure IRQ is negated before the ISR returns */
  IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81114e7c:	e0bffb17 	ldw	r2,-20(fp)
81114e80:	10800317 	ldw	r2,12(r2)
81114e84:	10800404 	addi	r2,r2,16
81114e88:	10800037 	ldwio	r2,0(r2)
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the driver to support 
   * interrupt preemption.
   */
  if(dev->callback) {
81114e8c:	e0bffb17 	ldw	r2,-20(fp)
81114e90:	10800917 	ldw	r2,36(r2)
81114e94:	10001226 	beq	r2,zero,81114ee0 <alt_avalon_sgdma_irq+0xa4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114e98:	0005303a 	rdctl	r2,status
81114e9c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114ea0:	e0fffd17 	ldw	r3,-12(fp)
81114ea4:	00bfff84 	movi	r2,-2
81114ea8:	1884703a 	and	r2,r3,r2
81114eac:	1001703a 	wrctl	status,r2
  
  return context;
81114eb0:	e0bffd17 	ldw	r2,-12(fp)
    cpu_sr = alt_irq_disable_all();
81114eb4:	e0bffc15 	stw	r2,-16(fp)
    (dev->callback)(dev->callback_context);
81114eb8:	e0bffb17 	ldw	r2,-20(fp)
81114ebc:	10800917 	ldw	r2,36(r2)
81114ec0:	e0fffb17 	ldw	r3,-20(fp)
81114ec4:	18c00a17 	ldw	r3,40(r3)
81114ec8:	1809883a 	mov	r4,r3
81114ecc:	103ee83a 	callr	r2
81114ed0:	e0bffc17 	ldw	r2,-16(fp)
81114ed4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81114ed8:	e0bffe17 	ldw	r2,-8(fp)
81114edc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
81114ee0:	0001883a 	nop
81114ee4:	e037883a 	mov	sp,fp
81114ee8:	dfc00117 	ldw	ra,4(sp)
81114eec:	df000017 	ldw	fp,0(sp)
81114ef0:	dec00204 	addi	sp,sp,8
81114ef4:	f800283a 	ret

81114ef8 <alt_avalon_sgdma_init>:
 * This routine disables interrupts, future descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_avalon_sgdma_init (alt_sgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
81114ef8:	defffa04 	addi	sp,sp,-24
81114efc:	dfc00515 	stw	ra,20(sp)
81114f00:	df000415 	stw	fp,16(sp)
81114f04:	df000404 	addi	fp,sp,16
81114f08:	e13ffd15 	stw	r4,-12(fp)
81114f0c:	e17ffe15 	stw	r5,-8(fp)
81114f10:	e1bfff15 	stw	r6,-4(fp)

  /* 
   * Halt any current transactions (reset the device)
   * SW reset is written twice per SGDMA documentation 
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81114f14:	e0bffd17 	ldw	r2,-12(fp)
81114f18:	10800317 	ldw	r2,12(r2)
81114f1c:	10800404 	addi	r2,r2,16
81114f20:	00c00074 	movhi	r3,1
81114f24:	10c00035 	stwio	r3,0(r2)
    ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81114f28:	e0bffd17 	ldw	r2,-12(fp)
81114f2c:	10800317 	ldw	r2,12(r2)
81114f30:	10800404 	addi	r2,r2,16
81114f34:	00c00074 	movhi	r3,1
81114f38:	10c00035 	stwio	r3,0(r2)

  /*
   * Disable interrupts, halt future descriptor processing,
   * and clear status register content
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 0x0);
81114f3c:	e0bffd17 	ldw	r2,-12(fp)
81114f40:	10800317 	ldw	r2,12(r2)
81114f44:	10800404 	addi	r2,r2,16
81114f48:	0007883a 	mov	r3,zero
81114f4c:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
81114f50:	e0bffd17 	ldw	r2,-12(fp)
81114f54:	10800317 	ldw	r2,12(r2)
81114f58:	00c03fc4 	movi	r3,255
81114f5c:	10c00035 	stwio	r3,0(r2)

  /* Register this instance of the SGDMA controller with HAL */
  alt_dev_llist_insert((alt_dev_llist*) dev, &alt_sgdma_list);
81114f60:	d1600f04 	addi	r5,gp,-32708
81114f64:	e13ffd17 	ldw	r4,-12(fp)
81114f68:	11171c80 	call	811171c8 <alt_dev_llist_insert>

  /* Install IRQ handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(ic_id, irq, alt_avalon_sgdma_irq, dev, 0x0);
81114f6c:	d8000015 	stw	zero,0(sp)
81114f70:	e1fffd17 	ldw	r7,-12(fp)
81114f74:	01a04474 	movhi	r6,33041
81114f78:	31938f04 	addi	r6,r6,20028
81114f7c:	e17fff17 	ldw	r5,-4(fp)
81114f80:	e13ffe17 	ldw	r4,-8(fp)
81114f84:	11173bc0 	call	811173bc <alt_ic_isr_register>
#else
  alt_irq_register(irq, dev, alt_avalon_sgdma_irq);
#endif  
}
81114f88:	0001883a 	nop
81114f8c:	e037883a 	mov	sp,fp
81114f90:	dfc00117 	ldw	ra,4(sp)
81114f94:	df000017 	ldw	fp,0(sp)
81114f98:	dec00204 	addi	sp,sp,8
81114f9c:	f800283a 	ret

81114fa0 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
81114fa0:	defffa04 	addi	sp,sp,-24
81114fa4:	dfc00515 	stw	ra,20(sp)
81114fa8:	df000415 	stw	fp,16(sp)
81114fac:	df000404 	addi	fp,sp,16
81114fb0:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
81114fb4:	0007883a 	mov	r3,zero
81114fb8:	e0bfff17 	ldw	r2,-4(fp)
81114fbc:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
81114fc0:	e0bfff17 	ldw	r2,-4(fp)
81114fc4:	10800104 	addi	r2,r2,4
81114fc8:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114fcc:	0005303a 	rdctl	r2,status
81114fd0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81114fd4:	e0fffd17 	ldw	r3,-12(fp)
81114fd8:	00bfff84 	movi	r2,-2
81114fdc:	1884703a 	and	r2,r3,r2
81114fe0:	1001703a 	wrctl	status,r2
  
  return context;
81114fe4:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
81114fe8:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
81114fec:	11133e40 	call	811133e4 <alt_tick>
81114ff0:	e0bffc17 	ldw	r2,-16(fp)
81114ff4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81114ff8:	e0bffe17 	ldw	r2,-8(fp)
81114ffc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
81115000:	0001883a 	nop
81115004:	e037883a 	mov	sp,fp
81115008:	dfc00117 	ldw	ra,4(sp)
8111500c:	df000017 	ldw	fp,0(sp)
81115010:	dec00204 	addi	sp,sp,8
81115014:	f800283a 	ret

81115018 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
81115018:	defff804 	addi	sp,sp,-32
8111501c:	dfc00715 	stw	ra,28(sp)
81115020:	df000615 	stw	fp,24(sp)
81115024:	df000604 	addi	fp,sp,24
81115028:	e13ffc15 	stw	r4,-16(fp)
8111502c:	e17ffd15 	stw	r5,-12(fp)
81115030:	e1bffe15 	stw	r6,-8(fp)
81115034:	e1ffff15 	stw	r7,-4(fp)
81115038:	e0bfff17 	ldw	r2,-4(fp)
8111503c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
81115040:	d0a02317 	ldw	r2,-32628(gp)
81115044:	1000021e 	bne	r2,zero,81115050 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
81115048:	e0bffb17 	ldw	r2,-20(fp)
8111504c:	d0a02315 	stw	r2,-32628(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
81115050:	e0bffc17 	ldw	r2,-16(fp)
81115054:	10800104 	addi	r2,r2,4
81115058:	00c001c4 	movi	r3,7
8111505c:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
81115060:	d8000015 	stw	zero,0(sp)
81115064:	e1fffc17 	ldw	r7,-16(fp)
81115068:	01a04474 	movhi	r6,33041
8111506c:	3193e804 	addi	r6,r6,20384
81115070:	e17ffe17 	ldw	r5,-8(fp)
81115074:	e13ffd17 	ldw	r4,-12(fp)
81115078:	11173bc0 	call	811173bc <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
8111507c:	0001883a 	nop
81115080:	e037883a 	mov	sp,fp
81115084:	dfc00117 	ldw	ra,4(sp)
81115088:	df000017 	ldw	fp,0(sp)
8111508c:	dec00204 	addi	sp,sp,8
81115090:	f800283a 	ret

81115094 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81115094:	defffe04 	addi	sp,sp,-8
81115098:	dfc00115 	stw	ra,4(sp)
8111509c:	df000015 	stw	fp,0(sp)
811150a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811150a4:	d0a00b17 	ldw	r2,-32724(gp)
811150a8:	10000326 	beq	r2,zero,811150b8 <alt_get_errno+0x24>
811150ac:	d0a00b17 	ldw	r2,-32724(gp)
811150b0:	103ee83a 	callr	r2
811150b4:	00000106 	br	811150bc <alt_get_errno+0x28>
811150b8:	d0a01f04 	addi	r2,gp,-32644
}
811150bc:	e037883a 	mov	sp,fp
811150c0:	dfc00117 	ldw	ra,4(sp)
811150c4:	df000017 	ldw	fp,0(sp)
811150c8:	dec00204 	addi	sp,sp,8
811150cc:	f800283a 	ret

811150d0 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
811150d0:	defffc04 	addi	sp,sp,-16
811150d4:	df000315 	stw	fp,12(sp)
811150d8:	df000304 	addi	fp,sp,12
811150dc:	e13ffd15 	stw	r4,-12(fp)
811150e0:	e17ffe15 	stw	r5,-8(fp)
811150e4:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
811150e8:	e0bffd17 	ldw	r2,-12(fp)
811150ec:	10800037 	ldwio	r2,0(r2)
811150f0:	1080010c 	andi	r2,r2,4
811150f4:	10000226 	beq	r2,zero,81115100 <alt_msgdma_write_standard_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
811150f8:	00bff904 	movi	r2,-28
811150fc:	00001506 	br	81115154 <alt_msgdma_write_standard_descriptor+0x84>
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
81115100:	e0bfff17 	ldw	r2,-4(fp)
81115104:	10800017 	ldw	r2,0(r2)
81115108:	1007883a 	mov	r3,r2
8111510c:	e0bffe17 	ldw	r2,-8(fp)
81115110:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
81115114:	e0bffe17 	ldw	r2,-8(fp)
81115118:	10800104 	addi	r2,r2,4
8111511c:	e0ffff17 	ldw	r3,-4(fp)
81115120:	18c00117 	ldw	r3,4(r3)
81115124:	10c00035 	stwio	r3,0(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
81115128:	e0bffe17 	ldw	r2,-8(fp)
8111512c:	10800204 	addi	r2,r2,8
81115130:	e0ffff17 	ldw	r3,-4(fp)
81115134:	18c00217 	ldw	r3,8(r3)
81115138:	10c00035 	stwio	r3,0(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
8111513c:	e0bffe17 	ldw	r2,-8(fp)
81115140:	10800304 	addi	r2,r2,12
81115144:	e0ffff17 	ldw	r3,-4(fp)
81115148:	18c00317 	ldw	r3,12(r3)
8111514c:	10c00035 	stwio	r3,0(r2)
		descriptor->control);
        return 0;
81115150:	0005883a 	mov	r2,zero
}
81115154:	e037883a 	mov	sp,fp
81115158:	df000017 	ldw	fp,0(sp)
8111515c:	dec00104 	addi	sp,sp,4
81115160:	f800283a 	ret

81115164 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
81115164:	defffc04 	addi	sp,sp,-16
81115168:	df000315 	stw	fp,12(sp)
8111516c:	df000304 	addi	fp,sp,12
81115170:	e13ffd15 	stw	r4,-12(fp)
81115174:	e17ffe15 	stw	r5,-8(fp)
81115178:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
8111517c:	e0bffd17 	ldw	r2,-12(fp)
81115180:	10800037 	ldwio	r2,0(r2)
81115184:	1080010c 	andi	r2,r2,4
81115188:	10000226 	beq	r2,zero,81115194 <alt_msgdma_write_extended_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
8111518c:	00bff904 	movi	r2,-28
81115190:	00003b06 	br	81115280 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
81115194:	e0bfff17 	ldw	r2,-4(fp)
81115198:	10800017 	ldw	r2,0(r2)
8111519c:	1007883a 	mov	r3,r2
811151a0:	e0bffe17 	ldw	r2,-8(fp)
811151a4:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
811151a8:	e0bffe17 	ldw	r2,-8(fp)
811151ac:	10800104 	addi	r2,r2,4
811151b0:	e0ffff17 	ldw	r3,-4(fp)
811151b4:	18c00117 	ldw	r3,4(r3)
811151b8:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
811151bc:	e0bffe17 	ldw	r2,-8(fp)
811151c0:	10800204 	addi	r2,r2,8
811151c4:	e0ffff17 	ldw	r3,-4(fp)
811151c8:	18c00217 	ldw	r3,8(r3)
811151cc:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
811151d0:	e0bffe17 	ldw	r2,-8(fp)
811151d4:	10800304 	addi	r2,r2,12
811151d8:	e0ffff17 	ldw	r3,-4(fp)
811151dc:	18c0030b 	ldhu	r3,12(r3)
811151e0:	18ffffcc 	andi	r3,r3,65535
811151e4:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
811151e8:	e0bffe17 	ldw	r2,-8(fp)
811151ec:	10800384 	addi	r2,r2,14
811151f0:	e0ffff17 	ldw	r3,-4(fp)
811151f4:	18c00383 	ldbu	r3,14(r3)
811151f8:	18c03fcc 	andi	r3,r3,255
811151fc:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
81115200:	e0bffe17 	ldw	r2,-8(fp)
81115204:	108003c4 	addi	r2,r2,15
81115208:	e0ffff17 	ldw	r3,-4(fp)
8111520c:	18c003c3 	ldbu	r3,15(r3)
81115210:	18c03fcc 	andi	r3,r3,255
81115214:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
81115218:	e0bffe17 	ldw	r2,-8(fp)
8111521c:	10800404 	addi	r2,r2,16
81115220:	e0ffff17 	ldw	r3,-4(fp)
81115224:	18c0040b 	ldhu	r3,16(r3)
81115228:	18ffffcc 	andi	r3,r3,65535
8111522c:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
81115230:	e0bffe17 	ldw	r2,-8(fp)
81115234:	10800484 	addi	r2,r2,18
81115238:	e0ffff17 	ldw	r3,-4(fp)
8111523c:	18c0048b 	ldhu	r3,18(r3)
81115240:	18ffffcc 	andi	r3,r3,65535
81115244:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
81115248:	e0bffe17 	ldw	r2,-8(fp)
8111524c:	10800504 	addi	r2,r2,20
81115250:	0007883a 	mov	r3,zero
81115254:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
81115258:	e0bffe17 	ldw	r2,-8(fp)
8111525c:	10800604 	addi	r2,r2,24
81115260:	0007883a 	mov	r3,zero
81115264:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
81115268:	e0bffe17 	ldw	r2,-8(fp)
8111526c:	10800704 	addi	r2,r2,28
81115270:	e0ffff17 	ldw	r3,-4(fp)
81115274:	18c00717 	ldw	r3,28(r3)
81115278:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->control);
    return 0;
8111527c:	0005883a 	mov	r2,zero
}
81115280:	e037883a 	mov	sp,fp
81115284:	df000017 	ldw	fp,0(sp)
81115288:	dec00104 	addi	sp,sp,4
8111528c:	f800283a 	ret

81115290 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
81115290:	defff804 	addi	sp,sp,-32
81115294:	dfc00715 	stw	ra,28(sp)
81115298:	df000615 	stw	fp,24(sp)
8111529c:	df000604 	addi	fp,sp,24
811152a0:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
811152a4:	e0bfff17 	ldw	r2,-4(fp)
811152a8:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
811152ac:	e0bffa17 	ldw	r2,-24(fp)
811152b0:	10801783 	ldbu	r2,94(r2)
811152b4:	10803fcc 	andi	r2,r2,255
811152b8:	10001126 	beq	r2,zero,81115300 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
811152bc:	e0bffa17 	ldw	r2,-24(fp)
811152c0:	10800617 	ldw	r2,24(r2)
811152c4:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
811152c8:	1007883a 	mov	r3,r2
811152cc:	00bffdc4 	movi	r2,-9
811152d0:	1884703a 	and	r2,r3,r2
811152d4:	e0bffb15 	stw	r2,-20(fp)
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
811152d8:	e0bffa17 	ldw	r2,-24(fp)
811152dc:	10800617 	ldw	r2,24(r2)
811152e0:	e0fffb17 	ldw	r3,-20(fp)
811152e4:	10c00035 	stwio	r3,0(r2)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
811152e8:	e0bffa17 	ldw	r2,-24(fp)
811152ec:	10800617 	ldw	r2,24(r2)
811152f0:	10800404 	addi	r2,r2,16
811152f4:	00c00044 	movi	r3,1
811152f8:	10c00035 	stwio	r3,0(r2)
811152fc:	00001106 	br	81115344 <alt_msgdma_irq+0xb4>
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
81115300:	e0bffa17 	ldw	r2,-24(fp)
81115304:	10800317 	ldw	r2,12(r2)
81115308:	10800104 	addi	r2,r2,4
8111530c:	10800037 	ldwio	r2,0(r2)
81115310:	1007883a 	mov	r3,r2
81115314:	00bffbc4 	movi	r2,-17
81115318:	1884703a 	and	r2,r3,r2
8111531c:	e0bffb15 	stw	r2,-20(fp)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81115320:	e0bffa17 	ldw	r2,-24(fp)
81115324:	10800317 	ldw	r2,12(r2)
81115328:	10800104 	addi	r2,r2,4
8111532c:	e0fffb17 	ldw	r3,-20(fp)
81115330:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81115334:	e0bffa17 	ldw	r2,-24(fp)
81115338:	10800317 	ldw	r2,12(r2)
8111533c:	00c08004 	movi	r3,512
81115340:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
81115344:	e0bffa17 	ldw	r2,-24(fp)
81115348:	10800b17 	ldw	r2,44(r2)
8111534c:	10001226 	beq	r2,zero,81115398 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115350:	0005303a 	rdctl	r2,status
81115354:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115358:	e0fffd17 	ldw	r3,-12(fp)
8111535c:	00bfff84 	movi	r2,-2
81115360:	1884703a 	and	r2,r3,r2
81115364:	1001703a 	wrctl	status,r2
  
  return context;
81115368:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
8111536c:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
81115370:	e0bffa17 	ldw	r2,-24(fp)
81115374:	10800b17 	ldw	r2,44(r2)
81115378:	e0fffa17 	ldw	r3,-24(fp)
8111537c:	18c00c17 	ldw	r3,48(r3)
81115380:	1809883a 	mov	r4,r3
81115384:	103ee83a 	callr	r2
81115388:	e0bffc17 	ldw	r2,-16(fp)
8111538c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115390:	e0bffe17 	ldw	r2,-8(fp)
81115394:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
81115398:	e0bffa17 	ldw	r2,-24(fp)
8111539c:	10801783 	ldbu	r2,94(r2)
811153a0:	10803fcc 	andi	r2,r2,255
811153a4:	10000a26 	beq	r2,zero,811153d0 <alt_msgdma_irq+0x140>
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
811153a8:	e0bffa17 	ldw	r2,-24(fp)
811153ac:	10800617 	ldw	r2,24(r2)
811153b0:	10800037 	ldwio	r2,0(r2)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
811153b4:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
811153b8:	e0bffb15 	stw	r2,-20(fp)
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
811153bc:	e0bffa17 	ldw	r2,-24(fp)
811153c0:	10800617 	ldw	r2,24(r2)
811153c4:	e0fffb17 	ldw	r3,-20(fp)
811153c8:	10c00035 	stwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
811153cc:	00000c06 	br	81115400 <alt_msgdma_irq+0x170>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
811153d0:	e0bffa17 	ldw	r2,-24(fp)
811153d4:	10800317 	ldw	r2,12(r2)
811153d8:	10800104 	addi	r2,r2,4
811153dc:	10800037 	ldwio	r2,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
811153e0:	10800414 	ori	r2,r2,16
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
811153e4:	e0bffb15 	stw	r2,-20(fp)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
811153e8:	e0bffa17 	ldw	r2,-24(fp)
811153ec:	10800317 	ldw	r2,12(r2)
811153f0:	10800104 	addi	r2,r2,4
811153f4:	e0fffb17 	ldw	r3,-20(fp)
811153f8:	10c00035 	stwio	r3,0(r2)
    }

    return;
811153fc:	0001883a 	nop
}
81115400:	e037883a 	mov	sp,fp
81115404:	dfc00117 	ldw	ra,4(sp)
81115408:	df000017 	ldw	fp,0(sp)
8111540c:	dec00204 	addi	sp,sp,8
81115410:	f800283a 	ret

81115414 <alt_msgdma_construct_standard_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81115414:	defffb04 	addi	sp,sp,-20
81115418:	df000415 	stw	fp,16(sp)
8111541c:	df000404 	addi	fp,sp,16
81115420:	e13ffc15 	stw	r4,-16(fp)
81115424:	e17ffd15 	stw	r5,-12(fp)
81115428:	e1bffe15 	stw	r6,-8(fp)
8111542c:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
81115430:	e0bffc17 	ldw	r2,-16(fp)
81115434:	10c01217 	ldw	r3,72(r2)
81115438:	e0800117 	ldw	r2,4(fp)
8111543c:	18800436 	bltu	r3,r2,81115450 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
81115440:	e0bffc17 	ldw	r2,-16(fp)
81115444:	10801703 	ldbu	r2,92(r2)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81115448:	10803fcc 	andi	r2,r2,255
8111544c:	10000226 	beq	r2,zero,81115458 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81115450:	00bffa84 	movi	r2,-22
81115454:	00000e06 	br	81115490 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
81115458:	e0bffd17 	ldw	r2,-12(fp)
8111545c:	e0fffe17 	ldw	r3,-8(fp)
81115460:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
81115464:	e0bffd17 	ldw	r2,-12(fp)
81115468:	e0ffff17 	ldw	r3,-4(fp)
8111546c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81115470:	e0bffd17 	ldw	r2,-12(fp)
81115474:	e0c00117 	ldw	r3,4(fp)
81115478:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8111547c:	e0800217 	ldw	r2,8(fp)
81115480:	10e00034 	orhi	r3,r2,32768
81115484:	e0bffd17 	ldw	r2,-12(fp)
81115488:	10c00315 	stw	r3,12(r2)
    
    return 0;
8111548c:	0005883a 	mov	r2,zero
}
81115490:	e037883a 	mov	sp,fp
81115494:	df000017 	ldw	fp,0(sp)
81115498:	dec00104 	addi	sp,sp,4
8111549c:	f800283a 	ret

811154a0 <alt_msgdma_construct_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
811154a0:	defff604 	addi	sp,sp,-40
811154a4:	df000915 	stw	fp,36(sp)
811154a8:	df000904 	addi	fp,sp,36
811154ac:	e13ff715 	stw	r4,-36(fp)
811154b0:	e17ff815 	stw	r5,-32(fp)
811154b4:	e1bff915 	stw	r6,-28(fp)
811154b8:	e1fffa15 	stw	r7,-24(fp)
811154bc:	e1800317 	ldw	r6,12(fp)
811154c0:	e1400417 	ldw	r5,16(fp)
811154c4:	e1000517 	ldw	r4,20(fp)
811154c8:	e0c00617 	ldw	r3,24(fp)
811154cc:	e0800717 	ldw	r2,28(fp)
811154d0:	e1bffb0d 	sth	r6,-20(fp)
811154d4:	e17ffc05 	stb	r5,-16(fp)
811154d8:	e13ffd05 	stb	r4,-12(fp)
811154dc:	e0fffe0d 	sth	r3,-8(fp)
811154e0:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
811154e4:	e0bff717 	ldw	r2,-36(fp)
811154e8:	10c01217 	ldw	r3,72(r2)
811154ec:	e0800117 	ldw	r2,4(fp)
811154f0:	18801936 	bltu	r3,r2,81115558 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
811154f4:	e13ff717 	ldw	r4,-36(fp)
811154f8:	20801317 	ldw	r2,76(r4)
811154fc:	20c01417 	ldw	r3,80(r4)
81115500:	e13ffe0b 	ldhu	r4,-8(fp)
81115504:	213fffcc 	andi	r4,r4,65535
81115508:	2015883a 	mov	r10,r4
8111550c:	0017883a 	mov	r11,zero
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
81115510:	1ac01136 	bltu	r3,r11,81115558 <alt_msgdma_construct_extended_descriptor+0xb8>
81115514:	58c0011e 	bne	r11,r3,8111551c <alt_msgdma_construct_extended_descriptor+0x7c>
81115518:	12800f36 	bltu	r2,r10,81115558 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111551c:	e13ff717 	ldw	r4,-36(fp)
81115520:	20801317 	ldw	r2,76(r4)
81115524:	20c01417 	ldw	r3,80(r4)
81115528:	e13fff0b 	ldhu	r4,-4(fp)
8111552c:	213fffcc 	andi	r4,r4,65535
81115530:	2011883a 	mov	r8,r4
81115534:	0013883a 	mov	r9,zero
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81115538:	1a400736 	bltu	r3,r9,81115558 <alt_msgdma_construct_extended_descriptor+0xb8>
8111553c:	48c0011e 	bne	r9,r3,81115544 <alt_msgdma_construct_extended_descriptor+0xa4>
81115540:	12000536 	bltu	r2,r8,81115558 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
81115544:	e0bff717 	ldw	r2,-36(fp)
81115548:	10801703 	ldbu	r2,92(r2)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111554c:	10803fcc 	andi	r2,r2,255
81115550:	10800060 	cmpeqi	r2,r2,1
81115554:	1000021e 	bne	r2,zero,81115560 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81115558:	00bffa84 	movi	r2,-22
8111555c:	00002106 	br	811155e4 <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
81115560:	e0bff817 	ldw	r2,-32(fp)
81115564:	e0fff917 	ldw	r3,-28(fp)
81115568:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
8111556c:	e0bff817 	ldw	r2,-32(fp)
81115570:	e0fffa17 	ldw	r3,-24(fp)
81115574:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81115578:	e0bff817 	ldw	r2,-32(fp)
8111557c:	e0c00117 	ldw	r3,4(fp)
81115580:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
81115584:	e0bff817 	ldw	r2,-32(fp)
81115588:	e0fffb0b 	ldhu	r3,-20(fp)
8111558c:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
81115590:	e0bff817 	ldw	r2,-32(fp)
81115594:	e0fffc03 	ldbu	r3,-16(fp)
81115598:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
8111559c:	e0bff817 	ldw	r2,-32(fp)
811155a0:	e0fffd03 	ldbu	r3,-12(fp)
811155a4:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
811155a8:	e0bff817 	ldw	r2,-32(fp)
811155ac:	e0fffe0b 	ldhu	r3,-8(fp)
811155b0:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
811155b4:	e0bff817 	ldw	r2,-32(fp)
811155b8:	e0ffff0b 	ldhu	r3,-4(fp)
811155bc:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
811155c0:	e0bff817 	ldw	r2,-32(fp)
811155c4:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
811155c8:	e0bff817 	ldw	r2,-32(fp)
811155cc:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
811155d0:	e0800217 	ldw	r2,8(fp)
811155d4:	10e00034 	orhi	r3,r2,32768
811155d8:	e0bff817 	ldw	r2,-32(fp)
811155dc:	10c00715 	stw	r3,28(r2)

  return 0 ;
811155e0:	0005883a 	mov	r2,zero

}
811155e4:	e037883a 	mov	sp,fp
811155e8:	df000017 	ldw	fp,0(sp)
811155ec:	dec00104 	addi	sp,sp,4
811155f0:	f800283a 	ret

811155f4 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
811155f4:	defff004 	addi	sp,sp,-64
811155f8:	dfc00f15 	stw	ra,60(sp)
811155fc:	df000e15 	stw	fp,56(sp)
81115600:	df000e04 	addi	fp,sp,56
81115604:	e13ffd15 	stw	r4,-12(fp)
81115608:	e17ffe15 	stw	r5,-8(fp)
8111560c:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
81115610:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
81115614:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
81115618:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8111561c:	e0bffd17 	ldw	r2,-12(fp)
81115620:	10800317 	ldw	r2,12(r2)
81115624:	10800204 	addi	r2,r2,8
81115628:	10800037 	ldwio	r2,0(r2)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
8111562c:	10bfffcc 	andi	r2,r2,65535
81115630:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81115634:	e0bffd17 	ldw	r2,-12(fp)
81115638:	10800317 	ldw	r2,12(r2)
8111563c:	10800204 	addi	r2,r2,8
81115640:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
81115644:	1004d43a 	srli	r2,r2,16
81115648:	e0bff615 	stw	r2,-40(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8111564c:	e0bffd17 	ldw	r2,-12(fp)
81115650:	10800917 	ldw	r2,36(r2)
81115654:	e0fff617 	ldw	r3,-40(fp)
81115658:	1880042e 	bgeu	r3,r2,8111566c <alt_msgdma_descriptor_async_transfer+0x78>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
8111565c:	e0bffd17 	ldw	r2,-12(fp)
81115660:	10800917 	ldw	r2,36(r2)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81115664:	e0fff517 	ldw	r3,-44(fp)
81115668:	18800236 	bltu	r3,r2,81115674 <alt_msgdma_descriptor_async_transfer+0x80>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
8111566c:	00bff904 	movi	r2,-28
81115670:	00008f06 	br	811158b0 <alt_msgdma_descriptor_async_transfer+0x2bc>
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81115674:	00800804 	movi	r2,32
81115678:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111567c:	0005303a 	rdctl	r2,status
81115680:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115684:	e0fff717 	ldw	r3,-36(fp)
81115688:	00bfff84 	movi	r2,-2
8111568c:	1884703a 	and	r2,r3,r2
81115690:	1001703a 	wrctl	status,r2
  
  return context;
81115694:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81115698:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8111569c:	e0bffd17 	ldw	r2,-12(fp)
811156a0:	10800317 	ldw	r2,12(r2)
811156a4:	10800104 	addi	r2,r2,4
811156a8:	e0fff317 	ldw	r3,-52(fp)
811156ac:	10c00035 	stwio	r3,0(r2)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
811156b0:	e0bffd17 	ldw	r2,-12(fp)
811156b4:	10800317 	ldw	r2,12(r2)
811156b8:	e0fffd17 	ldw	r3,-12(fp)
811156bc:	18c00317 	ldw	r3,12(r3)
811156c0:	18c00037 	ldwio	r3,0(r3)
811156c4:	10c00035 	stwio	r3,0(r2)
811156c8:	e0bff417 	ldw	r2,-48(fp)
811156cc:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811156d0:	e0bffc17 	ldw	r2,-16(fp)
811156d4:	1001703a 	wrctl	status,r2
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
811156d8:	e0bffe17 	ldw	r2,-8(fp)
811156dc:	10001a26 	beq	r2,zero,81115748 <alt_msgdma_descriptor_async_transfer+0x154>
811156e0:	e0bfff17 	ldw	r2,-4(fp)
811156e4:	1000181e 	bne	r2,zero,81115748 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
811156e8:	00000d06 	br	81115720 <alt_msgdma_descriptor_async_transfer+0x12c>
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
811156ec:	01000044 	movi	r4,1
811156f0:	111703c0 	call	8111703c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
811156f4:	e0bff20b 	ldhu	r2,-56(fp)
811156f8:	1084e230 	cmpltui	r2,r2,5000
811156fc:	1000051e 	bne	r2,zero,81115714 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
81115700:	012044b4 	movhi	r4,33042
81115704:	21258a04 	addi	r4,r4,-27096
81115708:	11179f00 	call	811179f0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8111570c:	00bff084 	movi	r2,-62
81115710:	00006706 	br	811158b0 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
81115714:	e0bff20b 	ldhu	r2,-56(fp)
81115718:	10800044 	addi	r2,r2,1
8111571c:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81115720:	e0bffd17 	ldw	r2,-12(fp)
81115724:	10c00317 	ldw	r3,12(r2)
81115728:	e0bffd17 	ldw	r2,-12(fp)
8111572c:	10800417 	ldw	r2,16(r2)
81115730:	e1bffe17 	ldw	r6,-8(fp)
81115734:	100b883a 	mov	r5,r2
81115738:	1809883a 	mov	r4,r3
8111573c:	11150d00 	call	811150d0 <alt_msgdma_write_standard_descriptor>
81115740:	103fea1e 	bne	r2,zero,811156ec <__reset+0xfb0f56ec>
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
81115744:	00001f06 	br	811157c4 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81115748:	e0bffe17 	ldw	r2,-8(fp)
8111574c:	10001b1e 	bne	r2,zero,811157bc <alt_msgdma_descriptor_async_transfer+0x1c8>
81115750:	e0bfff17 	ldw	r2,-4(fp)
81115754:	10001926 	beq	r2,zero,811157bc <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
81115758:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8111575c:	00000d06 	br	81115794 <alt_msgdma_descriptor_async_transfer+0x1a0>
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81115760:	01000044 	movi	r4,1
81115764:	111703c0 	call	8111703c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81115768:	e0bff20b 	ldhu	r2,-56(fp)
8111576c:	1084e230 	cmpltui	r2,r2,5000
81115770:	1000051e 	bne	r2,zero,81115788 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
81115774:	012044b4 	movhi	r4,33042
81115778:	2125a004 	addi	r4,r4,-27008
8111577c:	11179f00 	call	811179f0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81115780:	00bff084 	movi	r2,-62
81115784:	00004a06 	br	811158b0 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
81115788:	e0bff20b 	ldhu	r2,-56(fp)
8111578c:	10800044 	addi	r2,r2,1
81115790:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81115794:	e0bffd17 	ldw	r2,-12(fp)
81115798:	10c00317 	ldw	r3,12(r2)
8111579c:	e0bffd17 	ldw	r2,-12(fp)
811157a0:	10800417 	ldw	r2,16(r2)
811157a4:	e1bfff17 	ldw	r6,-4(fp)
811157a8:	100b883a 	mov	r5,r2
811157ac:	1809883a 	mov	r4,r3
811157b0:	11151640 	call	81115164 <alt_msgdma_write_extended_descriptor>
811157b4:	103fea1e 	bne	r2,zero,81115760 <__reset+0xfb0f5760>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
811157b8:	00000206 	br	811157c4 <alt_msgdma_descriptor_async_transfer+0x1d0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
811157bc:	00bfffc4 	movi	r2,-1
811157c0:	00003b06 	br	811158b0 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
811157c4:	e0bffd17 	ldw	r2,-12(fp)
811157c8:	10800b17 	ldw	r2,44(r2)
811157cc:	10001c26 	beq	r2,zero,81115840 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
811157d0:	e0bffd17 	ldw	r2,-12(fp)
811157d4:	10c00d17 	ldw	r3,52(r2)
811157d8:	e0bff317 	ldw	r2,-52(fp)
811157dc:	1884b03a 	or	r2,r3,r2
811157e0:	10800514 	ori	r2,r2,20
811157e4:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
811157e8:	e0fff317 	ldw	r3,-52(fp)
811157ec:	00bff7c4 	movi	r2,-33
811157f0:	1884703a 	and	r2,r3,r2
811157f4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811157f8:	0005303a 	rdctl	r2,status
811157fc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115800:	e0fffa17 	ldw	r3,-24(fp)
81115804:	00bfff84 	movi	r2,-2
81115808:	1884703a 	and	r2,r3,r2
8111580c:	1001703a 	wrctl	status,r2
  
  return context;
81115810:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
81115814:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81115818:	e0bffd17 	ldw	r2,-12(fp)
8111581c:	10800317 	ldw	r2,12(r2)
81115820:	10800104 	addi	r2,r2,4
81115824:	e0fff317 	ldw	r3,-52(fp)
81115828:	10c00035 	stwio	r3,0(r2)
8111582c:	e0bff417 	ldw	r2,-48(fp)
81115830:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115834:	e0bff817 	ldw	r2,-32(fp)
81115838:	1001703a 	wrctl	status,r2
8111583c:	00001b06 	br	811158ac <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
81115840:	e0bffd17 	ldw	r2,-12(fp)
81115844:	10c00d17 	ldw	r3,52(r2)
81115848:	e0bff317 	ldw	r2,-52(fp)
8111584c:	1884b03a 	or	r2,r3,r2
81115850:	10800114 	ori	r2,r2,4
81115854:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
81115858:	e0fff317 	ldw	r3,-52(fp)
8111585c:	00bff3c4 	movi	r2,-49
81115860:	1884703a 	and	r2,r3,r2
81115864:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115868:	0005303a 	rdctl	r2,status
8111586c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115870:	e0fffb17 	ldw	r3,-20(fp)
81115874:	00bfff84 	movi	r2,-2
81115878:	1884703a 	and	r2,r3,r2
8111587c:	1001703a 	wrctl	status,r2
  
  return context;
81115880:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
81115884:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81115888:	e0bffd17 	ldw	r2,-12(fp)
8111588c:	10800317 	ldw	r2,12(r2)
81115890:	10800104 	addi	r2,r2,4
81115894:	e0fff317 	ldw	r3,-52(fp)
81115898:	10c00035 	stwio	r3,0(r2)
8111589c:	e0bff417 	ldw	r2,-48(fp)
811158a0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811158a4:	e0bff917 	ldw	r2,-28(fp)
811158a8:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
811158ac:	0005883a 	mov	r2,zero
}
811158b0:	e037883a 	mov	sp,fp
811158b4:	dfc00117 	ldw	ra,4(sp)
811158b8:	df000017 	ldw	fp,0(sp)
811158bc:	dec00204 	addi	sp,sp,8
811158c0:	f800283a 	ret

811158c4 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
811158c4:	defff004 	addi	sp,sp,-64
811158c8:	dfc00f15 	stw	ra,60(sp)
811158cc:	df000e15 	stw	fp,56(sp)
811158d0:	df000e04 	addi	fp,sp,56
811158d4:	e13ffd15 	stw	r4,-12(fp)
811158d8:	e17ffe15 	stw	r5,-8(fp)
811158dc:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
811158e0:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
811158e4:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
811158e8:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
811158ec:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811158f0:	e0bffd17 	ldw	r2,-12(fp)
811158f4:	10800317 	ldw	r2,12(r2)
811158f8:	10800204 	addi	r2,r2,8
811158fc:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
81115900:	10bfffcc 	andi	r2,r2,65535
81115904:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81115908:	e0bffd17 	ldw	r2,-12(fp)
8111590c:	10800317 	ldw	r2,12(r2)
81115910:	10800204 	addi	r2,r2,8
81115914:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
81115918:	1004d43a 	srli	r2,r2,16
8111591c:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
81115920:	00807804 	movi	r2,480
81115924:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81115928:	00001906 	br	81115990 <alt_msgdma_descriptor_sync_transfer+0xcc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
8111592c:	01000044 	movi	r4,1
81115930:	111703c0 	call	8111703c <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81115934:	e0bff30b 	ldhu	r2,-52(fp)
81115938:	1084e230 	cmpltui	r2,r2,5000
8111593c:	1000051e 	bne	r2,zero,81115954 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
81115940:	012044b4 	movhi	r4,33042
81115944:	2125b604 	addi	r4,r4,-26920
81115948:	11179f00 	call	811179f0 <alt_printf>
				" for storing descriptor\n");
            return -ETIME;
8111594c:	00bff084 	movi	r2,-62
81115950:	0000b506 	br	81115c28 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
81115954:	e0bff30b 	ldhu	r2,-52(fp)
81115958:	10800044 	addi	r2,r2,1
8111595c:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81115960:	e0bffd17 	ldw	r2,-12(fp)
81115964:	10800317 	ldw	r2,12(r2)
81115968:	10800204 	addi	r2,r2,8
8111596c:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
81115970:	10bfffcc 	andi	r2,r2,65535
81115974:	e0bff415 	stw	r2,-48(fp)
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81115978:	e0bffd17 	ldw	r2,-12(fp)
8111597c:	10800317 	ldw	r2,12(r2)
81115980:	10800204 	addi	r2,r2,8
81115984:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
81115988:	1004d43a 	srli	r2,r2,16
8111598c:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81115990:	e0bffd17 	ldw	r2,-12(fp)
81115994:	10800917 	ldw	r2,36(r2)
81115998:	e0fff517 	ldw	r3,-44(fp)
8111599c:	18bfe32e 	bgeu	r3,r2,8111592c <__reset+0xfb0f592c>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
811159a0:	e0bffd17 	ldw	r2,-12(fp)
811159a4:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
811159a8:	e0fff417 	ldw	r3,-48(fp)
811159ac:	18bfdf2e 	bgeu	r3,r2,8111592c <__reset+0xfb0f592c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811159b0:	0005303a 	rdctl	r2,status
811159b4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811159b8:	e0fffc17 	ldw	r3,-16(fp)
811159bc:	00bfff84 	movi	r2,-2
811159c0:	1884703a 	and	r2,r3,r2
811159c4:	1001703a 	wrctl	status,r2
  
  return context;
811159c8:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
811159cc:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
811159d0:	e0bffd17 	ldw	r2,-12(fp)
811159d4:	10800317 	ldw	r2,12(r2)
811159d8:	10800104 	addi	r2,r2,4
811159dc:	00c00804 	movi	r3,32
811159e0:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
811159e4:	e0bffd17 	ldw	r2,-12(fp)
811159e8:	10800317 	ldw	r2,12(r2)
811159ec:	e0fffd17 	ldw	r3,-12(fp)
811159f0:	18c00317 	ldw	r3,12(r3)
811159f4:	18c00037 	ldwio	r3,0(r3)
811159f8:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
811159fc:	e0bffe17 	ldw	r2,-8(fp)
81115a00:	10001b26 	beq	r2,zero,81115a70 <alt_msgdma_descriptor_sync_transfer+0x1ac>
81115a04:	e0bfff17 	ldw	r2,-4(fp)
81115a08:	1000191e 	bne	r2,zero,81115a70 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
81115a0c:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81115a10:	00000d06 	br	81115a48 <alt_msgdma_descriptor_sync_transfer+0x184>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
81115a14:	01000044 	movi	r4,1
81115a18:	111703c0 	call	8111703c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81115a1c:	e0bff30b 	ldhu	r2,-52(fp)
81115a20:	1084e230 	cmpltui	r2,r2,5000
81115a24:	1000051e 	bne	r2,zero,81115a3c <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
81115a28:	012044b4 	movhi	r4,33042
81115a2c:	2125ca04 	addi	r4,r4,-26840
81115a30:	11179f00 	call	811179f0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81115a34:	00bff084 	movi	r2,-62
81115a38:	00007b06 	br	81115c28 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
81115a3c:	e0bff30b 	ldhu	r2,-52(fp)
81115a40:	10800044 	addi	r2,r2,1
81115a44:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81115a48:	e0bffd17 	ldw	r2,-12(fp)
81115a4c:	10c00317 	ldw	r3,12(r2)
81115a50:	e0bffd17 	ldw	r2,-12(fp)
81115a54:	10800417 	ldw	r2,16(r2)
81115a58:	e1bffe17 	ldw	r6,-8(fp)
81115a5c:	100b883a 	mov	r5,r2
81115a60:	1809883a 	mov	r4,r3
81115a64:	11150d00 	call	811150d0 <alt_msgdma_write_standard_descriptor>
81115a68:	103fea1e 	bne	r2,zero,81115a14 <__reset+0xfb0f5a14>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
81115a6c:	00001f06 	br	81115aec <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81115a70:	e0bffe17 	ldw	r2,-8(fp)
81115a74:	10001b1e 	bne	r2,zero,81115ae4 <alt_msgdma_descriptor_sync_transfer+0x220>
81115a78:	e0bfff17 	ldw	r2,-4(fp)
81115a7c:	10001926 	beq	r2,zero,81115ae4 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
81115a80:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81115a84:	00000d06 	br	81115abc <alt_msgdma_descriptor_sync_transfer+0x1f8>
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81115a88:	01000044 	movi	r4,1
81115a8c:	111703c0 	call	8111703c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81115a90:	e0bff30b 	ldhu	r2,-52(fp)
81115a94:	1084e230 	cmpltui	r2,r2,5000
81115a98:	1000051e 	bne	r2,zero,81115ab0 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
81115a9c:	012044b4 	movhi	r4,33042
81115aa0:	2125db04 	addi	r4,r4,-26772
81115aa4:	11179f00 	call	811179f0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81115aa8:	00bff084 	movi	r2,-62
81115aac:	00005e06 	br	81115c28 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
81115ab0:	e0bff30b 	ldhu	r2,-52(fp)
81115ab4:	10800044 	addi	r2,r2,1
81115ab8:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81115abc:	e0bffd17 	ldw	r2,-12(fp)
81115ac0:	10c00317 	ldw	r3,12(r2)
81115ac4:	e0bffd17 	ldw	r2,-12(fp)
81115ac8:	10800417 	ldw	r2,16(r2)
81115acc:	e1bfff17 	ldw	r6,-4(fp)
81115ad0:	100b883a 	mov	r5,r2
81115ad4:	1809883a 	mov	r4,r3
81115ad8:	11151640 	call	81115164 <alt_msgdma_write_extended_descriptor>
81115adc:	103fea1e 	bne	r2,zero,81115a88 <__reset+0xfb0f5a88>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81115ae0:	00000206 	br	81115aec <alt_msgdma_descriptor_sync_transfer+0x228>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
81115ae4:	00bfffc4 	movi	r2,-1
81115ae8:	00004f06 	br	81115c28 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81115aec:	e0bffd17 	ldw	r2,-12(fp)
81115af0:	10800317 	ldw	r2,12(r2)
81115af4:	10800104 	addi	r2,r2,4
81115af8:	e0fffd17 	ldw	r3,-12(fp)
81115afc:	19000d17 	ldw	r4,52(r3)
81115b00:	00fff2c4 	movi	r3,-53
81115b04:	20c6703a 	and	r3,r4,r3
81115b08:	18c00114 	ori	r3,r3,4
81115b0c:	10c00035 	stwio	r3,0(r2)
81115b10:	e0bff717 	ldw	r2,-36(fp)
81115b14:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115b18:	e0bff917 	ldw	r2,-28(fp)
81115b1c:	1001703a 	wrctl	status,r2
		(~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
		(~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
81115b20:	e03ff30d 	sth	zero,-52(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81115b24:	e0bffd17 	ldw	r2,-12(fp)
81115b28:	10800317 	ldw	r2,12(r2)
81115b2c:	10800037 	ldwio	r2,0(r2)
81115b30:	e0bff215 	stw	r2,-56(fp)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
81115b34:	00001106 	br	81115b7c <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
81115b38:	01000044 	movi	r4,1
81115b3c:	111703c0 	call	8111703c <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81115b40:	e0bff30b 	ldhu	r2,-52(fp)
81115b44:	1084e230 	cmpltui	r2,r2,5000
81115b48:	1000051e 	bne	r2,zero,81115b60 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
81115b4c:	012044b4 	movhi	r4,33042
81115b50:	2125ec04 	addi	r4,r4,-26704
81115b54:	11179f00 	call	811179f0 <alt_printf>
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
81115b58:	00bff084 	movi	r2,-62
81115b5c:	00003206 	br	81115c28 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
81115b60:	e0bff30b 	ldhu	r2,-52(fp)
81115b64:	10800044 	addi	r2,r2,1
81115b68:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81115b6c:	e0bffd17 	ldw	r2,-12(fp)
81115b70:	10800317 	ldw	r2,12(r2)
81115b74:	10800037 	ldwio	r2,0(r2)
81115b78:	e0bff215 	stw	r2,-56(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
81115b7c:	e0fff217 	ldw	r3,-56(fp)
81115b80:	e0bff817 	ldw	r2,-32(fp)
81115b84:	1884703a 	and	r2,r3,r2
81115b88:	1000031e 	bne	r2,zero,81115b98 <alt_msgdma_descriptor_sync_transfer+0x2d4>
81115b8c:	e0bff217 	ldw	r2,-56(fp)
81115b90:	1080004c 	andi	r2,r2,1
81115b94:	103fe81e 	bne	r2,zero,81115b38 <__reset+0xfb0f5b38>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
81115b98:	e0fff217 	ldw	r3,-56(fp)
81115b9c:	e0bff817 	ldw	r2,-32(fp)
81115ba0:	1884703a 	and	r2,r3,r2
81115ba4:	10000226 	beq	r2,zero,81115bb0 <alt_msgdma_descriptor_sync_transfer+0x2ec>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
81115ba8:	e0bff817 	ldw	r2,-32(fp)
81115bac:	00001e06 	br	81115c28 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
81115bb0:	e0bffd17 	ldw	r2,-12(fp)
81115bb4:	10800317 	ldw	r2,12(r2)
81115bb8:	10800104 	addi	r2,r2,4
81115bbc:	10800037 	ldwio	r2,0(r2)
81115bc0:	10800814 	ori	r2,r2,32
81115bc4:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81115bc8:	0005303a 	rdctl	r2,status
81115bcc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81115bd0:	e0fffa17 	ldw	r3,-24(fp)
81115bd4:	00bfff84 	movi	r2,-2
81115bd8:	1884703a 	and	r2,r3,r2
81115bdc:	1001703a 	wrctl	status,r2
  
  return context;
81115be0:	e0bffa17 	ldw	r2,-24(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
81115be4:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81115be8:	e0bffd17 	ldw	r2,-12(fp)
81115bec:	10800317 	ldw	r2,12(r2)
81115bf0:	10800104 	addi	r2,r2,4
81115bf4:	e0fff617 	ldw	r3,-40(fp)
81115bf8:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
81115bfc:	e0bffd17 	ldw	r2,-12(fp)
81115c00:	10800317 	ldw	r2,12(r2)
81115c04:	e0fffd17 	ldw	r3,-12(fp)
81115c08:	18c00317 	ldw	r3,12(r3)
81115c0c:	18c00037 	ldwio	r3,0(r3)
81115c10:	10c00035 	stwio	r3,0(r2)
81115c14:	e0bff717 	ldw	r2,-36(fp)
81115c18:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115c1c:	e0bffb17 	ldw	r2,-20(fp)
81115c20:	1001703a 	wrctl	status,r2
	* Now that access to the registers is complete, release the registers
	* semaphore so that other threads can access the registers.
	*/
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
81115c24:	0005883a 	mov	r2,zero

}
81115c28:	e037883a 	mov	sp,fp
81115c2c:	dfc00117 	ldw	ra,4(sp)
81115c30:	df000017 	ldw	fp,0(sp)
81115c34:	dec00204 	addi	sp,sp,8
81115c38:	f800283a 	ret

81115c3c <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
81115c3c:	defff804 	addi	sp,sp,-32
81115c40:	dfc00715 	stw	ra,28(sp)
81115c44:	df000615 	stw	fp,24(sp)
81115c48:	df000604 	addi	fp,sp,24
81115c4c:	e13ffc15 	stw	r4,-16(fp)
81115c50:	e17ffd15 	stw	r5,-12(fp)
81115c54:	e1bffe15 	stw	r6,-8(fp)
81115c58:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
81115c5c:	e0800217 	ldw	r2,8(fp)
81115c60:	d8800115 	stw	r2,4(sp)
81115c64:	e0bfff17 	ldw	r2,-4(fp)
81115c68:	d8800015 	stw	r2,0(sp)
81115c6c:	e1fffe17 	ldw	r7,-8(fp)
81115c70:	000d883a 	mov	r6,zero
81115c74:	e17ffd17 	ldw	r5,-12(fp)
81115c78:	e13ffc17 	ldw	r4,-16(fp)
81115c7c:	11154140 	call	81115414 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
81115c80:	e037883a 	mov	sp,fp
81115c84:	dfc00117 	ldw	ra,4(sp)
81115c88:	df000017 	ldw	fp,0(sp)
81115c8c:	dec00204 	addi	sp,sp,8
81115c90:	f800283a 	ret

81115c94 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address,
	alt_u32 length,
	alt_u32 control)
{
81115c94:	defff804 	addi	sp,sp,-32
81115c98:	dfc00715 	stw	ra,28(sp)
81115c9c:	df000615 	stw	fp,24(sp)
81115ca0:	df000604 	addi	fp,sp,24
81115ca4:	e13ffc15 	stw	r4,-16(fp)
81115ca8:	e17ffd15 	stw	r5,-12(fp)
81115cac:	e1bffe15 	stw	r6,-8(fp)
81115cb0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
81115cb4:	e0800217 	ldw	r2,8(fp)
81115cb8:	d8800115 	stw	r2,4(sp)
81115cbc:	e0bfff17 	ldw	r2,-4(fp)
81115cc0:	d8800015 	stw	r2,0(sp)
81115cc4:	000f883a 	mov	r7,zero
81115cc8:	e1bffe17 	ldw	r6,-8(fp)
81115ccc:	e17ffd17 	ldw	r5,-12(fp)
81115cd0:	e13ffc17 	ldw	r4,-16(fp)
81115cd4:	11154140 	call	81115414 <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
81115cd8:	e037883a 	mov	sp,fp
81115cdc:	dfc00117 	ldw	ra,4(sp)
81115ce0:	df000017 	ldw	fp,0(sp)
81115ce4:	dec00204 	addi	sp,sp,8
81115ce8:	f800283a 	ret

81115cec <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81115cec:	defff804 	addi	sp,sp,-32
81115cf0:	dfc00715 	stw	ra,28(sp)
81115cf4:	df000615 	stw	fp,24(sp)
81115cf8:	df000604 	addi	fp,sp,24
81115cfc:	e13ffc15 	stw	r4,-16(fp)
81115d00:	e17ffd15 	stw	r5,-12(fp)
81115d04:	e1bffe15 	stw	r6,-8(fp)
81115d08:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
81115d0c:	e0800317 	ldw	r2,12(fp)
81115d10:	d8800115 	stw	r2,4(sp)
81115d14:	e0800217 	ldw	r2,8(fp)
81115d18:	d8800015 	stw	r2,0(sp)
81115d1c:	e1ffff17 	ldw	r7,-4(fp)
81115d20:	e1bffe17 	ldw	r6,-8(fp)
81115d24:	e17ffd17 	ldw	r5,-12(fp)
81115d28:	e13ffc17 	ldw	r4,-16(fp)
81115d2c:	11154140 	call	81115414 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
81115d30:	e037883a 	mov	sp,fp
81115d34:	dfc00117 	ldw	ra,4(sp)
81115d38:	df000017 	ldw	fp,0(sp)
81115d3c:	dec00204 	addi	sp,sp,8
81115d40:	f800283a 	ret

81115d44 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
81115d44:	defff004 	addi	sp,sp,-64
81115d48:	dfc00f15 	stw	ra,60(sp)
81115d4c:	df000e15 	stw	fp,56(sp)
81115d50:	df000e04 	addi	fp,sp,56
81115d54:	e13ff915 	stw	r4,-28(fp)
81115d58:	e17ffa15 	stw	r5,-24(fp)
81115d5c:	e1bffb15 	stw	r6,-20(fp)
81115d60:	e1fffc15 	stw	r7,-16(fp)
81115d64:	e1000317 	ldw	r4,12(fp)
81115d68:	e0c00417 	ldw	r3,16(fp)
81115d6c:	e0800517 	ldw	r2,20(fp)
81115d70:	e13ffd0d 	sth	r4,-12(fp)
81115d74:	e0fffe05 	stb	r3,-8(fp)
81115d78:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
81115d7c:	e0bffd0b 	ldhu	r2,-12(fp)
81115d80:	e0fffe03 	ldbu	r3,-8(fp)
81115d84:	e13fff0b 	ldhu	r4,-4(fp)
81115d88:	d9000615 	stw	r4,24(sp)
81115d8c:	d8000515 	stw	zero,20(sp)
81115d90:	d8c00415 	stw	r3,16(sp)
81115d94:	d8000315 	stw	zero,12(sp)
81115d98:	d8800215 	stw	r2,8(sp)
81115d9c:	e0800217 	ldw	r2,8(fp)
81115da0:	d8800115 	stw	r2,4(sp)
81115da4:	e0bffc17 	ldw	r2,-16(fp)
81115da8:	d8800015 	stw	r2,0(sp)
81115dac:	e1fffb17 	ldw	r7,-20(fp)
81115db0:	000d883a 	mov	r6,zero
81115db4:	e17ffa17 	ldw	r5,-24(fp)
81115db8:	e13ff917 	ldw	r4,-28(fp)
81115dbc:	11154a00 	call	811154a0 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
81115dc0:	e037883a 	mov	sp,fp
81115dc4:	dfc00117 	ldw	ra,4(sp)
81115dc8:	df000017 	ldw	fp,0(sp)
81115dcc:	dec00204 	addi	sp,sp,8
81115dd0:	f800283a 	ret

81115dd4 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
81115dd4:	defff004 	addi	sp,sp,-64
81115dd8:	dfc00f15 	stw	ra,60(sp)
81115ddc:	df000e15 	stw	fp,56(sp)
81115de0:	df000e04 	addi	fp,sp,56
81115de4:	e13ff915 	stw	r4,-28(fp)
81115de8:	e17ffa15 	stw	r5,-24(fp)
81115dec:	e1bffb15 	stw	r6,-20(fp)
81115df0:	e1fffc15 	stw	r7,-16(fp)
81115df4:	e1000317 	ldw	r4,12(fp)
81115df8:	e0c00417 	ldw	r3,16(fp)
81115dfc:	e0800517 	ldw	r2,20(fp)
81115e00:	e13ffd0d 	sth	r4,-12(fp)
81115e04:	e0fffe05 	stb	r3,-8(fp)
81115e08:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
81115e0c:	e0bffd0b 	ldhu	r2,-12(fp)
81115e10:	e0fffe03 	ldbu	r3,-8(fp)
81115e14:	e13fff0b 	ldhu	r4,-4(fp)
81115e18:	d8000615 	stw	zero,24(sp)
81115e1c:	d9000515 	stw	r4,20(sp)
81115e20:	d8000415 	stw	zero,16(sp)
81115e24:	d8c00315 	stw	r3,12(sp)
81115e28:	d8800215 	stw	r2,8(sp)
81115e2c:	e0800217 	ldw	r2,8(fp)
81115e30:	d8800115 	stw	r2,4(sp)
81115e34:	e0bffc17 	ldw	r2,-16(fp)
81115e38:	d8800015 	stw	r2,0(sp)
81115e3c:	000f883a 	mov	r7,zero
81115e40:	e1bffb17 	ldw	r6,-20(fp)
81115e44:	e17ffa17 	ldw	r5,-24(fp)
81115e48:	e13ff917 	ldw	r4,-28(fp)
81115e4c:	11154a00 	call	811154a0 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
81115e50:	e037883a 	mov	sp,fp
81115e54:	dfc00117 	ldw	ra,4(sp)
81115e58:	df000017 	ldw	fp,0(sp)
81115e5c:	dec00204 	addi	sp,sp,8
81115e60:	f800283a 	ret

81115e64 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
81115e64:	deffee04 	addi	sp,sp,-72
81115e68:	dfc01115 	stw	ra,68(sp)
81115e6c:	df001015 	stw	fp,64(sp)
81115e70:	df001004 	addi	fp,sp,64
81115e74:	e13ff715 	stw	r4,-36(fp)
81115e78:	e17ff815 	stw	r5,-32(fp)
81115e7c:	e1bff915 	stw	r6,-28(fp)
81115e80:	e1fffa15 	stw	r7,-24(fp)
81115e84:	e1800417 	ldw	r6,16(fp)
81115e88:	e1400517 	ldw	r5,20(fp)
81115e8c:	e1000617 	ldw	r4,24(fp)
81115e90:	e0c00717 	ldw	r3,28(fp)
81115e94:	e0800817 	ldw	r2,32(fp)
81115e98:	e1bffb0d 	sth	r6,-20(fp)
81115e9c:	e17ffc05 	stb	r5,-16(fp)
81115ea0:	e13ffd05 	stb	r4,-12(fp)
81115ea4:	e0fffe0d 	sth	r3,-8(fp)
81115ea8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
81115eac:	e0bffb0b 	ldhu	r2,-20(fp)
81115eb0:	e0fffc03 	ldbu	r3,-16(fp)
81115eb4:	e13ffd03 	ldbu	r4,-12(fp)
81115eb8:	e17ffe0b 	ldhu	r5,-8(fp)
81115ebc:	e1bfff0b 	ldhu	r6,-4(fp)
81115ec0:	d9800615 	stw	r6,24(sp)
81115ec4:	d9400515 	stw	r5,20(sp)
81115ec8:	d9000415 	stw	r4,16(sp)
81115ecc:	d8c00315 	stw	r3,12(sp)
81115ed0:	d8800215 	stw	r2,8(sp)
81115ed4:	e0800317 	ldw	r2,12(fp)
81115ed8:	d8800115 	stw	r2,4(sp)
81115edc:	e0800217 	ldw	r2,8(fp)
81115ee0:	d8800015 	stw	r2,0(sp)
81115ee4:	e1fffa17 	ldw	r7,-24(fp)
81115ee8:	e1bff917 	ldw	r6,-28(fp)
81115eec:	e17ff817 	ldw	r5,-32(fp)
81115ef0:	e13ff717 	ldw	r4,-36(fp)
81115ef4:	11154a00 	call	811154a0 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
81115ef8:	e037883a 	mov	sp,fp
81115efc:	dfc00117 	ldw	ra,4(sp)
81115f00:	df000017 	ldw	fp,0(sp)
81115f04:	dec00204 	addi	sp,sp,8
81115f08:	f800283a 	ret

81115f0c <alt_msgdma_construct_prefetcher_standard_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81115f0c:	defffb04 	addi	sp,sp,-20
81115f10:	df000415 	stw	fp,16(sp)
81115f14:	df000404 	addi	fp,sp,16
81115f18:	e13ffc15 	stw	r4,-16(fp)
81115f1c:	e17ffd15 	stw	r5,-12(fp)
81115f20:	e1bffe15 	stw	r6,-8(fp)
81115f24:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
81115f28:	e0bffc17 	ldw	r2,-16(fp)
81115f2c:	10c01217 	ldw	r3,72(r2)
81115f30:	e0800117 	ldw	r2,4(fp)
81115f34:	18800436 	bltu	r3,r2,81115f48 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
81115f38:	e0bffc17 	ldw	r2,-16(fp)
81115f3c:	10801703 	ldbu	r2,92(r2)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81115f40:	10803fcc 	andi	r2,r2,255
81115f44:	10000226 	beq	r2,zero,81115f50 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81115f48:	00bffa84 	movi	r2,-22
81115f4c:	00001406 	br	81115fa0 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
81115f50:	e0bffd17 	ldw	r2,-12(fp)
81115f54:	e0fffe17 	ldw	r3,-8(fp)
81115f58:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
81115f5c:	e0bffd17 	ldw	r2,-12(fp)
81115f60:	e0ffff17 	ldw	r3,-4(fp)
81115f64:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81115f68:	e0bffd17 	ldw	r2,-12(fp)
81115f6c:	e0c00117 	ldw	r3,4(fp)
81115f70:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
81115f74:	e0fffd17 	ldw	r3,-12(fp)
81115f78:	e0bffd17 	ldw	r2,-12(fp)
81115f7c:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81115f80:	e0c00217 	ldw	r3,8(fp)
81115f84:	00900034 	movhi	r2,16384
81115f88:	10bfffc4 	addi	r2,r2,-1
81115f8c:	1884703a 	and	r2,r3,r2
81115f90:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
81115f94:	e0bffd17 	ldw	r2,-12(fp)
81115f98:	10c00715 	stw	r3,28(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
81115f9c:	0005883a 	mov	r2,zero
}
81115fa0:	e037883a 	mov	sp,fp
81115fa4:	df000017 	ldw	fp,0(sp)
81115fa8:	dec00104 	addi	sp,sp,4
81115fac:	f800283a 	ret

81115fb0 <alt_msgdma_construct_prefetcher_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81115fb0:	defff404 	addi	sp,sp,-48
81115fb4:	df000b15 	stw	fp,44(sp)
81115fb8:	df000b04 	addi	fp,sp,44
81115fbc:	e13ff715 	stw	r4,-36(fp)
81115fc0:	e17ff815 	stw	r5,-32(fp)
81115fc4:	e1bff915 	stw	r6,-28(fp)
81115fc8:	e1fffa15 	stw	r7,-24(fp)
81115fcc:	e1800517 	ldw	r6,20(fp)
81115fd0:	e1400617 	ldw	r5,24(fp)
81115fd4:	e1000717 	ldw	r4,28(fp)
81115fd8:	e0c00817 	ldw	r3,32(fp)
81115fdc:	e0800917 	ldw	r2,36(fp)
81115fe0:	e1bffb0d 	sth	r6,-20(fp)
81115fe4:	e17ffc05 	stb	r5,-16(fp)
81115fe8:	e13ffd05 	stb	r4,-12(fp)
81115fec:	e0fffe0d 	sth	r3,-8(fp)
81115ff0:	e0bfff0d 	sth	r2,-4(fp)
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
81115ff4:	e0bff717 	ldw	r2,-36(fp)
81115ff8:	10c01217 	ldw	r3,72(r2)
81115ffc:	e0800317 	ldw	r2,12(fp)
81116000:	18801936 	bltu	r3,r2,81116068 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
81116004:	e13ff717 	ldw	r4,-36(fp)
81116008:	20801317 	ldw	r2,76(r4)
8111600c:	20c01417 	ldw	r3,80(r4)
81116010:	e13ffe0b 	ldhu	r4,-8(fp)
81116014:	213fffcc 	andi	r4,r4,65535
81116018:	2015883a 	mov	r10,r4
8111601c:	0017883a 	mov	r11,zero
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
81116020:	1ac01136 	bltu	r3,r11,81116068 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
81116024:	58c0011e 	bne	r11,r3,8111602c <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
81116028:	12800f36 	bltu	r2,r10,81116068 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111602c:	e13ff717 	ldw	r4,-36(fp)
81116030:	20801317 	ldw	r2,76(r4)
81116034:	20c01417 	ldw	r3,80(r4)
81116038:	e13fff0b 	ldhu	r4,-4(fp)
8111603c:	213fffcc 	andi	r4,r4,65535
81116040:	2011883a 	mov	r8,r4
81116044:	0013883a 	mov	r9,zero
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81116048:	1a400736 	bltu	r3,r9,81116068 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
8111604c:	48c0011e 	bne	r9,r3,81116054 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
81116050:	12000536 	bltu	r2,r8,81116068 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
81116054:	e0bff717 	ldw	r2,-36(fp)
81116058:	10801703 	ldbu	r2,92(r2)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111605c:	10803fcc 	andi	r2,r2,255
81116060:	10800060 	cmpeqi	r2,r2,1
81116064:	1000021e 	bne	r2,zero,81116070 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81116068:	00bffa84 	movi	r2,-22
8111606c:	00003106 	br	81116134 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
81116070:	e0bff817 	ldw	r2,-32(fp)
81116074:	e0fff917 	ldw	r3,-28(fp)
81116078:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
8111607c:	e0bff817 	ldw	r2,-32(fp)
81116080:	e0fffa17 	ldw	r3,-24(fp)
81116084:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
81116088:	e0bff817 	ldw	r2,-32(fp)
8111608c:	e0c00117 	ldw	r3,4(fp)
81116090:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
81116094:	e0bff817 	ldw	r2,-32(fp)
81116098:	e0c00217 	ldw	r3,8(fp)
8111609c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
811160a0:	e0bff817 	ldw	r2,-32(fp)
811160a4:	e0c00317 	ldw	r3,12(fp)
811160a8:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
811160ac:	e0bff817 	ldw	r2,-32(fp)
811160b0:	e0fffb0b 	ldhu	r3,-20(fp)
811160b4:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
811160b8:	e0bff817 	ldw	r2,-32(fp)
811160bc:	e0fffc03 	ldbu	r3,-16(fp)
811160c0:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
811160c4:	e0bff817 	ldw	r2,-32(fp)
811160c8:	e0fffd03 	ldbu	r3,-12(fp)
811160cc:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
811160d0:	e0bff817 	ldw	r2,-32(fp)
811160d4:	e0fffe0b 	ldhu	r3,-8(fp)
811160d8:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
811160dc:	e0bff817 	ldw	r2,-32(fp)
811160e0:	e0ffff0b 	ldhu	r3,-4(fp)
811160e4:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
811160e8:	e0bff817 	ldw	r2,-32(fp)
811160ec:	1019883a 	mov	r12,r2
811160f0:	001b883a 	mov	r13,zero
811160f4:	e33ff515 	stw	r12,-44(fp)
811160f8:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
811160fc:	e0fff517 	ldw	r3,-44(fp)
81116100:	e0bff817 	ldw	r2,-32(fp)
81116104:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
81116108:	e0fff617 	ldw	r3,-40(fp)
8111610c:	e0bff817 	ldw	r2,-32(fp)
81116110:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81116114:	e0c00417 	ldw	r3,16(fp)
81116118:	00900034 	movhi	r2,16384
8111611c:	10bfffc4 	addi	r2,r2,-1
81116120:	1884703a 	and	r2,r3,r2
81116124:	10e00034 	orhi	r3,r2,32768
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
81116128:	e0bff817 	ldw	r2,-32(fp)
8111612c:	10c00f15 	stw	r3,60(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
81116130:	0005883a 	mov	r2,zero
}
81116134:	e037883a 	mov	sp,fp
81116138:	df000017 	ldw	fp,0(sp)
8111613c:	dec00104 	addi	sp,sp,4
81116140:	f800283a 	ret

81116144 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
81116144:	defff804 	addi	sp,sp,-32
81116148:	dfc00715 	stw	ra,28(sp)
8111614c:	df000615 	stw	fp,24(sp)
81116150:	df000604 	addi	fp,sp,24
81116154:	e13ffc15 	stw	r4,-16(fp)
81116158:	e17ffd15 	stw	r5,-12(fp)
8111615c:	e1bffe15 	stw	r6,-8(fp)
81116160:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81116164:	e0800317 	ldw	r2,12(fp)
81116168:	d8800115 	stw	r2,4(sp)
8111616c:	e0800217 	ldw	r2,8(fp)
81116170:	d8800015 	stw	r2,0(sp)
81116174:	e1ffff17 	ldw	r7,-4(fp)
81116178:	e1bffe17 	ldw	r6,-8(fp)
8111617c:	e17ffd17 	ldw	r5,-12(fp)
81116180:	e13ffc17 	ldw	r4,-16(fp)
81116184:	1115f0c0 	call	81115f0c <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, write_address, length, control);
}
81116188:	e037883a 	mov	sp,fp
8111618c:	dfc00117 	ldw	ra,4(sp)
81116190:	df000017 	ldw	fp,0(sp)
81116194:	dec00204 	addi	sp,sp,8
81116198:	f800283a 	ret

8111619c <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111619c:	defff804 	addi	sp,sp,-32
811161a0:	dfc00715 	stw	ra,28(sp)
811161a4:	df000615 	stw	fp,24(sp)
811161a8:	df000604 	addi	fp,sp,24
811161ac:	e13ffc15 	stw	r4,-16(fp)
811161b0:	e17ffd15 	stw	r5,-12(fp)
811161b4:	e1bffe15 	stw	r6,-8(fp)
811161b8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
811161bc:	e0800217 	ldw	r2,8(fp)
811161c0:	d8800115 	stw	r2,4(sp)
811161c4:	e0bfff17 	ldw	r2,-4(fp)
811161c8:	d8800015 	stw	r2,0(sp)
811161cc:	e1fffe17 	ldw	r7,-8(fp)
811161d0:	000d883a 	mov	r6,zero
811161d4:	e17ffd17 	ldw	r5,-12(fp)
811161d8:	e13ffc17 	ldw	r4,-16(fp)
811161dc:	1115f0c0 	call	81115f0c <alt_msgdma_construct_prefetcher_standard_descriptor>
    		0, write_address, length, control);
}
811161e0:	e037883a 	mov	sp,fp
811161e4:	dfc00117 	ldw	ra,4(sp)
811161e8:	df000017 	ldw	fp,0(sp)
811161ec:	dec00204 	addi	sp,sp,8
811161f0:	f800283a 	ret

811161f4 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 read_address, 
	alt_u32 length, 
	alt_u32 control)
{
811161f4:	defff804 	addi	sp,sp,-32
811161f8:	dfc00715 	stw	ra,28(sp)
811161fc:	df000615 	stw	fp,24(sp)
81116200:	df000604 	addi	fp,sp,24
81116204:	e13ffc15 	stw	r4,-16(fp)
81116208:	e17ffd15 	stw	r5,-12(fp)
8111620c:	e1bffe15 	stw	r6,-8(fp)
81116210:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81116214:	e0800217 	ldw	r2,8(fp)
81116218:	d8800115 	stw	r2,4(sp)
8111621c:	e0bfff17 	ldw	r2,-4(fp)
81116220:	d8800015 	stw	r2,0(sp)
81116224:	000f883a 	mov	r7,zero
81116228:	e1bffe17 	ldw	r6,-8(fp)
8111622c:	e17ffd17 	ldw	r5,-12(fp)
81116230:	e13ffc17 	ldw	r4,-16(fp)
81116234:	1115f0c0 	call	81115f0c <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, 0, length, control);
}
81116238:	e037883a 	mov	sp,fp
8111623c:	dfc00117 	ldw	ra,4(sp)
81116240:	df000017 	ldw	fp,0(sp)
81116244:	dec00204 	addi	sp,sp,8
81116248:	f800283a 	ret

8111624c <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
8111624c:	deffee04 	addi	sp,sp,-72
81116250:	dfc01115 	stw	ra,68(sp)
81116254:	df001015 	stw	fp,64(sp)
81116258:	df001004 	addi	fp,sp,64
8111625c:	e13ff915 	stw	r4,-28(fp)
81116260:	e17ffa15 	stw	r5,-24(fp)
81116264:	e1bffb15 	stw	r6,-20(fp)
81116268:	e1fffc15 	stw	r7,-16(fp)
8111626c:	e1000417 	ldw	r4,16(fp)
81116270:	e0c00517 	ldw	r3,20(fp)
81116274:	e0800617 	ldw	r2,24(fp)
81116278:	e13ffd0d 	sth	r4,-12(fp)
8111627c:	e0fffe05 	stb	r3,-8(fp)
81116280:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
81116284:	e0bffd0b 	ldhu	r2,-12(fp)
81116288:	e0fffe03 	ldbu	r3,-8(fp)
8111628c:	e13fff0b 	ldhu	r4,-4(fp)
81116290:	d9000815 	stw	r4,32(sp)
81116294:	d8000715 	stw	zero,28(sp)
81116298:	d8c00615 	stw	r3,24(sp)
8111629c:	d8000515 	stw	zero,20(sp)
811162a0:	d8800415 	stw	r2,16(sp)
811162a4:	e0800317 	ldw	r2,12(fp)
811162a8:	d8800315 	stw	r2,12(sp)
811162ac:	e0800217 	ldw	r2,8(fp)
811162b0:	d8800215 	stw	r2,8(sp)
811162b4:	e0bffc17 	ldw	r2,-16(fp)
811162b8:	d8800115 	stw	r2,4(sp)
811162bc:	e0bffb17 	ldw	r2,-20(fp)
811162c0:	d8800015 	stw	r2,0(sp)
811162c4:	000f883a 	mov	r7,zero
811162c8:	000d883a 	mov	r6,zero
811162cc:	e17ffa17 	ldw	r5,-24(fp)
811162d0:	e13ff917 	ldw	r4,-28(fp)
811162d4:	1115fb00 	call	81115fb0 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
811162d8:	e037883a 	mov	sp,fp
811162dc:	dfc00117 	ldw	ra,4(sp)
811162e0:	df000017 	ldw	fp,0(sp)
811162e4:	dec00204 	addi	sp,sp,8
811162e8:	f800283a 	ret

811162ec <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
811162ec:	deffee04 	addi	sp,sp,-72
811162f0:	dfc01115 	stw	ra,68(sp)
811162f4:	df001015 	stw	fp,64(sp)
811162f8:	df001004 	addi	fp,sp,64
811162fc:	e13ff915 	stw	r4,-28(fp)
81116300:	e17ffa15 	stw	r5,-24(fp)
81116304:	e1bffb15 	stw	r6,-20(fp)
81116308:	e1fffc15 	stw	r7,-16(fp)
8111630c:	e1000417 	ldw	r4,16(fp)
81116310:	e0c00517 	ldw	r3,20(fp)
81116314:	e0800617 	ldw	r2,24(fp)
81116318:	e13ffd0d 	sth	r4,-12(fp)
8111631c:	e0fffe05 	stb	r3,-8(fp)
81116320:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
81116324:	e0bffd0b 	ldhu	r2,-12(fp)
81116328:	e0fffe03 	ldbu	r3,-8(fp)
8111632c:	e13fff0b 	ldhu	r4,-4(fp)
81116330:	d8000815 	stw	zero,32(sp)
81116334:	d9000715 	stw	r4,28(sp)
81116338:	d8000615 	stw	zero,24(sp)
8111633c:	d8c00515 	stw	r3,20(sp)
81116340:	d8800415 	stw	r2,16(sp)
81116344:	e0800317 	ldw	r2,12(fp)
81116348:	d8800315 	stw	r2,12(sp)
8111634c:	e0800217 	ldw	r2,8(fp)
81116350:	d8800215 	stw	r2,8(sp)
81116354:	d8000115 	stw	zero,4(sp)
81116358:	d8000015 	stw	zero,0(sp)
8111635c:	e1fffc17 	ldw	r7,-16(fp)
81116360:	e1bffb17 	ldw	r6,-20(fp)
81116364:	e17ffa17 	ldw	r5,-24(fp)
81116368:	e13ff917 	ldw	r4,-28(fp)
8111636c:	1115fb00 	call	81115fb0 <alt_msgdma_construct_prefetcher_extended_descriptor>
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
81116370:	e037883a 	mov	sp,fp
81116374:	dfc00117 	ldw	ra,4(sp)
81116378:	df000017 	ldw	fp,0(sp)
8111637c:	dec00204 	addi	sp,sp,8
81116380:	f800283a 	ret

81116384 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81116384:	deffec04 	addi	sp,sp,-80
81116388:	dfc01315 	stw	ra,76(sp)
8111638c:	df001215 	stw	fp,72(sp)
81116390:	df001204 	addi	fp,sp,72
81116394:	e13ff715 	stw	r4,-36(fp)
81116398:	e17ff815 	stw	r5,-32(fp)
8111639c:	e1bff915 	stw	r6,-28(fp)
811163a0:	e1fffa15 	stw	r7,-24(fp)
811163a4:	e1800617 	ldw	r6,24(fp)
811163a8:	e1400717 	ldw	r5,28(fp)
811163ac:	e1000817 	ldw	r4,32(fp)
811163b0:	e0c00917 	ldw	r3,36(fp)
811163b4:	e0800a17 	ldw	r2,40(fp)
811163b8:	e1bffb0d 	sth	r6,-20(fp)
811163bc:	e17ffc05 	stb	r5,-16(fp)
811163c0:	e13ffd05 	stb	r4,-12(fp)
811163c4:	e0fffe0d 	sth	r3,-8(fp)
811163c8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
811163cc:	e0bffb0b 	ldhu	r2,-20(fp)
811163d0:	e0fffc03 	ldbu	r3,-16(fp)
811163d4:	e13ffd03 	ldbu	r4,-12(fp)
811163d8:	e17ffe0b 	ldhu	r5,-8(fp)
811163dc:	e1bfff0b 	ldhu	r6,-4(fp)
811163e0:	d9800815 	stw	r6,32(sp)
811163e4:	d9400715 	stw	r5,28(sp)
811163e8:	d9000615 	stw	r4,24(sp)
811163ec:	d8c00515 	stw	r3,20(sp)
811163f0:	d8800415 	stw	r2,16(sp)
811163f4:	e0800517 	ldw	r2,20(fp)
811163f8:	d8800315 	stw	r2,12(sp)
811163fc:	e0800417 	ldw	r2,16(fp)
81116400:	d8800215 	stw	r2,8(sp)
81116404:	e0800317 	ldw	r2,12(fp)
81116408:	d8800115 	stw	r2,4(sp)
8111640c:	e0800217 	ldw	r2,8(fp)
81116410:	d8800015 	stw	r2,0(sp)
81116414:	e1fffa17 	ldw	r7,-24(fp)
81116418:	e1bff917 	ldw	r6,-28(fp)
8111641c:	e17ff817 	ldw	r5,-32(fp)
81116420:	e13ff717 	ldw	r4,-36(fp)
81116424:	1115fb00 	call	81115fb0 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
81116428:	e037883a 	mov	sp,fp
8111642c:	dfc00117 	ldw	ra,4(sp)
81116430:	df000017 	ldw	fp,0(sp)
81116434:	dec00204 	addi	sp,sp,8
81116438:	f800283a 	ret

8111643c <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
8111643c:	defffc04 	addi	sp,sp,-16
81116440:	df000315 	stw	fp,12(sp)
81116444:	df000304 	addi	fp,sp,12
81116448:	e13ffe15 	stw	r4,-8(fp)
8111644c:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
81116450:	e0bfff17 	ldw	r2,-4(fp)
81116454:	1000021e 	bne	r2,zero,81116460 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
81116458:	00bffa84 	movi	r2,-22
8111645c:	00002f06 	br	8111651c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
81116460:	e0bfff17 	ldw	r2,-4(fp)
81116464:	10c00317 	ldw	r3,12(r2)
81116468:	e0bfff17 	ldw	r2,-4(fp)
8111646c:	18800226 	beq	r3,r2,81116478 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
81116470:	00bffa84 	movi	r2,-22
81116474:	00002906 	br	8111651c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == NULL)
81116478:	e0bffe17 	ldw	r2,-8(fp)
8111647c:	10800017 	ldw	r2,0(r2)
81116480:	1000051e 	bne	r2,zero,81116498 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
	{
		*list = descriptor;  /* make this root-node if list is empty */
81116484:	e0bffe17 	ldw	r2,-8(fp)
81116488:	e0ffff17 	ldw	r3,-4(fp)
8111648c:	10c00015 	stw	r3,0(r2)
		return 0;  /* successfully added */
81116490:	0005883a 	mov	r2,zero
81116494:	00002106 	br	8111651c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == descriptor)
81116498:	e0bffe17 	ldw	r2,-8(fp)
8111649c:	10c00017 	ldw	r3,0(r2)
811164a0:	e0bfff17 	ldw	r2,-4(fp)
811164a4:	1880021e 	bne	r3,r2,811164b0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
811164a8:	00bffa84 	movi	r2,-22
811164ac:	00001b06 	br	8111651c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
811164b0:	e0bffe17 	ldw	r2,-8(fp)
811164b4:	10800017 	ldw	r2,0(r2)
811164b8:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
811164bc:	00000906 	br	811164e4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
811164c0:	e0bffd17 	ldw	r2,-12(fp)
811164c4:	10c00317 	ldw	r3,12(r2)
811164c8:	e0bfff17 	ldw	r2,-4(fp)
811164cc:	1880021e 	bne	r3,r2,811164d8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
811164d0:	00bffa84 	movi	r2,-22
811164d4:	00001106 	br	8111651c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
811164d8:	e0bffd17 	ldw	r2,-12(fp)
811164dc:	10800317 	ldw	r2,12(r2)
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
811164e0:	e0bffd15 	stw	r2,-12(fp)
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
811164e4:	e0bffd17 	ldw	r2,-12(fp)
811164e8:	10800317 	ldw	r2,12(r2)
811164ec:	e0fffe17 	ldw	r3,-8(fp)
811164f0:	18c00017 	ldw	r3,0(r3)
811164f4:	10fff21e 	bne	r2,r3,811164c0 <__reset+0xfb0f64c0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
811164f8:	e0ffff17 	ldw	r3,-4(fp)
811164fc:	e0bffd17 	ldw	r2,-12(fp)
81116500:	10c00315 	stw	r3,12(r2)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
81116504:	e0bffe17 	ldw	r2,-8(fp)
81116508:	10800017 	ldw	r2,0(r2)
8111650c:	1007883a 	mov	r3,r2
81116510:	e0bfff17 	ldw	r2,-4(fp)
81116514:	10c00315 	stw	r3,12(r2)
	return 0; /* successfully added */
81116518:	0005883a 	mov	r2,zero
}
8111651c:	e037883a 	mov	sp,fp
81116520:	df000017 	ldw	fp,0(sp)
81116524:	dec00104 	addi	sp,sp,4
81116528:	f800283a 	ret

8111652c <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
	alt_msgdma_prefetcher_extended_descriptor** list,
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
8111652c:	defff804 	addi	sp,sp,-32
81116530:	df000715 	stw	fp,28(sp)
81116534:	df000704 	addi	fp,sp,28
81116538:	e13ffe15 	stw	r4,-8(fp)
8111653c:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
81116540:	e13fff17 	ldw	r4,-4(fp)
81116544:	2000021e 	bne	r4,zero,81116550 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
81116548:	00bffa84 	movi	r2,-22
8111654c:	00005906 	br	811166b4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
81116550:	e13fff17 	ldw	r4,-4(fp)
81116554:	2015883a 	mov	r10,r4
81116558:	0017883a 	mov	r11,zero
8111655c:	e2bffc15 	stw	r10,-16(fp)
81116560:	e2fffd15 	stw	r11,-12(fp)
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
81116564:	e13fff17 	ldw	r4,-4(fp)
81116568:	21400317 	ldw	r5,12(r4)
8111656c:	e13ffc17 	ldw	r4,-16(fp)
81116570:	29000626 	beq	r5,r4,8111658c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
81116574:	e13fff17 	ldw	r4,-4(fp)
81116578:	21400b17 	ldw	r5,44(r4)
8111657c:	e13ffd17 	ldw	r4,-12(fp)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
81116580:	29000226 	beq	r5,r4,8111658c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
81116584:	00bffa84 	movi	r2,-22
81116588:	00004a06 	br	811166b4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	if (*list == NULL)
8111658c:	e13ffe17 	ldw	r4,-8(fp)
81116590:	21000017 	ldw	r4,0(r4)
81116594:	2000051e 	bne	r4,zero,811165ac <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
81116598:	e0bffe17 	ldw	r2,-8(fp)
8111659c:	e0ffff17 	ldw	r3,-4(fp)
811165a0:	10c00015 	stw	r3,0(r2)
		return 0;
811165a4:	0005883a 	mov	r2,zero
811165a8:	00004206 	br	811166b4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	if (*list == descriptor)
811165ac:	e13ffe17 	ldw	r4,-8(fp)
811165b0:	21400017 	ldw	r5,0(r4)
811165b4:	e13fff17 	ldw	r4,-4(fp)
811165b8:	2900021e 	bne	r5,r4,811165c4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
811165bc:	00bffa84 	movi	r2,-22
811165c0:	00003c06 	br	811166b4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
811165c4:	e13ffe17 	ldw	r4,-8(fp)
811165c8:	21000017 	ldw	r4,0(r4)
811165cc:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
811165d0:	e13ffe17 	ldw	r4,-8(fp)
811165d4:	21000017 	ldw	r4,0(r4)
811165d8:	2011883a 	mov	r8,r4
811165dc:	0013883a 	mov	r9,zero
811165e0:	e23ffa15 	stw	r8,-24(fp)
811165e4:	e27ffb15 	stw	r9,-20(fp)
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
811165e8:	00001806 	br	8111664c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
811165ec:	e13fff17 	ldw	r4,-4(fp)
811165f0:	200d883a 	mov	r6,r4
811165f4:	000f883a 	mov	r7,zero
811165f8:	e1bffc15 	stw	r6,-16(fp)
811165fc:	e1fffd15 	stw	r7,-12(fp)
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
81116600:	e13ff917 	ldw	r4,-28(fp)
81116604:	21400317 	ldw	r5,12(r4)
81116608:	e13ffc17 	ldw	r4,-16(fp)
8111660c:	2900061e 	bne	r5,r4,81116628 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
81116610:	e13ff917 	ldw	r4,-28(fp)
81116614:	21400b17 	ldw	r5,44(r4)
81116618:	e13ffd17 	ldw	r4,-12(fp)
8111661c:	2900021e 	bne	r5,r4,81116628 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
81116620:	00bffa84 	movi	r2,-22
81116624:	00002306 	br	811166b4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
81116628:	e13ff917 	ldw	r4,-28(fp)
8111662c:	21000317 	ldw	r4,12(r4)
81116630:	e13ffc15 	stw	r4,-16(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
81116634:	e13ff917 	ldw	r4,-28(fp)
81116638:	21000b17 	ldw	r4,44(r4)
8111663c:	e13ffd15 	stw	r4,-12(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
81116640:	e13ffc17 	ldw	r4,-16(fp)
81116644:	e17ffd17 	ldw	r5,-12(fp)
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
81116648:	e13ff915 	stw	r4,-28(fp)
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111664c:	e13ff917 	ldw	r4,-28(fp)
81116650:	21400317 	ldw	r5,12(r4)
81116654:	e13ffa17 	ldw	r4,-24(fp)
81116658:	29000426 	beq	r5,r4,8111666c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x140>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8111665c:	e13ff917 	ldw	r4,-28(fp)
81116660:	21400b17 	ldw	r5,44(r4)
81116664:	e13ffb17 	ldw	r4,-20(fp)
81116668:	293fe01e 	bne	r5,r4,811165ec <__reset+0xfb0f65ec>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
8111666c:	e13fff17 	ldw	r4,-4(fp)
81116670:	2005883a 	mov	r2,r4
81116674:	0007883a 	mov	r3,zero
81116678:	e0bffc15 	stw	r2,-16(fp)
8111667c:	e0fffd15 	stw	r3,-12(fp)
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
81116680:	e0fffc17 	ldw	r3,-16(fp)
81116684:	e0bff917 	ldw	r2,-28(fp)
81116688:	10c00315 	stw	r3,12(r2)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
8111668c:	e0fffd17 	ldw	r3,-12(fp)
81116690:	e0bff917 	ldw	r2,-28(fp)
81116694:	10c00b15 	stw	r3,44(r2)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
81116698:	e0fffa17 	ldw	r3,-24(fp)
8111669c:	e0bfff17 	ldw	r2,-4(fp)
811166a0:	10c00315 	stw	r3,12(r2)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
811166a4:	e0fffb17 	ldw	r3,-20(fp)
811166a8:	e0bfff17 	ldw	r2,-4(fp)
811166ac:	10c00b15 	stw	r3,44(r2)
	return 0;
811166b0:	0005883a 	mov	r2,zero
}
811166b4:	e037883a 	mov	sp,fp
811166b8:	df000017 	ldw	fp,0(sp)
811166bc:	dec00104 	addi	sp,sp,4
811166c0:	f800283a 	ret

811166c4 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
811166c4:	defffc04 	addi	sp,sp,-16
811166c8:	df000315 	stw	fp,12(sp)
811166cc:	df000304 	addi	fp,sp,12
811166d0:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
811166d4:	e03ffe15 	stw	zero,-8(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
811166d8:	e0bfff17 	ldw	r2,-4(fp)
811166dc:	1000021e 	bne	r2,zero,811166e8 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
811166e0:	00bffa84 	movi	r2,-22
811166e4:	00001906 	br	8111674c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x88>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
811166e8:	e0bfff17 	ldw	r2,-4(fp)
811166ec:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
811166f0:	00000a06 	br	8111671c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x58>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
811166f4:	e0bffd17 	ldw	r2,-12(fp)
811166f8:	10800717 	ldw	r2,28(r2)
811166fc:	e0bffe15 	stw	r2,-8(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81116700:	e0bffe17 	ldw	r2,-8(fp)
81116704:	10d00034 	orhi	r3,r2,16384
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
81116708:	e0bffd17 	ldw	r2,-12(fp)
8111670c:	10c00715 	stw	r3,28(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
81116710:	e0bffd17 	ldw	r2,-12(fp)
81116714:	10800317 	ldw	r2,12(r2)
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
81116718:	e0bffd15 	stw	r2,-12(fp)
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8111671c:	e0bffd17 	ldw	r2,-12(fp)
81116720:	10c00317 	ldw	r3,12(r2)
81116724:	e0bfff17 	ldw	r2,-4(fp)
81116728:	18bff21e 	bne	r3,r2,811166f4 <__reset+0xfb0f66f4>
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
8111672c:	e0bffd17 	ldw	r2,-12(fp)
81116730:	10800717 	ldw	r2,28(r2)
81116734:	e0bffe15 	stw	r2,-8(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81116738:	e0bffe17 	ldw	r2,-8(fp)
8111673c:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81116740:	e0bffd17 	ldw	r2,-12(fp)
81116744:	10c00715 	stw	r3,28(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
81116748:	0005883a 	mov	r2,zero
}
8111674c:	e037883a 	mov	sp,fp
81116750:	df000017 	ldw	fp,0(sp)
81116754:	dec00104 	addi	sp,sp,4
81116758:	f800283a 	ret

8111675c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
	alt_msgdma_prefetcher_extended_descriptor *list)
{
8111675c:	defff804 	addi	sp,sp,-32
81116760:	df000715 	stw	fp,28(sp)
81116764:	df000704 	addi	fp,sp,28
81116768:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
8111676c:	e03ffa15 	stw	zero,-24(fp)
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
81116770:	e13fff17 	ldw	r4,-4(fp)
81116774:	2000021e 	bne	r4,zero,81116780 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
81116778:	00bffa84 	movi	r2,-22
8111677c:	00002806 	br	81116820 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xc4>
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
81116780:	e13fff17 	ldw	r4,-4(fp)
81116784:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
81116788:	e13fff17 	ldw	r4,-4(fp)
8111678c:	2005883a 	mov	r2,r4
81116790:	0007883a 	mov	r3,zero
81116794:	e0bffb15 	stw	r2,-20(fp)
81116798:	e0fffc15 	stw	r3,-16(fp)

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111679c:	00001006 	br	811167e0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x84>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
811167a0:	e0bff917 	ldw	r2,-28(fp)
811167a4:	10800f17 	ldw	r2,60(r2)
811167a8:	e0bffa15 	stw	r2,-24(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
811167ac:	e0bffa17 	ldw	r2,-24(fp)
811167b0:	10d00034 	orhi	r3,r2,16384
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
811167b4:	e0bff917 	ldw	r2,-28(fp)
811167b8:	10c00f15 	stw	r3,60(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
811167bc:	e0bff917 	ldw	r2,-28(fp)
811167c0:	10800317 	ldw	r2,12(r2)
811167c4:	e0bffd15 	stw	r2,-12(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
811167c8:	e0bff917 	ldw	r2,-28(fp)
811167cc:	10800b17 	ldw	r2,44(r2)
811167d0:	e0bffe15 	stw	r2,-8(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
811167d4:	e0bffd17 	ldw	r2,-12(fp)
811167d8:	e0fffe17 	ldw	r3,-8(fp)
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
811167dc:	e0bff915 	stw	r2,-28(fp)
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
811167e0:	e0bff917 	ldw	r2,-28(fp)
811167e4:	10c00317 	ldw	r3,12(r2)
811167e8:	e0bffb17 	ldw	r2,-20(fp)
811167ec:	18800426 	beq	r3,r2,81116800 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
811167f0:	e0bff917 	ldw	r2,-28(fp)
811167f4:	10c00b17 	ldw	r3,44(r2)
811167f8:	e0bffc17 	ldw	r2,-16(fp)
811167fc:	18bfe81e 	bne	r3,r2,811167a0 <__reset+0xfb0f67a0>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
81116800:	e0bff917 	ldw	r2,-28(fp)
81116804:	10800f17 	ldw	r2,60(r2)
81116808:	e0bffa15 	stw	r2,-24(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8111680c:	e0bffa17 	ldw	r2,-24(fp)
81116810:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81116814:	e0bff917 	ldw	r2,-28(fp)
81116818:	10c00f15 	stw	r3,60(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
8111681c:	0005883a 	mov	r2,zero
}
81116820:	e037883a 	mov	sp,fp
81116824:	df000017 	ldw	fp,0(sp)
81116828:	dec00104 	addi	sp,sp,4
8111682c:	f800283a 	ret

81116830 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
81116830:	deffef04 	addi	sp,sp,-68
81116834:	df001015 	stw	fp,64(sp)
81116838:	df001004 	addi	fp,sp,64
8111683c:	e13ffb15 	stw	r4,-20(fp)
81116840:	e17ffc15 	stw	r5,-16(fp)
81116844:	e1bffd15 	stw	r6,-12(fp)
81116848:	3807883a 	mov	r3,r7
8111684c:	e0800117 	ldw	r2,4(fp)
81116850:	e0fffe05 	stb	r3,-8(fp)
81116854:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 prefetcher_ctl = 0;
81116858:	e03ff015 	stw	zero,-64(fp)
	alt_u32 dispatcher_ctl = 0;
8111685c:	e03ff115 	stw	zero,-60(fp)
	alt_irq_context context = 0;
81116860:	e03ff215 	stw	zero,-56(fp)
	
	/* use helper struct to get easy access to hi/low address */
	msgdma_addr64 root_node_addr;
	root_node_addr.u64 = list_addr;  
81116864:	e0bffc17 	ldw	r2,-16(fp)
81116868:	e0bff915 	stw	r2,-28(fp)
8111686c:	e0bffd17 	ldw	r2,-12(fp)
81116870:	e0bffa15 	stw	r2,-24(fp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
81116874:	e0bffb17 	ldw	r2,-20(fp)
81116878:	10800617 	ldw	r2,24(r2)
8111687c:	10800037 	ldwio	r2,0(r2)
81116880:	e0bff015 	stw	r2,-64(fp)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
81116884:	e0bff017 	ldw	r2,-64(fp)
81116888:	1080004c 	andi	r2,r2,1
8111688c:	10000226 	beq	r2,zero,81116898 <alt_msgdma_start_prefetcher_with_list_addr+0x68>
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
81116890:	00bffc04 	movi	r2,-16
81116894:	00009206 	br	81116ae0 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
	}
		
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	   read or write masters  */
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81116898:	00800804 	movi	r2,32
8111689c:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811168a0:	0005303a 	rdctl	r2,status
811168a4:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811168a8:	e0fff517 	ldw	r3,-44(fp)
811168ac:	00bfff84 	movi	r2,-2
811168b0:	1884703a 	and	r2,r3,r2
811168b4:	1001703a 	wrctl	status,r2
  
  return context;
811168b8:	e0bff517 	ldw	r2,-44(fp)
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
811168bc:	e0bff215 	stw	r2,-56(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
811168c0:	e0bffb17 	ldw	r2,-20(fp)
811168c4:	10800317 	ldw	r2,12(r2)
811168c8:	10800104 	addi	r2,r2,4
811168cc:	e0fff117 	ldw	r3,-60(fp)
811168d0:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
811168d4:	e0bffb17 	ldw	r2,-20(fp)
811168d8:	10800317 	ldw	r2,12(r2)
811168dc:	e0fffb17 	ldw	r3,-20(fp)
811168e0:	18c00317 	ldw	r3,12(r3)
811168e4:	18c00037 	ldwio	r3,0(r3)
811168e8:	10c00035 	stwio	r3,0(r2)
811168ec:	e0bff217 	ldw	r2,-56(fp)
811168f0:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811168f4:	e0bff317 	ldw	r2,-52(fp)
811168f8:	1001703a 	wrctl	status,r2
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
811168fc:	e0bffb17 	ldw	r2,-20(fp)
81116900:	10800b17 	ldw	r2,44(r2)
81116904:	10002326 	beq	r2,zero,81116994 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
81116908:	e0bffb17 	ldw	r2,-20(fp)
8111690c:	10c00d17 	ldw	r3,52(r2)
81116910:	e0bff117 	ldw	r2,-60(fp)
81116914:	1884b03a 	or	r2,r3,r2
81116918:	10800514 	ori	r2,r2,20
8111691c:	e0bff115 	stw	r2,-60(fp)
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81116920:	e0fff117 	ldw	r3,-60(fp)
81116924:	00bff7c4 	movi	r2,-33
81116928:	1884703a 	and	r2,r3,r2
8111692c:	e0bff115 	stw	r2,-60(fp)
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
81116930:	e0bff017 	ldw	r2,-64(fp)
81116934:	10800214 	ori	r2,r2,8
81116938:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111693c:	0005303a 	rdctl	r2,status
81116940:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116944:	e0fff717 	ldw	r3,-36(fp)
81116948:	00bfff84 	movi	r2,-2
8111694c:	1884703a 	and	r2,r3,r2
81116950:	1001703a 	wrctl	status,r2
  
  return context;
81116954:	e0bff717 	ldw	r2,-36(fp)
	    /* making sure the read-modify-write below can't be pre-empted */
	    context = alt_irq_disable_all(); 
81116958:	e0bff215 	stw	r2,-56(fp)
	    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8111695c:	e0bffb17 	ldw	r2,-20(fp)
81116960:	10800317 	ldw	r2,12(r2)
81116964:	10800104 	addi	r2,r2,4
81116968:	e0fff117 	ldw	r3,-60(fp)
8111696c:	10c00035 	stwio	r3,0(r2)
		IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81116970:	e0bffb17 	ldw	r2,-20(fp)
81116974:	10800617 	ldw	r2,24(r2)
81116978:	e0fff017 	ldw	r3,-64(fp)
8111697c:	10c00035 	stwio	r3,0(r2)
81116980:	e0bff217 	ldw	r2,-56(fp)
81116984:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81116988:	e0bff417 	ldw	r2,-48(fp)
8111698c:	1001703a 	wrctl	status,r2
81116990:	00002306 	br	81116a20 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
	  *   - Stop on an error with any particular descriptor
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
81116994:	e0bffb17 	ldw	r2,-20(fp)
81116998:	10c00d17 	ldw	r3,52(r2)
8111699c:	e0bff117 	ldw	r2,-60(fp)
811169a0:	1884b03a 	or	r2,r3,r2
811169a4:	10800114 	ori	r2,r2,4
811169a8:	e0bff115 	stw	r2,-60(fp)
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
811169ac:	e0fff117 	ldw	r3,-60(fp)
811169b0:	00bff3c4 	movi	r2,-49
811169b4:	1884703a 	and	r2,r3,r2
811169b8:	e0bff115 	stw	r2,-60(fp)
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
811169bc:	e0fff017 	ldw	r3,-64(fp)
811169c0:	00bffdc4 	movi	r2,-9
811169c4:	1884703a 	and	r2,r3,r2
811169c8:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811169cc:	0005303a 	rdctl	r2,status
811169d0:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811169d4:	e0fff817 	ldw	r3,-32(fp)
811169d8:	00bfff84 	movi	r2,-2
811169dc:	1884703a 	and	r2,r3,r2
811169e0:	1001703a 	wrctl	status,r2
  
  return context;
811169e4:	e0bff817 	ldw	r2,-32(fp)
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
811169e8:	e0bff215 	stw	r2,-56(fp)
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
811169ec:	e0bffb17 	ldw	r2,-20(fp)
811169f0:	10800317 	ldw	r2,12(r2)
811169f4:	10800104 	addi	r2,r2,4
811169f8:	e0fff117 	ldw	r3,-60(fp)
811169fc:	10c00035 	stwio	r3,0(r2)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81116a00:	e0bffb17 	ldw	r2,-20(fp)
81116a04:	10800617 	ldw	r2,24(r2)
81116a08:	e0fff017 	ldw	r3,-64(fp)
81116a0c:	10c00035 	stwio	r3,0(r2)
81116a10:	e0bff217 	ldw	r2,-56(fp)
81116a14:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81116a18:	e0bff617 	ldw	r2,-40(fp)
81116a1c:	1001703a 	wrctl	status,r2
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
81116a20:	e0bffb17 	ldw	r2,-20(fp)
81116a24:	10800617 	ldw	r2,24(r2)
81116a28:	10800104 	addi	r2,r2,4
81116a2c:	e0fff917 	ldw	r3,-28(fp)
81116a30:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
81116a34:	e0bffb17 	ldw	r2,-20(fp)
81116a38:	10800617 	ldw	r2,24(r2)
81116a3c:	10800204 	addi	r2,r2,8
81116a40:	e0fffa17 	ldw	r3,-24(fp)
81116a44:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
81116a48:	e0bffe03 	ldbu	r2,-8(fp)
81116a4c:	10000426 	beq	r2,zero,81116a60 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
81116a50:	e0bff017 	ldw	r2,-64(fp)
81116a54:	10800414 	ori	r2,r2,16
81116a58:	e0bff015 	stw	r2,-64(fp)
81116a5c:	00000406 	br	81116a70 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
81116a60:	e0fff017 	ldw	r3,-64(fp)
81116a64:	00bffbc4 	movi	r2,-17
81116a68:	1884703a 	and	r2,r3,r2
81116a6c:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set poll-en */
	 if (poll_en){
81116a70:	e0bfff03 	ldbu	r2,-4(fp)
81116a74:	10000e26 	beq	r2,zero,81116ab0 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
81116a78:	e0bff017 	ldw	r2,-64(fp)
81116a7c:	10800094 	ori	r2,r2,2
81116a80:	e0bff015 	stw	r2,-64(fp)
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81116a84:	e0bffb17 	ldw	r2,-20(fp)
81116a88:	10800617 	ldw	r2,24(r2)
81116a8c:	10800304 	addi	r2,r2,12
81116a90:	10800037 	ldwio	r2,0(r2)
81116a94:	10000a1e 	bne	r2,zero,81116ac0 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81116a98:	e0bffb17 	ldw	r2,-20(fp)
81116a9c:	10800617 	ldw	r2,24(r2)
81116aa0:	10800304 	addi	r2,r2,12
81116aa4:	00c03fc4 	movi	r3,255
81116aa8:	10c00035 	stwio	r3,0(r2)
81116aac:	00000406 	br	81116ac0 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
81116ab0:	e0fff017 	ldw	r3,-64(fp)
81116ab4:	00bfff44 	movi	r2,-3
81116ab8:	1884703a 	and	r2,r3,r2
81116abc:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
81116ac0:	e0bff017 	ldw	r2,-64(fp)
81116ac4:	10800054 	ori	r2,r2,1
81116ac8:	e0bff015 	stw	r2,-64(fp)
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81116acc:	e0bffb17 	ldw	r2,-20(fp)
81116ad0:	10800617 	ldw	r2,24(r2)
81116ad4:	e0fff017 	ldw	r3,-64(fp)
81116ad8:	10c00035 	stwio	r3,0(r2)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
81116adc:	0005883a 	mov	r2,zero
}
81116ae0:	e037883a 	mov	sp,fp
81116ae4:	df000017 	ldw	fp,0(sp)
81116ae8:	dec00104 	addi	sp,sp,4
81116aec:	f800283a 	ret

81116af0 <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_start_prefetcher_with_std_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
81116af0:	defff704 	addi	sp,sp,-36
81116af4:	dfc00815 	stw	ra,32(sp)
81116af8:	df000715 	stw	fp,28(sp)
81116afc:	dc400615 	stw	r17,24(sp)
81116b00:	dc000515 	stw	r16,20(sp)
81116b04:	df000704 	addi	fp,sp,28
81116b08:	e13ffa15 	stw	r4,-24(fp)
81116b0c:	e17ffb15 	stw	r5,-20(fp)
81116b10:	3007883a 	mov	r3,r6
81116b14:	3805883a 	mov	r2,r7
81116b18:	e0fffc05 	stb	r3,-16(fp)
81116b1c:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
81116b20:	e13ffb17 	ldw	r4,-20(fp)
81116b24:	11166c40 	call	811166c4 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
81116b28:	10000226 	beq	r2,zero,81116b34 <alt_msgdma_start_prefetcher_with_std_desc_list+0x44>
		return -EINVAL;
81116b2c:	00bffa84 	movi	r2,-22
81116b30:	00000b06 	br	81116b60 <alt_msgdma_start_prefetcher_with_std_desc_list+0x70>
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
81116b34:	e0bffb17 	ldw	r2,-20(fp)
81116b38:	1021883a 	mov	r16,r2
81116b3c:	0023883a 	mov	r17,zero
81116b40:	e0fffc03 	ldbu	r3,-16(fp)
81116b44:	e0bffd03 	ldbu	r2,-12(fp)
81116b48:	d8800015 	stw	r2,0(sp)
81116b4c:	180f883a 	mov	r7,r3
81116b50:	800b883a 	mov	r5,r16
81116b54:	880d883a 	mov	r6,r17
81116b58:	e13ffa17 	ldw	r4,-24(fp)
81116b5c:	11168300 	call	81116830 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
81116b60:	e6fffe04 	addi	sp,fp,-8
81116b64:	dfc00317 	ldw	ra,12(sp)
81116b68:	df000217 	ldw	fp,8(sp)
81116b6c:	dc400117 	ldw	r17,4(sp)
81116b70:	dc000017 	ldw	r16,0(sp)
81116b74:	dec00404 	addi	sp,sp,16
81116b78:	f800283a 	ret

81116b7c <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
81116b7c:	defff704 	addi	sp,sp,-36
81116b80:	dfc00815 	stw	ra,32(sp)
81116b84:	df000715 	stw	fp,28(sp)
81116b88:	dc400615 	stw	r17,24(sp)
81116b8c:	dc000515 	stw	r16,20(sp)
81116b90:	df000704 	addi	fp,sp,28
81116b94:	e13ffa15 	stw	r4,-24(fp)
81116b98:	e17ffb15 	stw	r5,-20(fp)
81116b9c:	3007883a 	mov	r3,r6
81116ba0:	3805883a 	mov	r2,r7
81116ba4:	e0fffc05 	stb	r3,-16(fp)
81116ba8:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
81116bac:	e13ffb17 	ldw	r4,-20(fp)
81116bb0:	111675c0 	call	8111675c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
81116bb4:	10000226 	beq	r2,zero,81116bc0 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x44>
		return -EINVAL;
81116bb8:	00bffa84 	movi	r2,-22
81116bbc:	00000b06 	br	81116bec <alt_msgdma_start_prefetcher_with_extd_desc_list+0x70>
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
81116bc0:	e0bffb17 	ldw	r2,-20(fp)
81116bc4:	1021883a 	mov	r16,r2
81116bc8:	0023883a 	mov	r17,zero
81116bcc:	e0fffc03 	ldbu	r3,-16(fp)
81116bd0:	e0bffd03 	ldbu	r2,-12(fp)
81116bd4:	d8800015 	stw	r2,0(sp)
81116bd8:	180f883a 	mov	r7,r3
81116bdc:	800b883a 	mov	r5,r16
81116be0:	880d883a 	mov	r6,r17
81116be4:	e13ffa17 	ldw	r4,-24(fp)
81116be8:	11168300 	call	81116830 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
81116bec:	e6fffe04 	addi	sp,fp,-8
81116bf0:	dfc00317 	ldw	ra,12(sp)
81116bf4:	df000217 	ldw	fp,8(sp)
81116bf8:	dc400117 	ldw	r17,4(sp)
81116bfc:	dc000017 	ldw	r16,0(sp)
81116c00:	dec00404 	addi	sp,sp,16
81116c04:	f800283a 	ret

81116c08 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
81116c08:	defffc04 	addi	sp,sp,-16
81116c0c:	dfc00315 	stw	ra,12(sp)
81116c10:	df000215 	stw	fp,8(sp)
81116c14:	df000204 	addi	fp,sp,8
81116c18:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
81116c1c:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
81116c20:	d1601104 	addi	r5,gp,-32700
81116c24:	e13fff17 	ldw	r4,-4(fp)
81116c28:	111732c0 	call	8111732c <alt_find_dev>
81116c2c:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
81116c30:	e0bffe17 	ldw	r2,-8(fp)
81116c34:	1000041e 	bne	r2,zero,81116c48 <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
81116c38:	11150940 	call	81115094 <alt_get_errno>
81116c3c:	1007883a 	mov	r3,r2
81116c40:	008004c4 	movi	r2,19
81116c44:	18800015 	stw	r2,0(r3)
    }

    return dev;
81116c48:	e0bffe17 	ldw	r2,-8(fp)
}
81116c4c:	e037883a 	mov	sp,fp
81116c50:	dfc00117 	ldw	ra,4(sp)
81116c54:	df000017 	ldw	fp,0(sp)
81116c58:	dec00204 	addi	sp,sp,8
81116c5c:	f800283a 	ret

81116c60 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
81116c60:	defff804 	addi	sp,sp,-32
81116c64:	dfc00715 	stw	ra,28(sp)
81116c68:	df000615 	stw	fp,24(sp)
81116c6c:	df000604 	addi	fp,sp,24
81116c70:	e13ffd15 	stw	r4,-12(fp)
81116c74:	e17ffe15 	stw	r5,-8(fp)
81116c78:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
81116c7c:	e0bffd17 	ldw	r2,-12(fp)
81116c80:	10801783 	ldbu	r2,94(r2)
81116c84:	10803fcc 	andi	r2,r2,255
81116c88:	10000b26 	beq	r2,zero,81116cb8 <alt_msgdma_init+0x58>
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
81116c8c:	e0bffd17 	ldw	r2,-12(fp)
81116c90:	10800617 	ldw	r2,24(r2)
81116c94:	00c00104 	movi	r3,4
81116c98:	10c00035 	stwio	r3,0(r2)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
81116c9c:	0001883a 	nop
81116ca0:	e0bffd17 	ldw	r2,-12(fp)
81116ca4:	10800617 	ldw	r2,24(r2)
81116ca8:	10800037 	ldwio	r2,0(r2)
81116cac:	1080010c 	andi	r2,r2,4
81116cb0:	1005d0ba 	srai	r2,r2,2
81116cb4:	103ffa1e 	bne	r2,zero,81116ca0 <__reset+0xfb0f6ca0>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
81116cb8:	e0bffd17 	ldw	r2,-12(fp)
81116cbc:	10800317 	ldw	r2,12(r2)
81116cc0:	10800104 	addi	r2,r2,4
81116cc4:	00c00084 	movi	r3,2
81116cc8:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
81116ccc:	0001883a 	nop
81116cd0:	e0bffd17 	ldw	r2,-12(fp)
81116cd4:	10800317 	ldw	r2,12(r2)
81116cd8:	10800037 	ldwio	r2,0(r2)
    		& ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
81116cdc:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
81116ce0:	103ffb1e 	bne	r2,zero,81116cd0 <__reset+0xfb0f6cd0>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
81116ce4:	e0bffd17 	ldw	r2,-12(fp)
81116ce8:	10800317 	ldw	r2,12(r2)
81116cec:	10800104 	addi	r2,r2,4
81116cf0:	10800037 	ldwio	r2,0(r2)
81116cf4:	1007883a 	mov	r3,r2
81116cf8:	00bffbc4 	movi	r2,-17
81116cfc:	1884703a 	and	r2,r3,r2
81116d00:	e0bffb15 	stw	r2,-20(fp)
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81116d04:	e0bffb17 	ldw	r2,-20(fp)
81116d08:	10800814 	ori	r2,r2,32
81116d0c:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81116d10:	e0bffd17 	ldw	r2,-12(fp)
81116d14:	10800317 	ldw	r2,12(r2)
81116d18:	10800104 	addi	r2,r2,4
81116d1c:	e0fffb17 	ldw	r3,-20(fp)
81116d20:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
81116d24:	e0bffd17 	ldw	r2,-12(fp)
81116d28:	10800317 	ldw	r2,12(r2)
81116d2c:	e0fffd17 	ldw	r3,-12(fp)
81116d30:	18c00317 	ldw	r3,12(r3)
81116d34:	18c00037 	ldwio	r3,0(r3)
81116d38:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
81116d3c:	e0bffd17 	ldw	r2,-12(fp)
81116d40:	10801783 	ldbu	r2,94(r2)
81116d44:	10803fcc 	andi	r2,r2,255
81116d48:	10000826 	beq	r2,zero,81116d6c <alt_msgdma_init+0x10c>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
81116d4c:	e0bffd17 	ldw	r2,-12(fp)
81116d50:	10800617 	ldw	r2,24(r2)
81116d54:	10800404 	addi	r2,r2,16
81116d58:	e0fffd17 	ldw	r3,-12(fp)
81116d5c:	18c00617 	ldw	r3,24(r3)
81116d60:	18c00404 	addi	r3,r3,16
81116d64:	18c00037 	ldwio	r3,0(r3)
81116d68:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
81116d6c:	d1601104 	addi	r5,gp,-32700
81116d70:	e13ffd17 	ldw	r4,-12(fp)
81116d74:	11171c80 	call	811171c8 <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
81116d78:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
81116d7c:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
81116d80:	e0bffc17 	ldw	r2,-16(fp)
81116d84:	1000081e 	bne	r2,zero,81116da8 <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
81116d88:	d8000015 	stw	zero,0(sp)
81116d8c:	e1fffd17 	ldw	r7,-12(fp)
81116d90:	01a04474 	movhi	r6,33041
81116d94:	3194a404 	addi	r6,r6,21136
81116d98:	e17fff17 	ldw	r5,-4(fp)
81116d9c:	e13ffe17 	ldw	r4,-8(fp)
81116da0:	11173bc0 	call	811173bc <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
81116da4:	00000406 	br	81116db8 <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
81116da8:	012044b4 	movhi	r4,33042
81116dac:	2125fe04 	addi	r4,r4,-26632
81116db0:	11179f00 	call	811179f0 <alt_printf>
    }
    
    return;
81116db4:	0001883a 	nop

}
81116db8:	e037883a 	mov	sp,fp
81116dbc:	dfc00117 	ldw	ra,4(sp)
81116dc0:	df000017 	ldw	fp,0(sp)
81116dc4:	dec00204 	addi	sp,sp,8
81116dc8:	f800283a 	ret

81116dcc <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
81116dcc:	defffb04 	addi	sp,sp,-20
81116dd0:	df000415 	stw	fp,16(sp)
81116dd4:	df000404 	addi	fp,sp,16
81116dd8:	e13ffc15 	stw	r4,-16(fp)
81116ddc:	e17ffd15 	stw	r5,-12(fp)
81116de0:	e1bffe15 	stw	r6,-8(fp)
81116de4:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
81116de8:	e0bffc17 	ldw	r2,-16(fp)
81116dec:	e0fffd17 	ldw	r3,-12(fp)
81116df0:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
81116df4:	e0bffc17 	ldw	r2,-16(fp)
81116df8:	e0ffff17 	ldw	r3,-4(fp)
81116dfc:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
81116e00:	e0bffc17 	ldw	r2,-16(fp)
81116e04:	e0fffe17 	ldw	r3,-8(fp)
81116e08:	10c00d15 	stw	r3,52(r2)

    return ;
81116e0c:	0001883a 	nop
}
81116e10:	e037883a 	mov	sp,fp
81116e14:	df000017 	ldw	fp,0(sp)
81116e18:	dec00104 	addi	sp,sp,4
81116e1c:	f800283a 	ret

81116e20 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
81116e20:	defffc04 	addi	sp,sp,-16
81116e24:	dfc00315 	stw	ra,12(sp)
81116e28:	df000215 	stw	fp,8(sp)
81116e2c:	df000204 	addi	fp,sp,8
81116e30:	e13ffe15 	stw	r4,-8(fp)
81116e34:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
81116e38:	000d883a 	mov	r6,zero
81116e3c:	e17fff17 	ldw	r5,-4(fp)
81116e40:	e13ffe17 	ldw	r4,-8(fp)
81116e44:	11155f40 	call	811155f4 <alt_msgdma_descriptor_async_transfer>

}
81116e48:	e037883a 	mov	sp,fp
81116e4c:	dfc00117 	ldw	ra,4(sp)
81116e50:	df000017 	ldw	fp,0(sp)
81116e54:	dec00204 	addi	sp,sp,8
81116e58:	f800283a 	ret

81116e5c <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
81116e5c:	defffc04 	addi	sp,sp,-16
81116e60:	dfc00315 	stw	ra,12(sp)
81116e64:	df000215 	stw	fp,8(sp)
81116e68:	df000204 	addi	fp,sp,8
81116e6c:	e13ffe15 	stw	r4,-8(fp)
81116e70:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
81116e74:	e1bfff17 	ldw	r6,-4(fp)
81116e78:	000b883a 	mov	r5,zero
81116e7c:	e13ffe17 	ldw	r4,-8(fp)
81116e80:	11155f40 	call	811155f4 <alt_msgdma_descriptor_async_transfer>
}
81116e84:	e037883a 	mov	sp,fp
81116e88:	dfc00117 	ldw	ra,4(sp)
81116e8c:	df000017 	ldw	fp,0(sp)
81116e90:	dec00204 	addi	sp,sp,8
81116e94:	f800283a 	ret

81116e98 <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
81116e98:	defffc04 	addi	sp,sp,-16
81116e9c:	dfc00315 	stw	ra,12(sp)
81116ea0:	df000215 	stw	fp,8(sp)
81116ea4:	df000204 	addi	fp,sp,8
81116ea8:	e13ffe15 	stw	r4,-8(fp)
81116eac:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
81116eb0:	000d883a 	mov	r6,zero
81116eb4:	e17fff17 	ldw	r5,-4(fp)
81116eb8:	e13ffe17 	ldw	r4,-8(fp)
81116ebc:	11158c40 	call	811158c4 <alt_msgdma_descriptor_sync_transfer>
}
81116ec0:	e037883a 	mov	sp,fp
81116ec4:	dfc00117 	ldw	ra,4(sp)
81116ec8:	df000017 	ldw	fp,0(sp)
81116ecc:	dec00204 	addi	sp,sp,8
81116ed0:	f800283a 	ret

81116ed4 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
81116ed4:	defffc04 	addi	sp,sp,-16
81116ed8:	dfc00315 	stw	ra,12(sp)
81116edc:	df000215 	stw	fp,8(sp)
81116ee0:	df000204 	addi	fp,sp,8
81116ee4:	e13ffe15 	stw	r4,-8(fp)
81116ee8:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
81116eec:	e1bfff17 	ldw	r6,-4(fp)
81116ef0:	000b883a 	mov	r5,zero
81116ef4:	e13ffe17 	ldw	r4,-8(fp)
81116ef8:	11158c40 	call	811158c4 <alt_msgdma_descriptor_sync_transfer>
}
81116efc:	e037883a 	mov	sp,fp
81116f00:	dfc00117 	ldw	ra,4(sp)
81116f04:	df000017 	ldw	fp,0(sp)
81116f08:	dec00204 	addi	sp,sp,8
81116f0c:	f800283a 	ret

81116f10 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
81116f10:	defff504 	addi	sp,sp,-44
81116f14:	df000a15 	stw	fp,40(sp)
81116f18:	df000a04 	addi	fp,sp,40
81116f1c:	e13ffc15 	stw	r4,-16(fp)
81116f20:	e17ffd15 	stw	r5,-12(fp)
81116f24:	e1bffe15 	stw	r6,-8(fp)
81116f28:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
81116f2c:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81116f30:	d0a02317 	ldw	r2,-32628(gp)
  
  if (alt_ticks_per_second ())
81116f34:	10003c26 	beq	r2,zero,81117028 <alt_alarm_start+0x118>
  {
    if (alarm)
81116f38:	e0bffc17 	ldw	r2,-16(fp)
81116f3c:	10003826 	beq	r2,zero,81117020 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
81116f40:	e0bffc17 	ldw	r2,-16(fp)
81116f44:	e0fffe17 	ldw	r3,-8(fp)
81116f48:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
81116f4c:	e0bffc17 	ldw	r2,-16(fp)
81116f50:	e0ffff17 	ldw	r3,-4(fp)
81116f54:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116f58:	0005303a 	rdctl	r2,status
81116f5c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116f60:	e0fff917 	ldw	r3,-28(fp)
81116f64:	00bfff84 	movi	r2,-2
81116f68:	1884703a 	and	r2,r3,r2
81116f6c:	1001703a 	wrctl	status,r2
  
  return context;
81116f70:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
81116f74:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81116f78:	d0a02417 	ldw	r2,-32624(gp)
      
      current_nticks = alt_nticks();
81116f7c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
81116f80:	e0fffd17 	ldw	r3,-12(fp)
81116f84:	e0bff617 	ldw	r2,-40(fp)
81116f88:	1885883a 	add	r2,r3,r2
81116f8c:	10c00044 	addi	r3,r2,1
81116f90:	e0bffc17 	ldw	r2,-16(fp)
81116f94:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
81116f98:	e0bffc17 	ldw	r2,-16(fp)
81116f9c:	10c00217 	ldw	r3,8(r2)
81116fa0:	e0bff617 	ldw	r2,-40(fp)
81116fa4:	1880042e 	bgeu	r3,r2,81116fb8 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
81116fa8:	e0bffc17 	ldw	r2,-16(fp)
81116fac:	00c00044 	movi	r3,1
81116fb0:	10c00405 	stb	r3,16(r2)
81116fb4:	00000206 	br	81116fc0 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
81116fb8:	e0bffc17 	ldw	r2,-16(fp)
81116fbc:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
81116fc0:	e0bffc17 	ldw	r2,-16(fp)
81116fc4:	d0e00d04 	addi	r3,gp,-32716
81116fc8:	e0fffa15 	stw	r3,-24(fp)
81116fcc:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
81116fd0:	e0bffb17 	ldw	r2,-20(fp)
81116fd4:	e0fffa17 	ldw	r3,-24(fp)
81116fd8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
81116fdc:	e0bffa17 	ldw	r2,-24(fp)
81116fe0:	10c00017 	ldw	r3,0(r2)
81116fe4:	e0bffb17 	ldw	r2,-20(fp)
81116fe8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
81116fec:	e0bffa17 	ldw	r2,-24(fp)
81116ff0:	10800017 	ldw	r2,0(r2)
81116ff4:	e0fffb17 	ldw	r3,-20(fp)
81116ff8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
81116ffc:	e0bffa17 	ldw	r2,-24(fp)
81117000:	e0fffb17 	ldw	r3,-20(fp)
81117004:	10c00015 	stw	r3,0(r2)
81117008:	e0bff817 	ldw	r2,-32(fp)
8111700c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117010:	e0bff717 	ldw	r2,-36(fp)
81117014:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
81117018:	0005883a 	mov	r2,zero
8111701c:	00000306 	br	8111702c <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
81117020:	00bffa84 	movi	r2,-22
81117024:	00000106 	br	8111702c <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
81117028:	00bfde84 	movi	r2,-134
  }
}
8111702c:	e037883a 	mov	sp,fp
81117030:	df000017 	ldw	fp,0(sp)
81117034:	dec00104 	addi	sp,sp,4
81117038:	f800283a 	ret

8111703c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
8111703c:	defffb04 	addi	sp,sp,-20
81117040:	df000415 	stw	fp,16(sp)
81117044:	df000404 	addi	fp,sp,16
81117048:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
8111704c:	008000c4 	movi	r2,3
81117050:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
81117054:	e0fffd17 	ldw	r3,-12(fp)
81117058:	008003f4 	movhi	r2,15
8111705c:	10909004 	addi	r2,r2,16960
81117060:	1887383a 	mul	r3,r3,r2
81117064:	00817db4 	movhi	r2,1526
81117068:	10b84004 	addi	r2,r2,-7936
8111706c:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
81117070:	00a00034 	movhi	r2,32768
81117074:	10bfffc4 	addi	r2,r2,-1
81117078:	10c5203a 	divu	r2,r2,r3
8111707c:	e0ffff17 	ldw	r3,-4(fp)
81117080:	1885203a 	divu	r2,r3,r2
81117084:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
81117088:	e0bffe17 	ldw	r2,-8(fp)
8111708c:	10002526 	beq	r2,zero,81117124 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
81117090:	e03ffc15 	stw	zero,-16(fp)
81117094:	00001406 	br	811170e8 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
81117098:	00a00034 	movhi	r2,32768
8111709c:	10bfffc4 	addi	r2,r2,-1
811170a0:	10bfffc4 	addi	r2,r2,-1
811170a4:	103ffe1e 	bne	r2,zero,811170a0 <__reset+0xfb0f70a0>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
811170a8:	e0fffd17 	ldw	r3,-12(fp)
811170ac:	008003f4 	movhi	r2,15
811170b0:	10909004 	addi	r2,r2,16960
811170b4:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
811170b8:	00817db4 	movhi	r2,1526
811170bc:	10b84004 	addi	r2,r2,-7936
811170c0:	10c7203a 	divu	r3,r2,r3
811170c4:	00a00034 	movhi	r2,32768
811170c8:	10bfffc4 	addi	r2,r2,-1
811170cc:	10c5203a 	divu	r2,r2,r3
811170d0:	e0ffff17 	ldw	r3,-4(fp)
811170d4:	1885c83a 	sub	r2,r3,r2
811170d8:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
811170dc:	e0bffc17 	ldw	r2,-16(fp)
811170e0:	10800044 	addi	r2,r2,1
811170e4:	e0bffc15 	stw	r2,-16(fp)
811170e8:	e0fffc17 	ldw	r3,-16(fp)
811170ec:	e0bffe17 	ldw	r2,-8(fp)
811170f0:	18bfe916 	blt	r3,r2,81117098 <__reset+0xfb0f7098>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
811170f4:	e0fffd17 	ldw	r3,-12(fp)
811170f8:	008003f4 	movhi	r2,15
811170fc:	10909004 	addi	r2,r2,16960
81117100:	1887383a 	mul	r3,r3,r2
81117104:	00817db4 	movhi	r2,1526
81117108:	10b84004 	addi	r2,r2,-7936
8111710c:	10c7203a 	divu	r3,r2,r3
81117110:	e0bfff17 	ldw	r2,-4(fp)
81117114:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
81117118:	10bfffc4 	addi	r2,r2,-1
8111711c:	103ffe1e 	bne	r2,zero,81117118 <__reset+0xfb0f7118>
81117120:	00000b06 	br	81117150 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
81117124:	e0fffd17 	ldw	r3,-12(fp)
81117128:	008003f4 	movhi	r2,15
8111712c:	10909004 	addi	r2,r2,16960
81117130:	1887383a 	mul	r3,r3,r2
81117134:	00817db4 	movhi	r2,1526
81117138:	10b84004 	addi	r2,r2,-7936
8111713c:	10c7203a 	divu	r3,r2,r3
81117140:	e0bfff17 	ldw	r2,-4(fp)
81117144:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
81117148:	10bfffc4 	addi	r2,r2,-1
8111714c:	00bffe16 	blt	zero,r2,81117148 <__reset+0xfb0f7148>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
81117150:	0005883a 	mov	r2,zero
}
81117154:	e037883a 	mov	sp,fp
81117158:	df000017 	ldw	fp,0(sp)
8111715c:	dec00104 	addi	sp,sp,4
81117160:	f800283a 	ret

81117164 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
81117164:	defffd04 	addi	sp,sp,-12
81117168:	df000215 	stw	fp,8(sp)
8111716c:	df000204 	addi	fp,sp,8
81117170:	e13ffe15 	stw	r4,-8(fp)
81117174:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
81117178:	0001883a 	nop
8111717c:	e037883a 	mov	sp,fp
81117180:	df000017 	ldw	fp,0(sp)
81117184:	dec00104 	addi	sp,sp,4
81117188:	f800283a 	ret

8111718c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111718c:	defffe04 	addi	sp,sp,-8
81117190:	dfc00115 	stw	ra,4(sp)
81117194:	df000015 	stw	fp,0(sp)
81117198:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111719c:	d0a00b17 	ldw	r2,-32724(gp)
811171a0:	10000326 	beq	r2,zero,811171b0 <alt_get_errno+0x24>
811171a4:	d0a00b17 	ldw	r2,-32724(gp)
811171a8:	103ee83a 	callr	r2
811171ac:	00000106 	br	811171b4 <alt_get_errno+0x28>
811171b0:	d0a01f04 	addi	r2,gp,-32644
}
811171b4:	e037883a 	mov	sp,fp
811171b8:	dfc00117 	ldw	ra,4(sp)
811171bc:	df000017 	ldw	fp,0(sp)
811171c0:	dec00204 	addi	sp,sp,8
811171c4:	f800283a 	ret

811171c8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
811171c8:	defffa04 	addi	sp,sp,-24
811171cc:	dfc00515 	stw	ra,20(sp)
811171d0:	df000415 	stw	fp,16(sp)
811171d4:	df000404 	addi	fp,sp,16
811171d8:	e13ffe15 	stw	r4,-8(fp)
811171dc:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
811171e0:	e0bffe17 	ldw	r2,-8(fp)
811171e4:	10000326 	beq	r2,zero,811171f4 <alt_dev_llist_insert+0x2c>
811171e8:	e0bffe17 	ldw	r2,-8(fp)
811171ec:	10800217 	ldw	r2,8(r2)
811171f0:	1000061e 	bne	r2,zero,8111720c <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
811171f4:	111718c0 	call	8111718c <alt_get_errno>
811171f8:	1007883a 	mov	r3,r2
811171fc:	00800584 	movi	r2,22
81117200:	18800015 	stw	r2,0(r3)
    return -EINVAL;
81117204:	00bffa84 	movi	r2,-22
81117208:	00001306 	br	81117258 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
8111720c:	e0bffe17 	ldw	r2,-8(fp)
81117210:	e0ffff17 	ldw	r3,-4(fp)
81117214:	e0fffc15 	stw	r3,-16(fp)
81117218:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8111721c:	e0bffd17 	ldw	r2,-12(fp)
81117220:	e0fffc17 	ldw	r3,-16(fp)
81117224:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
81117228:	e0bffc17 	ldw	r2,-16(fp)
8111722c:	10c00017 	ldw	r3,0(r2)
81117230:	e0bffd17 	ldw	r2,-12(fp)
81117234:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
81117238:	e0bffc17 	ldw	r2,-16(fp)
8111723c:	10800017 	ldw	r2,0(r2)
81117240:	e0fffd17 	ldw	r3,-12(fp)
81117244:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
81117248:	e0bffc17 	ldw	r2,-16(fp)
8111724c:	e0fffd17 	ldw	r3,-12(fp)
81117250:	10c00015 	stw	r3,0(r2)

  return 0;  
81117254:	0005883a 	mov	r2,zero
}
81117258:	e037883a 	mov	sp,fp
8111725c:	dfc00117 	ldw	ra,4(sp)
81117260:	df000017 	ldw	fp,0(sp)
81117264:	dec00204 	addi	sp,sp,8
81117268:	f800283a 	ret

8111726c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
8111726c:	defffd04 	addi	sp,sp,-12
81117270:	dfc00215 	stw	ra,8(sp)
81117274:	df000115 	stw	fp,4(sp)
81117278:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8111727c:	00a044b4 	movhi	r2,33042
81117280:	10a09504 	addi	r2,r2,-32172
81117284:	e0bfff15 	stw	r2,-4(fp)
81117288:	00000606 	br	811172a4 <_do_ctors+0x38>
        (*ctor) (); 
8111728c:	e0bfff17 	ldw	r2,-4(fp)
81117290:	10800017 	ldw	r2,0(r2)
81117294:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
81117298:	e0bfff17 	ldw	r2,-4(fp)
8111729c:	10bfff04 	addi	r2,r2,-4
811172a0:	e0bfff15 	stw	r2,-4(fp)
811172a4:	e0ffff17 	ldw	r3,-4(fp)
811172a8:	00a044b4 	movhi	r2,33042
811172ac:	10a09604 	addi	r2,r2,-32168
811172b0:	18bff62e 	bgeu	r3,r2,8111728c <__reset+0xfb0f728c>
        (*ctor) (); 
}
811172b4:	0001883a 	nop
811172b8:	e037883a 	mov	sp,fp
811172bc:	dfc00117 	ldw	ra,4(sp)
811172c0:	df000017 	ldw	fp,0(sp)
811172c4:	dec00204 	addi	sp,sp,8
811172c8:	f800283a 	ret

811172cc <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
811172cc:	defffd04 	addi	sp,sp,-12
811172d0:	dfc00215 	stw	ra,8(sp)
811172d4:	df000115 	stw	fp,4(sp)
811172d8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
811172dc:	00a044b4 	movhi	r2,33042
811172e0:	10a09504 	addi	r2,r2,-32172
811172e4:	e0bfff15 	stw	r2,-4(fp)
811172e8:	00000606 	br	81117304 <_do_dtors+0x38>
        (*dtor) (); 
811172ec:	e0bfff17 	ldw	r2,-4(fp)
811172f0:	10800017 	ldw	r2,0(r2)
811172f4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
811172f8:	e0bfff17 	ldw	r2,-4(fp)
811172fc:	10bfff04 	addi	r2,r2,-4
81117300:	e0bfff15 	stw	r2,-4(fp)
81117304:	e0ffff17 	ldw	r3,-4(fp)
81117308:	00a044b4 	movhi	r2,33042
8111730c:	10a09604 	addi	r2,r2,-32168
81117310:	18bff62e 	bgeu	r3,r2,811172ec <__reset+0xfb0f72ec>
        (*dtor) (); 
}
81117314:	0001883a 	nop
81117318:	e037883a 	mov	sp,fp
8111731c:	dfc00117 	ldw	ra,4(sp)
81117320:	df000017 	ldw	fp,0(sp)
81117324:	dec00204 	addi	sp,sp,8
81117328:	f800283a 	ret

8111732c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
8111732c:	defffa04 	addi	sp,sp,-24
81117330:	dfc00515 	stw	ra,20(sp)
81117334:	df000415 	stw	fp,16(sp)
81117338:	df000404 	addi	fp,sp,16
8111733c:	e13ffe15 	stw	r4,-8(fp)
81117340:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
81117344:	e0bfff17 	ldw	r2,-4(fp)
81117348:	10800017 	ldw	r2,0(r2)
8111734c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
81117350:	e13ffe17 	ldw	r4,-8(fp)
81117354:	1106d340 	call	81106d34 <strlen>
81117358:	10800044 	addi	r2,r2,1
8111735c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
81117360:	00000d06 	br	81117398 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
81117364:	e0bffc17 	ldw	r2,-16(fp)
81117368:	10800217 	ldw	r2,8(r2)
8111736c:	e0fffd17 	ldw	r3,-12(fp)
81117370:	180d883a 	mov	r6,r3
81117374:	e17ffe17 	ldw	r5,-8(fp)
81117378:	1009883a 	mov	r4,r2
8111737c:	1117f100 	call	81117f10 <memcmp>
81117380:	1000021e 	bne	r2,zero,8111738c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
81117384:	e0bffc17 	ldw	r2,-16(fp)
81117388:	00000706 	br	811173a8 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
8111738c:	e0bffc17 	ldw	r2,-16(fp)
81117390:	10800017 	ldw	r2,0(r2)
81117394:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
81117398:	e0fffc17 	ldw	r3,-16(fp)
8111739c:	e0bfff17 	ldw	r2,-4(fp)
811173a0:	18bff01e 	bne	r3,r2,81117364 <__reset+0xfb0f7364>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
811173a4:	0005883a 	mov	r2,zero
}
811173a8:	e037883a 	mov	sp,fp
811173ac:	dfc00117 	ldw	ra,4(sp)
811173b0:	df000017 	ldw	fp,0(sp)
811173b4:	dec00204 	addi	sp,sp,8
811173b8:	f800283a 	ret

811173bc <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
811173bc:	defff904 	addi	sp,sp,-28
811173c0:	dfc00615 	stw	ra,24(sp)
811173c4:	df000515 	stw	fp,20(sp)
811173c8:	df000504 	addi	fp,sp,20
811173cc:	e13ffc15 	stw	r4,-16(fp)
811173d0:	e17ffd15 	stw	r5,-12(fp)
811173d4:	e1bffe15 	stw	r6,-8(fp)
811173d8:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
811173dc:	e0800217 	ldw	r2,8(fp)
811173e0:	d8800015 	stw	r2,0(sp)
811173e4:	e1ffff17 	ldw	r7,-4(fp)
811173e8:	e1bffe17 	ldw	r6,-8(fp)
811173ec:	e17ffd17 	ldw	r5,-12(fp)
811173f0:	e13ffc17 	ldw	r4,-16(fp)
811173f4:	111756c0 	call	8111756c <alt_iic_isr_register>
}  
811173f8:	e037883a 	mov	sp,fp
811173fc:	dfc00117 	ldw	ra,4(sp)
81117400:	df000017 	ldw	fp,0(sp)
81117404:	dec00204 	addi	sp,sp,8
81117408:	f800283a 	ret

8111740c <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
8111740c:	defff904 	addi	sp,sp,-28
81117410:	df000615 	stw	fp,24(sp)
81117414:	df000604 	addi	fp,sp,24
81117418:	e13ffe15 	stw	r4,-8(fp)
8111741c:	e17fff15 	stw	r5,-4(fp)
81117420:	e0bfff17 	ldw	r2,-4(fp)
81117424:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117428:	0005303a 	rdctl	r2,status
8111742c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117430:	e0fffb17 	ldw	r3,-20(fp)
81117434:	00bfff84 	movi	r2,-2
81117438:	1884703a 	and	r2,r3,r2
8111743c:	1001703a 	wrctl	status,r2
  
  return context;
81117440:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
81117444:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
81117448:	00c00044 	movi	r3,1
8111744c:	e0bffa17 	ldw	r2,-24(fp)
81117450:	1884983a 	sll	r2,r3,r2
81117454:	1007883a 	mov	r3,r2
81117458:	d0a02517 	ldw	r2,-32620(gp)
8111745c:	1884b03a 	or	r2,r3,r2
81117460:	d0a02515 	stw	r2,-32620(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
81117464:	d0a02517 	ldw	r2,-32620(gp)
81117468:	100170fa 	wrctl	ienable,r2
8111746c:	e0bffc17 	ldw	r2,-16(fp)
81117470:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117474:	e0bffd17 	ldw	r2,-12(fp)
81117478:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111747c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
81117480:	0001883a 	nop
}
81117484:	e037883a 	mov	sp,fp
81117488:	df000017 	ldw	fp,0(sp)
8111748c:	dec00104 	addi	sp,sp,4
81117490:	f800283a 	ret

81117494 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
81117494:	defff904 	addi	sp,sp,-28
81117498:	df000615 	stw	fp,24(sp)
8111749c:	df000604 	addi	fp,sp,24
811174a0:	e13ffe15 	stw	r4,-8(fp)
811174a4:	e17fff15 	stw	r5,-4(fp)
811174a8:	e0bfff17 	ldw	r2,-4(fp)
811174ac:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811174b0:	0005303a 	rdctl	r2,status
811174b4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811174b8:	e0fffb17 	ldw	r3,-20(fp)
811174bc:	00bfff84 	movi	r2,-2
811174c0:	1884703a 	and	r2,r3,r2
811174c4:	1001703a 	wrctl	status,r2
  
  return context;
811174c8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
811174cc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
811174d0:	00c00044 	movi	r3,1
811174d4:	e0bffa17 	ldw	r2,-24(fp)
811174d8:	1884983a 	sll	r2,r3,r2
811174dc:	0084303a 	nor	r2,zero,r2
811174e0:	1007883a 	mov	r3,r2
811174e4:	d0a02517 	ldw	r2,-32620(gp)
811174e8:	1884703a 	and	r2,r3,r2
811174ec:	d0a02515 	stw	r2,-32620(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
811174f0:	d0a02517 	ldw	r2,-32620(gp)
811174f4:	100170fa 	wrctl	ienable,r2
811174f8:	e0bffc17 	ldw	r2,-16(fp)
811174fc:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117500:	e0bffd17 	ldw	r2,-12(fp)
81117504:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
81117508:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
8111750c:	0001883a 	nop
}
81117510:	e037883a 	mov	sp,fp
81117514:	df000017 	ldw	fp,0(sp)
81117518:	dec00104 	addi	sp,sp,4
8111751c:	f800283a 	ret

81117520 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
81117520:	defffc04 	addi	sp,sp,-16
81117524:	df000315 	stw	fp,12(sp)
81117528:	df000304 	addi	fp,sp,12
8111752c:	e13ffe15 	stw	r4,-8(fp)
81117530:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
81117534:	000530fa 	rdctl	r2,ienable
81117538:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
8111753c:	00c00044 	movi	r3,1
81117540:	e0bfff17 	ldw	r2,-4(fp)
81117544:	1884983a 	sll	r2,r3,r2
81117548:	1007883a 	mov	r3,r2
8111754c:	e0bffd17 	ldw	r2,-12(fp)
81117550:	1884703a 	and	r2,r3,r2
81117554:	1004c03a 	cmpne	r2,r2,zero
81117558:	10803fcc 	andi	r2,r2,255
}
8111755c:	e037883a 	mov	sp,fp
81117560:	df000017 	ldw	fp,0(sp)
81117564:	dec00104 	addi	sp,sp,4
81117568:	f800283a 	ret

8111756c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8111756c:	defff504 	addi	sp,sp,-44
81117570:	dfc00a15 	stw	ra,40(sp)
81117574:	df000915 	stw	fp,36(sp)
81117578:	df000904 	addi	fp,sp,36
8111757c:	e13ffc15 	stw	r4,-16(fp)
81117580:	e17ffd15 	stw	r5,-12(fp)
81117584:	e1bffe15 	stw	r6,-8(fp)
81117588:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
8111758c:	00bffa84 	movi	r2,-22
81117590:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
81117594:	e0bffd17 	ldw	r2,-12(fp)
81117598:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8111759c:	e0bff817 	ldw	r2,-32(fp)
811175a0:	10800808 	cmpgei	r2,r2,32
811175a4:	1000271e 	bne	r2,zero,81117644 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811175a8:	0005303a 	rdctl	r2,status
811175ac:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811175b0:	e0fffb17 	ldw	r3,-20(fp)
811175b4:	00bfff84 	movi	r2,-2
811175b8:	1884703a 	and	r2,r3,r2
811175bc:	1001703a 	wrctl	status,r2
  
  return context;
811175c0:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
811175c4:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
811175c8:	00a044b4 	movhi	r2,33042
811175cc:	10ae2a04 	addi	r2,r2,-18264
811175d0:	e0fff817 	ldw	r3,-32(fp)
811175d4:	180690fa 	slli	r3,r3,3
811175d8:	10c5883a 	add	r2,r2,r3
811175dc:	e0fffe17 	ldw	r3,-8(fp)
811175e0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
811175e4:	00a044b4 	movhi	r2,33042
811175e8:	10ae2a04 	addi	r2,r2,-18264
811175ec:	e0fff817 	ldw	r3,-32(fp)
811175f0:	180690fa 	slli	r3,r3,3
811175f4:	10c5883a 	add	r2,r2,r3
811175f8:	10800104 	addi	r2,r2,4
811175fc:	e0ffff17 	ldw	r3,-4(fp)
81117600:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
81117604:	e0bffe17 	ldw	r2,-8(fp)
81117608:	10000526 	beq	r2,zero,81117620 <alt_iic_isr_register+0xb4>
8111760c:	e0bff817 	ldw	r2,-32(fp)
81117610:	100b883a 	mov	r5,r2
81117614:	e13ffc17 	ldw	r4,-16(fp)
81117618:	111740c0 	call	8111740c <alt_ic_irq_enable>
8111761c:	00000406 	br	81117630 <alt_iic_isr_register+0xc4>
81117620:	e0bff817 	ldw	r2,-32(fp)
81117624:	100b883a 	mov	r5,r2
81117628:	e13ffc17 	ldw	r4,-16(fp)
8111762c:	11174940 	call	81117494 <alt_ic_irq_disable>
81117630:	e0bff715 	stw	r2,-36(fp)
81117634:	e0bffa17 	ldw	r2,-24(fp)
81117638:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111763c:	e0bff917 	ldw	r2,-28(fp)
81117640:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
81117644:	e0bff717 	ldw	r2,-36(fp)
}
81117648:	e037883a 	mov	sp,fp
8111764c:	dfc00117 	ldw	ra,4(sp)
81117650:	df000017 	ldw	fp,0(sp)
81117654:	dec00204 	addi	sp,sp,8
81117658:	f800283a 	ret

8111765c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
8111765c:	defff904 	addi	sp,sp,-28
81117660:	dfc00615 	stw	ra,24(sp)
81117664:	df000515 	stw	fp,20(sp)
81117668:	df000504 	addi	fp,sp,20
8111766c:	e13ffc15 	stw	r4,-16(fp)
81117670:	e17ffd15 	stw	r5,-12(fp)
81117674:	e1bffe15 	stw	r6,-8(fp)
81117678:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
8111767c:	e1bfff17 	ldw	r6,-4(fp)
81117680:	e17ffe17 	ldw	r5,-8(fp)
81117684:	e13ffd17 	ldw	r4,-12(fp)
81117688:	111789c0 	call	8111789c <open>
8111768c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
81117690:	e0bffb17 	ldw	r2,-20(fp)
81117694:	10001c16 	blt	r2,zero,81117708 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
81117698:	00a044b4 	movhi	r2,33042
8111769c:	10a83904 	addi	r2,r2,-24348
811176a0:	e0fffb17 	ldw	r3,-20(fp)
811176a4:	18c00324 	muli	r3,r3,12
811176a8:	10c5883a 	add	r2,r2,r3
811176ac:	10c00017 	ldw	r3,0(r2)
811176b0:	e0bffc17 	ldw	r2,-16(fp)
811176b4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
811176b8:	00a044b4 	movhi	r2,33042
811176bc:	10a83904 	addi	r2,r2,-24348
811176c0:	e0fffb17 	ldw	r3,-20(fp)
811176c4:	18c00324 	muli	r3,r3,12
811176c8:	10c5883a 	add	r2,r2,r3
811176cc:	10800104 	addi	r2,r2,4
811176d0:	10c00017 	ldw	r3,0(r2)
811176d4:	e0bffc17 	ldw	r2,-16(fp)
811176d8:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
811176dc:	00a044b4 	movhi	r2,33042
811176e0:	10a83904 	addi	r2,r2,-24348
811176e4:	e0fffb17 	ldw	r3,-20(fp)
811176e8:	18c00324 	muli	r3,r3,12
811176ec:	10c5883a 	add	r2,r2,r3
811176f0:	10800204 	addi	r2,r2,8
811176f4:	10c00017 	ldw	r3,0(r2)
811176f8:	e0bffc17 	ldw	r2,-16(fp)
811176fc:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
81117700:	e13ffb17 	ldw	r4,-20(fp)
81117704:	11132340 	call	81113234 <alt_release_fd>
  }
} 
81117708:	0001883a 	nop
8111770c:	e037883a 	mov	sp,fp
81117710:	dfc00117 	ldw	ra,4(sp)
81117714:	df000017 	ldw	fp,0(sp)
81117718:	dec00204 	addi	sp,sp,8
8111771c:	f800283a 	ret

81117720 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
81117720:	defffb04 	addi	sp,sp,-20
81117724:	dfc00415 	stw	ra,16(sp)
81117728:	df000315 	stw	fp,12(sp)
8111772c:	df000304 	addi	fp,sp,12
81117730:	e13ffd15 	stw	r4,-12(fp)
81117734:	e17ffe15 	stw	r5,-8(fp)
81117738:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
8111773c:	01c07fc4 	movi	r7,511
81117740:	01800044 	movi	r6,1
81117744:	e17ffd17 	ldw	r5,-12(fp)
81117748:	012044b4 	movhi	r4,33042
8111774c:	21283c04 	addi	r4,r4,-24336
81117750:	111765c0 	call	8111765c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
81117754:	01c07fc4 	movi	r7,511
81117758:	000d883a 	mov	r6,zero
8111775c:	e17ffe17 	ldw	r5,-8(fp)
81117760:	012044b4 	movhi	r4,33042
81117764:	21283904 	addi	r4,r4,-24348
81117768:	111765c0 	call	8111765c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
8111776c:	01c07fc4 	movi	r7,511
81117770:	01800044 	movi	r6,1
81117774:	e17fff17 	ldw	r5,-4(fp)
81117778:	012044b4 	movhi	r4,33042
8111777c:	21283f04 	addi	r4,r4,-24324
81117780:	111765c0 	call	8111765c <alt_open_fd>
}  
81117784:	0001883a 	nop
81117788:	e037883a 	mov	sp,fp
8111778c:	dfc00117 	ldw	ra,4(sp)
81117790:	df000017 	ldw	fp,0(sp)
81117794:	dec00204 	addi	sp,sp,8
81117798:	f800283a 	ret

8111779c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111779c:	defffe04 	addi	sp,sp,-8
811177a0:	dfc00115 	stw	ra,4(sp)
811177a4:	df000015 	stw	fp,0(sp)
811177a8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811177ac:	d0a00b17 	ldw	r2,-32724(gp)
811177b0:	10000326 	beq	r2,zero,811177c0 <alt_get_errno+0x24>
811177b4:	d0a00b17 	ldw	r2,-32724(gp)
811177b8:	103ee83a 	callr	r2
811177bc:	00000106 	br	811177c4 <alt_get_errno+0x28>
811177c0:	d0a01f04 	addi	r2,gp,-32644
}
811177c4:	e037883a 	mov	sp,fp
811177c8:	dfc00117 	ldw	ra,4(sp)
811177cc:	df000017 	ldw	fp,0(sp)
811177d0:	dec00204 	addi	sp,sp,8
811177d4:	f800283a 	ret

811177d8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
811177d8:	defffd04 	addi	sp,sp,-12
811177dc:	df000215 	stw	fp,8(sp)
811177e0:	df000204 	addi	fp,sp,8
811177e4:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
811177e8:	e0bfff17 	ldw	r2,-4(fp)
811177ec:	10800217 	ldw	r2,8(r2)
811177f0:	10d00034 	orhi	r3,r2,16384
811177f4:	e0bfff17 	ldw	r2,-4(fp)
811177f8:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
811177fc:	e03ffe15 	stw	zero,-8(fp)
81117800:	00001d06 	br	81117878 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
81117804:	00a044b4 	movhi	r2,33042
81117808:	10a83904 	addi	r2,r2,-24348
8111780c:	e0fffe17 	ldw	r3,-8(fp)
81117810:	18c00324 	muli	r3,r3,12
81117814:	10c5883a 	add	r2,r2,r3
81117818:	10c00017 	ldw	r3,0(r2)
8111781c:	e0bfff17 	ldw	r2,-4(fp)
81117820:	10800017 	ldw	r2,0(r2)
81117824:	1880111e 	bne	r3,r2,8111786c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
81117828:	00a044b4 	movhi	r2,33042
8111782c:	10a83904 	addi	r2,r2,-24348
81117830:	e0fffe17 	ldw	r3,-8(fp)
81117834:	18c00324 	muli	r3,r3,12
81117838:	10c5883a 	add	r2,r2,r3
8111783c:	10800204 	addi	r2,r2,8
81117840:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
81117844:	1000090e 	bge	r2,zero,8111786c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
81117848:	e0bffe17 	ldw	r2,-8(fp)
8111784c:	10c00324 	muli	r3,r2,12
81117850:	00a044b4 	movhi	r2,33042
81117854:	10a83904 	addi	r2,r2,-24348
81117858:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8111785c:	e0bfff17 	ldw	r2,-4(fp)
81117860:	18800226 	beq	r3,r2,8111786c <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
81117864:	00bffcc4 	movi	r2,-13
81117868:	00000806 	br	8111788c <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8111786c:	e0bffe17 	ldw	r2,-8(fp)
81117870:	10800044 	addi	r2,r2,1
81117874:	e0bffe15 	stw	r2,-8(fp)
81117878:	d0a00a17 	ldw	r2,-32728(gp)
8111787c:	1007883a 	mov	r3,r2
81117880:	e0bffe17 	ldw	r2,-8(fp)
81117884:	18bfdf2e 	bgeu	r3,r2,81117804 <__reset+0xfb0f7804>
    }
  }
  
  /* The device is not locked */
 
  return 0;
81117888:	0005883a 	mov	r2,zero
}
8111788c:	e037883a 	mov	sp,fp
81117890:	df000017 	ldw	fp,0(sp)
81117894:	dec00104 	addi	sp,sp,4
81117898:	f800283a 	ret

8111789c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
8111789c:	defff604 	addi	sp,sp,-40
811178a0:	dfc00915 	stw	ra,36(sp)
811178a4:	df000815 	stw	fp,32(sp)
811178a8:	df000804 	addi	fp,sp,32
811178ac:	e13ffd15 	stw	r4,-12(fp)
811178b0:	e17ffe15 	stw	r5,-8(fp)
811178b4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
811178b8:	00bfffc4 	movi	r2,-1
811178bc:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
811178c0:	00bffb44 	movi	r2,-19
811178c4:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
811178c8:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
811178cc:	d1600804 	addi	r5,gp,-32736
811178d0:	e13ffd17 	ldw	r4,-12(fp)
811178d4:	111732c0 	call	8111732c <alt_find_dev>
811178d8:	e0bff815 	stw	r2,-32(fp)
811178dc:	e0bff817 	ldw	r2,-32(fp)
811178e0:	1000051e 	bne	r2,zero,811178f8 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
811178e4:	e13ffd17 	ldw	r4,-12(fp)
811178e8:	1117c7c0 	call	81117c7c <alt_find_file>
811178ec:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
811178f0:	00800044 	movi	r2,1
811178f4:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
811178f8:	e0bff817 	ldw	r2,-32(fp)
811178fc:	10002926 	beq	r2,zero,811179a4 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
81117900:	e13ff817 	ldw	r4,-32(fp)
81117904:	1117d840 	call	81117d84 <alt_get_fd>
81117908:	e0bff915 	stw	r2,-28(fp)
8111790c:	e0bff917 	ldw	r2,-28(fp)
81117910:	1000030e 	bge	r2,zero,81117920 <open+0x84>
    {
      status = index;
81117914:	e0bff917 	ldw	r2,-28(fp)
81117918:	e0bffa15 	stw	r2,-24(fp)
8111791c:	00002306 	br	811179ac <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
81117920:	e0bff917 	ldw	r2,-28(fp)
81117924:	10c00324 	muli	r3,r2,12
81117928:	00a044b4 	movhi	r2,33042
8111792c:	10a83904 	addi	r2,r2,-24348
81117930:	1885883a 	add	r2,r3,r2
81117934:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
81117938:	e0fffe17 	ldw	r3,-8(fp)
8111793c:	00900034 	movhi	r2,16384
81117940:	10bfffc4 	addi	r2,r2,-1
81117944:	1886703a 	and	r3,r3,r2
81117948:	e0bffc17 	ldw	r2,-16(fp)
8111794c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
81117950:	e0bffb17 	ldw	r2,-20(fp)
81117954:	1000051e 	bne	r2,zero,8111796c <open+0xd0>
81117958:	e13ffc17 	ldw	r4,-16(fp)
8111795c:	11177d80 	call	811177d8 <alt_file_locked>
81117960:	e0bffa15 	stw	r2,-24(fp)
81117964:	e0bffa17 	ldw	r2,-24(fp)
81117968:	10001016 	blt	r2,zero,811179ac <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
8111796c:	e0bff817 	ldw	r2,-32(fp)
81117970:	10800317 	ldw	r2,12(r2)
81117974:	10000826 	beq	r2,zero,81117998 <open+0xfc>
81117978:	e0bff817 	ldw	r2,-32(fp)
8111797c:	10800317 	ldw	r2,12(r2)
81117980:	e1ffff17 	ldw	r7,-4(fp)
81117984:	e1bffe17 	ldw	r6,-8(fp)
81117988:	e17ffd17 	ldw	r5,-12(fp)
8111798c:	e13ffc17 	ldw	r4,-16(fp)
81117990:	103ee83a 	callr	r2
81117994:	00000106 	br	8111799c <open+0x100>
81117998:	0005883a 	mov	r2,zero
8111799c:	e0bffa15 	stw	r2,-24(fp)
811179a0:	00000206 	br	811179ac <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
811179a4:	00bffb44 	movi	r2,-19
811179a8:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
811179ac:	e0bffa17 	ldw	r2,-24(fp)
811179b0:	1000090e 	bge	r2,zero,811179d8 <open+0x13c>
  {
    alt_release_fd (index);  
811179b4:	e13ff917 	ldw	r4,-28(fp)
811179b8:	11132340 	call	81113234 <alt_release_fd>
    ALT_ERRNO = -status;
811179bc:	111779c0 	call	8111779c <alt_get_errno>
811179c0:	1007883a 	mov	r3,r2
811179c4:	e0bffa17 	ldw	r2,-24(fp)
811179c8:	0085c83a 	sub	r2,zero,r2
811179cc:	18800015 	stw	r2,0(r3)
    return -1;
811179d0:	00bfffc4 	movi	r2,-1
811179d4:	00000106 	br	811179dc <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
811179d8:	e0bff917 	ldw	r2,-28(fp)
}
811179dc:	e037883a 	mov	sp,fp
811179e0:	dfc00117 	ldw	ra,4(sp)
811179e4:	df000017 	ldw	fp,0(sp)
811179e8:	dec00204 	addi	sp,sp,8
811179ec:	f800283a 	ret

811179f0 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
811179f0:	defff204 	addi	sp,sp,-56
811179f4:	dfc00a15 	stw	ra,40(sp)
811179f8:	df000915 	stw	fp,36(sp)
811179fc:	df000904 	addi	fp,sp,36
81117a00:	e13fff15 	stw	r4,-4(fp)
81117a04:	e1400215 	stw	r5,8(fp)
81117a08:	e1800315 	stw	r6,12(fp)
81117a0c:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
81117a10:	e0800204 	addi	r2,fp,8
81117a14:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
81117a18:	e0bfff17 	ldw	r2,-4(fp)
81117a1c:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
81117a20:	00006f06 	br	81117be0 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
81117a24:	e0bff807 	ldb	r2,-32(fp)
81117a28:	10800960 	cmpeqi	r2,r2,37
81117a2c:	1000041e 	bne	r2,zero,81117a40 <alt_printf+0x50>
        {
            alt_putchar(c);
81117a30:	e0bff807 	ldb	r2,-32(fp)
81117a34:	1009883a 	mov	r4,r2
81117a38:	1117c1c0 	call	81117c1c <alt_putchar>
81117a3c:	00006806 	br	81117be0 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
81117a40:	e0bff717 	ldw	r2,-36(fp)
81117a44:	10c00044 	addi	r3,r2,1
81117a48:	e0fff715 	stw	r3,-36(fp)
81117a4c:	10800003 	ldbu	r2,0(r2)
81117a50:	e0bff805 	stb	r2,-32(fp)
81117a54:	e0bff807 	ldb	r2,-32(fp)
81117a58:	10006926 	beq	r2,zero,81117c00 <alt_printf+0x210>
            {
                if (c == '%')
81117a5c:	e0bff807 	ldb	r2,-32(fp)
81117a60:	10800958 	cmpnei	r2,r2,37
81117a64:	1000041e 	bne	r2,zero,81117a78 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
81117a68:	e0bff807 	ldb	r2,-32(fp)
81117a6c:	1009883a 	mov	r4,r2
81117a70:	1117c1c0 	call	81117c1c <alt_putchar>
81117a74:	00005a06 	br	81117be0 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
81117a78:	e0bff807 	ldb	r2,-32(fp)
81117a7c:	108018d8 	cmpnei	r2,r2,99
81117a80:	1000081e 	bne	r2,zero,81117aa4 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
81117a84:	e0bffe17 	ldw	r2,-8(fp)
81117a88:	10c00104 	addi	r3,r2,4
81117a8c:	e0fffe15 	stw	r3,-8(fp)
81117a90:	10800017 	ldw	r2,0(r2)
81117a94:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
81117a98:	e13ffd17 	ldw	r4,-12(fp)
81117a9c:	1117c1c0 	call	81117c1c <alt_putchar>
81117aa0:	00004f06 	br	81117be0 <alt_printf+0x1f0>
                }
                else if (c == 'x')
81117aa4:	e0bff807 	ldb	r2,-32(fp)
81117aa8:	10801e18 	cmpnei	r2,r2,120
81117aac:	1000341e 	bne	r2,zero,81117b80 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
81117ab0:	e0bffe17 	ldw	r2,-8(fp)
81117ab4:	10c00104 	addi	r3,r2,4
81117ab8:	e0fffe15 	stw	r3,-8(fp)
81117abc:	10800017 	ldw	r2,0(r2)
81117ac0:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
81117ac4:	e0bffb17 	ldw	r2,-20(fp)
81117ac8:	1000031e 	bne	r2,zero,81117ad8 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
81117acc:	01000c04 	movi	r4,48
81117ad0:	1117c1c0 	call	81117c1c <alt_putchar>
                        continue;
81117ad4:	00004206 	br	81117be0 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
81117ad8:	00800704 	movi	r2,28
81117adc:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
81117ae0:	00000306 	br	81117af0 <alt_printf+0x100>
                        digit_shift -= 4;
81117ae4:	e0bff917 	ldw	r2,-28(fp)
81117ae8:	10bfff04 	addi	r2,r2,-4
81117aec:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
81117af0:	00c003c4 	movi	r3,15
81117af4:	e0bff917 	ldw	r2,-28(fp)
81117af8:	1884983a 	sll	r2,r3,r2
81117afc:	1007883a 	mov	r3,r2
81117b00:	e0bffb17 	ldw	r2,-20(fp)
81117b04:	1884703a 	and	r2,r3,r2
81117b08:	103ff626 	beq	r2,zero,81117ae4 <__reset+0xfb0f7ae4>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81117b0c:	00001906 	br	81117b74 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
81117b10:	00c003c4 	movi	r3,15
81117b14:	e0bff917 	ldw	r2,-28(fp)
81117b18:	1884983a 	sll	r2,r3,r2
81117b1c:	1007883a 	mov	r3,r2
81117b20:	e0bffb17 	ldw	r2,-20(fp)
81117b24:	1886703a 	and	r3,r3,r2
81117b28:	e0bff917 	ldw	r2,-28(fp)
81117b2c:	1884d83a 	srl	r2,r3,r2
81117b30:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
81117b34:	e0bffc17 	ldw	r2,-16(fp)
81117b38:	108002a8 	cmpgeui	r2,r2,10
81117b3c:	1000041e 	bne	r2,zero,81117b50 <alt_printf+0x160>
                            c = '0' + digit;
81117b40:	e0bffc17 	ldw	r2,-16(fp)
81117b44:	10800c04 	addi	r2,r2,48
81117b48:	e0bff805 	stb	r2,-32(fp)
81117b4c:	00000306 	br	81117b5c <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
81117b50:	e0bffc17 	ldw	r2,-16(fp)
81117b54:	108015c4 	addi	r2,r2,87
81117b58:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
81117b5c:	e0bff807 	ldb	r2,-32(fp)
81117b60:	1009883a 	mov	r4,r2
81117b64:	1117c1c0 	call	81117c1c <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81117b68:	e0bff917 	ldw	r2,-28(fp)
81117b6c:	10bfff04 	addi	r2,r2,-4
81117b70:	e0bff915 	stw	r2,-28(fp)
81117b74:	e0bff917 	ldw	r2,-28(fp)
81117b78:	103fe50e 	bge	r2,zero,81117b10 <__reset+0xfb0f7b10>
81117b7c:	00001806 	br	81117be0 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
81117b80:	e0bff807 	ldb	r2,-32(fp)
81117b84:	10801cd8 	cmpnei	r2,r2,115
81117b88:	1000151e 	bne	r2,zero,81117be0 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
81117b8c:	e0bffe17 	ldw	r2,-8(fp)
81117b90:	10c00104 	addi	r3,r2,4
81117b94:	e0fffe15 	stw	r3,-8(fp)
81117b98:	10800017 	ldw	r2,0(r2)
81117b9c:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
81117ba0:	00000906 	br	81117bc8 <alt_printf+0x1d8>
                      alt_putchar(*s++);
81117ba4:	e0bffa17 	ldw	r2,-24(fp)
81117ba8:	10c00044 	addi	r3,r2,1
81117bac:	e0fffa15 	stw	r3,-24(fp)
81117bb0:	10800003 	ldbu	r2,0(r2)
81117bb4:	10803fcc 	andi	r2,r2,255
81117bb8:	1080201c 	xori	r2,r2,128
81117bbc:	10bfe004 	addi	r2,r2,-128
81117bc0:	1009883a 	mov	r4,r2
81117bc4:	1117c1c0 	call	81117c1c <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
81117bc8:	e0bffa17 	ldw	r2,-24(fp)
81117bcc:	10800003 	ldbu	r2,0(r2)
81117bd0:	10803fcc 	andi	r2,r2,255
81117bd4:	1080201c 	xori	r2,r2,128
81117bd8:	10bfe004 	addi	r2,r2,-128
81117bdc:	103ff11e 	bne	r2,zero,81117ba4 <__reset+0xfb0f7ba4>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
81117be0:	e0bff717 	ldw	r2,-36(fp)
81117be4:	10c00044 	addi	r3,r2,1
81117be8:	e0fff715 	stw	r3,-36(fp)
81117bec:	10800003 	ldbu	r2,0(r2)
81117bf0:	e0bff805 	stb	r2,-32(fp)
81117bf4:	e0bff807 	ldb	r2,-32(fp)
81117bf8:	103f8a1e 	bne	r2,zero,81117a24 <__reset+0xfb0f7a24>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
81117bfc:	00000106 	br	81117c04 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
81117c00:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
81117c04:	0001883a 	nop
81117c08:	e037883a 	mov	sp,fp
81117c0c:	dfc00117 	ldw	ra,4(sp)
81117c10:	df000017 	ldw	fp,0(sp)
81117c14:	dec00504 	addi	sp,sp,20
81117c18:	f800283a 	ret

81117c1c <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
81117c1c:	defffd04 	addi	sp,sp,-12
81117c20:	dfc00215 	stw	ra,8(sp)
81117c24:	df000115 	stw	fp,4(sp)
81117c28:	df000104 	addi	fp,sp,4
81117c2c:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
81117c30:	d0a00117 	ldw	r2,-32764(gp)
81117c34:	10800217 	ldw	r2,8(r2)
81117c38:	100b883a 	mov	r5,r2
81117c3c:	e13fff17 	ldw	r4,-4(fp)
81117c40:	110d9e00 	call	8110d9e0 <putc>
#endif
#endif
}
81117c44:	e037883a 	mov	sp,fp
81117c48:	dfc00117 	ldw	ra,4(sp)
81117c4c:	df000017 	ldw	fp,0(sp)
81117c50:	dec00204 	addi	sp,sp,8
81117c54:	f800283a 	ret

81117c58 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
81117c58:	deffff04 	addi	sp,sp,-4
81117c5c:	df000015 	stw	fp,0(sp)
81117c60:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
81117c64:	000170fa 	wrctl	ienable,zero
}
81117c68:	0001883a 	nop
81117c6c:	e037883a 	mov	sp,fp
81117c70:	df000017 	ldw	fp,0(sp)
81117c74:	dec00104 	addi	sp,sp,4
81117c78:	f800283a 	ret

81117c7c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
81117c7c:	defffb04 	addi	sp,sp,-20
81117c80:	dfc00415 	stw	ra,16(sp)
81117c84:	df000315 	stw	fp,12(sp)
81117c88:	df000304 	addi	fp,sp,12
81117c8c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
81117c90:	d0a00617 	ldw	r2,-32744(gp)
81117c94:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
81117c98:	00003106 	br	81117d60 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
81117c9c:	e0bffd17 	ldw	r2,-12(fp)
81117ca0:	10800217 	ldw	r2,8(r2)
81117ca4:	1009883a 	mov	r4,r2
81117ca8:	1106d340 	call	81106d34 <strlen>
81117cac:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
81117cb0:	e0bffd17 	ldw	r2,-12(fp)
81117cb4:	10c00217 	ldw	r3,8(r2)
81117cb8:	e0bffe17 	ldw	r2,-8(fp)
81117cbc:	10bfffc4 	addi	r2,r2,-1
81117cc0:	1885883a 	add	r2,r3,r2
81117cc4:	10800003 	ldbu	r2,0(r2)
81117cc8:	10803fcc 	andi	r2,r2,255
81117ccc:	1080201c 	xori	r2,r2,128
81117cd0:	10bfe004 	addi	r2,r2,-128
81117cd4:	10800bd8 	cmpnei	r2,r2,47
81117cd8:	1000031e 	bne	r2,zero,81117ce8 <alt_find_file+0x6c>
    {
      len -= 1;
81117cdc:	e0bffe17 	ldw	r2,-8(fp)
81117ce0:	10bfffc4 	addi	r2,r2,-1
81117ce4:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
81117ce8:	e0bffe17 	ldw	r2,-8(fp)
81117cec:	e0ffff17 	ldw	r3,-4(fp)
81117cf0:	1885883a 	add	r2,r3,r2
81117cf4:	10800003 	ldbu	r2,0(r2)
81117cf8:	10803fcc 	andi	r2,r2,255
81117cfc:	1080201c 	xori	r2,r2,128
81117d00:	10bfe004 	addi	r2,r2,-128
81117d04:	10800be0 	cmpeqi	r2,r2,47
81117d08:	1000081e 	bne	r2,zero,81117d2c <alt_find_file+0xb0>
81117d0c:	e0bffe17 	ldw	r2,-8(fp)
81117d10:	e0ffff17 	ldw	r3,-4(fp)
81117d14:	1885883a 	add	r2,r3,r2
81117d18:	10800003 	ldbu	r2,0(r2)
81117d1c:	10803fcc 	andi	r2,r2,255
81117d20:	1080201c 	xori	r2,r2,128
81117d24:	10bfe004 	addi	r2,r2,-128
81117d28:	10000a1e 	bne	r2,zero,81117d54 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
81117d2c:	e0bffd17 	ldw	r2,-12(fp)
81117d30:	10800217 	ldw	r2,8(r2)
81117d34:	e0fffe17 	ldw	r3,-8(fp)
81117d38:	180d883a 	mov	r6,r3
81117d3c:	e17fff17 	ldw	r5,-4(fp)
81117d40:	1009883a 	mov	r4,r2
81117d44:	1117f100 	call	81117f10 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
81117d48:	1000021e 	bne	r2,zero,81117d54 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
81117d4c:	e0bffd17 	ldw	r2,-12(fp)
81117d50:	00000706 	br	81117d70 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
81117d54:	e0bffd17 	ldw	r2,-12(fp)
81117d58:	10800017 	ldw	r2,0(r2)
81117d5c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
81117d60:	e0fffd17 	ldw	r3,-12(fp)
81117d64:	d0a00604 	addi	r2,gp,-32744
81117d68:	18bfcc1e 	bne	r3,r2,81117c9c <__reset+0xfb0f7c9c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
81117d6c:	0005883a 	mov	r2,zero
}
81117d70:	e037883a 	mov	sp,fp
81117d74:	dfc00117 	ldw	ra,4(sp)
81117d78:	df000017 	ldw	fp,0(sp)
81117d7c:	dec00204 	addi	sp,sp,8
81117d80:	f800283a 	ret

81117d84 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
81117d84:	defffc04 	addi	sp,sp,-16
81117d88:	df000315 	stw	fp,12(sp)
81117d8c:	df000304 	addi	fp,sp,12
81117d90:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
81117d94:	00bffa04 	movi	r2,-24
81117d98:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
81117d9c:	e03ffd15 	stw	zero,-12(fp)
81117da0:	00001906 	br	81117e08 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
81117da4:	00a044b4 	movhi	r2,33042
81117da8:	10a83904 	addi	r2,r2,-24348
81117dac:	e0fffd17 	ldw	r3,-12(fp)
81117db0:	18c00324 	muli	r3,r3,12
81117db4:	10c5883a 	add	r2,r2,r3
81117db8:	10800017 	ldw	r2,0(r2)
81117dbc:	10000f1e 	bne	r2,zero,81117dfc <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
81117dc0:	00a044b4 	movhi	r2,33042
81117dc4:	10a83904 	addi	r2,r2,-24348
81117dc8:	e0fffd17 	ldw	r3,-12(fp)
81117dcc:	18c00324 	muli	r3,r3,12
81117dd0:	10c5883a 	add	r2,r2,r3
81117dd4:	e0ffff17 	ldw	r3,-4(fp)
81117dd8:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
81117ddc:	d0e00a17 	ldw	r3,-32728(gp)
81117de0:	e0bffd17 	ldw	r2,-12(fp)
81117de4:	1880020e 	bge	r3,r2,81117df0 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
81117de8:	e0bffd17 	ldw	r2,-12(fp)
81117dec:	d0a00a15 	stw	r2,-32728(gp)
      }
      rc = i;
81117df0:	e0bffd17 	ldw	r2,-12(fp)
81117df4:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
81117df8:	00000606 	br	81117e14 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
81117dfc:	e0bffd17 	ldw	r2,-12(fp)
81117e00:	10800044 	addi	r2,r2,1
81117e04:	e0bffd15 	stw	r2,-12(fp)
81117e08:	e0bffd17 	ldw	r2,-12(fp)
81117e0c:	10800810 	cmplti	r2,r2,32
81117e10:	103fe41e 	bne	r2,zero,81117da4 <__reset+0xfb0f7da4>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
81117e14:	e0bffe17 	ldw	r2,-8(fp)
}
81117e18:	e037883a 	mov	sp,fp
81117e1c:	df000017 	ldw	fp,0(sp)
81117e20:	dec00104 	addi	sp,sp,4
81117e24:	f800283a 	ret

81117e28 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
81117e28:	defffe04 	addi	sp,sp,-8
81117e2c:	df000115 	stw	fp,4(sp)
81117e30:	df000104 	addi	fp,sp,4
81117e34:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
81117e38:	e0bfff17 	ldw	r2,-4(fp)
81117e3c:	10bffe84 	addi	r2,r2,-6
81117e40:	10c00428 	cmpgeui	r3,r2,16
81117e44:	18001a1e 	bne	r3,zero,81117eb0 <alt_exception_cause_generated_bad_addr+0x88>
81117e48:	100690ba 	slli	r3,r2,2
81117e4c:	00a04474 	movhi	r2,33041
81117e50:	109f9804 	addi	r2,r2,32352
81117e54:	1885883a 	add	r2,r3,r2
81117e58:	10800017 	ldw	r2,0(r2)
81117e5c:	1000683a 	jmp	r2
81117e60:	81117ea0 	cmpeqi	r4,r16,17914
81117e64:	81117ea0 	cmpeqi	r4,r16,17914
81117e68:	81117eb0 	cmpltui	r4,r16,17914
81117e6c:	81117eb0 	cmpltui	r4,r16,17914
81117e70:	81117eb0 	cmpltui	r4,r16,17914
81117e74:	81117ea0 	cmpeqi	r4,r16,17914
81117e78:	81117ea8 	cmpgeui	r4,r16,17914
81117e7c:	81117eb0 	cmpltui	r4,r16,17914
81117e80:	81117ea0 	cmpeqi	r4,r16,17914
81117e84:	81117ea0 	cmpeqi	r4,r16,17914
81117e88:	81117eb0 	cmpltui	r4,r16,17914
81117e8c:	81117ea0 	cmpeqi	r4,r16,17914
81117e90:	81117ea8 	cmpgeui	r4,r16,17914
81117e94:	81117eb0 	cmpltui	r4,r16,17914
81117e98:	81117eb0 	cmpltui	r4,r16,17914
81117e9c:	81117ea0 	cmpeqi	r4,r16,17914
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
81117ea0:	00800044 	movi	r2,1
81117ea4:	00000306 	br	81117eb4 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
81117ea8:	0005883a 	mov	r2,zero
81117eac:	00000106 	br	81117eb4 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
81117eb0:	0005883a 	mov	r2,zero
  }
}
81117eb4:	e037883a 	mov	sp,fp
81117eb8:	df000017 	ldw	fp,0(sp)
81117ebc:	dec00104 	addi	sp,sp,4
81117ec0:	f800283a 	ret

81117ec4 <atexit>:
81117ec4:	200b883a 	mov	r5,r4
81117ec8:	000f883a 	mov	r7,zero
81117ecc:	000d883a 	mov	r6,zero
81117ed0:	0009883a 	mov	r4,zero
81117ed4:	1117f8c1 	jmpi	81117f8c <__register_exitproc>

81117ed8 <exit>:
81117ed8:	defffe04 	addi	sp,sp,-8
81117edc:	000b883a 	mov	r5,zero
81117ee0:	dc000015 	stw	r16,0(sp)
81117ee4:	dfc00115 	stw	ra,4(sp)
81117ee8:	2021883a 	mov	r16,r4
81117eec:	11180a40 	call	811180a4 <__call_exitprocs>
81117ef0:	00a044b4 	movhi	r2,33042
81117ef4:	10acf904 	addi	r2,r2,-19484
81117ef8:	11000017 	ldw	r4,0(r2)
81117efc:	20800f17 	ldw	r2,60(r4)
81117f00:	10000126 	beq	r2,zero,81117f08 <exit+0x30>
81117f04:	103ee83a 	callr	r2
81117f08:	8009883a 	mov	r4,r16
81117f0c:	11182240 	call	81118224 <_exit>

81117f10 <memcmp>:
81117f10:	01c000c4 	movi	r7,3
81117f14:	3980192e 	bgeu	r7,r6,81117f7c <memcmp+0x6c>
81117f18:	2144b03a 	or	r2,r4,r5
81117f1c:	11c4703a 	and	r2,r2,r7
81117f20:	10000f26 	beq	r2,zero,81117f60 <memcmp+0x50>
81117f24:	20800003 	ldbu	r2,0(r4)
81117f28:	28c00003 	ldbu	r3,0(r5)
81117f2c:	10c0151e 	bne	r2,r3,81117f84 <memcmp+0x74>
81117f30:	31bfff84 	addi	r6,r6,-2
81117f34:	01ffffc4 	movi	r7,-1
81117f38:	00000406 	br	81117f4c <memcmp+0x3c>
81117f3c:	20800003 	ldbu	r2,0(r4)
81117f40:	28c00003 	ldbu	r3,0(r5)
81117f44:	31bfffc4 	addi	r6,r6,-1
81117f48:	10c00e1e 	bne	r2,r3,81117f84 <memcmp+0x74>
81117f4c:	21000044 	addi	r4,r4,1
81117f50:	29400044 	addi	r5,r5,1
81117f54:	31fff91e 	bne	r6,r7,81117f3c <__reset+0xfb0f7f3c>
81117f58:	0005883a 	mov	r2,zero
81117f5c:	f800283a 	ret
81117f60:	20c00017 	ldw	r3,0(r4)
81117f64:	28800017 	ldw	r2,0(r5)
81117f68:	18bfee1e 	bne	r3,r2,81117f24 <__reset+0xfb0f7f24>
81117f6c:	31bfff04 	addi	r6,r6,-4
81117f70:	21000104 	addi	r4,r4,4
81117f74:	29400104 	addi	r5,r5,4
81117f78:	39bff936 	bltu	r7,r6,81117f60 <__reset+0xfb0f7f60>
81117f7c:	303fe91e 	bne	r6,zero,81117f24 <__reset+0xfb0f7f24>
81117f80:	003ff506 	br	81117f58 <__reset+0xfb0f7f58>
81117f84:	10c5c83a 	sub	r2,r2,r3
81117f88:	f800283a 	ret

81117f8c <__register_exitproc>:
81117f8c:	defffa04 	addi	sp,sp,-24
81117f90:	dc000315 	stw	r16,12(sp)
81117f94:	042044b4 	movhi	r16,33042
81117f98:	842cf904 	addi	r16,r16,-19484
81117f9c:	80c00017 	ldw	r3,0(r16)
81117fa0:	dc400415 	stw	r17,16(sp)
81117fa4:	dfc00515 	stw	ra,20(sp)
81117fa8:	18805217 	ldw	r2,328(r3)
81117fac:	2023883a 	mov	r17,r4
81117fb0:	10003726 	beq	r2,zero,81118090 <__register_exitproc+0x104>
81117fb4:	10c00117 	ldw	r3,4(r2)
81117fb8:	010007c4 	movi	r4,31
81117fbc:	20c00e16 	blt	r4,r3,81117ff8 <__register_exitproc+0x6c>
81117fc0:	1a000044 	addi	r8,r3,1
81117fc4:	8800221e 	bne	r17,zero,81118050 <__register_exitproc+0xc4>
81117fc8:	18c00084 	addi	r3,r3,2
81117fcc:	18c7883a 	add	r3,r3,r3
81117fd0:	18c7883a 	add	r3,r3,r3
81117fd4:	12000115 	stw	r8,4(r2)
81117fd8:	10c7883a 	add	r3,r2,r3
81117fdc:	19400015 	stw	r5,0(r3)
81117fe0:	0005883a 	mov	r2,zero
81117fe4:	dfc00517 	ldw	ra,20(sp)
81117fe8:	dc400417 	ldw	r17,16(sp)
81117fec:	dc000317 	ldw	r16,12(sp)
81117ff0:	dec00604 	addi	sp,sp,24
81117ff4:	f800283a 	ret
81117ff8:	00800034 	movhi	r2,0
81117ffc:	10800004 	addi	r2,r2,0
81118000:	10002626 	beq	r2,zero,8111809c <__register_exitproc+0x110>
81118004:	01006404 	movi	r4,400
81118008:	d9400015 	stw	r5,0(sp)
8111800c:	d9800115 	stw	r6,4(sp)
81118010:	d9c00215 	stw	r7,8(sp)
81118014:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
81118018:	d9400017 	ldw	r5,0(sp)
8111801c:	d9800117 	ldw	r6,4(sp)
81118020:	d9c00217 	ldw	r7,8(sp)
81118024:	10001d26 	beq	r2,zero,8111809c <__register_exitproc+0x110>
81118028:	81000017 	ldw	r4,0(r16)
8111802c:	10000115 	stw	zero,4(r2)
81118030:	02000044 	movi	r8,1
81118034:	22405217 	ldw	r9,328(r4)
81118038:	0007883a 	mov	r3,zero
8111803c:	12400015 	stw	r9,0(r2)
81118040:	20805215 	stw	r2,328(r4)
81118044:	10006215 	stw	zero,392(r2)
81118048:	10006315 	stw	zero,396(r2)
8111804c:	883fde26 	beq	r17,zero,81117fc8 <__reset+0xfb0f7fc8>
81118050:	18c9883a 	add	r4,r3,r3
81118054:	2109883a 	add	r4,r4,r4
81118058:	1109883a 	add	r4,r2,r4
8111805c:	21802215 	stw	r6,136(r4)
81118060:	01800044 	movi	r6,1
81118064:	12406217 	ldw	r9,392(r2)
81118068:	30cc983a 	sll	r6,r6,r3
8111806c:	4992b03a 	or	r9,r9,r6
81118070:	12406215 	stw	r9,392(r2)
81118074:	21c04215 	stw	r7,264(r4)
81118078:	01000084 	movi	r4,2
8111807c:	893fd21e 	bne	r17,r4,81117fc8 <__reset+0xfb0f7fc8>
81118080:	11006317 	ldw	r4,396(r2)
81118084:	218cb03a 	or	r6,r4,r6
81118088:	11806315 	stw	r6,396(r2)
8111808c:	003fce06 	br	81117fc8 <__reset+0xfb0f7fc8>
81118090:	18805304 	addi	r2,r3,332
81118094:	18805215 	stw	r2,328(r3)
81118098:	003fc606 	br	81117fb4 <__reset+0xfb0f7fb4>
8111809c:	00bfffc4 	movi	r2,-1
811180a0:	003fd006 	br	81117fe4 <__reset+0xfb0f7fe4>

811180a4 <__call_exitprocs>:
811180a4:	defff504 	addi	sp,sp,-44
811180a8:	df000915 	stw	fp,36(sp)
811180ac:	dd400615 	stw	r21,24(sp)
811180b0:	dc800315 	stw	r18,12(sp)
811180b4:	dfc00a15 	stw	ra,40(sp)
811180b8:	ddc00815 	stw	r23,32(sp)
811180bc:	dd800715 	stw	r22,28(sp)
811180c0:	dd000515 	stw	r20,20(sp)
811180c4:	dcc00415 	stw	r19,16(sp)
811180c8:	dc400215 	stw	r17,8(sp)
811180cc:	dc000115 	stw	r16,4(sp)
811180d0:	d9000015 	stw	r4,0(sp)
811180d4:	2839883a 	mov	fp,r5
811180d8:	04800044 	movi	r18,1
811180dc:	057fffc4 	movi	r21,-1
811180e0:	00a044b4 	movhi	r2,33042
811180e4:	10acf904 	addi	r2,r2,-19484
811180e8:	12000017 	ldw	r8,0(r2)
811180ec:	45005217 	ldw	r20,328(r8)
811180f0:	44c05204 	addi	r19,r8,328
811180f4:	a0001c26 	beq	r20,zero,81118168 <__call_exitprocs+0xc4>
811180f8:	a0800117 	ldw	r2,4(r20)
811180fc:	15ffffc4 	addi	r23,r2,-1
81118100:	b8000d16 	blt	r23,zero,81118138 <__call_exitprocs+0x94>
81118104:	14000044 	addi	r16,r2,1
81118108:	8421883a 	add	r16,r16,r16
8111810c:	8421883a 	add	r16,r16,r16
81118110:	84402004 	addi	r17,r16,128
81118114:	a463883a 	add	r17,r20,r17
81118118:	a421883a 	add	r16,r20,r16
8111811c:	e0001e26 	beq	fp,zero,81118198 <__call_exitprocs+0xf4>
81118120:	80804017 	ldw	r2,256(r16)
81118124:	e0801c26 	beq	fp,r2,81118198 <__call_exitprocs+0xf4>
81118128:	bdffffc4 	addi	r23,r23,-1
8111812c:	843fff04 	addi	r16,r16,-4
81118130:	8c7fff04 	addi	r17,r17,-4
81118134:	bd7ff91e 	bne	r23,r21,8111811c <__reset+0xfb0f811c>
81118138:	00800034 	movhi	r2,0
8111813c:	10800004 	addi	r2,r2,0
81118140:	10000926 	beq	r2,zero,81118168 <__call_exitprocs+0xc4>
81118144:	a0800117 	ldw	r2,4(r20)
81118148:	1000301e 	bne	r2,zero,8111820c <__call_exitprocs+0x168>
8111814c:	a0800017 	ldw	r2,0(r20)
81118150:	10003226 	beq	r2,zero,8111821c <__call_exitprocs+0x178>
81118154:	a009883a 	mov	r4,r20
81118158:	98800015 	stw	r2,0(r19)
8111815c:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
81118160:	9d000017 	ldw	r20,0(r19)
81118164:	a03fe41e 	bne	r20,zero,811180f8 <__reset+0xfb0f80f8>
81118168:	dfc00a17 	ldw	ra,40(sp)
8111816c:	df000917 	ldw	fp,36(sp)
81118170:	ddc00817 	ldw	r23,32(sp)
81118174:	dd800717 	ldw	r22,28(sp)
81118178:	dd400617 	ldw	r21,24(sp)
8111817c:	dd000517 	ldw	r20,20(sp)
81118180:	dcc00417 	ldw	r19,16(sp)
81118184:	dc800317 	ldw	r18,12(sp)
81118188:	dc400217 	ldw	r17,8(sp)
8111818c:	dc000117 	ldw	r16,4(sp)
81118190:	dec00b04 	addi	sp,sp,44
81118194:	f800283a 	ret
81118198:	a0800117 	ldw	r2,4(r20)
8111819c:	80c00017 	ldw	r3,0(r16)
811181a0:	10bfffc4 	addi	r2,r2,-1
811181a4:	15c01426 	beq	r2,r23,811181f8 <__call_exitprocs+0x154>
811181a8:	80000015 	stw	zero,0(r16)
811181ac:	183fde26 	beq	r3,zero,81118128 <__reset+0xfb0f8128>
811181b0:	95c8983a 	sll	r4,r18,r23
811181b4:	a0806217 	ldw	r2,392(r20)
811181b8:	a5800117 	ldw	r22,4(r20)
811181bc:	2084703a 	and	r2,r4,r2
811181c0:	10000b26 	beq	r2,zero,811181f0 <__call_exitprocs+0x14c>
811181c4:	a0806317 	ldw	r2,396(r20)
811181c8:	2088703a 	and	r4,r4,r2
811181cc:	20000c1e 	bne	r4,zero,81118200 <__call_exitprocs+0x15c>
811181d0:	89400017 	ldw	r5,0(r17)
811181d4:	d9000017 	ldw	r4,0(sp)
811181d8:	183ee83a 	callr	r3
811181dc:	a0800117 	ldw	r2,4(r20)
811181e0:	15bfbf1e 	bne	r2,r22,811180e0 <__reset+0xfb0f80e0>
811181e4:	98800017 	ldw	r2,0(r19)
811181e8:	153fcf26 	beq	r2,r20,81118128 <__reset+0xfb0f8128>
811181ec:	003fbc06 	br	811180e0 <__reset+0xfb0f80e0>
811181f0:	183ee83a 	callr	r3
811181f4:	003ff906 	br	811181dc <__reset+0xfb0f81dc>
811181f8:	a5c00115 	stw	r23,4(r20)
811181fc:	003feb06 	br	811181ac <__reset+0xfb0f81ac>
81118200:	89000017 	ldw	r4,0(r17)
81118204:	183ee83a 	callr	r3
81118208:	003ff406 	br	811181dc <__reset+0xfb0f81dc>
8111820c:	a0800017 	ldw	r2,0(r20)
81118210:	a027883a 	mov	r19,r20
81118214:	1029883a 	mov	r20,r2
81118218:	003fb606 	br	811180f4 <__reset+0xfb0f80f4>
8111821c:	0005883a 	mov	r2,zero
81118220:	003ffb06 	br	81118210 <__reset+0xfb0f8210>

81118224 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
81118224:	defffd04 	addi	sp,sp,-12
81118228:	df000215 	stw	fp,8(sp)
8111822c:	df000204 	addi	fp,sp,8
81118230:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
81118234:	0001883a 	nop
81118238:	e0bfff17 	ldw	r2,-4(fp)
8111823c:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
81118240:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
81118244:	10000226 	beq	r2,zero,81118250 <_exit+0x2c>
    ALT_SIM_FAIL();
81118248:	002af070 	cmpltui	zero,zero,43969
8111824c:	00000106 	br	81118254 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
81118250:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
81118254:	003fff06 	br	81118254 <__reset+0xfb0f8254>
