variable top_entity "RCA_nbit"
variable period 3
variable ext _32bit
variable testbench "RCA_nbit"

# output directory of syntesys file
variable out_dir "./synt_out"
#variable loadset 0
