Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: cpu_checker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_checker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_checker"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : cpu_checker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ISE\project\test\cpu_checker.v" into library work
Parsing module <cpu_checker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_checker>.
WARNING:HDLCompiler:889 - "D:\ISE\project\test\cpu_checker.v" Line 74: wait statement ignored
WARNING:HDLCompiler:634 - "D:\ISE\project\test\cpu_checker.v" Line 69: Net <j[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_checker>.
    Related source file is "D:\ISE\project\test\cpu_checker.v".
WARNING:Xst:647 - Input <freq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <j> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <Hcount>.
    Found 4-bit register for signal <s>.
    Found 32-bit register for signal <store>.
    Found 4-bit register for signal <error>.
    Found 32-bit register for signal <storeonce>.
    Found 1-bit register for signal <sp>.
    Found 3-bit register for signal <Dcount>.
    Found finite state machine <FSM_0> for signal <s>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 64                                             |
    | Inputs             | 16                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <fsmfake0>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 314                                            |
    | Inputs             | 17                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <char[7]_GND_1_o_sub_26_OUT> created at line 97.
    Found 32-bit adder for signal <n0609> created at line 115.
    Found 32-bit adder for signal <storeonce[28]_GND_1_o_add_39_OUT> created at line 115.
    Found 3-bit adder for signal <Dcount[2]_GND_1_o_add_114_OUT> created at line 170.
    Found 32-bit adder for signal <n0617> created at line 171.
    Found 32-bit adder for signal <store[28]_GND_1_o_add_116_OUT> created at line 171.
    Found 32-bit adder for signal <store[27]_GND_1_o_add_139_OUT> created at line 220.
    Found 4-bit adder for signal <Hcount[3]_GND_1_o_add_168_OUT> created at line 274.
    Found 8-bit subtractor for signal <char[7]_GND_1_o_add_28_OUT> created at line 98.
    Found 8-bit comparator lessequal for signal <n0009> created at line 95
    Found 8-bit comparator lessequal for signal <n0011> created at line 95
    Found 8-bit comparator lessequal for signal <n0014> created at line 96
    Found 8-bit comparator lessequal for signal <n0016> created at line 96
    Found 4-bit comparator lessequal for signal <GND_1_o_j[3]_LessThan_45_o> created at line 121
    Found 4-bit comparator lessequal for signal <GND_1_o_j[3]_LessThan_47_o> created at line 121
    Found 4-bit comparator lessequal for signal <GND_1_o_j[3]_LessThan_50_o> created at line 121
    Found 4-bit comparator lessequal for signal <GND_1_o_j[3]_LessThan_53_o> created at line 121
    Found 4-bit comparator lessequal for signal <GND_1_o_j[3]_LessThan_56_o> created at line 121
    Found 4-bit comparator lessequal for signal <GND_1_o_j[3]_LessThan_59_o> created at line 121
    Found 4-bit comparator lessequal for signal <GND_1_o_j[3]_LessThan_62_o> created at line 121
    Found 4-bit comparator lessequal for signal <GND_1_o_j[3]_LessThan_65_o> created at line 121
    Found 4-bit comparator lessequal for signal <PWR_1_o_j[3]_LessThan_68_o> created at line 121
    Found 4-bit comparator lessequal for signal <PWR_1_o_j[3]_LessThan_71_o> created at line 121
    Found 4-bit comparator lessequal for signal <PWR_1_o_j[3]_LessThan_74_o> created at line 121
    Found 4-bit comparator lessequal for signal <PWR_1_o_j[3]_LessThan_77_o> created at line 121
    Found 4-bit comparator lessequal for signal <PWR_1_o_j[3]_LessThan_80_o> created at line 121
    Found 4-bit comparator lessequal for signal <PWR_1_o_j[3]_LessThan_83_o> created at line 121
    Found 4-bit comparator lessequal for signal <PWR_1_o_j[3]_LessThan_86_o> created at line 121
    Found 32-bit comparator lessequal for signal <n0140> created at line 142
    Found 32-bit comparator lessequal for signal <n0142> created at line 142
    Found 3-bit comparator greater for signal <n0167> created at line 199
    Found 3-bit comparator greater for signal <n0169> created at line 199
    Found 32-bit comparator lessequal for signal <n0172> created at line 202
    Found 32-bit comparator lessequal for signal <n0187> created at line 251
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred  25 Comparator(s).
	inferred  87 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <cpu_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 1
 32-bit adder                                          : 5
 4-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 7
 1-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 3
# Comparators                                          : 25
 3-bit comparator greater                              : 2
 32-bit comparator lessequal                           : 4
 4-bit comparator lessequal                            : 15
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 33
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 41
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <storeonce_31> of sequential type is unconnected in block <cpu_checker>.
WARNING:Xst:2677 - Node <storeonce_31> of sequential type is unconnected in block <cpu_checker>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 1
 32-bit adder                                          : 5
 4-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 79
 Flip-Flops                                            : 79
# Comparators                                          : 25
 3-bit comparator greater                              : 2
 32-bit comparator lessequal                           : 4
 4-bit comparator lessequal                            : 15
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 33
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 41
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <s[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0011  | 00000000100
 0101  | 00000001000
 0110  | 00000010000
 0111  | 00000100000
 1100  | 00001000000
 1101  | 00010000000
 1000  | 00100000000
 1001  | 01000000000
 1011  | 10000000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <fsmfake0[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0101  | 0011
 0110  | 0010
 0111  | 0110
 1100  | 0111
 1101  | 0101
 1001  | 0100
 1011  | 1100
 1000  | 1101
 0011  | 1111
-------------------

Optimizing unit <cpu_checker> ...
WARNING:Xst:1293 - FF/Latch <error_0> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <error_0> has a constant value of 0 in block <cpu_checker>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_checker, actual ratio is 0.
FlipFlop fsmfake0_FSM_FFd2 has been replicated 1 time(s)
FlipFlop fsmfake0_FSM_FFd3 has been replicated 1 time(s)
FlipFlop fsmfake0_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_checker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 692
#      GND                         : 1
#      LUT1                        : 26
#      LUT2                        : 93
#      LUT3                        : 84
#      LUT4                        : 39
#      LUT5                        : 90
#      LUT6                        : 150
#      MUXCY                       : 105
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 99
# FlipFlops/Latches                : 95
#      FD                          : 3
#      FDR                         : 18
#      FDRE                        : 74
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 9
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  126800     0%  
 Number of Slice LUTs:                  482  out of  63400     0%  
    Number used as Logic:               482  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    486
   Number with an unused Flip Flop:     391  out of    486    80%  
   Number with an unused LUT:             4  out of    486     0%  
   Number of fully used LUT-FF pairs:    91  out of    486    18%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 95    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.581ns (Maximum Frequency: 279.275MHz)
   Minimum input arrival time before clock: 6.666ns
   Maximum output required time after clock: 1.140ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.581ns (frequency: 279.275MHz)
  Total number of paths / destination ports: 13599 / 240
-------------------------------------------------------------------------
Delay:               3.581ns (Levels of Logic = 7)
  Source:            Hcount_3 (FF)
  Destination:       error_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Hcount_3 to error_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.361   0.584  Hcount_3 (Hcount_3)
     LUT5:I1->O            8   0.097   0.543  _n0880111 (_n088011)
     LUT6:I3->O            1   0.097   0.295  _n0870111_SW1 (N37)
     LUT6:I5->O            1   0.097   0.295  Reset_OR_DriverANDClockEnable7431 (Reset_OR_DriverANDClockEnable743)
     LUT6:I5->O            4   0.097   0.393  _n0980_inv14 (_n0980_inv15)
     LUT4:I2->O            1   0.097   0.000  error_3_rstpot_lut (error_3_rstpot_lut)
     MUXCY:S->O            1   0.353   0.000  error_3_rstpot_cy (GND_1_o_GND_1_o_mux_288_OUT<3>_l1)
     MUXCY:CI->O           1   0.262   0.000  error_3_rstpot_cy1 (error_3_rstpot)
     FD:D                      0.008          error_3
    ----------------------------------------
    Total                      3.581ns (1.469ns logic, 2.112ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1175521 / 261
-------------------------------------------------------------------------
Offset:              6.666ns (Levels of Logic = 41)
  Source:            char<0> (PAD)
  Destination:       store_31 (FF)
  Destination Clock: clk rising

  Data Path: char<0> to store_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.001   0.647  char_0_IBUF (char_0_IBUF)
     LUT4:I0->O            6   0.097   0.534  _n1113<6>11 (_n1113<6>1)
     LUT6:I3->O            2   0.097   0.516  s_FSM_FFd6-In12 (s_FSM_FFd6-In12)
     LUT5:I2->O           37   0.097   0.791  s_FSM_FFd6-In13 (s_FSM_FFd6-In1)
     LUT6:I1->O            5   0.097   0.314  Mmux_charnum_A1111 (Mmux_charnum_A111)
     LUT5:I4->O            1   0.097   0.000  Mmux_charnum_rs_lut<0> (Mmux_charnum_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mmux_charnum_rs_cy<0> (Mmux_charnum_rs_cy<0>)
     XORCY:CI->O           5   0.370   0.398  Mmux_charnum_rs_xor<1> (charnum<1>)
     LUT2:I0->O            1   0.097   0.295  Madd_store[28]_GND_1_o_add_116_OUT (Madd_store[28]_GND_1_o_add_116_OUT)
     LUT3:I2->O            1   0.097   0.000  Madd_store[28]_GND_1_o_add_116_OUT_lut<0>2 (Madd_store[28]_GND_1_o_add_116_OUT_lut<0>2)
     MUXCY:S->O            1   0.353   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_1 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_2 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_3 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_4 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_5 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_6 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_7 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_8 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_9 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_10 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_11 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_12 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_13 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_14 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_15 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_16 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_17 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_18 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_19 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_20 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_21 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_22 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>23)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_23 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>24)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_24 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>25)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_25 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>26)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_26 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>27)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_27 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>28)
     MUXCY:CI->O           1   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_28 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>29)
     MUXCY:CI->O           0   0.023   0.000  Madd_store[28]_GND_1_o_add_116_OUT_cy<0>_29 (Madd_store[28]_GND_1_o_add_116_OUT_cy<0>30)
     XORCY:CI->O           1   0.370   0.295  Madd_store[28]_GND_1_o_add_116_OUT_xor<0>_30 (store[28]_GND_1_o_add_116_OUT<31>)
     LUT6:I5->O            1   0.097   0.000  Mmux_GND_1_o_store[27]_mux_281_OUT251 (GND_1_o_store[27]_mux_281_OUT<31>)
     FDRE:D                    0.008          store_31
    ----------------------------------------
    Total                      6.666ns (2.875ns logic, 3.791ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              1.140ns (Levels of Logic = 2)
  Source:            s_FSM_FFd1 (FF)
  Destination:       format_type<1> (PAD)
  Source Clock:      clk rising

  Data Path: s_FSM_FFd1 to format_type<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.361   0.402  s_FSM_FFd1 (s_FSM_FFd1)
     LUT2:I0->O            1   0.097   0.279  Mmux_error_code41 (error_code_3_OBUF)
     OBUF:I->O                 0.000          error_code_3_OBUF (error_code<3>)
    ----------------------------------------
    Total                      1.140ns (0.458ns logic, 0.682ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.581|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.83 secs
 
--> 

Total memory usage is 4619164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

