sfilt script run started on Thu Jan 29 11:37:41 2015
run on machine eecad36.engr.sjsu.edu

Run with a clock period of 50.0
student names
  Prem Bharath Soundararajan  0694
options syn False gates False
VCS simulation worked
NCverilog simulation worked
Synthesis finished OK
Gate level simulation worked
Completed the sfilt run
