/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [23:0] _01_;
  reg [7:0] _02_;
  reg [8:0] _03_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~celloutsig_0_0z;
  assign celloutsig_1_3z = ~in_data[168];
  assign celloutsig_0_26z = ~celloutsig_0_21z[0];
  assign celloutsig_1_14z = celloutsig_1_3z | celloutsig_1_0z;
  assign celloutsig_1_16z = celloutsig_1_13z[2] | celloutsig_1_8z[9];
  assign celloutsig_1_18z = celloutsig_1_0z | celloutsig_1_14z;
  assign celloutsig_0_16z = in_data[32] | _00_;
  assign celloutsig_0_27z = celloutsig_0_9z | in_data[49];
  reg [23:0] _12_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 24'h000000;
    else _12_ <= in_data[89:66];
  assign { _01_[23:20], _00_, _01_[18:0] } = _12_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= celloutsig_0_6z[14:7];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 9'h000;
    else _03_ <= { in_data[81:75], celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_0_10z = { celloutsig_0_6z[11:8], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_16z } & { celloutsig_0_6z[15:10], celloutsig_0_16z };
  assign celloutsig_1_5z = { celloutsig_1_2z[7:4], celloutsig_1_0z } >= { in_data[127:124], celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[153:151] >= celloutsig_1_9z[5:3];
  assign celloutsig_0_20z = { _00_, _01_[18:0] } >= { celloutsig_0_10z[5:2], celloutsig_0_5z, _02_ };
  assign celloutsig_0_29z = { celloutsig_0_6z[8:6], celloutsig_0_23z, celloutsig_0_19z } >= { celloutsig_0_28z[3:0], celloutsig_0_26z };
  assign celloutsig_1_0z = in_data[167:165] >= in_data[145:143];
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_2z, in_data[168], celloutsig_1_0z } > { celloutsig_1_2z[8:7], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_19z = celloutsig_0_10z > celloutsig_0_6z[14:8];
  assign celloutsig_0_23z = { _01_[21], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_18z } > _01_[10:0];
  assign celloutsig_0_0z = in_data[33:21] <= in_data[59:47];
  assign celloutsig_0_1z = { in_data[3], celloutsig_0_0z, celloutsig_0_0z } <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_10z[5:0] <= _02_[6:1];
  assign celloutsig_0_22z = in_data[23:16] <= celloutsig_0_5z;
  assign celloutsig_0_30z = { _03_[7:2], celloutsig_0_27z, celloutsig_0_0z } <= { in_data[78:72], celloutsig_0_1z };
  assign celloutsig_1_13z = celloutsig_1_8z[5:2] % { 1'h1, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_5z = { in_data[18:13], celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, in_data[31:25] };
  assign celloutsig_0_28z = { celloutsig_0_11z[2], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_14z } % { 1'h1, celloutsig_0_17z[4:0] };
  assign celloutsig_0_6z = - { _00_, _01_[18:4] };
  assign celloutsig_0_9z = celloutsig_0_3z & celloutsig_0_5z[3];
  assign celloutsig_0_14z = celloutsig_0_6z[1] & celloutsig_0_1z;
  assign celloutsig_0_2z = celloutsig_0_0z & in_data[75];
  assign celloutsig_1_2z = { in_data[177:170], celloutsig_1_0z } >> in_data[125:117];
  assign celloutsig_0_7z = _01_[9:7] >> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_7z >> celloutsig_0_6z[8:6];
  assign celloutsig_0_17z = { _03_[7:3], celloutsig_0_1z } >> { _02_[6:2], celloutsig_0_14z };
  assign celloutsig_1_8z = { in_data[121:115], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z } <<< { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, in_data[168] };
  assign celloutsig_0_11z = in_data[56:44] <<< { celloutsig_0_5z[6:1], celloutsig_0_10z };
  assign celloutsig_1_9z = { celloutsig_1_8z[9:3], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z } - { celloutsig_1_2z[7:3], celloutsig_1_5z, in_data[168], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_8z[3:2], celloutsig_1_10z } - { celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_21z = in_data[71:67] - { celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_0z };
  assign _01_[19] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
