<profile>

<section name = "Vitis HLS Report for 'krnl_mmult_Pipeline_readA_readA_inner'" level="0">
<item name = "Date">Mon Dec  4 19:45:21 2023
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">systolic_hls</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- readA_readA_inner">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 781, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 86, -</column>
<column name="Register">-, -, 1183, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln198_1_fu_356_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln198_fu_288_p2">+, 0, 0, 83, 76, 1</column>
<column name="add_ln200_fu_321_p2">+, 0, 0, 20, 13, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op35_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln198_fu_283_p2">icmp, 0, 0, 32, 76, 76</column>
<column name="icmp_ln200_fu_297_p2">icmp, 0, 0, 12, 13, 14</column>
<column name="icmp_ln201_fu_315_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="select_ln198_1_fu_349_p3">select, 0, 0, 477, 1, 1</column>
<column name="select_ln198_2_fu_362_p3">select, 0, 0, 56, 1, 64</column>
<column name="select_ln198_fu_303_p3">select, 0, 0, 13, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_phi_fu_246_p4">14, 3, 512, 1536</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_108">9, 2, 64, 128</column>
<column name="indvar_flatten_fu_112">9, 2, 76, 152</column>
<column name="k_fu_104">9, 2, 13, 26</column>
<column name="shiftreg129_fu_100">9, 2, 480, 960</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="gmem_addr_read_reg_478">512, 0, 512, 0</column>
<column name="i_fu_108">64, 0, 64, 0</column>
<column name="icmp_ln198_reg_459">1, 0, 1, 0</column>
<column name="icmp_ln198_reg_459_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln200_reg_463">1, 0, 1, 0</column>
<column name="icmp_ln200_reg_463_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln201_reg_474">1, 0, 1, 0</column>
<column name="icmp_ln201_reg_474_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_112">76, 0, 76, 0</column>
<column name="k_fu_104">13, 0, 13, 0</column>
<column name="select_ln198_reg_469">13, 0, 13, 0</column>
<column name="select_ln198_reg_469_pp0_iter2_reg">13, 0, 13, 0</column>
<column name="shiftreg129_fu_100">480, 0, 480, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, krnl_mmult_Pipeline_readA_readA_inner, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, krnl_mmult_Pipeline_readA_readA_inner, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, krnl_mmult_Pipeline_readA_readA_inner, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, krnl_mmult_Pipeline_readA_readA_inner, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, krnl_mmult_Pipeline_readA_readA_inner, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, krnl_mmult_Pipeline_readA_readA_inner, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="zext_ln265">in, 12, ap_none, zext_ln265, scalar</column>
<column name="sext_ln198">in, 58, ap_none, sext_ln198, scalar</column>
<column name="zext_ln195">in, 76, ap_none, zext_ln195, scalar</column>
<column name="localA_0_address0">out, 12, ap_memory, localA_0, array</column>
<column name="localA_0_ce0">out, 1, ap_memory, localA_0, array</column>
<column name="localA_0_we0">out, 1, ap_memory, localA_0, array</column>
<column name="localA_0_d0">out, 32, ap_memory, localA_0, array</column>
<column name="localA_1_address0">out, 12, ap_memory, localA_1, array</column>
<column name="localA_1_ce0">out, 1, ap_memory, localA_1, array</column>
<column name="localA_1_we0">out, 1, ap_memory, localA_1, array</column>
<column name="localA_1_d0">out, 32, ap_memory, localA_1, array</column>
<column name="localA_2_address0">out, 12, ap_memory, localA_2, array</column>
<column name="localA_2_ce0">out, 1, ap_memory, localA_2, array</column>
<column name="localA_2_we0">out, 1, ap_memory, localA_2, array</column>
<column name="localA_2_d0">out, 32, ap_memory, localA_2, array</column>
<column name="localA_3_address0">out, 12, ap_memory, localA_3, array</column>
<column name="localA_3_ce0">out, 1, ap_memory, localA_3, array</column>
<column name="localA_3_we0">out, 1, ap_memory, localA_3, array</column>
<column name="localA_3_d0">out, 32, ap_memory, localA_3, array</column>
<column name="localA_4_address0">out, 12, ap_memory, localA_4, array</column>
<column name="localA_4_ce0">out, 1, ap_memory, localA_4, array</column>
<column name="localA_4_we0">out, 1, ap_memory, localA_4, array</column>
<column name="localA_4_d0">out, 32, ap_memory, localA_4, array</column>
<column name="localA_5_address0">out, 12, ap_memory, localA_5, array</column>
<column name="localA_5_ce0">out, 1, ap_memory, localA_5, array</column>
<column name="localA_5_we0">out, 1, ap_memory, localA_5, array</column>
<column name="localA_5_d0">out, 32, ap_memory, localA_5, array</column>
<column name="localA_6_address0">out, 12, ap_memory, localA_6, array</column>
<column name="localA_6_ce0">out, 1, ap_memory, localA_6, array</column>
<column name="localA_6_we0">out, 1, ap_memory, localA_6, array</column>
<column name="localA_6_d0">out, 32, ap_memory, localA_6, array</column>
<column name="localA_7_address0">out, 12, ap_memory, localA_7, array</column>
<column name="localA_7_ce0">out, 1, ap_memory, localA_7, array</column>
<column name="localA_7_we0">out, 1, ap_memory, localA_7, array</column>
<column name="localA_7_d0">out, 32, ap_memory, localA_7, array</column>
</table>
</item>
</section>
</profile>
