<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-tospx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-tospx-defs.h</h1><a href="cvmx-tospx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-tospx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon tospx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_TOSPX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_TOSPX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ad5e3221a5cbd7721dc5c827e580b3d4f" title="cvmx-tospx-defs.h">CVMX_TOSPX_1PPS_GEN_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_1PPS_GEN_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0198ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad5e3221a5cbd7721dc5c827e580b3d4f">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_1PPS_GEN_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0198ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a40132e331b583fd97e9c3385029d9ff9">CVMX_TOSPX_1PPS_SAMPLE_CNT_OFFSET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_1PPS_SAMPLE_CNT_OFFSET(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0208ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-tospx-defs_8h.html#a40132e331b583fd97e9c3385029d9ff9">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_1PPS_SAMPLE_CNT_OFFSET(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0208ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a21f3699eaf979fcd27c3b625f557a794">CVMX_TOSPX_1PPS_VERIF_GEN_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_1PPS_VERIF_GEN_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0220ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-tospx-defs_8h.html#a21f3699eaf979fcd27c3b625f557a794">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_1PPS_VERIF_GEN_EN(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0220ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a241cbe7bd85618695c648055b287cc2b">CVMX_TOSPX_1PPS_VERIF_SCNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_1PPS_VERIF_SCNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0228ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-tospx-defs_8h.html#a241cbe7bd85618695c648055b287cc2b">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_1PPS_VERIF_SCNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0228ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a7fa709de7e34192ad4d62e6b8a20d579">CVMX_TOSPX_CONF</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_CONF(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0020ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7fa709de7e34192ad4d62e6b8a20d579">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_CONF(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0020ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a4d01532c0c1d6a9b0c42115f51e16261">CVMX_TOSPX_CONF2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_CONF2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0038ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-tospx-defs_8h.html#a4d01532c0c1d6a9b0c42115f51e16261">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_CONF2(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0038ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ab2699db2d2746beb5cf68080fc0eae9c">CVMX_TOSPX_CSR_CTL_GPO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_CSR_CTL_GPO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0980ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab2699db2d2746beb5cf68080fc0eae9c">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_CSR_CTL_GPO(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0980ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a3409ee76b08f7e8abf2ebf2e2b6f6a0f">CVMX_TOSPX_DL_ACX0_TRANSFER_SIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_ACX0_TRANSFER_SIZE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4A18ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-tospx-defs_8h.html#a3409ee76b08f7e8abf2ebf2e2b6f6a0f">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_ACX0_TRANSFER_SIZE(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4A18ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a2a2dcbee03699f1b663dac900b90c938">CVMX_TOSPX_DL_ACX1_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_ACX1_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0018ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2a2dcbee03699f1b663dac900b90c938">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_ACX1_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0018ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a2a5494cc142ffd750350b62bdbd30c89">CVMX_TOSPX_DL_AXC0_FIFO_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_AXC0_FIFO_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4A00ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2a5494cc142ffd750350b62bdbd30c89">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_AXC0_FIFO_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4A00ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a272f858562e105f726f79e7b381f39ff">CVMX_TOSPX_DL_AXC0_GEN_PURP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_AXC0_GEN_PURP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4820ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-tospx-defs_8h.html#a272f858562e105f726f79e7b381f39ff">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_AXC0_GEN_PURP(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4820ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ad4540afc96f872e8f2b4c670e39d33e3">CVMX_TOSPX_DL_AXC0_IS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_AXC0_IS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4818ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad4540afc96f872e8f2b4c670e39d33e3">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_AXC0_IS(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4818ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a7cecf6a29f80b99ff3badca3eb7d876c">CVMX_TOSPX_DL_AXC0_ISM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_AXC0_ISM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4800ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7cecf6a29f80b99ff3badca3eb7d876c">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_AXC0_ISM(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4800ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a7e1cedd1174785c22e44cf53a9c7a11e">CVMX_TOSPX_DL_AXC0_LOAD_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_AXC0_LOAD_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4A10ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7e1cedd1174785c22e44cf53a9c7a11e">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_AXC0_LOAD_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4A10ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a2066c2b97fcda278f32b256a294d4fdb">CVMX_TOSPX_DL_AXC0_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_AXC0_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0010ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2066c2b97fcda278f32b256a294d4fdb">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_AXC0_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0010ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#abb4afa273acaa45711407dd5f048f384">CVMX_TOSPX_DL_AXC1_FIFO_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_AXC1_FIFO_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B5200ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-tospx-defs_8h.html#abb4afa273acaa45711407dd5f048f384">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_AXC1_FIFO_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B5200ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a7d408fd446a3c1b64f3a30fee1987a45">CVMX_TOSPX_DL_AXC1_GEN_PURP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_AXC1_GEN_PURP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B5020ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7d408fd446a3c1b64f3a30fee1987a45">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_AXC1_GEN_PURP(offset) (CVMX_ADD_IO_SEG(0x00011800D53B5020ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a39ac224a1c2411929670dc251d7ab6e2">CVMX_TOSPX_DL_AXC1_LOAD_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_AXC1_LOAD_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B5210ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-tospx-defs_8h.html#a39ac224a1c2411929670dc251d7ab6e2">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_AXC1_LOAD_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B5210ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aa3193a77dcbb58cd7849bee4836cd29d">CVMX_TOSPX_DL_AXC1_TRANSFER_SIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_AXC1_TRANSFER_SIZE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B5218ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-tospx-defs_8h.html#aa3193a77dcbb58cd7849bee4836cd29d">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_AXC1_TRANSFER_SIZE(offset) (CVMX_ADD_IO_SEG(0x00011800D53B5218ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a7b7256a5ed221af731475e820bb47855">CVMX_TOSPX_DL_CORRECT_ADJ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_CORRECT_ADJ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B01D8ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7b7256a5ed221af731475e820bb47855">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_CORRECT_ADJ(offset) (CVMX_ADD_IO_SEG(0x00011800D53B01D8ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ae370fd4ea1b470eaa41428a3d46acc6b">CVMX_TOSPX_DL_IF_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_IF_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0068ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-tospx-defs_8h.html#ae370fd4ea1b470eaa41428a3d46acc6b">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_IF_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0068ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ac62875debe8168c29df8198b8c368abd">CVMX_TOSPX_DL_LEAD_LAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_LEAD_LAG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0048ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-tospx-defs_8h.html#ac62875debe8168c29df8198b8c368abd">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_LEAD_LAG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0048ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a2e8b086d3e3c20563ecb854de824f035">CVMX_TOSPX_DL_OFFSET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_OFFSET(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B01B0ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2e8b086d3e3c20563ecb854de824f035">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_OFFSET(offset) (CVMX_ADD_IO_SEG(0x00011800D53B01B0ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a06f43bb63282951b43b0b25f883dca29">CVMX_TOSPX_DL_OFFSET_ADJ_SCNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_OFFSET_ADJ_SCNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0218ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-tospx-defs_8h.html#a06f43bb63282951b43b0b25f883dca29">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_OFFSET_ADJ_SCNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0218ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a876fb9202fd63947f61035fe29cac0a7">CVMX_TOSPX_DL_SAMPLE_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_SAMPLE_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4850ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-tospx-defs_8h.html#a876fb9202fd63947f61035fe29cac0a7">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_SAMPLE_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4850ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a6c4d3aea3e906993b744d2a4c40fadc7">CVMX_TOSPX_DL_SYNC_SCNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_SYNC_SCNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4988ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-tospx-defs_8h.html#a6c4d3aea3e906993b744d2a4c40fadc7">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_SYNC_SCNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4988ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aafa0f3f9dde8c72c079b03fdcccda319">CVMX_TOSPX_DL_SYNC_VALUE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_SYNC_VALUE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4980ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-tospx-defs_8h.html#aafa0f3f9dde8c72c079b03fdcccda319">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_SYNC_VALUE(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4980ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aeae22bb81582f98e1b7815cdeeb5fd36">CVMX_TOSPX_DL_TH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_TH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0828ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-tospx-defs_8h.html#aeae22bb81582f98e1b7815cdeeb5fd36">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_TH(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0828ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a37fd76677326e58a095b8e5c5f2d3a75">CVMX_TOSPX_DL_WIN_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_WIN_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4880ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-tospx-defs_8h.html#a37fd76677326e58a095b8e5c5f2d3a75">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_WIN_EN(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4880ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a4445f710d77622478a7b7e64dee2a7e3">CVMX_TOSPX_DL_WIN_ENDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_WIN_ENDX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4908ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-tospx-defs_8h.html#a4445f710d77622478a7b7e64dee2a7e3">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_WIN_ENDX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53B4908ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#af827de3dc6dc5b06a0035b35362e1eda">CVMX_TOSPX_DL_WIN_STARTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_WIN_STARTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4888ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-tospx-defs_8h.html#af827de3dc6dc5b06a0035b35362e1eda">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_WIN_STARTX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53B4888ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#af1e8a05099e71202eba964e88dde3bcf">CVMX_TOSPX_DL_WIN_UPD_SCNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_DL_WIN_UPD_SCNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4878ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-tospx-defs_8h.html#af1e8a05099e71202eba964e88dde3bcf">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_DL_WIN_UPD_SCNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4878ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a39d563471d6412538de4376e8c0f727b">CVMX_TOSPX_FIRS_ENABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_FIRS_ENABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0988ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-tospx-defs_8h.html#a39d563471d6412538de4376e8c0f727b">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_FIRS_ENABLE(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0988ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a4144a9ae1b1a4d411581c1ab9aa5ad71">CVMX_TOSPX_FRAME_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_FRAME_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0060ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-tospx-defs_8h.html#a4144a9ae1b1a4d411581c1ab9aa5ad71">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_FRAME_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0060ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a4538b1d715fdb90b118fa9b85ebe7ec4">CVMX_TOSPX_FRAME_L</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (!(
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_FRAME_L(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0028ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-tospx-defs_8h.html#a4538b1d715fdb90b118fa9b85ebe7ec4">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_FRAME_L(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0028ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a2466b76ac56d1d6cbd1404815492e95d">CVMX_TOSPX_GPOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_GPOX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0830ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2466b76ac56d1d6cbd1404815492e95d">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_GPOX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53B0830ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a07e5c67f075760a6619669816a474cbc">CVMX_TOSPX_INT_CTRL_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_INT_CTRL_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B8018ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-tospx-defs_8h.html#a07e5c67f075760a6619669816a474cbc">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_INT_CTRL_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D53B8018ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a67cb3d9edacf81318238e175d6461cf0">CVMX_TOSPX_INT_CTRL_STATUS_SHADOW</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_INT_CTRL_STATUS_SHADOW(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B8038ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-tospx-defs_8h.html#a67cb3d9edacf81318238e175d6461cf0">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_INT_CTRL_STATUS_SHADOW(offset) (CVMX_ADD_IO_SEG(0x00011800D53B8038ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#af2c6a90b0f95682e3acf86b475a9d460">CVMX_TOSPX_MAX_SAMPLE_ADJ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_MAX_SAMPLE_ADJ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B01B8ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-tospx-defs_8h.html#af2c6a90b0f95682e3acf86b475a9d460">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_MAX_SAMPLE_ADJ(offset) (CVMX_ADD_IO_SEG(0x00011800D53B01B8ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aed2b164c4d32a72ebb3a1a52bad73bc0">CVMX_TOSPX_MIN_SAMPLE_ADJ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_MIN_SAMPLE_ADJ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B01C0ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-tospx-defs_8h.html#aed2b164c4d32a72ebb3a1a52bad73bc0">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_MIN_SAMPLE_ADJ(offset) (CVMX_ADD_IO_SEG(0x00011800D53B01C0ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a4ea53bfafbaa74c9efd8c26785975746">CVMX_TOSPX_NUM_DL_WIN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00497"></a>00497 {
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (!(
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_NUM_DL_WIN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B4830ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-tospx-defs_8h.html#a4ea53bfafbaa74c9efd8c26785975746">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_NUM_DL_WIN(offset) (CVMX_ADD_IO_SEG(0x00011800D53B4830ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a2f9e049ba639197bb2275abdf494b3b6">CVMX_TOSPX_NUM_UL_WIN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509     <span class="keywordflow">if</span> (!(
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_NUM_UL_WIN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0030ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2f9e049ba639197bb2275abdf494b3b6">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_NUM_UL_WIN(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0030ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a35edd0869a16b271876395dc62c9ccb4">CVMX_TOSPX_PWM_ENABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (!(
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_PWM_ENABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0300ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-tospx-defs_8h.html#a35edd0869a16b271876395dc62c9ccb4">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_PWM_ENABLE(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0300ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a96779ff029552a14c3ba2db6f84c9230">CVMX_TOSPX_PWM_HIGH_TIME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00530"></a>00530 {
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (!(
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_PWM_HIGH_TIME(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0308ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-tospx-defs_8h.html#a96779ff029552a14c3ba2db6f84c9230">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_PWM_HIGH_TIME(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0308ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ab426634cbf4cfcc45426af4185c857a3">CVMX_TOSPX_PWM_LOW_TIME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_PWM_LOW_TIME(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0310ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab426634cbf4cfcc45426af4185c857a3">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_PWM_LOW_TIME(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0310ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aeaecf7f041d2073a2a0f06bb28d5c23a">CVMX_TOSPX_RD_TIMER64_LSB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_RD_TIMER64_LSB(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0358ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-tospx-defs_8h.html#aeaecf7f041d2073a2a0f06bb28d5c23a">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_RD_TIMER64_LSB(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0358ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ae3286a08816d9eb9b67726c710a8f208">CVMX_TOSPX_RD_TIMER64_MSB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (!(
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_RD_TIMER64_MSB(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0360ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-tospx-defs_8h.html#ae3286a08816d9eb9b67726c710a8f208">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_RD_TIMER64_MSB(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0360ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a7d32f6b4ca5f1731a20c1fd67313d898">CVMX_TOSPX_REAL_TIME_TIMER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00574"></a>00574 {
<a name="l00575"></a>00575     <span class="keywordflow">if</span> (!(
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_REAL_TIME_TIMER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0190ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7d32f6b4ca5f1731a20c1fd67313d898">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_REAL_TIME_TIMER(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0190ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ad5267ee7f265072278eb92e4575df2b4">CVMX_TOSPX_RF_CLK_TIMER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     <span class="keywordflow">if</span> (!(
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_RF_CLK_TIMER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0328ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad5267ee7f265072278eb92e4575df2b4">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_RF_CLK_TIMER(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0328ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a0b8879a60f5810c290b450ba1c00943b">CVMX_TOSPX_RF_CLK_TIMER_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="keywordflow">if</span> (!(
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_RF_CLK_TIMER_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0330ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-tospx-defs_8h.html#a0b8879a60f5810c290b450ba1c00943b">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_RF_CLK_TIMER_EN(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0330ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aac94076a8b3a693e1585e9617e6faf71">CVMX_TOSPX_SAMPLE_ADJ_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     <span class="keywordflow">if</span> (!(
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SAMPLE_ADJ_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B01C8ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-tospx-defs_8h.html#aac94076a8b3a693e1585e9617e6faf71">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SAMPLE_ADJ_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B01C8ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ab1d9314094812831495cd3af4971ef71">CVMX_TOSPX_SAMPLE_ADJ_ERROR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SAMPLE_ADJ_ERROR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0200ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab1d9314094812831495cd3af4971ef71">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SAMPLE_ADJ_ERROR(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0200ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#afd588579f899e704394fc0e2dfbd05dd">CVMX_TOSPX_SAMPLE_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00632"></a>00632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SAMPLE_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00633"></a>00633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0050ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 <span class="preprocessor">#else</span>
<a name="l00636"></a><a class="code" href="cvmx-tospx-defs_8h.html#afd588579f899e704394fc0e2dfbd05dd">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SAMPLE_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0050ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aaae5f5ed9c132354e53917b0219844f0">CVMX_TOSPX_SKIP_FRM_CNT_BITS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00640"></a>00640 {
<a name="l00641"></a>00641     <span class="keywordflow">if</span> (!(
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SKIP_FRM_CNT_BITS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0888ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-tospx-defs_8h.html#aaae5f5ed9c132354e53917b0219844f0">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SKIP_FRM_CNT_BITS(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0888ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a6b0cebed5605fdcdf53deda3b679de6d">CVMX_TOSPX_SPI_CMDSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00651"></a>00651 {
<a name="l00652"></a>00652     <span class="keywordflow">if</span> (!(
<a name="l00653"></a>00653           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 63)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SPI_CMDSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B1000ull) + (((offset) &amp; 63) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-tospx-defs_8h.html#a6b0cebed5605fdcdf53deda3b679de6d">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SPI_CMDSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53B1000ull) + (((offset) &amp; 63) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ac68c4d085e1559b2460cea84a01006a4">CVMX_TOSPX_SPI_CMD_ATTRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00662"></a>00662 {
<a name="l00663"></a>00663     <span class="keywordflow">if</span> (!(
<a name="l00664"></a>00664           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 63)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SPI_CMD_ATTRX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B1400ull) + (((offset) &amp; 63) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-tospx-defs_8h.html#ac68c4d085e1559b2460cea84a01006a4">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SPI_CMD_ATTRX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53B1400ull) + (((offset) &amp; 63) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a27531943275cb7d802dcc02b3fd032c3">CVMX_TOSPX_SPI_CONF0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00673"></a>00673 {
<a name="l00674"></a>00674     <span class="keywordflow">if</span> (!(
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SPI_CONF0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0850ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-tospx-defs_8h.html#a27531943275cb7d802dcc02b3fd032c3">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SPI_CONF0(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0850ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a49f6e974cff45016b888cfe360f4d444">CVMX_TOSPX_SPI_CONF1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keywordflow">if</span> (!(
<a name="l00686"></a>00686           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00687"></a>00687         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SPI_CONF1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00688"></a>00688     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0858ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00689"></a>00689 }
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="cvmx-tospx-defs_8h.html#a49f6e974cff45016b888cfe360f4d444">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SPI_CONF1(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0858ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a08174abf42e86d9201ee12f512e9ee1c">CVMX_TOSPX_SPI_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00695"></a>00695 {
<a name="l00696"></a>00696     <span class="keywordflow">if</span> (!(
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00698"></a>00698         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SPI_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00699"></a>00699     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B8010ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00700"></a>00700 }
<a name="l00701"></a>00701 <span class="preprocessor">#else</span>
<a name="l00702"></a><a class="code" href="cvmx-tospx-defs_8h.html#a08174abf42e86d9201ee12f512e9ee1c">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SPI_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800D53B8010ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a0a1c55ec3cea66d241e25de2ee54be81">CVMX_TOSPX_SPI_DINX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00706"></a>00706 {
<a name="l00707"></a>00707     <span class="keywordflow">if</span> (!(
<a name="l00708"></a>00708           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 63)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00709"></a>00709         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SPI_DINX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00710"></a>00710     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B1200ull) + (((offset) &amp; 63) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 <span class="preprocessor">#else</span>
<a name="l00713"></a><a class="code" href="cvmx-tospx-defs_8h.html#a0a1c55ec3cea66d241e25de2ee54be81">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SPI_DINX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53B1200ull) + (((offset) &amp; 63) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a3b84311d92dc4f13eeacd5197b8c9ccf">CVMX_TOSPX_SPI_LLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00717"></a>00717 {
<a name="l00718"></a>00718     <span class="keywordflow">if</span> (!(
<a name="l00719"></a>00719           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00720"></a>00720         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SPI_LLX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00721"></a>00721     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0860ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 <span class="preprocessor">#else</span>
<a name="l00724"></a><a class="code" href="cvmx-tospx-defs_8h.html#a3b84311d92dc4f13eeacd5197b8c9ccf">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SPI_LLX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53B0860ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a7acc2718f99d8d26004e01800e3ae1f4">CVMX_TOSPX_SPI_RX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00728"></a>00728 {
<a name="l00729"></a>00729     <span class="keywordflow">if</span> (!(
<a name="l00730"></a>00730           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00731"></a>00731         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SPI_RX_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00732"></a>00732     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B8000ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00733"></a>00733 }
<a name="l00734"></a>00734 <span class="preprocessor">#else</span>
<a name="l00735"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7acc2718f99d8d26004e01800e3ae1f4">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SPI_RX_DATA(offset) (CVMX_ADD_IO_SEG(0x00011800D53B8000ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a20569d3696f2ac9ea2fae45c24358193">CVMX_TOSPX_SPI_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00739"></a>00739 {
<a name="l00740"></a>00740     <span class="keywordflow">if</span> (!(
<a name="l00741"></a>00741           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00742"></a>00742         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SPI_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00743"></a>00743     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B8020ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00744"></a>00744 }
<a name="l00745"></a>00745 <span class="preprocessor">#else</span>
<a name="l00746"></a><a class="code" href="cvmx-tospx-defs_8h.html#a20569d3696f2ac9ea2fae45c24358193">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SPI_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D53B8020ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aedd99f07295aa87dfbfbf10822b56a42">CVMX_TOSPX_SPI_TX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00750"></a>00750 {
<a name="l00751"></a>00751     <span class="keywordflow">if</span> (!(
<a name="l00752"></a>00752           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00753"></a>00753         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_SPI_TX_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00754"></a>00754     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B8008ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00755"></a>00755 }
<a name="l00756"></a>00756 <span class="preprocessor">#else</span>
<a name="l00757"></a><a class="code" href="cvmx-tospx-defs_8h.html#aedd99f07295aa87dfbfbf10822b56a42">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_SPI_TX_DATA(offset) (CVMX_ADD_IO_SEG(0x00011800D53B8008ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a44fcd18a1aae5c2c1d1f1b45a8688b8b">CVMX_TOSPX_TIMER64_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00761"></a>00761 {
<a name="l00762"></a>00762     <span class="keywordflow">if</span> (!(
<a name="l00763"></a>00763           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00764"></a>00764         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_TIMER64_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00765"></a>00765     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0340ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 <span class="preprocessor">#else</span>
<a name="l00768"></a><a class="code" href="cvmx-tospx-defs_8h.html#a44fcd18a1aae5c2c1d1f1b45a8688b8b">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_TIMER64_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0340ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aaa70e78ab274d79cfc83d9ee1000fe9d">CVMX_TOSPX_TIMER64_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00772"></a>00772 {
<a name="l00773"></a>00773     <span class="keywordflow">if</span> (!(
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00775"></a>00775         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_TIMER64_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00776"></a>00776     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0338ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00777"></a>00777 }
<a name="l00778"></a>00778 <span class="preprocessor">#else</span>
<a name="l00779"></a><a class="code" href="cvmx-tospx-defs_8h.html#aaa70e78ab274d79cfc83d9ee1000fe9d">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_TIMER64_EN(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0338ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#af71cbc9de818cb0926c9fe74b5d84855">CVMX_TOSPX_TTI_SCNT_INTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00783"></a>00783 {
<a name="l00784"></a>00784     <span class="keywordflow">if</span> (!(
<a name="l00785"></a>00785           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 7)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00786"></a>00786         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_TTI_SCNT_INTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00787"></a>00787     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0280ull) + (((offset) &amp; 7) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l00788"></a>00788 }
<a name="l00789"></a>00789 <span class="preprocessor">#else</span>
<a name="l00790"></a><a class="code" href="cvmx-tospx-defs_8h.html#af71cbc9de818cb0926c9fe74b5d84855">00790</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_TTI_SCNT_INTX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53B0280ull) + (((offset) &amp; 7) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a6a45e399653f933b43b92f1cb93209b7">CVMX_TOSPX_TTI_SCNT_INT_CLR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00794"></a>00794 {
<a name="l00795"></a>00795     <span class="keywordflow">if</span> (!(
<a name="l00796"></a>00796           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00797"></a>00797         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_TTI_SCNT_INT_CLR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00798"></a>00798     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0230ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00799"></a>00799 }
<a name="l00800"></a>00800 <span class="preprocessor">#else</span>
<a name="l00801"></a><a class="code" href="cvmx-tospx-defs_8h.html#a6a45e399653f933b43b92f1cb93209b7">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_TTI_SCNT_INT_CLR(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0230ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a23e2bcc00be90c0dd7b32c90a23d4b05">CVMX_TOSPX_TTI_SCNT_INT_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00805"></a>00805 {
<a name="l00806"></a>00806     <span class="keywordflow">if</span> (!(
<a name="l00807"></a>00807           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00808"></a>00808         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_TTI_SCNT_INT_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00809"></a>00809     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0248ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00810"></a>00810 }
<a name="l00811"></a>00811 <span class="preprocessor">#else</span>
<a name="l00812"></a><a class="code" href="cvmx-tospx-defs_8h.html#a23e2bcc00be90c0dd7b32c90a23d4b05">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_TTI_SCNT_INT_EN(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0248ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#afd465846eef6f27c63f033fa05459bcc">CVMX_TOSPX_TTI_SCNT_INT_MAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00816"></a>00816 {
<a name="l00817"></a>00817     <span class="keywordflow">if</span> (!(
<a name="l00818"></a>00818           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00819"></a>00819         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_TTI_SCNT_INT_MAP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00820"></a>00820     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0240ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00821"></a>00821 }
<a name="l00822"></a>00822 <span class="preprocessor">#else</span>
<a name="l00823"></a><a class="code" href="cvmx-tospx-defs_8h.html#afd465846eef6f27c63f033fa05459bcc">00823</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_TTI_SCNT_INT_MAP(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0240ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aac224f4efe5abd53170aef352588dda0">CVMX_TOSPX_TTI_SCNT_INT_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00827"></a>00827 {
<a name="l00828"></a>00828     <span class="keywordflow">if</span> (!(
<a name="l00829"></a>00829           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00830"></a>00830         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_TTI_SCNT_INT_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00831"></a>00831     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0238ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00832"></a>00832 }
<a name="l00833"></a>00833 <span class="preprocessor">#else</span>
<a name="l00834"></a><a class="code" href="cvmx-tospx-defs_8h.html#aac224f4efe5abd53170aef352588dda0">00834</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_TTI_SCNT_INT_STAT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0238ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#acea7ffcec246551966766fccbcb1e22a">CVMX_TOSPX_UL_AXC0_FIFO_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00838"></a>00838 {
<a name="l00839"></a>00839     <span class="keywordflow">if</span> (!(
<a name="l00840"></a>00840           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00841"></a>00841         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_AXC0_FIFO_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00842"></a>00842     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0A00ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00843"></a>00843 }
<a name="l00844"></a>00844 <span class="preprocessor">#else</span>
<a name="l00845"></a><a class="code" href="cvmx-tospx-defs_8h.html#acea7ffcec246551966766fccbcb1e22a">00845</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_AXC0_FIFO_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0A00ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a09b47ba1a6ca534ea722b368e3a7c665">CVMX_TOSPX_UL_AXC0_LOAD_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00849"></a>00849 {
<a name="l00850"></a>00850     <span class="keywordflow">if</span> (!(
<a name="l00851"></a>00851           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00852"></a>00852         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_AXC0_LOAD_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00853"></a>00853     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0A10ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00854"></a>00854 }
<a name="l00855"></a>00855 <span class="preprocessor">#else</span>
<a name="l00856"></a><a class="code" href="cvmx-tospx-defs_8h.html#a09b47ba1a6ca534ea722b368e3a7c665">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_AXC0_LOAD_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0A10ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ac9d59707e01962a11ea2a5065aa238d9">CVMX_TOSPX_UL_AXC0_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00860"></a>00860 {
<a name="l00861"></a>00861     <span class="keywordflow">if</span> (!(
<a name="l00862"></a>00862           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00863"></a>00863         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_AXC0_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00864"></a>00864     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0000ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00865"></a>00865 }
<a name="l00866"></a>00866 <span class="preprocessor">#else</span>
<a name="l00867"></a><a class="code" href="cvmx-tospx-defs_8h.html#ac9d59707e01962a11ea2a5065aa238d9">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_AXC0_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0000ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ab9d310bd75c4407f4c6adc0b001ab7e2">CVMX_TOSPX_UL_AXC0_TRANSFER_SIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00871"></a>00871 {
<a name="l00872"></a>00872     <span class="keywordflow">if</span> (!(
<a name="l00873"></a>00873           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00874"></a>00874         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_AXC0_TRANSFER_SIZE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00875"></a>00875     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0A18ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00876"></a>00876 }
<a name="l00877"></a>00877 <span class="preprocessor">#else</span>
<a name="l00878"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab9d310bd75c4407f4c6adc0b001ab7e2">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_AXC0_TRANSFER_SIZE(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0A18ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ad79ef69fea5258c1c4c176145eb2a07f">CVMX_TOSPX_UL_AXC1_FIFO_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00882"></a>00882 {
<a name="l00883"></a>00883     <span class="keywordflow">if</span> (!(
<a name="l00884"></a>00884           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00885"></a>00885         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_AXC1_FIFO_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00886"></a>00886     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B3200ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00887"></a>00887 }
<a name="l00888"></a>00888 <span class="preprocessor">#else</span>
<a name="l00889"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad79ef69fea5258c1c4c176145eb2a07f">00889</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_AXC1_FIFO_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B3200ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ae5a720b14a4f10fb86e0b5ad1b13fddb">CVMX_TOSPX_UL_AXC1_GEN_PURP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00893"></a>00893 {
<a name="l00894"></a>00894     <span class="keywordflow">if</span> (!(
<a name="l00895"></a>00895           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00896"></a>00896         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_AXC1_GEN_PURP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00897"></a>00897     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B3020ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00898"></a>00898 }
<a name="l00899"></a>00899 <span class="preprocessor">#else</span>
<a name="l00900"></a><a class="code" href="cvmx-tospx-defs_8h.html#ae5a720b14a4f10fb86e0b5ad1b13fddb">00900</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_AXC1_GEN_PURP(offset) (CVMX_ADD_IO_SEG(0x00011800D53B3020ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#adcd0405bd1ee75dc181e4f78f0a297b9">CVMX_TOSPX_UL_AXC1_LOAD_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00904"></a>00904 {
<a name="l00905"></a>00905     <span class="keywordflow">if</span> (!(
<a name="l00906"></a>00906           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00907"></a>00907         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_AXC1_LOAD_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00908"></a>00908     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B3210ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00909"></a>00909 }
<a name="l00910"></a>00910 <span class="preprocessor">#else</span>
<a name="l00911"></a><a class="code" href="cvmx-tospx-defs_8h.html#adcd0405bd1ee75dc181e4f78f0a297b9">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_AXC1_LOAD_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B3210ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a471482ed3956f249181b14ddd86fd47a">CVMX_TOSPX_UL_AXC1_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00915"></a>00915 {
<a name="l00916"></a>00916     <span class="keywordflow">if</span> (!(
<a name="l00917"></a>00917           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00918"></a>00918         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_AXC1_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00919"></a>00919     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0008ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00920"></a>00920 }
<a name="l00921"></a>00921 <span class="preprocessor">#else</span>
<a name="l00922"></a><a class="code" href="cvmx-tospx-defs_8h.html#a471482ed3956f249181b14ddd86fd47a">00922</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_AXC1_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0008ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a914ac1128be2be8e4beec1bb4aaee120">CVMX_TOSPX_UL_AXC1_TRANSFER_SIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00926"></a>00926 {
<a name="l00927"></a>00927     <span class="keywordflow">if</span> (!(
<a name="l00928"></a>00928           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00929"></a>00929         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_AXC1_TRANSFER_SIZE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00930"></a>00930     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B3218ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00931"></a>00931 }
<a name="l00932"></a>00932 <span class="preprocessor">#else</span>
<a name="l00933"></a><a class="code" href="cvmx-tospx-defs_8h.html#a914ac1128be2be8e4beec1bb4aaee120">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_AXC1_TRANSFER_SIZE(offset) (CVMX_ADD_IO_SEG(0x00011800D53B3218ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a414fa0d23793042919fabdb638f35244">CVMX_TOSPX_UL_CORRECT_ADJ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00937"></a>00937 {
<a name="l00938"></a>00938     <span class="keywordflow">if</span> (!(
<a name="l00939"></a>00939           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00940"></a>00940         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_CORRECT_ADJ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00941"></a>00941     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B01D0ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00942"></a>00942 }
<a name="l00943"></a>00943 <span class="preprocessor">#else</span>
<a name="l00944"></a><a class="code" href="cvmx-tospx-defs_8h.html#a414fa0d23793042919fabdb638f35244">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_CORRECT_ADJ(offset) (CVMX_ADD_IO_SEG(0x00011800D53B01D0ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a558f7c3fd7dc693486dfb42ec0d45b92">CVMX_TOSPX_UL_IF_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00948"></a>00948 {
<a name="l00949"></a>00949     <span class="keywordflow">if</span> (!(
<a name="l00950"></a>00950           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00951"></a>00951         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_IF_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00952"></a>00952     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0070ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00953"></a>00953 }
<a name="l00954"></a>00954 <span class="preprocessor">#else</span>
<a name="l00955"></a><a class="code" href="cvmx-tospx-defs_8h.html#a558f7c3fd7dc693486dfb42ec0d45b92">00955</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_IF_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0070ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a218d8a14a77da0f5eeccc2bbea0a3c72">CVMX_TOSPX_UL_IS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00959"></a>00959 {
<a name="l00960"></a>00960     <span class="keywordflow">if</span> (!(
<a name="l00961"></a>00961           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00962"></a>00962         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_IS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00963"></a>00963     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0818ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00964"></a>00964 }
<a name="l00965"></a>00965 <span class="preprocessor">#else</span>
<a name="l00966"></a><a class="code" href="cvmx-tospx-defs_8h.html#a218d8a14a77da0f5eeccc2bbea0a3c72">00966</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_IS(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0818ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a8bf8cce31a063002d674da03e808c983">CVMX_TOSPX_UL_ISM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00970"></a>00970 {
<a name="l00971"></a>00971     <span class="keywordflow">if</span> (!(
<a name="l00972"></a>00972           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00973"></a>00973         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_ISM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00974"></a>00974     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0800ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00975"></a>00975 }
<a name="l00976"></a>00976 <span class="preprocessor">#else</span>
<a name="l00977"></a><a class="code" href="cvmx-tospx-defs_8h.html#a8bf8cce31a063002d674da03e808c983">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_ISM(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0800ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a7842dfb06e3bbada77c0de2e70137666">CVMX_TOSPX_UL_LEAD_LAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00981"></a>00981 {
<a name="l00982"></a>00982     <span class="keywordflow">if</span> (!(
<a name="l00983"></a>00983           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00984"></a>00984         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_LEAD_LAG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00985"></a>00985     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0040ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00986"></a>00986 }
<a name="l00987"></a>00987 <span class="preprocessor">#else</span>
<a name="l00988"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7842dfb06e3bbada77c0de2e70137666">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_LEAD_LAG(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0040ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a18cd25d1e5532c05009ed9ec8f9d3a82">CVMX_TOSPX_UL_OFFSET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00992"></a>00992 {
<a name="l00993"></a>00993     <span class="keywordflow">if</span> (!(
<a name="l00994"></a>00994           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00995"></a>00995         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_OFFSET(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00996"></a>00996     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B01A8ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00997"></a>00997 }
<a name="l00998"></a>00998 <span class="preprocessor">#else</span>
<a name="l00999"></a><a class="code" href="cvmx-tospx-defs_8h.html#a18cd25d1e5532c05009ed9ec8f9d3a82">00999</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_OFFSET(offset) (CVMX_ADD_IO_SEG(0x00011800D53B01A8ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#aad2ee7949e839b138fd620bee0a5abde">CVMX_TOSPX_UL_OFFSET_ADJ_SCNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01003"></a>01003 {
<a name="l01004"></a>01004     <span class="keywordflow">if</span> (!(
<a name="l01005"></a>01005           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l01006"></a>01006         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_OFFSET_ADJ_SCNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01007"></a>01007     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0210ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l01008"></a>01008 }
<a name="l01009"></a>01009 <span class="preprocessor">#else</span>
<a name="l01010"></a><a class="code" href="cvmx-tospx-defs_8h.html#aad2ee7949e839b138fd620bee0a5abde">01010</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_OFFSET_ADJ_SCNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0210ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a8b743040c2c70abde4c909256d5dfa25">CVMX_TOSPX_UL_SYNC_SCNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01014"></a>01014 {
<a name="l01015"></a>01015     <span class="keywordflow">if</span> (!(
<a name="l01016"></a>01016           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l01017"></a>01017         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_SYNC_SCNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01018"></a>01018     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0188ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l01019"></a>01019 }
<a name="l01020"></a>01020 <span class="preprocessor">#else</span>
<a name="l01021"></a><a class="code" href="cvmx-tospx-defs_8h.html#a8b743040c2c70abde4c909256d5dfa25">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_SYNC_SCNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0188ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ab24ecd831a6af4a7965c406133045756">CVMX_TOSPX_UL_SYNC_VALUE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01025"></a>01025 {
<a name="l01026"></a>01026     <span class="keywordflow">if</span> (!(
<a name="l01027"></a>01027           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l01028"></a>01028         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_SYNC_VALUE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01029"></a>01029     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0180ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l01030"></a>01030 }
<a name="l01031"></a>01031 <span class="preprocessor">#else</span>
<a name="l01032"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab24ecd831a6af4a7965c406133045756">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_SYNC_VALUE(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0180ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a9decada0c2ed18c7b2adc853f91d4fc0">CVMX_TOSPX_UL_TH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01036"></a>01036 {
<a name="l01037"></a>01037     <span class="keywordflow">if</span> (!(
<a name="l01038"></a>01038           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l01039"></a>01039         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_TH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01040"></a>01040     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0820ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l01041"></a>01041 }
<a name="l01042"></a>01042 <span class="preprocessor">#else</span>
<a name="l01043"></a><a class="code" href="cvmx-tospx-defs_8h.html#a9decada0c2ed18c7b2adc853f91d4fc0">01043</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_TH(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0820ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ae81c8e105c4b86aaf381e7c551aa8488">CVMX_TOSPX_UL_WIN_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01047"></a>01047 {
<a name="l01048"></a>01048     <span class="keywordflow">if</span> (!(
<a name="l01049"></a>01049           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l01050"></a>01050         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_WIN_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01051"></a>01051     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0080ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l01052"></a>01052 }
<a name="l01053"></a>01053 <span class="preprocessor">#else</span>
<a name="l01054"></a><a class="code" href="cvmx-tospx-defs_8h.html#ae81c8e105c4b86aaf381e7c551aa8488">01054</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_WIN_EN(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0080ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a8e0ceab8766619349ac9f97d67a71fff">CVMX_TOSPX_UL_WIN_ENDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01058"></a>01058 {
<a name="l01059"></a>01059     <span class="keywordflow">if</span> (!(
<a name="l01060"></a>01060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l01061"></a>01061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_WIN_ENDX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01062"></a>01062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0108ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l01063"></a>01063 }
<a name="l01064"></a>01064 <span class="preprocessor">#else</span>
<a name="l01065"></a><a class="code" href="cvmx-tospx-defs_8h.html#a8e0ceab8766619349ac9f97d67a71fff">01065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_WIN_ENDX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53B0108ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a82b5433a64c93dbd7cec7c24dc03a824">CVMX_TOSPX_UL_WIN_STARTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01069"></a>01069 {
<a name="l01070"></a>01070     <span class="keywordflow">if</span> (!(
<a name="l01071"></a>01071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l01072"></a>01072         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_WIN_STARTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01073"></a>01073     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0088ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l01074"></a>01074 }
<a name="l01075"></a>01075 <span class="preprocessor">#else</span>
<a name="l01076"></a><a class="code" href="cvmx-tospx-defs_8h.html#a82b5433a64c93dbd7cec7c24dc03a824">01076</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_WIN_STARTX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53B0088ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#ad0cb729b17b32a6c91d84e088ebfe262">CVMX_TOSPX_UL_WIN_UPD_SCNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01080"></a>01080 {
<a name="l01081"></a>01081     <span class="keywordflow">if</span> (!(
<a name="l01082"></a>01082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l01083"></a>01083         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_UL_WIN_UPD_SCNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01084"></a>01084     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0078ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l01085"></a>01085 }
<a name="l01086"></a>01086 <span class="preprocessor">#else</span>
<a name="l01087"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad0cb729b17b32a6c91d84e088ebfe262">01087</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_UL_WIN_UPD_SCNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0078ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a84ee30d19639640912cd79e3fe768352">CVMX_TOSPX_WR_TIMER64_LSB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01091"></a>01091 {
<a name="l01092"></a>01092     <span class="keywordflow">if</span> (!(
<a name="l01093"></a>01093           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l01094"></a>01094         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_WR_TIMER64_LSB(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01095"></a>01095     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0348ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l01096"></a>01096 }
<a name="l01097"></a>01097 <span class="preprocessor">#else</span>
<a name="l01098"></a><a class="code" href="cvmx-tospx-defs_8h.html#a84ee30d19639640912cd79e3fe768352">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_WR_TIMER64_LSB(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0348ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tospx-defs_8h.html#a10ebcb819277a739d268fc1bcb4fc741">CVMX_TOSPX_WR_TIMER64_MSB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01102"></a>01102 {
<a name="l01103"></a>01103     <span class="keywordflow">if</span> (!(
<a name="l01104"></a>01104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l01105"></a>01105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TOSPX_WR_TIMER64_MSB(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01106"></a>01106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53B0350ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l01107"></a>01107 }
<a name="l01108"></a>01108 <span class="preprocessor">#else</span>
<a name="l01109"></a><a class="code" href="cvmx-tospx-defs_8h.html#a10ebcb819277a739d268fc1bcb4fc741">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TOSPX_WR_TIMER64_MSB(offset) (CVMX_ADD_IO_SEG(0x00011800D53B0350ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01111"></a>01111 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01112"></a>01112 <span class="comment">/**</span>
<a name="l01113"></a>01113 <span class="comment"> * cvmx_tosp#_1pps_gen_cfg</span>
<a name="l01114"></a>01114 <span class="comment"> */</span>
<a name="l01115"></a><a class="code" href="unioncvmx__tospx__1pps__gen__cfg.html">01115</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__1pps__gen__cfg.html" title="cvmx_tosp::_1pps_gen_cfg">cvmx_tospx_1pps_gen_cfg</a> {
<a name="l01116"></a><a class="code" href="unioncvmx__tospx__1pps__gen__cfg.html#a93530f82f64ccc86771ee7d79cbb02fb">01116</a>     uint64_t <a class="code" href="unioncvmx__tospx__1pps__gen__cfg.html#a93530f82f64ccc86771ee7d79cbb02fb">u64</a>;
<a name="l01117"></a><a class="code" href="structcvmx__tospx__1pps__gen__cfg_1_1cvmx__tospx__1pps__gen__cfg__s.html">01117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__1pps__gen__cfg_1_1cvmx__tospx__1pps__gen__cfg__s.html">cvmx_tospx_1pps_gen_cfg_s</a> {
<a name="l01118"></a>01118 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__1pps__gen__cfg_1_1cvmx__tospx__1pps__gen__cfg__s.html#a0c54a3eaba25b3793f305be330c99b97">reserved_1_63</a>                : 63;
<a name="l01120"></a>01120     uint64_t <a class="code" href="structcvmx__tospx__1pps__gen__cfg_1_1cvmx__tospx__1pps__gen__cfg__s.html#a4fb3323f6e46cc16dd1a904dfc9cede2">ena</a>                          : 1;  <span class="comment">/**&lt; Enable 1PPS tracking.</span>
<a name="l01121"></a>01121 <span class="comment">                                                         0 = 1PPS signal not tracked.</span>
<a name="l01122"></a>01122 <span class="comment">                                                         1 = 1PPS signal tracked.</span>
<a name="l01123"></a>01123 <span class="comment">                                                         For CNF75XX, 1PPS should be enabled once to perform an initial</span>
<a name="l01124"></a>01124 <span class="comment">                                                         synchronization, and then it should be disabled during normal</span>
<a name="l01125"></a>01125 <span class="comment">                                                         operation to allow RFIF to perform timing alignment. */</span>
<a name="l01126"></a>01126 <span class="preprocessor">#else</span>
<a name="l01127"></a><a class="code" href="structcvmx__tospx__1pps__gen__cfg_1_1cvmx__tospx__1pps__gen__cfg__s.html#a4fb3323f6e46cc16dd1a904dfc9cede2">01127</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__1pps__gen__cfg_1_1cvmx__tospx__1pps__gen__cfg__s.html#a4fb3323f6e46cc16dd1a904dfc9cede2">ena</a>                          : 1;
<a name="l01128"></a><a class="code" href="structcvmx__tospx__1pps__gen__cfg_1_1cvmx__tospx__1pps__gen__cfg__s.html#a0c54a3eaba25b3793f305be330c99b97">01128</a>     uint64_t <a class="code" href="structcvmx__tospx__1pps__gen__cfg_1_1cvmx__tospx__1pps__gen__cfg__s.html#a0c54a3eaba25b3793f305be330c99b97">reserved_1_63</a>                : 63;
<a name="l01129"></a>01129 <span class="preprocessor">#endif</span>
<a name="l01130"></a>01130 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__1pps__gen__cfg.html#a18deb75e9bad04dab2915e82fd2a15cf">s</a>;
<a name="l01131"></a><a class="code" href="unioncvmx__tospx__1pps__gen__cfg.html#a69b5773cb22678506cfb642cf8143785">01131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__1pps__gen__cfg_1_1cvmx__tospx__1pps__gen__cfg__s.html">cvmx_tospx_1pps_gen_cfg_s</a>      <a class="code" href="unioncvmx__tospx__1pps__gen__cfg.html#a69b5773cb22678506cfb642cf8143785">cnf75xx</a>;
<a name="l01132"></a>01132 };
<a name="l01133"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad617f97ad39670ff29d36d8535fd467e">01133</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__1pps__gen__cfg.html" title="cvmx_tosp::_1pps_gen_cfg">cvmx_tospx_1pps_gen_cfg</a> <a class="code" href="unioncvmx__tospx__1pps__gen__cfg.html" title="cvmx_tosp::_1pps_gen_cfg">cvmx_tospx_1pps_gen_cfg_t</a>;
<a name="l01134"></a>01134 <span class="comment"></span>
<a name="l01135"></a>01135 <span class="comment">/**</span>
<a name="l01136"></a>01136 <span class="comment"> * cvmx_tosp#_1pps_sample_cnt_offset</span>
<a name="l01137"></a>01137 <span class="comment"> */</span>
<a name="l01138"></a><a class="code" href="unioncvmx__tospx__1pps__sample__cnt__offset.html">01138</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__1pps__sample__cnt__offset.html" title="cvmx_tosp::_1pps_sample_cnt_offset">cvmx_tospx_1pps_sample_cnt_offset</a> {
<a name="l01139"></a><a class="code" href="unioncvmx__tospx__1pps__sample__cnt__offset.html#a1d0a6ea961aaede053e0ccbfa8fd6a05">01139</a>     uint64_t <a class="code" href="unioncvmx__tospx__1pps__sample__cnt__offset.html#a1d0a6ea961aaede053e0ccbfa8fd6a05">u64</a>;
<a name="l01140"></a><a class="code" href="structcvmx__tospx__1pps__sample__cnt__offset_1_1cvmx__tospx__1pps__sample__cnt__offset__s.html">01140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__1pps__sample__cnt__offset_1_1cvmx__tospx__1pps__sample__cnt__offset__s.html">cvmx_tospx_1pps_sample_cnt_offset_s</a> {
<a name="l01141"></a>01141 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__1pps__sample__cnt__offset_1_1cvmx__tospx__1pps__sample__cnt__offset__s.html#ae59c598b066959ba2d9b6e879a706104">reserved_20_63</a>               : 44;
<a name="l01143"></a>01143     uint64_t offset                       : 20; <span class="comment">/**&lt; This register holds the sample count at which the 1PPS</span>
<a name="l01144"></a>01144 <span class="comment">                                                         was received.</span>
<a name="l01145"></a>01145 <span class="comment">                                                         Upon reset, the sample counter starts at 0 when the</span>
<a name="l01146"></a>01146 <span class="comment">                                                         first 1PPS is received and then increments to wrap</span>
<a name="l01147"></a>01147 <span class="comment">                                                         around at FRAME_L-1. At each subsequent 1PPS, a</span>
<a name="l01148"></a>01148 <span class="comment">                                                         snapshot of the sample counter is taken and the count</span>
<a name="l01149"></a>01149 <span class="comment">                                                         is made available via this register. This enables</span>
<a name="l01150"></a>01150 <span class="comment">                                                         software to monitor the RF clock drift relative to</span>
<a name="l01151"></a>01151 <span class="comment">                                                         the 1PPS signal. */</span>
<a name="l01152"></a>01152 <span class="preprocessor">#else</span>
<a name="l01153"></a><a class="code" href="structcvmx__tospx__1pps__sample__cnt__offset_1_1cvmx__tospx__1pps__sample__cnt__offset__s.html#ab4ef4a408b7194ae57b076e283df427e">01153</a> <span class="preprocessor"></span>    uint64_t offset                       : 20;
<a name="l01154"></a><a class="code" href="structcvmx__tospx__1pps__sample__cnt__offset_1_1cvmx__tospx__1pps__sample__cnt__offset__s.html#ae59c598b066959ba2d9b6e879a706104">01154</a>     uint64_t <a class="code" href="structcvmx__tospx__1pps__sample__cnt__offset_1_1cvmx__tospx__1pps__sample__cnt__offset__s.html#ae59c598b066959ba2d9b6e879a706104">reserved_20_63</a>               : 44;
<a name="l01155"></a>01155 <span class="preprocessor">#endif</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__1pps__sample__cnt__offset.html#accd135f60777b8bbf960241fec581d65">s</a>;
<a name="l01157"></a><a class="code" href="unioncvmx__tospx__1pps__sample__cnt__offset.html#aba239d26feb3ad0bd0e244d12c5458da">01157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__1pps__sample__cnt__offset_1_1cvmx__tospx__1pps__sample__cnt__offset__s.html">cvmx_tospx_1pps_sample_cnt_offset_s</a> <a class="code" href="unioncvmx__tospx__1pps__sample__cnt__offset.html#aba239d26feb3ad0bd0e244d12c5458da">cnf75xx</a>;
<a name="l01158"></a>01158 };
<a name="l01159"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad88394cdf296739bc36fcde64ce88317">01159</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__1pps__sample__cnt__offset.html" title="cvmx_tosp::_1pps_sample_cnt_offset">cvmx_tospx_1pps_sample_cnt_offset</a> <a class="code" href="unioncvmx__tospx__1pps__sample__cnt__offset.html" title="cvmx_tosp::_1pps_sample_cnt_offset">cvmx_tospx_1pps_sample_cnt_offset_t</a>;
<a name="l01160"></a>01160 <span class="comment"></span>
<a name="l01161"></a>01161 <span class="comment">/**</span>
<a name="l01162"></a>01162 <span class="comment"> * cvmx_tosp#_1pps_verif_gen_en</span>
<a name="l01163"></a>01163 <span class="comment"> */</span>
<a name="l01164"></a><a class="code" href="unioncvmx__tospx__1pps__verif__gen__en.html">01164</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__1pps__verif__gen__en.html" title="cvmx_tosp::_1pps_verif_gen_en">cvmx_tospx_1pps_verif_gen_en</a> {
<a name="l01165"></a><a class="code" href="unioncvmx__tospx__1pps__verif__gen__en.html#aad9004ac6a9e32e9f3d2e26f57fe125a">01165</a>     uint64_t <a class="code" href="unioncvmx__tospx__1pps__verif__gen__en.html#aad9004ac6a9e32e9f3d2e26f57fe125a">u64</a>;
<a name="l01166"></a><a class="code" href="structcvmx__tospx__1pps__verif__gen__en_1_1cvmx__tospx__1pps__verif__gen__en__s.html">01166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__1pps__verif__gen__en_1_1cvmx__tospx__1pps__verif__gen__en__s.html">cvmx_tospx_1pps_verif_gen_en_s</a> {
<a name="l01167"></a>01167 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__1pps__verif__gen__en_1_1cvmx__tospx__1pps__verif__gen__en__s.html#aae0790ff560ca0197e4f5eadfb35cc4d">reserved_1_63</a>                : 63;
<a name="l01169"></a>01169     uint64_t <a class="code" href="structcvmx__tospx__1pps__verif__gen__en_1_1cvmx__tospx__1pps__verif__gen__en__s.html#a2061423009119611cafd515f683f3107">ena</a>                          : 1;  <span class="comment">/**&lt; 1PPS generation for verification purposes:</span>
<a name="l01170"></a>01170 <span class="comment">                                                         0 = Disabled (default).</span>
<a name="l01171"></a>01171 <span class="comment">                                                         1 = Enabled.</span>
<a name="l01172"></a>01172 <span class="comment">                                                         Note that the BPHY_1PPS signals is ignored when [ENA]=1. */</span>
<a name="l01173"></a>01173 <span class="preprocessor">#else</span>
<a name="l01174"></a><a class="code" href="structcvmx__tospx__1pps__verif__gen__en_1_1cvmx__tospx__1pps__verif__gen__en__s.html#a2061423009119611cafd515f683f3107">01174</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__1pps__verif__gen__en_1_1cvmx__tospx__1pps__verif__gen__en__s.html#a2061423009119611cafd515f683f3107">ena</a>                          : 1;
<a name="l01175"></a><a class="code" href="structcvmx__tospx__1pps__verif__gen__en_1_1cvmx__tospx__1pps__verif__gen__en__s.html#aae0790ff560ca0197e4f5eadfb35cc4d">01175</a>     uint64_t <a class="code" href="structcvmx__tospx__1pps__verif__gen__en_1_1cvmx__tospx__1pps__verif__gen__en__s.html#aae0790ff560ca0197e4f5eadfb35cc4d">reserved_1_63</a>                : 63;
<a name="l01176"></a>01176 <span class="preprocessor">#endif</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__1pps__verif__gen__en.html#aa73901e261e9dd7a0b3eb45fd8a9ca65">s</a>;
<a name="l01178"></a><a class="code" href="unioncvmx__tospx__1pps__verif__gen__en.html#a60cf60c0a58d77f8cdb2ba8c0b7e8ded">01178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__1pps__verif__gen__en_1_1cvmx__tospx__1pps__verif__gen__en__s.html">cvmx_tospx_1pps_verif_gen_en_s</a> <a class="code" href="unioncvmx__tospx__1pps__verif__gen__en.html#a60cf60c0a58d77f8cdb2ba8c0b7e8ded">cnf75xx</a>;
<a name="l01179"></a>01179 };
<a name="l01180"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7f712ce43d001ad53a597a54733cd1b1">01180</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__1pps__verif__gen__en.html" title="cvmx_tosp::_1pps_verif_gen_en">cvmx_tospx_1pps_verif_gen_en</a> <a class="code" href="unioncvmx__tospx__1pps__verif__gen__en.html" title="cvmx_tosp::_1pps_verif_gen_en">cvmx_tospx_1pps_verif_gen_en_t</a>;
<a name="l01181"></a>01181 <span class="comment"></span>
<a name="l01182"></a>01182 <span class="comment">/**</span>
<a name="l01183"></a>01183 <span class="comment"> * cvmx_tosp#_1pps_verif_scnt</span>
<a name="l01184"></a>01184 <span class="comment"> */</span>
<a name="l01185"></a><a class="code" href="unioncvmx__tospx__1pps__verif__scnt.html">01185</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__1pps__verif__scnt.html" title="cvmx_tosp::_1pps_verif_scnt">cvmx_tospx_1pps_verif_scnt</a> {
<a name="l01186"></a><a class="code" href="unioncvmx__tospx__1pps__verif__scnt.html#a14026fc036403371a020b4ae2d58ba83">01186</a>     uint64_t <a class="code" href="unioncvmx__tospx__1pps__verif__scnt.html#a14026fc036403371a020b4ae2d58ba83">u64</a>;
<a name="l01187"></a><a class="code" href="structcvmx__tospx__1pps__verif__scnt_1_1cvmx__tospx__1pps__verif__scnt__s.html">01187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__1pps__verif__scnt_1_1cvmx__tospx__1pps__verif__scnt__s.html">cvmx_tospx_1pps_verif_scnt_s</a> {
<a name="l01188"></a>01188 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__1pps__verif__scnt_1_1cvmx__tospx__1pps__verif__scnt__s.html#a9f2c03d71df6021d26647e15561cbb89">reserved_20_63</a>               : 44;
<a name="l01190"></a>01190     uint64_t <a class="code" href="structcvmx__tospx__1pps__verif__scnt_1_1cvmx__tospx__1pps__verif__scnt__s.html#a9cb841da2cf6a87827f86910f11fe591">cnt</a>                          : 20; <span class="comment">/**&lt; When TOSP()_1PPS_VERIF_GEN_EN[ENA]=1, the internal 1PPS is generated</span>
<a name="l01191"></a>01191 <span class="comment">                                                         when the sample count is [CNT]. */</span>
<a name="l01192"></a>01192 <span class="preprocessor">#else</span>
<a name="l01193"></a><a class="code" href="structcvmx__tospx__1pps__verif__scnt_1_1cvmx__tospx__1pps__verif__scnt__s.html#a9cb841da2cf6a87827f86910f11fe591">01193</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__1pps__verif__scnt_1_1cvmx__tospx__1pps__verif__scnt__s.html#a9cb841da2cf6a87827f86910f11fe591">cnt</a>                          : 20;
<a name="l01194"></a><a class="code" href="structcvmx__tospx__1pps__verif__scnt_1_1cvmx__tospx__1pps__verif__scnt__s.html#a9f2c03d71df6021d26647e15561cbb89">01194</a>     uint64_t <a class="code" href="structcvmx__tospx__1pps__verif__scnt_1_1cvmx__tospx__1pps__verif__scnt__s.html#a9f2c03d71df6021d26647e15561cbb89">reserved_20_63</a>               : 44;
<a name="l01195"></a>01195 <span class="preprocessor">#endif</span>
<a name="l01196"></a>01196 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__1pps__verif__scnt.html#a68b086c125cbb51e9edce2de39afe684">s</a>;
<a name="l01197"></a><a class="code" href="unioncvmx__tospx__1pps__verif__scnt.html#ae7b46762c941d68768028b104eb4d574">01197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__1pps__verif__scnt_1_1cvmx__tospx__1pps__verif__scnt__s.html">cvmx_tospx_1pps_verif_scnt_s</a>   <a class="code" href="unioncvmx__tospx__1pps__verif__scnt.html#ae7b46762c941d68768028b104eb4d574">cnf75xx</a>;
<a name="l01198"></a>01198 };
<a name="l01199"></a><a class="code" href="cvmx-tospx-defs_8h.html#a0598ff2e3ee183dc86f3e6f759fa79ab">01199</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__1pps__verif__scnt.html" title="cvmx_tosp::_1pps_verif_scnt">cvmx_tospx_1pps_verif_scnt</a> <a class="code" href="unioncvmx__tospx__1pps__verif__scnt.html" title="cvmx_tosp::_1pps_verif_scnt">cvmx_tospx_1pps_verif_scnt_t</a>;
<a name="l01200"></a>01200 <span class="comment"></span>
<a name="l01201"></a>01201 <span class="comment">/**</span>
<a name="l01202"></a>01202 <span class="comment"> * cvmx_tosp#_conf</span>
<a name="l01203"></a>01203 <span class="comment"> */</span>
<a name="l01204"></a><a class="code" href="unioncvmx__tospx__conf.html">01204</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__conf.html" title="cvmx_tosp::_conf">cvmx_tospx_conf</a> {
<a name="l01205"></a><a class="code" href="unioncvmx__tospx__conf.html#ac3b9b576507c9777a245dacd4aafac76">01205</a>     uint64_t <a class="code" href="unioncvmx__tospx__conf.html#ac3b9b576507c9777a245dacd4aafac76">u64</a>;
<a name="l01206"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html">01206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html">cvmx_tospx_conf_s</a> {
<a name="l01207"></a>01207 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#aa7c57c169fa6571bad7f9d50e7663924">reserved_18_63</a>               : 46;
<a name="l01209"></a>01209     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9f5c00628f4ea25fe47b56e7b4c37eee">loopback</a>                     : 1;  <span class="comment">/**&lt; FDD loop back mode:</span>
<a name="l01210"></a>01210 <span class="comment">                                                         0 = Not in loopback mode (default).</span>
<a name="l01211"></a>01211 <span class="comment">                                                         1 = Loops back the DL ouput to the UL input inside the TOSP block.</span>
<a name="l01212"></a>01212 <span class="comment">                                                         [DUPLEX] must be set to TDD mode (0). */</span>
<a name="l01213"></a>01213     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9db067af737176672c2cf2653e450b88">mol</a>                          : 1;  <span class="comment">/**&lt; Manual override lock. When locked, writes to [MAN_CTRL], [ENA_CTRL],</span>
<a name="l01214"></a>01214 <span class="comment">                                                         and [TXNRX_CTRL] have no effect.</span>
<a name="l01215"></a>01215 <span class="comment">                                                         0 = Locked.</span>
<a name="l01216"></a>01216 <span class="comment">                                                         1 = Unlock. */</span>
<a name="l01217"></a>01217     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#adaa315876a7d75c5a6dc8a04a625e588">upd_style</a>                    : 1;  <span class="comment">/**&lt; DL and UL window update style.</span>
<a name="l01218"></a>01218 <span class="comment">                                                         0 = Update immediately when written to the register.</span>
<a name="l01219"></a>01219 <span class="comment">                                                         1 = Update at the specified time by registers TOSP()_UL_WIN_UPD_SCNT</span>
<a name="l01220"></a>01220 <span class="comment">                                                         and TOSP()_DL_WIN_UPD_SCNT. (recommended) */</span>
<a name="l01221"></a>01221     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a482ccf54b819284951a9233c3bbaad2f">diversity</a>                    : 1;  <span class="comment">/**&lt; UL AXC1 disable (used to support FDD SISO with CLK</span>
<a name="l01222"></a>01222 <span class="comment">                                                         4x).</span>
<a name="l01223"></a>01223 <span class="comment">                                                         0 = Data gets written to the diversity FIFO in MIMO mode</span>
<a name="l01224"></a>01224 <span class="comment">                                                         (default).</span>
<a name="l01225"></a>01225 <span class="comment">                                                         1 = No data written to the diversity FIFO in MIMO mode. */</span>
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#ada7520935673151e8937c6c1d97c8e11">duplex</a>                       : 1;  <span class="comment">/**&lt; Division duplex mode.</span>
<a name="l01227"></a>01227 <span class="comment">                                                         0 = TDD (default).</span>
<a name="l01228"></a>01228 <span class="comment">                                                         1 = FDD. */</span>
<a name="l01229"></a>01229     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a395832b3cb3878fdba9b2fc21b455086">prod_type</a>                    : 1;  <span class="comment">/**&lt; Product type.</span>
<a name="l01230"></a>01230 <span class="comment">                                                         0 = UE (not supported).</span>
<a name="l01231"></a>01231 <span class="comment">                                                         1 = eNB, enables using 1PPS synchronization scheme.</span>
<a name="l01232"></a>01232 <span class="comment">                                                         Must be set to 1. CNF75XX only supports eNB mode. */</span>
<a name="l01233"></a>01233     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9dd9730d707af1562db84c5c28f49fb4">txnrx_ctrl</a>                   : 1;  <span class="comment">/**&lt; RFIC IF TXnRX signal pulse control.</span>
<a name="l01234"></a>01234 <span class="comment">                                                         When [MOL]=1 and [MAN_CTRL]=1, this bit directly controls the output</span>
<a name="l01235"></a>01235 <span class="comment">                                                         on the RF_[a]_TXNRX signal. */</span>
<a name="l01236"></a>01236     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a877539db50786f41707a65a28b1f503b">ena_ctrl</a>                     : 1;  <span class="comment">/**&lt; RFIC IF ENABLE signal pulse control.</span>
<a name="l01237"></a>01237 <span class="comment">                                                         When [MOL]=1 and [MAN_CTRL]=1, this bit directly controls the output</span>
<a name="l01238"></a>01238 <span class="comment">                                                         on the RF_[a]_ENABLE signal. */</span>
<a name="l01239"></a>01239     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a81c24b2c8b3f554d662b7bbf22ae5074">man_ctrl</a>                     : 1;  <span class="comment">/**&lt; RF IC manual control enable.</span>
<a name="l01240"></a>01240 <span class="comment">                                                         Setting this bit to 1</span>
<a name="l01241"></a>01241 <span class="comment">                                                         enables manual control of the RF_[a]_TXNRX and RF_[a]_ENABLE signals.</span>
<a name="l01242"></a>01242 <span class="comment">                                                         When set to 0 (default), these</span>
<a name="l01243"></a>01243 <span class="comment">                                                         are automatically controlled when opening and closing</span>
<a name="l01244"></a>01244 <span class="comment">                                                         UL/DL windows. The manual mode is used to initialize</span>
<a name="l01245"></a>01245 <span class="comment">                                                         the RF IC in alert mode.</span>
<a name="l01246"></a>01246 <span class="comment">                                                         This bit can only be written when [MOL]=1. */</span>
<a name="l01247"></a>01247     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9e23649ae96f589415fe607a3f3df66f">ul_int_en</a>                    : 1;  <span class="comment">/**&lt; UL AXC0 interrupt mask enable.</span>
<a name="l01248"></a>01248 <span class="comment">                                                         0 = Receives interrupts.</span>
<a name="l01249"></a>01249 <span class="comment">                                                         1 = Doesn&apos;t receive interrupts, needs to poll ISRs. */</span>
<a name="l01250"></a>01250     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a431bb7e9cf332b070f4b027330af7156">adi_en</a>                       : 1;  <span class="comment">/**&lt; ADI enable signal pulsed or leveled behavior.</span>
<a name="l01251"></a>01251 <span class="comment">                                                         0 = Pulsed.</span>
<a name="l01252"></a>01252 <span class="comment">                                                         1 = Leveled. */</span>
<a name="l01253"></a>01253     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#aaffb2f3af9f51d2172068762e8508c45">clr_fifo_of</a>                  : 1;  <span class="comment">/**&lt; Write 1 to clear the UL AxC 0 FIFO overflow flag</span>
<a name="l01254"></a>01254 <span class="comment">                                                         TOSP()_UL_AXC0_STATUS[FIFO_OF]. This bit auto-clears to zero. */</span>
<a name="l01255"></a>01255     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a24ab78a347b301a2659df975d3e63474">clr_fifo_ur</a>                  : 1;  <span class="comment">/**&lt; Write 1 to clear the UL AxC 0 FIFO under-run flag</span>
<a name="l01256"></a>01256 <span class="comment">                                                         TOSP()_UL_AXC0_STATUS[FIFO_UF]. This bit auto-clears to zero. */</span>
<a name="l01257"></a>01257     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a514c363394f4a7a5b9471d9d534ca962">ind_ctrl_mode</a>                : 1;  <span class="comment">/**&lt; Indepenedent control mode. When this bit is cleared, TOSP provides</span>
<a name="l01258"></a>01258 <span class="comment">                                                         independent control for the UL and DL data flows to support AD9361 FDD</span>
<a name="l01259"></a>01259 <span class="comment">                                                         independent control mode. The RF_[a]_ENABLE signal acts as RX_CONTROL,</span>
<a name="l01260"></a>01260 <span class="comment">                                                         and the RF_[a]_TXNRX acts as TX_CONTROL.</span>
<a name="l01261"></a>01261 <span class="comment">                                                         0 = Independent control mode.</span>
<a name="l01262"></a>01262 <span class="comment">                                                         1 = Regular mode. */</span>
<a name="l01263"></a>01263     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a5207cec6364bb8c2e40465308efb984e">flush</a>                        : 1;  <span class="comment">/**&lt; Flush UL AxC 0 FIFO (auto clear register). */</span>
<a name="l01264"></a>01264     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#ad1c35c276f4ecc46c1da624b0058e00d">inv</a>                          : 1;  <span class="comment">/**&lt; Invert data bit ordering on the DIQ bus.</span>
<a name="l01265"></a>01265 <span class="comment">                                                         0 = Normal ordering.</span>
<a name="l01266"></a>01266 <span class="comment">                                                         1 = Reversed bit order (i.e., bit 0 -&gt; bit 11, etc.). */</span>
<a name="l01267"></a>01267     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a57892cba931b5fd248305a74ace248f0">mode</a>                         : 1;  <span class="comment">/**&lt; UL MIMO/SISO mode of operation.</span>
<a name="l01268"></a>01268 <span class="comment">                                                         0 = SISO.</span>
<a name="l01269"></a>01269 <span class="comment">                                                         1 = MIMO. */</span>
<a name="l01270"></a>01270     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a081cc5397cfdde74686fae9d904549d2">enable</a>                       : 1;  <span class="comment">/**&lt; Enable the interface after the 1PPS synchronization:</span>
<a name="l01271"></a>01271 <span class="comment">                                                         0 = Disable.</span>
<a name="l01272"></a>01272 <span class="comment">                                                         1 = Enable. */</span>
<a name="l01273"></a>01273 <span class="preprocessor">#else</span>
<a name="l01274"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a081cc5397cfdde74686fae9d904549d2">01274</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a081cc5397cfdde74686fae9d904549d2">enable</a>                       : 1;
<a name="l01275"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a57892cba931b5fd248305a74ace248f0">01275</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a57892cba931b5fd248305a74ace248f0">mode</a>                         : 1;
<a name="l01276"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#ad1c35c276f4ecc46c1da624b0058e00d">01276</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#ad1c35c276f4ecc46c1da624b0058e00d">inv</a>                          : 1;
<a name="l01277"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a5207cec6364bb8c2e40465308efb984e">01277</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a5207cec6364bb8c2e40465308efb984e">flush</a>                        : 1;
<a name="l01278"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a514c363394f4a7a5b9471d9d534ca962">01278</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a514c363394f4a7a5b9471d9d534ca962">ind_ctrl_mode</a>                : 1;
<a name="l01279"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a24ab78a347b301a2659df975d3e63474">01279</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a24ab78a347b301a2659df975d3e63474">clr_fifo_ur</a>                  : 1;
<a name="l01280"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#aaffb2f3af9f51d2172068762e8508c45">01280</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#aaffb2f3af9f51d2172068762e8508c45">clr_fifo_of</a>                  : 1;
<a name="l01281"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a431bb7e9cf332b070f4b027330af7156">01281</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a431bb7e9cf332b070f4b027330af7156">adi_en</a>                       : 1;
<a name="l01282"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9e23649ae96f589415fe607a3f3df66f">01282</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9e23649ae96f589415fe607a3f3df66f">ul_int_en</a>                    : 1;
<a name="l01283"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a81c24b2c8b3f554d662b7bbf22ae5074">01283</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a81c24b2c8b3f554d662b7bbf22ae5074">man_ctrl</a>                     : 1;
<a name="l01284"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a877539db50786f41707a65a28b1f503b">01284</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a877539db50786f41707a65a28b1f503b">ena_ctrl</a>                     : 1;
<a name="l01285"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9dd9730d707af1562db84c5c28f49fb4">01285</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9dd9730d707af1562db84c5c28f49fb4">txnrx_ctrl</a>                   : 1;
<a name="l01286"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a395832b3cb3878fdba9b2fc21b455086">01286</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a395832b3cb3878fdba9b2fc21b455086">prod_type</a>                    : 1;
<a name="l01287"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#ada7520935673151e8937c6c1d97c8e11">01287</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#ada7520935673151e8937c6c1d97c8e11">duplex</a>                       : 1;
<a name="l01288"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a482ccf54b819284951a9233c3bbaad2f">01288</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a482ccf54b819284951a9233c3bbaad2f">diversity</a>                    : 1;
<a name="l01289"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#adaa315876a7d75c5a6dc8a04a625e588">01289</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#adaa315876a7d75c5a6dc8a04a625e588">upd_style</a>                    : 1;
<a name="l01290"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9db067af737176672c2cf2653e450b88">01290</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9db067af737176672c2cf2653e450b88">mol</a>                          : 1;
<a name="l01291"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9f5c00628f4ea25fe47b56e7b4c37eee">01291</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#a9f5c00628f4ea25fe47b56e7b4c37eee">loopback</a>                     : 1;
<a name="l01292"></a><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#aa7c57c169fa6571bad7f9d50e7663924">01292</a>     uint64_t <a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html#aa7c57c169fa6571bad7f9d50e7663924">reserved_18_63</a>               : 46;
<a name="l01293"></a>01293 <span class="preprocessor">#endif</span>
<a name="l01294"></a>01294 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__conf.html#a24bd0efa6b6a038c882168018639d96e">s</a>;
<a name="l01295"></a><a class="code" href="unioncvmx__tospx__conf.html#ad4af877002b9b4ab7465ddb983411f91">01295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__conf_1_1cvmx__tospx__conf__s.html">cvmx_tospx_conf_s</a>              <a class="code" href="unioncvmx__tospx__conf.html#ad4af877002b9b4ab7465ddb983411f91">cnf75xx</a>;
<a name="l01296"></a>01296 };
<a name="l01297"></a><a class="code" href="cvmx-tospx-defs_8h.html#acdd3a783d3007eb030201a99f889cc19">01297</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__conf.html" title="cvmx_tosp::_conf">cvmx_tospx_conf</a> <a class="code" href="unioncvmx__tospx__conf.html" title="cvmx_tosp::_conf">cvmx_tospx_conf_t</a>;
<a name="l01298"></a>01298 <span class="comment"></span>
<a name="l01299"></a>01299 <span class="comment">/**</span>
<a name="l01300"></a>01300 <span class="comment"> * cvmx_tosp#_conf2</span>
<a name="l01301"></a>01301 <span class="comment"> */</span>
<a name="l01302"></a><a class="code" href="unioncvmx__tospx__conf2.html">01302</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__conf2.html" title="cvmx_tosp::_conf2">cvmx_tospx_conf2</a> {
<a name="l01303"></a><a class="code" href="unioncvmx__tospx__conf2.html#a4116e2fe7797b54f31db316907b904f6">01303</a>     uint64_t <a class="code" href="unioncvmx__tospx__conf2.html#a4116e2fe7797b54f31db316907b904f6">u64</a>;
<a name="l01304"></a><a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html">01304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html">cvmx_tospx_conf2_s</a> {
<a name="l01305"></a>01305 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01306"></a>01306 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a4e949b5c47f37c6bc371da1181ae0100">reserved_3_63</a>                : 61;
<a name="l01307"></a>01307     uint64_t <a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a1e0c8d876841e113daecd1079ccddb20">latency</a>                      : 1;  <span class="comment">/**&lt; RF data variable latency. This feature supports older RF ICs that had</span>
<a name="l01308"></a>01308 <span class="comment">                                                         fixed latency between an ENABLE pulse and data output. For newer RF</span>
<a name="l01309"></a>01309 <span class="comment">                                                         ICs that use separate RXFRAME and TXFRAME signal to support variable</span>
<a name="l01310"></a>01310 <span class="comment">                                                         latency.</span>
<a name="l01311"></a>01311 <span class="comment">                                                         0 = Fixed latency (prior to AD9361).</span>
<a name="l01312"></a>01312 <span class="comment">                                                         1 = Variable latency using RF2_[a]_RXFRAME and RF2_[a]_TXFRAME (recommended). */</span>
<a name="l01313"></a>01313     uint64_t <a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a2d87896532899bf78132021c7e93afe1">iq_cfg</a>                       : 1;  <span class="comment">/**&lt; IQ port configuration.</span>
<a name="l01314"></a>01314 <span class="comment">                                                         0 = Single port (10 MHz bandwidth and lower).</span>
<a name="l01315"></a>01315 <span class="comment">                                                         1 = Dual ports (more then 10 MHz bandwidth). */</span>
<a name="l01316"></a>01316     uint64_t <a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a351df01b24cbe1afff6ccaa74e595378">behavior</a>                     : 1;  <span class="comment">/**&lt; UL and DL frame signal behavior. This bit controls the behavior of the</span>
<a name="l01317"></a>01317 <span class="comment">                                                         RF2_x_TXFRAME and RF2_x_RXFRAME signals.</span>
<a name="l01318"></a>01318 <span class="comment">                                                         0 = Pulsed for one cycle every frame (not recommended).</span>
<a name="l01319"></a>01319 <span class="comment">                                                         1 = Level mode, i.e., asserted during active periods, de-asserted</span>
<a name="l01320"></a>01320 <span class="comment">                                                         during idle periods. */</span>
<a name="l01321"></a>01321 <span class="preprocessor">#else</span>
<a name="l01322"></a><a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a351df01b24cbe1afff6ccaa74e595378">01322</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a351df01b24cbe1afff6ccaa74e595378">behavior</a>                     : 1;
<a name="l01323"></a><a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a2d87896532899bf78132021c7e93afe1">01323</a>     uint64_t <a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a2d87896532899bf78132021c7e93afe1">iq_cfg</a>                       : 1;
<a name="l01324"></a><a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a1e0c8d876841e113daecd1079ccddb20">01324</a>     uint64_t <a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a1e0c8d876841e113daecd1079ccddb20">latency</a>                      : 1;
<a name="l01325"></a><a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a4e949b5c47f37c6bc371da1181ae0100">01325</a>     uint64_t <a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html#a4e949b5c47f37c6bc371da1181ae0100">reserved_3_63</a>                : 61;
<a name="l01326"></a>01326 <span class="preprocessor">#endif</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__conf2.html#a4bdcf3294442efad73c1354e41f76aba">s</a>;
<a name="l01328"></a><a class="code" href="unioncvmx__tospx__conf2.html#a9393839e0e38a3ed2436daf4413d5dcb">01328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__conf2_1_1cvmx__tospx__conf2__s.html">cvmx_tospx_conf2_s</a>             <a class="code" href="unioncvmx__tospx__conf2.html#a9393839e0e38a3ed2436daf4413d5dcb">cnf75xx</a>;
<a name="l01329"></a>01329 };
<a name="l01330"></a><a class="code" href="cvmx-tospx-defs_8h.html#a69e7766b4ace477645983ff6bdc58791">01330</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__conf2.html" title="cvmx_tosp::_conf2">cvmx_tospx_conf2</a> <a class="code" href="unioncvmx__tospx__conf2.html" title="cvmx_tosp::_conf2">cvmx_tospx_conf2_t</a>;
<a name="l01331"></a>01331 <span class="comment"></span>
<a name="l01332"></a>01332 <span class="comment">/**</span>
<a name="l01333"></a>01333 <span class="comment"> * cvmx_tosp#_csr_ctl_gpo</span>
<a name="l01334"></a>01334 <span class="comment"> */</span>
<a name="l01335"></a><a class="code" href="unioncvmx__tospx__csr__ctl__gpo.html">01335</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__csr__ctl__gpo.html" title="cvmx_tosp::_csr_ctl_gpo">cvmx_tospx_csr_ctl_gpo</a> {
<a name="l01336"></a><a class="code" href="unioncvmx__tospx__csr__ctl__gpo.html#a41957153c5b2ce1447a129f1f2eb8e6e">01336</a>     uint64_t <a class="code" href="unioncvmx__tospx__csr__ctl__gpo.html#a41957153c5b2ce1447a129f1f2eb8e6e">u64</a>;
<a name="l01337"></a><a class="code" href="structcvmx__tospx__csr__ctl__gpo_1_1cvmx__tospx__csr__ctl__gpo__s.html">01337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__csr__ctl__gpo_1_1cvmx__tospx__csr__ctl__gpo__s.html">cvmx_tospx_csr_ctl_gpo_s</a> {
<a name="l01338"></a>01338 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__csr__ctl__gpo_1_1cvmx__tospx__csr__ctl__gpo__s.html#a75aa5bb22113bb9415c0e04d67fba7b3">reserved_4_63</a>                : 60;
<a name="l01340"></a>01340     uint64_t <a class="code" href="structcvmx__tospx__csr__ctl__gpo_1_1cvmx__tospx__csr__ctl__gpo__s.html#a3088f31ab4211d76cf2c85b7555b9a2b">val</a>                          : 4;  <span class="comment">/**&lt; Values to output to the RF_[a]_GPO&lt;3:0&gt; ports. */</span>
<a name="l01341"></a>01341 <span class="preprocessor">#else</span>
<a name="l01342"></a><a class="code" href="structcvmx__tospx__csr__ctl__gpo_1_1cvmx__tospx__csr__ctl__gpo__s.html#a3088f31ab4211d76cf2c85b7555b9a2b">01342</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__csr__ctl__gpo_1_1cvmx__tospx__csr__ctl__gpo__s.html#a3088f31ab4211d76cf2c85b7555b9a2b">val</a>                          : 4;
<a name="l01343"></a><a class="code" href="structcvmx__tospx__csr__ctl__gpo_1_1cvmx__tospx__csr__ctl__gpo__s.html#a75aa5bb22113bb9415c0e04d67fba7b3">01343</a>     uint64_t <a class="code" href="structcvmx__tospx__csr__ctl__gpo_1_1cvmx__tospx__csr__ctl__gpo__s.html#a75aa5bb22113bb9415c0e04d67fba7b3">reserved_4_63</a>                : 60;
<a name="l01344"></a>01344 <span class="preprocessor">#endif</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__csr__ctl__gpo.html#a4d13d0beaa3d4938f7ba469f789b3e32">s</a>;
<a name="l01346"></a><a class="code" href="unioncvmx__tospx__csr__ctl__gpo.html#acb51b9f808c5459883c17cca127a0baf">01346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__csr__ctl__gpo_1_1cvmx__tospx__csr__ctl__gpo__s.html">cvmx_tospx_csr_ctl_gpo_s</a>       <a class="code" href="unioncvmx__tospx__csr__ctl__gpo.html#acb51b9f808c5459883c17cca127a0baf">cnf75xx</a>;
<a name="l01347"></a>01347 };
<a name="l01348"></a><a class="code" href="cvmx-tospx-defs_8h.html#a9cb9d0e091568b8f59a1526a21c3db3b">01348</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__csr__ctl__gpo.html" title="cvmx_tosp::_csr_ctl_gpo">cvmx_tospx_csr_ctl_gpo</a> <a class="code" href="unioncvmx__tospx__csr__ctl__gpo.html" title="cvmx_tosp::_csr_ctl_gpo">cvmx_tospx_csr_ctl_gpo_t</a>;
<a name="l01349"></a>01349 <span class="comment"></span>
<a name="l01350"></a>01350 <span class="comment">/**</span>
<a name="l01351"></a>01351 <span class="comment"> * cvmx_tosp#_dl_acx0_transfer_size</span>
<a name="l01352"></a>01352 <span class="comment"> */</span>
<a name="l01353"></a><a class="code" href="unioncvmx__tospx__dl__acx0__transfer__size.html">01353</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__acx0__transfer__size.html" title="cvmx_tosp::_dl_acx0_transfer_size">cvmx_tospx_dl_acx0_transfer_size</a> {
<a name="l01354"></a><a class="code" href="unioncvmx__tospx__dl__acx0__transfer__size.html#af9bf0d26ba74540d83a9785b3465698f">01354</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__acx0__transfer__size.html#af9bf0d26ba74540d83a9785b3465698f">u64</a>;
<a name="l01355"></a><a class="code" href="structcvmx__tospx__dl__acx0__transfer__size_1_1cvmx__tospx__dl__acx0__transfer__size__s.html">01355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__acx0__transfer__size_1_1cvmx__tospx__dl__acx0__transfer__size__s.html">cvmx_tospx_dl_acx0_transfer_size_s</a> {
<a name="l01356"></a>01356 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__acx0__transfer__size_1_1cvmx__tospx__dl__acx0__transfer__size__s.html#a7a727e72da1f038503985ec1ec1123f6">reserved_18_63</a>               : 46;
<a name="l01358"></a>01358     uint64_t <a class="code" href="structcvmx__tospx__dl__acx0__transfer__size_1_1cvmx__tospx__dl__acx0__transfer__size__s.html#ab371a115ce6e9cecb509c715a9593d89">size</a>                         : 18; <span class="comment">/**&lt; Indicates the size of the DMA data transfer via the</span>
<a name="l01359"></a>01359 <span class="comment">                                                         HMI IF to the rf_if DL FIFO. */</span>
<a name="l01360"></a>01360 <span class="preprocessor">#else</span>
<a name="l01361"></a><a class="code" href="structcvmx__tospx__dl__acx0__transfer__size_1_1cvmx__tospx__dl__acx0__transfer__size__s.html#ab371a115ce6e9cecb509c715a9593d89">01361</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__acx0__transfer__size_1_1cvmx__tospx__dl__acx0__transfer__size__s.html#ab371a115ce6e9cecb509c715a9593d89">size</a>                         : 18;
<a name="l01362"></a><a class="code" href="structcvmx__tospx__dl__acx0__transfer__size_1_1cvmx__tospx__dl__acx0__transfer__size__s.html#a7a727e72da1f038503985ec1ec1123f6">01362</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__acx0__transfer__size_1_1cvmx__tospx__dl__acx0__transfer__size__s.html#a7a727e72da1f038503985ec1ec1123f6">reserved_18_63</a>               : 46;
<a name="l01363"></a>01363 <span class="preprocessor">#endif</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__acx0__transfer__size.html#a716f1cb0458f18d68e4e2e5d81d0c492">s</a>;
<a name="l01365"></a><a class="code" href="unioncvmx__tospx__dl__acx0__transfer__size.html#ab39e2b48e098599967045eb5fe52a228">01365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__acx0__transfer__size_1_1cvmx__tospx__dl__acx0__transfer__size__s.html">cvmx_tospx_dl_acx0_transfer_size_s</a> <a class="code" href="unioncvmx__tospx__dl__acx0__transfer__size.html#ab39e2b48e098599967045eb5fe52a228">cnf75xx</a>;
<a name="l01366"></a>01366 };
<a name="l01367"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad5a5103e93f59b7872e0ca0cb42ac65b">01367</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__acx0__transfer__size.html" title="cvmx_tosp::_dl_acx0_transfer_size">cvmx_tospx_dl_acx0_transfer_size</a> <a class="code" href="unioncvmx__tospx__dl__acx0__transfer__size.html" title="cvmx_tosp::_dl_acx0_transfer_size">cvmx_tospx_dl_acx0_transfer_size_t</a>;
<a name="l01368"></a>01368 <span class="comment"></span>
<a name="l01369"></a>01369 <span class="comment">/**</span>
<a name="l01370"></a>01370 <span class="comment"> * cvmx_tosp#_dl_acx1_status</span>
<a name="l01371"></a>01371 <span class="comment"> */</span>
<a name="l01372"></a><a class="code" href="unioncvmx__tospx__dl__acx1__status.html">01372</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__acx1__status.html" title="cvmx_tosp::_dl_acx1_status">cvmx_tospx_dl_acx1_status</a> {
<a name="l01373"></a><a class="code" href="unioncvmx__tospx__dl__acx1__status.html#a4c71c2431ea8ff6a3e4b8324c64e968a">01373</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__acx1__status.html#a4c71c2431ea8ff6a3e4b8324c64e968a">u64</a>;
<a name="l01374"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html">01374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html">cvmx_tospx_dl_acx1_status_s</a> {
<a name="l01375"></a>01375 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01376"></a>01376 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a138b7276ff62209018eaafa9944d00a7">reserved_23_63</a>               : 41;
<a name="l01377"></a>01377     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a91280892db287997e692a63161ba06fa">rfic_ena</a>                     : 1;  <span class="comment">/**&lt; RFIC enabled (in alert state). This bit is set when the RF_[a]_ENABLE</span>
<a name="l01378"></a>01378 <span class="comment">                                                         signal was pulsed using the manual overide TOSP()_CONF[ENA_CTRL] bit,</span>
<a name="l01379"></a>01379 <span class="comment">                                                         in order to put the RFIC in alert state. The RFIC must be in this</span>
<a name="l01380"></a>01380 <span class="comment">                                                         state before normal operation can start. */</span>
<a name="l01381"></a>01381     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a14d99233877b3bf18db43f3edcc00efc">sync_late</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01382"></a>01382     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a5465c377ad48adedb59d56484654020f">reserved_19_20</a>               : 2;
<a name="l01383"></a>01383     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a46e81b7282bdb3951d740515e18a973e">thresh_rch</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01384"></a>01384     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#aeea805a9e2ff4e57600b72fad12feb74">fifo_of</a>                      : 1;  <span class="comment">/**&lt; FIFO overflow for DL AxC 1. This bit can be cleared by writing 1 to</span>
<a name="l01385"></a>01385 <span class="comment">                                                         TOSP()_DL_AXC1_GEN_PURP[OVER_CLR]. */</span>
<a name="l01386"></a>01386     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a0d908066a38199fb4fff459c1f2ad18a">fifo_ur</a>                      : 1;  <span class="comment">/**&lt; FIFO under-run for DL AxC 1. This bit can be cleared by writing 1 to</span>
<a name="l01387"></a>01387 <span class="comment">                                                         TOSP()_DL_AXC1_GEN_PURP[UNDER_CLR]. */</span>
<a name="l01388"></a>01388     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a0444530a8c380a3e9d0ba2c7a1dc9f40">ul_dl_acx1_sm</a>                : 4;  <span class="comment">/**&lt; N/A */</span>
<a name="l01389"></a>01389     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a90e9fea5fdbd9d4d763a2477892357bf">hab_req_sm</a>                   : 4;  <span class="comment">/**&lt; N/A */</span>
<a name="l01390"></a>01390     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#abcef75e78dc561c8113711c77a4e41dd">reserved_0_7</a>                 : 8;
<a name="l01391"></a>01391 <span class="preprocessor">#else</span>
<a name="l01392"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#abcef75e78dc561c8113711c77a4e41dd">01392</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#abcef75e78dc561c8113711c77a4e41dd">reserved_0_7</a>                 : 8;
<a name="l01393"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a90e9fea5fdbd9d4d763a2477892357bf">01393</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a90e9fea5fdbd9d4d763a2477892357bf">hab_req_sm</a>                   : 4;
<a name="l01394"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a0444530a8c380a3e9d0ba2c7a1dc9f40">01394</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a0444530a8c380a3e9d0ba2c7a1dc9f40">ul_dl_acx1_sm</a>                : 4;
<a name="l01395"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a0d908066a38199fb4fff459c1f2ad18a">01395</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a0d908066a38199fb4fff459c1f2ad18a">fifo_ur</a>                      : 1;
<a name="l01396"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#aeea805a9e2ff4e57600b72fad12feb74">01396</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#aeea805a9e2ff4e57600b72fad12feb74">fifo_of</a>                      : 1;
<a name="l01397"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a46e81b7282bdb3951d740515e18a973e">01397</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a46e81b7282bdb3951d740515e18a973e">thresh_rch</a>                   : 1;
<a name="l01398"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a5465c377ad48adedb59d56484654020f">01398</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a5465c377ad48adedb59d56484654020f">reserved_19_20</a>               : 2;
<a name="l01399"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a14d99233877b3bf18db43f3edcc00efc">01399</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a14d99233877b3bf18db43f3edcc00efc">sync_late</a>                    : 1;
<a name="l01400"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a91280892db287997e692a63161ba06fa">01400</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a91280892db287997e692a63161ba06fa">rfic_ena</a>                     : 1;
<a name="l01401"></a><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a138b7276ff62209018eaafa9944d00a7">01401</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html#a138b7276ff62209018eaafa9944d00a7">reserved_23_63</a>               : 41;
<a name="l01402"></a>01402 <span class="preprocessor">#endif</span>
<a name="l01403"></a>01403 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__acx1__status.html#a250c1bbeaa19c089a1cbf515bc9b13b1">s</a>;
<a name="l01404"></a><a class="code" href="unioncvmx__tospx__dl__acx1__status.html#ac3e2c2c9ca3a053f085c9832bbc76fe1">01404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__acx1__status_1_1cvmx__tospx__dl__acx1__status__s.html">cvmx_tospx_dl_acx1_status_s</a>    <a class="code" href="unioncvmx__tospx__dl__acx1__status.html#ac3e2c2c9ca3a053f085c9832bbc76fe1">cnf75xx</a>;
<a name="l01405"></a>01405 };
<a name="l01406"></a><a class="code" href="cvmx-tospx-defs_8h.html#a8e616ac641759a3349f4a06b3e3d52e8">01406</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__acx1__status.html" title="cvmx_tosp::_dl_acx1_status">cvmx_tospx_dl_acx1_status</a> <a class="code" href="unioncvmx__tospx__dl__acx1__status.html" title="cvmx_tosp::_dl_acx1_status">cvmx_tospx_dl_acx1_status_t</a>;
<a name="l01407"></a>01407 <span class="comment"></span>
<a name="l01408"></a>01408 <span class="comment">/**</span>
<a name="l01409"></a>01409 <span class="comment"> * cvmx_tosp#_dl_axc0_fifo_cnt</span>
<a name="l01410"></a>01410 <span class="comment"> */</span>
<a name="l01411"></a><a class="code" href="unioncvmx__tospx__dl__axc0__fifo__cnt.html">01411</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__fifo__cnt.html" title="cvmx_tosp::_dl_axc0_fifo_cnt">cvmx_tospx_dl_axc0_fifo_cnt</a> {
<a name="l01412"></a><a class="code" href="unioncvmx__tospx__dl__axc0__fifo__cnt.html#afe03d199b28e2a52adb268bb69099dd3">01412</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__axc0__fifo__cnt.html#afe03d199b28e2a52adb268bb69099dd3">u64</a>;
<a name="l01413"></a><a class="code" href="structcvmx__tospx__dl__axc0__fifo__cnt_1_1cvmx__tospx__dl__axc0__fifo__cnt__s.html">01413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__fifo__cnt_1_1cvmx__tospx__dl__axc0__fifo__cnt__s.html">cvmx_tospx_dl_axc0_fifo_cnt_s</a> {
<a name="l01414"></a>01414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01415"></a>01415 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__fifo__cnt_1_1cvmx__tospx__dl__axc0__fifo__cnt__s.html#ae11ed79f956fccf125b0ef4da3b16557">reserved_13_63</a>               : 51;
<a name="l01416"></a>01416     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__fifo__cnt_1_1cvmx__tospx__dl__axc0__fifo__cnt__s.html#aea86ee0f0032c98e0b460d5b59b92e38">cnt</a>                          : 13; <span class="comment">/**&lt; DL AxC0 FIFO fill level. This register can take values</span>
<a name="l01417"></a>01417 <span class="comment">                                                         between 0 and 2560. */</span>
<a name="l01418"></a>01418 <span class="preprocessor">#else</span>
<a name="l01419"></a><a class="code" href="structcvmx__tospx__dl__axc0__fifo__cnt_1_1cvmx__tospx__dl__axc0__fifo__cnt__s.html#aea86ee0f0032c98e0b460d5b59b92e38">01419</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__fifo__cnt_1_1cvmx__tospx__dl__axc0__fifo__cnt__s.html#aea86ee0f0032c98e0b460d5b59b92e38">cnt</a>                          : 13;
<a name="l01420"></a><a class="code" href="structcvmx__tospx__dl__axc0__fifo__cnt_1_1cvmx__tospx__dl__axc0__fifo__cnt__s.html#ae11ed79f956fccf125b0ef4da3b16557">01420</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__fifo__cnt_1_1cvmx__tospx__dl__axc0__fifo__cnt__s.html#ae11ed79f956fccf125b0ef4da3b16557">reserved_13_63</a>               : 51;
<a name="l01421"></a>01421 <span class="preprocessor">#endif</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__axc0__fifo__cnt.html#a155c5e03ac443c761e06518910d874dc">s</a>;
<a name="l01423"></a><a class="code" href="unioncvmx__tospx__dl__axc0__fifo__cnt.html#a328ddf5bbaa744d7764f6462fa28aacc">01423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__fifo__cnt_1_1cvmx__tospx__dl__axc0__fifo__cnt__s.html">cvmx_tospx_dl_axc0_fifo_cnt_s</a>  <a class="code" href="unioncvmx__tospx__dl__axc0__fifo__cnt.html#a328ddf5bbaa744d7764f6462fa28aacc">cnf75xx</a>;
<a name="l01424"></a>01424 };
<a name="l01425"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7e2d6002aa500755d552460a378f5e78">01425</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__fifo__cnt.html" title="cvmx_tosp::_dl_axc0_fifo_cnt">cvmx_tospx_dl_axc0_fifo_cnt</a> <a class="code" href="unioncvmx__tospx__dl__axc0__fifo__cnt.html" title="cvmx_tosp::_dl_axc0_fifo_cnt">cvmx_tospx_dl_axc0_fifo_cnt_t</a>;
<a name="l01426"></a>01426 <span class="comment"></span>
<a name="l01427"></a>01427 <span class="comment">/**</span>
<a name="l01428"></a>01428 <span class="comment"> * cvmx_tosp#_dl_axc0_gen_purp</span>
<a name="l01429"></a>01429 <span class="comment"> */</span>
<a name="l01430"></a><a class="code" href="unioncvmx__tospx__dl__axc0__gen__purp.html">01430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__gen__purp.html" title="cvmx_tosp::_dl_axc0_gen_purp">cvmx_tospx_dl_axc0_gen_purp</a> {
<a name="l01431"></a><a class="code" href="unioncvmx__tospx__dl__axc0__gen__purp.html#a710266ec04c65a0f62675814b342ee36">01431</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__axc0__gen__purp.html#a710266ec04c65a0f62675814b342ee36">u64</a>;
<a name="l01432"></a><a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html">01432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html">cvmx_tospx_dl_axc0_gen_purp_s</a> {
<a name="l01433"></a>01433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a62914f1e6fe32a63b32fa7b47f8ace7f">reserved_9_63</a>                : 55;
<a name="l01435"></a>01435     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a022e49398dc67d5dc18ec6477d9ddf06">int_mask</a>                     : 1;  <span class="comment">/**&lt; DL AXC0 interrupt mask.</span>
<a name="l01436"></a>01436 <span class="comment">                                                         0 = Enables interrupts.</span>
<a name="l01437"></a>01437 <span class="comment">                                                         1 = Disables interrupts, ISR polling available. */</span>
<a name="l01438"></a>01438     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a2a68ba6b25b5ebd9b34295bb66f839c4">reserved_3_7</a>                 : 5;
<a name="l01439"></a>01439     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#ad127965e1cddf093f3a4f7c121ae3d2a">over_clr</a>                     : 1;  <span class="comment">/**&lt; DL AXC0 FIFO overflow clear, set to 1 to clear the overflow. */</span>
<a name="l01440"></a>01440     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a356ca518d9975e8ecc98af7c9fd0b61e">under_clr</a>                    : 1;  <span class="comment">/**&lt; DL_AXC0 FIFO under-run clear, set to 1 to clear under-run. */</span>
<a name="l01441"></a>01441     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a51da9328a3712f4b2c3c46237e8e57a1">fifo_flush</a>                   : 1;  <span class="comment">/**&lt; DL AXC0 FIFO FLUSH, set to 1 to flush. */</span>
<a name="l01442"></a>01442 <span class="preprocessor">#else</span>
<a name="l01443"></a><a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a51da9328a3712f4b2c3c46237e8e57a1">01443</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a51da9328a3712f4b2c3c46237e8e57a1">fifo_flush</a>                   : 1;
<a name="l01444"></a><a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a356ca518d9975e8ecc98af7c9fd0b61e">01444</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a356ca518d9975e8ecc98af7c9fd0b61e">under_clr</a>                    : 1;
<a name="l01445"></a><a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#ad127965e1cddf093f3a4f7c121ae3d2a">01445</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#ad127965e1cddf093f3a4f7c121ae3d2a">over_clr</a>                     : 1;
<a name="l01446"></a><a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a2a68ba6b25b5ebd9b34295bb66f839c4">01446</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a2a68ba6b25b5ebd9b34295bb66f839c4">reserved_3_7</a>                 : 5;
<a name="l01447"></a><a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a022e49398dc67d5dc18ec6477d9ddf06">01447</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a022e49398dc67d5dc18ec6477d9ddf06">int_mask</a>                     : 1;
<a name="l01448"></a><a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a62914f1e6fe32a63b32fa7b47f8ace7f">01448</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html#a62914f1e6fe32a63b32fa7b47f8ace7f">reserved_9_63</a>                : 55;
<a name="l01449"></a>01449 <span class="preprocessor">#endif</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__axc0__gen__purp.html#af50fd49606fe72e0c0a37f8707815f7e">s</a>;
<a name="l01451"></a><a class="code" href="unioncvmx__tospx__dl__axc0__gen__purp.html#ac956c60ba0fe4904279f4e7b60cbf3b5">01451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__gen__purp_1_1cvmx__tospx__dl__axc0__gen__purp__s.html">cvmx_tospx_dl_axc0_gen_purp_s</a>  <a class="code" href="unioncvmx__tospx__dl__axc0__gen__purp.html#ac956c60ba0fe4904279f4e7b60cbf3b5">cnf75xx</a>;
<a name="l01452"></a>01452 };
<a name="l01453"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab711437ebf4aed47c00952399608b526">01453</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__gen__purp.html" title="cvmx_tosp::_dl_axc0_gen_purp">cvmx_tospx_dl_axc0_gen_purp</a> <a class="code" href="unioncvmx__tospx__dl__axc0__gen__purp.html" title="cvmx_tosp::_dl_axc0_gen_purp">cvmx_tospx_dl_axc0_gen_purp_t</a>;
<a name="l01454"></a>01454 <span class="comment"></span>
<a name="l01455"></a>01455 <span class="comment">/**</span>
<a name="l01456"></a>01456 <span class="comment"> * cvmx_tosp#_dl_axc0_is</span>
<a name="l01457"></a>01457 <span class="comment"> *</span>
<a name="l01458"></a>01458 <span class="comment"> * This register reports DL interrupt status. The bit mapping matches the</span>
<a name="l01459"></a>01459 <span class="comment"> * mapping used for the interrupt enables in TOSP()_DL_AXC0_ISM.</span>
<a name="l01460"></a>01460 <span class="comment"> *</span>
<a name="l01461"></a>01461 <span class="comment"> * Note that status is only reported for those bits which are enabled in</span>
<a name="l01462"></a>01462 <span class="comment"> * TOSP()_DL_AXC0_ISM.</span>
<a name="l01463"></a>01463 <span class="comment"> *</span>
<a name="l01464"></a>01464 <span class="comment"> * The register contents are cleared on a read.</span>
<a name="l01465"></a>01465 <span class="comment"> */</span>
<a name="l01466"></a><a class="code" href="unioncvmx__tospx__dl__axc0__is.html">01466</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__is.html" title="cvmx_tosp::_dl_axc0_is">cvmx_tospx_dl_axc0_is</a> {
<a name="l01467"></a><a class="code" href="unioncvmx__tospx__dl__axc0__is.html#a1ef41c30031c96b6ead420394cea6ba2">01467</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__axc0__is.html#a1ef41c30031c96b6ead420394cea6ba2">u64</a>;
<a name="l01468"></a><a class="code" href="structcvmx__tospx__dl__axc0__is_1_1cvmx__tospx__dl__axc0__is__s.html">01468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__is_1_1cvmx__tospx__dl__axc0__is__s.html">cvmx_tospx_dl_axc0_is_s</a> {
<a name="l01469"></a>01469 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01470"></a>01470 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__is_1_1cvmx__tospx__dl__axc0__is__s.html#a85abfba804f4552f93b148e0ea4db635">reserved_12_63</a>               : 52;
<a name="l01471"></a>01471     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__is_1_1cvmx__tospx__dl__axc0__is__s.html#a5271582bdf9bcf3b94630ce4642d510c">isr</a>                          : 12; <span class="comment">/**&lt; DL interrupt status register (clear on read). */</span>
<a name="l01472"></a>01472 <span class="preprocessor">#else</span>
<a name="l01473"></a><a class="code" href="structcvmx__tospx__dl__axc0__is_1_1cvmx__tospx__dl__axc0__is__s.html#a5271582bdf9bcf3b94630ce4642d510c">01473</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__is_1_1cvmx__tospx__dl__axc0__is__s.html#a5271582bdf9bcf3b94630ce4642d510c">isr</a>                          : 12;
<a name="l01474"></a><a class="code" href="structcvmx__tospx__dl__axc0__is_1_1cvmx__tospx__dl__axc0__is__s.html#a85abfba804f4552f93b148e0ea4db635">01474</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__is_1_1cvmx__tospx__dl__axc0__is__s.html#a85abfba804f4552f93b148e0ea4db635">reserved_12_63</a>               : 52;
<a name="l01475"></a>01475 <span class="preprocessor">#endif</span>
<a name="l01476"></a>01476 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__axc0__is.html#ae26bd93379a4443642cfcd26b2ea004e">s</a>;
<a name="l01477"></a><a class="code" href="unioncvmx__tospx__dl__axc0__is.html#a85cf75131c79dbacda518d523306c6ac">01477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__is_1_1cvmx__tospx__dl__axc0__is__s.html">cvmx_tospx_dl_axc0_is_s</a>        <a class="code" href="unioncvmx__tospx__dl__axc0__is.html#a85cf75131c79dbacda518d523306c6ac">cnf75xx</a>;
<a name="l01478"></a>01478 };
<a name="l01479"></a><a class="code" href="cvmx-tospx-defs_8h.html#a870a509e84fbfd44ba3a38852e1ae1d1">01479</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__is.html" title="cvmx_tosp::_dl_axc0_is">cvmx_tospx_dl_axc0_is</a> <a class="code" href="unioncvmx__tospx__dl__axc0__is.html" title="cvmx_tosp::_dl_axc0_is">cvmx_tospx_dl_axc0_is_t</a>;
<a name="l01480"></a>01480 <span class="comment"></span>
<a name="l01481"></a>01481 <span class="comment">/**</span>
<a name="l01482"></a>01482 <span class="comment"> * cvmx_tosp#_dl_axc0_ism</span>
<a name="l01483"></a>01483 <span class="comment"> *</span>
<a name="l01484"></a>01484 <span class="comment"> * This register enables TOSP interrupts. Except for the DL_AXC* interrupts,</span>
<a name="l01485"></a>01485 <span class="comment"> * the other interrupts may be enabled either in TOSP()_UL_ISM or</span>
<a name="l01486"></a>01486 <span class="comment"> * TOSP()_DL_AXC0_ISM, or both. If enabled in both, then it should be cleared in</span>
<a name="l01487"></a>01487 <span class="comment"> * both TOSP()_UL_IS and TOSP()_DL_AXC0_IS.</span>
<a name="l01488"></a>01488 <span class="comment"> *</span>
<a name="l01489"></a>01489 <span class="comment"> * See TOSP()_UL_ISM for more details on the interrupts common to both</span>
<a name="l01490"></a>01490 <span class="comment"> * registers.</span>
<a name="l01491"></a>01491 <span class="comment"> */</span>
<a name="l01492"></a><a class="code" href="unioncvmx__tospx__dl__axc0__ism.html">01492</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__ism.html" title="cvmx_tosp::_dl_axc0_ism">cvmx_tospx_dl_axc0_ism</a> {
<a name="l01493"></a><a class="code" href="unioncvmx__tospx__dl__axc0__ism.html#ab90d5d2c527f92fba408d3fea2533e47">01493</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__axc0__ism.html#ab90d5d2c527f92fba408d3fea2533e47">u64</a>;
<a name="l01494"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html">01494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html">cvmx_tospx_dl_axc0_ism_s</a> {
<a name="l01495"></a>01495 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a70ce41be15b943be328f456a55ed80a0">reserved_12_63</a>               : 52;
<a name="l01497"></a>01497     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a181dcb1c55eb4ff19ede4009373b17be">pps_sync_done</a>                : 1;  <span class="comment">/**&lt; PPS sync done interrupt enable. */</span>
<a name="l01498"></a>01498     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a052f2e25e573ffcb0aaaafbc155085c6">spi_skipped</a>                  : 1;  <span class="comment">/**&lt; Enable reporting of SPI event skipped status. */</span>
<a name="l01499"></a>01499     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#af167aaf29134c291fa2f15df366659fb">spi_xfer_done_3</a>              : 1;  <span class="comment">/**&lt; SPI transfer done 3 interrupt enable. */</span>
<a name="l01500"></a>01500     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a8cdaeba24f25da8f9dea468fbc28439e">spi_xfer_done_2</a>              : 1;  <span class="comment">/**&lt; SPI transfer done 2 interrupt enable. */</span>
<a name="l01501"></a>01501     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a3c5ca0c37ef81ba8888f1992e1efabf0">spi_xfer_done_1</a>              : 1;  <span class="comment">/**&lt; SPI transfer done 1 interrupt enable. */</span>
<a name="l01502"></a>01502     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a4646f717af4a3848cd9ddff8eb1892a5">spi_xfer_done_0</a>              : 1;  <span class="comment">/**&lt; SPI transfer done 0 interrupt enable. */</span>
<a name="l01503"></a>01503     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#ad7d5e53042d86bbc8272ed338cd4c1cc">st_dl_frame</a>                  : 1;  <span class="comment">/**&lt; Start of TX frame interrupt enable. */</span>
<a name="l01504"></a>01504     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a1af23a87ea80bf4ecd65e3c449adab12">st_ul_frame</a>                  : 1;  <span class="comment">/**&lt; Start of UL frame interrupt enable. */</span>
<a name="l01505"></a>01505     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#ad56c1829ee5be9edb1ee0d9e4c54b43c">dl_axc1_flags</a>                : 1;  <span class="comment">/**&lt; DL AXC1 FIFO flags interrupt enable. */</span>
<a name="l01506"></a>01506     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a1341d5b0bb0e3542b908dd0b73453491">dl_axc1_thresh</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01507"></a>01507     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#aa642be095f73d253d73e2c8a4f27ae24">dl_axc0_flags</a>                : 1;  <span class="comment">/**&lt; DL AXC0 FIFO flags interrupt enable. */</span>
<a name="l01508"></a>01508     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#aec06da619d65287116375e5f6efc72e4">dl_axc0_thresh</a>               : 1;  <span class="comment">/**&lt; Reerved. */</span>
<a name="l01509"></a>01509 <span class="preprocessor">#else</span>
<a name="l01510"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#aec06da619d65287116375e5f6efc72e4">01510</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#aec06da619d65287116375e5f6efc72e4">dl_axc0_thresh</a>               : 1;
<a name="l01511"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#aa642be095f73d253d73e2c8a4f27ae24">01511</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#aa642be095f73d253d73e2c8a4f27ae24">dl_axc0_flags</a>                : 1;
<a name="l01512"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a1341d5b0bb0e3542b908dd0b73453491">01512</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a1341d5b0bb0e3542b908dd0b73453491">dl_axc1_thresh</a>               : 1;
<a name="l01513"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#ad56c1829ee5be9edb1ee0d9e4c54b43c">01513</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#ad56c1829ee5be9edb1ee0d9e4c54b43c">dl_axc1_flags</a>                : 1;
<a name="l01514"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a1af23a87ea80bf4ecd65e3c449adab12">01514</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a1af23a87ea80bf4ecd65e3c449adab12">st_ul_frame</a>                  : 1;
<a name="l01515"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#ad7d5e53042d86bbc8272ed338cd4c1cc">01515</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#ad7d5e53042d86bbc8272ed338cd4c1cc">st_dl_frame</a>                  : 1;
<a name="l01516"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a4646f717af4a3848cd9ddff8eb1892a5">01516</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a4646f717af4a3848cd9ddff8eb1892a5">spi_xfer_done_0</a>              : 1;
<a name="l01517"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a3c5ca0c37ef81ba8888f1992e1efabf0">01517</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a3c5ca0c37ef81ba8888f1992e1efabf0">spi_xfer_done_1</a>              : 1;
<a name="l01518"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a8cdaeba24f25da8f9dea468fbc28439e">01518</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a8cdaeba24f25da8f9dea468fbc28439e">spi_xfer_done_2</a>              : 1;
<a name="l01519"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#af167aaf29134c291fa2f15df366659fb">01519</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#af167aaf29134c291fa2f15df366659fb">spi_xfer_done_3</a>              : 1;
<a name="l01520"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a052f2e25e573ffcb0aaaafbc155085c6">01520</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a052f2e25e573ffcb0aaaafbc155085c6">spi_skipped</a>                  : 1;
<a name="l01521"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a181dcb1c55eb4ff19ede4009373b17be">01521</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a181dcb1c55eb4ff19ede4009373b17be">pps_sync_done</a>                : 1;
<a name="l01522"></a><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a70ce41be15b943be328f456a55ed80a0">01522</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html#a70ce41be15b943be328f456a55ed80a0">reserved_12_63</a>               : 52;
<a name="l01523"></a>01523 <span class="preprocessor">#endif</span>
<a name="l01524"></a>01524 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__axc0__ism.html#a18c7888270fde099b0e1eb80ec568f3e">s</a>;
<a name="l01525"></a><a class="code" href="unioncvmx__tospx__dl__axc0__ism.html#a4b18431828b419ec2b912c622870367e">01525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__ism_1_1cvmx__tospx__dl__axc0__ism__s.html">cvmx_tospx_dl_axc0_ism_s</a>       <a class="code" href="unioncvmx__tospx__dl__axc0__ism.html#a4b18431828b419ec2b912c622870367e">cnf75xx</a>;
<a name="l01526"></a>01526 };
<a name="l01527"></a><a class="code" href="cvmx-tospx-defs_8h.html#a971af414dfbb4673b24b5516e81c25b8">01527</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__ism.html" title="cvmx_tosp::_dl_axc0_ism">cvmx_tospx_dl_axc0_ism</a> <a class="code" href="unioncvmx__tospx__dl__axc0__ism.html" title="cvmx_tosp::_dl_axc0_ism">cvmx_tospx_dl_axc0_ism_t</a>;
<a name="l01528"></a>01528 <span class="comment"></span>
<a name="l01529"></a>01529 <span class="comment">/**</span>
<a name="l01530"></a>01530 <span class="comment"> * cvmx_tosp#_dl_axc0_load_cfg</span>
<a name="l01531"></a>01531 <span class="comment"> */</span>
<a name="l01532"></a><a class="code" href="unioncvmx__tospx__dl__axc0__load__cfg.html">01532</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__load__cfg.html" title="cvmx_tosp::_dl_axc0_load_cfg">cvmx_tospx_dl_axc0_load_cfg</a> {
<a name="l01533"></a><a class="code" href="unioncvmx__tospx__dl__axc0__load__cfg.html#a9fdadc7698a26a7c783aeff0b9414e2d">01533</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__axc0__load__cfg.html#a9fdadc7698a26a7c783aeff0b9414e2d">u64</a>;
<a name="l01534"></a><a class="code" href="structcvmx__tospx__dl__axc0__load__cfg_1_1cvmx__tospx__dl__axc0__load__cfg__s.html">01534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__load__cfg_1_1cvmx__tospx__dl__axc0__load__cfg__s.html">cvmx_tospx_dl_axc0_load_cfg_s</a> {
<a name="l01535"></a>01535 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__load__cfg_1_1cvmx__tospx__dl__axc0__load__cfg__s.html#a0c48c871338a982fbc14c6d55eef968c">reserved_1_63</a>                : 63;
<a name="l01537"></a>01537     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__load__cfg_1_1cvmx__tospx__dl__axc0__load__cfg__s.html#a9d6056df02699d7e64ea97ca4fbc3d8f">load</a>                         : 1;  <span class="comment">/**&lt; Indicates to load and execute the programmed DMA</span>
<a name="l01538"></a>01538 <span class="comment">                                                         transfer size (DL_TRANSFER_SIZE) via the HMI IF to the</span>
<a name="l01539"></a>01539 <span class="comment">                                                         rf_if DL AXC0 FIFO. */</span>
<a name="l01540"></a>01540 <span class="preprocessor">#else</span>
<a name="l01541"></a><a class="code" href="structcvmx__tospx__dl__axc0__load__cfg_1_1cvmx__tospx__dl__axc0__load__cfg__s.html#a9d6056df02699d7e64ea97ca4fbc3d8f">01541</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__load__cfg_1_1cvmx__tospx__dl__axc0__load__cfg__s.html#a9d6056df02699d7e64ea97ca4fbc3d8f">load</a>                         : 1;
<a name="l01542"></a><a class="code" href="structcvmx__tospx__dl__axc0__load__cfg_1_1cvmx__tospx__dl__axc0__load__cfg__s.html#a0c48c871338a982fbc14c6d55eef968c">01542</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__load__cfg_1_1cvmx__tospx__dl__axc0__load__cfg__s.html#a0c48c871338a982fbc14c6d55eef968c">reserved_1_63</a>                : 63;
<a name="l01543"></a>01543 <span class="preprocessor">#endif</span>
<a name="l01544"></a>01544 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__axc0__load__cfg.html#ae3472bab45e74fc8bf2578e965b7472c">s</a>;
<a name="l01545"></a><a class="code" href="unioncvmx__tospx__dl__axc0__load__cfg.html#a751b3e98c4a97d2943ebd2f1c2e0d408">01545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__load__cfg_1_1cvmx__tospx__dl__axc0__load__cfg__s.html">cvmx_tospx_dl_axc0_load_cfg_s</a>  <a class="code" href="unioncvmx__tospx__dl__axc0__load__cfg.html#a751b3e98c4a97d2943ebd2f1c2e0d408">cnf75xx</a>;
<a name="l01546"></a>01546 };
<a name="l01547"></a><a class="code" href="cvmx-tospx-defs_8h.html#af1349d68c9a65dcff400887d3e120744">01547</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__load__cfg.html" title="cvmx_tosp::_dl_axc0_load_cfg">cvmx_tospx_dl_axc0_load_cfg</a> <a class="code" href="unioncvmx__tospx__dl__axc0__load__cfg.html" title="cvmx_tosp::_dl_axc0_load_cfg">cvmx_tospx_dl_axc0_load_cfg_t</a>;
<a name="l01548"></a>01548 <span class="comment"></span>
<a name="l01549"></a>01549 <span class="comment">/**</span>
<a name="l01550"></a>01550 <span class="comment"> * cvmx_tosp#_dl_axc0_status</span>
<a name="l01551"></a>01551 <span class="comment"> */</span>
<a name="l01552"></a><a class="code" href="unioncvmx__tospx__dl__axc0__status.html">01552</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__status.html" title="cvmx_tosp::_dl_axc0_status">cvmx_tospx_dl_axc0_status</a> {
<a name="l01553"></a><a class="code" href="unioncvmx__tospx__dl__axc0__status.html#adc38554b19611703570582389a1ea51b">01553</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__axc0__status.html#adc38554b19611703570582389a1ea51b">u64</a>;
<a name="l01554"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html">01554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html">cvmx_tospx_dl_axc0_status_s</a> {
<a name="l01555"></a>01555 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01556"></a>01556 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a0e818da86db45ef172ec59756516f508">reserved_23_63</a>               : 41;
<a name="l01557"></a>01557     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#abcd7ddfd2c9e92b5f9c1151fd2ce8ac4">rfic_ena</a>                     : 1;  <span class="comment">/**&lt; RFIC enabled (in alert state). This bit is set when the RF_[a]_ENABLE</span>
<a name="l01558"></a>01558 <span class="comment">                                                         signal was pulsed using the manual overide TOSP()_CONF[ENA_CTRL] bit,</span>
<a name="l01559"></a>01559 <span class="comment">                                                         in order to put the RFIC in alert state. The RFIC must be in this</span>
<a name="l01560"></a>01560 <span class="comment">                                                         state before normal operation can start. */</span>
<a name="l01561"></a>01561     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#aa835d8f0101dcf3ce5937c230d0ea719">sync_late</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01562"></a>01562     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#ab65e4e5b64fc0b361cc35051d286d59a">reserved_19_20</a>               : 2;
<a name="l01563"></a>01563     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a61df74aeea71316f15f1a883033467ce">thresh_rch</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01564"></a>01564     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#ac3c5f46f3b490a6573c8adc6940bab65">fifo_of</a>                      : 1;  <span class="comment">/**&lt; FIFO overflow for DL AxC 0. This bit can be cleared by writing 1 to</span>
<a name="l01565"></a>01565 <span class="comment">                                                         TOSP()_DL_AXC0_GEN_PURP[OVER_CLR]. */</span>
<a name="l01566"></a>01566     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a7763dbaa575bd5f2f441c58910c18a4e">fifo_ur</a>                      : 1;  <span class="comment">/**&lt; FIFO under-run for DL AxC 0. This bit can be cleared by writing 1 to</span>
<a name="l01567"></a>01567 <span class="comment">                                                         TOSP()_DL_AXC0_GEN_PURP[UNDER_CLR]. */</span>
<a name="l01568"></a>01568     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a5b715b4bee12c5e7dad4e8920a016411">ul_dl_axc0_sm</a>                : 4;  <span class="comment">/**&lt; N/A */</span>
<a name="l01569"></a>01569     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a04864dcc082e9a62809c845768deb13b">hab_req_sm</a>                   : 4;  <span class="comment">/**&lt; N/A */</span>
<a name="l01570"></a>01570     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a482c6df1244b6abf20f5db95eb09ab7b">reserved_0_7</a>                 : 8;
<a name="l01571"></a>01571 <span class="preprocessor">#else</span>
<a name="l01572"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a482c6df1244b6abf20f5db95eb09ab7b">01572</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a482c6df1244b6abf20f5db95eb09ab7b">reserved_0_7</a>                 : 8;
<a name="l01573"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a04864dcc082e9a62809c845768deb13b">01573</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a04864dcc082e9a62809c845768deb13b">hab_req_sm</a>                   : 4;
<a name="l01574"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a5b715b4bee12c5e7dad4e8920a016411">01574</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a5b715b4bee12c5e7dad4e8920a016411">ul_dl_axc0_sm</a>                : 4;
<a name="l01575"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a7763dbaa575bd5f2f441c58910c18a4e">01575</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a7763dbaa575bd5f2f441c58910c18a4e">fifo_ur</a>                      : 1;
<a name="l01576"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#ac3c5f46f3b490a6573c8adc6940bab65">01576</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#ac3c5f46f3b490a6573c8adc6940bab65">fifo_of</a>                      : 1;
<a name="l01577"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a61df74aeea71316f15f1a883033467ce">01577</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a61df74aeea71316f15f1a883033467ce">thresh_rch</a>                   : 1;
<a name="l01578"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#ab65e4e5b64fc0b361cc35051d286d59a">01578</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#ab65e4e5b64fc0b361cc35051d286d59a">reserved_19_20</a>               : 2;
<a name="l01579"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#aa835d8f0101dcf3ce5937c230d0ea719">01579</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#aa835d8f0101dcf3ce5937c230d0ea719">sync_late</a>                    : 1;
<a name="l01580"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#abcd7ddfd2c9e92b5f9c1151fd2ce8ac4">01580</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#abcd7ddfd2c9e92b5f9c1151fd2ce8ac4">rfic_ena</a>                     : 1;
<a name="l01581"></a><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a0e818da86db45ef172ec59756516f508">01581</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html#a0e818da86db45ef172ec59756516f508">reserved_23_63</a>               : 41;
<a name="l01582"></a>01582 <span class="preprocessor">#endif</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__axc0__status.html#a4c24e70bba39a916277d9f3d3d63d1aa">s</a>;
<a name="l01584"></a><a class="code" href="unioncvmx__tospx__dl__axc0__status.html#ac174bdf63dc27c8e1749db01c0936b8a">01584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc0__status_1_1cvmx__tospx__dl__axc0__status__s.html">cvmx_tospx_dl_axc0_status_s</a>    <a class="code" href="unioncvmx__tospx__dl__axc0__status.html#ac174bdf63dc27c8e1749db01c0936b8a">cnf75xx</a>;
<a name="l01585"></a>01585 };
<a name="l01586"></a><a class="code" href="cvmx-tospx-defs_8h.html#ae691858f14557e03ccace21811c590b0">01586</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc0__status.html" title="cvmx_tosp::_dl_axc0_status">cvmx_tospx_dl_axc0_status</a> <a class="code" href="unioncvmx__tospx__dl__axc0__status.html" title="cvmx_tosp::_dl_axc0_status">cvmx_tospx_dl_axc0_status_t</a>;
<a name="l01587"></a>01587 <span class="comment"></span>
<a name="l01588"></a>01588 <span class="comment">/**</span>
<a name="l01589"></a>01589 <span class="comment"> * cvmx_tosp#_dl_axc1_fifo_cnt</span>
<a name="l01590"></a>01590 <span class="comment"> */</span>
<a name="l01591"></a><a class="code" href="unioncvmx__tospx__dl__axc1__fifo__cnt.html">01591</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc1__fifo__cnt.html" title="cvmx_tosp::_dl_axc1_fifo_cnt">cvmx_tospx_dl_axc1_fifo_cnt</a> {
<a name="l01592"></a><a class="code" href="unioncvmx__tospx__dl__axc1__fifo__cnt.html#a8b60d8d88219aeb9e2aa97378961ec07">01592</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__axc1__fifo__cnt.html#a8b60d8d88219aeb9e2aa97378961ec07">u64</a>;
<a name="l01593"></a><a class="code" href="structcvmx__tospx__dl__axc1__fifo__cnt_1_1cvmx__tospx__dl__axc1__fifo__cnt__s.html">01593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc1__fifo__cnt_1_1cvmx__tospx__dl__axc1__fifo__cnt__s.html">cvmx_tospx_dl_axc1_fifo_cnt_s</a> {
<a name="l01594"></a>01594 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__fifo__cnt_1_1cvmx__tospx__dl__axc1__fifo__cnt__s.html#ac88934f3bbf4b3355f1277779c5d9501">reserved_13_63</a>               : 51;
<a name="l01596"></a>01596     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__fifo__cnt_1_1cvmx__tospx__dl__axc1__fifo__cnt__s.html#a7421fd02959c19f0244f8e7ce835c86a">cnt</a>                          : 13; <span class="comment">/**&lt; DL AXC1 FIFO fill level. This register can take values</span>
<a name="l01597"></a>01597 <span class="comment">                                                         between 0 and 2560. */</span>
<a name="l01598"></a>01598 <span class="preprocessor">#else</span>
<a name="l01599"></a><a class="code" href="structcvmx__tospx__dl__axc1__fifo__cnt_1_1cvmx__tospx__dl__axc1__fifo__cnt__s.html#a7421fd02959c19f0244f8e7ce835c86a">01599</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__fifo__cnt_1_1cvmx__tospx__dl__axc1__fifo__cnt__s.html#a7421fd02959c19f0244f8e7ce835c86a">cnt</a>                          : 13;
<a name="l01600"></a><a class="code" href="structcvmx__tospx__dl__axc1__fifo__cnt_1_1cvmx__tospx__dl__axc1__fifo__cnt__s.html#ac88934f3bbf4b3355f1277779c5d9501">01600</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__fifo__cnt_1_1cvmx__tospx__dl__axc1__fifo__cnt__s.html#ac88934f3bbf4b3355f1277779c5d9501">reserved_13_63</a>               : 51;
<a name="l01601"></a>01601 <span class="preprocessor">#endif</span>
<a name="l01602"></a>01602 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__axc1__fifo__cnt.html#acaf204bb95a320334f3461bcbbbc305d">s</a>;
<a name="l01603"></a><a class="code" href="unioncvmx__tospx__dl__axc1__fifo__cnt.html#a9c09feb446467d1804e4f19e8a9df690">01603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc1__fifo__cnt_1_1cvmx__tospx__dl__axc1__fifo__cnt__s.html">cvmx_tospx_dl_axc1_fifo_cnt_s</a>  <a class="code" href="unioncvmx__tospx__dl__axc1__fifo__cnt.html#a9c09feb446467d1804e4f19e8a9df690">cnf75xx</a>;
<a name="l01604"></a>01604 };
<a name="l01605"></a><a class="code" href="cvmx-tospx-defs_8h.html#acfd730cae3a9127335407e8ba2850842">01605</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc1__fifo__cnt.html" title="cvmx_tosp::_dl_axc1_fifo_cnt">cvmx_tospx_dl_axc1_fifo_cnt</a> <a class="code" href="unioncvmx__tospx__dl__axc1__fifo__cnt.html" title="cvmx_tosp::_dl_axc1_fifo_cnt">cvmx_tospx_dl_axc1_fifo_cnt_t</a>;
<a name="l01606"></a>01606 <span class="comment"></span>
<a name="l01607"></a>01607 <span class="comment">/**</span>
<a name="l01608"></a>01608 <span class="comment"> * cvmx_tosp#_dl_axc1_gen_purp</span>
<a name="l01609"></a>01609 <span class="comment"> */</span>
<a name="l01610"></a><a class="code" href="unioncvmx__tospx__dl__axc1__gen__purp.html">01610</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc1__gen__purp.html" title="cvmx_tosp::_dl_axc1_gen_purp">cvmx_tospx_dl_axc1_gen_purp</a> {
<a name="l01611"></a><a class="code" href="unioncvmx__tospx__dl__axc1__gen__purp.html#a2aac7b964c541ea5562af9d8d6834dca">01611</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__axc1__gen__purp.html#a2aac7b964c541ea5562af9d8d6834dca">u64</a>;
<a name="l01612"></a><a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html">01612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html">cvmx_tospx_dl_axc1_gen_purp_s</a> {
<a name="l01613"></a>01613 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#a9ef9f1e4056a3a51cc7dc8e18c8de353">reserved_3_63</a>                : 61;
<a name="l01615"></a>01615     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#a3763e082df7e4fdff151f6b71f2d15df">over_clr</a>                     : 1;  <span class="comment">/**&lt; DL AXC1 FIFO overflow clear, set to 1 to clear */</span>
<a name="l01616"></a>01616     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#ac3722a33f2fcba599ce8dd7ff658e4bb">under_clr</a>                    : 1;  <span class="comment">/**&lt; DL AXC1 FIFO under run clear, set to 1 to clear */</span>
<a name="l01617"></a>01617     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#ae0dfbf3ef49fcf61c7468f8572a0b68f">fifo_flush</a>                   : 1;  <span class="comment">/**&lt; DL AXC1 FIFO FLUSH, set to 1 to flush */</span>
<a name="l01618"></a>01618 <span class="preprocessor">#else</span>
<a name="l01619"></a><a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#ae0dfbf3ef49fcf61c7468f8572a0b68f">01619</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#ae0dfbf3ef49fcf61c7468f8572a0b68f">fifo_flush</a>                   : 1;
<a name="l01620"></a><a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#ac3722a33f2fcba599ce8dd7ff658e4bb">01620</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#ac3722a33f2fcba599ce8dd7ff658e4bb">under_clr</a>                    : 1;
<a name="l01621"></a><a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#a3763e082df7e4fdff151f6b71f2d15df">01621</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#a3763e082df7e4fdff151f6b71f2d15df">over_clr</a>                     : 1;
<a name="l01622"></a><a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#a9ef9f1e4056a3a51cc7dc8e18c8de353">01622</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html#a9ef9f1e4056a3a51cc7dc8e18c8de353">reserved_3_63</a>                : 61;
<a name="l01623"></a>01623 <span class="preprocessor">#endif</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__axc1__gen__purp.html#ad819117f1e2ec66dd3696bdc5c87fc36">s</a>;
<a name="l01625"></a><a class="code" href="unioncvmx__tospx__dl__axc1__gen__purp.html#afe25590b4e1bf49b7399fe23a1dec9df">01625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc1__gen__purp_1_1cvmx__tospx__dl__axc1__gen__purp__s.html">cvmx_tospx_dl_axc1_gen_purp_s</a>  <a class="code" href="unioncvmx__tospx__dl__axc1__gen__purp.html#afe25590b4e1bf49b7399fe23a1dec9df">cnf75xx</a>;
<a name="l01626"></a>01626 };
<a name="l01627"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad8c8ba82c46499efe458241b007e3d7b">01627</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc1__gen__purp.html" title="cvmx_tosp::_dl_axc1_gen_purp">cvmx_tospx_dl_axc1_gen_purp</a> <a class="code" href="unioncvmx__tospx__dl__axc1__gen__purp.html" title="cvmx_tosp::_dl_axc1_gen_purp">cvmx_tospx_dl_axc1_gen_purp_t</a>;
<a name="l01628"></a>01628 <span class="comment"></span>
<a name="l01629"></a>01629 <span class="comment">/**</span>
<a name="l01630"></a>01630 <span class="comment"> * cvmx_tosp#_dl_axc1_load_cfg</span>
<a name="l01631"></a>01631 <span class="comment"> */</span>
<a name="l01632"></a><a class="code" href="unioncvmx__tospx__dl__axc1__load__cfg.html">01632</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc1__load__cfg.html" title="cvmx_tosp::_dl_axc1_load_cfg">cvmx_tospx_dl_axc1_load_cfg</a> {
<a name="l01633"></a><a class="code" href="unioncvmx__tospx__dl__axc1__load__cfg.html#a849e96acf93c7de079b412703d0e42dd">01633</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__axc1__load__cfg.html#a849e96acf93c7de079b412703d0e42dd">u64</a>;
<a name="l01634"></a><a class="code" href="structcvmx__tospx__dl__axc1__load__cfg_1_1cvmx__tospx__dl__axc1__load__cfg__s.html">01634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc1__load__cfg_1_1cvmx__tospx__dl__axc1__load__cfg__s.html">cvmx_tospx_dl_axc1_load_cfg_s</a> {
<a name="l01635"></a>01635 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__load__cfg_1_1cvmx__tospx__dl__axc1__load__cfg__s.html#ac7827ef609b3bf653424a12cddb97353">reserved_1_63</a>                : 63;
<a name="l01637"></a>01637     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__load__cfg_1_1cvmx__tospx__dl__axc1__load__cfg__s.html#a720d62d698b646d529d151904bc34cdc">load</a>                         : 1;  <span class="comment">/**&lt; Indicates to load and execute the programmed DMA</span>
<a name="l01638"></a>01638 <span class="comment">                                                         transfer size (DL_AXC0_TRANSFER_SIZE) via the HMI IF to</span>
<a name="l01639"></a>01639 <span class="comment">                                                         the rf_if DL AXC1 FIFO. */</span>
<a name="l01640"></a>01640 <span class="preprocessor">#else</span>
<a name="l01641"></a><a class="code" href="structcvmx__tospx__dl__axc1__load__cfg_1_1cvmx__tospx__dl__axc1__load__cfg__s.html#a720d62d698b646d529d151904bc34cdc">01641</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__load__cfg_1_1cvmx__tospx__dl__axc1__load__cfg__s.html#a720d62d698b646d529d151904bc34cdc">load</a>                         : 1;
<a name="l01642"></a><a class="code" href="structcvmx__tospx__dl__axc1__load__cfg_1_1cvmx__tospx__dl__axc1__load__cfg__s.html#ac7827ef609b3bf653424a12cddb97353">01642</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__load__cfg_1_1cvmx__tospx__dl__axc1__load__cfg__s.html#ac7827ef609b3bf653424a12cddb97353">reserved_1_63</a>                : 63;
<a name="l01643"></a>01643 <span class="preprocessor">#endif</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__axc1__load__cfg.html#acbd55e3766d8d760b1378197af25abeb">s</a>;
<a name="l01645"></a><a class="code" href="unioncvmx__tospx__dl__axc1__load__cfg.html#ad71e38fb5db232165d10fe15d61dd7ff">01645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc1__load__cfg_1_1cvmx__tospx__dl__axc1__load__cfg__s.html">cvmx_tospx_dl_axc1_load_cfg_s</a>  <a class="code" href="unioncvmx__tospx__dl__axc1__load__cfg.html#ad71e38fb5db232165d10fe15d61dd7ff">cnf75xx</a>;
<a name="l01646"></a>01646 };
<a name="l01647"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad71e17f975cf079bf8c6078c8b1e04a1">01647</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc1__load__cfg.html" title="cvmx_tosp::_dl_axc1_load_cfg">cvmx_tospx_dl_axc1_load_cfg</a> <a class="code" href="unioncvmx__tospx__dl__axc1__load__cfg.html" title="cvmx_tosp::_dl_axc1_load_cfg">cvmx_tospx_dl_axc1_load_cfg_t</a>;
<a name="l01648"></a>01648 <span class="comment"></span>
<a name="l01649"></a>01649 <span class="comment">/**</span>
<a name="l01650"></a>01650 <span class="comment"> * cvmx_tosp#_dl_axc1_transfer_size</span>
<a name="l01651"></a>01651 <span class="comment"> */</span>
<a name="l01652"></a><a class="code" href="unioncvmx__tospx__dl__axc1__transfer__size.html">01652</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc1__transfer__size.html" title="cvmx_tosp::_dl_axc1_transfer_size">cvmx_tospx_dl_axc1_transfer_size</a> {
<a name="l01653"></a><a class="code" href="unioncvmx__tospx__dl__axc1__transfer__size.html#a4b847a9a89ccf0bb8266b25ddd10c428">01653</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__axc1__transfer__size.html#a4b847a9a89ccf0bb8266b25ddd10c428">u64</a>;
<a name="l01654"></a><a class="code" href="structcvmx__tospx__dl__axc1__transfer__size_1_1cvmx__tospx__dl__axc1__transfer__size__s.html">01654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc1__transfer__size_1_1cvmx__tospx__dl__axc1__transfer__size__s.html">cvmx_tospx_dl_axc1_transfer_size_s</a> {
<a name="l01655"></a>01655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01656"></a>01656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__transfer__size_1_1cvmx__tospx__dl__axc1__transfer__size__s.html#a513274145ab71f701f38b9d71dfa4afb">reserved_18_63</a>               : 46;
<a name="l01657"></a>01657     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__transfer__size_1_1cvmx__tospx__dl__axc1__transfer__size__s.html#a895f626c342a58361e951fdccd2dfc5d">size</a>                         : 18; <span class="comment">/**&lt; Indicates the size of the DMA data transfer via the</span>
<a name="l01658"></a>01658 <span class="comment">                                                         HMI IF to the rf_if DL AXC1 FIFO. */</span>
<a name="l01659"></a>01659 <span class="preprocessor">#else</span>
<a name="l01660"></a><a class="code" href="structcvmx__tospx__dl__axc1__transfer__size_1_1cvmx__tospx__dl__axc1__transfer__size__s.html#a895f626c342a58361e951fdccd2dfc5d">01660</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__transfer__size_1_1cvmx__tospx__dl__axc1__transfer__size__s.html#a895f626c342a58361e951fdccd2dfc5d">size</a>                         : 18;
<a name="l01661"></a><a class="code" href="structcvmx__tospx__dl__axc1__transfer__size_1_1cvmx__tospx__dl__axc1__transfer__size__s.html#a513274145ab71f701f38b9d71dfa4afb">01661</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__axc1__transfer__size_1_1cvmx__tospx__dl__axc1__transfer__size__s.html#a513274145ab71f701f38b9d71dfa4afb">reserved_18_63</a>               : 46;
<a name="l01662"></a>01662 <span class="preprocessor">#endif</span>
<a name="l01663"></a>01663 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__axc1__transfer__size.html#a49a1a76e0bee204f68616fae564beae3">s</a>;
<a name="l01664"></a><a class="code" href="unioncvmx__tospx__dl__axc1__transfer__size.html#a8fbff977e2fa7df843c3d3ab581e2175">01664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__axc1__transfer__size_1_1cvmx__tospx__dl__axc1__transfer__size__s.html">cvmx_tospx_dl_axc1_transfer_size_s</a> <a class="code" href="unioncvmx__tospx__dl__axc1__transfer__size.html#a8fbff977e2fa7df843c3d3ab581e2175">cnf75xx</a>;
<a name="l01665"></a>01665 };
<a name="l01666"></a><a class="code" href="cvmx-tospx-defs_8h.html#a6e89f4996d32135d962cbb5699637169">01666</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__axc1__transfer__size.html" title="cvmx_tosp::_dl_axc1_transfer_size">cvmx_tospx_dl_axc1_transfer_size</a> <a class="code" href="unioncvmx__tospx__dl__axc1__transfer__size.html" title="cvmx_tosp::_dl_axc1_transfer_size">cvmx_tospx_dl_axc1_transfer_size_t</a>;
<a name="l01667"></a>01667 <span class="comment"></span>
<a name="l01668"></a>01668 <span class="comment">/**</span>
<a name="l01669"></a>01669 <span class="comment"> * cvmx_tosp#_dl_correct_adj</span>
<a name="l01670"></a>01670 <span class="comment"> */</span>
<a name="l01671"></a><a class="code" href="unioncvmx__tospx__dl__correct__adj.html">01671</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__correct__adj.html" title="cvmx_tosp::_dl_correct_adj">cvmx_tospx_dl_correct_adj</a> {
<a name="l01672"></a><a class="code" href="unioncvmx__tospx__dl__correct__adj.html#a0490079ec6f668d748f8726f27abb8dd">01672</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__correct__adj.html#a0490079ec6f668d748f8726f27abb8dd">u64</a>;
<a name="l01673"></a><a class="code" href="structcvmx__tospx__dl__correct__adj_1_1cvmx__tospx__dl__correct__adj__s.html">01673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__correct__adj_1_1cvmx__tospx__dl__correct__adj__s.html">cvmx_tospx_dl_correct_adj_s</a> {
<a name="l01674"></a>01674 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01675"></a>01675 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__correct__adj_1_1cvmx__tospx__dl__correct__adj__s.html#ae540d5242683db9f03ce183a91da0d3b">reserved_4_63</a>                : 60;
<a name="l01676"></a>01676     uint64_t offset                       : 4;  <span class="comment">/**&lt; Indicates the sample counter offset at which the DL</span>
<a name="l01677"></a>01677 <span class="comment">                                                         samples are dropped or added. This register can take</span>
<a name="l01678"></a>01678 <span class="comment">                                                         a values from 0 to 15 and should be configured as</span>
<a name="l01679"></a>01679 <span class="comment">                                                         follow:</span>
<a name="l01680"></a>01680 <span class="comment">                                                         5 : when MIN_SAMPLE_ADJ = 1</span>
<a name="l01681"></a>01681 <span class="comment">                                                         8 : when MIN_SAMPLE_ADJ = 2</span>
<a name="l01682"></a>01682 <span class="comment">                                                         9 : when MIN_SAMPLE_ADJ = 4 */</span>
<a name="l01683"></a>01683 <span class="preprocessor">#else</span>
<a name="l01684"></a><a class="code" href="structcvmx__tospx__dl__correct__adj_1_1cvmx__tospx__dl__correct__adj__s.html#a5d3c28e4fbcac6388a14030cb99314dd">01684</a> <span class="preprocessor"></span>    uint64_t offset                       : 4;
<a name="l01685"></a><a class="code" href="structcvmx__tospx__dl__correct__adj_1_1cvmx__tospx__dl__correct__adj__s.html#ae540d5242683db9f03ce183a91da0d3b">01685</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__correct__adj_1_1cvmx__tospx__dl__correct__adj__s.html#ae540d5242683db9f03ce183a91da0d3b">reserved_4_63</a>                : 60;
<a name="l01686"></a>01686 <span class="preprocessor">#endif</span>
<a name="l01687"></a>01687 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__correct__adj.html#ad3ee23d3a77e868d3907c786c21c5bf9">s</a>;
<a name="l01688"></a><a class="code" href="unioncvmx__tospx__dl__correct__adj.html#af24594d8d1d6717a6a1532ba5df1de16">01688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__correct__adj_1_1cvmx__tospx__dl__correct__adj__s.html">cvmx_tospx_dl_correct_adj_s</a>    <a class="code" href="unioncvmx__tospx__dl__correct__adj.html#af24594d8d1d6717a6a1532ba5df1de16">cnf75xx</a>;
<a name="l01689"></a>01689 };
<a name="l01690"></a><a class="code" href="cvmx-tospx-defs_8h.html#a66a234eb7cd591337431707c7e5d9ac4">01690</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__correct__adj.html" title="cvmx_tosp::_dl_correct_adj">cvmx_tospx_dl_correct_adj</a> <a class="code" href="unioncvmx__tospx__dl__correct__adj.html" title="cvmx_tosp::_dl_correct_adj">cvmx_tospx_dl_correct_adj_t</a>;
<a name="l01691"></a>01691 <span class="comment"></span>
<a name="l01692"></a>01692 <span class="comment">/**</span>
<a name="l01693"></a>01693 <span class="comment"> * cvmx_tosp#_dl_if_cfg</span>
<a name="l01694"></a>01694 <span class="comment"> */</span>
<a name="l01695"></a><a class="code" href="unioncvmx__tospx__dl__if__cfg.html">01695</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__if__cfg.html" title="cvmx_tosp::_dl_if_cfg">cvmx_tospx_dl_if_cfg</a> {
<a name="l01696"></a><a class="code" href="unioncvmx__tospx__dl__if__cfg.html#a9267504f4ea5dcb4f892f15be27e1b51">01696</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__if__cfg.html#a9267504f4ea5dcb4f892f15be27e1b51">u64</a>;
<a name="l01697"></a><a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html">01697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html">cvmx_tospx_dl_if_cfg_s</a> {
<a name="l01698"></a>01698 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#ab1dab2cac3ceb1a3d5b7a28f4d2de725">reserved_4_63</a>                : 60;
<a name="l01700"></a>01700     uint64_t <a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#aa5436614e472a66c3f7d217de9376613">mode</a>                         : 1;  <span class="comment">/**&lt; DL communication mode.</span>
<a name="l01701"></a>01701 <span class="comment">                                                         0 = SISO (default).</span>
<a name="l01702"></a>01702 <span class="comment">                                                         1 = MIMO. */</span>
<a name="l01703"></a>01703     uint64_t <a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#a5a181c41858a883c029fd9e2ca6c0d62">dis_sch</a>                      : 1;  <span class="comment">/**&lt; This bit controls the output driven for a disabled DL AxC. This</span>
<a name="l01704"></a>01704 <span class="comment">                                                         feature is only available when using DL SISO and UL MIMO.</span>
<a name="l01705"></a>01705 <span class="comment">                                                         0 = Constant 0 for debugging (default).</span>
<a name="l01706"></a>01706 <span class="comment">                                                         1 = Same as previous cycle to minimize IO switching. */</span>
<a name="l01707"></a>01707     uint64_t <a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#aa0de4f98a447af039b25dad0f762de7e">antenna</a>                      : 2;  <span class="comment">/**&lt; Transmit on antenna A and/or B (DL SISO/UL MIMO</span>
<a name="l01708"></a>01708 <span class="comment">                                                         feature only)</span>
<a name="l01709"></a>01709 <span class="comment">                                                         0x0 = Transmit on antenna A (default).</span>
<a name="l01710"></a>01710 <span class="comment">                                                         0x1 = Transmit on antenna B.</span>
<a name="l01711"></a>01711 <span class="comment">                                                         0x2 = Transmit on A and B.</span>
<a name="l01712"></a>01712 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l01713"></a>01713 <span class="preprocessor">#else</span>
<a name="l01714"></a><a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#aa0de4f98a447af039b25dad0f762de7e">01714</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#aa0de4f98a447af039b25dad0f762de7e">antenna</a>                      : 2;
<a name="l01715"></a><a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#a5a181c41858a883c029fd9e2ca6c0d62">01715</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#a5a181c41858a883c029fd9e2ca6c0d62">dis_sch</a>                      : 1;
<a name="l01716"></a><a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#aa5436614e472a66c3f7d217de9376613">01716</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#aa5436614e472a66c3f7d217de9376613">mode</a>                         : 1;
<a name="l01717"></a><a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#ab1dab2cac3ceb1a3d5b7a28f4d2de725">01717</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html#ab1dab2cac3ceb1a3d5b7a28f4d2de725">reserved_4_63</a>                : 60;
<a name="l01718"></a>01718 <span class="preprocessor">#endif</span>
<a name="l01719"></a>01719 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__if__cfg.html#a17987a67df3a1ac595c2917d6341e374">s</a>;
<a name="l01720"></a><a class="code" href="unioncvmx__tospx__dl__if__cfg.html#a8921dc0d21f82b4b46c26e5002412664">01720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__if__cfg_1_1cvmx__tospx__dl__if__cfg__s.html">cvmx_tospx_dl_if_cfg_s</a>         <a class="code" href="unioncvmx__tospx__dl__if__cfg.html#a8921dc0d21f82b4b46c26e5002412664">cnf75xx</a>;
<a name="l01721"></a>01721 };
<a name="l01722"></a><a class="code" href="cvmx-tospx-defs_8h.html#aefeb6030ac48d7b131883a400308e92f">01722</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__if__cfg.html" title="cvmx_tosp::_dl_if_cfg">cvmx_tospx_dl_if_cfg</a> <a class="code" href="unioncvmx__tospx__dl__if__cfg.html" title="cvmx_tosp::_dl_if_cfg">cvmx_tospx_dl_if_cfg_t</a>;
<a name="l01723"></a>01723 <span class="comment"></span>
<a name="l01724"></a>01724 <span class="comment">/**</span>
<a name="l01725"></a>01725 <span class="comment"> * cvmx_tosp#_dl_lead_lag</span>
<a name="l01726"></a>01726 <span class="comment"> */</span>
<a name="l01727"></a><a class="code" href="unioncvmx__tospx__dl__lead__lag.html">01727</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__lead__lag.html" title="cvmx_tosp::_dl_lead_lag">cvmx_tospx_dl_lead_lag</a> {
<a name="l01728"></a><a class="code" href="unioncvmx__tospx__dl__lead__lag.html#a2e65fb0fa5e129c27a7040b945ab4086">01728</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__lead__lag.html#a2e65fb0fa5e129c27a7040b945ab4086">u64</a>;
<a name="l01729"></a><a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html">01729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html">cvmx_tospx_dl_lead_lag_s</a> {
<a name="l01730"></a>01730 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01731"></a>01731 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html#ae22b34f24df53b833d90ed7b036d5826">reserved_24_63</a>               : 40;
<a name="l01732"></a>01732     uint64_t <a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html#abc5571ca24937802a5c4142aeb4037ef">dl_lag</a>                       : 12; <span class="comment">/**&lt; The number of RF clock cycles after the last IQ sample transmission to</span>
<a name="l01733"></a>01733 <span class="comment">                                                         delay before turning off the RF IC downlink chain. This is done to</span>
<a name="l01734"></a>01734 <span class="comment">                                                         prevent truncating the DL samples in process when transmission stops. */</span>
<a name="l01735"></a>01735     uint64_t <a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html#ab1100e437efaf88d90b2e11a4894297b">dl_lead</a>                      : 12; <span class="comment">/**&lt; The number of RF clock cycles to precondition the RF IC before</span>
<a name="l01736"></a>01736 <span class="comment">                                                         transmitting data. If no lead time is used, the signal will have some initial</span>
<a name="l01737"></a>01737 <span class="comment">                                                         distortion that will impact decoding. */</span>
<a name="l01738"></a>01738 <span class="preprocessor">#else</span>
<a name="l01739"></a><a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html#ab1100e437efaf88d90b2e11a4894297b">01739</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html#ab1100e437efaf88d90b2e11a4894297b">dl_lead</a>                      : 12;
<a name="l01740"></a><a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html#abc5571ca24937802a5c4142aeb4037ef">01740</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html#abc5571ca24937802a5c4142aeb4037ef">dl_lag</a>                       : 12;
<a name="l01741"></a><a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html#ae22b34f24df53b833d90ed7b036d5826">01741</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html#ae22b34f24df53b833d90ed7b036d5826">reserved_24_63</a>               : 40;
<a name="l01742"></a>01742 <span class="preprocessor">#endif</span>
<a name="l01743"></a>01743 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__lead__lag.html#afb3c3ec75644d93281fa268f629f901d">s</a>;
<a name="l01744"></a><a class="code" href="unioncvmx__tospx__dl__lead__lag.html#a39355ac31c897820dc80659e1c850031">01744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__lead__lag_1_1cvmx__tospx__dl__lead__lag__s.html">cvmx_tospx_dl_lead_lag_s</a>       <a class="code" href="unioncvmx__tospx__dl__lead__lag.html#a39355ac31c897820dc80659e1c850031">cnf75xx</a>;
<a name="l01745"></a>01745 };
<a name="l01746"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7fe62f0c124a8fd1deaef926447d9aac">01746</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__lead__lag.html" title="cvmx_tosp::_dl_lead_lag">cvmx_tospx_dl_lead_lag</a> <a class="code" href="unioncvmx__tospx__dl__lead__lag.html" title="cvmx_tosp::_dl_lead_lag">cvmx_tospx_dl_lead_lag_t</a>;
<a name="l01747"></a>01747 <span class="comment"></span>
<a name="l01748"></a>01748 <span class="comment">/**</span>
<a name="l01749"></a>01749 <span class="comment"> * cvmx_tosp#_dl_offset</span>
<a name="l01750"></a>01750 <span class="comment"> */</span>
<a name="l01751"></a><a class="code" href="unioncvmx__tospx__dl__offset.html">01751</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__offset.html" title="cvmx_tosp::_dl_offset">cvmx_tospx_dl_offset</a> {
<a name="l01752"></a><a class="code" href="unioncvmx__tospx__dl__offset.html#a7704406096a1bb9ca4711a580228722b">01752</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__offset.html#a7704406096a1bb9ca4711a580228722b">u64</a>;
<a name="l01753"></a><a class="code" href="structcvmx__tospx__dl__offset_1_1cvmx__tospx__dl__offset__s.html">01753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__offset_1_1cvmx__tospx__dl__offset__s.html">cvmx_tospx_dl_offset_s</a> {
<a name="l01754"></a>01754 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__offset_1_1cvmx__tospx__dl__offset__s.html#a59deb357ccca2f9aa2ebc66fd201d950">reserved_20_63</a>               : 44;
<a name="l01756"></a>01756     uint64_t <a class="code" href="structcvmx__tospx__dl__offset_1_1cvmx__tospx__dl__offset__s.html#aee9218b55091096191ea9e34737941fb">dl_offset</a>                    : 20; <span class="comment">/**&lt; Indicates the number of RF clock cycles after the</span>
<a name="l01757"></a>01757 <span class="comment">                                                         BPHY_1PPS pulse is received before the start of the DL</span>
<a name="l01758"></a>01758 <span class="comment">                                                         frame.</span>
<a name="l01759"></a>01759 <span class="comment">                                                         This should be set to 0x4 for CNF75XX, and RFIF should be used to</span>
<a name="l01760"></a>01760 <span class="comment">                                                         perform timing alignment. */</span>
<a name="l01761"></a>01761 <span class="preprocessor">#else</span>
<a name="l01762"></a><a class="code" href="structcvmx__tospx__dl__offset_1_1cvmx__tospx__dl__offset__s.html#aee9218b55091096191ea9e34737941fb">01762</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__offset_1_1cvmx__tospx__dl__offset__s.html#aee9218b55091096191ea9e34737941fb">dl_offset</a>                    : 20;
<a name="l01763"></a><a class="code" href="structcvmx__tospx__dl__offset_1_1cvmx__tospx__dl__offset__s.html#a59deb357ccca2f9aa2ebc66fd201d950">01763</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__offset_1_1cvmx__tospx__dl__offset__s.html#a59deb357ccca2f9aa2ebc66fd201d950">reserved_20_63</a>               : 44;
<a name="l01764"></a>01764 <span class="preprocessor">#endif</span>
<a name="l01765"></a>01765 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__offset.html#a5186392703205c29a8b4e50717a24dc6">s</a>;
<a name="l01766"></a><a class="code" href="unioncvmx__tospx__dl__offset.html#a945f7338720f05bfbfdece86c4bf104d">01766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__offset_1_1cvmx__tospx__dl__offset__s.html">cvmx_tospx_dl_offset_s</a>         <a class="code" href="unioncvmx__tospx__dl__offset.html#a945f7338720f05bfbfdece86c4bf104d">cnf75xx</a>;
<a name="l01767"></a>01767 };
<a name="l01768"></a><a class="code" href="cvmx-tospx-defs_8h.html#a82888d13b2699e59a3a20fb306175857">01768</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__offset.html" title="cvmx_tosp::_dl_offset">cvmx_tospx_dl_offset</a> <a class="code" href="unioncvmx__tospx__dl__offset.html" title="cvmx_tosp::_dl_offset">cvmx_tospx_dl_offset_t</a>;
<a name="l01769"></a>01769 <span class="comment"></span>
<a name="l01770"></a>01770 <span class="comment">/**</span>
<a name="l01771"></a>01771 <span class="comment"> * cvmx_tosp#_dl_offset_adj_scnt</span>
<a name="l01772"></a>01772 <span class="comment"> */</span>
<a name="l01773"></a><a class="code" href="unioncvmx__tospx__dl__offset__adj__scnt.html">01773</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__offset__adj__scnt.html" title="cvmx_tosp::_dl_offset_adj_scnt">cvmx_tospx_dl_offset_adj_scnt</a> {
<a name="l01774"></a><a class="code" href="unioncvmx__tospx__dl__offset__adj__scnt.html#a29d106dd3b5baa3867d130157d536bb0">01774</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__offset__adj__scnt.html#a29d106dd3b5baa3867d130157d536bb0">u64</a>;
<a name="l01775"></a><a class="code" href="structcvmx__tospx__dl__offset__adj__scnt_1_1cvmx__tospx__dl__offset__adj__scnt__s.html">01775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__offset__adj__scnt_1_1cvmx__tospx__dl__offset__adj__scnt__s.html">cvmx_tospx_dl_offset_adj_scnt_s</a> {
<a name="l01776"></a>01776 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01777"></a>01777 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__offset__adj__scnt_1_1cvmx__tospx__dl__offset__adj__scnt__s.html#a5873df2535763f008b362a7ab4e1c3c2">reserved_20_63</a>               : 44;
<a name="l01778"></a>01778     uint64_t <a class="code" href="structcvmx__tospx__dl__offset__adj__scnt_1_1cvmx__tospx__dl__offset__adj__scnt__s.html#ac8333431af6cd8f43ea802dacc48d47a">cnt</a>                          : 20; <span class="comment">/**&lt; Indicates the DL sample count at which the 1PPS</span>
<a name="l01779"></a>01779 <span class="comment">                                                         incremental adjustments will be applied to the internal</span>
<a name="l01780"></a>01780 <span class="comment">                                                         sample counter. */</span>
<a name="l01781"></a>01781 <span class="preprocessor">#else</span>
<a name="l01782"></a><a class="code" href="structcvmx__tospx__dl__offset__adj__scnt_1_1cvmx__tospx__dl__offset__adj__scnt__s.html#ac8333431af6cd8f43ea802dacc48d47a">01782</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__offset__adj__scnt_1_1cvmx__tospx__dl__offset__adj__scnt__s.html#ac8333431af6cd8f43ea802dacc48d47a">cnt</a>                          : 20;
<a name="l01783"></a><a class="code" href="structcvmx__tospx__dl__offset__adj__scnt_1_1cvmx__tospx__dl__offset__adj__scnt__s.html#a5873df2535763f008b362a7ab4e1c3c2">01783</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__offset__adj__scnt_1_1cvmx__tospx__dl__offset__adj__scnt__s.html#a5873df2535763f008b362a7ab4e1c3c2">reserved_20_63</a>               : 44;
<a name="l01784"></a>01784 <span class="preprocessor">#endif</span>
<a name="l01785"></a>01785 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__offset__adj__scnt.html#a587b9a4c783df84df27b2f3aaf749efb">s</a>;
<a name="l01786"></a><a class="code" href="unioncvmx__tospx__dl__offset__adj__scnt.html#ae5c653eadcb7c41da5573b6096539097">01786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__offset__adj__scnt_1_1cvmx__tospx__dl__offset__adj__scnt__s.html">cvmx_tospx_dl_offset_adj_scnt_s</a> <a class="code" href="unioncvmx__tospx__dl__offset__adj__scnt.html#ae5c653eadcb7c41da5573b6096539097">cnf75xx</a>;
<a name="l01787"></a>01787 };
<a name="l01788"></a><a class="code" href="cvmx-tospx-defs_8h.html#abafe5f56038e82cd151c4b91ee7b8b1c">01788</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__offset__adj__scnt.html" title="cvmx_tosp::_dl_offset_adj_scnt">cvmx_tospx_dl_offset_adj_scnt</a> <a class="code" href="unioncvmx__tospx__dl__offset__adj__scnt.html" title="cvmx_tosp::_dl_offset_adj_scnt">cvmx_tospx_dl_offset_adj_scnt_t</a>;
<a name="l01789"></a>01789 <span class="comment"></span>
<a name="l01790"></a>01790 <span class="comment">/**</span>
<a name="l01791"></a>01791 <span class="comment"> * cvmx_tosp#_dl_sample_cnt</span>
<a name="l01792"></a>01792 <span class="comment"> */</span>
<a name="l01793"></a><a class="code" href="unioncvmx__tospx__dl__sample__cnt.html">01793</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__sample__cnt.html" title="cvmx_tosp::_dl_sample_cnt">cvmx_tospx_dl_sample_cnt</a> {
<a name="l01794"></a><a class="code" href="unioncvmx__tospx__dl__sample__cnt.html#a370aed08494a1b274b64358f00262a96">01794</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__sample__cnt.html#a370aed08494a1b274b64358f00262a96">u64</a>;
<a name="l01795"></a><a class="code" href="structcvmx__tospx__dl__sample__cnt_1_1cvmx__tospx__dl__sample__cnt__s.html">01795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__sample__cnt_1_1cvmx__tospx__dl__sample__cnt__s.html">cvmx_tospx_dl_sample_cnt_s</a> {
<a name="l01796"></a>01796 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01797"></a>01797 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__sample__cnt_1_1cvmx__tospx__dl__sample__cnt__s.html#a717484f4866be40bc23677fbaa1f5c4b">reserved_20_63</a>               : 44;
<a name="l01798"></a>01798     uint64_t <a class="code" href="structcvmx__tospx__dl__sample__cnt_1_1cvmx__tospx__dl__sample__cnt__s.html#a05f23cf3a8a9a1511db6034eb95d3e79">cnt</a>                          : 20; <span class="comment">/**&lt; Current DL sample count modulo FRAME_L. The start of frame is</span>
<a name="l01799"></a>01799 <span class="comment">                                                         aligned with count 0. */</span>
<a name="l01800"></a>01800 <span class="preprocessor">#else</span>
<a name="l01801"></a><a class="code" href="structcvmx__tospx__dl__sample__cnt_1_1cvmx__tospx__dl__sample__cnt__s.html#a05f23cf3a8a9a1511db6034eb95d3e79">01801</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__sample__cnt_1_1cvmx__tospx__dl__sample__cnt__s.html#a05f23cf3a8a9a1511db6034eb95d3e79">cnt</a>                          : 20;
<a name="l01802"></a><a class="code" href="structcvmx__tospx__dl__sample__cnt_1_1cvmx__tospx__dl__sample__cnt__s.html#a717484f4866be40bc23677fbaa1f5c4b">01802</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__sample__cnt_1_1cvmx__tospx__dl__sample__cnt__s.html#a717484f4866be40bc23677fbaa1f5c4b">reserved_20_63</a>               : 44;
<a name="l01803"></a>01803 <span class="preprocessor">#endif</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__sample__cnt.html#a92bd14e8aeb5f2e98d145a193b834fa0">s</a>;
<a name="l01805"></a><a class="code" href="unioncvmx__tospx__dl__sample__cnt.html#a2d3f6855bb99a07f104ac1d433e855ad">01805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__sample__cnt_1_1cvmx__tospx__dl__sample__cnt__s.html">cvmx_tospx_dl_sample_cnt_s</a>     <a class="code" href="unioncvmx__tospx__dl__sample__cnt.html#a2d3f6855bb99a07f104ac1d433e855ad">cnf75xx</a>;
<a name="l01806"></a>01806 };
<a name="l01807"></a><a class="code" href="cvmx-tospx-defs_8h.html#a4d03ef821a5f86124799db627caad583">01807</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__sample__cnt.html" title="cvmx_tosp::_dl_sample_cnt">cvmx_tospx_dl_sample_cnt</a> <a class="code" href="unioncvmx__tospx__dl__sample__cnt.html" title="cvmx_tosp::_dl_sample_cnt">cvmx_tospx_dl_sample_cnt_t</a>;
<a name="l01808"></a>01808 <span class="comment"></span>
<a name="l01809"></a>01809 <span class="comment">/**</span>
<a name="l01810"></a>01810 <span class="comment"> * cvmx_tosp#_dl_sync_scnt</span>
<a name="l01811"></a>01811 <span class="comment"> */</span>
<a name="l01812"></a><a class="code" href="unioncvmx__tospx__dl__sync__scnt.html">01812</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__sync__scnt.html" title="cvmx_tosp::_dl_sync_scnt">cvmx_tospx_dl_sync_scnt</a> {
<a name="l01813"></a><a class="code" href="unioncvmx__tospx__dl__sync__scnt.html#ab84d17bafdb85404d1e1919fe8c7e66a">01813</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__sync__scnt.html#ab84d17bafdb85404d1e1919fe8c7e66a">u64</a>;
<a name="l01814"></a><a class="code" href="structcvmx__tospx__dl__sync__scnt_1_1cvmx__tospx__dl__sync__scnt__s.html">01814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__sync__scnt_1_1cvmx__tospx__dl__sync__scnt__s.html">cvmx_tospx_dl_sync_scnt_s</a> {
<a name="l01815"></a>01815 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01816"></a>01816 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__sync__scnt_1_1cvmx__tospx__dl__sync__scnt__s.html#a1378756d3bcea15cc9764f13ab4ced26">reserved_20_63</a>               : 44;
<a name="l01817"></a>01817     uint64_t <a class="code" href="structcvmx__tospx__dl__sync__scnt_1_1cvmx__tospx__dl__sync__scnt__s.html#ae9a55d8f08227ef38398b46ece696c03">cnt</a>                          : 20; <span class="comment">/**&lt; Sample count at which the DL start of frame reference</span>
<a name="l01818"></a>01818 <span class="comment">                                                         will be modified as described with TOSP()_DL_SYNC_VALUE. */</span>
<a name="l01819"></a>01819 <span class="preprocessor">#else</span>
<a name="l01820"></a><a class="code" href="structcvmx__tospx__dl__sync__scnt_1_1cvmx__tospx__dl__sync__scnt__s.html#ae9a55d8f08227ef38398b46ece696c03">01820</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__sync__scnt_1_1cvmx__tospx__dl__sync__scnt__s.html#ae9a55d8f08227ef38398b46ece696c03">cnt</a>                          : 20;
<a name="l01821"></a><a class="code" href="structcvmx__tospx__dl__sync__scnt_1_1cvmx__tospx__dl__sync__scnt__s.html#a1378756d3bcea15cc9764f13ab4ced26">01821</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__sync__scnt_1_1cvmx__tospx__dl__sync__scnt__s.html#a1378756d3bcea15cc9764f13ab4ced26">reserved_20_63</a>               : 44;
<a name="l01822"></a>01822 <span class="preprocessor">#endif</span>
<a name="l01823"></a>01823 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__sync__scnt.html#aa506983276e0d404b07c916203389733">s</a>;
<a name="l01824"></a><a class="code" href="unioncvmx__tospx__dl__sync__scnt.html#aa9380f884780633de5a5b627d4de9dbf">01824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__sync__scnt_1_1cvmx__tospx__dl__sync__scnt__s.html">cvmx_tospx_dl_sync_scnt_s</a>      <a class="code" href="unioncvmx__tospx__dl__sync__scnt.html#aa9380f884780633de5a5b627d4de9dbf">cnf75xx</a>;
<a name="l01825"></a>01825 };
<a name="l01826"></a><a class="code" href="cvmx-tospx-defs_8h.html#a98c27c62b97d0743199283ab6924c3c7">01826</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__sync__scnt.html" title="cvmx_tosp::_dl_sync_scnt">cvmx_tospx_dl_sync_scnt</a> <a class="code" href="unioncvmx__tospx__dl__sync__scnt.html" title="cvmx_tosp::_dl_sync_scnt">cvmx_tospx_dl_sync_scnt_t</a>;
<a name="l01827"></a>01827 <span class="comment"></span>
<a name="l01828"></a>01828 <span class="comment">/**</span>
<a name="l01829"></a>01829 <span class="comment"> * cvmx_tosp#_dl_sync_value</span>
<a name="l01830"></a>01830 <span class="comment"> */</span>
<a name="l01831"></a><a class="code" href="unioncvmx__tospx__dl__sync__value.html">01831</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__sync__value.html" title="cvmx_tosp::_dl_sync_value">cvmx_tospx_dl_sync_value</a> {
<a name="l01832"></a><a class="code" href="unioncvmx__tospx__dl__sync__value.html#a052577d4cb27fa66d8c8fb1b77885544">01832</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__sync__value.html#a052577d4cb27fa66d8c8fb1b77885544">u64</a>;
<a name="l01833"></a><a class="code" href="structcvmx__tospx__dl__sync__value_1_1cvmx__tospx__dl__sync__value__s.html">01833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__sync__value_1_1cvmx__tospx__dl__sync__value__s.html">cvmx_tospx_dl_sync_value_s</a> {
<a name="l01834"></a>01834 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01835"></a>01835 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__sync__value_1_1cvmx__tospx__dl__sync__value__s.html#a4f804c75946debdc89dbebc7998e7e10">reserved_20_63</a>               : 44;
<a name="l01836"></a>01836     uint64_t <a class="code" href="structcvmx__tospx__dl__sync__value_1_1cvmx__tospx__dl__sync__value__s.html#a3048cd5d516375492311a2280d943eba">val</a>                          : 20; <span class="comment">/**&lt; Value added to the UL sample count to obtain the DL</span>
<a name="l01837"></a>01837 <span class="comment">                                                         sample count. It must be a positive value smaller then</span>
<a name="l01838"></a>01838 <span class="comment">                                                         FRAME_L. (Only used for UE, not eNB products.) */</span>
<a name="l01839"></a>01839 <span class="preprocessor">#else</span>
<a name="l01840"></a><a class="code" href="structcvmx__tospx__dl__sync__value_1_1cvmx__tospx__dl__sync__value__s.html#a3048cd5d516375492311a2280d943eba">01840</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__sync__value_1_1cvmx__tospx__dl__sync__value__s.html#a3048cd5d516375492311a2280d943eba">val</a>                          : 20;
<a name="l01841"></a><a class="code" href="structcvmx__tospx__dl__sync__value_1_1cvmx__tospx__dl__sync__value__s.html#a4f804c75946debdc89dbebc7998e7e10">01841</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__sync__value_1_1cvmx__tospx__dl__sync__value__s.html#a4f804c75946debdc89dbebc7998e7e10">reserved_20_63</a>               : 44;
<a name="l01842"></a>01842 <span class="preprocessor">#endif</span>
<a name="l01843"></a>01843 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__sync__value.html#a73eeb1d3021bfc901124037aba5daacf">s</a>;
<a name="l01844"></a><a class="code" href="unioncvmx__tospx__dl__sync__value.html#a2807b8c6f1bc4f56247d3e216e550c3f">01844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__sync__value_1_1cvmx__tospx__dl__sync__value__s.html">cvmx_tospx_dl_sync_value_s</a>     <a class="code" href="unioncvmx__tospx__dl__sync__value.html#a2807b8c6f1bc4f56247d3e216e550c3f">cnf75xx</a>;
<a name="l01845"></a>01845 };
<a name="l01846"></a><a class="code" href="cvmx-tospx-defs_8h.html#a1c46ff140b5a97d01b1e7a167bf20d59">01846</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__sync__value.html" title="cvmx_tosp::_dl_sync_value">cvmx_tospx_dl_sync_value</a> <a class="code" href="unioncvmx__tospx__dl__sync__value.html" title="cvmx_tosp::_dl_sync_value">cvmx_tospx_dl_sync_value_t</a>;
<a name="l01847"></a>01847 <span class="comment"></span>
<a name="l01848"></a>01848 <span class="comment">/**</span>
<a name="l01849"></a>01849 <span class="comment"> * cvmx_tosp#_dl_th</span>
<a name="l01850"></a>01850 <span class="comment"> */</span>
<a name="l01851"></a><a class="code" href="unioncvmx__tospx__dl__th.html">01851</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__th.html" title="cvmx_tosp::_dl_th">cvmx_tospx_dl_th</a> {
<a name="l01852"></a><a class="code" href="unioncvmx__tospx__dl__th.html#a402479959dbab3f005244311d05e3c9b">01852</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__th.html#a402479959dbab3f005244311d05e3c9b">u64</a>;
<a name="l01853"></a><a class="code" href="structcvmx__tospx__dl__th_1_1cvmx__tospx__dl__th__s.html">01853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__th_1_1cvmx__tospx__dl__th__s.html">cvmx_tospx_dl_th_s</a> {
<a name="l01854"></a>01854 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01855"></a>01855 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__th_1_1cvmx__tospx__dl__th__s.html#a823bd1e3989843846cf78bebfaf0d501">reserved_13_63</a>               : 51;
<a name="l01856"></a>01856     uint64_t <a class="code" href="structcvmx__tospx__dl__th_1_1cvmx__tospx__dl__th__s.html#a3e3f340c8b51b1ffc226ad64d2eb6890">thr</a>                          : 13; <span class="comment">/**&lt; FIFO level reached before granting a DL DMA request.</span>
<a name="l01857"></a>01857 <span class="comment">                                                         This DL FIFO fill level threshold can be used</span>
<a name="l01858"></a>01858 <span class="comment">                                                         in a few ways:</span>
<a name="l01859"></a>01859 <span class="comment">                                                         1- When the FIFO fill level reaches the threshold,</span>
<a name="l01860"></a>01860 <span class="comment">                                                         there is enough data in the FIFO to start the data</span>
<a name="l01861"></a>01861 <span class="comment">                                                         transfer, so it grants a DMA transfer from the DL FIFO</span>
<a name="l01862"></a>01862 <span class="comment">                                                         to the HAB&apos;s memory.</span>
<a name="l01863"></a>01863 <span class="comment">                                                         2- It can also be used to generate an interrupt</span>
<a name="l01864"></a>01864 <span class="comment">                                                         when the FIFO threshold is reached.</span>
<a name="l01865"></a>01865 <span class="comment">                                                         3- It can be set to FIFO_DEPTH-1 to permit samples</span>
<a name="l01866"></a>01866 <span class="comment">                                                         transfers as soon as there is room for one sample. */</span>
<a name="l01867"></a>01867 <span class="preprocessor">#else</span>
<a name="l01868"></a><a class="code" href="structcvmx__tospx__dl__th_1_1cvmx__tospx__dl__th__s.html#a3e3f340c8b51b1ffc226ad64d2eb6890">01868</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__th_1_1cvmx__tospx__dl__th__s.html#a3e3f340c8b51b1ffc226ad64d2eb6890">thr</a>                          : 13;
<a name="l01869"></a><a class="code" href="structcvmx__tospx__dl__th_1_1cvmx__tospx__dl__th__s.html#a823bd1e3989843846cf78bebfaf0d501">01869</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__th_1_1cvmx__tospx__dl__th__s.html#a823bd1e3989843846cf78bebfaf0d501">reserved_13_63</a>               : 51;
<a name="l01870"></a>01870 <span class="preprocessor">#endif</span>
<a name="l01871"></a>01871 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__th.html#a7962df4a9ccc7e69f47bb3a3bd7630cf">s</a>;
<a name="l01872"></a><a class="code" href="unioncvmx__tospx__dl__th.html#a8b03e9468e011ba77e10d4520617800c">01872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__th_1_1cvmx__tospx__dl__th__s.html">cvmx_tospx_dl_th_s</a>             <a class="code" href="unioncvmx__tospx__dl__th.html#a8b03e9468e011ba77e10d4520617800c">cnf75xx</a>;
<a name="l01873"></a>01873 };
<a name="l01874"></a><a class="code" href="cvmx-tospx-defs_8h.html#a3d3fcac8cdebdd38bcb79a25d7b8958c">01874</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__th.html" title="cvmx_tosp::_dl_th">cvmx_tospx_dl_th</a> <a class="code" href="unioncvmx__tospx__dl__th.html" title="cvmx_tosp::_dl_th">cvmx_tospx_dl_th_t</a>;
<a name="l01875"></a>01875 <span class="comment"></span>
<a name="l01876"></a>01876 <span class="comment">/**</span>
<a name="l01877"></a>01877 <span class="comment"> * cvmx_tosp#_dl_win_en</span>
<a name="l01878"></a>01878 <span class="comment"> */</span>
<a name="l01879"></a><a class="code" href="unioncvmx__tospx__dl__win__en.html">01879</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__win__en.html" title="cvmx_tosp::_dl_win_en">cvmx_tospx_dl_win_en</a> {
<a name="l01880"></a><a class="code" href="unioncvmx__tospx__dl__win__en.html#a8d373f24a842da2e773538ddad0b9f12">01880</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__win__en.html#a8d373f24a842da2e773538ddad0b9f12">u64</a>;
<a name="l01881"></a><a class="code" href="structcvmx__tospx__dl__win__en_1_1cvmx__tospx__dl__win__en__s.html">01881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__win__en_1_1cvmx__tospx__dl__win__en__s.html">cvmx_tospx_dl_win_en_s</a> {
<a name="l01882"></a>01882 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01883"></a>01883 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__win__en_1_1cvmx__tospx__dl__win__en__s.html#a44b846ce24c418d6d364a697ff0eeaa0">reserved_4_63</a>                : 60;
<a name="l01884"></a>01884     uint64_t <a class="code" href="structcvmx__tospx__dl__win__en_1_1cvmx__tospx__dl__win__en__s.html#af239aed17f65927989288a3224139545">enable</a>                       : 4;  <span class="comment">/**&lt; Transmit windows enable. When a bit is set, the corresponding window is</span>
<a name="l01885"></a>01885 <span class="comment">                                                         enabled (e.g., bit 0 enables window 0). The default value enables all</span>
<a name="l01886"></a>01886 <span class="comment">                                                         windows. */</span>
<a name="l01887"></a>01887 <span class="preprocessor">#else</span>
<a name="l01888"></a><a class="code" href="structcvmx__tospx__dl__win__en_1_1cvmx__tospx__dl__win__en__s.html#af239aed17f65927989288a3224139545">01888</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__win__en_1_1cvmx__tospx__dl__win__en__s.html#af239aed17f65927989288a3224139545">enable</a>                       : 4;
<a name="l01889"></a><a class="code" href="structcvmx__tospx__dl__win__en_1_1cvmx__tospx__dl__win__en__s.html#a44b846ce24c418d6d364a697ff0eeaa0">01889</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__win__en_1_1cvmx__tospx__dl__win__en__s.html#a44b846ce24c418d6d364a697ff0eeaa0">reserved_4_63</a>                : 60;
<a name="l01890"></a>01890 <span class="preprocessor">#endif</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__win__en.html#ab625d7cc62204aa279593854494a525a">s</a>;
<a name="l01892"></a><a class="code" href="unioncvmx__tospx__dl__win__en.html#a388bf48d91c1d1214da6c56d869d5a22">01892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__win__en_1_1cvmx__tospx__dl__win__en__s.html">cvmx_tospx_dl_win_en_s</a>         <a class="code" href="unioncvmx__tospx__dl__win__en.html#a388bf48d91c1d1214da6c56d869d5a22">cnf75xx</a>;
<a name="l01893"></a>01893 };
<a name="l01894"></a><a class="code" href="cvmx-tospx-defs_8h.html#af446c5c63a1c42f0043ead7ab1e7d549">01894</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__win__en.html" title="cvmx_tosp::_dl_win_en">cvmx_tospx_dl_win_en</a> <a class="code" href="unioncvmx__tospx__dl__win__en.html" title="cvmx_tosp::_dl_win_en">cvmx_tospx_dl_win_en_t</a>;
<a name="l01895"></a>01895 <span class="comment"></span>
<a name="l01896"></a>01896 <span class="comment">/**</span>
<a name="l01897"></a>01897 <span class="comment"> * cvmx_tosp#_dl_win_end#</span>
<a name="l01898"></a>01898 <span class="comment"> */</span>
<a name="l01899"></a><a class="code" href="unioncvmx__tospx__dl__win__endx.html">01899</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__win__endx.html" title="cvmx_tosp::_dl_win_end#">cvmx_tospx_dl_win_endx</a> {
<a name="l01900"></a><a class="code" href="unioncvmx__tospx__dl__win__endx.html#a2b618becf5facaddd49bee082d3ccc4c">01900</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__win__endx.html#a2b618becf5facaddd49bee082d3ccc4c">u64</a>;
<a name="l01901"></a><a class="code" href="structcvmx__tospx__dl__win__endx_1_1cvmx__tospx__dl__win__endx__s.html">01901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__win__endx_1_1cvmx__tospx__dl__win__endx__s.html">cvmx_tospx_dl_win_endx_s</a> {
<a name="l01902"></a>01902 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__win__endx_1_1cvmx__tospx__dl__win__endx__s.html#a075ab8cb58dd2477dc3a957de1e3e036">reserved_20_63</a>               : 44;
<a name="l01904"></a>01904     uint64_t <a class="code" href="structcvmx__tospx__dl__win__endx_1_1cvmx__tospx__dl__win__endx__s.html#ac6855bb2cb300046e973cbc49a827f59">end_cnt</a>                      : 20; <span class="comment">/**&lt; End sample count plus 1 for DL window [b]. The maximum</span>
<a name="l01905"></a>01905 <span class="comment">                                                         value should be TOSP()_FRAME_L[FRAME_L], unless the window must stay</span>
<a name="l01906"></a>01906 <span class="comment">                                                         opened for ever.</span>
<a name="l01907"></a>01907 <span class="comment">                                                         Note that the end sample is exclusive, i.e,, sample [END_CNT] is not</span>
<a name="l01908"></a>01908 <span class="comment">                                                         included in the window. */</span>
<a name="l01909"></a>01909 <span class="preprocessor">#else</span>
<a name="l01910"></a><a class="code" href="structcvmx__tospx__dl__win__endx_1_1cvmx__tospx__dl__win__endx__s.html#ac6855bb2cb300046e973cbc49a827f59">01910</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__win__endx_1_1cvmx__tospx__dl__win__endx__s.html#ac6855bb2cb300046e973cbc49a827f59">end_cnt</a>                      : 20;
<a name="l01911"></a><a class="code" href="structcvmx__tospx__dl__win__endx_1_1cvmx__tospx__dl__win__endx__s.html#a075ab8cb58dd2477dc3a957de1e3e036">01911</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__win__endx_1_1cvmx__tospx__dl__win__endx__s.html#a075ab8cb58dd2477dc3a957de1e3e036">reserved_20_63</a>               : 44;
<a name="l01912"></a>01912 <span class="preprocessor">#endif</span>
<a name="l01913"></a>01913 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__win__endx.html#a4ae2aa2abefb8539bacb23288508218e">s</a>;
<a name="l01914"></a><a class="code" href="unioncvmx__tospx__dl__win__endx.html#acf4adc22b0ad8c5476b7a23b9e85390d">01914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__win__endx_1_1cvmx__tospx__dl__win__endx__s.html">cvmx_tospx_dl_win_endx_s</a>       <a class="code" href="unioncvmx__tospx__dl__win__endx.html#acf4adc22b0ad8c5476b7a23b9e85390d">cnf75xx</a>;
<a name="l01915"></a>01915 };
<a name="l01916"></a><a class="code" href="cvmx-tospx-defs_8h.html#a9b169ae7ac14d33551de51447ccd1b2e">01916</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__win__endx.html" title="cvmx_tosp::_dl_win_end#">cvmx_tospx_dl_win_endx</a> <a class="code" href="unioncvmx__tospx__dl__win__endx.html" title="cvmx_tosp::_dl_win_end#">cvmx_tospx_dl_win_endx_t</a>;
<a name="l01917"></a>01917 <span class="comment"></span>
<a name="l01918"></a>01918 <span class="comment">/**</span>
<a name="l01919"></a>01919 <span class="comment"> * cvmx_tosp#_dl_win_start#</span>
<a name="l01920"></a>01920 <span class="comment"> */</span>
<a name="l01921"></a><a class="code" href="unioncvmx__tospx__dl__win__startx.html">01921</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__win__startx.html" title="cvmx_tosp::_dl_win_start#">cvmx_tospx_dl_win_startx</a> {
<a name="l01922"></a><a class="code" href="unioncvmx__tospx__dl__win__startx.html#a10c0216872d6a471d3604fc996e1b59c">01922</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__win__startx.html#a10c0216872d6a471d3604fc996e1b59c">u64</a>;
<a name="l01923"></a><a class="code" href="structcvmx__tospx__dl__win__startx_1_1cvmx__tospx__dl__win__startx__s.html">01923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__win__startx_1_1cvmx__tospx__dl__win__startx__s.html">cvmx_tospx_dl_win_startx_s</a> {
<a name="l01924"></a>01924 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__win__startx_1_1cvmx__tospx__dl__win__startx__s.html#a81e42b3e40bd9a36e7018a973ce803ec">reserved_20_63</a>               : 44;
<a name="l01926"></a>01926     uint64_t <a class="code" href="structcvmx__tospx__dl__win__startx_1_1cvmx__tospx__dl__win__startx__s.html#aef5ea56269662bb6b9c9dc0d177893c4">start_pnt</a>                    : 20; <span class="comment">/**&lt; Start points for each of the four DL windows.</span>
<a name="l01927"></a>01927 <span class="comment">                                                         The start and end values have the following restrictions:</span>
<a name="l01928"></a>01928 <span class="comment">                                                         _ The first DL window must always start at 0.</span>
<a name="l01929"></a>01929 <span class="comment">                                                         _ The other start points must be greater than</span>
<a name="l01930"></a>01930 <span class="comment">                                                         TOSP()_DL_LEAD_LAG[DL_LEAD].</span>
<a name="l01931"></a>01931 <span class="comment">                                                         _ In TDD mode, the start point for each window must be less than the</span>
<a name="l01932"></a>01932 <span class="comment">                                                         end point for that window.</span>
<a name="l01933"></a>01933 <span class="comment">                                                         _ In TDD mode, UL windows have priority over DL windows.</span>
<a name="l01934"></a>01934 <span class="comment">                                                         _ There must a minimum of 7 samples between closing a window and</span>
<a name="l01935"></a>01935 <span class="comment">                                                         opening a new window. A minimum gap of 10 samples is recommended.</span>
<a name="l01936"></a>01936 <span class="comment">                                                         Different RF ICs may require a larger gap. */</span>
<a name="l01937"></a>01937 <span class="preprocessor">#else</span>
<a name="l01938"></a><a class="code" href="structcvmx__tospx__dl__win__startx_1_1cvmx__tospx__dl__win__startx__s.html#aef5ea56269662bb6b9c9dc0d177893c4">01938</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__win__startx_1_1cvmx__tospx__dl__win__startx__s.html#aef5ea56269662bb6b9c9dc0d177893c4">start_pnt</a>                    : 20;
<a name="l01939"></a><a class="code" href="structcvmx__tospx__dl__win__startx_1_1cvmx__tospx__dl__win__startx__s.html#a81e42b3e40bd9a36e7018a973ce803ec">01939</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__win__startx_1_1cvmx__tospx__dl__win__startx__s.html#a81e42b3e40bd9a36e7018a973ce803ec">reserved_20_63</a>               : 44;
<a name="l01940"></a>01940 <span class="preprocessor">#endif</span>
<a name="l01941"></a>01941 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__win__startx.html#a3e9e06db92e7fa000b05e99f0b04eac8">s</a>;
<a name="l01942"></a><a class="code" href="unioncvmx__tospx__dl__win__startx.html#a4c8ac484383700f3a8803ae4ff4ee5a8">01942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__win__startx_1_1cvmx__tospx__dl__win__startx__s.html">cvmx_tospx_dl_win_startx_s</a>     <a class="code" href="unioncvmx__tospx__dl__win__startx.html#a4c8ac484383700f3a8803ae4ff4ee5a8">cnf75xx</a>;
<a name="l01943"></a>01943 };
<a name="l01944"></a><a class="code" href="cvmx-tospx-defs_8h.html#aa260e7747d4b103bb573b91519598caf">01944</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__win__startx.html" title="cvmx_tosp::_dl_win_start#">cvmx_tospx_dl_win_startx</a> <a class="code" href="unioncvmx__tospx__dl__win__startx.html" title="cvmx_tosp::_dl_win_start#">cvmx_tospx_dl_win_startx_t</a>;
<a name="l01945"></a>01945 <span class="comment"></span>
<a name="l01946"></a>01946 <span class="comment">/**</span>
<a name="l01947"></a>01947 <span class="comment"> * cvmx_tosp#_dl_win_upd_scnt</span>
<a name="l01948"></a>01948 <span class="comment"> */</span>
<a name="l01949"></a><a class="code" href="unioncvmx__tospx__dl__win__upd__scnt.html">01949</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__win__upd__scnt.html" title="cvmx_tosp::_dl_win_upd_scnt">cvmx_tospx_dl_win_upd_scnt</a> {
<a name="l01950"></a><a class="code" href="unioncvmx__tospx__dl__win__upd__scnt.html#afe89ec4dbac755e05417dd98636f06d8">01950</a>     uint64_t <a class="code" href="unioncvmx__tospx__dl__win__upd__scnt.html#afe89ec4dbac755e05417dd98636f06d8">u64</a>;
<a name="l01951"></a><a class="code" href="structcvmx__tospx__dl__win__upd__scnt_1_1cvmx__tospx__dl__win__upd__scnt__s.html">01951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__win__upd__scnt_1_1cvmx__tospx__dl__win__upd__scnt__s.html">cvmx_tospx_dl_win_upd_scnt_s</a> {
<a name="l01952"></a>01952 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01953"></a>01953 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__win__upd__scnt_1_1cvmx__tospx__dl__win__upd__scnt__s.html#a34d5b359ae40ec86e1fc6d52c9b97338">reserved_20_63</a>               : 44;
<a name="l01954"></a>01954     uint64_t <a class="code" href="structcvmx__tospx__dl__win__upd__scnt_1_1cvmx__tospx__dl__win__upd__scnt__s.html#ab18ed09d4a03529aa276f85898dfed41">scnt</a>                         : 20; <span class="comment">/**&lt; Downlink window update sample count. When TOSP()_CONF[UPD_STYLE]=1, the</span>
<a name="l01955"></a>01955 <span class="comment">                                                         following registers are updated when the sample count reaches [SCNT]:</span>
<a name="l01956"></a>01956 <span class="comment">                                                         TOSP()_DL_WIN_EN, TOSP()_DL_WIN_START(), TOSP()_DL_WIN_END(),</span>
<a name="l01957"></a>01957 <span class="comment">                                                         TOSP()_NUM_DL_WIN, TOSP()_FRAME_L, TOSP()_DL_LEAD_LAG. */</span>
<a name="l01958"></a>01958 <span class="preprocessor">#else</span>
<a name="l01959"></a><a class="code" href="structcvmx__tospx__dl__win__upd__scnt_1_1cvmx__tospx__dl__win__upd__scnt__s.html#ab18ed09d4a03529aa276f85898dfed41">01959</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__dl__win__upd__scnt_1_1cvmx__tospx__dl__win__upd__scnt__s.html#ab18ed09d4a03529aa276f85898dfed41">scnt</a>                         : 20;
<a name="l01960"></a><a class="code" href="structcvmx__tospx__dl__win__upd__scnt_1_1cvmx__tospx__dl__win__upd__scnt__s.html#a34d5b359ae40ec86e1fc6d52c9b97338">01960</a>     uint64_t <a class="code" href="structcvmx__tospx__dl__win__upd__scnt_1_1cvmx__tospx__dl__win__upd__scnt__s.html#a34d5b359ae40ec86e1fc6d52c9b97338">reserved_20_63</a>               : 44;
<a name="l01961"></a>01961 <span class="preprocessor">#endif</span>
<a name="l01962"></a>01962 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__dl__win__upd__scnt.html#a08ded1d0fe0b3b75b7d45a291e9a3369">s</a>;
<a name="l01963"></a><a class="code" href="unioncvmx__tospx__dl__win__upd__scnt.html#a0227cae4d2e87f70adf8a0267b92a5fe">01963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__dl__win__upd__scnt_1_1cvmx__tospx__dl__win__upd__scnt__s.html">cvmx_tospx_dl_win_upd_scnt_s</a>   <a class="code" href="unioncvmx__tospx__dl__win__upd__scnt.html#a0227cae4d2e87f70adf8a0267b92a5fe">cnf75xx</a>;
<a name="l01964"></a>01964 };
<a name="l01965"></a><a class="code" href="cvmx-tospx-defs_8h.html#a52793653dc325c94ef5a7ca4ee0c780c">01965</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__dl__win__upd__scnt.html" title="cvmx_tosp::_dl_win_upd_scnt">cvmx_tospx_dl_win_upd_scnt</a> <a class="code" href="unioncvmx__tospx__dl__win__upd__scnt.html" title="cvmx_tosp::_dl_win_upd_scnt">cvmx_tospx_dl_win_upd_scnt_t</a>;
<a name="l01966"></a>01966 <span class="comment"></span>
<a name="l01967"></a>01967 <span class="comment">/**</span>
<a name="l01968"></a>01968 <span class="comment"> * cvmx_tosp#_firs_enable</span>
<a name="l01969"></a>01969 <span class="comment"> *</span>
<a name="l01970"></a>01970 <span class="comment"> * The TOSP block does not have any filters.</span>
<a name="l01971"></a>01971 <span class="comment"> *</span>
<a name="l01972"></a>01972 <span class="comment"> */</span>
<a name="l01973"></a><a class="code" href="unioncvmx__tospx__firs__enable.html">01973</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__firs__enable.html" title="cvmx_tosp::_firs_enable">cvmx_tospx_firs_enable</a> {
<a name="l01974"></a><a class="code" href="unioncvmx__tospx__firs__enable.html#a426320901a56d4cea2faa84706ccb46f">01974</a>     uint64_t <a class="code" href="unioncvmx__tospx__firs__enable.html#a426320901a56d4cea2faa84706ccb46f">u64</a>;
<a name="l01975"></a><a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html">01975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html">cvmx_tospx_firs_enable_s</a> {
<a name="l01976"></a>01976 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01977"></a>01977 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#ae00dec0dcb94fe7013db8bc3eedf1427">reserved_4_63</a>                : 60;
<a name="l01978"></a>01978     uint64_t <a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#a1b15b22def444aecb30edbfe5dd2a22b">dl_axc1_fil</a>                  : 1;  <span class="comment">/**&lt; DL AXC1 filtering control bit.</span>
<a name="l01979"></a>01979 <span class="comment">                                                         0 = DL AXC1 filtering disabled.</span>
<a name="l01980"></a>01980 <span class="comment">                                                         1 = DL AXC1 filtering enabled. */</span>
<a name="l01981"></a>01981     uint64_t <a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#a414623baaa72f3dd242a21a04315ea36">dl_axc0_fil</a>                  : 1;  <span class="comment">/**&lt; DL AXC0 filtering control bit.</span>
<a name="l01982"></a>01982 <span class="comment">                                                         0 = DL AXC0 filtering disabled.</span>
<a name="l01983"></a>01983 <span class="comment">                                                         1 = DL AXC0 filtering enabled. */</span>
<a name="l01984"></a>01984     uint64_t <a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#a899a8e5988f6b4b9940750461c45016a">ul_axc1_fil</a>                  : 1;  <span class="comment">/**&lt; UL AXC1 filtering control bit.</span>
<a name="l01985"></a>01985 <span class="comment">                                                         0 = UL AXC1 filtering disabled.</span>
<a name="l01986"></a>01986 <span class="comment">                                                         1 = UL AXC1 filtering enabled. */</span>
<a name="l01987"></a>01987     uint64_t <a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#af0965637d7124fcf8a8da14319fa35bf">ul_axc0_fil</a>                  : 1;  <span class="comment">/**&lt; UL AXC0 filtering control bit.</span>
<a name="l01988"></a>01988 <span class="comment">                                                         0 = UL AXC0 filtering disabled.</span>
<a name="l01989"></a>01989 <span class="comment">                                                         1 = UL AXC0 filtering enabled. */</span>
<a name="l01990"></a>01990 <span class="preprocessor">#else</span>
<a name="l01991"></a><a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#af0965637d7124fcf8a8da14319fa35bf">01991</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#af0965637d7124fcf8a8da14319fa35bf">ul_axc0_fil</a>                  : 1;
<a name="l01992"></a><a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#a899a8e5988f6b4b9940750461c45016a">01992</a>     uint64_t <a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#a899a8e5988f6b4b9940750461c45016a">ul_axc1_fil</a>                  : 1;
<a name="l01993"></a><a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#a414623baaa72f3dd242a21a04315ea36">01993</a>     uint64_t <a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#a414623baaa72f3dd242a21a04315ea36">dl_axc0_fil</a>                  : 1;
<a name="l01994"></a><a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#a1b15b22def444aecb30edbfe5dd2a22b">01994</a>     uint64_t <a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#a1b15b22def444aecb30edbfe5dd2a22b">dl_axc1_fil</a>                  : 1;
<a name="l01995"></a><a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#ae00dec0dcb94fe7013db8bc3eedf1427">01995</a>     uint64_t <a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html#ae00dec0dcb94fe7013db8bc3eedf1427">reserved_4_63</a>                : 60;
<a name="l01996"></a>01996 <span class="preprocessor">#endif</span>
<a name="l01997"></a>01997 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__firs__enable.html#a4f53a0ff8f07ed2746a08258430db16d">s</a>;
<a name="l01998"></a><a class="code" href="unioncvmx__tospx__firs__enable.html#a7accbfae88bc880052347c339b7ac340">01998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__firs__enable_1_1cvmx__tospx__firs__enable__s.html">cvmx_tospx_firs_enable_s</a>       <a class="code" href="unioncvmx__tospx__firs__enable.html#a7accbfae88bc880052347c339b7ac340">cnf75xx</a>;
<a name="l01999"></a>01999 };
<a name="l02000"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab16fcdee18926901ff79ac07b1bb0aef">02000</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__firs__enable.html" title="cvmx_tosp::_firs_enable">cvmx_tospx_firs_enable</a> <a class="code" href="unioncvmx__tospx__firs__enable.html" title="cvmx_tosp::_firs_enable">cvmx_tospx_firs_enable_t</a>;
<a name="l02001"></a>02001 <span class="comment"></span>
<a name="l02002"></a>02002 <span class="comment">/**</span>
<a name="l02003"></a>02003 <span class="comment"> * cvmx_tosp#_frame_cnt</span>
<a name="l02004"></a>02004 <span class="comment"> */</span>
<a name="l02005"></a><a class="code" href="unioncvmx__tospx__frame__cnt.html">02005</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__frame__cnt.html" title="cvmx_tosp::_frame_cnt">cvmx_tospx_frame_cnt</a> {
<a name="l02006"></a><a class="code" href="unioncvmx__tospx__frame__cnt.html#ab2f2127dd61bf096cc126a8917bb0fa1">02006</a>     uint64_t <a class="code" href="unioncvmx__tospx__frame__cnt.html#ab2f2127dd61bf096cc126a8917bb0fa1">u64</a>;
<a name="l02007"></a><a class="code" href="structcvmx__tospx__frame__cnt_1_1cvmx__tospx__frame__cnt__s.html">02007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__frame__cnt_1_1cvmx__tospx__frame__cnt__s.html">cvmx_tospx_frame_cnt_s</a> {
<a name="l02008"></a>02008 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02009"></a>02009 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__frame__cnt_1_1cvmx__tospx__frame__cnt__s.html#a46373947588de1604c6df4260005a965">reserved_20_63</a>               : 44;
<a name="l02010"></a>02010     uint64_t <a class="code" href="structcvmx__tospx__frame__cnt_1_1cvmx__tospx__frame__cnt__s.html#a72ab8c71138b67c689b9b294d3ace9d4">cnt</a>                          : 20; <span class="comment">/**&lt; Frame count modulo (1&lt;&lt;16). */</span>
<a name="l02011"></a>02011 <span class="preprocessor">#else</span>
<a name="l02012"></a><a class="code" href="structcvmx__tospx__frame__cnt_1_1cvmx__tospx__frame__cnt__s.html#a72ab8c71138b67c689b9b294d3ace9d4">02012</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__frame__cnt_1_1cvmx__tospx__frame__cnt__s.html#a72ab8c71138b67c689b9b294d3ace9d4">cnt</a>                          : 20;
<a name="l02013"></a><a class="code" href="structcvmx__tospx__frame__cnt_1_1cvmx__tospx__frame__cnt__s.html#a46373947588de1604c6df4260005a965">02013</a>     uint64_t <a class="code" href="structcvmx__tospx__frame__cnt_1_1cvmx__tospx__frame__cnt__s.html#a46373947588de1604c6df4260005a965">reserved_20_63</a>               : 44;
<a name="l02014"></a>02014 <span class="preprocessor">#endif</span>
<a name="l02015"></a>02015 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__frame__cnt.html#a8e81a85763ff21a77bcc859e5e751876">s</a>;
<a name="l02016"></a><a class="code" href="unioncvmx__tospx__frame__cnt.html#a9f646b792ff1576054edae1cf95a3b73">02016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__frame__cnt_1_1cvmx__tospx__frame__cnt__s.html">cvmx_tospx_frame_cnt_s</a>         <a class="code" href="unioncvmx__tospx__frame__cnt.html#a9f646b792ff1576054edae1cf95a3b73">cnf75xx</a>;
<a name="l02017"></a>02017 };
<a name="l02018"></a><a class="code" href="cvmx-tospx-defs_8h.html#adfc101c3b065bf8351d8731a9da12734">02018</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__frame__cnt.html" title="cvmx_tosp::_frame_cnt">cvmx_tospx_frame_cnt</a> <a class="code" href="unioncvmx__tospx__frame__cnt.html" title="cvmx_tosp::_frame_cnt">cvmx_tospx_frame_cnt_t</a>;
<a name="l02019"></a>02019 <span class="comment"></span>
<a name="l02020"></a>02020 <span class="comment">/**</span>
<a name="l02021"></a>02021 <span class="comment"> * cvmx_tosp#_frame_l</span>
<a name="l02022"></a>02022 <span class="comment"> */</span>
<a name="l02023"></a><a class="code" href="unioncvmx__tospx__frame__l.html">02023</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__frame__l.html" title="cvmx_tosp::_frame_l">cvmx_tospx_frame_l</a> {
<a name="l02024"></a><a class="code" href="unioncvmx__tospx__frame__l.html#a1e8acf3f04e2819a9922f297c9aa7e6c">02024</a>     uint64_t <a class="code" href="unioncvmx__tospx__frame__l.html#a1e8acf3f04e2819a9922f297c9aa7e6c">u64</a>;
<a name="l02025"></a><a class="code" href="structcvmx__tospx__frame__l_1_1cvmx__tospx__frame__l__s.html">02025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__frame__l_1_1cvmx__tospx__frame__l__s.html">cvmx_tospx_frame_l_s</a> {
<a name="l02026"></a>02026 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02027"></a>02027 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__frame__l_1_1cvmx__tospx__frame__l__s.html#a17e35a5824dd6cb0d016213518f84d65">reserved_20_63</a>               : 44;
<a name="l02028"></a>02028     uint64_t <a class="code" href="structcvmx__tospx__frame__l_1_1cvmx__tospx__frame__l__s.html#acd6981aa59d8721bdac74b200d4192bb">frame_l</a>                      : 20; <span class="comment">/**&lt; Frame length in terms of RF clock cycles:</span>
<a name="l02029"></a>02029 <span class="comment">                                                         _ TDD SISO: FRAME_L = num_samples / num_ports</span>
<a name="l02030"></a>02030 <span class="comment">                                                         _ TDD MIMO: FRAME_L = (num_samples*2) / num_ports</span>
<a name="l02031"></a>02031 <span class="comment">                                                         _ FDD SISO: FRAME_L = (num_samples*2) / num_ports</span>
<a name="l02032"></a>02032 <span class="comment">                                                         _ FDD MIMO: FRAME_L = (num_samples*4) / num_ports */</span>
<a name="l02033"></a>02033 <span class="preprocessor">#else</span>
<a name="l02034"></a><a class="code" href="structcvmx__tospx__frame__l_1_1cvmx__tospx__frame__l__s.html#acd6981aa59d8721bdac74b200d4192bb">02034</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__frame__l_1_1cvmx__tospx__frame__l__s.html#acd6981aa59d8721bdac74b200d4192bb">frame_l</a>                      : 20;
<a name="l02035"></a><a class="code" href="structcvmx__tospx__frame__l_1_1cvmx__tospx__frame__l__s.html#a17e35a5824dd6cb0d016213518f84d65">02035</a>     uint64_t <a class="code" href="structcvmx__tospx__frame__l_1_1cvmx__tospx__frame__l__s.html#a17e35a5824dd6cb0d016213518f84d65">reserved_20_63</a>               : 44;
<a name="l02036"></a>02036 <span class="preprocessor">#endif</span>
<a name="l02037"></a>02037 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__frame__l.html#a4f72c3b4c12c70786e8a6673fafb4fd7">s</a>;
<a name="l02038"></a><a class="code" href="unioncvmx__tospx__frame__l.html#a395883fc8dc14dd919df1a46934fa61f">02038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__frame__l_1_1cvmx__tospx__frame__l__s.html">cvmx_tospx_frame_l_s</a>           <a class="code" href="unioncvmx__tospx__frame__l.html#a395883fc8dc14dd919df1a46934fa61f">cnf75xx</a>;
<a name="l02039"></a>02039 };
<a name="l02040"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad22774494270bd67da265d2f714cbe4f">02040</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__frame__l.html" title="cvmx_tosp::_frame_l">cvmx_tospx_frame_l</a> <a class="code" href="unioncvmx__tospx__frame__l.html" title="cvmx_tosp::_frame_l">cvmx_tospx_frame_l_t</a>;
<a name="l02041"></a>02041 <span class="comment"></span>
<a name="l02042"></a>02042 <span class="comment">/**</span>
<a name="l02043"></a>02043 <span class="comment"> * cvmx_tosp#_gpo#</span>
<a name="l02044"></a>02044 <span class="comment"> *</span>
<a name="l02045"></a>02045 <span class="comment"> * This register can be used to output specific values on the GPO pins</span>
<a name="l02046"></a>02046 <span class="comment"> * when either DL or UL is active.</span>
<a name="l02047"></a>02047 <span class="comment"> */</span>
<a name="l02048"></a><a class="code" href="unioncvmx__tospx__gpox.html">02048</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__gpox.html" title="cvmx_tosp::_gpo#">cvmx_tospx_gpox</a> {
<a name="l02049"></a><a class="code" href="unioncvmx__tospx__gpox.html#aef20cdd56af5d6705964a4197a110474">02049</a>     uint64_t <a class="code" href="unioncvmx__tospx__gpox.html#aef20cdd56af5d6705964a4197a110474">u64</a>;
<a name="l02050"></a><a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html">02050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html">cvmx_tospx_gpox_s</a> {
<a name="l02051"></a>02051 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02052"></a>02052 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#adc1238143aff512d96c746e7743fc518">reserved_24_63</a>               : 40;
<a name="l02053"></a>02053     uint64_t <a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#aeb2453bb998372d1e03dd76f7d2fda79">fall_val</a>                     : 11; <span class="comment">/**&lt; Fall lag time. The output will be deasserted [FALL_VAL] cycles after</span>
<a name="l02054"></a>02054 <span class="comment">                                                         the UL/DL goes idle. */</span>
<a name="l02055"></a>02055     uint64_t <a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#ab4889e5bad4f88f9559464cb38c60541">rise_val</a>                     : 11; <span class="comment">/**&lt; Signed value (lead/lag) on rising edge of level signal. Rise lag time. The output will be</span>
<a name="l02056"></a>02056 <span class="comment">                                                         asserted [RISE_VAL] cycles after the UL/DL goes idle. */</span>
<a name="l02057"></a>02057     uint64_t <a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#a2b63be84046557bc90cbf4d8c4579d07">src</a>                          : 2;  <span class="comment">/**&lt; Signal active high source:</span>
<a name="l02058"></a>02058 <span class="comment">                                                         0x0 = Idle.</span>
<a name="l02059"></a>02059 <span class="comment">                                                         0x1 = UL.</span>
<a name="l02060"></a>02060 <span class="comment">                                                         0x2 = DL.</span>
<a name="l02061"></a>02061 <span class="comment">                                                         0x3 = Idle.</span>
<a name="l02062"></a>02062 <span class="comment">                                                         When set to &quot;Idle&quot;, the GPO outputs are controlled by the</span>
<a name="l02063"></a>02063 <span class="comment">                                                         TOSP()_CSR_CTL_GPO register. */</span>
<a name="l02064"></a>02064 <span class="preprocessor">#else</span>
<a name="l02065"></a><a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#a2b63be84046557bc90cbf4d8c4579d07">02065</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#a2b63be84046557bc90cbf4d8c4579d07">src</a>                          : 2;
<a name="l02066"></a><a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#ab4889e5bad4f88f9559464cb38c60541">02066</a>     uint64_t <a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#ab4889e5bad4f88f9559464cb38c60541">rise_val</a>                     : 11;
<a name="l02067"></a><a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#aeb2453bb998372d1e03dd76f7d2fda79">02067</a>     uint64_t <a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#aeb2453bb998372d1e03dd76f7d2fda79">fall_val</a>                     : 11;
<a name="l02068"></a><a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#adc1238143aff512d96c746e7743fc518">02068</a>     uint64_t <a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html#adc1238143aff512d96c746e7743fc518">reserved_24_63</a>               : 40;
<a name="l02069"></a>02069 <span class="preprocessor">#endif</span>
<a name="l02070"></a>02070 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__gpox.html#a14b1db647955d84365c2719c5ff29244">s</a>;
<a name="l02071"></a><a class="code" href="unioncvmx__tospx__gpox.html#acd3442ee3715b17ef331740e91839fae">02071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__gpox_1_1cvmx__tospx__gpox__s.html">cvmx_tospx_gpox_s</a>              <a class="code" href="unioncvmx__tospx__gpox.html#acd3442ee3715b17ef331740e91839fae">cnf75xx</a>;
<a name="l02072"></a>02072 };
<a name="l02073"></a><a class="code" href="cvmx-tospx-defs_8h.html#a76888d346c77bbed7eb3d98eddcb1f01">02073</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__gpox.html" title="cvmx_tosp::_gpo#">cvmx_tospx_gpox</a> <a class="code" href="unioncvmx__tospx__gpox.html" title="cvmx_tosp::_gpo#">cvmx_tospx_gpox_t</a>;
<a name="l02074"></a>02074 <span class="comment"></span>
<a name="l02075"></a>02075 <span class="comment">/**</span>
<a name="l02076"></a>02076 <span class="comment"> * cvmx_tosp#_int_ctrl_status</span>
<a name="l02077"></a>02077 <span class="comment"> *</span>
<a name="l02078"></a>02078 <span class="comment"> * This register reports SPI status for various conditions.</span>
<a name="l02079"></a>02079 <span class="comment"> *</span>
<a name="l02080"></a>02080 <span class="comment"> * When a given enable bit is set, the corresponding status bit will be set</span>
<a name="l02081"></a>02081 <span class="comment"> * when the condition occurs. All status bits are cleared on a read access.</span>
<a name="l02082"></a>02082 <span class="comment"> *</span>
<a name="l02083"></a>02083 <span class="comment"> * To read the state of the enables without clearing the status bits, the</span>
<a name="l02084"></a>02084 <span class="comment"> * enable states are aliased in the TOSP()_INT_CTRL_STATUS_SHADOW register.</span>
<a name="l02085"></a>02085 <span class="comment"> *</span>
<a name="l02086"></a>02086 <span class="comment"> * Note that no interrupts are generated when these status bits are set.</span>
<a name="l02087"></a>02087 <span class="comment"> */</span>
<a name="l02088"></a><a class="code" href="unioncvmx__tospx__int__ctrl__status.html">02088</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__int__ctrl__status.html" title="cvmx_tosp::_int_ctrl_status">cvmx_tospx_int_ctrl_status</a> {
<a name="l02089"></a><a class="code" href="unioncvmx__tospx__int__ctrl__status.html#a9a926d658c1fd5a77bc1a561940ca7af">02089</a>     uint64_t <a class="code" href="unioncvmx__tospx__int__ctrl__status.html#a9a926d658c1fd5a77bc1a561940ca7af">u64</a>;
<a name="l02090"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html">02090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html">cvmx_tospx_int_ctrl_status_s</a> {
<a name="l02091"></a>02091 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02092"></a>02092 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a720b5f8297bc6eff0ffc72c8e8693334">reserved_32_63</a>               : 32;
<a name="l02093"></a>02093     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ab008efdbfaf3d5e002cff9e60fa83706">gpint_en_7</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02094"></a>02094     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#abed0ac83e30c656136b416d64866d156">gpint_en_6</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02095"></a>02095     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ac5b6f68037875f786d5b6045f90b1d55">gpint_en_5</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02096"></a>02096     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ae0528c53d0e4a0a984dd67ea6c166578">gpint_en_4</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02097"></a>02097     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a75a533caebd3698847429d01aa966a50">gpint_en_3</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02098"></a>02098     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a34a6da4688f986052049f41e68ff67fe">gpint_en_2</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02099"></a>02099     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a9d6252300cc72ff48cda372412f3d512">gpint_en_1</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02100"></a>02100     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ad89e45c58298583f949270ad7f08704a">gpint_en_0</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02101"></a>02101     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#aa1336e2f08301a01cac5aef9ac21ee66">reserved_23_23</a>               : 1;
<a name="l02102"></a>02102     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a94aaf723e7de48ab0f8ee34fc6588a57">exwovren</a>                     : 1;  <span class="comment">/**&lt; Extended write FIFO overflow reporting enable. */</span>
<a name="l02103"></a>02103     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a4dc25f042f17c0f44ae9112b3e8b88bb">exrovren</a>                     : 1;  <span class="comment">/**&lt; Extended read FIFO overflow reporting enable. */</span>
<a name="l02104"></a>02104     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a0cc1d328ac20e4ca8964824db6affe16">roen</a>                         : 1;  <span class="comment">/**&lt; RX FIFO overflow reporting enable. */</span>
<a name="l02105"></a>02105     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#afa9fc9ef0eb69f91f9452438374efcc9">rfen</a>                         : 1;  <span class="comment">/**&lt; RX FIFO full reporting enable. */</span>
<a name="l02106"></a>02106     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a5710cc6c9e45328adc3e24b418657dfd">reen</a>                         : 1;  <span class="comment">/**&lt; RX FIFO empty reporting enable. */</span>
<a name="l02107"></a>02107     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a098014d51f7198a53e6a3432abbb974e">tfen</a>                         : 1;  <span class="comment">/**&lt; TX FIFO full reporting enable. */</span>
<a name="l02108"></a>02108     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a4e4942c59e0633b360f01bcd86a66797">teen</a>                         : 1;  <span class="comment">/**&lt; TX FIFO empty reporting enable. */</span>
<a name="l02109"></a>02109     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ade092ac5c73c574ed8f88744b56c65d9">gp_int7</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02110"></a>02110     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#aee76316f64afe2f6ad71ebc7465e6d87">gp_int6</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02111"></a>02111     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a411e0fdb1a8605479078b9c454ac7a29">gp_int5</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02112"></a>02112     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#aa7e2c349f0b464352d8d4d5b0ce91b10">gp_int4</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02113"></a>02113     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a26fcfc6db0bf9a73cc598b758ae4632f">gp_int3</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02114"></a>02114     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a0d0d0c1c4bee1e39eb29388aba0ea0da">gp_int2</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02115"></a>02115     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a4947c23569b73a76baebfb6996d34c19">gp_int1</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02116"></a>02116     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a589c05e4d7b41e5f9d843b5a2053b00b">gp_int0</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02117"></a>02117     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a487f131d8c56f80c09b49f1121ba6739">reserved_7_7</a>                 : 1;
<a name="l02118"></a>02118     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#af8a22b3d90ee64e2f15d0a3cc7dd97e8">exwund_int</a>                   : 1;  <span class="comment">/**&lt; SPI extended write FIFO underflow occured (clear-on-read). */</span>
<a name="l02119"></a>02119     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a30095a61f5f03c0c7c3403d4596f1250">exrovr_int</a>                   : 1;  <span class="comment">/**&lt; SPI extended read FIFO overflow occurred (clear-on-read). */</span>
<a name="l02120"></a>02120     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a2b2451162e69fd963c1866dc034049f2">ro</a>                           : 1;  <span class="comment">/**&lt; SPI RX FIFO overflow occured (clear-on-read). */</span>
<a name="l02121"></a>02121     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ad180d808f70e88f7a91db328072e8a7e">rf</a>                           : 1;  <span class="comment">/**&lt; SPI RX FIFO full occured (clear-on-read). */</span>
<a name="l02122"></a>02122     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a39db0c313bdc3c34ef832c8098ef7499">re</a>                           : 1;  <span class="comment">/**&lt; SPI RX FIFO empty occured (clear-on-read). */</span>
<a name="l02123"></a>02123     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a3f3dbbcdc0bc779196156ca05a9738f6">tf</a>                           : 1;  <span class="comment">/**&lt; SPI TX data FIFO full occured (clear-on-read). */</span>
<a name="l02124"></a>02124     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a983a3c3e136167d19b51d9cb314ed5ca">te</a>                           : 1;  <span class="comment">/**&lt; SPI TX data FIFO is full (clear-on-read). */</span>
<a name="l02125"></a>02125 <span class="preprocessor">#else</span>
<a name="l02126"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a983a3c3e136167d19b51d9cb314ed5ca">02126</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a983a3c3e136167d19b51d9cb314ed5ca">te</a>                           : 1;
<a name="l02127"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a3f3dbbcdc0bc779196156ca05a9738f6">02127</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a3f3dbbcdc0bc779196156ca05a9738f6">tf</a>                           : 1;
<a name="l02128"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a39db0c313bdc3c34ef832c8098ef7499">02128</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a39db0c313bdc3c34ef832c8098ef7499">re</a>                           : 1;
<a name="l02129"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ad180d808f70e88f7a91db328072e8a7e">02129</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ad180d808f70e88f7a91db328072e8a7e">rf</a>                           : 1;
<a name="l02130"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a2b2451162e69fd963c1866dc034049f2">02130</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a2b2451162e69fd963c1866dc034049f2">ro</a>                           : 1;
<a name="l02131"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a30095a61f5f03c0c7c3403d4596f1250">02131</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a30095a61f5f03c0c7c3403d4596f1250">exrovr_int</a>                   : 1;
<a name="l02132"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#af8a22b3d90ee64e2f15d0a3cc7dd97e8">02132</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#af8a22b3d90ee64e2f15d0a3cc7dd97e8">exwund_int</a>                   : 1;
<a name="l02133"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a487f131d8c56f80c09b49f1121ba6739">02133</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a487f131d8c56f80c09b49f1121ba6739">reserved_7_7</a>                 : 1;
<a name="l02134"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a589c05e4d7b41e5f9d843b5a2053b00b">02134</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a589c05e4d7b41e5f9d843b5a2053b00b">gp_int0</a>                      : 1;
<a name="l02135"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a4947c23569b73a76baebfb6996d34c19">02135</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a4947c23569b73a76baebfb6996d34c19">gp_int1</a>                      : 1;
<a name="l02136"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a0d0d0c1c4bee1e39eb29388aba0ea0da">02136</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a0d0d0c1c4bee1e39eb29388aba0ea0da">gp_int2</a>                      : 1;
<a name="l02137"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a26fcfc6db0bf9a73cc598b758ae4632f">02137</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a26fcfc6db0bf9a73cc598b758ae4632f">gp_int3</a>                      : 1;
<a name="l02138"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#aa7e2c349f0b464352d8d4d5b0ce91b10">02138</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#aa7e2c349f0b464352d8d4d5b0ce91b10">gp_int4</a>                      : 1;
<a name="l02139"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a411e0fdb1a8605479078b9c454ac7a29">02139</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a411e0fdb1a8605479078b9c454ac7a29">gp_int5</a>                      : 1;
<a name="l02140"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#aee76316f64afe2f6ad71ebc7465e6d87">02140</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#aee76316f64afe2f6ad71ebc7465e6d87">gp_int6</a>                      : 1;
<a name="l02141"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ade092ac5c73c574ed8f88744b56c65d9">02141</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ade092ac5c73c574ed8f88744b56c65d9">gp_int7</a>                      : 1;
<a name="l02142"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a4e4942c59e0633b360f01bcd86a66797">02142</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a4e4942c59e0633b360f01bcd86a66797">teen</a>                         : 1;
<a name="l02143"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a098014d51f7198a53e6a3432abbb974e">02143</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a098014d51f7198a53e6a3432abbb974e">tfen</a>                         : 1;
<a name="l02144"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a5710cc6c9e45328adc3e24b418657dfd">02144</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a5710cc6c9e45328adc3e24b418657dfd">reen</a>                         : 1;
<a name="l02145"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#afa9fc9ef0eb69f91f9452438374efcc9">02145</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#afa9fc9ef0eb69f91f9452438374efcc9">rfen</a>                         : 1;
<a name="l02146"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a0cc1d328ac20e4ca8964824db6affe16">02146</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a0cc1d328ac20e4ca8964824db6affe16">roen</a>                         : 1;
<a name="l02147"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a4dc25f042f17c0f44ae9112b3e8b88bb">02147</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a4dc25f042f17c0f44ae9112b3e8b88bb">exrovren</a>                     : 1;
<a name="l02148"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a94aaf723e7de48ab0f8ee34fc6588a57">02148</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a94aaf723e7de48ab0f8ee34fc6588a57">exwovren</a>                     : 1;
<a name="l02149"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#aa1336e2f08301a01cac5aef9ac21ee66">02149</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#aa1336e2f08301a01cac5aef9ac21ee66">reserved_23_23</a>               : 1;
<a name="l02150"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ad89e45c58298583f949270ad7f08704a">02150</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ad89e45c58298583f949270ad7f08704a">gpint_en_0</a>                   : 1;
<a name="l02151"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a9d6252300cc72ff48cda372412f3d512">02151</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a9d6252300cc72ff48cda372412f3d512">gpint_en_1</a>                   : 1;
<a name="l02152"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a34a6da4688f986052049f41e68ff67fe">02152</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a34a6da4688f986052049f41e68ff67fe">gpint_en_2</a>                   : 1;
<a name="l02153"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a75a533caebd3698847429d01aa966a50">02153</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a75a533caebd3698847429d01aa966a50">gpint_en_3</a>                   : 1;
<a name="l02154"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ae0528c53d0e4a0a984dd67ea6c166578">02154</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ae0528c53d0e4a0a984dd67ea6c166578">gpint_en_4</a>                   : 1;
<a name="l02155"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ac5b6f68037875f786d5b6045f90b1d55">02155</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ac5b6f68037875f786d5b6045f90b1d55">gpint_en_5</a>                   : 1;
<a name="l02156"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#abed0ac83e30c656136b416d64866d156">02156</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#abed0ac83e30c656136b416d64866d156">gpint_en_6</a>                   : 1;
<a name="l02157"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ab008efdbfaf3d5e002cff9e60fa83706">02157</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#ab008efdbfaf3d5e002cff9e60fa83706">gpint_en_7</a>                   : 1;
<a name="l02158"></a><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a720b5f8297bc6eff0ffc72c8e8693334">02158</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html#a720b5f8297bc6eff0ffc72c8e8693334">reserved_32_63</a>               : 32;
<a name="l02159"></a>02159 <span class="preprocessor">#endif</span>
<a name="l02160"></a>02160 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__int__ctrl__status.html#a53827f7279096362df22ff98e708c13f">s</a>;
<a name="l02161"></a><a class="code" href="unioncvmx__tospx__int__ctrl__status.html#a0e2241b8edc6a5247ecf7f0b7f84593a">02161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__int__ctrl__status_1_1cvmx__tospx__int__ctrl__status__s.html">cvmx_tospx_int_ctrl_status_s</a>   <a class="code" href="unioncvmx__tospx__int__ctrl__status.html#a0e2241b8edc6a5247ecf7f0b7f84593a">cnf75xx</a>;
<a name="l02162"></a>02162 };
<a name="l02163"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2d4f7a58c68b12139cfa7aedd047a1a7">02163</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__int__ctrl__status.html" title="cvmx_tosp::_int_ctrl_status">cvmx_tospx_int_ctrl_status</a> <a class="code" href="unioncvmx__tospx__int__ctrl__status.html" title="cvmx_tosp::_int_ctrl_status">cvmx_tospx_int_ctrl_status_t</a>;
<a name="l02164"></a>02164 <span class="comment"></span>
<a name="l02165"></a>02165 <span class="comment">/**</span>
<a name="l02166"></a>02166 <span class="comment"> * cvmx_tosp#_int_ctrl_status_shadow</span>
<a name="l02167"></a>02167 <span class="comment"> *</span>
<a name="l02168"></a>02168 <span class="comment"> * This register reports the values of the SPI status control enable bits in</span>
<a name="l02169"></a>02169 <span class="comment"> * TOSP()_INT_CTRL_STATUS. Software can use this register to read the</span>
<a name="l02170"></a>02170 <span class="comment"> * interrupt bits without clearing the status bits.</span>
<a name="l02171"></a>02171 <span class="comment"> */</span>
<a name="l02172"></a><a class="code" href="unioncvmx__tospx__int__ctrl__status__shadow.html">02172</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__int__ctrl__status__shadow.html" title="cvmx_tosp::_int_ctrl_status_shadow">cvmx_tospx_int_ctrl_status_shadow</a> {
<a name="l02173"></a><a class="code" href="unioncvmx__tospx__int__ctrl__status__shadow.html#a9518be04bff79ad5b5c48971cd93e895">02173</a>     uint64_t <a class="code" href="unioncvmx__tospx__int__ctrl__status__shadow.html#a9518be04bff79ad5b5c48971cd93e895">u64</a>;
<a name="l02174"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html">02174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html">cvmx_tospx_int_ctrl_status_shadow_s</a> {
<a name="l02175"></a>02175 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02176"></a>02176 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a03a19ff190b29bb99598d247929d992f">reserved_32_63</a>               : 32;
<a name="l02177"></a>02177     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a3ad952eda94d3a063ed01f64e8d44464">gpint_en_7_stat</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02178"></a>02178     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ad2ec5e4ab31ee2ef8da336896f848a07">gpint_en_6_stat</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02179"></a>02179     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#adaee32d6a54fc8aa593902b5bed4e66b">gpint_en_5_stat</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02180"></a>02180     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a579c08a9b206922b1edd9bc6c4dadc09">gpint_en_4_stat</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02181"></a>02181     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ada0fdaf69ab17809d3c57c6387dea26f">gpint_en_3_stat</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02182"></a>02182     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ae741b40b47e71e9ca5f8026eefbf5237">gpint_en_2_stat</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02183"></a>02183     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a61af519032f85f1d1d7da488bfc7b162">gpint_en_1_stat</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02184"></a>02184     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ad29df9a8a468e1a93a12e503c01c718e">gpint_en_0_stat</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02185"></a>02185     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#aa79c7cbe4b9aedd25f536e1fcbfe039e">reserved_23_23</a>               : 1;
<a name="l02186"></a>02186     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a5c5d0e58e65cc4b5e1d81a157be34403">exwovren_stat</a>                : 1;  <span class="comment">/**&lt; Extended write FIFO overflow reporting enable. */</span>
<a name="l02187"></a>02187     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a742f0922ff7bdbe1e17411ad4d5086dd">exrovren_stat</a>                : 1;  <span class="comment">/**&lt; Extended read FIFO overflow reporting enable. */</span>
<a name="l02188"></a>02188     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a5a7f8702aac65c1f7e345f3237531872">roen_stat</a>                    : 1;  <span class="comment">/**&lt; SPI RX FIFO overflow reporting enable. */</span>
<a name="l02189"></a>02189     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#acfd5d1ccc5f4853496360c39267c08df">rfen_stat</a>                    : 1;  <span class="comment">/**&lt; SPI RX FIFO full reporting enable. */</span>
<a name="l02190"></a>02190     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a080966e610f6114df483cfb0669ace2f">reen_stat</a>                    : 1;  <span class="comment">/**&lt; SPI RX FIFO not empty reporting enable. */</span>
<a name="l02191"></a>02191     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a588f44918c231df7c75a7fccc3cd2cbd">tfen_stat</a>                    : 1;  <span class="comment">/**&lt; SPI TX FIFO full reporting enable. */</span>
<a name="l02192"></a>02192     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a36949c1ee689aa8bde3a1fd57ef07405">teen_stat</a>                    : 1;  <span class="comment">/**&lt; SPI TX FIFO empty reporting enable. */</span>
<a name="l02193"></a>02193     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a4ae27bd37feafed4b6f85fcb8e9a65f9">reserved_0_15</a>                : 16;
<a name="l02194"></a>02194 <span class="preprocessor">#else</span>
<a name="l02195"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a4ae27bd37feafed4b6f85fcb8e9a65f9">02195</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a4ae27bd37feafed4b6f85fcb8e9a65f9">reserved_0_15</a>                : 16;
<a name="l02196"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a36949c1ee689aa8bde3a1fd57ef07405">02196</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a36949c1ee689aa8bde3a1fd57ef07405">teen_stat</a>                    : 1;
<a name="l02197"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a588f44918c231df7c75a7fccc3cd2cbd">02197</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a588f44918c231df7c75a7fccc3cd2cbd">tfen_stat</a>                    : 1;
<a name="l02198"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a080966e610f6114df483cfb0669ace2f">02198</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a080966e610f6114df483cfb0669ace2f">reen_stat</a>                    : 1;
<a name="l02199"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#acfd5d1ccc5f4853496360c39267c08df">02199</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#acfd5d1ccc5f4853496360c39267c08df">rfen_stat</a>                    : 1;
<a name="l02200"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a5a7f8702aac65c1f7e345f3237531872">02200</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a5a7f8702aac65c1f7e345f3237531872">roen_stat</a>                    : 1;
<a name="l02201"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a742f0922ff7bdbe1e17411ad4d5086dd">02201</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a742f0922ff7bdbe1e17411ad4d5086dd">exrovren_stat</a>                : 1;
<a name="l02202"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a5c5d0e58e65cc4b5e1d81a157be34403">02202</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a5c5d0e58e65cc4b5e1d81a157be34403">exwovren_stat</a>                : 1;
<a name="l02203"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#aa79c7cbe4b9aedd25f536e1fcbfe039e">02203</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#aa79c7cbe4b9aedd25f536e1fcbfe039e">reserved_23_23</a>               : 1;
<a name="l02204"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ad29df9a8a468e1a93a12e503c01c718e">02204</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ad29df9a8a468e1a93a12e503c01c718e">gpint_en_0_stat</a>              : 1;
<a name="l02205"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a61af519032f85f1d1d7da488bfc7b162">02205</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a61af519032f85f1d1d7da488bfc7b162">gpint_en_1_stat</a>              : 1;
<a name="l02206"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ae741b40b47e71e9ca5f8026eefbf5237">02206</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ae741b40b47e71e9ca5f8026eefbf5237">gpint_en_2_stat</a>              : 1;
<a name="l02207"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ada0fdaf69ab17809d3c57c6387dea26f">02207</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ada0fdaf69ab17809d3c57c6387dea26f">gpint_en_3_stat</a>              : 1;
<a name="l02208"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a579c08a9b206922b1edd9bc6c4dadc09">02208</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a579c08a9b206922b1edd9bc6c4dadc09">gpint_en_4_stat</a>              : 1;
<a name="l02209"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#adaee32d6a54fc8aa593902b5bed4e66b">02209</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#adaee32d6a54fc8aa593902b5bed4e66b">gpint_en_5_stat</a>              : 1;
<a name="l02210"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ad2ec5e4ab31ee2ef8da336896f848a07">02210</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#ad2ec5e4ab31ee2ef8da336896f848a07">gpint_en_6_stat</a>              : 1;
<a name="l02211"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a3ad952eda94d3a063ed01f64e8d44464">02211</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a3ad952eda94d3a063ed01f64e8d44464">gpint_en_7_stat</a>              : 1;
<a name="l02212"></a><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a03a19ff190b29bb99598d247929d992f">02212</a>     uint64_t <a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html#a03a19ff190b29bb99598d247929d992f">reserved_32_63</a>               : 32;
<a name="l02213"></a>02213 <span class="preprocessor">#endif</span>
<a name="l02214"></a>02214 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__int__ctrl__status__shadow.html#ac09373c4cb335fa5005faadc7335edf9">s</a>;
<a name="l02215"></a><a class="code" href="unioncvmx__tospx__int__ctrl__status__shadow.html#ac3bd381d5d4eb5a459504286397d8f52">02215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__int__ctrl__status__shadow_1_1cvmx__tospx__int__ctrl__status__shadow__s.html">cvmx_tospx_int_ctrl_status_shadow_s</a> <a class="code" href="unioncvmx__tospx__int__ctrl__status__shadow.html#ac3bd381d5d4eb5a459504286397d8f52">cnf75xx</a>;
<a name="l02216"></a>02216 };
<a name="l02217"></a><a class="code" href="cvmx-tospx-defs_8h.html#a52a1484736e3bd032afafea798b3ec7f">02217</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__int__ctrl__status__shadow.html" title="cvmx_tosp::_int_ctrl_status_shadow">cvmx_tospx_int_ctrl_status_shadow</a> <a class="code" href="unioncvmx__tospx__int__ctrl__status__shadow.html" title="cvmx_tosp::_int_ctrl_status_shadow">cvmx_tospx_int_ctrl_status_shadow_t</a>;
<a name="l02218"></a>02218 <span class="comment"></span>
<a name="l02219"></a>02219 <span class="comment">/**</span>
<a name="l02220"></a>02220 <span class="comment"> * cvmx_tosp#_max_sample_adj</span>
<a name="l02221"></a>02221 <span class="comment"> */</span>
<a name="l02222"></a><a class="code" href="unioncvmx__tospx__max__sample__adj.html">02222</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__max__sample__adj.html" title="cvmx_tosp::_max_sample_adj">cvmx_tospx_max_sample_adj</a> {
<a name="l02223"></a><a class="code" href="unioncvmx__tospx__max__sample__adj.html#a37866e0f9c9c13e49db284470b7d0834">02223</a>     uint64_t <a class="code" href="unioncvmx__tospx__max__sample__adj.html#a37866e0f9c9c13e49db284470b7d0834">u64</a>;
<a name="l02224"></a><a class="code" href="structcvmx__tospx__max__sample__adj_1_1cvmx__tospx__max__sample__adj__s.html">02224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__max__sample__adj_1_1cvmx__tospx__max__sample__adj__s.html">cvmx_tospx_max_sample_adj_s</a> {
<a name="l02225"></a>02225 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02226"></a>02226 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__max__sample__adj_1_1cvmx__tospx__max__sample__adj__s.html#a2181fd1e7ba846a45b5cc38266f44a23">reserved_10_63</a>               : 54;
<a name="l02227"></a>02227     uint64_t <a class="code" href="structcvmx__tospx__max__sample__adj_1_1cvmx__tospx__max__sample__adj__s.html#a52771d1e4a4511b1ba3c0e15bd86f698">num</a>                          : 10; <span class="comment">/**&lt; Indicates the maximum number of samples that can be</span>
<a name="l02228"></a>02228 <span class="comment">                                                         adjusted per frame. Note the value to be programmed</span>
<a name="l02229"></a>02229 <span class="comment">                                                         varies with the mode of operation as follow:</span>
<a name="l02230"></a>02230 <span class="comment">                                                         [NUM] = num_samples*MIMO*FDD / NUM_PORTS</span>
<a name="l02231"></a>02231 <span class="comment">                                                         Where:</span>
<a name="l02232"></a>02232 <span class="comment">                                                         MIMO = 2 in MIMO mode and 1 otherwise.</span>
<a name="l02233"></a>02233 <span class="comment">                                                         FDD = 2 in FDD mode and 1 otherwise.</span>
<a name="l02234"></a>02234 <span class="comment">                                                         NUM_PORTS = 2 in dual port mode, 1 otherwise.</span>
<a name="l02235"></a>02235 <span class="comment">                                                         num_samples must be in the range 1 to 6. */</span>
<a name="l02236"></a>02236 <span class="preprocessor">#else</span>
<a name="l02237"></a><a class="code" href="structcvmx__tospx__max__sample__adj_1_1cvmx__tospx__max__sample__adj__s.html#a52771d1e4a4511b1ba3c0e15bd86f698">02237</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__max__sample__adj_1_1cvmx__tospx__max__sample__adj__s.html#a52771d1e4a4511b1ba3c0e15bd86f698">num</a>                          : 10;
<a name="l02238"></a><a class="code" href="structcvmx__tospx__max__sample__adj_1_1cvmx__tospx__max__sample__adj__s.html#a2181fd1e7ba846a45b5cc38266f44a23">02238</a>     uint64_t <a class="code" href="structcvmx__tospx__max__sample__adj_1_1cvmx__tospx__max__sample__adj__s.html#a2181fd1e7ba846a45b5cc38266f44a23">reserved_10_63</a>               : 54;
<a name="l02239"></a>02239 <span class="preprocessor">#endif</span>
<a name="l02240"></a>02240 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__max__sample__adj.html#a6cdfadbbf008ee39e47924e01bed2324">s</a>;
<a name="l02241"></a><a class="code" href="unioncvmx__tospx__max__sample__adj.html#aa72abb93e7c73ab62d4a324538aea549">02241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__max__sample__adj_1_1cvmx__tospx__max__sample__adj__s.html">cvmx_tospx_max_sample_adj_s</a>    <a class="code" href="unioncvmx__tospx__max__sample__adj.html#aa72abb93e7c73ab62d4a324538aea549">cnf75xx</a>;
<a name="l02242"></a>02242 };
<a name="l02243"></a><a class="code" href="cvmx-tospx-defs_8h.html#a8d651f6162c66666b5e00efc3b6436ce">02243</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__max__sample__adj.html" title="cvmx_tosp::_max_sample_adj">cvmx_tospx_max_sample_adj</a> <a class="code" href="unioncvmx__tospx__max__sample__adj.html" title="cvmx_tosp::_max_sample_adj">cvmx_tospx_max_sample_adj_t</a>;
<a name="l02244"></a>02244 <span class="comment"></span>
<a name="l02245"></a>02245 <span class="comment">/**</span>
<a name="l02246"></a>02246 <span class="comment"> * cvmx_tosp#_min_sample_adj</span>
<a name="l02247"></a>02247 <span class="comment"> */</span>
<a name="l02248"></a><a class="code" href="unioncvmx__tospx__min__sample__adj.html">02248</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__min__sample__adj.html" title="cvmx_tosp::_min_sample_adj">cvmx_tospx_min_sample_adj</a> {
<a name="l02249"></a><a class="code" href="unioncvmx__tospx__min__sample__adj.html#ac7f7e20d454a0560908cf8a07a9caf2b">02249</a>     uint64_t <a class="code" href="unioncvmx__tospx__min__sample__adj.html#ac7f7e20d454a0560908cf8a07a9caf2b">u64</a>;
<a name="l02250"></a><a class="code" href="structcvmx__tospx__min__sample__adj_1_1cvmx__tospx__min__sample__adj__s.html">02250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__min__sample__adj_1_1cvmx__tospx__min__sample__adj__s.html">cvmx_tospx_min_sample_adj_s</a> {
<a name="l02251"></a>02251 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02252"></a>02252 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__min__sample__adj_1_1cvmx__tospx__min__sample__adj__s.html#ae0f015cc93b7794d624fd9e080e65127">reserved_4_63</a>                : 60;
<a name="l02253"></a>02253     uint64_t <a class="code" href="structcvmx__tospx__min__sample__adj_1_1cvmx__tospx__min__sample__adj__s.html#a7935c30b44c691f5bb4a40adeeb92cbf">num</a>                          : 4;  <span class="comment">/**&lt; Indicates the minimum number of samples that can be</span>
<a name="l02254"></a>02254 <span class="comment">                                                         adjusted per frame. Note the value to be programmed</span>
<a name="l02255"></a>02255 <span class="comment">                                                         varies with the mode of operation as follow:</span>
<a name="l02256"></a>02256 <span class="comment">                                                         [NUM]  = num_samples*MIMO*FDD / NUM_PORTS</span>
<a name="l02257"></a>02257 <span class="comment">                                                         Where:</span>
<a name="l02258"></a>02258 <span class="comment">                                                         MIMO = 2 in MIMO mode and 1 otherwise.</span>
<a name="l02259"></a>02259 <span class="comment">                                                         FDD = 2 in FDD mode and 1 otherwise.</span>
<a name="l02260"></a>02260 <span class="comment">                                                         NUM_PORTS = 2 in dual port mode, 1 otherwise. */</span>
<a name="l02261"></a>02261 <span class="preprocessor">#else</span>
<a name="l02262"></a><a class="code" href="structcvmx__tospx__min__sample__adj_1_1cvmx__tospx__min__sample__adj__s.html#a7935c30b44c691f5bb4a40adeeb92cbf">02262</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__min__sample__adj_1_1cvmx__tospx__min__sample__adj__s.html#a7935c30b44c691f5bb4a40adeeb92cbf">num</a>                          : 4;
<a name="l02263"></a><a class="code" href="structcvmx__tospx__min__sample__adj_1_1cvmx__tospx__min__sample__adj__s.html#ae0f015cc93b7794d624fd9e080e65127">02263</a>     uint64_t <a class="code" href="structcvmx__tospx__min__sample__adj_1_1cvmx__tospx__min__sample__adj__s.html#ae0f015cc93b7794d624fd9e080e65127">reserved_4_63</a>                : 60;
<a name="l02264"></a>02264 <span class="preprocessor">#endif</span>
<a name="l02265"></a>02265 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__min__sample__adj.html#ad82fef6737497af5fad4b836b03d3c9e">s</a>;
<a name="l02266"></a><a class="code" href="unioncvmx__tospx__min__sample__adj.html#aab7224c5a048b38515e488239680ef76">02266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__min__sample__adj_1_1cvmx__tospx__min__sample__adj__s.html">cvmx_tospx_min_sample_adj_s</a>    <a class="code" href="unioncvmx__tospx__min__sample__adj.html#aab7224c5a048b38515e488239680ef76">cnf75xx</a>;
<a name="l02267"></a>02267 };
<a name="l02268"></a><a class="code" href="cvmx-tospx-defs_8h.html#af05be6b645031e1ac728f95f4959b083">02268</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__min__sample__adj.html" title="cvmx_tosp::_min_sample_adj">cvmx_tospx_min_sample_adj</a> <a class="code" href="unioncvmx__tospx__min__sample__adj.html" title="cvmx_tosp::_min_sample_adj">cvmx_tospx_min_sample_adj_t</a>;
<a name="l02269"></a>02269 <span class="comment"></span>
<a name="l02270"></a>02270 <span class="comment">/**</span>
<a name="l02271"></a>02271 <span class="comment"> * cvmx_tosp#_num_dl_win</span>
<a name="l02272"></a>02272 <span class="comment"> */</span>
<a name="l02273"></a><a class="code" href="unioncvmx__tospx__num__dl__win.html">02273</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__num__dl__win.html" title="cvmx_tosp::_num_dl_win">cvmx_tospx_num_dl_win</a> {
<a name="l02274"></a><a class="code" href="unioncvmx__tospx__num__dl__win.html#a61983a3dcc0c1a846a1877b5374e7709">02274</a>     uint64_t <a class="code" href="unioncvmx__tospx__num__dl__win.html#a61983a3dcc0c1a846a1877b5374e7709">u64</a>;
<a name="l02275"></a><a class="code" href="structcvmx__tospx__num__dl__win_1_1cvmx__tospx__num__dl__win__s.html">02275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__num__dl__win_1_1cvmx__tospx__num__dl__win__s.html">cvmx_tospx_num_dl_win_s</a> {
<a name="l02276"></a>02276 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02277"></a>02277 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__num__dl__win_1_1cvmx__tospx__num__dl__win__s.html#ab88eebbef70e98b2617023620c4a81fc">reserved_3_63</a>                : 61;
<a name="l02278"></a>02278     uint64_t <a class="code" href="structcvmx__tospx__num__dl__win_1_1cvmx__tospx__num__dl__win__s.html#ac906de7a890335382f071c383e690f81">num</a>                          : 3;  <span class="comment">/**&lt; Number of DL windows. Must be in the range [0,4], other values are</span>
<a name="l02279"></a>02279 <span class="comment">                                                         reserved. */</span>
<a name="l02280"></a>02280 <span class="preprocessor">#else</span>
<a name="l02281"></a><a class="code" href="structcvmx__tospx__num__dl__win_1_1cvmx__tospx__num__dl__win__s.html#ac906de7a890335382f071c383e690f81">02281</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__num__dl__win_1_1cvmx__tospx__num__dl__win__s.html#ac906de7a890335382f071c383e690f81">num</a>                          : 3;
<a name="l02282"></a><a class="code" href="structcvmx__tospx__num__dl__win_1_1cvmx__tospx__num__dl__win__s.html#ab88eebbef70e98b2617023620c4a81fc">02282</a>     uint64_t <a class="code" href="structcvmx__tospx__num__dl__win_1_1cvmx__tospx__num__dl__win__s.html#ab88eebbef70e98b2617023620c4a81fc">reserved_3_63</a>                : 61;
<a name="l02283"></a>02283 <span class="preprocessor">#endif</span>
<a name="l02284"></a>02284 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__num__dl__win.html#ade02b02585e6bb5dcc8e96c17a8796cc">s</a>;
<a name="l02285"></a><a class="code" href="unioncvmx__tospx__num__dl__win.html#acc52c40e20440b52ce1dfd0fa625c9ce">02285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__num__dl__win_1_1cvmx__tospx__num__dl__win__s.html">cvmx_tospx_num_dl_win_s</a>        <a class="code" href="unioncvmx__tospx__num__dl__win.html#acc52c40e20440b52ce1dfd0fa625c9ce">cnf75xx</a>;
<a name="l02286"></a>02286 };
<a name="l02287"></a><a class="code" href="cvmx-tospx-defs_8h.html#a0e0abec43d45d9f5c275f167f689db53">02287</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__num__dl__win.html" title="cvmx_tosp::_num_dl_win">cvmx_tospx_num_dl_win</a> <a class="code" href="unioncvmx__tospx__num__dl__win.html" title="cvmx_tosp::_num_dl_win">cvmx_tospx_num_dl_win_t</a>;
<a name="l02288"></a>02288 <span class="comment"></span>
<a name="l02289"></a>02289 <span class="comment">/**</span>
<a name="l02290"></a>02290 <span class="comment"> * cvmx_tosp#_num_ul_win</span>
<a name="l02291"></a>02291 <span class="comment"> */</span>
<a name="l02292"></a><a class="code" href="unioncvmx__tospx__num__ul__win.html">02292</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__num__ul__win.html" title="cvmx_tosp::_num_ul_win">cvmx_tospx_num_ul_win</a> {
<a name="l02293"></a><a class="code" href="unioncvmx__tospx__num__ul__win.html#aa38831c1c07a60dbe676b9b90a686b13">02293</a>     uint64_t <a class="code" href="unioncvmx__tospx__num__ul__win.html#aa38831c1c07a60dbe676b9b90a686b13">u64</a>;
<a name="l02294"></a><a class="code" href="structcvmx__tospx__num__ul__win_1_1cvmx__tospx__num__ul__win__s.html">02294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__num__ul__win_1_1cvmx__tospx__num__ul__win__s.html">cvmx_tospx_num_ul_win_s</a> {
<a name="l02295"></a>02295 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02296"></a>02296 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__num__ul__win_1_1cvmx__tospx__num__ul__win__s.html#a0255253051def3c1ac9c6f50dd0f6fb6">reserved_3_63</a>                : 61;
<a name="l02297"></a>02297     uint64_t <a class="code" href="structcvmx__tospx__num__ul__win_1_1cvmx__tospx__num__ul__win__s.html#a2c6a4cd693908907c9d86df07d8f1aa2">num</a>                          : 3;  <span class="comment">/**&lt; Number of UL windows. Must be in the range 0 to 4, other values are</span>
<a name="l02298"></a>02298 <span class="comment">                                                         reserved. */</span>
<a name="l02299"></a>02299 <span class="preprocessor">#else</span>
<a name="l02300"></a><a class="code" href="structcvmx__tospx__num__ul__win_1_1cvmx__tospx__num__ul__win__s.html#a2c6a4cd693908907c9d86df07d8f1aa2">02300</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__num__ul__win_1_1cvmx__tospx__num__ul__win__s.html#a2c6a4cd693908907c9d86df07d8f1aa2">num</a>                          : 3;
<a name="l02301"></a><a class="code" href="structcvmx__tospx__num__ul__win_1_1cvmx__tospx__num__ul__win__s.html#a0255253051def3c1ac9c6f50dd0f6fb6">02301</a>     uint64_t <a class="code" href="structcvmx__tospx__num__ul__win_1_1cvmx__tospx__num__ul__win__s.html#a0255253051def3c1ac9c6f50dd0f6fb6">reserved_3_63</a>                : 61;
<a name="l02302"></a>02302 <span class="preprocessor">#endif</span>
<a name="l02303"></a>02303 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__num__ul__win.html#a105114d12d0b93261422a4ea00a0a2a8">s</a>;
<a name="l02304"></a><a class="code" href="unioncvmx__tospx__num__ul__win.html#a57a4c0edd65f495ced15e5d5c1acfa93">02304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__num__ul__win_1_1cvmx__tospx__num__ul__win__s.html">cvmx_tospx_num_ul_win_s</a>        <a class="code" href="unioncvmx__tospx__num__ul__win.html#a57a4c0edd65f495ced15e5d5c1acfa93">cnf75xx</a>;
<a name="l02305"></a>02305 };
<a name="l02306"></a><a class="code" href="cvmx-tospx-defs_8h.html#a349eddd630038ada8f24e73998f939ac">02306</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__num__ul__win.html" title="cvmx_tosp::_num_ul_win">cvmx_tospx_num_ul_win</a> <a class="code" href="unioncvmx__tospx__num__ul__win.html" title="cvmx_tosp::_num_ul_win">cvmx_tospx_num_ul_win_t</a>;
<a name="l02307"></a>02307 <span class="comment"></span>
<a name="l02308"></a>02308 <span class="comment">/**</span>
<a name="l02309"></a>02309 <span class="comment"> * cvmx_tosp#_pwm_enable</span>
<a name="l02310"></a>02310 <span class="comment"> */</span>
<a name="l02311"></a><a class="code" href="unioncvmx__tospx__pwm__enable.html">02311</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__pwm__enable.html" title="cvmx_tosp::_pwm_enable">cvmx_tospx_pwm_enable</a> {
<a name="l02312"></a><a class="code" href="unioncvmx__tospx__pwm__enable.html#ac9a70d3d6b1252277ae8584540515d12">02312</a>     uint64_t <a class="code" href="unioncvmx__tospx__pwm__enable.html#ac9a70d3d6b1252277ae8584540515d12">u64</a>;
<a name="l02313"></a><a class="code" href="structcvmx__tospx__pwm__enable_1_1cvmx__tospx__pwm__enable__s.html">02313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__pwm__enable_1_1cvmx__tospx__pwm__enable__s.html">cvmx_tospx_pwm_enable_s</a> {
<a name="l02314"></a>02314 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02315"></a>02315 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__pwm__enable_1_1cvmx__tospx__pwm__enable__s.html#a17495c3281f9449a3096612ef4b350a0">reserved_1_63</a>                : 63;
<a name="l02316"></a>02316     uint64_t <a class="code" href="structcvmx__tospx__pwm__enable_1_1cvmx__tospx__pwm__enable__s.html#a91f1b8b8687240ca9db6c24ffa8efd0e">ena</a>                          : 1;  <span class="comment">/**&lt; PWM signal generation enable:</span>
<a name="l02317"></a>02317 <span class="comment">                                                         0 = PWM disabled.</span>
<a name="l02318"></a>02318 <span class="comment">                                                         1 = PWM enabled. */</span>
<a name="l02319"></a>02319 <span class="preprocessor">#else</span>
<a name="l02320"></a><a class="code" href="structcvmx__tospx__pwm__enable_1_1cvmx__tospx__pwm__enable__s.html#a91f1b8b8687240ca9db6c24ffa8efd0e">02320</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__pwm__enable_1_1cvmx__tospx__pwm__enable__s.html#a91f1b8b8687240ca9db6c24ffa8efd0e">ena</a>                          : 1;
<a name="l02321"></a><a class="code" href="structcvmx__tospx__pwm__enable_1_1cvmx__tospx__pwm__enable__s.html#a17495c3281f9449a3096612ef4b350a0">02321</a>     uint64_t <a class="code" href="structcvmx__tospx__pwm__enable_1_1cvmx__tospx__pwm__enable__s.html#a17495c3281f9449a3096612ef4b350a0">reserved_1_63</a>                : 63;
<a name="l02322"></a>02322 <span class="preprocessor">#endif</span>
<a name="l02323"></a>02323 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__pwm__enable.html#ab06723930812be5306adec921f864b68">s</a>;
<a name="l02324"></a><a class="code" href="unioncvmx__tospx__pwm__enable.html#a5906ffeefd954cad18660446e913abdd">02324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__pwm__enable_1_1cvmx__tospx__pwm__enable__s.html">cvmx_tospx_pwm_enable_s</a>        <a class="code" href="unioncvmx__tospx__pwm__enable.html#a5906ffeefd954cad18660446e913abdd">cnf75xx</a>;
<a name="l02325"></a>02325 };
<a name="l02326"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad6a20f12879f70c49dda0ff5ada53c08">02326</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__pwm__enable.html" title="cvmx_tosp::_pwm_enable">cvmx_tospx_pwm_enable</a> <a class="code" href="unioncvmx__tospx__pwm__enable.html" title="cvmx_tosp::_pwm_enable">cvmx_tospx_pwm_enable_t</a>;
<a name="l02327"></a>02327 <span class="comment"></span>
<a name="l02328"></a>02328 <span class="comment">/**</span>
<a name="l02329"></a>02329 <span class="comment"> * cvmx_tosp#_pwm_high_time</span>
<a name="l02330"></a>02330 <span class="comment"> */</span>
<a name="l02331"></a><a class="code" href="unioncvmx__tospx__pwm__high__time.html">02331</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__pwm__high__time.html" title="cvmx_tosp::_pwm_high_time">cvmx_tospx_pwm_high_time</a> {
<a name="l02332"></a><a class="code" href="unioncvmx__tospx__pwm__high__time.html#ad596dd194b0eca185e5ffc4836f5e7d6">02332</a>     uint64_t <a class="code" href="unioncvmx__tospx__pwm__high__time.html#ad596dd194b0eca185e5ffc4836f5e7d6">u64</a>;
<a name="l02333"></a><a class="code" href="structcvmx__tospx__pwm__high__time_1_1cvmx__tospx__pwm__high__time__s.html">02333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__pwm__high__time_1_1cvmx__tospx__pwm__high__time__s.html">cvmx_tospx_pwm_high_time_s</a> {
<a name="l02334"></a>02334 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02335"></a>02335 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__pwm__high__time_1_1cvmx__tospx__pwm__high__time__s.html#a895535182ac239d5b782cb90db6eeb9b">reserved_24_63</a>               : 40;
<a name="l02336"></a>02336     uint64_t <a class="code" href="structcvmx__tospx__pwm__high__time_1_1cvmx__tospx__pwm__high__time__s.html#a2df379a14a1472067ebcce684d9057b6">hi_time</a>                      : 24; <span class="comment">/**&lt; Number of PWM high cycle minus 1. Cycles are counted in BCLK/2. */</span>
<a name="l02337"></a>02337 <span class="preprocessor">#else</span>
<a name="l02338"></a><a class="code" href="structcvmx__tospx__pwm__high__time_1_1cvmx__tospx__pwm__high__time__s.html#a2df379a14a1472067ebcce684d9057b6">02338</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__pwm__high__time_1_1cvmx__tospx__pwm__high__time__s.html#a2df379a14a1472067ebcce684d9057b6">hi_time</a>                      : 24;
<a name="l02339"></a><a class="code" href="structcvmx__tospx__pwm__high__time_1_1cvmx__tospx__pwm__high__time__s.html#a895535182ac239d5b782cb90db6eeb9b">02339</a>     uint64_t <a class="code" href="structcvmx__tospx__pwm__high__time_1_1cvmx__tospx__pwm__high__time__s.html#a895535182ac239d5b782cb90db6eeb9b">reserved_24_63</a>               : 40;
<a name="l02340"></a>02340 <span class="preprocessor">#endif</span>
<a name="l02341"></a>02341 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__pwm__high__time.html#adacce40d45074021742e36959be0b9b3">s</a>;
<a name="l02342"></a><a class="code" href="unioncvmx__tospx__pwm__high__time.html#a3ae8e36b8db349968dbbb0712e3f36b0">02342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__pwm__high__time_1_1cvmx__tospx__pwm__high__time__s.html">cvmx_tospx_pwm_high_time_s</a>     <a class="code" href="unioncvmx__tospx__pwm__high__time.html#a3ae8e36b8db349968dbbb0712e3f36b0">cnf75xx</a>;
<a name="l02343"></a>02343 };
<a name="l02344"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab94ed2851ae7244114a5bf5aeddf6761">02344</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__pwm__high__time.html" title="cvmx_tosp::_pwm_high_time">cvmx_tospx_pwm_high_time</a> <a class="code" href="unioncvmx__tospx__pwm__high__time.html" title="cvmx_tosp::_pwm_high_time">cvmx_tospx_pwm_high_time_t</a>;
<a name="l02345"></a>02345 <span class="comment"></span>
<a name="l02346"></a>02346 <span class="comment">/**</span>
<a name="l02347"></a>02347 <span class="comment"> * cvmx_tosp#_pwm_low_time</span>
<a name="l02348"></a>02348 <span class="comment"> */</span>
<a name="l02349"></a><a class="code" href="unioncvmx__tospx__pwm__low__time.html">02349</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__pwm__low__time.html" title="cvmx_tosp::_pwm_low_time">cvmx_tospx_pwm_low_time</a> {
<a name="l02350"></a><a class="code" href="unioncvmx__tospx__pwm__low__time.html#ad89e4a20c9d61df33f96a70b2329cb72">02350</a>     uint64_t <a class="code" href="unioncvmx__tospx__pwm__low__time.html#ad89e4a20c9d61df33f96a70b2329cb72">u64</a>;
<a name="l02351"></a><a class="code" href="structcvmx__tospx__pwm__low__time_1_1cvmx__tospx__pwm__low__time__s.html">02351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__pwm__low__time_1_1cvmx__tospx__pwm__low__time__s.html">cvmx_tospx_pwm_low_time_s</a> {
<a name="l02352"></a>02352 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02353"></a>02353 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__pwm__low__time_1_1cvmx__tospx__pwm__low__time__s.html#a1db8c5add9fc5bb73562dd40b64a0b66">reserved_24_63</a>               : 40;
<a name="l02354"></a>02354     uint64_t <a class="code" href="structcvmx__tospx__pwm__low__time_1_1cvmx__tospx__pwm__low__time__s.html#a37241cb8e0c0f81f15d8ce5744c9f1ca">lo_time</a>                      : 24; <span class="comment">/**&lt; Number of PWM low cycle minus 1. Cycles are counted in BCLK/2. */</span>
<a name="l02355"></a>02355 <span class="preprocessor">#else</span>
<a name="l02356"></a><a class="code" href="structcvmx__tospx__pwm__low__time_1_1cvmx__tospx__pwm__low__time__s.html#a37241cb8e0c0f81f15d8ce5744c9f1ca">02356</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__pwm__low__time_1_1cvmx__tospx__pwm__low__time__s.html#a37241cb8e0c0f81f15d8ce5744c9f1ca">lo_time</a>                      : 24;
<a name="l02357"></a><a class="code" href="structcvmx__tospx__pwm__low__time_1_1cvmx__tospx__pwm__low__time__s.html#a1db8c5add9fc5bb73562dd40b64a0b66">02357</a>     uint64_t <a class="code" href="structcvmx__tospx__pwm__low__time_1_1cvmx__tospx__pwm__low__time__s.html#a1db8c5add9fc5bb73562dd40b64a0b66">reserved_24_63</a>               : 40;
<a name="l02358"></a>02358 <span class="preprocessor">#endif</span>
<a name="l02359"></a>02359 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__pwm__low__time.html#a60295bf4403607a89f05aed5f38f58b1">s</a>;
<a name="l02360"></a><a class="code" href="unioncvmx__tospx__pwm__low__time.html#a61f3c6c1776c285cbf6e688603eb2c4b">02360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__pwm__low__time_1_1cvmx__tospx__pwm__low__time__s.html">cvmx_tospx_pwm_low_time_s</a>      <a class="code" href="unioncvmx__tospx__pwm__low__time.html#a61f3c6c1776c285cbf6e688603eb2c4b">cnf75xx</a>;
<a name="l02361"></a>02361 };
<a name="l02362"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab21ac59731869c0a71f99ec49cc39c27">02362</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__pwm__low__time.html" title="cvmx_tosp::_pwm_low_time">cvmx_tospx_pwm_low_time</a> <a class="code" href="unioncvmx__tospx__pwm__low__time.html" title="cvmx_tosp::_pwm_low_time">cvmx_tospx_pwm_low_time_t</a>;
<a name="l02363"></a>02363 <span class="comment"></span>
<a name="l02364"></a>02364 <span class="comment">/**</span>
<a name="l02365"></a>02365 <span class="comment"> * cvmx_tosp#_rd_timer64_lsb</span>
<a name="l02366"></a>02366 <span class="comment"> */</span>
<a name="l02367"></a><a class="code" href="unioncvmx__tospx__rd__timer64__lsb.html">02367</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__rd__timer64__lsb.html" title="cvmx_tosp::_rd_timer64_lsb">cvmx_tospx_rd_timer64_lsb</a> {
<a name="l02368"></a><a class="code" href="unioncvmx__tospx__rd__timer64__lsb.html#afa226010abba91ac313f859562d6caa2">02368</a>     uint64_t <a class="code" href="unioncvmx__tospx__rd__timer64__lsb.html#afa226010abba91ac313f859562d6caa2">u64</a>;
<a name="l02369"></a><a class="code" href="structcvmx__tospx__rd__timer64__lsb_1_1cvmx__tospx__rd__timer64__lsb__s.html">02369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__rd__timer64__lsb_1_1cvmx__tospx__rd__timer64__lsb__s.html">cvmx_tospx_rd_timer64_lsb_s</a> {
<a name="l02370"></a>02370 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02371"></a>02371 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__rd__timer64__lsb_1_1cvmx__tospx__rd__timer64__lsb__s.html#aff2340de97cc514f63616aa953a7b21b">reserved_32_63</a>               : 32;
<a name="l02372"></a>02372     uint64_t <a class="code" href="structcvmx__tospx__rd__timer64__lsb_1_1cvmx__tospx__rd__timer64__lsb__s.html#a047d88b0a397998f344a140595ad4b0a">val</a>                          : 32; <span class="comment">/**&lt; Least significant 32 bits of the 64-bit timer.</span>
<a name="l02373"></a>02373 <span class="comment">                                                         Note the value written in WR_TIMER64_LSB is not</span>
<a name="l02374"></a>02374 <span class="comment">                                                         propagated until the timer is enabled. */</span>
<a name="l02375"></a>02375 <span class="preprocessor">#else</span>
<a name="l02376"></a><a class="code" href="structcvmx__tospx__rd__timer64__lsb_1_1cvmx__tospx__rd__timer64__lsb__s.html#a047d88b0a397998f344a140595ad4b0a">02376</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__rd__timer64__lsb_1_1cvmx__tospx__rd__timer64__lsb__s.html#a047d88b0a397998f344a140595ad4b0a">val</a>                          : 32;
<a name="l02377"></a><a class="code" href="structcvmx__tospx__rd__timer64__lsb_1_1cvmx__tospx__rd__timer64__lsb__s.html#aff2340de97cc514f63616aa953a7b21b">02377</a>     uint64_t <a class="code" href="structcvmx__tospx__rd__timer64__lsb_1_1cvmx__tospx__rd__timer64__lsb__s.html#aff2340de97cc514f63616aa953a7b21b">reserved_32_63</a>               : 32;
<a name="l02378"></a>02378 <span class="preprocessor">#endif</span>
<a name="l02379"></a>02379 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__rd__timer64__lsb.html#ab919bac8a7c5b41d998a1eb41d58c5fd">s</a>;
<a name="l02380"></a><a class="code" href="unioncvmx__tospx__rd__timer64__lsb.html#a35cf4a5ef2a7f87c4616b2659ca42bbf">02380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__rd__timer64__lsb_1_1cvmx__tospx__rd__timer64__lsb__s.html">cvmx_tospx_rd_timer64_lsb_s</a>    <a class="code" href="unioncvmx__tospx__rd__timer64__lsb.html#a35cf4a5ef2a7f87c4616b2659ca42bbf">cnf75xx</a>;
<a name="l02381"></a>02381 };
<a name="l02382"></a><a class="code" href="cvmx-tospx-defs_8h.html#a22d84d6a57a29facd581d556bb87ab7d">02382</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__rd__timer64__lsb.html" title="cvmx_tosp::_rd_timer64_lsb">cvmx_tospx_rd_timer64_lsb</a> <a class="code" href="unioncvmx__tospx__rd__timer64__lsb.html" title="cvmx_tosp::_rd_timer64_lsb">cvmx_tospx_rd_timer64_lsb_t</a>;
<a name="l02383"></a>02383 <span class="comment"></span>
<a name="l02384"></a>02384 <span class="comment">/**</span>
<a name="l02385"></a>02385 <span class="comment"> * cvmx_tosp#_rd_timer64_msb</span>
<a name="l02386"></a>02386 <span class="comment"> */</span>
<a name="l02387"></a><a class="code" href="unioncvmx__tospx__rd__timer64__msb.html">02387</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__rd__timer64__msb.html" title="cvmx_tosp::_rd_timer64_msb">cvmx_tospx_rd_timer64_msb</a> {
<a name="l02388"></a><a class="code" href="unioncvmx__tospx__rd__timer64__msb.html#a103f850d9d37e35a54c1a0d358cb7ac7">02388</a>     uint64_t <a class="code" href="unioncvmx__tospx__rd__timer64__msb.html#a103f850d9d37e35a54c1a0d358cb7ac7">u64</a>;
<a name="l02389"></a><a class="code" href="structcvmx__tospx__rd__timer64__msb_1_1cvmx__tospx__rd__timer64__msb__s.html">02389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__rd__timer64__msb_1_1cvmx__tospx__rd__timer64__msb__s.html">cvmx_tospx_rd_timer64_msb_s</a> {
<a name="l02390"></a>02390 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02391"></a>02391 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__rd__timer64__msb_1_1cvmx__tospx__rd__timer64__msb__s.html#a0e5874046ed2129ff4bd5803d2204321">reserved_32_63</a>               : 32;
<a name="l02392"></a>02392     uint64_t <a class="code" href="structcvmx__tospx__rd__timer64__msb_1_1cvmx__tospx__rd__timer64__msb__s.html#a49d3734d61b6460bf4970a80bdde644e">val</a>                          : 32; <span class="comment">/**&lt; Most significant 32 bits of the 64-bit timer.</span>
<a name="l02393"></a>02393 <span class="comment">                                                         Note the value written in WR_TIMER64_MSB is not</span>
<a name="l02394"></a>02394 <span class="comment">                                                         propagated until the timer is enabled. */</span>
<a name="l02395"></a>02395 <span class="preprocessor">#else</span>
<a name="l02396"></a><a class="code" href="structcvmx__tospx__rd__timer64__msb_1_1cvmx__tospx__rd__timer64__msb__s.html#a49d3734d61b6460bf4970a80bdde644e">02396</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__rd__timer64__msb_1_1cvmx__tospx__rd__timer64__msb__s.html#a49d3734d61b6460bf4970a80bdde644e">val</a>                          : 32;
<a name="l02397"></a><a class="code" href="structcvmx__tospx__rd__timer64__msb_1_1cvmx__tospx__rd__timer64__msb__s.html#a0e5874046ed2129ff4bd5803d2204321">02397</a>     uint64_t <a class="code" href="structcvmx__tospx__rd__timer64__msb_1_1cvmx__tospx__rd__timer64__msb__s.html#a0e5874046ed2129ff4bd5803d2204321">reserved_32_63</a>               : 32;
<a name="l02398"></a>02398 <span class="preprocessor">#endif</span>
<a name="l02399"></a>02399 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__rd__timer64__msb.html#af8c6789ae98d2c5d10788a24473e7e1b">s</a>;
<a name="l02400"></a><a class="code" href="unioncvmx__tospx__rd__timer64__msb.html#a5938c621698186db87aeb781dcbf7160">02400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__rd__timer64__msb_1_1cvmx__tospx__rd__timer64__msb__s.html">cvmx_tospx_rd_timer64_msb_s</a>    <a class="code" href="unioncvmx__tospx__rd__timer64__msb.html#a5938c621698186db87aeb781dcbf7160">cnf75xx</a>;
<a name="l02401"></a>02401 };
<a name="l02402"></a><a class="code" href="cvmx-tospx-defs_8h.html#afdec5eabc5ffcf71ad99dfe42c4999f7">02402</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__rd__timer64__msb.html" title="cvmx_tosp::_rd_timer64_msb">cvmx_tospx_rd_timer64_msb</a> <a class="code" href="unioncvmx__tospx__rd__timer64__msb.html" title="cvmx_tosp::_rd_timer64_msb">cvmx_tospx_rd_timer64_msb_t</a>;
<a name="l02403"></a>02403 <span class="comment"></span>
<a name="l02404"></a>02404 <span class="comment">/**</span>
<a name="l02405"></a>02405 <span class="comment"> * cvmx_tosp#_real_time_timer</span>
<a name="l02406"></a>02406 <span class="comment"> */</span>
<a name="l02407"></a><a class="code" href="unioncvmx__tospx__real__time__timer.html">02407</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__real__time__timer.html" title="cvmx_tosp::_real_time_timer">cvmx_tospx_real_time_timer</a> {
<a name="l02408"></a><a class="code" href="unioncvmx__tospx__real__time__timer.html#a12c77974de587824fd3ad21865374891">02408</a>     uint64_t <a class="code" href="unioncvmx__tospx__real__time__timer.html#a12c77974de587824fd3ad21865374891">u64</a>;
<a name="l02409"></a><a class="code" href="structcvmx__tospx__real__time__timer_1_1cvmx__tospx__real__time__timer__s.html">02409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__real__time__timer_1_1cvmx__tospx__real__time__timer__s.html">cvmx_tospx_real_time_timer_s</a> {
<a name="l02410"></a>02410 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02411"></a>02411 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__real__time__timer_1_1cvmx__tospx__real__time__timer__s.html#a912ec38474bcf74b5280644d5657f8ce">reserved_32_63</a>               : 32;
<a name="l02412"></a>02412     uint64_t <a class="code" href="structcvmx__tospx__real__time__timer_1_1cvmx__tospx__real__time__timer__s.html#a5fb83f9c4ed1e22c1651959a029ab7a1">timer</a>                        : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l02413"></a>02413 <span class="preprocessor">#else</span>
<a name="l02414"></a><a class="code" href="structcvmx__tospx__real__time__timer_1_1cvmx__tospx__real__time__timer__s.html#a5fb83f9c4ed1e22c1651959a029ab7a1">02414</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__real__time__timer_1_1cvmx__tospx__real__time__timer__s.html#a5fb83f9c4ed1e22c1651959a029ab7a1">timer</a>                        : 32;
<a name="l02415"></a><a class="code" href="structcvmx__tospx__real__time__timer_1_1cvmx__tospx__real__time__timer__s.html#a912ec38474bcf74b5280644d5657f8ce">02415</a>     uint64_t <a class="code" href="structcvmx__tospx__real__time__timer_1_1cvmx__tospx__real__time__timer__s.html#a912ec38474bcf74b5280644d5657f8ce">reserved_32_63</a>               : 32;
<a name="l02416"></a>02416 <span class="preprocessor">#endif</span>
<a name="l02417"></a>02417 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__real__time__timer.html#a48d0dd712c5c8a3383bfa15972996f8c">s</a>;
<a name="l02418"></a><a class="code" href="unioncvmx__tospx__real__time__timer.html#ae85bc579e70ae2047f967beae76d8045">02418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__real__time__timer_1_1cvmx__tospx__real__time__timer__s.html">cvmx_tospx_real_time_timer_s</a>   <a class="code" href="unioncvmx__tospx__real__time__timer.html#ae85bc579e70ae2047f967beae76d8045">cnf75xx</a>;
<a name="l02419"></a>02419 };
<a name="l02420"></a><a class="code" href="cvmx-tospx-defs_8h.html#aef75fc7f7aa4eda4985569a0ea78f151">02420</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__real__time__timer.html" title="cvmx_tosp::_real_time_timer">cvmx_tospx_real_time_timer</a> <a class="code" href="unioncvmx__tospx__real__time__timer.html" title="cvmx_tosp::_real_time_timer">cvmx_tospx_real_time_timer_t</a>;
<a name="l02421"></a>02421 <span class="comment"></span>
<a name="l02422"></a>02422 <span class="comment">/**</span>
<a name="l02423"></a>02423 <span class="comment"> * cvmx_tosp#_rf_clk_timer</span>
<a name="l02424"></a>02424 <span class="comment"> */</span>
<a name="l02425"></a><a class="code" href="unioncvmx__tospx__rf__clk__timer.html">02425</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__rf__clk__timer.html" title="cvmx_tosp::_rf_clk_timer">cvmx_tospx_rf_clk_timer</a> {
<a name="l02426"></a><a class="code" href="unioncvmx__tospx__rf__clk__timer.html#a9eb7e97f1c0e58b1812ec177fa69cdef">02426</a>     uint64_t <a class="code" href="unioncvmx__tospx__rf__clk__timer.html#a9eb7e97f1c0e58b1812ec177fa69cdef">u64</a>;
<a name="l02427"></a><a class="code" href="structcvmx__tospx__rf__clk__timer_1_1cvmx__tospx__rf__clk__timer__s.html">02427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__rf__clk__timer_1_1cvmx__tospx__rf__clk__timer__s.html">cvmx_tospx_rf_clk_timer_s</a> {
<a name="l02428"></a>02428 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02429"></a>02429 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__rf__clk__timer_1_1cvmx__tospx__rf__clk__timer__s.html#ad1fad8d1d1cd46b51ffdb76e0a15b228">reserved_32_63</a>               : 32;
<a name="l02430"></a>02430     uint64_t <a class="code" href="structcvmx__tospx__rf__clk__timer_1_1cvmx__tospx__rf__clk__timer__s.html#a79c277f53c1e8b2984706c6072930478">timer</a>                        : 32; <span class="comment">/**&lt; Timer running off the RF clock. The timer is enabled/disable by</span>
<a name="l02431"></a>02431 <span class="comment">                                                         TOSP()_RF_CLK_TIMER_EN. Once enabled, it is reset to zero and starts</span>
<a name="l02432"></a>02432 <span class="comment">                                                         counting at th first BPHY_1PPS pulse. It is incremented by one ever RF</span>
<a name="l02433"></a>02433 <span class="comment">                                                         clock cycle, and reset to zero every 30 seconds (i.e., every 30th</span>
<a name="l02434"></a>02434 <span class="comment">                                                         pulse of BPHY_1PPS). */</span>
<a name="l02435"></a>02435 <span class="preprocessor">#else</span>
<a name="l02436"></a><a class="code" href="structcvmx__tospx__rf__clk__timer_1_1cvmx__tospx__rf__clk__timer__s.html#a79c277f53c1e8b2984706c6072930478">02436</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__rf__clk__timer_1_1cvmx__tospx__rf__clk__timer__s.html#a79c277f53c1e8b2984706c6072930478">timer</a>                        : 32;
<a name="l02437"></a><a class="code" href="structcvmx__tospx__rf__clk__timer_1_1cvmx__tospx__rf__clk__timer__s.html#ad1fad8d1d1cd46b51ffdb76e0a15b228">02437</a>     uint64_t <a class="code" href="structcvmx__tospx__rf__clk__timer_1_1cvmx__tospx__rf__clk__timer__s.html#ad1fad8d1d1cd46b51ffdb76e0a15b228">reserved_32_63</a>               : 32;
<a name="l02438"></a>02438 <span class="preprocessor">#endif</span>
<a name="l02439"></a>02439 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__rf__clk__timer.html#a4dfea69a1517db445057680048cc1a92">s</a>;
<a name="l02440"></a><a class="code" href="unioncvmx__tospx__rf__clk__timer.html#a9528ea7321cab2f3f284ea70deb72a44">02440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__rf__clk__timer_1_1cvmx__tospx__rf__clk__timer__s.html">cvmx_tospx_rf_clk_timer_s</a>      <a class="code" href="unioncvmx__tospx__rf__clk__timer.html#a9528ea7321cab2f3f284ea70deb72a44">cnf75xx</a>;
<a name="l02441"></a>02441 };
<a name="l02442"></a><a class="code" href="cvmx-tospx-defs_8h.html#af57440d89c09b1b6a68136b40cf86d4f">02442</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__rf__clk__timer.html" title="cvmx_tosp::_rf_clk_timer">cvmx_tospx_rf_clk_timer</a> <a class="code" href="unioncvmx__tospx__rf__clk__timer.html" title="cvmx_tosp::_rf_clk_timer">cvmx_tospx_rf_clk_timer_t</a>;
<a name="l02443"></a>02443 <span class="comment"></span>
<a name="l02444"></a>02444 <span class="comment">/**</span>
<a name="l02445"></a>02445 <span class="comment"> * cvmx_tosp#_rf_clk_timer_en</span>
<a name="l02446"></a>02446 <span class="comment"> */</span>
<a name="l02447"></a><a class="code" href="unioncvmx__tospx__rf__clk__timer__en.html">02447</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__rf__clk__timer__en.html" title="cvmx_tosp::_rf_clk_timer_en">cvmx_tospx_rf_clk_timer_en</a> {
<a name="l02448"></a><a class="code" href="unioncvmx__tospx__rf__clk__timer__en.html#a8be5bfe53ae7f139406a956ecc42537f">02448</a>     uint64_t <a class="code" href="unioncvmx__tospx__rf__clk__timer__en.html#a8be5bfe53ae7f139406a956ecc42537f">u64</a>;
<a name="l02449"></a><a class="code" href="structcvmx__tospx__rf__clk__timer__en_1_1cvmx__tospx__rf__clk__timer__en__s.html">02449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__rf__clk__timer__en_1_1cvmx__tospx__rf__clk__timer__en__s.html">cvmx_tospx_rf_clk_timer_en_s</a> {
<a name="l02450"></a>02450 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02451"></a>02451 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__rf__clk__timer__en_1_1cvmx__tospx__rf__clk__timer__en__s.html#a3ca4b42e0360ea92d4b23295a88925bb">reserved_1_63</a>                : 63;
<a name="l02452"></a>02452     uint64_t <a class="code" href="structcvmx__tospx__rf__clk__timer__en_1_1cvmx__tospx__rf__clk__timer__en__s.html#adc53ef90ca5194bad25441fa6ffaa43f">ena</a>                          : 1;  <span class="comment">/**&lt; RF clock 32-bit timer enable:</span>
<a name="l02453"></a>02453 <span class="comment">                                                         0 = Disabled.</span>
<a name="l02454"></a>02454 <span class="comment">                                                         1 = Enabled. */</span>
<a name="l02455"></a>02455 <span class="preprocessor">#else</span>
<a name="l02456"></a><a class="code" href="structcvmx__tospx__rf__clk__timer__en_1_1cvmx__tospx__rf__clk__timer__en__s.html#adc53ef90ca5194bad25441fa6ffaa43f">02456</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__rf__clk__timer__en_1_1cvmx__tospx__rf__clk__timer__en__s.html#adc53ef90ca5194bad25441fa6ffaa43f">ena</a>                          : 1;
<a name="l02457"></a><a class="code" href="structcvmx__tospx__rf__clk__timer__en_1_1cvmx__tospx__rf__clk__timer__en__s.html#a3ca4b42e0360ea92d4b23295a88925bb">02457</a>     uint64_t <a class="code" href="structcvmx__tospx__rf__clk__timer__en_1_1cvmx__tospx__rf__clk__timer__en__s.html#a3ca4b42e0360ea92d4b23295a88925bb">reserved_1_63</a>                : 63;
<a name="l02458"></a>02458 <span class="preprocessor">#endif</span>
<a name="l02459"></a>02459 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__rf__clk__timer__en.html#a415ba77d3bf559eefb593759b5ae2678">s</a>;
<a name="l02460"></a><a class="code" href="unioncvmx__tospx__rf__clk__timer__en.html#a44cca5d1b5b27b6656216ac7e8bef475">02460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__rf__clk__timer__en_1_1cvmx__tospx__rf__clk__timer__en__s.html">cvmx_tospx_rf_clk_timer_en_s</a>   <a class="code" href="unioncvmx__tospx__rf__clk__timer__en.html#a44cca5d1b5b27b6656216ac7e8bef475">cnf75xx</a>;
<a name="l02461"></a>02461 };
<a name="l02462"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab0731b0c46383c7910c9ce8d7cff7130">02462</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__rf__clk__timer__en.html" title="cvmx_tosp::_rf_clk_timer_en">cvmx_tospx_rf_clk_timer_en</a> <a class="code" href="unioncvmx__tospx__rf__clk__timer__en.html" title="cvmx_tosp::_rf_clk_timer_en">cvmx_tospx_rf_clk_timer_en_t</a>;
<a name="l02463"></a>02463 <span class="comment"></span>
<a name="l02464"></a>02464 <span class="comment">/**</span>
<a name="l02465"></a>02465 <span class="comment"> * cvmx_tosp#_sample_adj_cfg</span>
<a name="l02466"></a>02466 <span class="comment"> */</span>
<a name="l02467"></a><a class="code" href="unioncvmx__tospx__sample__adj__cfg.html">02467</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__sample__adj__cfg.html" title="cvmx_tosp::_sample_adj_cfg">cvmx_tospx_sample_adj_cfg</a> {
<a name="l02468"></a><a class="code" href="unioncvmx__tospx__sample__adj__cfg.html#a2fe7ea361eeca78c6522adeb475a4fd9">02468</a>     uint64_t <a class="code" href="unioncvmx__tospx__sample__adj__cfg.html#a2fe7ea361eeca78c6522adeb475a4fd9">u64</a>;
<a name="l02469"></a><a class="code" href="structcvmx__tospx__sample__adj__cfg_1_1cvmx__tospx__sample__adj__cfg__s.html">02469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__sample__adj__cfg_1_1cvmx__tospx__sample__adj__cfg__s.html">cvmx_tospx_sample_adj_cfg_s</a> {
<a name="l02470"></a>02470 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02471"></a>02471 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__sample__adj__cfg_1_1cvmx__tospx__sample__adj__cfg__s.html#aff14cb24736a97bc86c6d9a65bbe5091">reserved_1_63</a>                : 63;
<a name="l02472"></a>02472     uint64_t <a class="code" href="structcvmx__tospx__sample__adj__cfg_1_1cvmx__tospx__sample__adj__cfg__s.html#aeb75f1d36f8b3b9dc631d87e03ecad31">adj</a>                          : 1;  <span class="comment">/**&lt; Indicates whether samples must be added/removed from the</span>
<a name="l02473"></a>02473 <span class="comment">                                                         beginning or the end of the frame.</span>
<a name="l02474"></a>02474 <span class="comment">                                                         0 = Add/remove samples from the end of the frame</span>
<a name="l02475"></a>02475 <span class="comment">                                                         (default, must be used).</span>
<a name="l02476"></a>02476 <span class="comment">                                                         1 = Add/remove samples from the beginning of the frame. */</span>
<a name="l02477"></a>02477 <span class="preprocessor">#else</span>
<a name="l02478"></a><a class="code" href="structcvmx__tospx__sample__adj__cfg_1_1cvmx__tospx__sample__adj__cfg__s.html#aeb75f1d36f8b3b9dc631d87e03ecad31">02478</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__sample__adj__cfg_1_1cvmx__tospx__sample__adj__cfg__s.html#aeb75f1d36f8b3b9dc631d87e03ecad31">adj</a>                          : 1;
<a name="l02479"></a><a class="code" href="structcvmx__tospx__sample__adj__cfg_1_1cvmx__tospx__sample__adj__cfg__s.html#aff14cb24736a97bc86c6d9a65bbe5091">02479</a>     uint64_t <a class="code" href="structcvmx__tospx__sample__adj__cfg_1_1cvmx__tospx__sample__adj__cfg__s.html#aff14cb24736a97bc86c6d9a65bbe5091">reserved_1_63</a>                : 63;
<a name="l02480"></a>02480 <span class="preprocessor">#endif</span>
<a name="l02481"></a>02481 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__sample__adj__cfg.html#afab446b8b546b15bcb6b7358450a3ee7">s</a>;
<a name="l02482"></a><a class="code" href="unioncvmx__tospx__sample__adj__cfg.html#a44ee46626ee406a9ac92bc60eebbc044">02482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__sample__adj__cfg_1_1cvmx__tospx__sample__adj__cfg__s.html">cvmx_tospx_sample_adj_cfg_s</a>    <a class="code" href="unioncvmx__tospx__sample__adj__cfg.html#a44ee46626ee406a9ac92bc60eebbc044">cnf75xx</a>;
<a name="l02483"></a>02483 };
<a name="l02484"></a><a class="code" href="cvmx-tospx-defs_8h.html#a57045f26ea72b332739323aef47eaf8d">02484</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__sample__adj__cfg.html" title="cvmx_tosp::_sample_adj_cfg">cvmx_tospx_sample_adj_cfg</a> <a class="code" href="unioncvmx__tospx__sample__adj__cfg.html" title="cvmx_tosp::_sample_adj_cfg">cvmx_tospx_sample_adj_cfg_t</a>;
<a name="l02485"></a>02485 <span class="comment"></span>
<a name="l02486"></a>02486 <span class="comment">/**</span>
<a name="l02487"></a>02487 <span class="comment"> * cvmx_tosp#_sample_adj_error</span>
<a name="l02488"></a>02488 <span class="comment"> */</span>
<a name="l02489"></a><a class="code" href="unioncvmx__tospx__sample__adj__error.html">02489</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__sample__adj__error.html" title="cvmx_tosp::_sample_adj_error">cvmx_tospx_sample_adj_error</a> {
<a name="l02490"></a><a class="code" href="unioncvmx__tospx__sample__adj__error.html#a550372b6ccf197cf861ad31c75c753c6">02490</a>     uint64_t <a class="code" href="unioncvmx__tospx__sample__adj__error.html#a550372b6ccf197cf861ad31c75c753c6">u64</a>;
<a name="l02491"></a><a class="code" href="structcvmx__tospx__sample__adj__error_1_1cvmx__tospx__sample__adj__error__s.html">02491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__sample__adj__error_1_1cvmx__tospx__sample__adj__error__s.html">cvmx_tospx_sample_adj_error_s</a> {
<a name="l02492"></a>02492 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02493"></a>02493 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__sample__adj__error_1_1cvmx__tospx__sample__adj__error__s.html#a10d4c7a5ff620233185e8a149929f427">reserved_24_63</a>               : 40;
<a name="l02494"></a>02494     uint64_t offset                       : 24; <span class="comment">/**&lt; Count of the number of times the DL FIFO did not have</span>
<a name="l02495"></a>02495 <span class="comment">                                                         enough IQ samples to be dropped for a DL timing</span>
<a name="l02496"></a>02496 <span class="comment">                                                         adjustment.</span>
<a name="l02497"></a>02497 <span class="comment">                                                         Bits &lt;7:0&gt; = DL AXC0 FIFO sample adjustment error.</span>
<a name="l02498"></a>02498 <span class="comment">                                                         Bits &lt;23:16&gt; = DL AXC1 FIFO sample adjustment error. */</span>
<a name="l02499"></a>02499 <span class="preprocessor">#else</span>
<a name="l02500"></a><a class="code" href="structcvmx__tospx__sample__adj__error_1_1cvmx__tospx__sample__adj__error__s.html#ad3169629b4252dccd83a6aea7512c868">02500</a> <span class="preprocessor"></span>    uint64_t offset                       : 24;
<a name="l02501"></a><a class="code" href="structcvmx__tospx__sample__adj__error_1_1cvmx__tospx__sample__adj__error__s.html#a10d4c7a5ff620233185e8a149929f427">02501</a>     uint64_t <a class="code" href="structcvmx__tospx__sample__adj__error_1_1cvmx__tospx__sample__adj__error__s.html#a10d4c7a5ff620233185e8a149929f427">reserved_24_63</a>               : 40;
<a name="l02502"></a>02502 <span class="preprocessor">#endif</span>
<a name="l02503"></a>02503 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__sample__adj__error.html#a90fd8ecf0ab48f37cf16ca64045a64e4">s</a>;
<a name="l02504"></a><a class="code" href="unioncvmx__tospx__sample__adj__error.html#afb5bb33a7da3c6ac2755e53a93761ee3">02504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__sample__adj__error_1_1cvmx__tospx__sample__adj__error__s.html">cvmx_tospx_sample_adj_error_s</a>  <a class="code" href="unioncvmx__tospx__sample__adj__error.html#afb5bb33a7da3c6ac2755e53a93761ee3">cnf75xx</a>;
<a name="l02505"></a>02505 };
<a name="l02506"></a><a class="code" href="cvmx-tospx-defs_8h.html#a0ff8dfa3d2c6c112e92b01e65cb11f66">02506</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__sample__adj__error.html" title="cvmx_tosp::_sample_adj_error">cvmx_tospx_sample_adj_error</a> <a class="code" href="unioncvmx__tospx__sample__adj__error.html" title="cvmx_tosp::_sample_adj_error">cvmx_tospx_sample_adj_error_t</a>;
<a name="l02507"></a>02507 <span class="comment"></span>
<a name="l02508"></a>02508 <span class="comment">/**</span>
<a name="l02509"></a>02509 <span class="comment"> * cvmx_tosp#_sample_cnt</span>
<a name="l02510"></a>02510 <span class="comment"> */</span>
<a name="l02511"></a><a class="code" href="unioncvmx__tospx__sample__cnt.html">02511</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__sample__cnt.html" title="cvmx_tosp::_sample_cnt">cvmx_tospx_sample_cnt</a> {
<a name="l02512"></a><a class="code" href="unioncvmx__tospx__sample__cnt.html#ad25bd09708a27682adf5334311363d81">02512</a>     uint64_t <a class="code" href="unioncvmx__tospx__sample__cnt.html#ad25bd09708a27682adf5334311363d81">u64</a>;
<a name="l02513"></a><a class="code" href="structcvmx__tospx__sample__cnt_1_1cvmx__tospx__sample__cnt__s.html">02513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__sample__cnt_1_1cvmx__tospx__sample__cnt__s.html">cvmx_tospx_sample_cnt_s</a> {
<a name="l02514"></a>02514 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02515"></a>02515 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__sample__cnt_1_1cvmx__tospx__sample__cnt__s.html#ae9e34694749852b631b290cd9d8d9394">reserved_20_63</a>               : 44;
<a name="l02516"></a>02516     uint64_t <a class="code" href="structcvmx__tospx__sample__cnt_1_1cvmx__tospx__sample__cnt__s.html#a051cd696fb90c2f027aa16f58b6b8806">cnt</a>                          : 20; <span class="comment">/**&lt; Current sample count modulo FRAME_L. The start of frame is</span>
<a name="l02517"></a>02517 <span class="comment">                                                         aligned with count 0. */</span>
<a name="l02518"></a>02518 <span class="preprocessor">#else</span>
<a name="l02519"></a><a class="code" href="structcvmx__tospx__sample__cnt_1_1cvmx__tospx__sample__cnt__s.html#a051cd696fb90c2f027aa16f58b6b8806">02519</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__sample__cnt_1_1cvmx__tospx__sample__cnt__s.html#a051cd696fb90c2f027aa16f58b6b8806">cnt</a>                          : 20;
<a name="l02520"></a><a class="code" href="structcvmx__tospx__sample__cnt_1_1cvmx__tospx__sample__cnt__s.html#ae9e34694749852b631b290cd9d8d9394">02520</a>     uint64_t <a class="code" href="structcvmx__tospx__sample__cnt_1_1cvmx__tospx__sample__cnt__s.html#ae9e34694749852b631b290cd9d8d9394">reserved_20_63</a>               : 44;
<a name="l02521"></a>02521 <span class="preprocessor">#endif</span>
<a name="l02522"></a>02522 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__sample__cnt.html#a69c842bb3b65f6aa08afcd0b3377553e">s</a>;
<a name="l02523"></a><a class="code" href="unioncvmx__tospx__sample__cnt.html#ad11a12c3e428161bfe3a777b7611366e">02523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__sample__cnt_1_1cvmx__tospx__sample__cnt__s.html">cvmx_tospx_sample_cnt_s</a>        <a class="code" href="unioncvmx__tospx__sample__cnt.html#ad11a12c3e428161bfe3a777b7611366e">cnf75xx</a>;
<a name="l02524"></a>02524 };
<a name="l02525"></a><a class="code" href="cvmx-tospx-defs_8h.html#af13a18d4b275ec0169d49eb6b4aaadfe">02525</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__sample__cnt.html" title="cvmx_tosp::_sample_cnt">cvmx_tospx_sample_cnt</a> <a class="code" href="unioncvmx__tospx__sample__cnt.html" title="cvmx_tosp::_sample_cnt">cvmx_tospx_sample_cnt_t</a>;
<a name="l02526"></a>02526 <span class="comment"></span>
<a name="l02527"></a>02527 <span class="comment">/**</span>
<a name="l02528"></a>02528 <span class="comment"> * cvmx_tosp#_skip_frm_cnt_bits</span>
<a name="l02529"></a>02529 <span class="comment"> */</span>
<a name="l02530"></a><a class="code" href="unioncvmx__tospx__skip__frm__cnt__bits.html">02530</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__skip__frm__cnt__bits.html" title="cvmx_tosp::_skip_frm_cnt_bits">cvmx_tospx_skip_frm_cnt_bits</a> {
<a name="l02531"></a><a class="code" href="unioncvmx__tospx__skip__frm__cnt__bits.html#acbbe671c6791a94cb7ec4323344f1cc3">02531</a>     uint64_t <a class="code" href="unioncvmx__tospx__skip__frm__cnt__bits.html#acbbe671c6791a94cb7ec4323344f1cc3">u64</a>;
<a name="l02532"></a><a class="code" href="structcvmx__tospx__skip__frm__cnt__bits_1_1cvmx__tospx__skip__frm__cnt__bits__s.html">02532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__skip__frm__cnt__bits_1_1cvmx__tospx__skip__frm__cnt__bits__s.html">cvmx_tospx_skip_frm_cnt_bits_s</a> {
<a name="l02533"></a>02533 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02534"></a>02534 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__skip__frm__cnt__bits_1_1cvmx__tospx__skip__frm__cnt__bits__s.html#a47cc762e1048c60507cfde2d49e6ee84">reserved_2_63</a>                : 62;
<a name="l02535"></a>02535     uint64_t <a class="code" href="structcvmx__tospx__skip__frm__cnt__bits_1_1cvmx__tospx__skip__frm__cnt__bits__s.html#a2f41357c2f7ed547efb0779527b16e1c">bits</a>                         : 2;  <span class="comment">/**&lt; Indicates the number of sample count bits to skip, in</span>
<a name="l02536"></a>02536 <span class="comment">                                                         order to reduce the sample count update frequency and</span>
<a name="l02537"></a>02537 <span class="comment">                                                         permit a reliable clock crossing from the RF to the</span>
<a name="l02538"></a>02538 <span class="comment">                                                         SCLK clock domain. */</span>
<a name="l02539"></a>02539 <span class="preprocessor">#else</span>
<a name="l02540"></a><a class="code" href="structcvmx__tospx__skip__frm__cnt__bits_1_1cvmx__tospx__skip__frm__cnt__bits__s.html#a2f41357c2f7ed547efb0779527b16e1c">02540</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__skip__frm__cnt__bits_1_1cvmx__tospx__skip__frm__cnt__bits__s.html#a2f41357c2f7ed547efb0779527b16e1c">bits</a>                         : 2;
<a name="l02541"></a><a class="code" href="structcvmx__tospx__skip__frm__cnt__bits_1_1cvmx__tospx__skip__frm__cnt__bits__s.html#a47cc762e1048c60507cfde2d49e6ee84">02541</a>     uint64_t <a class="code" href="structcvmx__tospx__skip__frm__cnt__bits_1_1cvmx__tospx__skip__frm__cnt__bits__s.html#a47cc762e1048c60507cfde2d49e6ee84">reserved_2_63</a>                : 62;
<a name="l02542"></a>02542 <span class="preprocessor">#endif</span>
<a name="l02543"></a>02543 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__skip__frm__cnt__bits.html#a429a7e29fa7a32288c1c0ded36f8e4ce">s</a>;
<a name="l02544"></a><a class="code" href="unioncvmx__tospx__skip__frm__cnt__bits.html#abf5f7ea4307398009ecbbc13e9763ac5">02544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__skip__frm__cnt__bits_1_1cvmx__tospx__skip__frm__cnt__bits__s.html">cvmx_tospx_skip_frm_cnt_bits_s</a> <a class="code" href="unioncvmx__tospx__skip__frm__cnt__bits.html#abf5f7ea4307398009ecbbc13e9763ac5">cnf75xx</a>;
<a name="l02545"></a>02545 };
<a name="l02546"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2dd2a9ec69a472c13da8ec515f682c8d">02546</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__skip__frm__cnt__bits.html" title="cvmx_tosp::_skip_frm_cnt_bits">cvmx_tospx_skip_frm_cnt_bits</a> <a class="code" href="unioncvmx__tospx__skip__frm__cnt__bits.html" title="cvmx_tosp::_skip_frm_cnt_bits">cvmx_tospx_skip_frm_cnt_bits_t</a>;
<a name="l02547"></a>02547 <span class="comment"></span>
<a name="l02548"></a>02548 <span class="comment">/**</span>
<a name="l02549"></a>02549 <span class="comment"> * cvmx_tosp#_spi_cmd_attr#</span>
<a name="l02550"></a>02550 <span class="comment"> *</span>
<a name="l02551"></a>02551 <span class="comment"> * These registers provide attributes for the SPI commands stored in</span>
<a name="l02552"></a>02552 <span class="comment"> * TOSP()_SPI_CMDS().</span>
<a name="l02553"></a>02553 <span class="comment"> */</span>
<a name="l02554"></a><a class="code" href="unioncvmx__tospx__spi__cmd__attrx.html">02554</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__cmd__attrx.html" title="cvmx_tosp::_spi_cmd_attr#">cvmx_tospx_spi_cmd_attrx</a> {
<a name="l02555"></a><a class="code" href="unioncvmx__tospx__spi__cmd__attrx.html#a2d683c1a36c136faf1634345f32a6f8d">02555</a>     uint64_t <a class="code" href="unioncvmx__tospx__spi__cmd__attrx.html#a2d683c1a36c136faf1634345f32a6f8d">u64</a>;
<a name="l02556"></a><a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html">02556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html">cvmx_tospx_spi_cmd_attrx_s</a> {
<a name="l02557"></a>02557 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02558"></a>02558 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#a5d94ced767bc07ab0a855f7b39ec1517">reserved_4_63</a>                : 60;
<a name="l02559"></a>02559     uint64_t <a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#aa47e8df581e378c3587ed9052e7a1e4e">slave</a>                        : 1;  <span class="comment">/**&lt; Slave select (in case there are two RF IC chips). Note that slave</span>
<a name="l02560"></a>02560 <span class="comment">                                                         select 0 uses RF_[a]_SPI_EN, and slave select 1 uses RF_[a]_SPI_EN2.</span>
<a name="l02561"></a>02561 <span class="comment">                                                         0 = Slave 0.</span>
<a name="l02562"></a>02562 <span class="comment">                                                         1 = Slave 1. */</span>
<a name="l02563"></a>02563     uint64_t <a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#acd4f4d1b0d029a238dee29627799199b">bytes</a>                        : 1;  <span class="comment">/**&lt; Number of address bytes.</span>
<a name="l02564"></a>02564 <span class="comment">                                                         0 = 1 byte transfer mode.</span>
<a name="l02565"></a>02565 <span class="comment">                                                         1 = 2 bytes transfer mode. */</span>
<a name="l02566"></a>02566     uint64_t <a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#a354583dae29481386ed6cbd36d2d1ba5">gen_int</a>                      : 1;  <span class="comment">/**&lt; Generate an interrupt upon the SPI read command completion. This bit</span>
<a name="l02567"></a>02567 <span class="comment">                                                         should be set for the last command in each event.</span>
<a name="l02568"></a>02568 <span class="comment">                                                         0 = No interrupt generated.</span>
<a name="l02569"></a>02569 <span class="comment">                                                         1 = Interrupt generated. */</span>
<a name="l02570"></a>02570     uint64_t <a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#a7fd5fff7f7483340cc70014b966e384b">rw</a>                           : 1;  <span class="comment">/**&lt; Read or write command:</span>
<a name="l02571"></a>02571 <span class="comment">                                                         0 = Read.</span>
<a name="l02572"></a>02572 <span class="comment">                                                         1 = Write. */</span>
<a name="l02573"></a>02573 <span class="preprocessor">#else</span>
<a name="l02574"></a><a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#a7fd5fff7f7483340cc70014b966e384b">02574</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#a7fd5fff7f7483340cc70014b966e384b">rw</a>                           : 1;
<a name="l02575"></a><a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#a354583dae29481386ed6cbd36d2d1ba5">02575</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#a354583dae29481386ed6cbd36d2d1ba5">gen_int</a>                      : 1;
<a name="l02576"></a><a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#acd4f4d1b0d029a238dee29627799199b">02576</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#acd4f4d1b0d029a238dee29627799199b">bytes</a>                        : 1;
<a name="l02577"></a><a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#aa47e8df581e378c3587ed9052e7a1e4e">02577</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#aa47e8df581e378c3587ed9052e7a1e4e">slave</a>                        : 1;
<a name="l02578"></a><a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#a5d94ced767bc07ab0a855f7b39ec1517">02578</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html#a5d94ced767bc07ab0a855f7b39ec1517">reserved_4_63</a>                : 60;
<a name="l02579"></a>02579 <span class="preprocessor">#endif</span>
<a name="l02580"></a>02580 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__spi__cmd__attrx.html#a3ff88da14f1a3d9aa2e9ed617445e4e9">s</a>;
<a name="l02581"></a><a class="code" href="unioncvmx__tospx__spi__cmd__attrx.html#a86f373e599517ed13686deb1ec4a1666">02581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__cmd__attrx_1_1cvmx__tospx__spi__cmd__attrx__s.html">cvmx_tospx_spi_cmd_attrx_s</a>     <a class="code" href="unioncvmx__tospx__spi__cmd__attrx.html#a86f373e599517ed13686deb1ec4a1666">cnf75xx</a>;
<a name="l02582"></a>02582 };
<a name="l02583"></a><a class="code" href="cvmx-tospx-defs_8h.html#a1567a072787cf24ef3802296bc1d9e9d">02583</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__cmd__attrx.html" title="cvmx_tosp::_spi_cmd_attr#">cvmx_tospx_spi_cmd_attrx</a> <a class="code" href="unioncvmx__tospx__spi__cmd__attrx.html" title="cvmx_tosp::_spi_cmd_attr#">cvmx_tospx_spi_cmd_attrx_t</a>;
<a name="l02584"></a>02584 <span class="comment"></span>
<a name="l02585"></a>02585 <span class="comment">/**</span>
<a name="l02586"></a>02586 <span class="comment"> * cvmx_tosp#_spi_cmds#</span>
<a name="l02587"></a>02587 <span class="comment"> */</span>
<a name="l02588"></a><a class="code" href="unioncvmx__tospx__spi__cmdsx.html">02588</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__cmdsx.html" title="cvmx_tosp::_spi_cmds#">cvmx_tospx_spi_cmdsx</a> {
<a name="l02589"></a><a class="code" href="unioncvmx__tospx__spi__cmdsx.html#ad5e9d6729733918d38a3b36147f17ab8">02589</a>     uint64_t <a class="code" href="unioncvmx__tospx__spi__cmdsx.html#ad5e9d6729733918d38a3b36147f17ab8">u64</a>;
<a name="l02590"></a><a class="code" href="structcvmx__tospx__spi__cmdsx_1_1cvmx__tospx__spi__cmdsx__s.html">02590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__cmdsx_1_1cvmx__tospx__spi__cmdsx__s.html">cvmx_tospx_spi_cmdsx_s</a> {
<a name="l02591"></a>02591 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02592"></a>02592 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__cmdsx_1_1cvmx__tospx__spi__cmdsx__s.html#ae530e9177216fcb5ceb92be80254d31b">reserved_24_63</a>               : 40;
<a name="l02593"></a>02593     uint64_t <a class="code" href="structcvmx__tospx__spi__cmdsx_1_1cvmx__tospx__spi__cmdsx__s.html#ae1a390de34bbb9141ffdd383d682262e">word</a>                         : 24; <span class="comment">/**&lt; SPI command word. */</span>
<a name="l02594"></a>02594 <span class="preprocessor">#else</span>
<a name="l02595"></a><a class="code" href="structcvmx__tospx__spi__cmdsx_1_1cvmx__tospx__spi__cmdsx__s.html#ae1a390de34bbb9141ffdd383d682262e">02595</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__cmdsx_1_1cvmx__tospx__spi__cmdsx__s.html#ae1a390de34bbb9141ffdd383d682262e">word</a>                         : 24;
<a name="l02596"></a><a class="code" href="structcvmx__tospx__spi__cmdsx_1_1cvmx__tospx__spi__cmdsx__s.html#ae530e9177216fcb5ceb92be80254d31b">02596</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__cmdsx_1_1cvmx__tospx__spi__cmdsx__s.html#ae530e9177216fcb5ceb92be80254d31b">reserved_24_63</a>               : 40;
<a name="l02597"></a>02597 <span class="preprocessor">#endif</span>
<a name="l02598"></a>02598 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__spi__cmdsx.html#a8908af1137df191e8f618144bfd7871e">s</a>;
<a name="l02599"></a><a class="code" href="unioncvmx__tospx__spi__cmdsx.html#aa76aaccd76ab847ec7b3107aea6b173a">02599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__cmdsx_1_1cvmx__tospx__spi__cmdsx__s.html">cvmx_tospx_spi_cmdsx_s</a>         <a class="code" href="unioncvmx__tospx__spi__cmdsx.html#aa76aaccd76ab847ec7b3107aea6b173a">cnf75xx</a>;
<a name="l02600"></a>02600 };
<a name="l02601"></a><a class="code" href="cvmx-tospx-defs_8h.html#a38c46c897c020d58811c38c083154fb3">02601</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__cmdsx.html" title="cvmx_tosp::_spi_cmds#">cvmx_tospx_spi_cmdsx</a> <a class="code" href="unioncvmx__tospx__spi__cmdsx.html" title="cvmx_tosp::_spi_cmds#">cvmx_tospx_spi_cmdsx_t</a>;
<a name="l02602"></a>02602 <span class="comment"></span>
<a name="l02603"></a>02603 <span class="comment">/**</span>
<a name="l02604"></a>02604 <span class="comment"> * cvmx_tosp#_spi_conf0</span>
<a name="l02605"></a>02605 <span class="comment"> *</span>
<a name="l02606"></a>02606 <span class="comment"> * This register controls how many SPI commands are executed for each of four</span>
<a name="l02607"></a>02607 <span class="comment"> * events. To disable an event, set the number of commands to zero.</span>
<a name="l02608"></a>02608 <span class="comment"> */</span>
<a name="l02609"></a><a class="code" href="unioncvmx__tospx__spi__conf0.html">02609</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__conf0.html" title="cvmx_tosp::_spi_conf0">cvmx_tospx_spi_conf0</a> {
<a name="l02610"></a><a class="code" href="unioncvmx__tospx__spi__conf0.html#a9219666a5d8bd220de9f453823c54f93">02610</a>     uint64_t <a class="code" href="unioncvmx__tospx__spi__conf0.html#a9219666a5d8bd220de9f453823c54f93">u64</a>;
<a name="l02611"></a><a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html">02611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html">cvmx_tospx_spi_conf0_s</a> {
<a name="l02612"></a>02612 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02613"></a>02613 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a19811bf1486bd2a184363567bf77bd3f">reserved_24_63</a>               : 40;
<a name="l02614"></a>02614     uint64_t <a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a85474859a6413ded0df79c1a22f12e8a">num_cmds3</a>                    : 6;  <span class="comment">/**&lt; Number of SPI commands to transfer for event 3. */</span>
<a name="l02615"></a>02615     uint64_t <a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a6e5951a1a2afa890892119e491725d31">num_cmds2</a>                    : 6;  <span class="comment">/**&lt; Number of SPI commands to transfer for event 2. */</span>
<a name="l02616"></a>02616     uint64_t <a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a647942c43c378da75a4b86603d800a17">num_cmds1</a>                    : 6;  <span class="comment">/**&lt; Number of SPI commands to transfer for event 1. */</span>
<a name="l02617"></a>02617     uint64_t <a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a6eb9715198bdeef96779d7d813a6ba16">num_cmds0</a>                    : 6;  <span class="comment">/**&lt; Number of SPI commands to transfer for event 0. */</span>
<a name="l02618"></a>02618 <span class="preprocessor">#else</span>
<a name="l02619"></a><a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a6eb9715198bdeef96779d7d813a6ba16">02619</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a6eb9715198bdeef96779d7d813a6ba16">num_cmds0</a>                    : 6;
<a name="l02620"></a><a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a647942c43c378da75a4b86603d800a17">02620</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a647942c43c378da75a4b86603d800a17">num_cmds1</a>                    : 6;
<a name="l02621"></a><a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a6e5951a1a2afa890892119e491725d31">02621</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a6e5951a1a2afa890892119e491725d31">num_cmds2</a>                    : 6;
<a name="l02622"></a><a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a85474859a6413ded0df79c1a22f12e8a">02622</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a85474859a6413ded0df79c1a22f12e8a">num_cmds3</a>                    : 6;
<a name="l02623"></a><a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a19811bf1486bd2a184363567bf77bd3f">02623</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html#a19811bf1486bd2a184363567bf77bd3f">reserved_24_63</a>               : 40;
<a name="l02624"></a>02624 <span class="preprocessor">#endif</span>
<a name="l02625"></a>02625 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__spi__conf0.html#a51490e453c9f6c841e8906ac7e1a542b">s</a>;
<a name="l02626"></a><a class="code" href="unioncvmx__tospx__spi__conf0.html#a5e4adc7de9c02a0ac5a60d7488eefdff">02626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__conf0_1_1cvmx__tospx__spi__conf0__s.html">cvmx_tospx_spi_conf0_s</a>         <a class="code" href="unioncvmx__tospx__spi__conf0.html#a5e4adc7de9c02a0ac5a60d7488eefdff">cnf75xx</a>;
<a name="l02627"></a>02627 };
<a name="l02628"></a><a class="code" href="cvmx-tospx-defs_8h.html#a8d19daa8dd87d80405f5c995cf62ac75">02628</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__conf0.html" title="cvmx_tosp::_spi_conf0">cvmx_tospx_spi_conf0</a> <a class="code" href="unioncvmx__tospx__spi__conf0.html" title="cvmx_tosp::_spi_conf0">cvmx_tospx_spi_conf0_t</a>;
<a name="l02629"></a>02629 <span class="comment"></span>
<a name="l02630"></a>02630 <span class="comment">/**</span>
<a name="l02631"></a>02631 <span class="comment"> * cvmx_tosp#_spi_conf1</span>
<a name="l02632"></a>02632 <span class="comment"> *</span>
<a name="l02633"></a>02633 <span class="comment"> * This register controls which SPI commands TOSP executes for each event.</span>
<a name="l02634"></a>02634 <span class="comment"> *</span>
<a name="l02635"></a>02635 <span class="comment"> * For each event i, TOSP executes TOSP()_SPI_CONF0[NUM_CMDSi] consecutive commands</span>
<a name="l02636"></a>02636 <span class="comment"> * starting at command TOSP()_SPI_CONF1[STARTi]. The start value specifies an</span>
<a name="l02637"></a>02637 <span class="comment"> * offset into the command table accessed via TOSP()_SPI_CMDS().</span>
<a name="l02638"></a>02638 <span class="comment"> */</span>
<a name="l02639"></a><a class="code" href="unioncvmx__tospx__spi__conf1.html">02639</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__conf1.html" title="cvmx_tosp::_spi_conf1">cvmx_tospx_spi_conf1</a> {
<a name="l02640"></a><a class="code" href="unioncvmx__tospx__spi__conf1.html#a35b395eba52be5a51922a05473d64252">02640</a>     uint64_t <a class="code" href="unioncvmx__tospx__spi__conf1.html#a35b395eba52be5a51922a05473d64252">u64</a>;
<a name="l02641"></a><a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html">02641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html">cvmx_tospx_spi_conf1_s</a> {
<a name="l02642"></a>02642 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02643"></a>02643 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a90cabe0fa49896cf1fb16bd4f8b57eb1">reserved_24_63</a>               : 40;
<a name="l02644"></a>02644     uint64_t <a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a1032f7c6c7a4f3cbeebb1d09f9da9f79">start3</a>                       : 6;  <span class="comment">/**&lt; SPI commands start address for event 3. */</span>
<a name="l02645"></a>02645     uint64_t <a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a61b3c7f3ff113708a50f59e5cf95ab19">start2</a>                       : 6;  <span class="comment">/**&lt; SPI commands start address for event 2. */</span>
<a name="l02646"></a>02646     uint64_t <a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a27ae5a42a5f3707221d79f69d5604867">start1</a>                       : 6;  <span class="comment">/**&lt; SPI commands start address for event 1. */</span>
<a name="l02647"></a>02647     uint64_t <a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#ac17025930d011253595f289ad5d953b5">start0</a>                       : 6;  <span class="comment">/**&lt; SPI commands start address for event 0. */</span>
<a name="l02648"></a>02648 <span class="preprocessor">#else</span>
<a name="l02649"></a><a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#ac17025930d011253595f289ad5d953b5">02649</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#ac17025930d011253595f289ad5d953b5">start0</a>                       : 6;
<a name="l02650"></a><a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a27ae5a42a5f3707221d79f69d5604867">02650</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a27ae5a42a5f3707221d79f69d5604867">start1</a>                       : 6;
<a name="l02651"></a><a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a61b3c7f3ff113708a50f59e5cf95ab19">02651</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a61b3c7f3ff113708a50f59e5cf95ab19">start2</a>                       : 6;
<a name="l02652"></a><a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a1032f7c6c7a4f3cbeebb1d09f9da9f79">02652</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a1032f7c6c7a4f3cbeebb1d09f9da9f79">start3</a>                       : 6;
<a name="l02653"></a><a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a90cabe0fa49896cf1fb16bd4f8b57eb1">02653</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html#a90cabe0fa49896cf1fb16bd4f8b57eb1">reserved_24_63</a>               : 40;
<a name="l02654"></a>02654 <span class="preprocessor">#endif</span>
<a name="l02655"></a>02655 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__spi__conf1.html#a232399380d4ac90ddfc4a97ede4bf6e4">s</a>;
<a name="l02656"></a><a class="code" href="unioncvmx__tospx__spi__conf1.html#a4a1b206e1ccb04f07de1c5fcb28236f2">02656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__conf1_1_1cvmx__tospx__spi__conf1__s.html">cvmx_tospx_spi_conf1_s</a>         <a class="code" href="unioncvmx__tospx__spi__conf1.html#a4a1b206e1ccb04f07de1c5fcb28236f2">cnf75xx</a>;
<a name="l02657"></a>02657 };
<a name="l02658"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2ed89aa0672be9a256a9b45911a63290">02658</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__conf1.html" title="cvmx_tosp::_spi_conf1">cvmx_tospx_spi_conf1</a> <a class="code" href="unioncvmx__tospx__spi__conf1.html" title="cvmx_tosp::_spi_conf1">cvmx_tospx_spi_conf1_t</a>;
<a name="l02659"></a>02659 <span class="comment"></span>
<a name="l02660"></a>02660 <span class="comment">/**</span>
<a name="l02661"></a>02661 <span class="comment"> * cvmx_tosp#_spi_ctrl</span>
<a name="l02662"></a>02662 <span class="comment"> */</span>
<a name="l02663"></a><a class="code" href="unioncvmx__tospx__spi__ctrl.html">02663</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__ctrl.html" title="cvmx_tosp::_spi_ctrl">cvmx_tospx_spi_ctrl</a> {
<a name="l02664"></a><a class="code" href="unioncvmx__tospx__spi__ctrl.html#a21db1f6ad8cbe1c04efe33b45aba0643">02664</a>     uint64_t <a class="code" href="unioncvmx__tospx__spi__ctrl.html#a21db1f6ad8cbe1c04efe33b45aba0643">u64</a>;
<a name="l02665"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html">02665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html">cvmx_tospx_spi_ctrl_s</a> {
<a name="l02666"></a>02666 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02667"></a>02667 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ac09d0d349ff558cb0421373c34cc89b2">reserved_28_63</a>               : 36;
<a name="l02668"></a>02668     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a8ec3810279f92290355eb27c8477e963">phy_act_over_wr</a>              : 1;  <span class="comment">/**&lt; Set to 1 for software to issue SPI transactions while TOSP is active. Otherwise software</span>
<a name="l02669"></a>02669 <span class="comment">                                                         access is blocked.</span>
<a name="l02670"></a>02670 <span class="comment">                                                         TOSP event triggered SPI accesses should be disabled to avoid</span>
<a name="l02671"></a>02671 <span class="comment">                                                         collisions between hardware- and sofware- generated SPI commands. To</span>
<a name="l02672"></a>02672 <span class="comment">                                                         disable the TOSP SPI events, set the number of commands for each event</span>
<a name="l02673"></a>02673 <span class="comment">                                                         to 0 in TOSP()_SPI_CONF0. */</span>
<a name="l02674"></a>02674     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a2bbfba94de1f60e6fab61c81d0bc06e1">phase2</a>                       : 1;  <span class="comment">/**&lt; Over-ride [PHASE] setting and instead launch and capture on the rising</span>
<a name="l02675"></a>02675 <span class="comment">                                                         edge. This can lead to improved timing and permit higher operating</span>
<a name="l02676"></a>02676 <span class="comment">                                                         frequency.</span>
<a name="l02677"></a>02677 <span class="comment">                                                         0 = Launch and capture as per [PHASE] setting.</span>
<a name="l02678"></a>02678 <span class="comment">                                                         1 = Launch on rising and capture on the rising edge. */</span>
<a name="l02679"></a>02679     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a78ce8dd9f7ccf5834de88d2a5bedb571">slave_select</a>                 : 1;  <span class="comment">/**&lt; Slave select.</span>
<a name="l02680"></a>02680 <span class="comment">                                                         0 = Select slave 0.</span>
<a name="l02681"></a>02681 <span class="comment">                                                         1 = Select slave 1. */</span>
<a name="l02682"></a>02682     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a5985288dd026f0b2edcbe0a3a40ca69b">sspol_1</a>                      : 1;  <span class="comment">/**&lt; Sets the polarity for slave select 1 (RF_[a]_SPI_EN2).</span>
<a name="l02683"></a>02683 <span class="comment">                                                         0 = Slave select active low.</span>
<a name="l02684"></a>02684 <span class="comment">                                                         1 = Slave select active high. */</span>
<a name="l02685"></a>02685     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a0ee2736bd85c5d86c4a9d7f3b9634e12">ext_dword_cnt</a>                : 5;  <span class="comment">/**&lt; Extended read/write DWORD count (master mode only).</span>
<a name="l02686"></a>02686 <span class="comment">                                                         Must be in the range 0x1 to 0x10. */</span>
<a name="l02687"></a>02687     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a9f61b914c300074358de641487f83a68">extrwen</a>                      : 1;  <span class="comment">/**&lt; Extended read/write enable (master mode).</span>
<a name="l02688"></a>02688 <span class="comment">                                                         0 = Disabled.</span>
<a name="l02689"></a>02689 <span class="comment">                                                         1 = Enabled. */</span>
<a name="l02690"></a>02690     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ab50eb8e26f99d68b6476c145bedb24c7">rwpol3w</a>                      : 1;  <span class="comment">/**&lt; SPI read/write bit polarity in 3-wire mode.</span>
<a name="l02691"></a>02691 <span class="comment">                                                         0 = Read is 1, and write is 0.</span>
<a name="l02692"></a>02692 <span class="comment">                                                         1 = Read is 0, and write is 1. */</span>
<a name="l02693"></a>02693     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ad77c1da51d6ffd947a757ec2dbd27abf">sdbidir</a>                      : 1;  <span class="comment">/**&lt; Serial data bi-directional enable for 3-wire mode operation.</span>
<a name="l02694"></a>02694 <span class="comment">                                                         0 = Disabled (4-wire mode).</span>
<a name="l02695"></a>02695 <span class="comment">                                                         1 = Enabled (3-wire mode). */</span>
<a name="l02696"></a>02696     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a49ed180700890832f4855268f45e8f85">fss</a>                          : 1;  <span class="comment">/**&lt; Force slave select. When set to 1, the slave select signal [SLAVE] is</span>
<a name="l02697"></a>02697 <span class="comment">                                                         asserted. When set to 0, the slave select signals operate normally. */</span>
<a name="l02698"></a>02698     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ab3e4da86886d9aae0368d575a6be0e7e">rate</a>                         : 3;  <span class="comment">/**&lt; SPI clock divider. The SPI clock frequency is equal to</span>
<a name="l02699"></a>02699 <span class="comment">                                                         BCLK/(2^([RATE]+2)). Note that TOSP operates at BCLK/2.</span>
<a name="l02700"></a>02700 <span class="comment">                                                         E.g., with a typical BCLK=800 MHz, setting [RATE]=3 results in a SPI</span>
<a name="l02701"></a>02701 <span class="comment">                                                         clock rate of 800 MHz/(2^5) = 25 MHz. */</span>
<a name="l02702"></a>02702     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#aa5f9a9842679807bd6b3e6c33395e1b3">ms</a>                           : 1;  <span class="comment">/**&lt; SPI mode select.</span>
<a name="l02703"></a>02703 <span class="comment">                                                         0 = Slave mode (not supported).</span>
<a name="l02704"></a>02704 <span class="comment">                                                         1 = Master mode.</span>
<a name="l02705"></a>02705 <span class="comment">                                                         Must be set to 1. CN75XX only supports master mode. */</span>
<a name="l02706"></a>02706     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a77f09a22cae3bef7e51625cd59c459be">spien</a>                        : 1;  <span class="comment">/**&lt; SPI module enable.</span>
<a name="l02707"></a>02707 <span class="comment">                                                         0 = Disable the SPI.</span>
<a name="l02708"></a>02708 <span class="comment">                                                         1 = Enable the SPI. */</span>
<a name="l02709"></a>02709     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#aacd4f98b6d9ab3b75eb5f019004b43ad">lbc</a>                          : 1;  <span class="comment">/**&lt; Loop back control.</span>
<a name="l02710"></a>02710 <span class="comment">                                                         0 = Loop back disabled.</span>
<a name="l02711"></a>02711 <span class="comment">                                                         1 = Loop back enabled.</span>
<a name="l02712"></a>02712 <span class="comment">                                                         In loop-back mode, SDO is looped back to SDI, so commands written to</span>
<a name="l02713"></a>02713 <span class="comment">                                                         TOSP()_SPI_TX_DATA can be read back from TOSP()_SPI_RX_DATA. */</span>
<a name="l02714"></a>02714     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ae2efa5bae89b8f902ed1af9997f26179">sspol_0</a>                      : 1;  <span class="comment">/**&lt; Sets the polarity for slave select 1 (RF_[a]_SPI_EN2).</span>
<a name="l02715"></a>02715 <span class="comment">                                                         0 = Slave select active low.</span>
<a name="l02716"></a>02716 <span class="comment">                                                         1 = Slave select active high. */</span>
<a name="l02717"></a>02717     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a11ffcb7022b4a3d45af13352d52499a8">ssctl</a>                        : 1;  <span class="comment">/**&lt; Slave waveform select.</span>
<a name="l02718"></a>02718 <span class="comment">                                                         0 = Slave select stays low between SPI bursts.</span>
<a name="l02719"></a>02719 <span class="comment">                                                         1 = Slave select stays pulses high between SPI bursts. */</span>
<a name="l02720"></a>02720     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ad3969ea8094c961302ad946a56931456">phase</a>                        : 1;  <span class="comment">/**&lt; Clock/data phase relationship, 4 wire mode only.</span>
<a name="l02721"></a>02721 <span class="comment">                                                         0 = Launch on falling and capture on rising, when POL=0.</span>
<a name="l02722"></a>02722 <span class="comment">                                                         1 = Launch on rising and capture on falling, when POL=0.</span>
<a name="l02723"></a>02723 <span class="comment">                                                         When [POL]=1, the behavior is reversed. */</span>
<a name="l02724"></a>02724     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ad30e956219ed06cd20d622240addf040">pol</a>                          : 1;  <span class="comment">/**&lt; SPI clock polarity.</span>
<a name="l02725"></a>02725 <span class="comment">                                                         0 = Normal (recommended when using AD9361 RF IC).</span>
<a name="l02726"></a>02726 <span class="comment">                                                         1 = Inverted. */</span>
<a name="l02727"></a>02727     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a1ad27f6a000036b022c0366a0c9b5297">bit_count</a>                    : 5;  <span class="comment">/**&lt; Length of the data transfer, in bits, minus 1. */</span>
<a name="l02728"></a>02728 <span class="preprocessor">#else</span>
<a name="l02729"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a1ad27f6a000036b022c0366a0c9b5297">02729</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a1ad27f6a000036b022c0366a0c9b5297">bit_count</a>                    : 5;
<a name="l02730"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ad30e956219ed06cd20d622240addf040">02730</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ad30e956219ed06cd20d622240addf040">pol</a>                          : 1;
<a name="l02731"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ad3969ea8094c961302ad946a56931456">02731</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ad3969ea8094c961302ad946a56931456">phase</a>                        : 1;
<a name="l02732"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a11ffcb7022b4a3d45af13352d52499a8">02732</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a11ffcb7022b4a3d45af13352d52499a8">ssctl</a>                        : 1;
<a name="l02733"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ae2efa5bae89b8f902ed1af9997f26179">02733</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ae2efa5bae89b8f902ed1af9997f26179">sspol_0</a>                      : 1;
<a name="l02734"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#aacd4f98b6d9ab3b75eb5f019004b43ad">02734</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#aacd4f98b6d9ab3b75eb5f019004b43ad">lbc</a>                          : 1;
<a name="l02735"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a77f09a22cae3bef7e51625cd59c459be">02735</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a77f09a22cae3bef7e51625cd59c459be">spien</a>                        : 1;
<a name="l02736"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#aa5f9a9842679807bd6b3e6c33395e1b3">02736</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#aa5f9a9842679807bd6b3e6c33395e1b3">ms</a>                           : 1;
<a name="l02737"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ab3e4da86886d9aae0368d575a6be0e7e">02737</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ab3e4da86886d9aae0368d575a6be0e7e">rate</a>                         : 3;
<a name="l02738"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a49ed180700890832f4855268f45e8f85">02738</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a49ed180700890832f4855268f45e8f85">fss</a>                          : 1;
<a name="l02739"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ad77c1da51d6ffd947a757ec2dbd27abf">02739</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ad77c1da51d6ffd947a757ec2dbd27abf">sdbidir</a>                      : 1;
<a name="l02740"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ab50eb8e26f99d68b6476c145bedb24c7">02740</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ab50eb8e26f99d68b6476c145bedb24c7">rwpol3w</a>                      : 1;
<a name="l02741"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a9f61b914c300074358de641487f83a68">02741</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a9f61b914c300074358de641487f83a68">extrwen</a>                      : 1;
<a name="l02742"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a0ee2736bd85c5d86c4a9d7f3b9634e12">02742</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a0ee2736bd85c5d86c4a9d7f3b9634e12">ext_dword_cnt</a>                : 5;
<a name="l02743"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a5985288dd026f0b2edcbe0a3a40ca69b">02743</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a5985288dd026f0b2edcbe0a3a40ca69b">sspol_1</a>                      : 1;
<a name="l02744"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a78ce8dd9f7ccf5834de88d2a5bedb571">02744</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a78ce8dd9f7ccf5834de88d2a5bedb571">slave_select</a>                 : 1;
<a name="l02745"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a2bbfba94de1f60e6fab61c81d0bc06e1">02745</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a2bbfba94de1f60e6fab61c81d0bc06e1">phase2</a>                       : 1;
<a name="l02746"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a8ec3810279f92290355eb27c8477e963">02746</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#a8ec3810279f92290355eb27c8477e963">phy_act_over_wr</a>              : 1;
<a name="l02747"></a><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ac09d0d349ff558cb0421373c34cc89b2">02747</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html#ac09d0d349ff558cb0421373c34cc89b2">reserved_28_63</a>               : 36;
<a name="l02748"></a>02748 <span class="preprocessor">#endif</span>
<a name="l02749"></a>02749 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__spi__ctrl.html#ab23435ab9096a6b00764b39dece0b5a1">s</a>;
<a name="l02750"></a><a class="code" href="unioncvmx__tospx__spi__ctrl.html#a36050516d32438fd31318f172b7ffca7">02750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__ctrl_1_1cvmx__tospx__spi__ctrl__s.html">cvmx_tospx_spi_ctrl_s</a>          <a class="code" href="unioncvmx__tospx__spi__ctrl.html#a36050516d32438fd31318f172b7ffca7">cnf75xx</a>;
<a name="l02751"></a>02751 };
<a name="l02752"></a><a class="code" href="cvmx-tospx-defs_8h.html#ac03dd44ee13ef0b10f0ace505e14276f">02752</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__ctrl.html" title="cvmx_tosp::_spi_ctrl">cvmx_tospx_spi_ctrl</a> <a class="code" href="unioncvmx__tospx__spi__ctrl.html" title="cvmx_tosp::_spi_ctrl">cvmx_tospx_spi_ctrl_t</a>;
<a name="l02753"></a>02753 <span class="comment"></span>
<a name="l02754"></a>02754 <span class="comment">/**</span>
<a name="l02755"></a>02755 <span class="comment"> * cvmx_tosp#_spi_din#</span>
<a name="l02756"></a>02756 <span class="comment"> */</span>
<a name="l02757"></a><a class="code" href="unioncvmx__tospx__spi__dinx.html">02757</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__dinx.html" title="cvmx_tosp::_spi_din#">cvmx_tospx_spi_dinx</a> {
<a name="l02758"></a><a class="code" href="unioncvmx__tospx__spi__dinx.html#a5bcf8fd356187cfa8e8675e43b73a89e">02758</a>     uint64_t <a class="code" href="unioncvmx__tospx__spi__dinx.html#a5bcf8fd356187cfa8e8675e43b73a89e">u64</a>;
<a name="l02759"></a><a class="code" href="structcvmx__tospx__spi__dinx_1_1cvmx__tospx__spi__dinx__s.html">02759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__dinx_1_1cvmx__tospx__spi__dinx__s.html">cvmx_tospx_spi_dinx_s</a> {
<a name="l02760"></a>02760 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02761"></a>02761 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__dinx_1_1cvmx__tospx__spi__dinx__s.html#a2545ba33839fc5881e26f071d184afdb">reserved_16_63</a>               : 48;
<a name="l02762"></a>02762     uint64_t <a class="code" href="structcvmx__tospx__spi__dinx_1_1cvmx__tospx__spi__dinx__s.html#ad5be9c9141401d3fa1ba56ce30d11cf3">data</a>                         : 16; <span class="comment">/**&lt; Right-aligned data read back from SPI commands. */</span>
<a name="l02763"></a>02763 <span class="preprocessor">#else</span>
<a name="l02764"></a><a class="code" href="structcvmx__tospx__spi__dinx_1_1cvmx__tospx__spi__dinx__s.html#ad5be9c9141401d3fa1ba56ce30d11cf3">02764</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__dinx_1_1cvmx__tospx__spi__dinx__s.html#ad5be9c9141401d3fa1ba56ce30d11cf3">data</a>                         : 16;
<a name="l02765"></a><a class="code" href="structcvmx__tospx__spi__dinx_1_1cvmx__tospx__spi__dinx__s.html#a2545ba33839fc5881e26f071d184afdb">02765</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__dinx_1_1cvmx__tospx__spi__dinx__s.html#a2545ba33839fc5881e26f071d184afdb">reserved_16_63</a>               : 48;
<a name="l02766"></a>02766 <span class="preprocessor">#endif</span>
<a name="l02767"></a>02767 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__spi__dinx.html#a98211ec7603a3a41329ea8f6cefe53d9">s</a>;
<a name="l02768"></a><a class="code" href="unioncvmx__tospx__spi__dinx.html#a2d78472f2eb355bbb5f62d7040fac9a3">02768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__dinx_1_1cvmx__tospx__spi__dinx__s.html">cvmx_tospx_spi_dinx_s</a>          <a class="code" href="unioncvmx__tospx__spi__dinx.html#a2d78472f2eb355bbb5f62d7040fac9a3">cnf75xx</a>;
<a name="l02769"></a>02769 };
<a name="l02770"></a><a class="code" href="cvmx-tospx-defs_8h.html#a57d4dd034dfdb987cdfc41f2e892b5ef">02770</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__dinx.html" title="cvmx_tosp::_spi_din#">cvmx_tospx_spi_dinx</a> <a class="code" href="unioncvmx__tospx__spi__dinx.html" title="cvmx_tosp::_spi_din#">cvmx_tospx_spi_dinx_t</a>;
<a name="l02771"></a>02771 <span class="comment"></span>
<a name="l02772"></a>02772 <span class="comment">/**</span>
<a name="l02773"></a>02773 <span class="comment"> * cvmx_tosp#_spi_ll#</span>
<a name="l02774"></a>02774 <span class="comment"> *</span>
<a name="l02775"></a>02775 <span class="comment"> * These registers indicate the sample count when TOSP will start sending SPI</span>
<a name="l02776"></a>02776 <span class="comment"> * commands for SPI event [b].</span>
<a name="l02777"></a>02777 <span class="comment"> */</span>
<a name="l02778"></a><a class="code" href="unioncvmx__tospx__spi__llx.html">02778</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__llx.html" title="cvmx_tosp::_spi_ll#">cvmx_tospx_spi_llx</a> {
<a name="l02779"></a><a class="code" href="unioncvmx__tospx__spi__llx.html#a7c1d992a8d51e623018352ef6b332832">02779</a>     uint64_t <a class="code" href="unioncvmx__tospx__spi__llx.html#a7c1d992a8d51e623018352ef6b332832">u64</a>;
<a name="l02780"></a><a class="code" href="structcvmx__tospx__spi__llx_1_1cvmx__tospx__spi__llx__s.html">02780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__llx_1_1cvmx__tospx__spi__llx__s.html">cvmx_tospx_spi_llx_s</a> {
<a name="l02781"></a>02781 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02782"></a>02782 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__llx_1_1cvmx__tospx__spi__llx__s.html#a3c6ff86c6587507828f79b8d45601c21">reserved_20_63</a>               : 44;
<a name="l02783"></a>02783     uint64_t <a class="code" href="structcvmx__tospx__spi__llx_1_1cvmx__tospx__spi__llx__s.html#ad19f9b0b11074cb0b8ff2bdb2c6aa125">num</a>                          : 20; <span class="comment">/**&lt; SPI event [a] start sample count. */</span>
<a name="l02784"></a>02784 <span class="preprocessor">#else</span>
<a name="l02785"></a><a class="code" href="structcvmx__tospx__spi__llx_1_1cvmx__tospx__spi__llx__s.html#ad19f9b0b11074cb0b8ff2bdb2c6aa125">02785</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__llx_1_1cvmx__tospx__spi__llx__s.html#ad19f9b0b11074cb0b8ff2bdb2c6aa125">num</a>                          : 20;
<a name="l02786"></a><a class="code" href="structcvmx__tospx__spi__llx_1_1cvmx__tospx__spi__llx__s.html#a3c6ff86c6587507828f79b8d45601c21">02786</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__llx_1_1cvmx__tospx__spi__llx__s.html#a3c6ff86c6587507828f79b8d45601c21">reserved_20_63</a>               : 44;
<a name="l02787"></a>02787 <span class="preprocessor">#endif</span>
<a name="l02788"></a>02788 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__spi__llx.html#ae49a312b2c7b15d422389c235ab8a1a2">s</a>;
<a name="l02789"></a><a class="code" href="unioncvmx__tospx__spi__llx.html#a526a1394a87ba7fa3e94fe5b6cddfbd5">02789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__llx_1_1cvmx__tospx__spi__llx__s.html">cvmx_tospx_spi_llx_s</a>           <a class="code" href="unioncvmx__tospx__spi__llx.html#a526a1394a87ba7fa3e94fe5b6cddfbd5">cnf75xx</a>;
<a name="l02790"></a>02790 };
<a name="l02791"></a><a class="code" href="cvmx-tospx-defs_8h.html#a0ccb95566a1def62d66ba1976ab2b478">02791</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__llx.html" title="cvmx_tosp::_spi_ll#">cvmx_tospx_spi_llx</a> <a class="code" href="unioncvmx__tospx__spi__llx.html" title="cvmx_tosp::_spi_ll#">cvmx_tospx_spi_llx_t</a>;
<a name="l02792"></a>02792 <span class="comment"></span>
<a name="l02793"></a>02793 <span class="comment">/**</span>
<a name="l02794"></a>02794 <span class="comment"> * cvmx_tosp#_spi_rx_data</span>
<a name="l02795"></a>02795 <span class="comment"> */</span>
<a name="l02796"></a><a class="code" href="unioncvmx__tospx__spi__rx__data.html">02796</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__rx__data.html" title="cvmx_tosp::_spi_rx_data">cvmx_tospx_spi_rx_data</a> {
<a name="l02797"></a><a class="code" href="unioncvmx__tospx__spi__rx__data.html#af403671712aaede0772597adbd4b69db">02797</a>     uint64_t <a class="code" href="unioncvmx__tospx__spi__rx__data.html#af403671712aaede0772597adbd4b69db">u64</a>;
<a name="l02798"></a><a class="code" href="structcvmx__tospx__spi__rx__data_1_1cvmx__tospx__spi__rx__data__s.html">02798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__rx__data_1_1cvmx__tospx__spi__rx__data__s.html">cvmx_tospx_spi_rx_data_s</a> {
<a name="l02799"></a>02799 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02800"></a>02800 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__rx__data_1_1cvmx__tospx__spi__rx__data__s.html#a876ace84be7fdd6d2d43411d73bf0564">reserved_32_63</a>               : 32;
<a name="l02801"></a>02801     uint64_t <a class="code" href="structcvmx__tospx__spi__rx__data_1_1cvmx__tospx__spi__rx__data__s.html#aed3bbb89cfacd5ee8733a0a56f93229c">rd_data</a>                      : 32; <span class="comment">/**&lt; SPI read data, right aligned. */</span>
<a name="l02802"></a>02802 <span class="preprocessor">#else</span>
<a name="l02803"></a><a class="code" href="structcvmx__tospx__spi__rx__data_1_1cvmx__tospx__spi__rx__data__s.html#aed3bbb89cfacd5ee8733a0a56f93229c">02803</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__rx__data_1_1cvmx__tospx__spi__rx__data__s.html#aed3bbb89cfacd5ee8733a0a56f93229c">rd_data</a>                      : 32;
<a name="l02804"></a><a class="code" href="structcvmx__tospx__spi__rx__data_1_1cvmx__tospx__spi__rx__data__s.html#a876ace84be7fdd6d2d43411d73bf0564">02804</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__rx__data_1_1cvmx__tospx__spi__rx__data__s.html#a876ace84be7fdd6d2d43411d73bf0564">reserved_32_63</a>               : 32;
<a name="l02805"></a>02805 <span class="preprocessor">#endif</span>
<a name="l02806"></a>02806 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__spi__rx__data.html#a857acc5523181dfc7fa9ec35e671436f">s</a>;
<a name="l02807"></a><a class="code" href="unioncvmx__tospx__spi__rx__data.html#ac267e39426c3b3fe3a5cc619fc0992c0">02807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__rx__data_1_1cvmx__tospx__spi__rx__data__s.html">cvmx_tospx_spi_rx_data_s</a>       <a class="code" href="unioncvmx__tospx__spi__rx__data.html#ac267e39426c3b3fe3a5cc619fc0992c0">cnf75xx</a>;
<a name="l02808"></a>02808 };
<a name="l02809"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab04d68f4794d2ab06975d5a6f5804dc6">02809</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__rx__data.html" title="cvmx_tosp::_spi_rx_data">cvmx_tospx_spi_rx_data</a> <a class="code" href="unioncvmx__tospx__spi__rx__data.html" title="cvmx_tosp::_spi_rx_data">cvmx_tospx_spi_rx_data_t</a>;
<a name="l02810"></a>02810 <span class="comment"></span>
<a name="l02811"></a>02811 <span class="comment">/**</span>
<a name="l02812"></a>02812 <span class="comment"> * cvmx_tosp#_spi_status</span>
<a name="l02813"></a>02813 <span class="comment"> */</span>
<a name="l02814"></a><a class="code" href="unioncvmx__tospx__spi__status.html">02814</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__status.html" title="cvmx_tosp::_spi_status">cvmx_tospx_spi_status</a> {
<a name="l02815"></a><a class="code" href="unioncvmx__tospx__spi__status.html#a1f07f2db11bd0493ea6df3ba4dd63aaa">02815</a>     uint64_t <a class="code" href="unioncvmx__tospx__spi__status.html#a1f07f2db11bd0493ea6df3ba4dd63aaa">u64</a>;
<a name="l02816"></a><a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html">02816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html">cvmx_tospx_spi_status_s</a> {
<a name="l02817"></a>02817 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02818"></a>02818 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#acc7b19e6b6c06baf54b0ec4982d80bc8">reserved_12_63</a>               : 52;
<a name="l02819"></a>02819     uint64_t <a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#a657d5597dc3e41ff96e36ac301dd9ed4">sr_state</a>                     : 4;  <span class="comment">/**&lt; SPI state machine.</span>
<a name="l02820"></a>02820 <span class="comment">                                                         0x1 = INIT.</span>
<a name="l02821"></a>02821 <span class="comment">                                                         0x2 = IDLE.</span>
<a name="l02822"></a>02822 <span class="comment">                                                         0x3 = WAIT_FIFO.</span>
<a name="l02823"></a>02823 <span class="comment">                                                         0x4 = READ_FIFO.</span>
<a name="l02824"></a>02824 <span class="comment">                                                         0x5 = LOAD_SR.</span>
<a name="l02825"></a>02825 <span class="comment">                                                         0x6 = SHIFT_SR.</span>
<a name="l02826"></a>02826 <span class="comment">                                                         0x7 = WAIT_CLK.</span>
<a name="l02827"></a>02827 <span class="comment">                                                         0x8 = WAIT_FOR_SS. */</span>
<a name="l02828"></a>02828     uint64_t <a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#aa5fdbd22c516b5b0920e41ecd2b4ee4d">ul_fifo_lvl</a>                  : 4;  <span class="comment">/**&lt; Level of SPI RX FIFO. Note that a value of 0xF indicates the FIFO</span>
<a name="l02829"></a>02829 <span class="comment">                                                         contains either 15 or 16 entries. */</span>
<a name="l02830"></a>02830     uint64_t <a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#a0bd75215047cc92a39b7ab08491ea424">dl_axc0_fifo_lvl</a>             : 4;  <span class="comment">/**&lt; Level of SPI TX FIFO. Note that a value of 0xF indicates the FIFO</span>
<a name="l02831"></a>02831 <span class="comment">                                                         contains either 15 or 16 entries. */</span>
<a name="l02832"></a>02832 <span class="preprocessor">#else</span>
<a name="l02833"></a><a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#a0bd75215047cc92a39b7ab08491ea424">02833</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#a0bd75215047cc92a39b7ab08491ea424">dl_axc0_fifo_lvl</a>             : 4;
<a name="l02834"></a><a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#aa5fdbd22c516b5b0920e41ecd2b4ee4d">02834</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#aa5fdbd22c516b5b0920e41ecd2b4ee4d">ul_fifo_lvl</a>                  : 4;
<a name="l02835"></a><a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#a657d5597dc3e41ff96e36ac301dd9ed4">02835</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#a657d5597dc3e41ff96e36ac301dd9ed4">sr_state</a>                     : 4;
<a name="l02836"></a><a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#acc7b19e6b6c06baf54b0ec4982d80bc8">02836</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html#acc7b19e6b6c06baf54b0ec4982d80bc8">reserved_12_63</a>               : 52;
<a name="l02837"></a>02837 <span class="preprocessor">#endif</span>
<a name="l02838"></a>02838 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__spi__status.html#a973718d1da8ac39c75a32aa46a5b1b21">s</a>;
<a name="l02839"></a><a class="code" href="unioncvmx__tospx__spi__status.html#a87bde27575e152cc853a54a2a58b4770">02839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__status_1_1cvmx__tospx__spi__status__s.html">cvmx_tospx_spi_status_s</a>        <a class="code" href="unioncvmx__tospx__spi__status.html#a87bde27575e152cc853a54a2a58b4770">cnf75xx</a>;
<a name="l02840"></a>02840 };
<a name="l02841"></a><a class="code" href="cvmx-tospx-defs_8h.html#a8d898142f82c3e06c9e89ffef4b3a7d1">02841</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__status.html" title="cvmx_tosp::_spi_status">cvmx_tospx_spi_status</a> <a class="code" href="unioncvmx__tospx__spi__status.html" title="cvmx_tosp::_spi_status">cvmx_tospx_spi_status_t</a>;
<a name="l02842"></a>02842 <span class="comment"></span>
<a name="l02843"></a>02843 <span class="comment">/**</span>
<a name="l02844"></a>02844 <span class="comment"> * cvmx_tosp#_spi_tx_data</span>
<a name="l02845"></a>02845 <span class="comment"> */</span>
<a name="l02846"></a><a class="code" href="unioncvmx__tospx__spi__tx__data.html">02846</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__tx__data.html" title="cvmx_tosp::_spi_tx_data">cvmx_tospx_spi_tx_data</a> {
<a name="l02847"></a><a class="code" href="unioncvmx__tospx__spi__tx__data.html#ad5f52b1336a5897394858c8635164e99">02847</a>     uint64_t <a class="code" href="unioncvmx__tospx__spi__tx__data.html#ad5f52b1336a5897394858c8635164e99">u64</a>;
<a name="l02848"></a><a class="code" href="structcvmx__tospx__spi__tx__data_1_1cvmx__tospx__spi__tx__data__s.html">02848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__tx__data_1_1cvmx__tospx__spi__tx__data__s.html">cvmx_tospx_spi_tx_data_s</a> {
<a name="l02849"></a>02849 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02850"></a>02850 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__tx__data_1_1cvmx__tospx__spi__tx__data__s.html#a4717644d8608385f45b23723ae82e9b6">reserved_32_63</a>               : 32;
<a name="l02851"></a>02851     uint64_t <a class="code" href="structcvmx__tospx__spi__tx__data_1_1cvmx__tospx__spi__tx__data__s.html#a7f537e18573cf8d31b9b33aa34e01deb">cmd_word</a>                     : 32; <span class="comment">/**&lt; SPI read or write command, formatted as follows:</span>
<a name="l02852"></a>02852 <span class="comment">                                                         _ Bit &lt;31&gt;: 1 = Write command, 0 = Read command.</span>
<a name="l02853"></a>02853 <span class="comment">                                                         _ Bits &lt;23:16&gt; = Address.</span>
<a name="l02854"></a>02854 <span class="comment">                                                         _ Bits &lt;15:0&gt; = Data.</span>
<a name="l02855"></a>02855 <span class="comment">                                                         The data is left-aligned, and the length of the transfer is determined</span>
<a name="l02856"></a>02856 <span class="comment">                                                         by TOSP()_SPI_CTRL[BIT_COUNT]. */</span>
<a name="l02857"></a>02857 <span class="preprocessor">#else</span>
<a name="l02858"></a><a class="code" href="structcvmx__tospx__spi__tx__data_1_1cvmx__tospx__spi__tx__data__s.html#a7f537e18573cf8d31b9b33aa34e01deb">02858</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__spi__tx__data_1_1cvmx__tospx__spi__tx__data__s.html#a7f537e18573cf8d31b9b33aa34e01deb">cmd_word</a>                     : 32;
<a name="l02859"></a><a class="code" href="structcvmx__tospx__spi__tx__data_1_1cvmx__tospx__spi__tx__data__s.html#a4717644d8608385f45b23723ae82e9b6">02859</a>     uint64_t <a class="code" href="structcvmx__tospx__spi__tx__data_1_1cvmx__tospx__spi__tx__data__s.html#a4717644d8608385f45b23723ae82e9b6">reserved_32_63</a>               : 32;
<a name="l02860"></a>02860 <span class="preprocessor">#endif</span>
<a name="l02861"></a>02861 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__spi__tx__data.html#a9dc0014e412f0838d3db74f0cb892c8f">s</a>;
<a name="l02862"></a><a class="code" href="unioncvmx__tospx__spi__tx__data.html#a3de77acfdd23a24db788385713d3a864">02862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__spi__tx__data_1_1cvmx__tospx__spi__tx__data__s.html">cvmx_tospx_spi_tx_data_s</a>       <a class="code" href="unioncvmx__tospx__spi__tx__data.html#a3de77acfdd23a24db788385713d3a864">cnf75xx</a>;
<a name="l02863"></a>02863 };
<a name="l02864"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2ca5027d5b8e04f00c905f05a532232d">02864</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__spi__tx__data.html" title="cvmx_tosp::_spi_tx_data">cvmx_tospx_spi_tx_data</a> <a class="code" href="unioncvmx__tospx__spi__tx__data.html" title="cvmx_tosp::_spi_tx_data">cvmx_tospx_spi_tx_data_t</a>;
<a name="l02865"></a>02865 <span class="comment"></span>
<a name="l02866"></a>02866 <span class="comment">/**</span>
<a name="l02867"></a>02867 <span class="comment"> * cvmx_tosp#_timer64_cfg</span>
<a name="l02868"></a>02868 <span class="comment"> */</span>
<a name="l02869"></a><a class="code" href="unioncvmx__tospx__timer64__cfg.html">02869</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__timer64__cfg.html" title="cvmx_tosp::_timer64_cfg">cvmx_tospx_timer64_cfg</a> {
<a name="l02870"></a><a class="code" href="unioncvmx__tospx__timer64__cfg.html#af926532ec727440edc362ab95fc3b7eb">02870</a>     uint64_t <a class="code" href="unioncvmx__tospx__timer64__cfg.html#af926532ec727440edc362ab95fc3b7eb">u64</a>;
<a name="l02871"></a><a class="code" href="structcvmx__tospx__timer64__cfg_1_1cvmx__tospx__timer64__cfg__s.html">02871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__timer64__cfg_1_1cvmx__tospx__timer64__cfg__s.html">cvmx_tospx_timer64_cfg_s</a> {
<a name="l02872"></a>02872 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02873"></a>02873 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__timer64__cfg_1_1cvmx__tospx__timer64__cfg__s.html#a1e62d6cf4bae7ad615ff9714598bec19">reserved_8_63</a>                : 56;
<a name="l02874"></a>02874     uint64_t <a class="code" href="structcvmx__tospx__timer64__cfg_1_1cvmx__tospx__timer64__cfg__s.html#a3210c37f274b8f793e2ac27d42f8d220">clks</a>                         : 8;  <span class="comment">/**&lt; The 64-bit timer is incremented every [CLKS]+1 cycles of the RF clock.</span>
<a name="l02875"></a>02875 <span class="comment">                                                         The valid range is [3,255]. */</span>
<a name="l02876"></a>02876 <span class="preprocessor">#else</span>
<a name="l02877"></a><a class="code" href="structcvmx__tospx__timer64__cfg_1_1cvmx__tospx__timer64__cfg__s.html#a3210c37f274b8f793e2ac27d42f8d220">02877</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__timer64__cfg_1_1cvmx__tospx__timer64__cfg__s.html#a3210c37f274b8f793e2ac27d42f8d220">clks</a>                         : 8;
<a name="l02878"></a><a class="code" href="structcvmx__tospx__timer64__cfg_1_1cvmx__tospx__timer64__cfg__s.html#a1e62d6cf4bae7ad615ff9714598bec19">02878</a>     uint64_t <a class="code" href="structcvmx__tospx__timer64__cfg_1_1cvmx__tospx__timer64__cfg__s.html#a1e62d6cf4bae7ad615ff9714598bec19">reserved_8_63</a>                : 56;
<a name="l02879"></a>02879 <span class="preprocessor">#endif</span>
<a name="l02880"></a>02880 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__timer64__cfg.html#a7c6e339ac02057c2c47a3d9548cf5122">s</a>;
<a name="l02881"></a><a class="code" href="unioncvmx__tospx__timer64__cfg.html#a015577d8ed0485c0c25de417ff54d73c">02881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__timer64__cfg_1_1cvmx__tospx__timer64__cfg__s.html">cvmx_tospx_timer64_cfg_s</a>       <a class="code" href="unioncvmx__tospx__timer64__cfg.html#a015577d8ed0485c0c25de417ff54d73c">cnf75xx</a>;
<a name="l02882"></a>02882 };
<a name="l02883"></a><a class="code" href="cvmx-tospx-defs_8h.html#a43470614665ad7ce534daa7c27aa0d79">02883</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__timer64__cfg.html" title="cvmx_tosp::_timer64_cfg">cvmx_tospx_timer64_cfg</a> <a class="code" href="unioncvmx__tospx__timer64__cfg.html" title="cvmx_tosp::_timer64_cfg">cvmx_tospx_timer64_cfg_t</a>;
<a name="l02884"></a>02884 <span class="comment"></span>
<a name="l02885"></a>02885 <span class="comment">/**</span>
<a name="l02886"></a>02886 <span class="comment"> * cvmx_tosp#_timer64_en</span>
<a name="l02887"></a>02887 <span class="comment"> */</span>
<a name="l02888"></a><a class="code" href="unioncvmx__tospx__timer64__en.html">02888</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__timer64__en.html" title="cvmx_tosp::_timer64_en">cvmx_tospx_timer64_en</a> {
<a name="l02889"></a><a class="code" href="unioncvmx__tospx__timer64__en.html#a892cc1b142a2ffa7653fedf0d2cae522">02889</a>     uint64_t <a class="code" href="unioncvmx__tospx__timer64__en.html#a892cc1b142a2ffa7653fedf0d2cae522">u64</a>;
<a name="l02890"></a><a class="code" href="structcvmx__tospx__timer64__en_1_1cvmx__tospx__timer64__en__s.html">02890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__timer64__en_1_1cvmx__tospx__timer64__en__s.html">cvmx_tospx_timer64_en_s</a> {
<a name="l02891"></a>02891 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02892"></a>02892 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__timer64__en_1_1cvmx__tospx__timer64__en__s.html#a9ccc4269f64c0aa47351c0ea0044b494">reserved_1_63</a>                : 63;
<a name="l02893"></a>02893     uint64_t <a class="code" href="structcvmx__tospx__timer64__en_1_1cvmx__tospx__timer64__en__s.html#a3c2d5e1d674a4b20a7e60b69c95d554d">ena</a>                          : 1;  <span class="comment">/**&lt; Enable for the 64-bit RF clock timer.</span>
<a name="l02894"></a>02894 <span class="comment">                                                         0 = Disabled.</span>
<a name="l02895"></a>02895 <span class="comment">                                                         1 = Enabled. */</span>
<a name="l02896"></a>02896 <span class="preprocessor">#else</span>
<a name="l02897"></a><a class="code" href="structcvmx__tospx__timer64__en_1_1cvmx__tospx__timer64__en__s.html#a3c2d5e1d674a4b20a7e60b69c95d554d">02897</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__timer64__en_1_1cvmx__tospx__timer64__en__s.html#a3c2d5e1d674a4b20a7e60b69c95d554d">ena</a>                          : 1;
<a name="l02898"></a><a class="code" href="structcvmx__tospx__timer64__en_1_1cvmx__tospx__timer64__en__s.html#a9ccc4269f64c0aa47351c0ea0044b494">02898</a>     uint64_t <a class="code" href="structcvmx__tospx__timer64__en_1_1cvmx__tospx__timer64__en__s.html#a9ccc4269f64c0aa47351c0ea0044b494">reserved_1_63</a>                : 63;
<a name="l02899"></a>02899 <span class="preprocessor">#endif</span>
<a name="l02900"></a>02900 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__timer64__en.html#acf5f58417e87fe08158ce9bdafb049b0">s</a>;
<a name="l02901"></a><a class="code" href="unioncvmx__tospx__timer64__en.html#a60ebdbaaef9ca0235a3cbf41465a9d85">02901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__timer64__en_1_1cvmx__tospx__timer64__en__s.html">cvmx_tospx_timer64_en_s</a>        <a class="code" href="unioncvmx__tospx__timer64__en.html#a60ebdbaaef9ca0235a3cbf41465a9d85">cnf75xx</a>;
<a name="l02902"></a>02902 };
<a name="l02903"></a><a class="code" href="cvmx-tospx-defs_8h.html#aa32f9223f3b864b76895bb675563252e">02903</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__timer64__en.html" title="cvmx_tosp::_timer64_en">cvmx_tospx_timer64_en</a> <a class="code" href="unioncvmx__tospx__timer64__en.html" title="cvmx_tosp::_timer64_en">cvmx_tospx_timer64_en_t</a>;
<a name="l02904"></a>02904 <span class="comment"></span>
<a name="l02905"></a>02905 <span class="comment">/**</span>
<a name="l02906"></a>02906 <span class="comment"> * cvmx_tosp#_tti_scnt_int#</span>
<a name="l02907"></a>02907 <span class="comment"> */</span>
<a name="l02908"></a><a class="code" href="unioncvmx__tospx__tti__scnt__intx.html">02908</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__tti__scnt__intx.html" title="cvmx_tosp::_tti_scnt_int#">cvmx_tospx_tti_scnt_intx</a> {
<a name="l02909"></a><a class="code" href="unioncvmx__tospx__tti__scnt__intx.html#a898968f68337b044182738e8a05a5c50">02909</a>     uint64_t <a class="code" href="unioncvmx__tospx__tti__scnt__intx.html#a898968f68337b044182738e8a05a5c50">u64</a>;
<a name="l02910"></a><a class="code" href="structcvmx__tospx__tti__scnt__intx_1_1cvmx__tospx__tti__scnt__intx__s.html">02910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__tti__scnt__intx_1_1cvmx__tospx__tti__scnt__intx__s.html">cvmx_tospx_tti_scnt_intx_s</a> {
<a name="l02911"></a>02911 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02912"></a>02912 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__intx_1_1cvmx__tospx__tti__scnt__intx__s.html#a792bc24619c0067a523395331b1b98ae">reserved_20_63</a>               : 44;
<a name="l02913"></a>02913     uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__intx_1_1cvmx__tospx__tti__scnt__intx__s.html#aab0a9aa9010ef2a950341b28e1658e03">intr</a>                         : 20; <span class="comment">/**&lt; TTI Sample Count Interrupt:</span>
<a name="l02914"></a>02914 <span class="comment">                                                         Indicates the sample count of the selected reference</span>
<a name="l02915"></a>02915 <span class="comment">                                                         counter at which to generate an interrupt. */</span>
<a name="l02916"></a>02916 <span class="preprocessor">#else</span>
<a name="l02917"></a><a class="code" href="structcvmx__tospx__tti__scnt__intx_1_1cvmx__tospx__tti__scnt__intx__s.html#aab0a9aa9010ef2a950341b28e1658e03">02917</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__intx_1_1cvmx__tospx__tti__scnt__intx__s.html#aab0a9aa9010ef2a950341b28e1658e03">intr</a>                         : 20;
<a name="l02918"></a><a class="code" href="structcvmx__tospx__tti__scnt__intx_1_1cvmx__tospx__tti__scnt__intx__s.html#a792bc24619c0067a523395331b1b98ae">02918</a>     uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__intx_1_1cvmx__tospx__tti__scnt__intx__s.html#a792bc24619c0067a523395331b1b98ae">reserved_20_63</a>               : 44;
<a name="l02919"></a>02919 <span class="preprocessor">#endif</span>
<a name="l02920"></a>02920 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__tti__scnt__intx.html#a184d46d96942a367eb962a4d7915d8ed">s</a>;
<a name="l02921"></a><a class="code" href="unioncvmx__tospx__tti__scnt__intx.html#a2f56efb026a741665f1d848670fff93e">02921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__tti__scnt__intx_1_1cvmx__tospx__tti__scnt__intx__s.html">cvmx_tospx_tti_scnt_intx_s</a>     <a class="code" href="unioncvmx__tospx__tti__scnt__intx.html#a2f56efb026a741665f1d848670fff93e">cnf75xx</a>;
<a name="l02922"></a>02922 };
<a name="l02923"></a><a class="code" href="cvmx-tospx-defs_8h.html#ad05d1a4d030bec426e3cfae7692563bb">02923</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__tti__scnt__intx.html" title="cvmx_tosp::_tti_scnt_int#">cvmx_tospx_tti_scnt_intx</a> <a class="code" href="unioncvmx__tospx__tti__scnt__intx.html" title="cvmx_tosp::_tti_scnt_int#">cvmx_tospx_tti_scnt_intx_t</a>;
<a name="l02924"></a>02924 <span class="comment"></span>
<a name="l02925"></a>02925 <span class="comment">/**</span>
<a name="l02926"></a>02926 <span class="comment"> * cvmx_tosp#_tti_scnt_int_clr</span>
<a name="l02927"></a>02927 <span class="comment"> */</span>
<a name="l02928"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__clr.html">02928</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__tti__scnt__int__clr.html" title="cvmx_tosp::_tti_scnt_int_clr">cvmx_tospx_tti_scnt_int_clr</a> {
<a name="l02929"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__clr.html#a8a391e5c1c63791b9316e681302800db">02929</a>     uint64_t <a class="code" href="unioncvmx__tospx__tti__scnt__int__clr.html#a8a391e5c1c63791b9316e681302800db">u64</a>;
<a name="l02930"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__clr_1_1cvmx__tospx__tti__scnt__int__clr__s.html">02930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__tti__scnt__int__clr_1_1cvmx__tospx__tti__scnt__int__clr__s.html">cvmx_tospx_tti_scnt_int_clr_s</a> {
<a name="l02931"></a>02931 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02932"></a>02932 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__clr_1_1cvmx__tospx__tti__scnt__int__clr__s.html#adbb44b0d42125ec078ed198050e2cf86">reserved_8_63</a>                : 56;
<a name="l02933"></a>02933     uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__clr_1_1cvmx__tospx__tti__scnt__int__clr__s.html#aab13de55d22519fcb54753984c3ee8e1">cnt</a>                          : 8;  <span class="comment">/**&lt; TTI sample count interrupt status register.</span>
<a name="l02934"></a>02934 <span class="comment">                                                         Writing 0x1 to clear the TTI_SCNT_INT_STAT, writing</span>
<a name="l02935"></a>02935 <span class="comment">                                                         0x2 to clear the TTI_SCNT_INT_STAT(1) and so on. */</span>
<a name="l02936"></a>02936 <span class="preprocessor">#else</span>
<a name="l02937"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__clr_1_1cvmx__tospx__tti__scnt__int__clr__s.html#aab13de55d22519fcb54753984c3ee8e1">02937</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__clr_1_1cvmx__tospx__tti__scnt__int__clr__s.html#aab13de55d22519fcb54753984c3ee8e1">cnt</a>                          : 8;
<a name="l02938"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__clr_1_1cvmx__tospx__tti__scnt__int__clr__s.html#adbb44b0d42125ec078ed198050e2cf86">02938</a>     uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__clr_1_1cvmx__tospx__tti__scnt__int__clr__s.html#adbb44b0d42125ec078ed198050e2cf86">reserved_8_63</a>                : 56;
<a name="l02939"></a>02939 <span class="preprocessor">#endif</span>
<a name="l02940"></a>02940 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__tti__scnt__int__clr.html#af2702b83f130a9ca3b6ba047727ac9bc">s</a>;
<a name="l02941"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__clr.html#aada44b958a0979c21115f7f82889a4b3">02941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__tti__scnt__int__clr_1_1cvmx__tospx__tti__scnt__int__clr__s.html">cvmx_tospx_tti_scnt_int_clr_s</a>  <a class="code" href="unioncvmx__tospx__tti__scnt__int__clr.html#aada44b958a0979c21115f7f82889a4b3">cnf75xx</a>;
<a name="l02942"></a>02942 };
<a name="l02943"></a><a class="code" href="cvmx-tospx-defs_8h.html#a6e86136b98300d6b6d0e087f6a6a721d">02943</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__tti__scnt__int__clr.html" title="cvmx_tosp::_tti_scnt_int_clr">cvmx_tospx_tti_scnt_int_clr</a> <a class="code" href="unioncvmx__tospx__tti__scnt__int__clr.html" title="cvmx_tosp::_tti_scnt_int_clr">cvmx_tospx_tti_scnt_int_clr_t</a>;
<a name="l02944"></a>02944 <span class="comment"></span>
<a name="l02945"></a>02945 <span class="comment">/**</span>
<a name="l02946"></a>02946 <span class="comment"> * cvmx_tosp#_tti_scnt_int_en</span>
<a name="l02947"></a>02947 <span class="comment"> */</span>
<a name="l02948"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__en.html">02948</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__tti__scnt__int__en.html" title="cvmx_tosp::_tti_scnt_int_en">cvmx_tospx_tti_scnt_int_en</a> {
<a name="l02949"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__en.html#a590771dc520002d0a7bd1ecb7675d4e1">02949</a>     uint64_t <a class="code" href="unioncvmx__tospx__tti__scnt__int__en.html#a590771dc520002d0a7bd1ecb7675d4e1">u64</a>;
<a name="l02950"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__en_1_1cvmx__tospx__tti__scnt__int__en__s.html">02950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__tti__scnt__int__en_1_1cvmx__tospx__tti__scnt__int__en__s.html">cvmx_tospx_tti_scnt_int_en_s</a> {
<a name="l02951"></a>02951 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02952"></a>02952 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__en_1_1cvmx__tospx__tti__scnt__int__en__s.html#a8a4df0c2019005c85d0615e45ea659ff">reserved_8_63</a>                : 56;
<a name="l02953"></a>02953     uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__en_1_1cvmx__tospx__tti__scnt__int__en__s.html#a677fd1d75d17366af6d531ef40955c40">ena</a>                          : 8;  <span class="comment">/**&lt; TTI Sample Counter Interrupt Enable:</span>
<a name="l02954"></a>02954 <span class="comment">                                                         Bit 0: 1  Enables TTI_SCNT_INT_0.</span>
<a name="l02955"></a>02955 <span class="comment">                                                         Bit 1: 1 Enables TTI_SCNT_INT_1.</span>
<a name="l02956"></a>02956 <span class="comment">                                                         - ...</span>
<a name="l02957"></a>02957 <span class="comment">                                                         Bit 7: 1  Enables TTI_SCNT_INT_7.</span>
<a name="l02958"></a>02958 <span class="comment">                                                         Note these interrupts are disabled by default (=0x00). */</span>
<a name="l02959"></a>02959 <span class="preprocessor">#else</span>
<a name="l02960"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__en_1_1cvmx__tospx__tti__scnt__int__en__s.html#a677fd1d75d17366af6d531ef40955c40">02960</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__en_1_1cvmx__tospx__tti__scnt__int__en__s.html#a677fd1d75d17366af6d531ef40955c40">ena</a>                          : 8;
<a name="l02961"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__en_1_1cvmx__tospx__tti__scnt__int__en__s.html#a8a4df0c2019005c85d0615e45ea659ff">02961</a>     uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__en_1_1cvmx__tospx__tti__scnt__int__en__s.html#a8a4df0c2019005c85d0615e45ea659ff">reserved_8_63</a>                : 56;
<a name="l02962"></a>02962 <span class="preprocessor">#endif</span>
<a name="l02963"></a>02963 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__tti__scnt__int__en.html#aa32e5a93f257ffb43de5034f2ad5e297">s</a>;
<a name="l02964"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__en.html#a75437e3782d261718426ff0818fd49dd">02964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__tti__scnt__int__en_1_1cvmx__tospx__tti__scnt__int__en__s.html">cvmx_tospx_tti_scnt_int_en_s</a>   <a class="code" href="unioncvmx__tospx__tti__scnt__int__en.html#a75437e3782d261718426ff0818fd49dd">cnf75xx</a>;
<a name="l02965"></a>02965 };
<a name="l02966"></a><a class="code" href="cvmx-tospx-defs_8h.html#a1a8ffc1a5ade2bad268716d824b8c20a">02966</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__tti__scnt__int__en.html" title="cvmx_tosp::_tti_scnt_int_en">cvmx_tospx_tti_scnt_int_en</a> <a class="code" href="unioncvmx__tospx__tti__scnt__int__en.html" title="cvmx_tosp::_tti_scnt_int_en">cvmx_tospx_tti_scnt_int_en_t</a>;
<a name="l02967"></a>02967 <span class="comment"></span>
<a name="l02968"></a>02968 <span class="comment">/**</span>
<a name="l02969"></a>02969 <span class="comment"> * cvmx_tosp#_tti_scnt_int_map</span>
<a name="l02970"></a>02970 <span class="comment"> */</span>
<a name="l02971"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__map.html">02971</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__tti__scnt__int__map.html" title="cvmx_tosp::_tti_scnt_int_map">cvmx_tospx_tti_scnt_int_map</a> {
<a name="l02972"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__map.html#a0ced039bb9fd69e3d987e4f9593e5ce0">02972</a>     uint64_t <a class="code" href="unioncvmx__tospx__tti__scnt__int__map.html#a0ced039bb9fd69e3d987e4f9593e5ce0">u64</a>;
<a name="l02973"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__map_1_1cvmx__tospx__tti__scnt__int__map__s.html">02973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__tti__scnt__int__map_1_1cvmx__tospx__tti__scnt__int__map__s.html">cvmx_tospx_tti_scnt_int_map_s</a> {
<a name="l02974"></a>02974 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02975"></a>02975 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__map_1_1cvmx__tospx__tti__scnt__int__map__s.html#ae493dfea0b845846845aa1709b9a000e">reserved_8_63</a>                : 56;
<a name="l02976"></a>02976     uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__map_1_1cvmx__tospx__tti__scnt__int__map__s.html#a280fd5ac550eb2dd0a43c25384d38d87">map</a>                          : 8;  <span class="comment">/**&lt; TTI Sample Count Interrupt Mapping to a Reference</span>
<a name="l02977"></a>02977 <span class="comment">                                                         Counter:</span>
<a name="l02978"></a>02978 <span class="comment">                                                         Indicates the reference counter the TTI Sample Count</span>
<a name="l02979"></a>02979 <span class="comment">                                                         Interrupts must be generated from. A value of 0</span>
<a name="l02980"></a>02980 <span class="comment">                                                         indicates the UL reference counter (default) and a</span>
<a name="l02981"></a>02981 <span class="comment">                                                         value of 1 indicates the DL reference counter. The</span>
<a name="l02982"></a>02982 <span class="comment">                                                         bit 0 is associated with TTI_SCNT_INT_0, the bit 1</span>
<a name="l02983"></a>02983 <span class="comment">                                                         is associated with TTI_SCNT_INT_1 and so on.</span>
<a name="l02984"></a>02984 <span class="comment">                                                         Note that This register has not effect in TDD mode,</span>
<a name="l02985"></a>02985 <span class="comment">                                                         only in FDD mode. */</span>
<a name="l02986"></a>02986 <span class="preprocessor">#else</span>
<a name="l02987"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__map_1_1cvmx__tospx__tti__scnt__int__map__s.html#a280fd5ac550eb2dd0a43c25384d38d87">02987</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__map_1_1cvmx__tospx__tti__scnt__int__map__s.html#a280fd5ac550eb2dd0a43c25384d38d87">map</a>                          : 8;
<a name="l02988"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__map_1_1cvmx__tospx__tti__scnt__int__map__s.html#ae493dfea0b845846845aa1709b9a000e">02988</a>     uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__map_1_1cvmx__tospx__tti__scnt__int__map__s.html#ae493dfea0b845846845aa1709b9a000e">reserved_8_63</a>                : 56;
<a name="l02989"></a>02989 <span class="preprocessor">#endif</span>
<a name="l02990"></a>02990 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__tti__scnt__int__map.html#ac6f529a6d40f407463f85bb825a92578">s</a>;
<a name="l02991"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__map.html#a88c67e3e75f7a3340a52c48de9c5475d">02991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__tti__scnt__int__map_1_1cvmx__tospx__tti__scnt__int__map__s.html">cvmx_tospx_tti_scnt_int_map_s</a>  <a class="code" href="unioncvmx__tospx__tti__scnt__int__map.html#a88c67e3e75f7a3340a52c48de9c5475d">cnf75xx</a>;
<a name="l02992"></a>02992 };
<a name="l02993"></a><a class="code" href="cvmx-tospx-defs_8h.html#a57fe5580d3e0b22b74649bedd1cb0036">02993</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__tti__scnt__int__map.html" title="cvmx_tosp::_tti_scnt_int_map">cvmx_tospx_tti_scnt_int_map</a> <a class="code" href="unioncvmx__tospx__tti__scnt__int__map.html" title="cvmx_tosp::_tti_scnt_int_map">cvmx_tospx_tti_scnt_int_map_t</a>;
<a name="l02994"></a>02994 <span class="comment"></span>
<a name="l02995"></a>02995 <span class="comment">/**</span>
<a name="l02996"></a>02996 <span class="comment"> * cvmx_tosp#_tti_scnt_int_stat</span>
<a name="l02997"></a>02997 <span class="comment"> */</span>
<a name="l02998"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__stat.html">02998</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__tti__scnt__int__stat.html" title="cvmx_tosp::_tti_scnt_int_stat">cvmx_tospx_tti_scnt_int_stat</a> {
<a name="l02999"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__stat.html#a652d700cba1f0d48bbae784309cd4a3a">02999</a>     uint64_t <a class="code" href="unioncvmx__tospx__tti__scnt__int__stat.html#a652d700cba1f0d48bbae784309cd4a3a">u64</a>;
<a name="l03000"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__stat_1_1cvmx__tospx__tti__scnt__int__stat__s.html">03000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__tti__scnt__int__stat_1_1cvmx__tospx__tti__scnt__int__stat__s.html">cvmx_tospx_tti_scnt_int_stat_s</a> {
<a name="l03001"></a>03001 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03002"></a>03002 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__stat_1_1cvmx__tospx__tti__scnt__int__stat__s.html#ab40b877a7078c38e4cd510dfba27fe5d">reserved_8_63</a>                : 56;
<a name="l03003"></a>03003     uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__stat_1_1cvmx__tospx__tti__scnt__int__stat__s.html#a66e717cdd12d16d14e5d3fef1118979c">cnt</a>                          : 8;  <span class="comment">/**&lt; TTI Sample Count Interrupt Status register:</span>
<a name="l03004"></a>03004 <span class="comment">                                                         Indicates if a TTI_SCNT_INT_X occurred (1) or not .</span>
<a name="l03005"></a>03005 <span class="comment">                                                         The bit 0 is associated with TTI_SCNT_INT_0 and so on</span>
<a name="l03006"></a>03006 <span class="comment">                                                         incrementally. */</span>
<a name="l03007"></a>03007 <span class="preprocessor">#else</span>
<a name="l03008"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__stat_1_1cvmx__tospx__tti__scnt__int__stat__s.html#a66e717cdd12d16d14e5d3fef1118979c">03008</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__stat_1_1cvmx__tospx__tti__scnt__int__stat__s.html#a66e717cdd12d16d14e5d3fef1118979c">cnt</a>                          : 8;
<a name="l03009"></a><a class="code" href="structcvmx__tospx__tti__scnt__int__stat_1_1cvmx__tospx__tti__scnt__int__stat__s.html#ab40b877a7078c38e4cd510dfba27fe5d">03009</a>     uint64_t <a class="code" href="structcvmx__tospx__tti__scnt__int__stat_1_1cvmx__tospx__tti__scnt__int__stat__s.html#ab40b877a7078c38e4cd510dfba27fe5d">reserved_8_63</a>                : 56;
<a name="l03010"></a>03010 <span class="preprocessor">#endif</span>
<a name="l03011"></a>03011 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__tti__scnt__int__stat.html#a23f8a09c281418b7e269eb1fbb40a337">s</a>;
<a name="l03012"></a><a class="code" href="unioncvmx__tospx__tti__scnt__int__stat.html#ab5d7937dea1a77887b5507a6c8cceda8">03012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__tti__scnt__int__stat_1_1cvmx__tospx__tti__scnt__int__stat__s.html">cvmx_tospx_tti_scnt_int_stat_s</a> <a class="code" href="unioncvmx__tospx__tti__scnt__int__stat.html#ab5d7937dea1a77887b5507a6c8cceda8">cnf75xx</a>;
<a name="l03013"></a>03013 };
<a name="l03014"></a><a class="code" href="cvmx-tospx-defs_8h.html#af042ac586d7162991bfc27a93bdb54c8">03014</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__tti__scnt__int__stat.html" title="cvmx_tosp::_tti_scnt_int_stat">cvmx_tospx_tti_scnt_int_stat</a> <a class="code" href="unioncvmx__tospx__tti__scnt__int__stat.html" title="cvmx_tosp::_tti_scnt_int_stat">cvmx_tospx_tti_scnt_int_stat_t</a>;
<a name="l03015"></a>03015 <span class="comment"></span>
<a name="l03016"></a>03016 <span class="comment">/**</span>
<a name="l03017"></a>03017 <span class="comment"> * cvmx_tosp#_ul_axc0_fifo_cnt</span>
<a name="l03018"></a>03018 <span class="comment"> */</span>
<a name="l03019"></a><a class="code" href="unioncvmx__tospx__ul__axc0__fifo__cnt.html">03019</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc0__fifo__cnt.html" title="cvmx_tosp::_ul_axc0_fifo_cnt">cvmx_tospx_ul_axc0_fifo_cnt</a> {
<a name="l03020"></a><a class="code" href="unioncvmx__tospx__ul__axc0__fifo__cnt.html#a7d4c3c84f9392bff15606ca914fc3cc0">03020</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__axc0__fifo__cnt.html#a7d4c3c84f9392bff15606ca914fc3cc0">u64</a>;
<a name="l03021"></a><a class="code" href="structcvmx__tospx__ul__axc0__fifo__cnt_1_1cvmx__tospx__ul__axc0__fifo__cnt__s.html">03021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc0__fifo__cnt_1_1cvmx__tospx__ul__axc0__fifo__cnt__s.html">cvmx_tospx_ul_axc0_fifo_cnt_s</a> {
<a name="l03022"></a>03022 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03023"></a>03023 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__fifo__cnt_1_1cvmx__tospx__ul__axc0__fifo__cnt__s.html#a3d3f6081736bec22dc0966d61afd2a28">reserved_13_63</a>               : 51;
<a name="l03024"></a>03024     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__fifo__cnt_1_1cvmx__tospx__ul__axc0__fifo__cnt__s.html#a3d1e1654361441e5162a4701c22a1836">cnt</a>                          : 13; <span class="comment">/**&lt; UL FIFO fill level. This register can take values</span>
<a name="l03025"></a>03025 <span class="comment">                                                         between 0 and 2048. */</span>
<a name="l03026"></a>03026 <span class="preprocessor">#else</span>
<a name="l03027"></a><a class="code" href="structcvmx__tospx__ul__axc0__fifo__cnt_1_1cvmx__tospx__ul__axc0__fifo__cnt__s.html#a3d1e1654361441e5162a4701c22a1836">03027</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__fifo__cnt_1_1cvmx__tospx__ul__axc0__fifo__cnt__s.html#a3d1e1654361441e5162a4701c22a1836">cnt</a>                          : 13;
<a name="l03028"></a><a class="code" href="structcvmx__tospx__ul__axc0__fifo__cnt_1_1cvmx__tospx__ul__axc0__fifo__cnt__s.html#a3d3f6081736bec22dc0966d61afd2a28">03028</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__fifo__cnt_1_1cvmx__tospx__ul__axc0__fifo__cnt__s.html#a3d3f6081736bec22dc0966d61afd2a28">reserved_13_63</a>               : 51;
<a name="l03029"></a>03029 <span class="preprocessor">#endif</span>
<a name="l03030"></a>03030 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__axc0__fifo__cnt.html#aaa59b34dc0a9a5e1b34734a65c1d97a4">s</a>;
<a name="l03031"></a><a class="code" href="unioncvmx__tospx__ul__axc0__fifo__cnt.html#add8d37f3eea52c898e02e50a624491dd">03031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc0__fifo__cnt_1_1cvmx__tospx__ul__axc0__fifo__cnt__s.html">cvmx_tospx_ul_axc0_fifo_cnt_s</a>  <a class="code" href="unioncvmx__tospx__ul__axc0__fifo__cnt.html#add8d37f3eea52c898e02e50a624491dd">cnf75xx</a>;
<a name="l03032"></a>03032 };
<a name="l03033"></a><a class="code" href="cvmx-tospx-defs_8h.html#abcac3a3151629c5565a4e285d5fbe21f">03033</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc0__fifo__cnt.html" title="cvmx_tosp::_ul_axc0_fifo_cnt">cvmx_tospx_ul_axc0_fifo_cnt</a> <a class="code" href="unioncvmx__tospx__ul__axc0__fifo__cnt.html" title="cvmx_tosp::_ul_axc0_fifo_cnt">cvmx_tospx_ul_axc0_fifo_cnt_t</a>;
<a name="l03034"></a>03034 <span class="comment"></span>
<a name="l03035"></a>03035 <span class="comment">/**</span>
<a name="l03036"></a>03036 <span class="comment"> * cvmx_tosp#_ul_axc0_load_cfg</span>
<a name="l03037"></a>03037 <span class="comment"> *</span>
<a name="l03038"></a>03038 <span class="comment"> * This register is left-over from 71xx, not used in 75xx.</span>
<a name="l03039"></a>03039 <span class="comment"> *</span>
<a name="l03040"></a>03040 <span class="comment"> */</span>
<a name="l03041"></a><a class="code" href="unioncvmx__tospx__ul__axc0__load__cfg.html">03041</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc0__load__cfg.html" title="cvmx_tosp::_ul_axc0_load_cfg">cvmx_tospx_ul_axc0_load_cfg</a> {
<a name="l03042"></a><a class="code" href="unioncvmx__tospx__ul__axc0__load__cfg.html#af9ae7598fe7e627b78e61d6dbf269750">03042</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__axc0__load__cfg.html#af9ae7598fe7e627b78e61d6dbf269750">u64</a>;
<a name="l03043"></a><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html">03043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html">cvmx_tospx_ul_axc0_load_cfg_s</a> {
<a name="l03044"></a>03044 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03045"></a>03045 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a8774863d3bde1d522c6bbfe39f107cb5">reserved_13_63</a>               : 51;
<a name="l03046"></a>03046     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#aaf2b851a99061382fc8b5c042d87da7d">hidden</a>                       : 1;  <span class="comment">/**&lt; Reserved. Must be 0. */</span>
<a name="l03047"></a>03047     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a99ec5f1e1a3b58af5130cdfb8191ebe0">reserved_9_11</a>                : 3;
<a name="l03048"></a>03048     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#ad4e41f06b0c4fcca7cb8abcdd765126a">alt_ant</a>                      : 1;  <span class="comment">/**&lt; Send data alternating antenna 0 (first) and antenna 1</span>
<a name="l03049"></a>03049 <span class="comment">                                                         (second) data on the UL HMI interface when set to 1.</span>
<a name="l03050"></a>03050 <span class="comment">                                                         By default, only the data from antenna 0 is sent on</span>
<a name="l03051"></a>03051 <span class="comment">                                                         this interface. */</span>
<a name="l03052"></a>03052     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a9188207b67c85a91547a7ab533abe0d6">reserved_3_7</a>                 : 5;
<a name="l03053"></a>03053     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a9e8fd5b17b09000786ef609cb8908c5e">exe3</a>                         : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l03054"></a>03054     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#af7991e6ef2753bd2e42a7f0dd67eb728">exe2</a>                         : 1;  <span class="comment">/**&lt; Setting this bit to 1 indicates the RF_IF to load</span>
<a name="l03055"></a>03055 <span class="comment">                                                         and execute the programmed DMA transfer size (register</span>
<a name="l03056"></a>03056 <span class="comment">                                                         UL_TRANSFER_SIZE) from the FIFO to the ULFE HAB. */</span>
<a name="l03057"></a>03057     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a6d858a9071b8f74c1863016bd3a60632">exe1</a>                         : 1;  <span class="comment">/**&lt; Setting this bit to 1 indicates the RF_IF to load</span>
<a name="l03058"></a>03058 <span class="comment">                                                         and execute the programmed DMA transfer size (register</span>
<a name="l03059"></a>03059 <span class="comment">                                                         UL_TRANSFER_SIZE) from the FIFO to the SMEM HAB. */</span>
<a name="l03060"></a>03060 <span class="preprocessor">#else</span>
<a name="l03061"></a><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a6d858a9071b8f74c1863016bd3a60632">03061</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a6d858a9071b8f74c1863016bd3a60632">exe1</a>                         : 1;
<a name="l03062"></a><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#af7991e6ef2753bd2e42a7f0dd67eb728">03062</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#af7991e6ef2753bd2e42a7f0dd67eb728">exe2</a>                         : 1;
<a name="l03063"></a><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a9e8fd5b17b09000786ef609cb8908c5e">03063</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a9e8fd5b17b09000786ef609cb8908c5e">exe3</a>                         : 1;
<a name="l03064"></a><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a9188207b67c85a91547a7ab533abe0d6">03064</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a9188207b67c85a91547a7ab533abe0d6">reserved_3_7</a>                 : 5;
<a name="l03065"></a><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#ad4e41f06b0c4fcca7cb8abcdd765126a">03065</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#ad4e41f06b0c4fcca7cb8abcdd765126a">alt_ant</a>                      : 1;
<a name="l03066"></a><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a99ec5f1e1a3b58af5130cdfb8191ebe0">03066</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a99ec5f1e1a3b58af5130cdfb8191ebe0">reserved_9_11</a>                : 3;
<a name="l03067"></a><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#aaf2b851a99061382fc8b5c042d87da7d">03067</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#aaf2b851a99061382fc8b5c042d87da7d">hidden</a>                       : 1;
<a name="l03068"></a><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a8774863d3bde1d522c6bbfe39f107cb5">03068</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html#a8774863d3bde1d522c6bbfe39f107cb5">reserved_13_63</a>               : 51;
<a name="l03069"></a>03069 <span class="preprocessor">#endif</span>
<a name="l03070"></a>03070 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__axc0__load__cfg.html#af05b282f32ce1a57eda01790f8ef3005">s</a>;
<a name="l03071"></a><a class="code" href="unioncvmx__tospx__ul__axc0__load__cfg.html#afcb9827d80fb7f57c0e5da5165e3b824">03071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc0__load__cfg_1_1cvmx__tospx__ul__axc0__load__cfg__s.html">cvmx_tospx_ul_axc0_load_cfg_s</a>  <a class="code" href="unioncvmx__tospx__ul__axc0__load__cfg.html#afcb9827d80fb7f57c0e5da5165e3b824">cnf75xx</a>;
<a name="l03072"></a>03072 };
<a name="l03073"></a><a class="code" href="cvmx-tospx-defs_8h.html#a01efcee5931bc35d7766c2c1182d055e">03073</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc0__load__cfg.html" title="cvmx_tosp::_ul_axc0_load_cfg">cvmx_tospx_ul_axc0_load_cfg</a> <a class="code" href="unioncvmx__tospx__ul__axc0__load__cfg.html" title="cvmx_tosp::_ul_axc0_load_cfg">cvmx_tospx_ul_axc0_load_cfg_t</a>;
<a name="l03074"></a>03074 <span class="comment"></span>
<a name="l03075"></a>03075 <span class="comment">/**</span>
<a name="l03076"></a>03076 <span class="comment"> * cvmx_tosp#_ul_axc0_status</span>
<a name="l03077"></a>03077 <span class="comment"> */</span>
<a name="l03078"></a><a class="code" href="unioncvmx__tospx__ul__axc0__status.html">03078</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc0__status.html" title="cvmx_tosp::_ul_axc0_status">cvmx_tospx_ul_axc0_status</a> {
<a name="l03079"></a><a class="code" href="unioncvmx__tospx__ul__axc0__status.html#af10e6b9b67d3b18ee7b4d2edb6186610">03079</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__axc0__status.html#af10e6b9b67d3b18ee7b4d2edb6186610">u64</a>;
<a name="l03080"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html">03080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html">cvmx_tospx_ul_axc0_status_s</a> {
<a name="l03081"></a>03081 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03082"></a>03082 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#aba6e4668bba4e02ce10bf73afc8e4e9a">reserved_23_63</a>               : 41;
<a name="l03083"></a>03083     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a128b88f1cc1702b8de7bd37f747d2e0c">rfic_ena</a>                     : 1;  <span class="comment">/**&lt; RFIC enabled (in alert state). This bit is set when the RF_[a]_ENABLE</span>
<a name="l03084"></a>03084 <span class="comment">                                                         signal was pulsed using the manual overide TOSP()_CONF[ENA_CTRL] bit,</span>
<a name="l03085"></a>03085 <span class="comment">                                                         in order to put the RFIC in alert state. The RFIC must be in this</span>
<a name="l03086"></a>03086 <span class="comment">                                                         state before normal operation can start. */</span>
<a name="l03087"></a>03087     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a5558295848147f58283088fc09eed8c0">sync_late</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03088"></a>03088     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a3cff190f63b53eea0f9a453b7f2959be">reserved_19_20</a>               : 2;
<a name="l03089"></a>03089     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a5909f2ced200f7c32420ea94601dfd22">thresh_rch</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03090"></a>03090     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a584d8963a1daa3a8ddb611ae57f21dfe">fifo_of</a>                      : 1;  <span class="comment">/**&lt; FIFO overflow for UL AxC 0. This bit can be cleared by writing 1 to</span>
<a name="l03091"></a>03091 <span class="comment">                                                         TOSP()_CONF[CLR_FIFO_OF]. */</span>
<a name="l03092"></a>03092     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a5d7fd1b45fcfb020734a64e8a5cf0d0e">fifo_ur</a>                      : 1;  <span class="comment">/**&lt; FIFO under-run for UL AxC 0. This bit can be cleared by writing 1 to</span>
<a name="l03093"></a>03093 <span class="comment">                                                         TOSP()_CONF[CLR_FIFO_UR]. */</span>
<a name="l03094"></a>03094     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a4c6c6aa5dbc458a3a91c8af65f36cbb1">ul_dl_axc0_sm</a>                : 4;  <span class="comment">/**&lt; N/A */</span>
<a name="l03095"></a>03095     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a688f1e8256c60c332bf365606060cab0">hab_req_sm</a>                   : 4;  <span class="comment">/**&lt; N/A */</span>
<a name="l03096"></a>03096     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a0d945b9052eb0587fa25ff96fcd93cd1">reserved_0_7</a>                 : 8;
<a name="l03097"></a>03097 <span class="preprocessor">#else</span>
<a name="l03098"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a0d945b9052eb0587fa25ff96fcd93cd1">03098</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a0d945b9052eb0587fa25ff96fcd93cd1">reserved_0_7</a>                 : 8;
<a name="l03099"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a688f1e8256c60c332bf365606060cab0">03099</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a688f1e8256c60c332bf365606060cab0">hab_req_sm</a>                   : 4;
<a name="l03100"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a4c6c6aa5dbc458a3a91c8af65f36cbb1">03100</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a4c6c6aa5dbc458a3a91c8af65f36cbb1">ul_dl_axc0_sm</a>                : 4;
<a name="l03101"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a5d7fd1b45fcfb020734a64e8a5cf0d0e">03101</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a5d7fd1b45fcfb020734a64e8a5cf0d0e">fifo_ur</a>                      : 1;
<a name="l03102"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a584d8963a1daa3a8ddb611ae57f21dfe">03102</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a584d8963a1daa3a8ddb611ae57f21dfe">fifo_of</a>                      : 1;
<a name="l03103"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a5909f2ced200f7c32420ea94601dfd22">03103</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a5909f2ced200f7c32420ea94601dfd22">thresh_rch</a>                   : 1;
<a name="l03104"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a3cff190f63b53eea0f9a453b7f2959be">03104</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a3cff190f63b53eea0f9a453b7f2959be">reserved_19_20</a>               : 2;
<a name="l03105"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a5558295848147f58283088fc09eed8c0">03105</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a5558295848147f58283088fc09eed8c0">sync_late</a>                    : 1;
<a name="l03106"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a128b88f1cc1702b8de7bd37f747d2e0c">03106</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#a128b88f1cc1702b8de7bd37f747d2e0c">rfic_ena</a>                     : 1;
<a name="l03107"></a><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#aba6e4668bba4e02ce10bf73afc8e4e9a">03107</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html#aba6e4668bba4e02ce10bf73afc8e4e9a">reserved_23_63</a>               : 41;
<a name="l03108"></a>03108 <span class="preprocessor">#endif</span>
<a name="l03109"></a>03109 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__axc0__status.html#ac1b74dad91a38914e3ab5b7ed070f896">s</a>;
<a name="l03110"></a><a class="code" href="unioncvmx__tospx__ul__axc0__status.html#a69767b5c7532671c8535e6da124cfe07">03110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc0__status_1_1cvmx__tospx__ul__axc0__status__s.html">cvmx_tospx_ul_axc0_status_s</a>    <a class="code" href="unioncvmx__tospx__ul__axc0__status.html#a69767b5c7532671c8535e6da124cfe07">cnf75xx</a>;
<a name="l03111"></a>03111 };
<a name="l03112"></a><a class="code" href="cvmx-tospx-defs_8h.html#aa2c1f4c1ce767c8a72bfeaa53cef05a3">03112</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc0__status.html" title="cvmx_tosp::_ul_axc0_status">cvmx_tospx_ul_axc0_status</a> <a class="code" href="unioncvmx__tospx__ul__axc0__status.html" title="cvmx_tosp::_ul_axc0_status">cvmx_tospx_ul_axc0_status_t</a>;
<a name="l03113"></a>03113 <span class="comment"></span>
<a name="l03114"></a>03114 <span class="comment">/**</span>
<a name="l03115"></a>03115 <span class="comment"> * cvmx_tosp#_ul_axc0_transfer_size</span>
<a name="l03116"></a>03116 <span class="comment"> */</span>
<a name="l03117"></a><a class="code" href="unioncvmx__tospx__ul__axc0__transfer__size.html">03117</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc0__transfer__size.html" title="cvmx_tosp::_ul_axc0_transfer_size">cvmx_tospx_ul_axc0_transfer_size</a> {
<a name="l03118"></a><a class="code" href="unioncvmx__tospx__ul__axc0__transfer__size.html#add600ef85ae9c23cd4619f5afbe9c979">03118</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__axc0__transfer__size.html#add600ef85ae9c23cd4619f5afbe9c979">u64</a>;
<a name="l03119"></a><a class="code" href="structcvmx__tospx__ul__axc0__transfer__size_1_1cvmx__tospx__ul__axc0__transfer__size__s.html">03119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc0__transfer__size_1_1cvmx__tospx__ul__axc0__transfer__size__s.html">cvmx_tospx_ul_axc0_transfer_size_s</a> {
<a name="l03120"></a>03120 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03121"></a>03121 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__transfer__size_1_1cvmx__tospx__ul__axc0__transfer__size__s.html#a85c145ddf9605e300a569074ebc70f3f">reserved_18_63</a>               : 46;
<a name="l03122"></a>03122     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__transfer__size_1_1cvmx__tospx__ul__axc0__transfer__size__s.html#a01bd46a85c887f348783435e60f50264">size</a>                         : 18; <span class="comment">/**&lt; Indicates the number of IQ samples per antenna to be</span>
<a name="l03123"></a>03123 <span class="comment">                                                         transferred from the rf_if UL FIFO to the SMEM, ULFE</span>
<a name="l03124"></a>03124 <span class="comment">                                                         and/or RACH. The value should not be doubled when</span>
<a name="l03125"></a>03125 <span class="comment">                                                         alternating samples from both antennas to the SMEM,</span>
<a name="l03126"></a>03126 <span class="comment">                                                         ULFE and/or RACH. */</span>
<a name="l03127"></a>03127 <span class="preprocessor">#else</span>
<a name="l03128"></a><a class="code" href="structcvmx__tospx__ul__axc0__transfer__size_1_1cvmx__tospx__ul__axc0__transfer__size__s.html#a01bd46a85c887f348783435e60f50264">03128</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__transfer__size_1_1cvmx__tospx__ul__axc0__transfer__size__s.html#a01bd46a85c887f348783435e60f50264">size</a>                         : 18;
<a name="l03129"></a><a class="code" href="structcvmx__tospx__ul__axc0__transfer__size_1_1cvmx__tospx__ul__axc0__transfer__size__s.html#a85c145ddf9605e300a569074ebc70f3f">03129</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc0__transfer__size_1_1cvmx__tospx__ul__axc0__transfer__size__s.html#a85c145ddf9605e300a569074ebc70f3f">reserved_18_63</a>               : 46;
<a name="l03130"></a>03130 <span class="preprocessor">#endif</span>
<a name="l03131"></a>03131 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__axc0__transfer__size.html#a41fbbcb5ff300c2750a5e5ed41caeac9">s</a>;
<a name="l03132"></a><a class="code" href="unioncvmx__tospx__ul__axc0__transfer__size.html#a5e850faeb813bd8a5a5cce511bafd346">03132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc0__transfer__size_1_1cvmx__tospx__ul__axc0__transfer__size__s.html">cvmx_tospx_ul_axc0_transfer_size_s</a> <a class="code" href="unioncvmx__tospx__ul__axc0__transfer__size.html#a5e850faeb813bd8a5a5cce511bafd346">cnf75xx</a>;
<a name="l03133"></a>03133 };
<a name="l03134"></a><a class="code" href="cvmx-tospx-defs_8h.html#aa662b7e3a650446ab1ee82b0801db109">03134</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc0__transfer__size.html" title="cvmx_tosp::_ul_axc0_transfer_size">cvmx_tospx_ul_axc0_transfer_size</a> <a class="code" href="unioncvmx__tospx__ul__axc0__transfer__size.html" title="cvmx_tosp::_ul_axc0_transfer_size">cvmx_tospx_ul_axc0_transfer_size_t</a>;
<a name="l03135"></a>03135 <span class="comment"></span>
<a name="l03136"></a>03136 <span class="comment">/**</span>
<a name="l03137"></a>03137 <span class="comment"> * cvmx_tosp#_ul_axc1_fifo_cnt</span>
<a name="l03138"></a>03138 <span class="comment"> */</span>
<a name="l03139"></a><a class="code" href="unioncvmx__tospx__ul__axc1__fifo__cnt.html">03139</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc1__fifo__cnt.html" title="cvmx_tosp::_ul_axc1_fifo_cnt">cvmx_tospx_ul_axc1_fifo_cnt</a> {
<a name="l03140"></a><a class="code" href="unioncvmx__tospx__ul__axc1__fifo__cnt.html#a626c2a6146c10b56c99b34a0a452194c">03140</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__axc1__fifo__cnt.html#a626c2a6146c10b56c99b34a0a452194c">u64</a>;
<a name="l03141"></a><a class="code" href="structcvmx__tospx__ul__axc1__fifo__cnt_1_1cvmx__tospx__ul__axc1__fifo__cnt__s.html">03141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc1__fifo__cnt_1_1cvmx__tospx__ul__axc1__fifo__cnt__s.html">cvmx_tospx_ul_axc1_fifo_cnt_s</a> {
<a name="l03142"></a>03142 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03143"></a>03143 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__fifo__cnt_1_1cvmx__tospx__ul__axc1__fifo__cnt__s.html#a86e3ffe03f51221d64999c473e2cd8df">reserved_13_63</a>               : 51;
<a name="l03144"></a>03144     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__fifo__cnt_1_1cvmx__tospx__ul__axc1__fifo__cnt__s.html#a70f3157d00bef31674df8f459e9bdd46">cnt</a>                          : 13; <span class="comment">/**&lt; UL AXC1 FIFO fill level. This register can take values</span>
<a name="l03145"></a>03145 <span class="comment">                                                         between 0 and 2048. */</span>
<a name="l03146"></a>03146 <span class="preprocessor">#else</span>
<a name="l03147"></a><a class="code" href="structcvmx__tospx__ul__axc1__fifo__cnt_1_1cvmx__tospx__ul__axc1__fifo__cnt__s.html#a70f3157d00bef31674df8f459e9bdd46">03147</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__fifo__cnt_1_1cvmx__tospx__ul__axc1__fifo__cnt__s.html#a70f3157d00bef31674df8f459e9bdd46">cnt</a>                          : 13;
<a name="l03148"></a><a class="code" href="structcvmx__tospx__ul__axc1__fifo__cnt_1_1cvmx__tospx__ul__axc1__fifo__cnt__s.html#a86e3ffe03f51221d64999c473e2cd8df">03148</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__fifo__cnt_1_1cvmx__tospx__ul__axc1__fifo__cnt__s.html#a86e3ffe03f51221d64999c473e2cd8df">reserved_13_63</a>               : 51;
<a name="l03149"></a>03149 <span class="preprocessor">#endif</span>
<a name="l03150"></a>03150 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__axc1__fifo__cnt.html#a34f5220eb1d8655b6bf1e1f9f7755717">s</a>;
<a name="l03151"></a><a class="code" href="unioncvmx__tospx__ul__axc1__fifo__cnt.html#a36ff30de572dc0d01020e2f9ace4d111">03151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc1__fifo__cnt_1_1cvmx__tospx__ul__axc1__fifo__cnt__s.html">cvmx_tospx_ul_axc1_fifo_cnt_s</a>  <a class="code" href="unioncvmx__tospx__ul__axc1__fifo__cnt.html#a36ff30de572dc0d01020e2f9ace4d111">cnf75xx</a>;
<a name="l03152"></a>03152 };
<a name="l03153"></a><a class="code" href="cvmx-tospx-defs_8h.html#a2c66e99b10792d5539ff943562c78266">03153</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc1__fifo__cnt.html" title="cvmx_tosp::_ul_axc1_fifo_cnt">cvmx_tospx_ul_axc1_fifo_cnt</a> <a class="code" href="unioncvmx__tospx__ul__axc1__fifo__cnt.html" title="cvmx_tosp::_ul_axc1_fifo_cnt">cvmx_tospx_ul_axc1_fifo_cnt_t</a>;
<a name="l03154"></a>03154 <span class="comment"></span>
<a name="l03155"></a>03155 <span class="comment">/**</span>
<a name="l03156"></a>03156 <span class="comment"> * cvmx_tosp#_ul_axc1_gen_purp</span>
<a name="l03157"></a>03157 <span class="comment"> */</span>
<a name="l03158"></a><a class="code" href="unioncvmx__tospx__ul__axc1__gen__purp.html">03158</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc1__gen__purp.html" title="cvmx_tosp::_ul_axc1_gen_purp">cvmx_tospx_ul_axc1_gen_purp</a> {
<a name="l03159"></a><a class="code" href="unioncvmx__tospx__ul__axc1__gen__purp.html#a83391559c0e3cf360b6fd90afa6b3442">03159</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__axc1__gen__purp.html#a83391559c0e3cf360b6fd90afa6b3442">u64</a>;
<a name="l03160"></a><a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html">03160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html">cvmx_tospx_ul_axc1_gen_purp_s</a> {
<a name="l03161"></a>03161 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03162"></a>03162 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#add879c30cb543ebade15eaaf8df93229">reserved_3_63</a>                : 61;
<a name="l03163"></a>03163     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#acdcb4f39b7172186595add797439a0ba">clr_ovflw</a>                    : 1;  <span class="comment">/**&lt; UL AXC1 FIFO overflow clear.</span>
<a name="l03164"></a>03164 <span class="comment">                                                         0 = Do not clear.</span>
<a name="l03165"></a>03165 <span class="comment">                                                         1 = Clear the the overflow flag. */</span>
<a name="l03166"></a>03166     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#a0b1006191ca473aeae7da84d8e082a2e">clr_underrun</a>                 : 1;  <span class="comment">/**&lt; UL AXC1 FIFO underrun clear.</span>
<a name="l03167"></a>03167 <span class="comment">                                                         0 = Do not clear.</span>
<a name="l03168"></a>03168 <span class="comment">                                                         1 = Clear the the underrun flag. */</span>
<a name="l03169"></a>03169     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#aaced1fc8bb57acebf64d8265fb7fc2cf">ff_flush</a>                     : 1;  <span class="comment">/**&lt; UL AXC1 FIFO flush.</span>
<a name="l03170"></a>03170 <span class="comment">                                                         0 = Do not flush.</span>
<a name="l03171"></a>03171 <span class="comment">                                                         1 = Flush the FIFO. */</span>
<a name="l03172"></a>03172 <span class="preprocessor">#else</span>
<a name="l03173"></a><a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#aaced1fc8bb57acebf64d8265fb7fc2cf">03173</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#aaced1fc8bb57acebf64d8265fb7fc2cf">ff_flush</a>                     : 1;
<a name="l03174"></a><a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#a0b1006191ca473aeae7da84d8e082a2e">03174</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#a0b1006191ca473aeae7da84d8e082a2e">clr_underrun</a>                 : 1;
<a name="l03175"></a><a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#acdcb4f39b7172186595add797439a0ba">03175</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#acdcb4f39b7172186595add797439a0ba">clr_ovflw</a>                    : 1;
<a name="l03176"></a><a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#add879c30cb543ebade15eaaf8df93229">03176</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html#add879c30cb543ebade15eaaf8df93229">reserved_3_63</a>                : 61;
<a name="l03177"></a>03177 <span class="preprocessor">#endif</span>
<a name="l03178"></a>03178 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__axc1__gen__purp.html#a97bbecd941e58ec804711f0c030922b6">s</a>;
<a name="l03179"></a><a class="code" href="unioncvmx__tospx__ul__axc1__gen__purp.html#a9e1e3022f7f16ef3374f357d9a201fbd">03179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc1__gen__purp_1_1cvmx__tospx__ul__axc1__gen__purp__s.html">cvmx_tospx_ul_axc1_gen_purp_s</a>  <a class="code" href="unioncvmx__tospx__ul__axc1__gen__purp.html#a9e1e3022f7f16ef3374f357d9a201fbd">cnf75xx</a>;
<a name="l03180"></a>03180 };
<a name="l03181"></a><a class="code" href="cvmx-tospx-defs_8h.html#ab1f58cb90dece07ba2829cddda739c1b">03181</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc1__gen__purp.html" title="cvmx_tosp::_ul_axc1_gen_purp">cvmx_tospx_ul_axc1_gen_purp</a> <a class="code" href="unioncvmx__tospx__ul__axc1__gen__purp.html" title="cvmx_tosp::_ul_axc1_gen_purp">cvmx_tospx_ul_axc1_gen_purp_t</a>;
<a name="l03182"></a>03182 <span class="comment"></span>
<a name="l03183"></a>03183 <span class="comment">/**</span>
<a name="l03184"></a>03184 <span class="comment"> * cvmx_tosp#_ul_axc1_load_cfg</span>
<a name="l03185"></a>03185 <span class="comment"> */</span>
<a name="l03186"></a><a class="code" href="unioncvmx__tospx__ul__axc1__load__cfg.html">03186</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc1__load__cfg.html" title="cvmx_tosp::_ul_axc1_load_cfg">cvmx_tospx_ul_axc1_load_cfg</a> {
<a name="l03187"></a><a class="code" href="unioncvmx__tospx__ul__axc1__load__cfg.html#a5170020a6f82f6f99bb2b70e133150cb">03187</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__axc1__load__cfg.html#a5170020a6f82f6f99bb2b70e133150cb">u64</a>;
<a name="l03188"></a><a class="code" href="structcvmx__tospx__ul__axc1__load__cfg_1_1cvmx__tospx__ul__axc1__load__cfg__s.html">03188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc1__load__cfg_1_1cvmx__tospx__ul__axc1__load__cfg__s.html">cvmx_tospx_ul_axc1_load_cfg_s</a> {
<a name="l03189"></a>03189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03190"></a>03190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__load__cfg_1_1cvmx__tospx__ul__axc1__load__cfg__s.html#abb33ef85a99d91a7271318432d2c0025">reserved_1_63</a>                : 63;
<a name="l03191"></a>03191     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__load__cfg_1_1cvmx__tospx__ul__axc1__load__cfg__s.html#abd8ed5df273ba04bae6c00f8b28a920c">exe</a>                          : 1;  <span class="comment">/**&lt; Setting this bit to 1 indicates the RF_IF to load</span>
<a name="l03192"></a>03192 <span class="comment">                                                         and execute the programmed DMA transfer size (register</span>
<a name="l03193"></a>03193 <span class="comment">                                                         UL_AXC1_TRANSFER_SIZE) from the FIFO to a destination. */</span>
<a name="l03194"></a>03194 <span class="preprocessor">#else</span>
<a name="l03195"></a><a class="code" href="structcvmx__tospx__ul__axc1__load__cfg_1_1cvmx__tospx__ul__axc1__load__cfg__s.html#abd8ed5df273ba04bae6c00f8b28a920c">03195</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__load__cfg_1_1cvmx__tospx__ul__axc1__load__cfg__s.html#abd8ed5df273ba04bae6c00f8b28a920c">exe</a>                          : 1;
<a name="l03196"></a><a class="code" href="structcvmx__tospx__ul__axc1__load__cfg_1_1cvmx__tospx__ul__axc1__load__cfg__s.html#abb33ef85a99d91a7271318432d2c0025">03196</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__load__cfg_1_1cvmx__tospx__ul__axc1__load__cfg__s.html#abb33ef85a99d91a7271318432d2c0025">reserved_1_63</a>                : 63;
<a name="l03197"></a>03197 <span class="preprocessor">#endif</span>
<a name="l03198"></a>03198 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__axc1__load__cfg.html#a2413b1c4a7eaec002f4c42764900e067">s</a>;
<a name="l03199"></a><a class="code" href="unioncvmx__tospx__ul__axc1__load__cfg.html#a53128d074cf696bc05a9a74e6bfdb318">03199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc1__load__cfg_1_1cvmx__tospx__ul__axc1__load__cfg__s.html">cvmx_tospx_ul_axc1_load_cfg_s</a>  <a class="code" href="unioncvmx__tospx__ul__axc1__load__cfg.html#a53128d074cf696bc05a9a74e6bfdb318">cnf75xx</a>;
<a name="l03200"></a>03200 };
<a name="l03201"></a><a class="code" href="cvmx-tospx-defs_8h.html#a9c11b7a62ec24a309d452ba4df4efa61">03201</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc1__load__cfg.html" title="cvmx_tosp::_ul_axc1_load_cfg">cvmx_tospx_ul_axc1_load_cfg</a> <a class="code" href="unioncvmx__tospx__ul__axc1__load__cfg.html" title="cvmx_tosp::_ul_axc1_load_cfg">cvmx_tospx_ul_axc1_load_cfg_t</a>;
<a name="l03202"></a>03202 <span class="comment"></span>
<a name="l03203"></a>03203 <span class="comment">/**</span>
<a name="l03204"></a>03204 <span class="comment"> * cvmx_tosp#_ul_axc1_status</span>
<a name="l03205"></a>03205 <span class="comment"> */</span>
<a name="l03206"></a><a class="code" href="unioncvmx__tospx__ul__axc1__status.html">03206</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc1__status.html" title="cvmx_tosp::_ul_axc1_status">cvmx_tospx_ul_axc1_status</a> {
<a name="l03207"></a><a class="code" href="unioncvmx__tospx__ul__axc1__status.html#a15bbfaa759c21164a00ddab82622a844">03207</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__axc1__status.html#a15bbfaa759c21164a00ddab82622a844">u64</a>;
<a name="l03208"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html">03208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html">cvmx_tospx_ul_axc1_status_s</a> {
<a name="l03209"></a>03209 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03210"></a>03210 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a588c94f812ab37be665cbafb7f7b54c2">reserved_23_63</a>               : 41;
<a name="l03211"></a>03211     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#aad1648601564a3ca9b80492d9ce9e545">rfic_ena</a>                     : 1;  <span class="comment">/**&lt; RFIC enabled (in alert state). This bit is set when the RF_[a]_ENABLE</span>
<a name="l03212"></a>03212 <span class="comment">                                                         signal was pulsed using the manual overide TOSP()_CONF[ENA_CTRL] bit,</span>
<a name="l03213"></a>03213 <span class="comment">                                                         in order to put the RFIC in alert state. The RFIC must be in this</span>
<a name="l03214"></a>03214 <span class="comment">                                                         state before normal operation can start. */</span>
<a name="l03215"></a>03215     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a1f2084ffcb6fe67186f103f977f12138">sync_late</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03216"></a>03216     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a09c3a241e32b371b4d9a86c0cab9213e">reserved_19_20</a>               : 2;
<a name="l03217"></a>03217     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a872895e88e04d222dcdfcc7f071c380e">thresh_rch</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03218"></a>03218     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#aeb7c27b29358c61049a814102de469d2">fifo_of</a>                      : 1;  <span class="comment">/**&lt; FIFO overflow for UL AxC 1. This bit can be cleared by writing 1 to</span>
<a name="l03219"></a>03219 <span class="comment">                                                         TOSP()_UL_AXC1_GEN_PURP[CLR_OVFLW]. */</span>
<a name="l03220"></a>03220     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a003710e8e4e91d702a8926e7383fc19d">fifo_ur</a>                      : 1;  <span class="comment">/**&lt; FIFO under-run for UL AxC 1. This bit can be cleared by writing 1 to</span>
<a name="l03221"></a>03221 <span class="comment">                                                         TOSP()_UL_AXC1_GEN_PURP[CLR_UNDERRUN]. */</span>
<a name="l03222"></a>03222     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a6374a7f5f52798ac5144d3bf11ff5bc0">ul_dl_axc0_sm</a>                : 4;  <span class="comment">/**&lt; N/A */</span>
<a name="l03223"></a>03223     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#aaa21beddb0adb1a93f5bb24847a2e6b3">hab_req_sm</a>                   : 4;  <span class="comment">/**&lt; N/A */</span>
<a name="l03224"></a>03224     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a5506b6411d58cb292639d55fea1e2563">reserved_0_7</a>                 : 8;
<a name="l03225"></a>03225 <span class="preprocessor">#else</span>
<a name="l03226"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a5506b6411d58cb292639d55fea1e2563">03226</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a5506b6411d58cb292639d55fea1e2563">reserved_0_7</a>                 : 8;
<a name="l03227"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#aaa21beddb0adb1a93f5bb24847a2e6b3">03227</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#aaa21beddb0adb1a93f5bb24847a2e6b3">hab_req_sm</a>                   : 4;
<a name="l03228"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a6374a7f5f52798ac5144d3bf11ff5bc0">03228</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a6374a7f5f52798ac5144d3bf11ff5bc0">ul_dl_axc0_sm</a>                : 4;
<a name="l03229"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a003710e8e4e91d702a8926e7383fc19d">03229</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a003710e8e4e91d702a8926e7383fc19d">fifo_ur</a>                      : 1;
<a name="l03230"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#aeb7c27b29358c61049a814102de469d2">03230</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#aeb7c27b29358c61049a814102de469d2">fifo_of</a>                      : 1;
<a name="l03231"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a872895e88e04d222dcdfcc7f071c380e">03231</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a872895e88e04d222dcdfcc7f071c380e">thresh_rch</a>                   : 1;
<a name="l03232"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a09c3a241e32b371b4d9a86c0cab9213e">03232</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a09c3a241e32b371b4d9a86c0cab9213e">reserved_19_20</a>               : 2;
<a name="l03233"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a1f2084ffcb6fe67186f103f977f12138">03233</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a1f2084ffcb6fe67186f103f977f12138">sync_late</a>                    : 1;
<a name="l03234"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#aad1648601564a3ca9b80492d9ce9e545">03234</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#aad1648601564a3ca9b80492d9ce9e545">rfic_ena</a>                     : 1;
<a name="l03235"></a><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a588c94f812ab37be665cbafb7f7b54c2">03235</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html#a588c94f812ab37be665cbafb7f7b54c2">reserved_23_63</a>               : 41;
<a name="l03236"></a>03236 <span class="preprocessor">#endif</span>
<a name="l03237"></a>03237 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__axc1__status.html#a5a091f4f7e3b9b60581fe3a2c927d7bc">s</a>;
<a name="l03238"></a><a class="code" href="unioncvmx__tospx__ul__axc1__status.html#a99f04b7c76fd0359b1c3e86c89b5cc42">03238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc1__status_1_1cvmx__tospx__ul__axc1__status__s.html">cvmx_tospx_ul_axc1_status_s</a>    <a class="code" href="unioncvmx__tospx__ul__axc1__status.html#a99f04b7c76fd0359b1c3e86c89b5cc42">cnf75xx</a>;
<a name="l03239"></a>03239 };
<a name="l03240"></a><a class="code" href="cvmx-tospx-defs_8h.html#a308dfd09f7e81ff0167741949a36d4d3">03240</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc1__status.html" title="cvmx_tosp::_ul_axc1_status">cvmx_tospx_ul_axc1_status</a> <a class="code" href="unioncvmx__tospx__ul__axc1__status.html" title="cvmx_tosp::_ul_axc1_status">cvmx_tospx_ul_axc1_status_t</a>;
<a name="l03241"></a>03241 <span class="comment"></span>
<a name="l03242"></a>03242 <span class="comment">/**</span>
<a name="l03243"></a>03243 <span class="comment"> * cvmx_tosp#_ul_axc1_transfer_size</span>
<a name="l03244"></a>03244 <span class="comment"> */</span>
<a name="l03245"></a><a class="code" href="unioncvmx__tospx__ul__axc1__transfer__size.html">03245</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc1__transfer__size.html" title="cvmx_tosp::_ul_axc1_transfer_size">cvmx_tospx_ul_axc1_transfer_size</a> {
<a name="l03246"></a><a class="code" href="unioncvmx__tospx__ul__axc1__transfer__size.html#aafbb1f495702ac4e4a17290b3b9de9d2">03246</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__axc1__transfer__size.html#aafbb1f495702ac4e4a17290b3b9de9d2">u64</a>;
<a name="l03247"></a><a class="code" href="structcvmx__tospx__ul__axc1__transfer__size_1_1cvmx__tospx__ul__axc1__transfer__size__s.html">03247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc1__transfer__size_1_1cvmx__tospx__ul__axc1__transfer__size__s.html">cvmx_tospx_ul_axc1_transfer_size_s</a> {
<a name="l03248"></a>03248 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03249"></a>03249 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__transfer__size_1_1cvmx__tospx__ul__axc1__transfer__size__s.html#a06ca3ae4b05db3f6dfc91fff14c8e9bb">reserved_18_63</a>               : 46;
<a name="l03250"></a>03250     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__transfer__size_1_1cvmx__tospx__ul__axc1__transfer__size__s.html#a2ff359f1039516f48d1b8628e9b73d82">size</a>                         : 18; <span class="comment">/**&lt; Indicates the size of the DMA data transfer from the</span>
<a name="l03251"></a>03251 <span class="comment">                                                         rf_if UL AXC1 FIFO out via the HMI IF. */</span>
<a name="l03252"></a>03252 <span class="preprocessor">#else</span>
<a name="l03253"></a><a class="code" href="structcvmx__tospx__ul__axc1__transfer__size_1_1cvmx__tospx__ul__axc1__transfer__size__s.html#a2ff359f1039516f48d1b8628e9b73d82">03253</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__transfer__size_1_1cvmx__tospx__ul__axc1__transfer__size__s.html#a2ff359f1039516f48d1b8628e9b73d82">size</a>                         : 18;
<a name="l03254"></a><a class="code" href="structcvmx__tospx__ul__axc1__transfer__size_1_1cvmx__tospx__ul__axc1__transfer__size__s.html#a06ca3ae4b05db3f6dfc91fff14c8e9bb">03254</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__axc1__transfer__size_1_1cvmx__tospx__ul__axc1__transfer__size__s.html#a06ca3ae4b05db3f6dfc91fff14c8e9bb">reserved_18_63</a>               : 46;
<a name="l03255"></a>03255 <span class="preprocessor">#endif</span>
<a name="l03256"></a>03256 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__axc1__transfer__size.html#a41ff15e715fa0b2c6344799354aa45a9">s</a>;
<a name="l03257"></a><a class="code" href="unioncvmx__tospx__ul__axc1__transfer__size.html#a6896aa51a3f5b9018a4d6edb37420ec3">03257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__axc1__transfer__size_1_1cvmx__tospx__ul__axc1__transfer__size__s.html">cvmx_tospx_ul_axc1_transfer_size_s</a> <a class="code" href="unioncvmx__tospx__ul__axc1__transfer__size.html#a6896aa51a3f5b9018a4d6edb37420ec3">cnf75xx</a>;
<a name="l03258"></a>03258 };
<a name="l03259"></a><a class="code" href="cvmx-tospx-defs_8h.html#a13f3e473a9cbf810a3b136931762989d">03259</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__axc1__transfer__size.html" title="cvmx_tosp::_ul_axc1_transfer_size">cvmx_tospx_ul_axc1_transfer_size</a> <a class="code" href="unioncvmx__tospx__ul__axc1__transfer__size.html" title="cvmx_tosp::_ul_axc1_transfer_size">cvmx_tospx_ul_axc1_transfer_size_t</a>;
<a name="l03260"></a>03260 <span class="comment"></span>
<a name="l03261"></a>03261 <span class="comment">/**</span>
<a name="l03262"></a>03262 <span class="comment"> * cvmx_tosp#_ul_correct_adj</span>
<a name="l03263"></a>03263 <span class="comment"> */</span>
<a name="l03264"></a><a class="code" href="unioncvmx__tospx__ul__correct__adj.html">03264</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__correct__adj.html" title="cvmx_tosp::_ul_correct_adj">cvmx_tospx_ul_correct_adj</a> {
<a name="l03265"></a><a class="code" href="unioncvmx__tospx__ul__correct__adj.html#ad275a9dab3de93d9dcaf02dbc46a96d9">03265</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__correct__adj.html#ad275a9dab3de93d9dcaf02dbc46a96d9">u64</a>;
<a name="l03266"></a><a class="code" href="structcvmx__tospx__ul__correct__adj_1_1cvmx__tospx__ul__correct__adj__s.html">03266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__correct__adj_1_1cvmx__tospx__ul__correct__adj__s.html">cvmx_tospx_ul_correct_adj_s</a> {
<a name="l03267"></a>03267 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03268"></a>03268 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__correct__adj_1_1cvmx__tospx__ul__correct__adj__s.html#a40ea2806b5556ea55e194bc4f72c8dcd">reserved_4_63</a>                : 60;
<a name="l03269"></a>03269     uint64_t offset                       : 4;  <span class="comment">/**&lt; Indicates the sample counter offset for the last sample</span>
<a name="l03270"></a>03270 <span class="comment">                                                         flag insertion, which determines when the ul samples</span>
<a name="l03271"></a>03271 <span class="comment">                                                         are dropped or added. This register can take values</span>
<a name="l03272"></a>03272 <span class="comment">                                                         from 0 to 15 and should be configured as follow:</span>
<a name="l03273"></a>03273 <span class="comment">                                                         4 : when MIN_SAMPLE_ADJ = 1</span>
<a name="l03274"></a>03274 <span class="comment">                                                         5 : when MIN_SAMPLE_ADJ = 2</span>
<a name="l03275"></a>03275 <span class="comment">                                                         6 : when MIN_SAMPLE_ADJ = 4 */</span>
<a name="l03276"></a>03276 <span class="preprocessor">#else</span>
<a name="l03277"></a><a class="code" href="structcvmx__tospx__ul__correct__adj_1_1cvmx__tospx__ul__correct__adj__s.html#a7dd2f65e6f8472f1e7f1d6480f156091">03277</a> <span class="preprocessor"></span>    uint64_t offset                       : 4;
<a name="l03278"></a><a class="code" href="structcvmx__tospx__ul__correct__adj_1_1cvmx__tospx__ul__correct__adj__s.html#a40ea2806b5556ea55e194bc4f72c8dcd">03278</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__correct__adj_1_1cvmx__tospx__ul__correct__adj__s.html#a40ea2806b5556ea55e194bc4f72c8dcd">reserved_4_63</a>                : 60;
<a name="l03279"></a>03279 <span class="preprocessor">#endif</span>
<a name="l03280"></a>03280 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__correct__adj.html#a658b27fb797b3615eacdcd53f838d450">s</a>;
<a name="l03281"></a><a class="code" href="unioncvmx__tospx__ul__correct__adj.html#a7596f1a0615ce24caedf813d773164ea">03281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__correct__adj_1_1cvmx__tospx__ul__correct__adj__s.html">cvmx_tospx_ul_correct_adj_s</a>    <a class="code" href="unioncvmx__tospx__ul__correct__adj.html#a7596f1a0615ce24caedf813d773164ea">cnf75xx</a>;
<a name="l03282"></a>03282 };
<a name="l03283"></a><a class="code" href="cvmx-tospx-defs_8h.html#a216695d7f47d4c29983316adaee26614">03283</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__correct__adj.html" title="cvmx_tosp::_ul_correct_adj">cvmx_tospx_ul_correct_adj</a> <a class="code" href="unioncvmx__tospx__ul__correct__adj.html" title="cvmx_tosp::_ul_correct_adj">cvmx_tospx_ul_correct_adj_t</a>;
<a name="l03284"></a>03284 <span class="comment"></span>
<a name="l03285"></a>03285 <span class="comment">/**</span>
<a name="l03286"></a>03286 <span class="comment"> * cvmx_tosp#_ul_if_cfg</span>
<a name="l03287"></a>03287 <span class="comment"> */</span>
<a name="l03288"></a><a class="code" href="unioncvmx__tospx__ul__if__cfg.html">03288</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__if__cfg.html" title="cvmx_tosp::_ul_if_cfg">cvmx_tospx_ul_if_cfg</a> {
<a name="l03289"></a><a class="code" href="unioncvmx__tospx__ul__if__cfg.html#a701d1a039229202bb16d51e796dae0b6">03289</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__if__cfg.html#a701d1a039229202bb16d51e796dae0b6">u64</a>;
<a name="l03290"></a><a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html">03290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html">cvmx_tospx_ul_if_cfg_s</a> {
<a name="l03291"></a>03291 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03292"></a>03292 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#a072c82c635725bdcaccf5a40c16a7152">reserved_6_63</a>                : 58;
<a name="l03293"></a>03293     uint64_t <a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#ac5b688ec601ef26968165d522ea16a4c">eorl</a>                         : 1;  <span class="comment">/**&lt; Early or late TX_FRAME.</span>
<a name="l03294"></a>03294 <span class="comment">                                                         0 = Late TX_FRAME. The TX_FRAME asserts after the DL lead time and deasserts</span>
<a name="l03295"></a>03295 <span class="comment">                                                         before the DL lag.</span>
<a name="l03296"></a>03296 <span class="comment">                                                         1 = Early TX_FRAME. The TX_FRAME asserts [CAP_LAT] cycles after the</span>
<a name="l03297"></a>03297 <span class="comment">                                                         DL_ON/ENABLE and deasserts [CAP_LAT] cycles after the</span>
<a name="l03298"></a>03298 <span class="comment">                                                         DL_ON/ENABLE signal. */</span>
<a name="l03299"></a>03299     uint64_t <a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#a47b2e188e39e07a1da24a2784d4c79f5">half_lat</a>                     : 1;  <span class="comment">/**&lt; Half cycle latency.</span>
<a name="l03300"></a>03300 <span class="comment">                                                         0 = Capture I and Q on the falling and rising edge of</span>
<a name="l03301"></a>03301 <span class="comment">                                                         the clock respectively.</span>
<a name="l03302"></a>03302 <span class="comment">                                                         1 = Capture I and Q on the rising and falling edge of</span>
<a name="l03303"></a>03303 <span class="comment">                                                         the clock respectively. */</span>
<a name="l03304"></a>03304     uint64_t <a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#af70d3f688a9f9344338488782c440f91">cap_lat</a>                      : 4;  <span class="comment">/**&lt; Enable-to-capture latency.</span>
<a name="l03305"></a>03305 <span class="comment">                                                         The data capture starts/stops [CAP_LAT] cycles after the enable pulse.</span>
<a name="l03306"></a>03306 <span class="comment">                                                         Must be greater than 0. */</span>
<a name="l03307"></a>03307 <span class="preprocessor">#else</span>
<a name="l03308"></a><a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#af70d3f688a9f9344338488782c440f91">03308</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#af70d3f688a9f9344338488782c440f91">cap_lat</a>                      : 4;
<a name="l03309"></a><a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#a47b2e188e39e07a1da24a2784d4c79f5">03309</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#a47b2e188e39e07a1da24a2784d4c79f5">half_lat</a>                     : 1;
<a name="l03310"></a><a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#ac5b688ec601ef26968165d522ea16a4c">03310</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#ac5b688ec601ef26968165d522ea16a4c">eorl</a>                         : 1;
<a name="l03311"></a><a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#a072c82c635725bdcaccf5a40c16a7152">03311</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html#a072c82c635725bdcaccf5a40c16a7152">reserved_6_63</a>                : 58;
<a name="l03312"></a>03312 <span class="preprocessor">#endif</span>
<a name="l03313"></a>03313 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__if__cfg.html#a0ab5adf36de88fe9972d4fbe2cae0760">s</a>;
<a name="l03314"></a><a class="code" href="unioncvmx__tospx__ul__if__cfg.html#ac42e6459ac1575d459abc5db3bd75fc7">03314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__if__cfg_1_1cvmx__tospx__ul__if__cfg__s.html">cvmx_tospx_ul_if_cfg_s</a>         <a class="code" href="unioncvmx__tospx__ul__if__cfg.html#ac42e6459ac1575d459abc5db3bd75fc7">cnf75xx</a>;
<a name="l03315"></a>03315 };
<a name="l03316"></a><a class="code" href="cvmx-tospx-defs_8h.html#a521650f41f09f58d68c61cf8b932899c">03316</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__if__cfg.html" title="cvmx_tosp::_ul_if_cfg">cvmx_tospx_ul_if_cfg</a> <a class="code" href="unioncvmx__tospx__ul__if__cfg.html" title="cvmx_tosp::_ul_if_cfg">cvmx_tospx_ul_if_cfg_t</a>;
<a name="l03317"></a>03317 <span class="comment"></span>
<a name="l03318"></a>03318 <span class="comment">/**</span>
<a name="l03319"></a>03319 <span class="comment"> * cvmx_tosp#_ul_is</span>
<a name="l03320"></a>03320 <span class="comment"> *</span>
<a name="l03321"></a>03321 <span class="comment"> * This register reports UL interrupt status. The bit mapping matches the</span>
<a name="l03322"></a>03322 <span class="comment"> * mapping used for the interrupt enables in TOSP()_UL_ISM.</span>
<a name="l03323"></a>03323 <span class="comment"> *</span>
<a name="l03324"></a>03324 <span class="comment"> * Note that status is only reported for those bits which are enabled in</span>
<a name="l03325"></a>03325 <span class="comment"> * TOSP()_UL_ISM.</span>
<a name="l03326"></a>03326 <span class="comment"> *</span>
<a name="l03327"></a>03327 <span class="comment"> * The register contents are cleared on a read.</span>
<a name="l03328"></a>03328 <span class="comment"> */</span>
<a name="l03329"></a><a class="code" href="unioncvmx__tospx__ul__is.html">03329</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__is.html" title="cvmx_tosp::_ul_is">cvmx_tospx_ul_is</a> {
<a name="l03330"></a><a class="code" href="unioncvmx__tospx__ul__is.html#a80a491ffa9953d34b97e8192b9b52528">03330</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__is.html#a80a491ffa9953d34b97e8192b9b52528">u64</a>;
<a name="l03331"></a><a class="code" href="structcvmx__tospx__ul__is_1_1cvmx__tospx__ul__is__s.html">03331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__is_1_1cvmx__tospx__ul__is__s.html">cvmx_tospx_ul_is_s</a> {
<a name="l03332"></a>03332 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03333"></a>03333 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__is_1_1cvmx__tospx__ul__is__s.html#a87bfe0175fe50a040544e6409947d09b">reserved_12_63</a>               : 52;
<a name="l03334"></a>03334     uint64_t <a class="code" href="structcvmx__tospx__ul__is_1_1cvmx__tospx__ul__is__s.html#a23758c17124a03dee29e8c394a6fcf8f">int_src</a>                      : 12; <span class="comment">/**&lt; UL interrupt status register (clear on read). */</span>
<a name="l03335"></a>03335 <span class="preprocessor">#else</span>
<a name="l03336"></a><a class="code" href="structcvmx__tospx__ul__is_1_1cvmx__tospx__ul__is__s.html#a23758c17124a03dee29e8c394a6fcf8f">03336</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__is_1_1cvmx__tospx__ul__is__s.html#a23758c17124a03dee29e8c394a6fcf8f">int_src</a>                      : 12;
<a name="l03337"></a><a class="code" href="structcvmx__tospx__ul__is_1_1cvmx__tospx__ul__is__s.html#a87bfe0175fe50a040544e6409947d09b">03337</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__is_1_1cvmx__tospx__ul__is__s.html#a87bfe0175fe50a040544e6409947d09b">reserved_12_63</a>               : 52;
<a name="l03338"></a>03338 <span class="preprocessor">#endif</span>
<a name="l03339"></a>03339 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__is.html#a4d0201ebaa1542ed51bb89dd904572f2">s</a>;
<a name="l03340"></a><a class="code" href="unioncvmx__tospx__ul__is.html#ad2e580f02716f3cb54e10656b848f476">03340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__is_1_1cvmx__tospx__ul__is__s.html">cvmx_tospx_ul_is_s</a>             <a class="code" href="unioncvmx__tospx__ul__is.html#ad2e580f02716f3cb54e10656b848f476">cnf75xx</a>;
<a name="l03341"></a>03341 };
<a name="l03342"></a><a class="code" href="cvmx-tospx-defs_8h.html#aa1c9bb81b414007b7b6da93726ec8019">03342</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__is.html" title="cvmx_tosp::_ul_is">cvmx_tospx_ul_is</a> <a class="code" href="unioncvmx__tospx__ul__is.html" title="cvmx_tosp::_ul_is">cvmx_tospx_ul_is_t</a>;
<a name="l03343"></a>03343 <span class="comment"></span>
<a name="l03344"></a>03344 <span class="comment">/**</span>
<a name="l03345"></a>03345 <span class="comment"> * cvmx_tosp#_ul_ism</span>
<a name="l03346"></a>03346 <span class="comment"> *</span>
<a name="l03347"></a>03347 <span class="comment"> * This register enables TOSP interrupts and status reporting. Except for the UL_AXC* interrupts,</span>
<a name="l03348"></a>03348 <span class="comment"> * the other interrupts may be enabled either in TOSP()_UL_ISM or</span>
<a name="l03349"></a>03349 <span class="comment"> * TOSP()_DL_AXC0_ISM, or both. If enabled in both, then it should be cleared in</span>
<a name="l03350"></a>03350 <span class="comment"> * both TOSP()_UL_IS and TOSP()_DL_AXC0_IS.</span>
<a name="l03351"></a>03351 <span class="comment"> */</span>
<a name="l03352"></a><a class="code" href="unioncvmx__tospx__ul__ism.html">03352</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__ism.html" title="cvmx_tosp::_ul_ism">cvmx_tospx_ul_ism</a> {
<a name="l03353"></a><a class="code" href="unioncvmx__tospx__ul__ism.html#a440c96eab24c0aaf20f258d1ce9cb0ae">03353</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__ism.html#a440c96eab24c0aaf20f258d1ce9cb0ae">u64</a>;
<a name="l03354"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html">03354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html">cvmx_tospx_ul_ism_s</a> {
<a name="l03355"></a>03355 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03356"></a>03356 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a44a38853b2d6995bd6d970bb470ce0bb">reserved_12_63</a>               : 52;
<a name="l03357"></a>03357     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a9bc278c8af76c95a1b9777caf1540769">pps_sync_done</a>                : 1;  <span class="comment">/**&lt; PPS sync done interrupt enable. When enabled, a RFIF_PPS_SYNC_DONE[a]</span>
<a name="l03358"></a>03358 <span class="comment">                                                         is generated when TOSP syncs with BPHY_1PPS. */</span>
<a name="l03359"></a>03359     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#aea7649e78206809b22c300a7a11d4b80">spi_skipped</a>                  : 1;  <span class="comment">/**&lt; The corresponding bit in TOSP()_UL_IS[INT_SRC] indicates when a SPI event was skipped</span>
<a name="l03360"></a>03360 <span class="comment">                                                         because TOSP was busy issuing SPI commands from an earlier event.</span>
<a name="l03361"></a>03361 <span class="comment">                                                         No interrupt is generated when a SPI event is skipped (regardless of the state of</span>
<a name="l03362"></a>03362 <span class="comment">                                                         [SPI_SKIPPED]), and software must poll TOSP()_UL_IS[INT_SRC] to detect if/when such an</span>
<a name="l03363"></a>03363 <span class="comment">                                                         event has occured. */</span>
<a name="l03364"></a>03364     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a23c363720a8d3bcec4fa48c44041d1d4">spi_xfer_done_3</a>              : 1;  <span class="comment">/**&lt; SPI transfer done 3 interrupt enable. When enabled, the</span>
<a name="l03365"></a>03365 <span class="comment">                                                         RFIF_SPI_EVENT3_DONE_RMAC[a] interrupt is triggered by the completion</span>
<a name="l03366"></a>03366 <span class="comment">                                                         of a SPI read command which has set TOSP()_SPI_CMD_ATTR()[GEN_INT]=1</span>
<a name="l03367"></a>03367 <span class="comment">                                                         while executing the event 3 SPI commands. */</span>
<a name="l03368"></a>03368     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a4b0def51b98a807d4e55924ec2e261b2">spi_xfer_done_2</a>              : 1;  <span class="comment">/**&lt; SPI transfer done 2 interrupt enable. When enabled, the</span>
<a name="l03369"></a>03369 <span class="comment">                                                         RFIF_SPI_EVENT2_DONE_RMAC[a] interrupt is triggered by the completion</span>
<a name="l03370"></a>03370 <span class="comment">                                                         of a SPI read command which has set TOSP()_SPI_CMD_ATTR()[GEN_INT]=1</span>
<a name="l03371"></a>03371 <span class="comment">                                                         while executing the event 2 SPI commands. */</span>
<a name="l03372"></a>03372     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a02365d77a5f68f8b8ccd9bc3bdb35214">spi_xfer_done_1</a>              : 1;  <span class="comment">/**&lt; SPI transfer done 1 interrupt enable. When enabled, the</span>
<a name="l03373"></a>03373 <span class="comment">                                                         RFIF_SPI_EVENT1_DONE_RMAC[a] interrupt is triggered by the completion</span>
<a name="l03374"></a>03374 <span class="comment">                                                         of a SPI read command which has set TOSP()_SPI_CMD_ATTR()[GEN_INT]=1</span>
<a name="l03375"></a>03375 <span class="comment">                                                         while executing the event 1 SPI commands. */</span>
<a name="l03376"></a>03376     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#ab7f75e380b3857fa7b6694c8238aa924">spi_xfer_done_0</a>              : 1;  <span class="comment">/**&lt; SPI transfer done 0 interrupt enable. When enabled, the</span>
<a name="l03377"></a>03377 <span class="comment">                                                         RFIF_SPI_EVENT0_DONE_RMAC[a] interrupt is triggered by the completion</span>
<a name="l03378"></a>03378 <span class="comment">                                                         of a SPI read command which has set TOSP()_SPI_CMD_ATTR()[GEN_INT]=1</span>
<a name="l03379"></a>03379 <span class="comment">                                                         while executing the event 0 SPI commands. */</span>
<a name="l03380"></a>03380     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a0a4d35f57bd754c75ccd41decb30b683">st_dl_frame</a>                  : 1;  <span class="comment">/**&lt; Start of DL frame interrupt enable. When enabled, the</span>
<a name="l03381"></a>03381 <span class="comment">                                                         RFIF_START_TX_FRAME_RMAC[a] interrupt is triggered at the start of</span>
<a name="l03382"></a>03382 <span class="comment">                                                         each DL frame. */</span>
<a name="l03383"></a>03383     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a710c92149825176da94df7616a6afeb2">st_ul_frame</a>                  : 1;  <span class="comment">/**&lt; Start of UL frame interrupt enable. When enabled, the</span>
<a name="l03384"></a>03384 <span class="comment">                                                         RFIF_START_RX_FRAME_RMAC[a] interrupt is triggered at the start of</span>
<a name="l03385"></a>03385 <span class="comment">                                                         each UL frame. */</span>
<a name="l03386"></a>03386     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a295c8c65bf13583cb3d8f7aa9d228f48">ul_axc1_flags</a>                : 1;  <span class="comment">/**&lt; UL AXC1 FIFO flags interrupt enable. When enabled, the</span>
<a name="l03387"></a>03387 <span class="comment">                                                         RFIF_FIFO_FLAGS_RMAC[a] interrupt is triggered when there is a FIFO</span>
<a name="l03388"></a>03388 <span class="comment">                                                         overflow or under-run for UL AxC 1. */</span>
<a name="l03389"></a>03389     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a9b69329afae6bd85de30fa97d843bcab">ul_axc1_thresh</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03390"></a>03390     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a15e2fe53122b007dff00231e2b36e0db">ul_axc0_flags</a>                : 1;  <span class="comment">/**&lt; UL AXC0 FIFO flags interrupt enable. When enabled, the</span>
<a name="l03391"></a>03391 <span class="comment">                                                         RFIF_FIFO_FLAGS_RMAC[a] interrupt is triggered when there is a FIFO</span>
<a name="l03392"></a>03392 <span class="comment">                                                         overflow or under-run for UL AxC 0. */</span>
<a name="l03393"></a>03393     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a07ef440bebd310fd7fbc3657ccbcb052">ul_axc0_thresh</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03394"></a>03394 <span class="preprocessor">#else</span>
<a name="l03395"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a07ef440bebd310fd7fbc3657ccbcb052">03395</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a07ef440bebd310fd7fbc3657ccbcb052">ul_axc0_thresh</a>               : 1;
<a name="l03396"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a15e2fe53122b007dff00231e2b36e0db">03396</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a15e2fe53122b007dff00231e2b36e0db">ul_axc0_flags</a>                : 1;
<a name="l03397"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a9b69329afae6bd85de30fa97d843bcab">03397</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a9b69329afae6bd85de30fa97d843bcab">ul_axc1_thresh</a>               : 1;
<a name="l03398"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a295c8c65bf13583cb3d8f7aa9d228f48">03398</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a295c8c65bf13583cb3d8f7aa9d228f48">ul_axc1_flags</a>                : 1;
<a name="l03399"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a710c92149825176da94df7616a6afeb2">03399</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a710c92149825176da94df7616a6afeb2">st_ul_frame</a>                  : 1;
<a name="l03400"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a0a4d35f57bd754c75ccd41decb30b683">03400</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a0a4d35f57bd754c75ccd41decb30b683">st_dl_frame</a>                  : 1;
<a name="l03401"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#ab7f75e380b3857fa7b6694c8238aa924">03401</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#ab7f75e380b3857fa7b6694c8238aa924">spi_xfer_done_0</a>              : 1;
<a name="l03402"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a02365d77a5f68f8b8ccd9bc3bdb35214">03402</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a02365d77a5f68f8b8ccd9bc3bdb35214">spi_xfer_done_1</a>              : 1;
<a name="l03403"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a4b0def51b98a807d4e55924ec2e261b2">03403</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a4b0def51b98a807d4e55924ec2e261b2">spi_xfer_done_2</a>              : 1;
<a name="l03404"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a23c363720a8d3bcec4fa48c44041d1d4">03404</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a23c363720a8d3bcec4fa48c44041d1d4">spi_xfer_done_3</a>              : 1;
<a name="l03405"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#aea7649e78206809b22c300a7a11d4b80">03405</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#aea7649e78206809b22c300a7a11d4b80">spi_skipped</a>                  : 1;
<a name="l03406"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a9bc278c8af76c95a1b9777caf1540769">03406</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a9bc278c8af76c95a1b9777caf1540769">pps_sync_done</a>                : 1;
<a name="l03407"></a><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a44a38853b2d6995bd6d970bb470ce0bb">03407</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html#a44a38853b2d6995bd6d970bb470ce0bb">reserved_12_63</a>               : 52;
<a name="l03408"></a>03408 <span class="preprocessor">#endif</span>
<a name="l03409"></a>03409 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__ism.html#a9ad2afc1725300401ad4f8704b7188d4">s</a>;
<a name="l03410"></a><a class="code" href="unioncvmx__tospx__ul__ism.html#a71512a494cf404c7f853910e04880369">03410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__ism_1_1cvmx__tospx__ul__ism__s.html">cvmx_tospx_ul_ism_s</a>            <a class="code" href="unioncvmx__tospx__ul__ism.html#a71512a494cf404c7f853910e04880369">cnf75xx</a>;
<a name="l03411"></a>03411 };
<a name="l03412"></a><a class="code" href="cvmx-tospx-defs_8h.html#a28018c8177e713d40a1954fd88dc8886">03412</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__ism.html" title="cvmx_tosp::_ul_ism">cvmx_tospx_ul_ism</a> <a class="code" href="unioncvmx__tospx__ul__ism.html" title="cvmx_tosp::_ul_ism">cvmx_tospx_ul_ism_t</a>;
<a name="l03413"></a>03413 <span class="comment"></span>
<a name="l03414"></a>03414 <span class="comment">/**</span>
<a name="l03415"></a>03415 <span class="comment"> * cvmx_tosp#_ul_lead_lag</span>
<a name="l03416"></a>03416 <span class="comment"> */</span>
<a name="l03417"></a><a class="code" href="unioncvmx__tospx__ul__lead__lag.html">03417</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__lead__lag.html" title="cvmx_tosp::_ul_lead_lag">cvmx_tospx_ul_lead_lag</a> {
<a name="l03418"></a><a class="code" href="unioncvmx__tospx__ul__lead__lag.html#acb7e859e397262edb4c516f1af3b2f2c">03418</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__lead__lag.html#acb7e859e397262edb4c516f1af3b2f2c">u64</a>;
<a name="l03419"></a><a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html">03419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html">cvmx_tospx_ul_lead_lag_s</a> {
<a name="l03420"></a>03420 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03421"></a>03421 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html#abee4391f69191067054f87c8216f9d10">reserved_24_63</a>               : 40;
<a name="l03422"></a>03422     uint64_t <a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html#a3aa1872f72e1e44f43ed4beeed1b8cfb">ul_lag</a>                       : 12; <span class="comment">/**&lt; Lag at the end of the UL window. The lag is expressed as an unsigned</span>
<a name="l03423"></a>03423 <span class="comment">                                                         number of RF clock cycles. This value should always be set to 0. */</span>
<a name="l03424"></a>03424     uint64_t <a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html#a5586de5eb06062e99c716776a6ebd94c">ul_lead</a>                      : 12; <span class="comment">/**&lt; The number of RF clock cycles to precondition the RF IC before receiving</span>
<a name="l03425"></a>03425 <span class="comment">                                                         data. If no lead time is used, the signal will have some initial</span>
<a name="l03426"></a>03426 <span class="comment">                                                         distortion that will impact decoding. */</span>
<a name="l03427"></a>03427 <span class="preprocessor">#else</span>
<a name="l03428"></a><a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html#a5586de5eb06062e99c716776a6ebd94c">03428</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html#a5586de5eb06062e99c716776a6ebd94c">ul_lead</a>                      : 12;
<a name="l03429"></a><a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html#a3aa1872f72e1e44f43ed4beeed1b8cfb">03429</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html#a3aa1872f72e1e44f43ed4beeed1b8cfb">ul_lag</a>                       : 12;
<a name="l03430"></a><a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html#abee4391f69191067054f87c8216f9d10">03430</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html#abee4391f69191067054f87c8216f9d10">reserved_24_63</a>               : 40;
<a name="l03431"></a>03431 <span class="preprocessor">#endif</span>
<a name="l03432"></a>03432 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__lead__lag.html#af32219c44bf034e1b8972ae6bc85bd2a">s</a>;
<a name="l03433"></a><a class="code" href="unioncvmx__tospx__ul__lead__lag.html#a53921f0e8985a967e9dc270783e69a79">03433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__lead__lag_1_1cvmx__tospx__ul__lead__lag__s.html">cvmx_tospx_ul_lead_lag_s</a>       <a class="code" href="unioncvmx__tospx__ul__lead__lag.html#a53921f0e8985a967e9dc270783e69a79">cnf75xx</a>;
<a name="l03434"></a>03434 };
<a name="l03435"></a><a class="code" href="cvmx-tospx-defs_8h.html#a1b3e6857de2297da4931ef9fff74f442">03435</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__lead__lag.html" title="cvmx_tosp::_ul_lead_lag">cvmx_tospx_ul_lead_lag</a> <a class="code" href="unioncvmx__tospx__ul__lead__lag.html" title="cvmx_tosp::_ul_lead_lag">cvmx_tospx_ul_lead_lag_t</a>;
<a name="l03436"></a>03436 <span class="comment"></span>
<a name="l03437"></a>03437 <span class="comment">/**</span>
<a name="l03438"></a>03438 <span class="comment"> * cvmx_tosp#_ul_offset</span>
<a name="l03439"></a>03439 <span class="comment"> */</span>
<a name="l03440"></a><a class="code" href="unioncvmx__tospx__ul__offset.html">03440</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__offset.html" title="cvmx_tosp::_ul_offset">cvmx_tospx_ul_offset</a> {
<a name="l03441"></a><a class="code" href="unioncvmx__tospx__ul__offset.html#a7419fbdd43e6396e86600b8dcf642366">03441</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__offset.html#a7419fbdd43e6396e86600b8dcf642366">u64</a>;
<a name="l03442"></a><a class="code" href="structcvmx__tospx__ul__offset_1_1cvmx__tospx__ul__offset__s.html">03442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__offset_1_1cvmx__tospx__ul__offset__s.html">cvmx_tospx_ul_offset_s</a> {
<a name="l03443"></a>03443 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03444"></a>03444 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__offset_1_1cvmx__tospx__ul__offset__s.html#ae94c7898e7e0d2c61df72b778844d51e">reserved_20_63</a>               : 44;
<a name="l03445"></a>03445     uint64_t <a class="code" href="structcvmx__tospx__ul__offset_1_1cvmx__tospx__ul__offset__s.html#a2e6b64c58fc7cd23cf226d82d09091bd">ul_offset</a>                    : 20; <span class="comment">/**&lt; Indicates the number of RF clock cycles after the</span>
<a name="l03446"></a>03446 <span class="comment">                                                         BPHY_1PPS pulse is received before the start of the UL</span>
<a name="l03447"></a>03447 <span class="comment">                                                         frame.</span>
<a name="l03448"></a>03448 <span class="comment">                                                         This should be set to 0x4 for CNF75XX, and RFIF should be used to</span>
<a name="l03449"></a>03449 <span class="comment">                                                         perform timing alignment. */</span>
<a name="l03450"></a>03450 <span class="preprocessor">#else</span>
<a name="l03451"></a><a class="code" href="structcvmx__tospx__ul__offset_1_1cvmx__tospx__ul__offset__s.html#a2e6b64c58fc7cd23cf226d82d09091bd">03451</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__offset_1_1cvmx__tospx__ul__offset__s.html#a2e6b64c58fc7cd23cf226d82d09091bd">ul_offset</a>                    : 20;
<a name="l03452"></a><a class="code" href="structcvmx__tospx__ul__offset_1_1cvmx__tospx__ul__offset__s.html#ae94c7898e7e0d2c61df72b778844d51e">03452</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__offset_1_1cvmx__tospx__ul__offset__s.html#ae94c7898e7e0d2c61df72b778844d51e">reserved_20_63</a>               : 44;
<a name="l03453"></a>03453 <span class="preprocessor">#endif</span>
<a name="l03454"></a>03454 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__offset.html#a48f3ffc61db69ea243c8a6bb850153b1">s</a>;
<a name="l03455"></a><a class="code" href="unioncvmx__tospx__ul__offset.html#a279b91732b4c6ec47a7c50f93f0625ae">03455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__offset_1_1cvmx__tospx__ul__offset__s.html">cvmx_tospx_ul_offset_s</a>         <a class="code" href="unioncvmx__tospx__ul__offset.html#a279b91732b4c6ec47a7c50f93f0625ae">cnf75xx</a>;
<a name="l03456"></a>03456 };
<a name="l03457"></a><a class="code" href="cvmx-tospx-defs_8h.html#a6148ae79ec00fc018c21e58835f7fa86">03457</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__offset.html" title="cvmx_tosp::_ul_offset">cvmx_tospx_ul_offset</a> <a class="code" href="unioncvmx__tospx__ul__offset.html" title="cvmx_tosp::_ul_offset">cvmx_tospx_ul_offset_t</a>;
<a name="l03458"></a>03458 <span class="comment"></span>
<a name="l03459"></a>03459 <span class="comment">/**</span>
<a name="l03460"></a>03460 <span class="comment"> * cvmx_tosp#_ul_offset_adj_scnt</span>
<a name="l03461"></a>03461 <span class="comment"> */</span>
<a name="l03462"></a><a class="code" href="unioncvmx__tospx__ul__offset__adj__scnt.html">03462</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__offset__adj__scnt.html" title="cvmx_tosp::_ul_offset_adj_scnt">cvmx_tospx_ul_offset_adj_scnt</a> {
<a name="l03463"></a><a class="code" href="unioncvmx__tospx__ul__offset__adj__scnt.html#a949488819dc6f57fffcf9f2ee0b95fd2">03463</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__offset__adj__scnt.html#a949488819dc6f57fffcf9f2ee0b95fd2">u64</a>;
<a name="l03464"></a><a class="code" href="structcvmx__tospx__ul__offset__adj__scnt_1_1cvmx__tospx__ul__offset__adj__scnt__s.html">03464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__offset__adj__scnt_1_1cvmx__tospx__ul__offset__adj__scnt__s.html">cvmx_tospx_ul_offset_adj_scnt_s</a> {
<a name="l03465"></a>03465 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03466"></a>03466 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__offset__adj__scnt_1_1cvmx__tospx__ul__offset__adj__scnt__s.html#acaa331cd23c6858419097fa1f9873185">reserved_20_63</a>               : 44;
<a name="l03467"></a>03467     uint64_t <a class="code" href="structcvmx__tospx__ul__offset__adj__scnt_1_1cvmx__tospx__ul__offset__adj__scnt__s.html#a0859915643a17c3840adb5da5c51aaf9">cnt</a>                          : 20; <span class="comment">/**&lt; Indicates the UL sample count at which the 1PPS</span>
<a name="l03468"></a>03468 <span class="comment">                                                         incremental adjustments will be applied to the internal</span>
<a name="l03469"></a>03469 <span class="comment">                                                         sample counter. */</span>
<a name="l03470"></a>03470 <span class="preprocessor">#else</span>
<a name="l03471"></a><a class="code" href="structcvmx__tospx__ul__offset__adj__scnt_1_1cvmx__tospx__ul__offset__adj__scnt__s.html#a0859915643a17c3840adb5da5c51aaf9">03471</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__offset__adj__scnt_1_1cvmx__tospx__ul__offset__adj__scnt__s.html#a0859915643a17c3840adb5da5c51aaf9">cnt</a>                          : 20;
<a name="l03472"></a><a class="code" href="structcvmx__tospx__ul__offset__adj__scnt_1_1cvmx__tospx__ul__offset__adj__scnt__s.html#acaa331cd23c6858419097fa1f9873185">03472</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__offset__adj__scnt_1_1cvmx__tospx__ul__offset__adj__scnt__s.html#acaa331cd23c6858419097fa1f9873185">reserved_20_63</a>               : 44;
<a name="l03473"></a>03473 <span class="preprocessor">#endif</span>
<a name="l03474"></a>03474 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__offset__adj__scnt.html#acb1a89de5d12d85a528c141cd3e2f8e6">s</a>;
<a name="l03475"></a><a class="code" href="unioncvmx__tospx__ul__offset__adj__scnt.html#a3be22a2c4cbd03de5b6a926483fa0c56">03475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__offset__adj__scnt_1_1cvmx__tospx__ul__offset__adj__scnt__s.html">cvmx_tospx_ul_offset_adj_scnt_s</a> <a class="code" href="unioncvmx__tospx__ul__offset__adj__scnt.html#a3be22a2c4cbd03de5b6a926483fa0c56">cnf75xx</a>;
<a name="l03476"></a>03476 };
<a name="l03477"></a><a class="code" href="cvmx-tospx-defs_8h.html#af26772ca2295b26a5fa84d3c82276290">03477</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__offset__adj__scnt.html" title="cvmx_tosp::_ul_offset_adj_scnt">cvmx_tospx_ul_offset_adj_scnt</a> <a class="code" href="unioncvmx__tospx__ul__offset__adj__scnt.html" title="cvmx_tosp::_ul_offset_adj_scnt">cvmx_tospx_ul_offset_adj_scnt_t</a>;
<a name="l03478"></a>03478 <span class="comment"></span>
<a name="l03479"></a>03479 <span class="comment">/**</span>
<a name="l03480"></a>03480 <span class="comment"> * cvmx_tosp#_ul_sync_scnt</span>
<a name="l03481"></a>03481 <span class="comment"> */</span>
<a name="l03482"></a><a class="code" href="unioncvmx__tospx__ul__sync__scnt.html">03482</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__sync__scnt.html" title="cvmx_tosp::_ul_sync_scnt">cvmx_tospx_ul_sync_scnt</a> {
<a name="l03483"></a><a class="code" href="unioncvmx__tospx__ul__sync__scnt.html#a6258671d2d512c92bd1cf7cd1fa1334a">03483</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__sync__scnt.html#a6258671d2d512c92bd1cf7cd1fa1334a">u64</a>;
<a name="l03484"></a><a class="code" href="structcvmx__tospx__ul__sync__scnt_1_1cvmx__tospx__ul__sync__scnt__s.html">03484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__sync__scnt_1_1cvmx__tospx__ul__sync__scnt__s.html">cvmx_tospx_ul_sync_scnt_s</a> {
<a name="l03485"></a>03485 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03486"></a>03486 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__sync__scnt_1_1cvmx__tospx__ul__sync__scnt__s.html#a359e1310c8dbb71f3b699d217f96db6b">reserved_20_63</a>               : 44;
<a name="l03487"></a>03487     uint64_t <a class="code" href="structcvmx__tospx__ul__sync__scnt_1_1cvmx__tospx__ul__sync__scnt__s.html#a1c51a7bb9a671820582582cc2bd43419">cnt</a>                          : 20; <span class="comment">/**&lt; Sample count at which the start of frame reference will</span>
<a name="l03488"></a>03488 <span class="comment">                                                         be modified as described with register 0x30. */</span>
<a name="l03489"></a>03489 <span class="preprocessor">#else</span>
<a name="l03490"></a><a class="code" href="structcvmx__tospx__ul__sync__scnt_1_1cvmx__tospx__ul__sync__scnt__s.html#a1c51a7bb9a671820582582cc2bd43419">03490</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__sync__scnt_1_1cvmx__tospx__ul__sync__scnt__s.html#a1c51a7bb9a671820582582cc2bd43419">cnt</a>                          : 20;
<a name="l03491"></a><a class="code" href="structcvmx__tospx__ul__sync__scnt_1_1cvmx__tospx__ul__sync__scnt__s.html#a359e1310c8dbb71f3b699d217f96db6b">03491</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__sync__scnt_1_1cvmx__tospx__ul__sync__scnt__s.html#a359e1310c8dbb71f3b699d217f96db6b">reserved_20_63</a>               : 44;
<a name="l03492"></a>03492 <span class="preprocessor">#endif</span>
<a name="l03493"></a>03493 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__sync__scnt.html#a5cd075de0da170833b12c64df41038a9">s</a>;
<a name="l03494"></a><a class="code" href="unioncvmx__tospx__ul__sync__scnt.html#a8e163818899b20c341cb99b06b3410ad">03494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__sync__scnt_1_1cvmx__tospx__ul__sync__scnt__s.html">cvmx_tospx_ul_sync_scnt_s</a>      <a class="code" href="unioncvmx__tospx__ul__sync__scnt.html#a8e163818899b20c341cb99b06b3410ad">cnf75xx</a>;
<a name="l03495"></a>03495 };
<a name="l03496"></a><a class="code" href="cvmx-tospx-defs_8h.html#a828c7d7586eefceabe1f4752d6364465">03496</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__sync__scnt.html" title="cvmx_tosp::_ul_sync_scnt">cvmx_tospx_ul_sync_scnt</a> <a class="code" href="unioncvmx__tospx__ul__sync__scnt.html" title="cvmx_tosp::_ul_sync_scnt">cvmx_tospx_ul_sync_scnt_t</a>;
<a name="l03497"></a>03497 <span class="comment"></span>
<a name="l03498"></a>03498 <span class="comment">/**</span>
<a name="l03499"></a>03499 <span class="comment"> * cvmx_tosp#_ul_sync_value</span>
<a name="l03500"></a>03500 <span class="comment"> */</span>
<a name="l03501"></a><a class="code" href="unioncvmx__tospx__ul__sync__value.html">03501</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__sync__value.html" title="cvmx_tosp::_ul_sync_value">cvmx_tospx_ul_sync_value</a> {
<a name="l03502"></a><a class="code" href="unioncvmx__tospx__ul__sync__value.html#a24b794b4b3791728ba7fed280f8e449f">03502</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__sync__value.html#a24b794b4b3791728ba7fed280f8e449f">u64</a>;
<a name="l03503"></a><a class="code" href="structcvmx__tospx__ul__sync__value_1_1cvmx__tospx__ul__sync__value__s.html">03503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__sync__value_1_1cvmx__tospx__ul__sync__value__s.html">cvmx_tospx_ul_sync_value_s</a> {
<a name="l03504"></a>03504 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03505"></a>03505 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__sync__value_1_1cvmx__tospx__ul__sync__value__s.html#a760b441f2f9f8d4f97bad43dd0290b30">reserved_20_63</a>               : 44;
<a name="l03506"></a>03506     uint64_t <a class="code" href="structcvmx__tospx__ul__sync__value_1_1cvmx__tospx__ul__sync__value__s.html#ac3a5d9ec8afed3ef743c2242b2db0831">val</a>                          : 20; <span class="comment">/**&lt; UL synchronization offset value. This register</span>
<a name="l03507"></a>03507 <span class="comment">                                                         indicates the sample number at which the start of frame</span>
<a name="l03508"></a>03508 <span class="comment">                                                         must be moved to. This value must be smaller than</span>
<a name="l03509"></a>03509 <span class="comment">                                                         FRAME_L, but it cannot be negative. See below how the</span>
<a name="l03510"></a>03510 <span class="comment">                                                         sample count gets updated based on registers 0x30 and</span>
<a name="l03511"></a>03511 <span class="comment">                                                         0x31 at sample count UL_SYNC_VALUE.</span>
<a name="l03512"></a>03512 <span class="comment">                                                         If UL_SYNC_SCNT &gt;= UL_SYNC_VALUE</span>
<a name="l03513"></a>03513 <span class="comment">                                                         sample_count = UL_SYNC_SCNT ? UL_SYNC_VALUE + 1</span>
<a name="l03514"></a>03514 <span class="comment">                                                         Else</span>
<a name="l03515"></a>03515 <span class="comment">                                                         sample_count = UL_SYNC_SCNT + FRAME_L ?</span>
<a name="l03516"></a>03516 <span class="comment">                                                         UL_SYNC_VALUE + 1</span>
<a name="l03517"></a>03517 <span class="comment">                                                         Note this is not used for eNB products, only for UE</span>
<a name="l03518"></a>03518 <span class="comment">                                                         products.</span>
<a name="l03519"></a>03519 <span class="comment">                                                         Note this register is automatically cleared after the</span>
<a name="l03520"></a>03520 <span class="comment">                                                         correction is applied. */</span>
<a name="l03521"></a>03521 <span class="preprocessor">#else</span>
<a name="l03522"></a><a class="code" href="structcvmx__tospx__ul__sync__value_1_1cvmx__tospx__ul__sync__value__s.html#ac3a5d9ec8afed3ef743c2242b2db0831">03522</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__sync__value_1_1cvmx__tospx__ul__sync__value__s.html#ac3a5d9ec8afed3ef743c2242b2db0831">val</a>                          : 20;
<a name="l03523"></a><a class="code" href="structcvmx__tospx__ul__sync__value_1_1cvmx__tospx__ul__sync__value__s.html#a760b441f2f9f8d4f97bad43dd0290b30">03523</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__sync__value_1_1cvmx__tospx__ul__sync__value__s.html#a760b441f2f9f8d4f97bad43dd0290b30">reserved_20_63</a>               : 44;
<a name="l03524"></a>03524 <span class="preprocessor">#endif</span>
<a name="l03525"></a>03525 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__sync__value.html#a0c98e8e47ca186ed3e1d361eecc52a8d">s</a>;
<a name="l03526"></a><a class="code" href="unioncvmx__tospx__ul__sync__value.html#ac4199d27814989326a9745da46a54c18">03526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__sync__value_1_1cvmx__tospx__ul__sync__value__s.html">cvmx_tospx_ul_sync_value_s</a>     <a class="code" href="unioncvmx__tospx__ul__sync__value.html#ac4199d27814989326a9745da46a54c18">cnf75xx</a>;
<a name="l03527"></a>03527 };
<a name="l03528"></a><a class="code" href="cvmx-tospx-defs_8h.html#af888cdece3b8f82dcff78d6c67943b94">03528</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__sync__value.html" title="cvmx_tosp::_ul_sync_value">cvmx_tospx_ul_sync_value</a> <a class="code" href="unioncvmx__tospx__ul__sync__value.html" title="cvmx_tosp::_ul_sync_value">cvmx_tospx_ul_sync_value_t</a>;
<a name="l03529"></a>03529 <span class="comment"></span>
<a name="l03530"></a>03530 <span class="comment">/**</span>
<a name="l03531"></a>03531 <span class="comment"> * cvmx_tosp#_ul_th</span>
<a name="l03532"></a>03532 <span class="comment"> */</span>
<a name="l03533"></a><a class="code" href="unioncvmx__tospx__ul__th.html">03533</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__th.html" title="cvmx_tosp::_ul_th">cvmx_tospx_ul_th</a> {
<a name="l03534"></a><a class="code" href="unioncvmx__tospx__ul__th.html#acec0ce1132559b48615f9b3f4ddb0f5d">03534</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__th.html#acec0ce1132559b48615f9b3f4ddb0f5d">u64</a>;
<a name="l03535"></a><a class="code" href="structcvmx__tospx__ul__th_1_1cvmx__tospx__ul__th__s.html">03535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__th_1_1cvmx__tospx__ul__th__s.html">cvmx_tospx_ul_th_s</a> {
<a name="l03536"></a>03536 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03537"></a>03537 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__th_1_1cvmx__tospx__ul__th__s.html#a4d1a9bf66f15dce779846ee8be6264a3">reserved_13_63</a>               : 51;
<a name="l03538"></a>03538     uint64_t <a class="code" href="structcvmx__tospx__ul__th_1_1cvmx__tospx__ul__th__s.html#a52b5cd1e747f490e8f24521c9ba03ea9">thr</a>                          : 13; <span class="comment">/**&lt; FIFO level reached before granting a UL DMA request.</span>
<a name="l03539"></a>03539 <span class="comment">                                                         This UL FIFO fill level threshold can be used</span>
<a name="l03540"></a>03540 <span class="comment">                                                         in a few ways:</span>
<a name="l03541"></a>03541 <span class="comment">                                                         1. When the FIFO fill level reaches the threshold,</span>
<a name="l03542"></a>03542 <span class="comment">                                                         there is enough data in the FIFO to start the data</span>
<a name="l03543"></a>03543 <span class="comment">                                                         transfer, so it grants a DMA transfer from the UL FIFO</span>
<a name="l03544"></a>03544 <span class="comment">                                                         to the HAB&apos;s memory.</span>
<a name="l03545"></a>03545 <span class="comment">                                                         2- It can also be used to generate an interrupt to</span>
<a name="l03546"></a>03546 <span class="comment">                                                         when the FIFO threshold is reached.</span>
<a name="l03547"></a>03547 <span class="comment">                                                         3- It can be set to 1 to permit samples transfers</span>
<a name="l03548"></a>03548 <span class="comment">                                                         as soon as one sample is available. */</span>
<a name="l03549"></a>03549 <span class="preprocessor">#else</span>
<a name="l03550"></a><a class="code" href="structcvmx__tospx__ul__th_1_1cvmx__tospx__ul__th__s.html#a52b5cd1e747f490e8f24521c9ba03ea9">03550</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__th_1_1cvmx__tospx__ul__th__s.html#a52b5cd1e747f490e8f24521c9ba03ea9">thr</a>                          : 13;
<a name="l03551"></a><a class="code" href="structcvmx__tospx__ul__th_1_1cvmx__tospx__ul__th__s.html#a4d1a9bf66f15dce779846ee8be6264a3">03551</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__th_1_1cvmx__tospx__ul__th__s.html#a4d1a9bf66f15dce779846ee8be6264a3">reserved_13_63</a>               : 51;
<a name="l03552"></a>03552 <span class="preprocessor">#endif</span>
<a name="l03553"></a>03553 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__th.html#adc230660ccc2a05fb27332e0d3acabc7">s</a>;
<a name="l03554"></a><a class="code" href="unioncvmx__tospx__ul__th.html#a5fe03c30f17a78cd0f198631a1aacdb4">03554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__th_1_1cvmx__tospx__ul__th__s.html">cvmx_tospx_ul_th_s</a>             <a class="code" href="unioncvmx__tospx__ul__th.html#a5fe03c30f17a78cd0f198631a1aacdb4">cnf75xx</a>;
<a name="l03555"></a>03555 };
<a name="l03556"></a><a class="code" href="cvmx-tospx-defs_8h.html#af1efc737235cedfa2d7f2d700213a7b5">03556</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__th.html" title="cvmx_tosp::_ul_th">cvmx_tospx_ul_th</a> <a class="code" href="unioncvmx__tospx__ul__th.html" title="cvmx_tosp::_ul_th">cvmx_tospx_ul_th_t</a>;
<a name="l03557"></a>03557 <span class="comment"></span>
<a name="l03558"></a>03558 <span class="comment">/**</span>
<a name="l03559"></a>03559 <span class="comment"> * cvmx_tosp#_ul_win_en</span>
<a name="l03560"></a>03560 <span class="comment"> */</span>
<a name="l03561"></a><a class="code" href="unioncvmx__tospx__ul__win__en.html">03561</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__win__en.html" title="cvmx_tosp::_ul_win_en">cvmx_tospx_ul_win_en</a> {
<a name="l03562"></a><a class="code" href="unioncvmx__tospx__ul__win__en.html#a1a62595a1107614bc048477719b93a73">03562</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__win__en.html#a1a62595a1107614bc048477719b93a73">u64</a>;
<a name="l03563"></a><a class="code" href="structcvmx__tospx__ul__win__en_1_1cvmx__tospx__ul__win__en__s.html">03563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__win__en_1_1cvmx__tospx__ul__win__en__s.html">cvmx_tospx_ul_win_en_s</a> {
<a name="l03564"></a>03564 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03565"></a>03565 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__win__en_1_1cvmx__tospx__ul__win__en__s.html#a08202cc1d6a73819e5f9908524aae481">reserved_4_63</a>                : 60;
<a name="l03566"></a>03566     uint64_t <a class="code" href="structcvmx__tospx__ul__win__en_1_1cvmx__tospx__ul__win__en__s.html#a087e84ff2490073394d326f58332146c">enable</a>                       : 4;  <span class="comment">/**&lt; Receive windows enable. When a bit is set, the corresponding window is</span>
<a name="l03567"></a>03567 <span class="comment">                                                         enabled (e.g., bit 0 enables window 0). The default value enables all</span>
<a name="l03568"></a>03568 <span class="comment">                                                         windows. */</span>
<a name="l03569"></a>03569 <span class="preprocessor">#else</span>
<a name="l03570"></a><a class="code" href="structcvmx__tospx__ul__win__en_1_1cvmx__tospx__ul__win__en__s.html#a087e84ff2490073394d326f58332146c">03570</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__win__en_1_1cvmx__tospx__ul__win__en__s.html#a087e84ff2490073394d326f58332146c">enable</a>                       : 4;
<a name="l03571"></a><a class="code" href="structcvmx__tospx__ul__win__en_1_1cvmx__tospx__ul__win__en__s.html#a08202cc1d6a73819e5f9908524aae481">03571</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__win__en_1_1cvmx__tospx__ul__win__en__s.html#a08202cc1d6a73819e5f9908524aae481">reserved_4_63</a>                : 60;
<a name="l03572"></a>03572 <span class="preprocessor">#endif</span>
<a name="l03573"></a>03573 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__win__en.html#a80b93cbaca83b70609e596de3ac22f5e">s</a>;
<a name="l03574"></a><a class="code" href="unioncvmx__tospx__ul__win__en.html#a9364c4f3d0914d86d6c3292724abe77a">03574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__win__en_1_1cvmx__tospx__ul__win__en__s.html">cvmx_tospx_ul_win_en_s</a>         <a class="code" href="unioncvmx__tospx__ul__win__en.html#a9364c4f3d0914d86d6c3292724abe77a">cnf75xx</a>;
<a name="l03575"></a>03575 };
<a name="l03576"></a><a class="code" href="cvmx-tospx-defs_8h.html#af3ac884334c4f5cd1731d7b4052a84da">03576</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__win__en.html" title="cvmx_tosp::_ul_win_en">cvmx_tospx_ul_win_en</a> <a class="code" href="unioncvmx__tospx__ul__win__en.html" title="cvmx_tosp::_ul_win_en">cvmx_tospx_ul_win_en_t</a>;
<a name="l03577"></a>03577 <span class="comment"></span>
<a name="l03578"></a>03578 <span class="comment">/**</span>
<a name="l03579"></a>03579 <span class="comment"> * cvmx_tosp#_ul_win_end#</span>
<a name="l03580"></a>03580 <span class="comment"> */</span>
<a name="l03581"></a><a class="code" href="unioncvmx__tospx__ul__win__endx.html">03581</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__win__endx.html" title="cvmx_tosp::_ul_win_end#">cvmx_tospx_ul_win_endx</a> {
<a name="l03582"></a><a class="code" href="unioncvmx__tospx__ul__win__endx.html#aaa7ef852dffb8472179b177bf0fb00c7">03582</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__win__endx.html#aaa7ef852dffb8472179b177bf0fb00c7">u64</a>;
<a name="l03583"></a><a class="code" href="structcvmx__tospx__ul__win__endx_1_1cvmx__tospx__ul__win__endx__s.html">03583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__win__endx_1_1cvmx__tospx__ul__win__endx__s.html">cvmx_tospx_ul_win_endx_s</a> {
<a name="l03584"></a>03584 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03585"></a>03585 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__win__endx_1_1cvmx__tospx__ul__win__endx__s.html#a3288a5fcba6172968ddf1d5f64463947">reserved_20_63</a>               : 44;
<a name="l03586"></a>03586     uint64_t <a class="code" href="structcvmx__tospx__ul__win__endx_1_1cvmx__tospx__ul__win__endx__s.html#a920bf71e1294596897a7b07cccb94403">end_cnt</a>                      : 20; <span class="comment">/**&lt; End sample count plus 1 for UL window [b]. The maximum</span>
<a name="l03587"></a>03587 <span class="comment">                                                         value should be TOSP()_FRAME_L[FRAME_L], unless the window must stay</span>
<a name="l03588"></a>03588 <span class="comment">                                                         opened for ever.</span>
<a name="l03589"></a>03589 <span class="comment">                                                         Note that the end sample is exclusive, i.e,, sample [END_CNT] is not</span>
<a name="l03590"></a>03590 <span class="comment">                                                         included in the window. */</span>
<a name="l03591"></a>03591 <span class="preprocessor">#else</span>
<a name="l03592"></a><a class="code" href="structcvmx__tospx__ul__win__endx_1_1cvmx__tospx__ul__win__endx__s.html#a920bf71e1294596897a7b07cccb94403">03592</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__win__endx_1_1cvmx__tospx__ul__win__endx__s.html#a920bf71e1294596897a7b07cccb94403">end_cnt</a>                      : 20;
<a name="l03593"></a><a class="code" href="structcvmx__tospx__ul__win__endx_1_1cvmx__tospx__ul__win__endx__s.html#a3288a5fcba6172968ddf1d5f64463947">03593</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__win__endx_1_1cvmx__tospx__ul__win__endx__s.html#a3288a5fcba6172968ddf1d5f64463947">reserved_20_63</a>               : 44;
<a name="l03594"></a>03594 <span class="preprocessor">#endif</span>
<a name="l03595"></a>03595 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__win__endx.html#a26c20cf21b38606f334042e42199f284">s</a>;
<a name="l03596"></a><a class="code" href="unioncvmx__tospx__ul__win__endx.html#a580181cc2b15479d936289b39296c582">03596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__win__endx_1_1cvmx__tospx__ul__win__endx__s.html">cvmx_tospx_ul_win_endx_s</a>       <a class="code" href="unioncvmx__tospx__ul__win__endx.html#a580181cc2b15479d936289b39296c582">cnf75xx</a>;
<a name="l03597"></a>03597 };
<a name="l03598"></a><a class="code" href="cvmx-tospx-defs_8h.html#a6af544f8a62bbf81289ad7f2bf41eb11">03598</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__win__endx.html" title="cvmx_tosp::_ul_win_end#">cvmx_tospx_ul_win_endx</a> <a class="code" href="unioncvmx__tospx__ul__win__endx.html" title="cvmx_tosp::_ul_win_end#">cvmx_tospx_ul_win_endx_t</a>;
<a name="l03599"></a>03599 <span class="comment"></span>
<a name="l03600"></a>03600 <span class="comment">/**</span>
<a name="l03601"></a>03601 <span class="comment"> * cvmx_tosp#_ul_win_start#</span>
<a name="l03602"></a>03602 <span class="comment"> */</span>
<a name="l03603"></a><a class="code" href="unioncvmx__tospx__ul__win__startx.html">03603</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__win__startx.html" title="cvmx_tosp::_ul_win_start#">cvmx_tospx_ul_win_startx</a> {
<a name="l03604"></a><a class="code" href="unioncvmx__tospx__ul__win__startx.html#a4c2dabcdb067176fac86226dab39a20a">03604</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__win__startx.html#a4c2dabcdb067176fac86226dab39a20a">u64</a>;
<a name="l03605"></a><a class="code" href="structcvmx__tospx__ul__win__startx_1_1cvmx__tospx__ul__win__startx__s.html">03605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__win__startx_1_1cvmx__tospx__ul__win__startx__s.html">cvmx_tospx_ul_win_startx_s</a> {
<a name="l03606"></a>03606 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03607"></a>03607 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__win__startx_1_1cvmx__tospx__ul__win__startx__s.html#a5057c1fe79c4eba1507a9339ca96b343">reserved_20_63</a>               : 44;
<a name="l03608"></a>03608     uint64_t <a class="code" href="structcvmx__tospx__ul__win__startx_1_1cvmx__tospx__ul__win__startx__s.html#ad99953278833c708be13458662b94ffa">start_pnt</a>                    : 20; <span class="comment">/**&lt; Start points for each of the four UL windows.</span>
<a name="l03609"></a>03609 <span class="comment">                                                         The start and end values have the following restrictions:</span>
<a name="l03610"></a>03610 <span class="comment">                                                         _ The first UL window must always start at 0.</span>
<a name="l03611"></a>03611 <span class="comment">                                                         _ The other start points must be greater than</span>
<a name="l03612"></a>03612 <span class="comment">                                                         TOSP()_UL_LEAD_LAG[UL_LEAD].</span>
<a name="l03613"></a>03613 <span class="comment">                                                         _ In TDD mode, the start point for each window must be less than the</span>
<a name="l03614"></a>03614 <span class="comment">                                                         end point for that window.</span>
<a name="l03615"></a>03615 <span class="comment">                                                         _ In TDD mode, UL windows have priority over DL windows.</span>
<a name="l03616"></a>03616 <span class="comment">                                                         _ There must a minimum of 7 samples between closing a window and</span>
<a name="l03617"></a>03617 <span class="comment">                                                         opening a new window. A minimum gap of 10 samples is recommended.</span>
<a name="l03618"></a>03618 <span class="comment">                                                         Different RF ICs may require a larger gap. */</span>
<a name="l03619"></a>03619 <span class="preprocessor">#else</span>
<a name="l03620"></a><a class="code" href="structcvmx__tospx__ul__win__startx_1_1cvmx__tospx__ul__win__startx__s.html#ad99953278833c708be13458662b94ffa">03620</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__win__startx_1_1cvmx__tospx__ul__win__startx__s.html#ad99953278833c708be13458662b94ffa">start_pnt</a>                    : 20;
<a name="l03621"></a><a class="code" href="structcvmx__tospx__ul__win__startx_1_1cvmx__tospx__ul__win__startx__s.html#a5057c1fe79c4eba1507a9339ca96b343">03621</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__win__startx_1_1cvmx__tospx__ul__win__startx__s.html#a5057c1fe79c4eba1507a9339ca96b343">reserved_20_63</a>               : 44;
<a name="l03622"></a>03622 <span class="preprocessor">#endif</span>
<a name="l03623"></a>03623 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__win__startx.html#a8f121e85566d482d49aa2f4aaf7c99d2">s</a>;
<a name="l03624"></a><a class="code" href="unioncvmx__tospx__ul__win__startx.html#a6008f4b2c673f7b13a967de24f386db2">03624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__win__startx_1_1cvmx__tospx__ul__win__startx__s.html">cvmx_tospx_ul_win_startx_s</a>     <a class="code" href="unioncvmx__tospx__ul__win__startx.html#a6008f4b2c673f7b13a967de24f386db2">cnf75xx</a>;
<a name="l03625"></a>03625 };
<a name="l03626"></a><a class="code" href="cvmx-tospx-defs_8h.html#a7d8d29d009a4f3a0edf5650f41bde910">03626</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__win__startx.html" title="cvmx_tosp::_ul_win_start#">cvmx_tospx_ul_win_startx</a> <a class="code" href="unioncvmx__tospx__ul__win__startx.html" title="cvmx_tosp::_ul_win_start#">cvmx_tospx_ul_win_startx_t</a>;
<a name="l03627"></a>03627 <span class="comment"></span>
<a name="l03628"></a>03628 <span class="comment">/**</span>
<a name="l03629"></a>03629 <span class="comment"> * cvmx_tosp#_ul_win_upd_scnt</span>
<a name="l03630"></a>03630 <span class="comment"> */</span>
<a name="l03631"></a><a class="code" href="unioncvmx__tospx__ul__win__upd__scnt.html">03631</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__win__upd__scnt.html" title="cvmx_tosp::_ul_win_upd_scnt">cvmx_tospx_ul_win_upd_scnt</a> {
<a name="l03632"></a><a class="code" href="unioncvmx__tospx__ul__win__upd__scnt.html#a4024521236c934297dc1a4909a2f6442">03632</a>     uint64_t <a class="code" href="unioncvmx__tospx__ul__win__upd__scnt.html#a4024521236c934297dc1a4909a2f6442">u64</a>;
<a name="l03633"></a><a class="code" href="structcvmx__tospx__ul__win__upd__scnt_1_1cvmx__tospx__ul__win__upd__scnt__s.html">03633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__win__upd__scnt_1_1cvmx__tospx__ul__win__upd__scnt__s.html">cvmx_tospx_ul_win_upd_scnt_s</a> {
<a name="l03634"></a>03634 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03635"></a>03635 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__win__upd__scnt_1_1cvmx__tospx__ul__win__upd__scnt__s.html#a6c3bd6bd4876fd9c033d774f7f8b4350">reserved_20_63</a>               : 44;
<a name="l03636"></a>03636     uint64_t <a class="code" href="structcvmx__tospx__ul__win__upd__scnt_1_1cvmx__tospx__ul__win__upd__scnt__s.html#adde8572447522bce18fadb227c7065fb">scnt</a>                         : 20; <span class="comment">/**&lt; Receive window update sample count. When TOSP()_CONF[UPD_STYLE]=1, the</span>
<a name="l03637"></a>03637 <span class="comment">                                                         following registers are updated when the sample count reaches [SCNT]:</span>
<a name="l03638"></a>03638 <span class="comment">                                                         TOSP()_UL_WIN_EN, TOSP()_UL_WIN_START(), TOSP()_UL_WIN_END(),</span>
<a name="l03639"></a>03639 <span class="comment">                                                         TOSP()_NUM_UL_WIN, TOSP()_FRAME_L, TOSP()_UL_LEAD_LAG. */</span>
<a name="l03640"></a>03640 <span class="preprocessor">#else</span>
<a name="l03641"></a><a class="code" href="structcvmx__tospx__ul__win__upd__scnt_1_1cvmx__tospx__ul__win__upd__scnt__s.html#adde8572447522bce18fadb227c7065fb">03641</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__ul__win__upd__scnt_1_1cvmx__tospx__ul__win__upd__scnt__s.html#adde8572447522bce18fadb227c7065fb">scnt</a>                         : 20;
<a name="l03642"></a><a class="code" href="structcvmx__tospx__ul__win__upd__scnt_1_1cvmx__tospx__ul__win__upd__scnt__s.html#a6c3bd6bd4876fd9c033d774f7f8b4350">03642</a>     uint64_t <a class="code" href="structcvmx__tospx__ul__win__upd__scnt_1_1cvmx__tospx__ul__win__upd__scnt__s.html#a6c3bd6bd4876fd9c033d774f7f8b4350">reserved_20_63</a>               : 44;
<a name="l03643"></a>03643 <span class="preprocessor">#endif</span>
<a name="l03644"></a>03644 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__ul__win__upd__scnt.html#aab77dc514cededb12ceb15295a3f73bc">s</a>;
<a name="l03645"></a><a class="code" href="unioncvmx__tospx__ul__win__upd__scnt.html#ac75fe48f426a216d885b971cffcc064e">03645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__ul__win__upd__scnt_1_1cvmx__tospx__ul__win__upd__scnt__s.html">cvmx_tospx_ul_win_upd_scnt_s</a>   <a class="code" href="unioncvmx__tospx__ul__win__upd__scnt.html#ac75fe48f426a216d885b971cffcc064e">cnf75xx</a>;
<a name="l03646"></a>03646 };
<a name="l03647"></a><a class="code" href="cvmx-tospx-defs_8h.html#a8bfd095c8b987a6f453ca6872a6c9f19">03647</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__ul__win__upd__scnt.html" title="cvmx_tosp::_ul_win_upd_scnt">cvmx_tospx_ul_win_upd_scnt</a> <a class="code" href="unioncvmx__tospx__ul__win__upd__scnt.html" title="cvmx_tosp::_ul_win_upd_scnt">cvmx_tospx_ul_win_upd_scnt_t</a>;
<a name="l03648"></a>03648 <span class="comment"></span>
<a name="l03649"></a>03649 <span class="comment">/**</span>
<a name="l03650"></a>03650 <span class="comment"> * cvmx_tosp#_wr_timer64_lsb</span>
<a name="l03651"></a>03651 <span class="comment"> */</span>
<a name="l03652"></a><a class="code" href="unioncvmx__tospx__wr__timer64__lsb.html">03652</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__wr__timer64__lsb.html" title="cvmx_tosp::_wr_timer64_lsb">cvmx_tospx_wr_timer64_lsb</a> {
<a name="l03653"></a><a class="code" href="unioncvmx__tospx__wr__timer64__lsb.html#a9c2ad3d58015b95a6220d93a9dbd17e0">03653</a>     uint64_t <a class="code" href="unioncvmx__tospx__wr__timer64__lsb.html#a9c2ad3d58015b95a6220d93a9dbd17e0">u64</a>;
<a name="l03654"></a><a class="code" href="structcvmx__tospx__wr__timer64__lsb_1_1cvmx__tospx__wr__timer64__lsb__s.html">03654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__wr__timer64__lsb_1_1cvmx__tospx__wr__timer64__lsb__s.html">cvmx_tospx_wr_timer64_lsb_s</a> {
<a name="l03655"></a>03655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03656"></a>03656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__wr__timer64__lsb_1_1cvmx__tospx__wr__timer64__lsb__s.html#a493526a5281a39f6626ad0bbf24ec5ca">reserved_32_63</a>               : 32;
<a name="l03657"></a>03657     uint64_t <a class="code" href="structcvmx__tospx__wr__timer64__lsb_1_1cvmx__tospx__wr__timer64__lsb__s.html#a8d5ab9e56dccac4fc34c7c5b18f95691">val</a>                          : 32; <span class="comment">/**&lt; Least significant 32 bits of the initial value of the 64-bit timer. */</span>
<a name="l03658"></a>03658 <span class="preprocessor">#else</span>
<a name="l03659"></a><a class="code" href="structcvmx__tospx__wr__timer64__lsb_1_1cvmx__tospx__wr__timer64__lsb__s.html#a8d5ab9e56dccac4fc34c7c5b18f95691">03659</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__wr__timer64__lsb_1_1cvmx__tospx__wr__timer64__lsb__s.html#a8d5ab9e56dccac4fc34c7c5b18f95691">val</a>                          : 32;
<a name="l03660"></a><a class="code" href="structcvmx__tospx__wr__timer64__lsb_1_1cvmx__tospx__wr__timer64__lsb__s.html#a493526a5281a39f6626ad0bbf24ec5ca">03660</a>     uint64_t <a class="code" href="structcvmx__tospx__wr__timer64__lsb_1_1cvmx__tospx__wr__timer64__lsb__s.html#a493526a5281a39f6626ad0bbf24ec5ca">reserved_32_63</a>               : 32;
<a name="l03661"></a>03661 <span class="preprocessor">#endif</span>
<a name="l03662"></a>03662 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__wr__timer64__lsb.html#a1721e585fe79a8992f5834e4d07d24c6">s</a>;
<a name="l03663"></a><a class="code" href="unioncvmx__tospx__wr__timer64__lsb.html#a54fdb2d7ab148021c6fa6a890d8042a6">03663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__wr__timer64__lsb_1_1cvmx__tospx__wr__timer64__lsb__s.html">cvmx_tospx_wr_timer64_lsb_s</a>    <a class="code" href="unioncvmx__tospx__wr__timer64__lsb.html#a54fdb2d7ab148021c6fa6a890d8042a6">cnf75xx</a>;
<a name="l03664"></a>03664 };
<a name="l03665"></a><a class="code" href="cvmx-tospx-defs_8h.html#af20bd32de7d90c55510d9dd6d4b195eb">03665</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__wr__timer64__lsb.html" title="cvmx_tosp::_wr_timer64_lsb">cvmx_tospx_wr_timer64_lsb</a> <a class="code" href="unioncvmx__tospx__wr__timer64__lsb.html" title="cvmx_tosp::_wr_timer64_lsb">cvmx_tospx_wr_timer64_lsb_t</a>;
<a name="l03666"></a>03666 <span class="comment"></span>
<a name="l03667"></a>03667 <span class="comment">/**</span>
<a name="l03668"></a>03668 <span class="comment"> * cvmx_tosp#_wr_timer64_msb</span>
<a name="l03669"></a>03669 <span class="comment"> */</span>
<a name="l03670"></a><a class="code" href="unioncvmx__tospx__wr__timer64__msb.html">03670</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__wr__timer64__msb.html" title="cvmx_tosp::_wr_timer64_msb">cvmx_tospx_wr_timer64_msb</a> {
<a name="l03671"></a><a class="code" href="unioncvmx__tospx__wr__timer64__msb.html#a7c7e1d490ccc88d3eec1f6e66e1aaee9">03671</a>     uint64_t <a class="code" href="unioncvmx__tospx__wr__timer64__msb.html#a7c7e1d490ccc88d3eec1f6e66e1aaee9">u64</a>;
<a name="l03672"></a><a class="code" href="structcvmx__tospx__wr__timer64__msb_1_1cvmx__tospx__wr__timer64__msb__s.html">03672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__wr__timer64__msb_1_1cvmx__tospx__wr__timer64__msb__s.html">cvmx_tospx_wr_timer64_msb_s</a> {
<a name="l03673"></a>03673 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03674"></a>03674 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__wr__timer64__msb_1_1cvmx__tospx__wr__timer64__msb__s.html#a7fa594b6ad7084727b0d7cfd7790d02f">reserved_32_63</a>               : 32;
<a name="l03675"></a>03675     uint64_t <a class="code" href="structcvmx__tospx__wr__timer64__msb_1_1cvmx__tospx__wr__timer64__msb__s.html#aab99bff3f8ebb13b594a96177352d66b">val</a>                          : 32; <span class="comment">/**&lt; Most significant 32 bits of the initial value of the 64-bit timer. */</span>
<a name="l03676"></a>03676 <span class="preprocessor">#else</span>
<a name="l03677"></a><a class="code" href="structcvmx__tospx__wr__timer64__msb_1_1cvmx__tospx__wr__timer64__msb__s.html#aab99bff3f8ebb13b594a96177352d66b">03677</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tospx__wr__timer64__msb_1_1cvmx__tospx__wr__timer64__msb__s.html#aab99bff3f8ebb13b594a96177352d66b">val</a>                          : 32;
<a name="l03678"></a><a class="code" href="structcvmx__tospx__wr__timer64__msb_1_1cvmx__tospx__wr__timer64__msb__s.html#a7fa594b6ad7084727b0d7cfd7790d02f">03678</a>     uint64_t <a class="code" href="structcvmx__tospx__wr__timer64__msb_1_1cvmx__tospx__wr__timer64__msb__s.html#a7fa594b6ad7084727b0d7cfd7790d02f">reserved_32_63</a>               : 32;
<a name="l03679"></a>03679 <span class="preprocessor">#endif</span>
<a name="l03680"></a>03680 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tospx__wr__timer64__msb.html#aca474014e6fb501ed333d640b8f4e9dc">s</a>;
<a name="l03681"></a><a class="code" href="unioncvmx__tospx__wr__timer64__msb.html#a3862472e132a2451016d11460a860b6d">03681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tospx__wr__timer64__msb_1_1cvmx__tospx__wr__timer64__msb__s.html">cvmx_tospx_wr_timer64_msb_s</a>    <a class="code" href="unioncvmx__tospx__wr__timer64__msb.html#a3862472e132a2451016d11460a860b6d">cnf75xx</a>;
<a name="l03682"></a>03682 };
<a name="l03683"></a><a class="code" href="cvmx-tospx-defs_8h.html#af9fa3a7acabf78f41d3ad1a5fec79beb">03683</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tospx__wr__timer64__msb.html" title="cvmx_tosp::_wr_timer64_msb">cvmx_tospx_wr_timer64_msb</a> <a class="code" href="unioncvmx__tospx__wr__timer64__msb.html" title="cvmx_tosp::_wr_timer64_msb">cvmx_tospx_wr_timer64_msb_t</a>;
<a name="l03684"></a>03684 
<a name="l03685"></a>03685 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
