$date
	Tue Sep  5 09:11:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DUT $end
$var wire 4 ! flags [3:0] $end
$var wire 8 " dout [7:0] $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 4 % sel [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
bx !
$end
#5
b10 "
b100 !
b0 %
b1000 $
b11111010 #
#10
b0 "
b1 !
b0 $
b0 #
#15
b1100 "
b0 !
b111 $
b101 #
#20
b11111101 "
b1000 !
b1 %
b1000 $
#25
b0 "
b1 !
b1000 #
#30
b100 "
b0 !
b101 $
b1001 #
#35
b0 "
b100 !
b10 %
b10000 $
b10000 #
#40
b1 !
b0 $
b0 #
#45
b11000 "
b0 !
b100 $
b110 #
#50
b0 "
b1000 !
b11 %
b1000 $
b11 #
#55
b100 !
b0 $
b11111010 #
#60
b11 "
b0 !
b11 $
b1001 #
#65
b10 !
b1000 "
b100 %
b10 $
b11000010 #
#70
b0 "
b1 !
b1000 $
b11111111 #
#75
b1000 "
b10 !
b101 %
b10 $
b100010 #
#80
b0 "
b1 !
b1000 $
b11111111 #
#85
b1000 "
b0 !
b110 %
b10101001 #
#90
b1001 "
b111 %
b1 #
#95
b1 "
b1000 %
b1001 #
#100
b1001 %
b1010111 $
b10101001 #
#105
b1000 "
b1010 %
b11111111 $
b11110111 #
#110
b1010110 "
b1011 %
b1000 $
b10101001 #
#115
b0 "
b1100 %
#315
