time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
0,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
0,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
2,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
2,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
4,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, None]","[None, None]"
4,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"[None, None]","['1', None]"
6,2 added to ready queue,enqueue,2,,['2'],[],"[None, None]","['1', None]"
6,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
8,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
8,1 finished I/O → ready queue,io_to_ready,1,IO0,"['2', '1']",[],"[None, None]","[None, None]"
8,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
8,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
10,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
10,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '1']",[],"[None, None]","[None, None]"
10,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
10,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
11,3 added to ready queue,enqueue,3,,['3'],[],"['2', '1']","[None, None]"
11,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['3', '2']",[],"[None, '1']","[None, None]"
11,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', '1']","[None, None]"
12,4 added to ready queue,enqueue,4,,"['2', '4']",[],"['3', '1']","[None, None]"
12,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '4', '1']",[],"['3', None]","[None, None]"
12,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '1']",[],"['3', '2']","[None, None]"
13,5 added to ready queue,enqueue,5,,"['4', '1', '5']",[],"['3', '2']","[None, None]"
13,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['4', '1', '5']",['3'],"[None, '2']","[None, None]"
13,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '5']",['3'],"['4', '2']","[None, None]"
13,3 dispatched to IO0,dispatch_io,3,IO0,"['1', '5']",[],"['4', '2']","['3', None]"
14,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '5', '2']",[],"['4', None]","['3', None]"
14,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '2']",[],"['4', '1']","['3', None]"
15,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '2', '4']",[],"[None, '1']","['3', None]"
15,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['5', '2', '4', '1']",[],"[None, None]","['3', None]"
15,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '4', '1']",[],"['5', None]","['3', None]"
15,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '1']",[],"['5', '2']","['3', None]"
17,6 added to ready queue,enqueue,6,,"['4', '1', '6']",[],"['5', '2']","['3', None]"
17,7 added to ready queue,enqueue,7,,"['4', '1', '6', '7']",[],"['5', '2']","['3', None]"
17,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '1', '6', '7', '5']",[],"[None, '2']","['3', None]"
17,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['4', '1', '6', '7', '5']",['2'],"[None, None]","['3', None]"
17,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '6', '7', '5']",['2'],"['4', None]","['3', None]"
17,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '7', '5']",['2'],"['4', '1']","['3', None]"
17,2 dispatched to IO1,dispatch_io,2,IO1,"['6', '7', '5']",[],"['4', '1']","['3', '2']"
18,8 added to ready queue,enqueue,8,,"['6', '7', '5', '8']",[],"['4', '1']","['3', '2']"
18,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['6', '7', '5', '8']",['4'],"[None, '1']","['3', '2']"
18,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '5', '8']",['4'],"['6', '1']","['3', '2']"
19,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '5', '8', '1']",['4'],"['6', None]","['3', '2']"
19,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '8', '1']",['4'],"['6', '7']","['3', '2']"
20,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '8', '1', '6']",['4'],"[None, '7']","['3', '2']"
20,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '1', '6']",['4'],"['5', '7']","['3', '2']"
21,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['8', '1', '6', '7']",['4'],"['5', None]","['3', '2']"
21,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '6', '7']",['4'],"['5', '8']","['3', '2']"
22,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '6', '7', '5']",['4'],"[None, '8']","['3', '2']"
22,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '7', '5']",['4'],"['1', '8']","['3', '2']"
23,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['6', '7', '5', '8']",['4'],"['1', None]","['3', '2']"
23,2 finished I/O → ready queue,io_to_ready,2,IO1,"['6', '7', '5', '8', '2']",['4'],"['1', None]","['3', None]"
23,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '5', '8', '2']",['4'],"['1', '6']","['3', None]"
23,4 dispatched to IO1,dispatch_io,4,IO1,"['7', '5', '8', '2']",[],"['1', '6']","['3', '4']"
24,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['7', '5', '8', '2', '1']",[],"[None, '6']","['3', '4']"
24,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['7', '5', '8', '2', '1', '6']",[],"[None, None]","['3', '4']"
24,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['5', '8', '2', '1', '6']",[],"['7', None]","['3', '4']"
24,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '2', '1', '6']",[],"['7', '5']","['3', '4']"
25,4 finished I/O → ready queue,io_to_ready,4,IO1,"['8', '2', '1', '6', '4']",[],"['7', '5']","['3', None]"
26,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['8', '2', '1', '6', '4', '7']",[],"[None, '5']","['3', None]"
26,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '2', '1', '6', '4', '7', '5']",[],"[None, None]","['3', None]"
26,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '1', '6', '4', '7', '5']",[],"['8', None]","['3', None]"
26,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '6', '4', '7', '5']",[],"['8', '2']","['3', None]"
28,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '6', '4', '7', '5', '8']",[],"[None, '2']","['3', None]"
28,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '6', '4', '7', '5', '8', '2']",[],"[None, None]","['3', None]"
28,3 finished I/O → ready queue,io_to_ready,3,IO0,"['1', '6', '4', '7', '5', '8', '2', '3']",[],"[None, None]","[None, None]"
28,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '4', '7', '5', '8', '2', '3']",[],"['1', None]","[None, None]"
28,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '7', '5', '8', '2', '3']",[],"['1', '6']","[None, None]"
29,9 added to ready queue,enqueue,9,,"['4', '7', '5', '8', '2', '3', '9']",[],"['1', '6']","[None, None]"
29,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['4', '7', '5', '8', '2', '3', '9']",['1'],"[None, '6']","[None, None]"
29,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '5', '8', '2', '3', '9']",['1'],"['4', '6']","[None, None]"
29,1 dispatched to IO0,dispatch_io,1,IO0,"['7', '5', '8', '2', '3', '9']",[],"['4', '6']","['1', None]"
30,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '5', '8', '2', '3', '9', '6']",[],"['4', None]","['1', None]"
30,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '8', '2', '3', '9', '6']",[],"['4', '7']","['1', None]"
31,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '8', '2', '3', '9', '6', '4']",[],"[None, '7']","['1', None]"
31,1 finished I/O → ready queue,io_to_ready,1,IO0,"['5', '8', '2', '3', '9', '6', '4', '1']",[],"[None, '7']","[None, None]"
31,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '2', '3', '9', '6', '4', '1']",[],"['5', '7']","[None, None]"
32,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '2', '3', '9', '6', '4', '1', '7']",[],"['5', None]","[None, None]"
32,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '3', '9', '6', '4', '1', '7']",[],"['5', '8']","[None, None]"
33,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['2', '3', '9', '6', '4', '1', '7', '5']",[],"[None, '8']","[None, None]"
33,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['3', '9', '6', '4', '1', '7', '5']",[],"['2', '8']","[None, None]"
34,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['3', '9', '6', '4', '1', '7', '5']",['2'],"[None, '8']","[None, None]"
34,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '9', '6', '4', '1', '7', '5', '8']",['2'],"[None, None]","[None, None]"
34,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '6', '4', '1', '7', '5', '8']",['2'],"['3', None]","[None, None]"
34,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '4', '1', '7', '5', '8']",['2'],"['3', '9']","[None, None]"
34,2 dispatched to IO0,dispatch_io,2,IO0,"['6', '4', '1', '7', '5', '8']",[],"['3', '9']","['2', None]"
36,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['6', '4', '1', '7', '5', '8', '3']",[],"[None, '9']","['2', None]"
36,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '4', '1', '7', '5', '8', '3', '9']",[],"[None, None]","['2', None]"
36,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '1', '7', '5', '8', '3', '9']",[],"['6', None]","['2', None]"
36,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '7', '5', '8', '3', '9']",[],"['6', '4']","['2', None]"
38,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['1', '7', '5', '8', '3', '9']",['6'],"[None, '4']","['2', None]"
38,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['1', '7', '5', '8', '3', '9']","['6', '4']","[None, None]","['2', None]"
38,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '5', '8', '3', '9']","['6', '4']","['1', None]","['2', None]"
38,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '8', '3', '9']","['6', '4']","['1', '7']","['2', None]"
38,6 dispatched to IO1,dispatch_io,6,IO1,"['5', '8', '3', '9']",['4'],"['1', '7']","['2', '6']"
39,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['5', '8', '3', '9']","['4', '7']","['1', None]","['2', '6']"
39,2 finished I/O → ready queue,io_to_ready,2,IO0,"['5', '8', '3', '9', '2']","['4', '7']","['1', None]","[None, '6']"
39,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '3', '9', '2']","['4', '7']","['1', '5']","[None, '6']"
39,4 dispatched to IO0,dispatch_io,4,IO0,"['8', '3', '9', '2']",['7'],"['1', '5']","['4', '6']"
40,1 finished all bursts,finished,1,CPU0,"['8', '3', '9', '2']",['7'],"[None, '5']","['4', '6']"
40,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '9', '2']",['7'],"['8', '5']","['4', '6']"
41,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['3', '9', '2', '8']",['7'],"[None, '5']","['4', '6']"
41,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['3', '9', '2', '8']","['7', '5']","[None, None]","['4', '6']"
41,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '2', '8']","['7', '5']","['3', None]","['4', '6']"
41,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '8']","['7', '5']","['3', '9']","['4', '6']"
43,10 added to ready queue,enqueue,10,,"['2', '8', '10']","['7', '5']","['3', '9']","['4', '6']"
43,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '8', '10', '3']","['7', '5']","[None, '9']","['4', '6']"
43,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['2', '8', '10', '3', '9']","['7', '5']","[None, None]","['4', '6']"
43,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '10', '3', '9']","['7', '5']","['2', None]","['4', '6']"
43,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '3', '9']","['7', '5']","['2', '8']","['4', '6']"
44,6 finished I/O → ready queue,io_to_ready,6,IO1,"['10', '3', '9', '6']","['7', '5']","['2', '8']","['4', None]"
44,7 dispatched to IO1,dispatch_io,7,IO1,"['10', '3', '9', '6']",['5'],"['2', '8']","['4', '7']"
45,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['10', '3', '9', '6', '2']",['5'],"[None, '8']","['4', '7']"
45,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '3', '9', '6', '2', '8']",['5'],"[None, None]","['4', '7']"
45,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '9', '6', '2', '8']",['5'],"['10', None]","['4', '7']"
45,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '6', '2', '8']",['5'],"['10', '3']","['4', '7']"
46,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['9', '6', '2', '8', '3']",['5'],"['10', None]","['4', '7']"
46,7 finished I/O → ready queue,io_to_ready,7,IO1,"['9', '6', '2', '8', '3', '7']",['5'],"['10', None]","['4', None]"
46,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '2', '8', '3', '7']",['5'],"['10', '9']","['4', None]"
46,5 dispatched to IO1,dispatch_io,5,IO1,"['6', '2', '8', '3', '7']",[],"['10', '9']","['4', '5']"
47,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '2', '8', '3', '7', '10']",[],"[None, '9']","['4', '5']"
47,4 finished I/O → ready queue,io_to_ready,4,IO0,"['6', '2', '8', '3', '7', '10', '4']",[],"[None, '9']","[None, '5']"
47,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '8', '3', '7', '10', '4']",[],"['6', '9']","[None, '5']"
48,11 added to ready queue,enqueue,11,,"['2', '8', '3', '7', '10', '4', '11']",[],"['6', '9']","[None, '5']"
48,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['2', '8', '3', '7', '10', '4', '11', '9']",[],"['6', None]","[None, '5']"
48,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '3', '7', '10', '4', '11', '9']",[],"['6', '2']","[None, '5']"
49,12 added to ready queue,enqueue,12,,"['8', '3', '7', '10', '4', '11', '9', '12']",[],"['6', '2']","[None, '5']"
49,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['8', '3', '7', '10', '4', '11', '9', '12', '6']",[],"[None, '2']","[None, '5']"
49,2 finished all bursts,finished,2,CPU1,"['8', '3', '7', '10', '4', '11', '9', '12', '6']",[],"[None, None]","[None, '5']"
49,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '7', '10', '4', '11', '9', '12', '6']",[],"['8', None]","[None, '5']"
49,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['7', '10', '4', '11', '9', '12', '6']",[],"['8', '3']","[None, '5']"
50,13 added to ready queue,enqueue,13,,"['7', '10', '4', '11', '9', '12', '6', '13']",[],"['8', '3']","[None, '5']"
51,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '10', '4', '11', '9', '12', '6', '13', '8']",[],"[None, '3']","[None, '5']"
51,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['7', '10', '4', '11', '9', '12', '6', '13', '8', '3']",[],"[None, None]","[None, '5']"
51,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['10', '4', '11', '9', '12', '6', '13', '8', '3']",[],"['7', None]","[None, '5']"
51,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['4', '11', '9', '12', '6', '13', '8', '3']",[],"['7', '10']","[None, '5']"
52,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['4', '11', '9', '12', '6', '13', '8', '3', '10']",[],"['7', None]","[None, '5']"
52,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['11', '9', '12', '6', '13', '8', '3', '10']",[],"['7', '4']","[None, '5']"
53,14 added to ready queue,enqueue,14,,"['11', '9', '12', '6', '13', '8', '3', '10', '14']",[],"['7', '4']","[None, '5']"
53,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['11', '9', '12', '6', '13', '8', '3', '10', '14']",['7'],"[None, '4']","[None, '5']"
53,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '12', '6', '13', '8', '3', '10', '14']",['7'],"['11', '4']","[None, '5']"
53,7 dispatched to IO0,dispatch_io,7,IO0,"['9', '12', '6', '13', '8', '3', '10', '14']",[],"['11', '4']","['7', '5']"
54,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '12', '6', '13', '8', '3', '10', '14', '4']",[],"['11', None]","['7', '5']"
54,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '6', '13', '8', '3', '10', '14', '4']",[],"['11', '9']","['7', '5']"
55,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '6', '13', '8', '3', '10', '14', '4', '11']",[],"[None, '9']","['7', '5']"
55,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['12', '6', '13', '8', '3', '10', '14', '4', '11']",['9'],"[None, None]","['7', '5']"
55,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '13', '8', '3', '10', '14', '4', '11']",['9'],"['12', None]","['7', '5']"
55,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '8', '3', '10', '14', '4', '11']",['9'],"['12', '6']","['7', '5']"
57,15 added to ready queue,enqueue,15,,"['13', '8', '3', '10', '14', '4', '11', '15']",['9'],"['12', '6']","['7', '5']"
57,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '8', '3', '10', '14', '4', '11', '15', '12']",['9'],"[None, '6']","['7', '5']"
57,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '8', '3', '10', '14', '4', '11', '15', '12', '6']",['9'],"[None, None]","['7', '5']"
57,7 finished I/O → ready queue,io_to_ready,7,IO0,"['13', '8', '3', '10', '14', '4', '11', '15', '12', '6', '7']",['9'],"[None, None]","[None, '5']"
57,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '3', '10', '14', '4', '11', '15', '12', '6', '7']",['9'],"['13', None]","[None, '5']"
57,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '10', '14', '4', '11', '15', '12', '6', '7']",['9'],"['13', '8']","[None, '5']"
57,9 dispatched to IO0,dispatch_io,9,IO0,"['3', '10', '14', '4', '11', '15', '12', '6', '7']",[],"['13', '8']","['9', '5']"
59,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['3', '10', '14', '4', '11', '15', '12', '6', '7', '13']",[],"[None, '8']","['9', '5']"
59,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '10', '14', '4', '11', '15', '12', '6', '7', '13', '8']",[],"[None, None]","['9', '5']"
59,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '14', '4', '11', '15', '12', '6', '7', '13', '8']",[],"['3', None]","['9', '5']"
59,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '4', '11', '15', '12', '6', '7', '13', '8']",[],"['3', '10']","['9', '5']"
61,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['14', '4', '11', '15', '12', '6', '7', '13', '8', '3']",[],"[None, '10']","['9', '5']"
61,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['14', '4', '11', '15', '12', '6', '7', '13', '8', '3', '10']",[],"[None, None]","['9', '5']"
61,9 finished I/O → ready queue,io_to_ready,9,IO0,"['14', '4', '11', '15', '12', '6', '7', '13', '8', '3', '10', '9']",[],"[None, None]","[None, '5']"
61,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '11', '15', '12', '6', '7', '13', '8', '3', '10', '9']",[],"['14', None]","[None, '5']"
61,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['11', '15', '12', '6', '7', '13', '8', '3', '10', '9']",[],"['14', '4']","[None, '5']"
62,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['11', '15', '12', '6', '7', '13', '8', '3', '10', '9', '4']",[],"['14', None]","[None, '5']"
62,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '12', '6', '7', '13', '8', '3', '10', '9', '4']",[],"['14', '11']","[None, '5']"
63,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['15', '12', '6', '7', '13', '8', '3', '10', '9', '4']",['14'],"[None, '11']","[None, '5']"
63,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['12', '6', '7', '13', '8', '3', '10', '9', '4']",['14'],"['15', '11']","[None, '5']"
63,14 dispatched to IO0,dispatch_io,14,IO0,"['12', '6', '7', '13', '8', '3', '10', '9', '4']",[],"['15', '11']","['14', '5']"
64,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '6', '7', '13', '8', '3', '10', '9', '4', '11']",[],"['15', None]","['14', '5']"
64,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['6', '7', '13', '8', '3', '10', '9', '4', '11']",[],"['15', '12']","['14', '5']"
65,16 added to ready queue,enqueue,16,,"['6', '7', '13', '8', '3', '10', '9', '4', '11', '16']",[],"['15', '12']","['14', '5']"
65,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['6', '7', '13', '8', '3', '10', '9', '4', '11', '16', '15']",[],"[None, '12']","['14', '5']"
65,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '13', '8', '3', '10', '9', '4', '11', '16', '15']",[],"['6', '12']","['14', '5']"
66,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['7', '13', '8', '3', '10', '9', '4', '11', '16', '15']",['6'],"[None, '12']","['14', '5']"
66,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['7', '13', '8', '3', '10', '9', '4', '11', '16', '15', '12']",['6'],"[None, None]","['14', '5']"
66,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '8', '3', '10', '9', '4', '11', '16', '15', '12']",['6'],"['7', None]","['14', '5']"
66,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '3', '10', '9', '4', '11', '16', '15', '12']",['6'],"['7', '13']","['14', '5']"
68,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['8', '3', '10', '9', '4', '11', '16', '15', '12', '7']",['6'],"[None, '13']","['14', '5']"
68,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['8', '3', '10', '9', '4', '11', '16', '15', '12', '7']","['6', '13']","[None, None]","['14', '5']"
68,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '10', '9', '4', '11', '16', '15', '12', '7']","['6', '13']","['8', None]","['14', '5']"
68,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '9', '4', '11', '16', '15', '12', '7']","['6', '13']","['8', '3']","['14', '5']"
69,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['10', '9', '4', '11', '16', '15', '12', '7', '8']","['6', '13']","[None, '3']","['14', '5']"
69,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '4', '11', '16', '15', '12', '7', '8']","['6', '13']","['10', '3']","['14', '5']"
70,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '4', '11', '16', '15', '12', '7', '8', '3']","['6', '13']","['10', None]","['14', '5']"
70,5 finished I/O → ready queue,io_to_ready,5,IO1,"['9', '4', '11', '16', '15', '12', '7', '8', '3', '5']","['6', '13']","['10', None]","['14', None]"
70,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '11', '16', '15', '12', '7', '8', '3', '5']","['6', '13']","['10', '9']","['14', None]"
70,6 dispatched to IO1,dispatch_io,6,IO1,"['4', '11', '16', '15', '12', '7', '8', '3', '5']",['13'],"['10', '9']","['14', '6']"
71,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['4', '11', '16', '15', '12', '7', '8', '3', '5', '10']",['13'],"[None, '9']","['14', '6']"
71,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['11', '16', '15', '12', '7', '8', '3', '5', '10']",['13'],"['4', '9']","['14', '6']"
72,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['11', '16', '15', '12', '7', '8', '3', '5', '10', '9']",['13'],"['4', None]","['14', '6']"
72,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['16', '15', '12', '7', '8', '3', '5', '10', '9']",['13'],"['4', '11']","['14', '6']"
73,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['16', '15', '12', '7', '8', '3', '5', '10', '9', '4']",['13'],"[None, '11']","['14', '6']"
73,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '12', '7', '8', '3', '5', '10', '9', '4']",['13'],"['16', '11']","['14', '6']"
74,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['15', '12', '7', '8', '3', '5', '10', '9', '4']","['13', '11']","['16', None]","['14', '6']"
74,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '7', '8', '3', '5', '10', '9', '4']","['13', '11']","['16', '15']","['14', '6']"
75,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['12', '7', '8', '3', '5', '10', '9', '4', '16']","['13', '11']","[None, '15']","['14', '6']"
75,6 finished I/O → ready queue,io_to_ready,6,IO1,"['12', '7', '8', '3', '5', '10', '9', '4', '16', '6']","['13', '11']","[None, '15']","['14', None]"
75,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '8', '3', '5', '10', '9', '4', '16', '6']","['13', '11']","['12', '15']","['14', None]"
75,13 dispatched to IO1,dispatch_io,13,IO1,"['7', '8', '3', '5', '10', '9', '4', '16', '6']",['11'],"['12', '15']","['14', '13']"
76,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['7', '8', '3', '5', '10', '9', '4', '16', '6', '15']",['11'],"['12', None]","['14', '13']"
76,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '3', '5', '10', '9', '4', '16', '6', '15']",['11'],"['12', '7']","['14', '13']"
77,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '3', '5', '10', '9', '4', '16', '6', '15', '12']",['11'],"[None, '7']","['14', '13']"
77,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '5', '10', '9', '4', '16', '6', '15', '12']",['11'],"['8', '7']","['14', '13']"
78,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['3', '5', '10', '9', '4', '16', '6', '15', '12']","['11', '7']","['8', None]","['14', '13']"
78,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '10', '9', '4', '16', '6', '15', '12']","['11', '7']","['8', '3']","['14', '13']"
79,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '10', '9', '4', '16', '6', '15', '12', '8']","['11', '7']","[None, '3']","['14', '13']"
79,14 finished I/O → ready queue,io_to_ready,14,IO0,"['5', '10', '9', '4', '16', '6', '15', '12', '8', '14']","['11', '7']","[None, '3']","[None, '13']"
79,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '9', '4', '16', '6', '15', '12', '8', '14']","['11', '7']","['5', '3']","[None, '13']"
79,11 dispatched to IO0,dispatch_io,11,IO0,"['10', '9', '4', '16', '6', '15', '12', '8', '14']",['7'],"['5', '3']","['11', '13']"
80,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['10', '9', '4', '16', '6', '15', '12', '8', '14']","['7', '5']","[None, '3']","['11', '13']"
80,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['10', '9', '4', '16', '6', '15', '12', '8', '14', '3']","['7', '5']","[None, None]","['11', '13']"
80,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '4', '16', '6', '15', '12', '8', '14', '3']","['7', '5']","['10', None]","['11', '13']"
80,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '16', '6', '15', '12', '8', '14', '3']","['7', '5']","['10', '9']","['11', '13']"
81,17 added to ready queue,enqueue,17,,"['4', '16', '6', '15', '12', '8', '14', '3', '17']","['7', '5']","['10', '9']","['11', '13']"
82,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['4', '16', '6', '15', '12', '8', '14', '3', '17', '10']","['7', '5']","[None, '9']","['11', '13']"
82,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '16', '6', '15', '12', '8', '14', '3', '17', '10', '9']","['7', '5']","[None, None]","['11', '13']"
82,13 finished I/O → ready queue,io_to_ready,13,IO1,"['4', '16', '6', '15', '12', '8', '14', '3', '17', '10', '9', '13']","['7', '5']","[None, None]","['11', None]"
82,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['16', '6', '15', '12', '8', '14', '3', '17', '10', '9', '13']","['7', '5']","['4', None]","['11', None]"
82,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '15', '12', '8', '14', '3', '17', '10', '9', '13']","['7', '5']","['4', '16']","['11', None]"
82,7 dispatched to IO1,dispatch_io,7,IO1,"['6', '15', '12', '8', '14', '3', '17', '10', '9', '13']",['5'],"['4', '16']","['11', '7']"
83,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['6', '15', '12', '8', '14', '3', '17', '10', '9', '13', '4']",['5'],"[None, '16']","['11', '7']"
83,11 finished I/O → ready queue,io_to_ready,11,IO0,"['6', '15', '12', '8', '14', '3', '17', '10', '9', '13', '4', '11']",['5'],"[None, '16']","[None, '7']"
83,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['15', '12', '8', '14', '3', '17', '10', '9', '13', '4', '11']",['5'],"['6', '16']","[None, '7']"
83,5 dispatched to IO0,dispatch_io,5,IO0,"['15', '12', '8', '14', '3', '17', '10', '9', '13', '4', '11']",[],"['6', '16']","['5', '7']"
84,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['15', '12', '8', '14', '3', '17', '10', '9', '13', '4', '11', '16']",[],"['6', None]","['5', '7']"
84,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '8', '14', '3', '17', '10', '9', '13', '4', '11', '16']",[],"['6', '15']","['5', '7']"
85,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['12', '8', '14', '3', '17', '10', '9', '13', '4', '11', '16', '6']",[],"[None, '15']","['5', '7']"
85,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['12', '8', '14', '3', '17', '10', '9', '13', '4', '11', '16', '6', '15']",[],"[None, None]","['5', '7']"
85,7 finished I/O → ready queue,io_to_ready,7,IO1,"['12', '8', '14', '3', '17', '10', '9', '13', '4', '11', '16', '6', '15', '7']",[],"[None, None]","['5', None]"
85,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['8', '14', '3', '17', '10', '9', '13', '4', '11', '16', '6', '15', '7']",[],"['12', None]","['5', None]"
85,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['14', '3', '17', '10', '9', '13', '4', '11', '16', '6', '15', '7']",[],"['12', '8']","['5', None]"
87,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '3', '17', '10', '9', '13', '4', '11', '16', '6', '15', '7', '12']",[],"[None, '8']","['5', None]"
87,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['14', '3', '17', '10', '9', '13', '4', '11', '16', '6', '15', '7', '12', '8']",[],"[None, None]","['5', None]"
87,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['3', '17', '10', '9', '13', '4', '11', '16', '6', '15', '7', '12', '8']",[],"['14', None]","['5', None]"
87,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['17', '10', '9', '13', '4', '11', '16', '6', '15', '7', '12', '8']",[],"['14', '3']","['5', None]"
89,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['17', '10', '9', '13', '4', '11', '16', '6', '15', '7', '12', '8', '14']",[],"[None, '3']","['5', None]"
89,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['17', '10', '9', '13', '4', '11', '16', '6', '15', '7', '12', '8', '14', '3']",[],"[None, None]","['5', None]"
89,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['10', '9', '13', '4', '11', '16', '6', '15', '7', '12', '8', '14', '3']",[],"['17', None]","['5', None]"
89,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['9', '13', '4', '11', '16', '6', '15', '7', '12', '8', '14', '3']",[],"['17', '10']","['5', None]"
90,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['9', '13', '4', '11', '16', '6', '15', '7', '12', '8', '14', '3', '10']",[],"['17', None]","['5', None]"
90,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '4', '11', '16', '6', '15', '7', '12', '8', '14', '3', '10']",[],"['17', '9']","['5', None]"
91,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '4', '11', '16', '6', '15', '7', '12', '8', '14', '3', '10', '17']",[],"[None, '9']","['5', None]"
91,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['13', '4', '11', '16', '6', '15', '7', '12', '8', '14', '3', '10', '17']",['9'],"[None, None]","['5', None]"
91,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['4', '11', '16', '6', '15', '7', '12', '8', '14', '3', '10', '17']",['9'],"['13', None]","['5', None]"
91,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['11', '16', '6', '15', '7', '12', '8', '14', '3', '10', '17']",['9'],"['13', '4']","['5', None]"
91,9 dispatched to IO1,dispatch_io,9,IO1,"['11', '16', '6', '15', '7', '12', '8', '14', '3', '10', '17']",[],"['13', '4']","['5', '9']"
93,18 added to ready queue,enqueue,18,,"['11', '16', '6', '15', '7', '12', '8', '14', '3', '10', '17', '18']",[],"['13', '4']","['5', '9']"
93,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '16', '6', '15', '7', '12', '8', '14', '3', '10', '17', '18', '13']",[],"[None, '4']","['5', '9']"
93,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['11', '16', '6', '15', '7', '12', '8', '14', '3', '10', '17', '18', '13', '4']",[],"[None, None]","['5', '9']"
93,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['16', '6', '15', '7', '12', '8', '14', '3', '10', '17', '18', '13', '4']",[],"['11', None]","['5', '9']"
93,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '15', '7', '12', '8', '14', '3', '10', '17', '18', '13', '4']",[],"['11', '16']","['5', '9']"
94,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['6', '15', '7', '12', '8', '14', '3', '10', '17', '18', '13', '4', '16']",[],"['11', None]","['5', '9']"
94,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['15', '7', '12', '8', '14', '3', '10', '17', '18', '13', '4', '16']",[],"['11', '6']","['5', '9']"
95,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '7', '12', '8', '14', '3', '10', '17', '18', '13', '4', '16', '11']",[],"[None, '6']","['5', '9']"
95,6 finished all bursts,finished,6,CPU1,"['15', '7', '12', '8', '14', '3', '10', '17', '18', '13', '4', '16', '11']",[],"[None, None]","['5', '9']"
95,9 finished I/O → ready queue,io_to_ready,9,IO1,"['15', '7', '12', '8', '14', '3', '10', '17', '18', '13', '4', '16', '11', '9']",[],"[None, None]","['5', None]"
95,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '12', '8', '14', '3', '10', '17', '18', '13', '4', '16', '11', '9']",[],"['15', None]","['5', None]"
95,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['12', '8', '14', '3', '10', '17', '18', '13', '4', '16', '11', '9']",[],"['15', '7']","['5', None]"
97,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '8', '14', '3', '10', '17', '18', '13', '4', '16', '11', '9', '15']",[],"[None, '7']","['5', None]"
97,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['12', '8', '14', '3', '10', '17', '18', '13', '4', '16', '11', '9', '15', '7']",[],"[None, None]","['5', None]"
97,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['8', '14', '3', '10', '17', '18', '13', '4', '16', '11', '9', '15', '7']",[],"['12', None]","['5', None]"
97,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['14', '3', '10', '17', '18', '13', '4', '16', '11', '9', '15', '7']",[],"['12', '8']","['5', None]"
98,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['14', '3', '10', '17', '18', '13', '4', '16', '11', '9', '15', '7', '12']",[],"[None, '8']","['5', None]"
98,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['3', '10', '17', '18', '13', '4', '16', '11', '9', '15', '7', '12']",[],"['14', '8']","['5', None]"
99,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['3', '10', '17', '18', '13', '4', '16', '11', '9', '15', '7', '12', '14']",[],"[None, '8']","['5', None]"
99,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '10', '17', '18', '13', '4', '16', '11', '9', '15', '7', '12', '14', '8']",[],"[None, None]","['5', None]"
99,5 finished I/O → ready queue,io_to_ready,5,IO0,"['3', '10', '17', '18', '13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5']",[],"[None, None]","[None, None]"
99,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '17', '18', '13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5']",[],"['3', None]","[None, None]"
99,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['17', '18', '13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5']",[],"['3', '10']","[None, None]"
100,19 added to ready queue,enqueue,19,,"['17', '18', '13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19']",[],"['3', '10']","[None, None]"
101,20 added to ready queue,enqueue,20,,"['17', '18', '13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20']",[],"['3', '10']","[None, None]"
101,21 added to ready queue,enqueue,21,,"['17', '18', '13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21']",[],"['3', '10']","[None, None]"
101,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['17', '18', '13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3']",[],"[None, '10']","[None, None]"
101,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['17', '18', '13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10']",[],"[None, None]","[None, None]"
101,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10']",[],"['17', None]","[None, None]"
101,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10']",[],"['17', '18']","[None, None]"
102,22 added to ready queue,enqueue,22,,"['13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22']",[],"['17', '18']","[None, None]"
102,23 added to ready queue,enqueue,23,,"['13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23']",[],"['17', '18']","[None, None]"
102,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['13', '4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23']",['17'],"[None, '18']","[None, None]"
102,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23']",['17'],"['13', '18']","[None, None]"
102,17 dispatched to IO0,dispatch_io,17,IO0,"['4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23']",[],"['13', '18']","['17', None]"
103,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['4', '16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18']",[],"['13', None]","['17', None]"
103,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18']",[],"['13', '4']","['17', None]"
104,24 added to ready queue,enqueue,24,,"['16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24']",[],"['13', '4']","['17', None]"
104,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24']",['13'],"[None, '4']","['17', None]"
104,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['16', '11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24']","['13', '4']","[None, None]","['17', None]"
104,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['11', '9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24']","['13', '4']","['16', None]","['17', None]"
104,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24']","['13', '4']","['16', '11']","['17', None]"
104,13 dispatched to IO1,dispatch_io,13,IO1,"['9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24']",['4'],"['16', '11']","['17', '13']"
106,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16']",['4'],"[None, '11']","['17', '13']"
106,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['9', '15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11']",['4'],"[None, None]","['17', '13']"
106,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['15', '7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11']",['4'],"['9', None]","['17', '13']"
106,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11']",['4'],"['9', '15']","['17', '13']"
107,17 finished I/O → ready queue,io_to_ready,17,IO0,"['7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17']",['4'],"['9', '15']","[None, '13']"
107,4 dispatched to IO0,dispatch_io,4,IO0,"['7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17']",[],"['9', '15']","['4', '13']"
108,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9']",[],"[None, '15']","['4', '13']"
108,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['7', '12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15']",[],"[None, None]","['4', '13']"
108,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['12', '14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15']",[],"['7', None]","['4', '13']"
108,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15']",[],"['7', '12']","['4', '13']"
109,13 finished I/O → ready queue,io_to_ready,13,IO1,"['14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13']",[],"['7', '12']","['4', None]"
110,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7']",[],"[None, '12']","['4', None]"
110,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12']",[],"[None, None]","['4', None]"
110,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12']",[],"['14', None]","['4', None]"
110,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12']",[],"['14', '8']","['4', None]"
112,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14']",[],"[None, '8']","['4', None]"
112,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8']",[],"[None, None]","['4', None]"
112,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8']",[],"['5', None]","['4', None]"
112,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8']",[],"['5', '19']","['4', None]"
113,4 finished I/O → ready queue,io_to_ready,4,IO0,"['20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4']",[],"['5', '19']","[None, None]"
114,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5']",[],"[None, '19']","[None, None]"
114,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19']",[],"[None, None]","[None, None]"
114,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19']",[],"['20', None]","[None, None]"
114,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19']",[],"['20', '21']","[None, None]"
115,25 added to ready queue,enqueue,25,,"['3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25']",[],"['20', '21']","[None, None]"
116,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20']",[],"[None, '21']","[None, None]"
116,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['3', '10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21']",[],"[None, None]","[None, None]"
116,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21']",[],"['3', None]","[None, None]"
116,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21']",[],"['3', '10']","[None, None]"
117,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3']",[],"[None, '10']","[None, None]"
117,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['22', '23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3']",['10'],"[None, None]","[None, None]"
117,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3']",['10'],"['22', None]","[None, None]"
117,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3']",['10'],"['22', '23']","[None, None]"
117,10 dispatched to IO0,dispatch_io,10,IO0,"['18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3']",[],"['22', '23']","['10', None]"
119,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22']",[],"[None, '23']","['10', None]"
119,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23']",[],"[None, None]","['10', None]"
119,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23']",[],"['18', None]","['10', None]"
119,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23']",[],"['18', '24']","['10', None]"
121,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18']",[],"[None, '24']","['10', None]"
121,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24']",[],"[None, None]","['10', None]"
121,10 finished I/O → ready queue,io_to_ready,10,IO0,"['16', '11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10']",[],"[None, None]","[None, None]"
121,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['11', '17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10']",[],"['16', None]","[None, None]"
121,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10']",[],"['16', '11']","[None, None]"
122,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['17', '9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10']",['16'],"[None, '11']","[None, None]"
122,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10']",['16'],"['17', '11']","[None, None]"
122,16 dispatched to IO0,dispatch_io,16,IO0,"['9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10']",[],"['17', '11']","['16', None]"
123,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['9', '15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11']",[],"['17', None]","['16', None]"
123,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11']",[],"['17', '9']","['16', None]"
124,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['15', '13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17']",[],"[None, '9']","['16', None]"
124,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17']",[],"['15', '9']","['16', None]"
125,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['13', '7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17']",['9'],"['15', None]","['16', None]"
125,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17']",['9'],"['15', '13']","['16', None]"
125,9 dispatched to IO1,dispatch_io,9,IO1,"['7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17']",[],"['15', '13']","['16', '9']"
126,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15']",[],"[None, '13']","['16', '9']"
126,16 finished I/O → ready queue,io_to_ready,16,IO0,"['7', '12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16']",[],"[None, '13']","[None, '9']"
126,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16']",[],"['7', '13']","[None, '9']"
127,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7']",[],"[None, '13']","[None, '9']"
127,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13']",[],"[None, None]","[None, '9']"
127,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13']",[],"['12', None]","[None, '9']"
127,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13']",[],"['12', '14']","[None, '9']"
128,9 finished I/O → ready queue,io_to_ready,9,IO1,"['8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9']",[],"['12', '14']","[None, None]"
129,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12']",[],"[None, '14']","[None, None]"
129,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['8', '4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14']",[],"[None, None]","[None, None]"
129,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14']",[],"['8', None]","[None, None]"
129,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14']",[],"['8', '4']","[None, None]"
130,26 added to ready queue,enqueue,26,,"['5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26']",[],"['8', '4']","[None, None]"
131,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8']",[],"[None, '4']","[None, None]"
131,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4']",[],"[None, None]","[None, None]"
131,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4']",[],"['5', None]","[None, None]"
131,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4']",[],"['5', '19']","[None, None]"
132,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['25', '20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4']",['19'],"['5', None]","[None, None]"
132,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4']",['19'],"['5', '25']","[None, None]"
132,19 dispatched to IO0,dispatch_io,19,IO0,"['20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4']",[],"['5', '25']","['19', None]"
133,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['20', '21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5']",[],"[None, '25']","['19', None]"
133,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5']",[],"['20', '25']","['19', None]"
134,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['21', '3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25']",[],"['20', None]","['19', None]"
134,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25']",[],"['20', '21']","['19', None]"
135,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['3', '22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25']",['20'],"[None, '21']","['19', None]"
135,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25']",['20'],"['3', '21']","['19', None]"
135,20 dispatched to IO1,dispatch_io,20,IO1,"['22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25']",[],"['3', '21']","['19', '20']"
136,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21']",[],"['3', None]","['19', '20']"
136,19 finished I/O → ready queue,io_to_ready,19,IO0,"['22', '23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19']",[],"['3', None]","[None, '20']"
136,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19']",[],"['3', '22']","[None, '20']"
137,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['23', '18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3']",[],"[None, '22']","[None, '20']"
137,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3']",[],"['23', '22']","[None, '20']"
138,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3']",['23'],"[None, '22']","[None, '20']"
138,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['18', '24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22']",['23'],"[None, None]","[None, '20']"
138,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22']",['23'],"['18', None]","[None, '20']"
138,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22']",['23'],"['18', '24']","[None, '20']"
138,23 dispatched to IO0,dispatch_io,23,IO0,"['10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22']",[],"['18', '24']","['23', '20']"
139,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18']",[],"[None, '24']","['23', '20']"
139,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['10', '11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24']",[],"[None, None]","['23', '20']"
139,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24']",[],"['10', None]","['23', '20']"
139,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24']",[],"['10', '11']","['23', '20']"
140,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24']",['11'],"['10', None]","['23', '20']"
140,20 finished I/O → ready queue,io_to_ready,20,IO1,"['17', '15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20']",['11'],"['10', None]","['23', None]"
140,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20']",['11'],"['10', '17']","['23', None]"
140,11 dispatched to IO1,dispatch_io,11,IO1,"['15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20']",[],"['10', '17']","['23', '11']"
141,27 added to ready queue,enqueue,27,,"['15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27']",[],"['10', '17']","['23', '11']"
141,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10']",[],"[None, '17']","['23', '11']"
141,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10']",[],"['15', '17']","['23', '11']"
142,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['16', '7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17']",[],"['15', None]","['23', '11']"
142,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17']",[],"['15', '16']","['23', '11']"
143,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['7', '13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15']",[],"[None, '16']","['23', '11']"
143,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15']",[],"['7', '16']","['23', '11']"
144,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['13', '9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15']",['16'],"['7', None]","['23', '11']"
144,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15']",['16'],"['7', '13']","['23', '11']"
145,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['9', '12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7']",['16'],"[None, '13']","['23', '11']"
145,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7']",['16'],"['9', '13']","['23', '11']"
146,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13']",['16'],"['9', None]","['23', '11']"
146,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13']",['16'],"['9', '12']","['23', '11']"
147,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9']",['16'],"[None, '12']","['23', '11']"
147,11 finished I/O → ready queue,io_to_ready,11,IO1,"['14', '26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11']",['16'],"[None, '12']","['23', None]"
147,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11']",['16'],"['14', '12']","['23', None]"
147,16 dispatched to IO1,dispatch_io,16,IO1,"['26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11']",[],"['14', '12']","['23', '16']"
148,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['26', '8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12']",[],"['14', None]","['23', '16']"
148,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12']",[],"['14', '26']","['23', '16']"
149,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['8', '4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14']",[],"[None, '26']","['23', '16']"
149,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14']",[],"['8', '26']","['23', '16']"
150,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8']",[],"[None, '26']","['23', '16']"
150,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['4', '5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26']",[],"[None, None]","['23', '16']"
150,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26']",[],"['4', None]","['23', '16']"
150,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26']",[],"['4', '5']","['23', '16']"
152,4 finished all bursts,finished,4,CPU0,"['25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26']",[],"[None, '5']","['23', '16']"
152,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5']",[],"[None, None]","['23', '16']"
152,16 finished I/O → ready queue,io_to_ready,16,IO1,"['25', '21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16']",[],"[None, None]","['23', None]"
152,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16']",[],"['25', None]","['23', None]"
152,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16']",[],"['25', '21']","['23', None]"
153,28 added to ready queue,enqueue,28,,"['19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28']",[],"['25', '21']","['23', None]"
154,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28']",['25'],"[None, '21']","['23', None]"
154,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21']",['25'],"[None, None]","['23', None]"
154,23 finished I/O → ready queue,io_to_ready,23,IO0,"['19', '3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23']",['25'],"[None, None]","[None, None]"
154,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['3', '22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23']",['25'],"['19', None]","[None, None]"
154,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23']",['25'],"['19', '3']","[None, None]"
154,25 dispatched to IO0,dispatch_io,25,IO0,"['22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23']",[],"['19', '3']","['25', None]"
156,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19']",[],"[None, '3']","['25', None]"
156,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['22', '18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3']",[],"[None, None]","['25', None]"
156,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['18', '24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3']",[],"['22', None]","['25', None]"
156,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3']",[],"['22', '18']","['25', None]"
158,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22']",[],"[None, '18']","['25', None]"
158,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18']",[],"[None, None]","['25', None]"
158,25 finished I/O → ready queue,io_to_ready,25,IO0,"['24', '20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25']",[],"[None, None]","[None, None]"
158,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['20', '27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25']",[],"['24', None]","[None, None]"
158,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25']",[],"['24', '20']","[None, None]"
160,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24']",[],"[None, '20']","[None, None]"
160,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['27', '10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24']",['20'],"[None, None]","[None, None]"
160,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['10', '17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24']",['20'],"['27', None]","[None, None]"
160,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24']",['20'],"['27', '10']","[None, None]"
160,20 dispatched to IO0,dispatch_io,20,IO0,"['17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24']",[],"['27', '10']","['20', None]"
161,10 finished all bursts,finished,10,CPU1,"['17', '15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24']",[],"['27', None]","['20', None]"
161,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24']",[],"['27', '17']","['20', None]"
162,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24']",['27'],"[None, '17']","['20', None]"
162,20 finished I/O → ready queue,io_to_ready,20,IO0,"['15', '7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20']",['27'],"[None, '17']","[None, None]"
162,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20']",['27'],"['15', '17']","[None, None]"
162,27 dispatched to IO0,dispatch_io,27,IO0,"['7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20']",[],"['15', '17']","['27', None]"
163,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['7', '13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17']",[],"['15', None]","['27', None]"
163,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17']",[],"['15', '7']","['27', None]"
164,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15']",[],"[None, '7']","['27', None]"
164,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15']",[],"['13', '7']","['27', None]"
165,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13']",[],"[None, '7']","['27', None]"
165,7 finished all bursts,finished,7,CPU1,"['9', '11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13']",[],"[None, None]","['27', None]"
165,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['11', '12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13']",[],"['9', None]","['27', None]"
165,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13']",[],"['9', '11']","['27', None]"
166,27 finished I/O → ready queue,io_to_ready,27,IO0,"['12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27']",[],"['9', '11']","[None, None]"
167,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9']",[],"[None, '11']","[None, None]"
167,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11']",[],"[None, None]","[None, None]"
167,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11']",[],"['12', None]","[None, None]"
167,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11']",[],"['12', '14']","[None, None]"
169,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12']",[],"[None, '14']","[None, None]"
169,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14']",[],"[None, None]","[None, None]"
169,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['26', '5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14']",[],"['8', None]","[None, None]"
169,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14']",[],"['8', '26']","[None, None]"
170,29 added to ready queue,enqueue,29,,"['5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29']",[],"['8', '26']","[None, None]"
171,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8']",[],"[None, '26']","[None, None]"
171,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['5', '16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26']",[],"[None, None]","[None, None]"
171,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['16', '28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26']",[],"['5', None]","[None, None]"
171,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26']",[],"['5', '16']","[None, None]"
173,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5']",[],"[None, '16']","[None, None]"
173,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['28', '21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16']",[],"[None, None]","[None, None]"
173,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['21', '23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16']",[],"['28', None]","[None, None]"
173,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16']",[],"['28', '21']","[None, None]"
175,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28']",[],"[None, '21']","[None, None]"
175,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['23', '19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21']",[],"[None, None]","[None, None]"
175,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21']",[],"['23', None]","[None, None]"
175,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21']",[],"['23', '19']","[None, None]"
177,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23']",[],"[None, '19']","[None, None]"
177,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['3', '22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19']",[],"[None, None]","[None, None]"
177,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19']",[],"['3', None]","[None, None]"
177,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19']",[],"['3', '22']","[None, None]"
179,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3']",[],"[None, '22']","[None, None]"
179,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['18', '25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22']",[],"[None, None]","[None, None]"
179,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22']",[],"['18', None]","[None, None]"
179,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22']",[],"['18', '25']","[None, None]"
181,30 added to ready queue,enqueue,30,,"['24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30']",[],"['18', '25']","[None, None]"
181,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18']",[],"[None, '25']","[None, None]"
181,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['24', '20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25']",[],"[None, None]","[None, None]"
181,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['20', '17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25']",[],"['24', None]","[None, None]"
181,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25']",[],"['24', '20']","[None, None]"
182,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['17', '15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25']",['24'],"[None, '20']","[None, None]"
182,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25']",['24'],"['17', '20']","[None, None]"
182,24 dispatched to IO0,dispatch_io,24,IO0,"['15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25']",[],"['17', '20']","['24', None]"
183,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17']",[],"[None, '20']","['24', None]"
183,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['15', '13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20']",[],"[None, None]","['24', None]"
183,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20']",[],"['15', None]","['24', None]"
183,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20']",[],"['15', '13']","['24', None]"
185,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20']",['15'],"[None, '13']","['24', None]"
185,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['27', '9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13']",['15'],"[None, None]","['24', None]"
185,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['9', '11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13']",['15'],"['27', None]","['24', None]"
185,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13']",['15'],"['27', '9']","['24', None]"
185,15 dispatched to IO1,dispatch_io,15,IO1,"['11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13']",[],"['27', '9']","['24', '15']"
186,9 finished all bursts,finished,9,CPU1,"['11', '12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13']",[],"['27', None]","['24', '15']"
186,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13']",[],"['27', '11']","['24', '15']"
187,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27']",[],"[None, '11']","['24', '15']"
187,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27']",['11'],"[None, None]","['24', '15']"
187,24 finished I/O → ready queue,io_to_ready,24,IO0,"['12', '14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24']",['11'],"[None, None]","[None, '15']"
187,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24']",['11'],"['12', None]","[None, '15']"
187,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24']",['11'],"['12', '14']","[None, '15']"
187,11 dispatched to IO0,dispatch_io,11,IO0,"['29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24']",[],"['12', '14']","['11', '15']"
189,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12']",[],"[None, '14']","['11', '15']"
189,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['29', '8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14']",[],"[None, None]","['11', '15']"
189,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['8', '26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14']",[],"['29', None]","['11', '15']"
189,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14']",[],"['29', '8']","['11', '15']"
191,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29']",[],"[None, '8']","['11', '15']"
191,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['26', '5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8']",[],"[None, None]","['11', '15']"
191,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['5', '16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8']",[],"['26', None]","['11', '15']"
191,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8']",[],"['26', '5']","['11', '15']"
192,26 finished CPU → ready queue,cpu_to_ready,26,CPU0,"['16', '28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26']",[],"[None, '5']","['11', '15']"
192,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26']",[],"['16', '5']","['11', '15']"
193,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26']",['16'],"[None, '5']","['11', '15']"
193,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['28', '21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5']",['16'],"[None, None]","['11', '15']"
193,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['21', '23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5']",['16'],"['28', None]","['11', '15']"
193,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5']",['16'],"['28', '21']","['11', '15']"
194,31 added to ready queue,enqueue,31,,"['23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31']",['16'],"['28', '21']","['11', '15']"
195,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28']",['16'],"[None, '21']","['11', '15']"
195,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['23', '19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21']",['16'],"[None, None]","['11', '15']"
195,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21']",['16'],"['23', None]","['11', '15']"
195,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21']",['16'],"['23', '19']","['11', '15']"
197,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23']",['16'],"[None, '19']","['11', '15']"
197,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['3', '22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19']",['16'],"[None, None]","['11', '15']"
197,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19']",['16'],"['3', None]","['11', '15']"
197,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19']",['16'],"['3', '22']","['11', '15']"
198,11 finished I/O → ready queue,io_to_ready,11,IO0,"['30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11']",['16'],"['3', '22']","[None, '15']"
198,16 dispatched to IO0,dispatch_io,16,IO0,"['30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11']",[],"['3', '22']","['16', '15']"
199,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3']",[],"[None, '22']","['16', '15']"
199,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['30', '18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22']",[],"[None, None]","['16', '15']"
199,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['18', '25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22']",[],"['30', None]","['16', '15']"
199,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22']",[],"['30', '18']","['16', '15']"
200,16 finished I/O → ready queue,io_to_ready,16,IO0,"['25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16']",[],"['30', '18']","[None, '15']"
201,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30']",[],"[None, '18']","[None, '15']"
201,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['25', '17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18']",[],"[None, None]","[None, '15']"
201,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18']",[],"['25', None]","[None, '15']"
201,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18']",[],"['25', '17']","[None, '15']"
203,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18']",['25'],"[None, '17']","[None, '15']"
203,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17']",['25'],"[None, None]","[None, '15']"
203,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['13', '27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17']",['25'],"['20', None]","[None, '15']"
203,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17']",['25'],"['20', '13']","[None, '15']"
203,25 dispatched to IO0,dispatch_io,25,IO0,"['27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17']",[],"['20', '13']","['25', '15']"
204,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20']",[],"[None, '13']","['25', '15']"
204,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['27', '24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20']",['13'],"[None, None]","['25', '15']"
204,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['24', '12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20']",['13'],"['27', None]","['25', '15']"
204,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20']",['13'],"['27', '24']","['25', '15']"
206,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27']",['13'],"[None, '24']","['25', '15']"
206,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24']",['13'],"[None, None]","['25', '15']"
206,25 finished I/O → ready queue,io_to_ready,25,IO0,"['12', '14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25']",['13'],"[None, None]","[None, '15']"
206,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25']",['13'],"['12', None]","[None, '15']"
206,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25']",['13'],"['12', '14']","[None, '15']"
206,13 dispatched to IO0,dispatch_io,13,IO0,"['29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25']",[],"['12', '14']","['13', '15']"
207,32 added to ready queue,enqueue,32,,"['29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32']",[],"['12', '14']","['13', '15']"
207,15 finished I/O → ready queue,io_to_ready,15,IO1,"['29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15']",[],"['12', '14']","['13', None]"
208,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12']",[],"[None, '14']","['13', None]"
208,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14']",[],"[None, None]","['13', None]"
208,13 finished I/O → ready queue,io_to_ready,13,IO0,"['29', '8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13']",[],"[None, None]","[None, None]"
208,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['8', '26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13']",[],"['29', None]","[None, None]"
208,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13']",[],"['29', '8']","[None, None]"
210,29 finished CPU → wait queue,cpu_to_io,29,CPU0,"['26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13']",['29'],"[None, '8']","[None, None]"
210,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['26', '5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8']",['29'],"[None, None]","[None, None]"
210,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['5', '31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8']",['29'],"['26', None]","[None, None]"
210,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8']",['29'],"['26', '5']","[None, None]"
210,29 dispatched to IO0,dispatch_io,29,IO0,"['31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8']",[],"['26', '5']","['29', None]"
212,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8']",['26'],"[None, '5']","['29', None]"
212,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['31', '28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8']","['26', '5']","[None, None]","['29', None]"
212,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['28', '21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8']","['26', '5']","['31', None]","['29', None]"
212,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8']","['26', '5']","['31', '28']","['29', None]"
212,26 dispatched to IO1,dispatch_io,26,IO1,"['21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8']",['5'],"['31', '28']","['29', '26']"
213,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8']","['5', '28']","['31', None]","['29', '26']"
213,29 finished I/O → ready queue,io_to_ready,29,IO0,"['21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29']","['5', '28']","['31', None]","[None, '26']"
213,26 finished I/O → ready queue,io_to_ready,26,IO1,"['21', '23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26']","['5', '28']","['31', None]","[None, None]"
213,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26']","['5', '28']","['31', '21']","[None, None]"
213,5 dispatched to IO0,dispatch_io,5,IO0,"['23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26']",['28'],"['31', '21']","['5', None]"
213,28 dispatched to IO1,dispatch_io,28,IO1,"['23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26']",[],"['31', '21']","['5', '28']"
214,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['23', '19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31']",[],"[None, '21']","['5', '28']"
214,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31']",[],"['23', '21']","['5', '28']"
215,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21']",[],"['23', None]","['5', '28']"
215,28 finished I/O → ready queue,io_to_ready,28,IO1,"['19', '11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28']",[],"['23', None]","['5', None]"
215,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28']",[],"['23', '19']","['5', None]"
216,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23']",[],"[None, '19']","['5', None]"
216,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['11', '3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23']",['19'],"[None, None]","['5', None]"
216,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['3', '22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23']",['19'],"['11', None]","['5', None]"
216,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23']",['19'],"['11', '3']","['5', None]"
216,19 dispatched to IO1,dispatch_io,19,IO1,"['22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23']",[],"['11', '3']","['5', '19']"
218,11 finished all bursts,finished,11,CPU0,"['22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23']",[],"[None, '3']","['5', '19']"
218,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['22', '16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3']",[],"[None, None]","['5', '19']"
218,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3']",[],"['22', None]","['5', '19']"
218,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3']",[],"['22', '16']","['5', '19']"
220,33 added to ready queue,enqueue,33,,"['30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33']",[],"['22', '16']","['5', '19']"
220,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22']",[],"[None, '16']","['5', '19']"
220,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['30', '18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16']",[],"[None, None]","['5', '19']"
220,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['18', '17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16']",[],"['30', None]","['5', '19']"
220,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16']",[],"['30', '18']","['5', '19']"
221,19 finished I/O → ready queue,io_to_ready,19,IO1,"['17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19']",[],"['30', '18']","['5', None]"
222,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,"['17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30']",[],"[None, '18']","['5', None]"
222,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['17', '20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30']",['18'],"[None, None]","['5', None]"
222,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['20', '27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30']",['18'],"['17', None]","['5', None]"
222,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30']",['18'],"['17', '20']","['5', None]"
222,18 dispatched to IO1,dispatch_io,18,IO1,"['27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30']",[],"['17', '20']","['5', '18']"
223,17 finished all bursts,finished,17,CPU0,"['27', '24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30']",[],"[None, '20']","['5', '18']"
223,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30']",[],"['27', '20']","['5', '18']"
224,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['24', '25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20']",[],"['27', None]","['5', '18']"
224,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20']",[],"['27', '24']","['5', '18']"
225,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27']",[],"[None, '24']","['5', '18']"
225,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['25', '32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24']",[],"[None, None]","['5', '18']"
225,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['32', '15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24']",[],"['25', None]","['5', '18']"
225,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24']",[],"['25', '32']","['5', '18']"
227,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25']",[],"[None, '32']","['5', '18']"
227,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['15', '12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32']",[],"[None, None]","['5', '18']"
227,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['12', '14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32']",[],"['15', None]","['5', '18']"
227,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32']",[],"['15', '12']","['5', '18']"
228,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['14', '13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12']",[],"['15', None]","['5', '18']"
228,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12']",[],"['15', '14']","['5', '18']"
229,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15']",[],"[None, '14']","['5', '18']"
229,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15']",[],"['13', '14']","['5', '18']"
230,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['8', '29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14']",[],"['13', None]","['5', '18']"
230,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14']",[],"['13', '8']","['5', '18']"
231,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['29', '26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13']",[],"[None, '8']","['5', '18']"
231,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13']",[],"['29', '8']","['5', '18']"
232,34 added to ready queue,enqueue,34,,"['26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34']",[],"['29', '8']","['5', '18']"
232,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['26', '31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8']",[],"['29', None]","['5', '18']"
232,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8']",[],"['29', '26']","['5', '18']"
233,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['31', '21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29']",[],"[None, '26']","['5', '18']"
233,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29']",[],"['31', '26']","['5', '18']"
234,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['21', '28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26']",[],"['31', None]","['5', '18']"
234,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26']",[],"['31', '21']","['5', '18']"
235,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26']",['31'],"[None, '21']","['5', '18']"
235,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['28', '23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21']",['31'],"[None, None]","['5', '18']"
235,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['23', '3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21']",['31'],"['28', None]","['5', '18']"
235,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21']",['31'],"['28', '23']","['5', '18']"
236,5 finished I/O → ready queue,io_to_ready,5,IO0,"['3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5']",['31'],"['28', '23']","[None, '18']"
236,31 dispatched to IO0,dispatch_io,31,IO0,"['3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5']",[],"['28', '23']","['31', '18']"
237,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28']",[],"[None, '23']","['31', '18']"
237,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['3', '33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23']",[],"[None, None]","['31', '18']"
237,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['33', '22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23']",[],"['3', None]","['31', '18']"
237,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23']",[],"['3', '33']","['31', '18']"
239,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3']",[],"[None, '33']","['31', '18']"
239,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['22', '16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3']",['33'],"[None, None]","['31', '18']"
239,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3']",['33'],"['22', None]","['31', '18']"
239,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3']",['33'],"['22', '16']","['31', '18']"
240,31 finished I/O → ready queue,io_to_ready,31,IO0,"['19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31']",['33'],"['22', '16']","[None, '18']"
240,33 dispatched to IO0,dispatch_io,33,IO0,"['19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31']",[],"['22', '16']","['33', '18']"
241,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22']",[],"[None, '16']","['33', '18']"
241,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['19', '30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22']",['16'],"[None, None]","['33', '18']"
241,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['30', '20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22']",['16'],"['19', None]","['33', '18']"
241,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22']",['16'],"['19', '30']","['33', '18']"
243,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19']",['16'],"[None, '30']","['33', '18']"
243,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['20', '27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30']",['16'],"[None, None]","['33', '18']"
243,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['27', '24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30']",['16'],"['20', None]","['33', '18']"
243,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30']",['16'],"['20', '27']","['33', '18']"
244,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['24', '25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30']","['16', '20']","[None, '27']","['33', '18']"
244,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30']","['16', '20']","['24', '27']","['33', '18']"
245,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30']","['16', '20', '24']","[None, '27']","['33', '18']"
245,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['25', '32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30']","['16', '20', '24', '27']","[None, None]","['33', '18']"
245,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['32', '12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30']","['16', '20', '24', '27']","['25', None]","['33', '18']"
245,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30']","['16', '20', '24', '27']","['25', '32']","['33', '18']"
246,33 finished I/O → ready queue,io_to_ready,33,IO0,"['12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33']","['16', '20', '24', '27']","['25', '32']","[None, '18']"
246,16 dispatched to IO0,dispatch_io,16,IO0,"['12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33']","['20', '24', '27']","['25', '32']","['16', '18']"
247,35 added to ready queue,enqueue,35,,"['12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35']","['20', '24', '27']","['25', '32']","['16', '18']"
247,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35']","['20', '24', '27', '25']","[None, '32']","['16', '18']"
247,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['12', '15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32']","['20', '24', '27', '25']","[None, None]","['16', '18']"
247,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32']","['20', '24', '27', '25']","['12', None]","['16', '18']"
247,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32']","['20', '24', '27', '25']","['12', '15']","['16', '18']"
248,18 finished I/O → ready queue,io_to_ready,18,IO1,"['14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18']","['20', '24', '27', '25']","['12', '15']","['16', None]"
248,20 dispatched to IO1,dispatch_io,20,IO1,"['14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18']","['24', '27', '25']","['12', '15']","['16', '20']"
249,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12']","['24', '27', '25']","[None, '15']","['16', '20']"
249,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['14', '13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15']","['24', '27', '25']","[None, None]","['16', '20']"
249,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15']","['24', '27', '25']","['14', None]","['16', '20']"
249,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15']","['24', '27', '25']","['14', '13']","['16', '20']"
251,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15']","['24', '27', '25', '14']","[None, '13']","['16', '20']"
251,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15']","['24', '27', '25', '14', '13']","[None, None]","['16', '20']"
251,16 finished I/O → ready queue,io_to_ready,16,IO0,"['34', '8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16']","['24', '27', '25', '14', '13']","[None, None]","[None, '20']"
251,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['8', '29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16']","['24', '27', '25', '14', '13']","['34', None]","[None, '20']"
251,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16']","['24', '27', '25', '14', '13']","['34', '8']","[None, '20']"
251,24 dispatched to IO0,dispatch_io,24,IO0,"['29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16']","['27', '25', '14', '13']","['34', '8']","['24', '20']"
252,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16']","['27', '25', '14', '13', '8']","['34', None]","['24', '20']"
252,24 finished I/O → ready queue,io_to_ready,24,IO0,"['29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24']","['27', '25', '14', '13', '8']","['34', None]","[None, '20']"
252,20 finished I/O → ready queue,io_to_ready,20,IO1,"['29', '26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20']","['27', '25', '14', '13', '8']","['34', None]","[None, None]"
252,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20']","['27', '25', '14', '13', '8']","['34', '29']","[None, None]"
252,27 dispatched to IO0,dispatch_io,27,IO0,"['26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20']","['25', '14', '13', '8']","['34', '29']","['27', None]"
252,25 dispatched to IO1,dispatch_io,25,IO1,"['26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20']","['14', '13', '8']","['34', '29']","['27', '25']"
253,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34']","['14', '13', '8']","[None, '29']","['27', '25']"
253,25 finished I/O → ready queue,io_to_ready,25,IO1,"['26', '21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25']","['14', '13', '8']","[None, '29']","['27', None]"
253,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25']","['14', '13', '8']","['26', '29']","['27', None]"
253,14 dispatched to IO1,dispatch_io,14,IO1,"['21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25']","['13', '8']","['26', '29']","['27', '14']"
254,26 finished CPU → ready queue,cpu_to_ready,26,CPU0,"['21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26']","['13', '8']","[None, '29']","['27', '14']"
254,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['21', '5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29']","['13', '8']","[None, None]","['27', '14']"
254,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29']","['13', '8']","['21', None]","['27', '14']"
254,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29']","['13', '8']","['21', '5']","['27', '14']"
256,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21']","['13', '8']","[None, '5']","['27', '14']"
256,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['28', '23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5']","['13', '8']","[None, None]","['27', '14']"
256,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['23', '3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5']","['13', '8']","['28', None]","['27', '14']"
256,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5']","['13', '8']","['28', '23']","['27', '14']"
257,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['3', '31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28']","['13', '8']","[None, '23']","['27', '14']"
257,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28']","['13', '8']","['3', '23']","['27', '14']"
258,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23']","['13', '8']","['3', None]","['27', '14']"
258,27 finished I/O → ready queue,io_to_ready,27,IO0,"['31', '22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27']","['13', '8']","['3', None]","[None, '14']"
258,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27']","['13', '8']","['3', '31']","[None, '14']"
258,13 dispatched to IO0,dispatch_io,13,IO0,"['22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27']",['8'],"['3', '31']","['13', '14']"
259,36 added to ready queue,enqueue,36,,"['22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36']",['8'],"['3', '31']","['13', '14']"
259,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['22', '19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3']",['8'],"[None, '31']","['13', '14']"
259,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3']",['8'],"['22', '31']","['13', '14']"
260,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['19', '30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31']",['8'],"['22', None]","['13', '14']"
260,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31']",['8'],"['22', '19']","['13', '14']"
261,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['30', '33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22']",['8'],"[None, '19']","['13', '14']"
261,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22']",['8'],"['30', '19']","['13', '14']"
262,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['33', '35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19']",['8'],"['30', None]","['13', '14']"
262,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19']",['8'],"['30', '33']","['13', '14']"
263,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19']","['8', '30']","[None, '33']","['13', '14']"
263,13 finished I/O → ready queue,io_to_ready,13,IO0,"['35', '32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13']","['8', '30']","[None, '33']","[None, '14']"
263,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13']","['8', '30']","['35', '33']","[None, '14']"
263,8 dispatched to IO0,dispatch_io,8,IO0,"['32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13']",['30'],"['35', '33']","['8', '14']"
264,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['32', '18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33']",['30'],"['35', None]","['8', '14']"
264,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33']",['30'],"['35', '32']","['8', '14']"
265,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['18', '12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35']",['30'],"[None, '32']","['8', '14']"
265,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35']",['30'],"['18', '32']","['8', '14']"
266,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['12', '15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32']",['30'],"['18', None]","['8', '14']"
266,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32']",['30'],"['18', '12']","['8', '14']"
267,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18']",['30'],"[None, '12']","['8', '14']"
267,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18']",['30'],"['15', '12']","['8', '14']"
268,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['16', '24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12']",['30'],"['15', None]","['8', '14']"
268,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12']",['30'],"['15', '16']","['8', '14']"
269,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15']",['30'],"[None, '16']","['8', '14']"
269,16 finished all bursts,finished,16,CPU1,"['24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15']",['30'],"[None, None]","['8', '14']"
269,14 finished I/O → ready queue,io_to_ready,14,IO1,"['24', '20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14']",['30'],"[None, None]","['8', None]"
269,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['20', '34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14']",['30'],"['24', None]","['8', None]"
269,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14']",['30'],"['24', '20']","['8', None]"
269,30 dispatched to IO1,dispatch_io,30,IO1,"['34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14']",[],"['24', '20']","['8', '30']"
270,20 finished all bursts,finished,20,CPU1,"['34', '25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14']",[],"['24', None]","['8', '30']"
270,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14']",[],"['24', '34']","['8', '30']"
271,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['25', '26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24']",[],"[None, '34']","['8', '30']"
271,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24']",[],"['25', '34']","['8', '30']"
272,37 added to ready queue,enqueue,37,,"['26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37']",[],"['25', '34']","['8', '30']"
272,34 finished CPU → wait queue,cpu_to_io,34,CPU1,"['26', '29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37']",['34'],"['25', None]","['8', '30']"
272,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37']",['34'],"['25', '26']","['8', '30']"
273,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37']","['34', '25']","[None, '26']","['8', '30']"
273,30 finished I/O → ready queue,io_to_ready,30,IO1,"['29', '21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30']","['34', '25']","[None, '26']","['8', None]"
273,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30']","['34', '25']","['29', '26']","['8', None]"
273,34 dispatched to IO1,dispatch_io,34,IO1,"['21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30']",['25'],"['29', '26']","['8', '34']"
274,29 finished CPU → wait queue,cpu_to_io,29,CPU0,"['21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30']","['25', '29']","[None, '26']","['8', '34']"
274,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['21', '5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26']","['25', '29']","[None, None]","['8', '34']"
274,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26']","['25', '29']","['21', None]","['8', '34']"
274,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26']","['25', '29']","['21', '5']","['8', '34']"
276,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21']","['25', '29']","[None, '5']","['8', '34']"
276,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5']","['25', '29']","[None, None]","['8', '34']"
276,8 finished I/O → ready queue,io_to_ready,8,IO0,"['28', '23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8']","['25', '29']","[None, None]","[None, '34']"
276,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['23', '27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8']","['25', '29']","['28', None]","[None, '34']"
276,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8']","['25', '29']","['28', '23']","[None, '34']"
276,25 dispatched to IO0,dispatch_io,25,IO0,"['27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8']",['29'],"['28', '23']","['25', '34']"
277,34 finished I/O → ready queue,io_to_ready,34,IO1,"['27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34']",['29'],"['28', '23']","['25', None]"
277,29 dispatched to IO1,dispatch_io,29,IO1,"['27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34']",[],"['28', '23']","['25', '29']"
278,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28']",[],"[None, '23']","['25', '29']"
278,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['27', '36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23']",[],"[None, None]","['25', '29']"
278,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['36', '3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23']",[],"['27', None]","['25', '29']"
278,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23']",[],"['27', '36']","['25', '29']"
279,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23']",['36'],"['27', None]","['25', '29']"
279,25 finished I/O → ready queue,io_to_ready,25,IO0,"['3', '31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25']",['36'],"['27', None]","[None, '29']"
279,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25']",['36'],"['27', '3']","[None, '29']"
279,36 dispatched to IO0,dispatch_io,36,IO0,"['31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25']",[],"['27', '3']","['36', '29']"
280,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['31', '22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27']",[],"[None, '3']","['36', '29']"
280,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27']",[],"['31', '3']","['36', '29']"
281,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27']",['31'],"[None, '3']","['36', '29']"
281,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['22', '19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3']",['31'],"[None, None]","['36', '29']"
281,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['19', '13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3']",['31'],"['22', None]","['36', '29']"
281,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3']",['31'],"['22', '19']","['36', '29']"
283,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22']",['31'],"[None, '19']","['36', '29']"
283,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19']",['31'],"[None, None]","['36', '29']"
283,29 finished I/O → ready queue,io_to_ready,29,IO1,"['13', '33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29']",['31'],"[None, None]","['36', None]"
283,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['33', '35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29']",['31'],"['13', None]","['36', None]"
283,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29']",['31'],"['13', '33']","['36', None]"
283,31 dispatched to IO1,dispatch_io,31,IO1,"['35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29']",[],"['13', '33']","['36', '31']"
284,36 finished I/O → ready queue,io_to_ready,36,IO0,"['35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36']",[],"['13', '33']","[None, '31']"
285,38 added to ready queue,enqueue,38,,"['35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38']",[],"['13', '33']","[None, '31']"
285,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13']",[],"[None, '33']","[None, '31']"
285,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['35', '32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33']",[],"[None, None]","[None, '31']"
285,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['32', '18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33']",[],"['35', None]","[None, '31']"
285,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33']",[],"['35', '32']","[None, '31']"
286,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,"['18', '12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35']",[],"[None, '32']","[None, '31']"
286,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35']",[],"['18', '32']","[None, '31']"
287,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32']",[],"['18', None]","[None, '31']"
287,31 finished I/O → ready queue,io_to_ready,31,IO1,"['12', '15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31']",[],"['18', None]","[None, None]"
287,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31']",[],"['18', '12']","[None, None]"
288,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18']",[],"[None, '12']","[None, None]"
288,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18']",[],"['15', '12']","[None, None]"
289,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12']",[],"['15', None]","[None, None]"
289,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12']",[],"['15', '14']","[None, None]"
290,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['24', '37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15']",[],"[None, '14']","[None, None]"
290,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15']",[],"['24', '14']","[None, None]"
291,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['37', '30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15']",['14'],"['24', None]","[None, None]"
291,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15']",['14'],"['24', '37']","[None, None]"
291,14 dispatched to IO0,dispatch_io,14,IO0,"['30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15']",[],"['24', '37']","['14', None]"
292,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['30', '26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15']",['24'],"[None, '37']","['14', None]"
292,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15']",['24'],"['30', '37']","['14', None]"
292,24 dispatched to IO1,dispatch_io,24,IO1,"['26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15']",[],"['30', '37']","['14', '24']"
293,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['26', '21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37']",[],"['30', None]","['14', '24']"
293,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37']",[],"['30', '26']","['14', '24']"
294,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['21', '5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30']",[],"[None, '26']","['14', '24']"
294,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30']",[],"['21', '26']","['14', '24']"
295,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['5', '8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26']",[],"['21', None]","['14', '24']"
295,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26']",[],"['21', '5']","['14', '24']"
296,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['8', '34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21']",[],"[None, '5']","['14', '24']"
296,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21']",[],"['8', '5']","['14', '24']"
297,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5']",[],"['8', None]","['14', '24']"
297,24 finished I/O → ready queue,io_to_ready,24,IO1,"['34', '28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24']",[],"['8', None]","['14', None]"
297,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24']",[],"['8', '34']","['14', None]"
298,39 added to ready queue,enqueue,39,,"['28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39']",[],"['8', '34']","['14', None]"
298,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['28', '23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8']",[],"[None, '34']","['14', None]"
298,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8']",[],"['28', '34']","['14', None]"
299,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['23', '25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34']",[],"['28', None]","['14', None]"
299,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34']",[],"['28', '23']","['14', None]"
300,28 finished CPU → wait queue,cpu_to_io,28,CPU0,"['25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34']",['28'],"[None, '23']","['14', None]"
300,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['25', '27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23']",['28'],"[None, None]","['14', None]"
300,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['27', '3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23']",['28'],"['25', None]","['14', None]"
300,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23']",['28'],"['25', '27']","['14', None]"
300,28 dispatched to IO1,dispatch_io,28,IO1,"['3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23']",[],"['25', '27']","['14', '28']"
301,28 finished I/O → ready queue,io_to_ready,28,IO1,"['3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28']",[],"['25', '27']","['14', None]"
302,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25']",[],"[None, '27']","['14', None]"
302,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['3', '22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27']",[],"[None, None]","['14', None]"
302,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27']",[],"['3', None]","['14', None]"
302,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27']",[],"['3', '22']","['14', None]"
304,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3']",[],"[None, '22']","['14', None]"
304,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22']",[],"[None, None]","['14', None]"
304,14 finished I/O → ready queue,io_to_ready,14,IO0,"['19', '29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14']",[],"[None, None]","[None, None]"
304,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['29', '36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14']",[],"['19', None]","[None, None]"
304,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14']",[],"['19', '29']","[None, None]"
305,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['36', '38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14']",['19'],"[None, '29']","[None, None]"
305,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14']",['19'],"['36', '29']","[None, None]"
305,19 dispatched to IO0,dispatch_io,19,IO0,"['38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14']",[],"['36', '29']","['19', None]"
306,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['38', '13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29']",[],"['36', None]","['19', None]"
306,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29']",[],"['36', '38']","['19', None]"
307,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['13', '33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36']",[],"[None, '38']","['19', None]"
307,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36']",[],"['13', '38']","['19', None]"
308,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36']",['13'],"[None, '38']","['19', None]"
308,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['33', '35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38']",['13'],"[None, None]","['19', None]"
308,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['35', '32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38']",['13'],"['33', None]","['19', None]"
308,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38']",['13'],"['33', '35']","['19', None]"
308,13 dispatched to IO1,dispatch_io,13,IO1,"['32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38']",[],"['33', '35']","['19', '13']"
309,40 added to ready queue,enqueue,40,,"['32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40']",[],"['33', '35']","['19', '13']"
310,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33']",[],"[None, '35']","['19', '13']"
310,35 finished CPU → wait queue,cpu_to_io,35,CPU1,"['32', '31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33']",['35'],"[None, None]","['19', '13']"
310,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['31', '18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33']",['35'],"['32', None]","['19', '13']"
310,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33']",['35'],"['32', '31']","['19', '13']"
311,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['18', '12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33']","['35', '32']","[None, '31']","['19', '13']"
311,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33']","['35', '32']","['18', '31']","['19', '13']"
312,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31']","['35', '32']","['18', None]","['19', '13']"
312,13 finished I/O → ready queue,io_to_ready,13,IO1,"['12', '15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13']","['35', '32']","['18', None]","['19', None]"
312,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13']","['35', '32']","['18', '12']","['19', None]"
312,35 dispatched to IO1,dispatch_io,35,IO1,"['15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13']",['32'],"['18', '12']","['19', '35']"
313,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18']",['32'],"[None, '12']","['19', '35']"
313,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['15', '37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12']",['32'],"[None, None]","['19', '35']"
313,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['37', '30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12']",['32'],"['15', None]","['19', '35']"
313,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12']",['32'],"['15', '37']","['19', '35']"
314,19 finished I/O → ready queue,io_to_ready,19,IO0,"['30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19']",['32'],"['15', '37']","[None, '35']"
314,32 dispatched to IO0,dispatch_io,32,IO0,"['30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19']",[],"['15', '37']","['32', '35']"
315,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15']",[],"[None, '37']","['32', '35']"
315,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['30', '26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37']",[],"[None, None]","['32', '35']"
315,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['26', '21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37']",[],"['30', None]","['32', '35']"
315,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37']",[],"['30', '26']","['32', '35']"
316,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['21', '5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37']",['26'],"['30', None]","['32', '35']"
316,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37']",['26'],"['30', '21']","['32', '35']"
317,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['5', '24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37']","['26', '30']","[None, '21']","['32', '35']"
317,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37']","['26', '30']","['5', '21']","['32', '35']"
318,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['24', '39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21']","['26', '30']","['5', None]","['32', '35']"
318,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21']","['26', '30']","['5', '24']","['32', '35']"
319,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5']","['26', '30']","[None, '24']","['32', '35']"
319,35 finished I/O → ready queue,io_to_ready,35,IO1,"['39', '8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35']","['26', '30']","[None, '24']","['32', None]"
319,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35']","['26', '30']","['39', '24']","['32', None]"
319,26 dispatched to IO1,dispatch_io,26,IO1,"['8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35']",['30'],"['39', '24']","['32', '26']"
320,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['8', '34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24']",['30'],"['39', None]","['32', '26']"
320,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24']",['30'],"['39', '8']","['32', '26']"
321,41 added to ready queue,enqueue,41,,"['34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41']",['30'],"['39', '8']","['32', '26']"
321,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['34', '23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39']",['30'],"[None, '8']","['32', '26']"
321,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39']",['30'],"['34', '8']","['32', '26']"
322,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['23', '28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8']",['30'],"['34', None]","['32', '26']"
322,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8']",['30'],"['34', '23']","['32', '26']"
323,34 finished CPU → ready queue,cpu_to_ready,34,CPU0,"['28', '25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34']",['30'],"[None, '23']","['32', '26']"
323,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34']",['30'],"['28', '23']","['32', '26']"
324,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['25', '27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23']",['30'],"['28', None]","['32', '26']"
324,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23']",['30'],"['28', '25']","['32', '26']"
325,28 finished CPU → wait queue,cpu_to_io,28,CPU0,"['27', '3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23']","['30', '28']","[None, '25']","['32', '26']"
325,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23']","['30', '28']","['27', '25']","['32', '26']"
326,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27']","['30', '28']","[None, '25']","['32', '26']"
326,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27']","['30', '28', '25']","[None, None]","['32', '26']"
326,26 finished I/O → ready queue,io_to_ready,26,IO1,"['3', '22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26']","['30', '28', '25']","[None, None]","['32', None]"
326,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26']","['30', '28', '25']","['3', None]","['32', None]"
326,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26']","['30', '28', '25']","['3', '22']","['32', None]"
326,30 dispatched to IO1,dispatch_io,30,IO1,"['14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26']","['28', '25']","['3', '22']","['32', '30']"
327,3 finished all bursts,finished,3,CPU0,"['14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26']","['28', '25']","[None, '22']","['32', '30']"
327,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22']","['28', '25']","[None, None]","['32', '30']"
327,30 finished I/O → ready queue,io_to_ready,30,IO1,"['14', '29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30']","['28', '25']","[None, None]","['32', None]"
327,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['29', '36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30']","['28', '25']","['14', None]","['32', None]"
327,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30']","['28', '25']","['14', '29']","['32', None]"
327,28 dispatched to IO1,dispatch_io,28,IO1,"['36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30']",['25'],"['14', '29']","['32', '28']"
328,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['36', '38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30']","['25', '29']","['14', None]","['32', '28']"
328,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30']","['25', '29']","['14', '36']","['32', '28']"
329,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['38', '40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14']","['25', '29']","[None, '36']","['32', '28']"
329,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14']","['25', '29']","['38', '36']","['32', '28']"
330,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['40', '33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36']","['25', '29']","['38', None]","['32', '28']"
330,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36']","['25', '29']","['38', '40']","['32', '28']"
331,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38']","['25', '29']","[None, '40']","['32', '28']"
331,28 finished I/O → ready queue,io_to_ready,28,IO1,"['33', '31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28']","['25', '29']","[None, '40']","['32', None]"
331,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28']","['25', '29']","['33', '40']","['32', None]"
331,25 dispatched to IO1,dispatch_io,25,IO1,"['31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28']",['29'],"['33', '40']","['32', '25']"
332,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['31', '13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40']",['29'],"['33', None]","['32', '25']"
332,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40']",['29'],"['33', '31']","['32', '25']"
333,33 finished CPU → wait queue,cpu_to_io,33,CPU0,"['13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40']","['29', '33']","[None, '31']","['32', '25']"
333,31 finished CPU → wait queue,cpu_to_io,31,CPU1,"['13', '18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40']","['29', '33', '31']","[None, None]","['32', '25']"
333,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['18', '12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40']","['29', '33', '31']","['13', None]","['32', '25']"
333,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40']","['29', '33', '31']","['13', '18']","['32', '25']"
334,32 finished I/O → ready queue,io_to_ready,32,IO0,"['12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32']","['29', '33', '31']","['13', '18']","[None, '25']"
334,29 dispatched to IO0,dispatch_io,29,IO0,"['12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32']","['33', '31']","['13', '18']","['29', '25']"
335,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13']","['33', '31']","[None, '18']","['29', '25']"
335,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18']","['33', '31']","[None, None]","['29', '25']"
335,25 finished I/O → ready queue,io_to_ready,25,IO1,"['12', '19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25']","['33', '31']","[None, None]","['29', None]"
335,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25']","['33', '31']","['12', None]","['29', None]"
335,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25']","['33', '31']","['12', '19']","['29', None]"
335,33 dispatched to IO1,dispatch_io,33,IO1,"['15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25']",['31'],"['12', '19']","['29', '33']"
336,42 added to ready queue,enqueue,42,,"['15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42']",['31'],"['12', '19']","['29', '33']"
337,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12']",['31'],"[None, '19']","['29', '33']"
337,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['15', '37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19']",['31'],"[None, None]","['29', '33']"
337,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['37', '21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19']",['31'],"['15', None]","['29', '33']"
337,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19']",['31'],"['15', '37']","['29', '33']"
339,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15']",['31'],"[None, '37']","['29', '33']"
339,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37']",['31'],"[None, None]","['29', '33']"
339,29 finished I/O → ready queue,io_to_ready,29,IO0,"['21', '5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29']",['31'],"[None, None]","[None, '33']"
339,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29']",['31'],"['21', None]","[None, '33']"
339,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29']",['31'],"['21', '5']","[None, '33']"
339,31 dispatched to IO0,dispatch_io,31,IO0,"['35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29']",[],"['21', '5']","['31', '33']"
341,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21']",[],"[None, '5']","['31', '33']"
341,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5']",[],"[None, None]","['31', '33']"
341,31 finished I/O → ready queue,io_to_ready,31,IO0,"['35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31']",[],"[None, None]","[None, '33']"
341,33 finished I/O → ready queue,io_to_ready,33,IO1,"['35', '24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33']",[],"[None, None]","[None, None]"
341,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['24', '41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33']",[],"['35', None]","[None, None]"
341,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33']",[],"['35', '24']","[None, None]"
342,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['41', '39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33']",['24'],"['35', None]","[None, None]"
342,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33']",['24'],"['35', '41']","[None, None]"
342,24 dispatched to IO0,dispatch_io,24,IO0,"['39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33']",[],"['35', '41']","['24', None]"
343,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['39', '8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35']",[],"[None, '41']","['24', None]"
343,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35']",[],"['39', '41']","['24', None]"
344,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['8', '34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41']",[],"['39', None]","['24', None]"
344,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41']",[],"['39', '8']","['24', None]"
345,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['34', '23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39']",[],"[None, '8']","['24', None]"
345,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39']",[],"['34', '8']","['24', None]"
346,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['23', '27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8']",[],"['34', None]","['24', None]"
346,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8']",[],"['34', '23']","['24', None]"
347,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['27', '26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34']",[],"[None, '23']","['24', None]"
347,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34']",[],"['27', '23']","['24', None]"
348,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['26', '22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23']",[],"['27', None]","['24', None]"
348,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23']",[],"['27', '26']","['24', None]"
349,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27']",[],"[None, '26']","['24', None]"
349,26 finished all bursts,finished,26,CPU1,"['22', '30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27']",[],"[None, None]","['24', None]"
349,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['30', '14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27']",[],"['22', None]","['24', None]"
349,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27']",[],"['22', '30']","['24', None]"
350,43 added to ready queue,enqueue,43,,"['14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43']",[],"['22', '30']","['24', None]"
350,24 finished I/O → ready queue,io_to_ready,24,IO0,"['14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24']",[],"['22', '30']","[None, None]"
351,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22']",[],"[None, '30']","[None, None]"
351,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['14', '36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30']",[],"[None, None]","[None, None]"
351,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['36', '38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30']",[],"['14', None]","[None, None]"
351,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30']",[],"['14', '36']","[None, None]"
352,36 finished CPU → ready queue,cpu_to_ready,36,CPU1,"['38', '28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36']",[],"['14', None]","[None, None]"
352,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36']",[],"['14', '38']","[None, None]"
353,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['28', '40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14']",[],"[None, '38']","[None, None]"
353,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14']",[],"['28', '38']","[None, None]"
354,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['40', '32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38']",[],"['28', None]","[None, None]"
354,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38']",[],"['28', '40']","[None, None]"
355,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28']",[],"[None, '40']","[None, None]"
355,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['32', '13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28']",['40'],"[None, None]","[None, None]"
355,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['13', '18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28']",['40'],"['32', None]","[None, None]"
355,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28']",['40'],"['32', '13']","[None, None]"
355,40 dispatched to IO0,dispatch_io,40,IO0,"['18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28']",[],"['32', '13']","['40', None]"
356,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['18', '25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28']",['32'],"[None, '13']","['40', None]"
356,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28']",['32'],"['18', '13']","['40', None]"
356,32 dispatched to IO1,dispatch_io,32,IO1,"['25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28']",[],"['18', '13']","['40', '32']"
357,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['25', '42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28']",['13'],"['18', None]","['40', '32']"
357,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28']",['13'],"['18', '25']","['40', '32']"
358,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['42', '12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18']",['13'],"[None, '25']","['40', '32']"
358,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18']",['13'],"['42', '25']","['40', '32']"
359,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['12', '19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25']",['13'],"['42', None]","['40', '32']"
359,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25']",['13'],"['42', '12']","['40', '32']"
360,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42']",['13'],"[None, '12']","['40', '32']"
360,40 finished I/O → ready queue,io_to_ready,40,IO0,"['19', '15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40']",['13'],"[None, '12']","[None, '32']"
360,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40']",['13'],"['19', '12']","[None, '32']"
360,13 dispatched to IO0,dispatch_io,13,IO0,"['15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40']",[],"['19', '12']","['13', '32']"
361,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12']",[],"['19', None]","['13', '32']"
361,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12']",[],"['19', '15']","['13', '32']"
362,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['37', '29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12']",['19'],"[None, '15']","['13', '32']"
362,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12']",['19'],"['37', '15']","['13', '32']"
363,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37']",['19'],"[None, '15']","['13', '32']"
363,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['29', '21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15']",['19'],"[None, None]","['13', '32']"
363,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['21', '5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15']",['19'],"['29', None]","['13', '32']"
363,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15']",['19'],"['29', '21']","['13', '32']"
364,13 finished I/O → ready queue,io_to_ready,13,IO0,"['5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13']",['19'],"['29', '21']","[None, '32']"
364,19 dispatched to IO0,dispatch_io,19,IO0,"['5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13']",[],"['29', '21']","['19', '32']"
365,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29']",[],"[None, '21']","['19', '32']"
365,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['5', '31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21']",[],"[None, None]","['19', '32']"
365,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['31', '33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21']",[],"['5', None]","['19', '32']"
365,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21']",[],"['5', '31']","['19', '32']"
366,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21']",['5'],"[None, '31']","['19', '32']"
366,31 finished CPU → wait queue,cpu_to_io,31,CPU1,"['33', '35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21']","['5', '31']","[None, None]","['19', '32']"
366,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['35', '41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21']","['5', '31']","['33', None]","['19', '32']"
366,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21']","['5', '31']","['33', '35']","['19', '32']"
367,44 added to ready queue,enqueue,44,,"['41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44']","['5', '31']","['33', '35']","['19', '32']"
368,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33']","['5', '31']","[None, '35']","['19', '32']"
368,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35']","['5', '31']","[None, None]","['19', '32']"
368,19 finished I/O → ready queue,io_to_ready,19,IO0,"['41', '39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19']","['5', '31']","[None, None]","[None, '32']"
368,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['39', '8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19']","['5', '31']","['41', None]","[None, '32']"
368,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19']","['5', '31']","['41', '39']","[None, '32']"
368,5 dispatched to IO0,dispatch_io,5,IO0,"['8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19']",['31'],"['41', '39']","['5', '32']"
370,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41']",['31'],"[None, '39']","['5', '32']"
370,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['8', '34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39']",['31'],"[None, None]","['5', '32']"
370,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['34', '23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39']",['31'],"['8', None]","['5', '32']"
370,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39']",['31'],"['8', '34']","['5', '32']"
371,34 finished CPU → wait queue,cpu_to_io,34,CPU1,"['23', '27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39']","['31', '34']","['8', None]","['5', '32']"
371,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39']","['31', '34']","['8', '23']","['5', '32']"
372,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8']","['31', '34']","[None, '23']","['5', '32']"
372,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['27', '43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8']","['31', '34', '23']","[None, None]","['5', '32']"
372,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['43', '24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8']","['31', '34', '23']","['27', None]","['5', '32']"
372,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8']","['31', '34', '23']","['27', '43']","['5', '32']"
374,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27']","['31', '34', '23']","[None, '43']","['5', '32']"
374,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['24', '22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43']","['31', '34', '23']","[None, None]","['5', '32']"
374,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['22', '30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43']","['31', '34', '23']","['24', None]","['5', '32']"
374,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43']","['31', '34', '23']","['24', '22']","['5', '32']"
376,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24']","['31', '34', '23']","[None, '22']","['5', '32']"
376,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22']","['31', '34', '23']","[None, None]","['5', '32']"
376,32 finished I/O → ready queue,io_to_ready,32,IO1,"['30', '36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32']","['31', '34', '23']","[None, None]","['5', None]"
376,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['36', '14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32']","['31', '34', '23']","['30', None]","['5', None]"
376,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32']","['31', '34', '23']","['30', '36']","['5', None]"
376,31 dispatched to IO1,dispatch_io,31,IO1,"['14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32']","['34', '23']","['30', '36']","['5', '31']"
377,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['14', '38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32']","['34', '23', '30']","[None, '36']","['5', '31']"
377,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32']","['34', '23', '30']","['14', '36']","['5', '31']"
378,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14']","['34', '23', '30']","[None, '36']","['5', '31']"
378,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['38', '28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36']","['34', '23', '30']","[None, None]","['5', '31']"
378,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['28', '18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36']","['34', '23', '30']","['38', None]","['5', '31']"
378,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36']","['34', '23', '30']","['38', '28']","['5', '31']"
380,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38']","['34', '23', '30']","[None, '28']","['5', '31']"
380,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['18', '25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28']","['34', '23', '30']","[None, None]","['5', '31']"
380,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28']","['34', '23', '30']","['18', None]","['5', '31']"
380,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28']","['34', '23', '30']","['18', '25']","['5', '31']"
382,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18']","['34', '23', '30']","[None, '25']","['5', '31']"
382,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['42', '40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25']","['34', '23', '30']","[None, None]","['5', '31']"
382,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['40', '12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25']","['34', '23', '30']","['42', None]","['5', '31']"
382,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25']","['34', '23', '30']","['42', '40']","['5', '31']"
383,31 finished I/O → ready queue,io_to_ready,31,IO1,"['12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31']","['34', '23', '30']","['42', '40']","['5', None]"
383,34 dispatched to IO1,dispatch_io,34,IO1,"['12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31']","['23', '30']","['42', '40']","['5', '34']"
384,45 added to ready queue,enqueue,45,,"['12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45']","['23', '30']","['42', '40']","['5', '34']"
384,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45']","['23', '30', '42']","[None, '40']","['5', '34']"
384,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['12', '37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40']","['23', '30', '42']","[None, None]","['5', '34']"
384,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['37', '15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40']","['23', '30', '42']","['12', None]","['5', '34']"
384,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40']","['23', '30', '42']","['12', '37']","['5', '34']"
386,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12']","['23', '30', '42']","[None, '37']","['5', '34']"
386,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['15', '13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37']","['23', '30', '42']","[None, None]","['5', '34']"
386,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37']","['23', '30', '42']","['15', None]","['5', '34']"
386,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37']","['23', '30', '42']","['15', '13']","['5', '34']"
387,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15']","['23', '30', '42']","[None, '13']","['5', '34']"
387,34 finished I/O → ready queue,io_to_ready,34,IO1,"['29', '21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34']","['23', '30', '42']","[None, '13']","['5', None]"
387,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34']","['23', '30', '42']","['29', '13']","['5', None]"
387,23 dispatched to IO1,dispatch_io,23,IO1,"['21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34']","['30', '42']","['29', '13']","['5', '23']"
388,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['21', '44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13']","['30', '42']","['29', None]","['5', '23']"
388,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13']","['30', '42']","['29', '21']","['5', '23']"
389,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['44', '33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29']","['30', '42']","[None, '21']","['5', '23']"
389,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29']","['30', '42']","['44', '21']","['5', '23']"
390,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21']","['30', '42']","['44', None]","['5', '23']"
390,5 finished I/O → ready queue,io_to_ready,5,IO0,"['33', '35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5']","['30', '42']","['44', None]","[None, '23']"
390,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5']","['30', '42']","['44', '33']","[None, '23']"
390,30 dispatched to IO0,dispatch_io,30,IO0,"['35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5']",['42'],"['44', '33']","['30', '23']"
391,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44']",['42'],"[None, '33']","['30', '23']"
391,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['35', '19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44']","['42', '33']","[None, None]","['30', '23']"
391,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['19', '41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44']","['42', '33']","['35', None]","['30', '23']"
391,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44']","['42', '33']","['35', '19']","['30', '23']"
392,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,"['41', '39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35']","['42', '33']","[None, '19']","['30', '23']"
392,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35']","['42', '33']","['41', '19']","['30', '23']"
393,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['39', '8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19']","['42', '33']","['41', None]","['30', '23']"
393,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19']","['42', '33']","['41', '39']","['30', '23']"
394,46 added to ready queue,enqueue,46,,"['8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46']","['42', '33']","['41', '39']","['30', '23']"
394,41 finished CPU → wait queue,cpu_to_io,41,CPU0,"['8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46']","['42', '33', '41']","[None, '39']","['30', '23']"
394,39 finished CPU → wait queue,cpu_to_io,39,CPU1,"['8', '27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46']","['42', '33', '41', '39']","[None, None]","['30', '23']"
394,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['27', '43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46']","['42', '33', '41', '39']","['8', None]","['30', '23']"
394,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46']","['42', '33', '41', '39']","['8', '27']","['30', '23']"
395,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46']","['42', '33', '41', '39', '27']","['8', None]","['30', '23']"
395,30 finished I/O → ready queue,io_to_ready,30,IO0,"['43', '24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30']","['42', '33', '41', '39', '27']","['8', None]","[None, '23']"
395,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30']","['42', '33', '41', '39', '27']","['8', '43']","[None, '23']"
395,42 dispatched to IO0,dispatch_io,42,IO0,"['24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30']","['33', '41', '39', '27']","['8', '43']","['42', '23']"
396,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['24', '22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8']","['33', '41', '39', '27']","[None, '43']","['42', '23']"
396,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8']","['33', '41', '39', '27']","['24', '43']","['42', '23']"
397,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24']","['33', '41', '39', '27']","[None, '43']","['42', '23']"
397,43 finished CPU → wait queue,cpu_to_io,43,CPU1,"['22', '32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24']","['33', '41', '39', '27', '43']","[None, None]","['42', '23']"
397,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['32', '14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24']","['33', '41', '39', '27', '43']","['22', None]","['42', '23']"
397,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24']","['33', '41', '39', '27', '43']","['22', '32']","['42', '23']"
399,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22']","['33', '41', '39', '27', '43']","[None, '32']","['42', '23']"
399,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['14', '36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32']","['33', '41', '39', '27', '43']","[None, None]","['42', '23']"
399,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['36', '38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32']","['33', '41', '39', '27', '43']","['14', None]","['42', '23']"
399,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32']","['33', '41', '39', '27', '43']","['14', '36']","['42', '23']"
400,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14']","['33', '41', '39', '27', '43']","[None, '36']","['42', '23']"
400,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['38', '28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14']","['33', '41', '39', '27', '43', '36']","[None, None]","['42', '23']"
400,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['28', '18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14']","['33', '41', '39', '27', '43', '36']","['38', None]","['42', '23']"
400,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14']","['33', '41', '39', '27', '43', '36']","['38', '28']","['42', '23']"
401,28 finished all bursts,finished,28,CPU1,"['18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14']","['33', '41', '39', '27', '43', '36']","['38', None]","['42', '23']"
401,42 finished I/O → ready queue,io_to_ready,42,IO0,"['18', '25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42']","['33', '41', '39', '27', '43', '36']","['38', None]","[None, '23']"
401,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42']","['33', '41', '39', '27', '43', '36']","['38', '18']","[None, '23']"
401,33 dispatched to IO0,dispatch_io,33,IO0,"['25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42']","['41', '39', '27', '43', '36']","['38', '18']","['33', '23']"
402,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['25', '31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38']","['41', '39', '27', '43', '36']","[None, '18']","['33', '23']"
402,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38']","['41', '39', '27', '43', '36']","['25', '18']","['33', '23']"
403,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['31', '45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18']","['41', '39', '27', '43', '36']","['25', None]","['33', '23']"
403,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18']","['41', '39', '27', '43', '36']","['25', '31']","['33', '23']"
404,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25']","['41', '39', '27', '43', '36']","[None, '31']","['33', '23']"
404,23 finished I/O → ready queue,io_to_ready,23,IO1,"['45', '40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23']","['41', '39', '27', '43', '36']","[None, '31']","['33', None]"
404,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23']","['41', '39', '27', '43', '36']","['45', '31']","['33', None]"
404,41 dispatched to IO1,dispatch_io,41,IO1,"['40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23']","['39', '27', '43', '36']","['45', '31']","['33', '41']"
405,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['40', '12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31']","['39', '27', '43', '36']","['45', None]","['33', '41']"
405,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31']","['39', '27', '43', '36']","['45', '40']","['33', '41']"
406,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45']","['39', '27', '43', '36']","[None, '40']","['33', '41']"
406,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['12', '37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45']","['39', '27', '43', '36', '40']","[None, None]","['33', '41']"
406,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['37', '15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45']","['39', '27', '43', '36', '40']","['12', None]","['33', '41']"
406,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45']","['39', '27', '43', '36', '40']","['12', '37']","['33', '41']"
407,47 added to ready queue,enqueue,47,,"['15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47']","['39', '27', '43', '36', '40']","['12', '37']","['33', '41']"
408,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12']","['39', '27', '43', '36', '40']","[None, '37']","['33', '41']"
408,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['15', '34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37']","['39', '27', '43', '36', '40']","[None, None]","['33', '41']"
408,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['34', '13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37']","['39', '27', '43', '36', '40']","['15', None]","['33', '41']"
408,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37']","['39', '27', '43', '36', '40']","['15', '34']","['33', '41']"
410,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15']","['39', '27', '43', '36', '40']","[None, '34']","['33', '41']"
410,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34']","['39', '27', '43', '36', '40']","[None, None]","['33', '41']"
410,33 finished I/O → ready queue,io_to_ready,33,IO0,"['13', '29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33']","['39', '27', '43', '36', '40']","[None, None]","[None, '41']"
410,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['29', '21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33']","['39', '27', '43', '36', '40']","['13', None]","[None, '41']"
410,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33']","['39', '27', '43', '36', '40']","['13', '29']","[None, '41']"
410,39 dispatched to IO0,dispatch_io,39,IO0,"['21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33']","['27', '43', '36', '40']","['13', '29']","['39', '41']"
411,13 finished all bursts,finished,13,CPU0,"['21', '5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33']","['27', '43', '36', '40']","[None, '29']","['39', '41']"
411,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33']","['27', '43', '36', '40']","['21', '29']","['39', '41']"
412,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['5', '44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29']","['27', '43', '36', '40']","['21', None]","['39', '41']"
412,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29']","['27', '43', '36', '40']","['21', '5']","['39', '41']"
413,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21']","['27', '43', '36', '40']","[None, '5']","['39', '41']"
413,41 finished I/O → ready queue,io_to_ready,41,IO1,"['44', '35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41']","['27', '43', '36', '40']","[None, '5']","['39', None]"
413,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41']","['27', '43', '36', '40']","['44', '5']","['39', None]"
413,27 dispatched to IO1,dispatch_io,27,IO1,"['35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41']","['43', '36', '40']","['44', '5']","['39', '27']"
414,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['35', '19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5']","['43', '36', '40']","['44', None]","['39', '27']"
414,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5']","['43', '36', '40']","['44', '35']","['39', '27']"
415,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5']","['43', '36', '40', '44']","[None, '35']","['39', '27']"
415,39 finished I/O → ready queue,io_to_ready,39,IO0,"['19', '46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39']","['43', '36', '40', '44']","[None, '35']","[None, '27']"
415,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39']","['43', '36', '40', '44']","['19', '35']","[None, '27']"
415,43 dispatched to IO0,dispatch_io,43,IO0,"['46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39']","['36', '40', '44']","['19', '35']","['43', '27']"
416,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['46', '30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35']","['36', '40', '44']","['19', None]","['43', '27']"
416,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35']","['36', '40', '44']","['19', '46']","['43', '27']"
417,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['30', '8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19']","['36', '40', '44']","[None, '46']","['43', '27']"
417,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19']","['36', '40', '44']","['30', '46']","['43', '27']"
418,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['8', '24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46']","['36', '40', '44']","['30', None]","['43', '27']"
418,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46']","['36', '40', '44']","['30', '8']","['43', '27']"
419,48 added to ready queue,enqueue,48,,"['24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48']","['36', '40', '44']","['30', '8']","['43', '27']"
419,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30']","['36', '40', '44']","[None, '8']","['43', '27']"
419,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30']","['36', '40', '44', '8']","[None, None]","['43', '27']"
419,27 finished I/O → ready queue,io_to_ready,27,IO1,"['24', '22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27']","['36', '40', '44', '8']","[None, None]","['43', None]"
419,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['22', '32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27']","['36', '40', '44', '8']","['24', None]","['43', None]"
419,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27']","['36', '40', '44', '8']","['24', '22']","['43', None]"
419,36 dispatched to IO1,dispatch_io,36,IO1,"['32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27']","['40', '44', '8']","['24', '22']","['43', '36']"
421,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24']","['40', '44', '8']","[None, '22']","['43', '36']"
421,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['32', '14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22']","['40', '44', '8']","[None, None]","['43', '36']"
421,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['14', '42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22']","['40', '44', '8']","['32', None]","['43', '36']"
421,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22']","['40', '44', '8']","['32', '14']","['43', '36']"
422,36 finished I/O → ready queue,io_to_ready,36,IO1,"['42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36']","['40', '44', '8']","['32', '14']","['43', None]"
422,40 dispatched to IO1,dispatch_io,40,IO1,"['42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36']","['44', '8']","['32', '14']","['43', '40']"
423,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32']","['44', '8']","[None, '14']","['43', '40']"
423,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14']","['44', '8']","[None, None]","['43', '40']"
423,43 finished I/O → ready queue,io_to_ready,43,IO0,"['42', '38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43']","['44', '8']","[None, None]","[None, '40']"
423,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['38', '18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43']","['44', '8']","['42', None]","[None, '40']"
423,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43']","['44', '8']","['42', '38']","[None, '40']"
423,44 dispatched to IO0,dispatch_io,44,IO0,"['18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43']",['8'],"['42', '38']","['44', '40']"
425,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42']",['8'],"[None, '38']","['44', '40']"
425,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38']",['8'],"[None, None]","['44', '40']"
425,40 finished I/O → ready queue,io_to_ready,40,IO1,"['18', '25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40']",['8'],"[None, None]","['44', None]"
425,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40']",['8'],"['18', None]","['44', None]"
425,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40']",['8'],"['18', '25']","['44', None]"
425,8 dispatched to IO1,dispatch_io,8,IO1,"['23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40']",[],"['18', '25']","['44', '8']"
426,25 finished all bursts,finished,25,CPU1,"['23', '31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40']",[],"['18', None]","['44', '8']"
426,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40']",[],"['18', '23']","['44', '8']"
427,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['31', '45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18']",[],"[None, '23']","['44', '8']"
427,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18']",[],"['31', '23']","['44', '8']"
428,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18']",['31'],"[None, '23']","['44', '8']"
428,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['45', '47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23']",['31'],"[None, None]","['44', '8']"
428,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['47', '12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23']",['31'],"['45', None]","['44', '8']"
428,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23']",['31'],"['45', '47']","['44', '8']"
430,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45']",['31'],"[None, '47']","['44', '8']"
430,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['12', '37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47']",['31'],"[None, None]","['44', '8']"
430,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['37', '15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47']",['31'],"['12', None]","['44', '8']"
430,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47']",['31'],"['12', '37']","['44', '8']"
431,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['15', '34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37']",['31'],"['12', None]","['44', '8']"
431,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37']",['31'],"['12', '15']","['44', '8']"
432,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['34', '33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12']",['31'],"[None, '15']","['44', '8']"
432,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12']",['31'],"['34', '15']","['44', '8']"
433,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['33', '29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15']",['31'],"['34', None]","['44', '8']"
433,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15']",['31'],"['34', '33']","['44', '8']"
434,49 added to ready queue,enqueue,49,,"['29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49']",['31'],"['34', '33']","['44', '8']"
434,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['29', '21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34']",['31'],"[None, '33']","['44', '8']"
434,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34']",['31'],"['29', '33']","['44', '8']"
435,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['21', '41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34']","['31', '33']","['29', None]","['44', '8']"
435,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34']","['31', '33']","['29', '21']","['44', '8']"
436,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29']","['31', '33']","[None, '21']","['44', '8']"
436,44 finished I/O → ready queue,io_to_ready,44,IO0,"['41', '5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44']","['31', '33']","[None, '21']","[None, '8']"
436,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44']","['31', '33']","['41', '21']","[None, '8']"
436,31 dispatched to IO0,dispatch_io,31,IO0,"['5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44']",['33'],"['41', '21']","['31', '8']"
437,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['5', '39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21']",['33'],"['41', None]","['31', '8']"
437,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21']",['33'],"['41', '5']","['31', '8']"
438,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['39', '35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41']",['33'],"[None, '5']","['31', '8']"
438,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41']",['33'],"['39', '5']","['31', '8']"
439,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['35', '19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5']",['33'],"['39', None]","['31', '8']"
439,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5']",['33'],"['39', '35']","['31', '8']"
440,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39']",['33'],"[None, '35']","['31', '8']"
440,35 finished CPU → wait queue,cpu_to_io,35,CPU1,"['19', '46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39']","['33', '35']","[None, None]","['31', '8']"
440,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['46', '48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39']","['33', '35']","['19', None]","['31', '8']"
440,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39']","['33', '35']","['19', '46']","['31', '8']"
441,19 finished all bursts,finished,19,CPU0,"['48', '30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39']","['33', '35']","[None, '46']","['31', '8']"
441,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39']","['33', '35']","['48', '46']","['31', '8']"
442,50 added to ready queue,enqueue,50,,"['30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50']","['33', '35']","['48', '46']","['31', '8']"
442,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46']","['33', '35']","['48', None]","['31', '8']"
442,31 finished I/O → ready queue,io_to_ready,31,IO0,"['30', '27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31']","['33', '35']","['48', None]","[None, '8']"
442,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31']","['33', '35']","['48', '30']","[None, '8']"
442,33 dispatched to IO0,dispatch_io,33,IO0,"['27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31']",['35'],"['48', '30']","['33', '8']"
443,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48']",['35'],"[None, '30']","['33', '8']"
443,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['27', '24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30']",['35'],"[None, None]","['33', '8']"
443,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['24', '22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30']",['35'],"['27', None]","['33', '8']"
443,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30']",['35'],"['27', '24']","['33', '8']"
444,33 finished I/O → ready queue,io_to_ready,33,IO0,"['22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33']",['35'],"['27', '24']","[None, '8']"
444,35 dispatched to IO0,dispatch_io,35,IO0,"['22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33']",[],"['27', '24']","['35', '8']"
445,27 finished all bursts,finished,27,CPU0,"['22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33']",[],"[None, '24']","['35', '8']"
445,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24']",[],"[None, None]","['35', '8']"
445,35 finished I/O → ready queue,io_to_ready,35,IO0,"['22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35']",[],"[None, None]","[None, '8']"
445,8 finished I/O → ready queue,io_to_ready,8,IO1,"['22', '36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8']",[],"[None, None]","[None, None]"
445,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['36', '32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8']",[],"['22', None]","[None, None]"
445,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8']",[],"['22', '36']","[None, None]"
447,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22']",[],"[None, '36']","[None, None]"
447,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['32', '14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36']",[],"[None, None]","[None, None]"
447,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['14', '43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36']",[],"['32', None]","[None, None]"
447,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36']",[],"['32', '14']","[None, None]"
448,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['43', '42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14']",[],"['32', None]","[None, None]"
448,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14']",[],"['32', '43']","[None, None]"
449,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['42', '38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32']",[],"[None, '43']","[None, None]"
449,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32']",[],"['42', '43']","[None, None]"
450,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['38', '40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43']",[],"['42', None]","[None, None]"
450,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43']",[],"['42', '38']","[None, None]"
451,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['40', '18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43']",['42'],"[None, '38']","[None, None]"
451,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43']",['42'],"['40', '38']","[None, None]"
451,42 dispatched to IO0,dispatch_io,42,IO0,"['18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43']",[],"['40', '38']","['42', None]"
452,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['18', '23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38']",[],"['40', None]","['42', None]"
452,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38']",[],"['40', '18']","['42', None]"
453,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40']",[],"[None, '18']","['42', None]"
453,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['23', '45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40']",['18'],"[None, None]","['42', None]"
453,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['45', '47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40']",['18'],"['23', None]","['42', None]"
453,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40']",['18'],"['23', '45']","['42', None]"
453,18 dispatched to IO1,dispatch_io,18,IO1,"['47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40']",[],"['23', '45']","['42', '18']"
454,45 finished CPU → ready queue,cpu_to_ready,45,CPU1,"['47', '37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45']",[],"['23', None]","['42', '18']"
454,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45']",[],"['23', '47']","['42', '18']"
455,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['37', '12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23']",[],"[None, '47']","['42', '18']"
455,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23']",[],"['37', '47']","['42', '18']"
456,47 finished CPU → wait queue,cpu_to_io,47,CPU1,"['12', '15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23']",['47'],"['37', None]","['42', '18']"
456,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23']",['47'],"['37', '12']","['42', '18']"
457,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37']",['47'],"[None, '12']","['42', '18']"
457,42 finished I/O → ready queue,io_to_ready,42,IO0,"['15', '49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42']",['47'],"[None, '12']","[None, '18']"
457,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42']",['47'],"['15', '12']","[None, '18']"
457,47 dispatched to IO0,dispatch_io,47,IO0,"['49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42']",[],"['15', '12']","['47', '18']"
458,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['49', '34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12']",[],"['15', None]","['47', '18']"
458,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12']",[],"['15', '49']","['47', '18']"
459,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['34', '29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15']",[],"[None, '49']","['47', '18']"
459,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15']",[],"['34', '49']","['47', '18']"
460,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15']",['34'],"[None, '49']","['47', '18']"
460,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['29', '44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49']",['34'],"[None, None]","['47', '18']"
460,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['44', '21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49']",['34'],"['29', None]","['47', '18']"
460,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49']",['34'],"['29', '44']","['47', '18']"
461,29 finished CPU → wait queue,cpu_to_io,29,CPU0,"['21', '41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49']","['34', '29']","[None, '44']","['47', '18']"
461,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49']","['34', '29']","['21', '44']","['47', '18']"
462,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44']","['34', '29']","['21', None]","['47', '18']"
462,47 finished I/O → ready queue,io_to_ready,47,IO0,"['41', '5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47']","['34', '29']","['21', None]","[None, '18']"
462,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47']","['34', '29']","['21', '41']","[None, '18']"
462,34 dispatched to IO0,dispatch_io,34,IO0,"['5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47']",['29'],"['21', '41']","['34', '18']"
463,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['5', '39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21']",['29'],"[None, '41']","['34', '18']"
463,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21']",['29'],"['5', '41']","['34', '18']"
464,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['39', '50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21']","['29', '41']","['5', None]","['34', '18']"
464,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21']","['29', '41']","['5', '39']","['34', '18']"
465,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['50', '46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5']","['29', '41']","[None, '39']","['34', '18']"
465,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5']","['29', '41']","['50', '39']","['34', '18']"
466,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39']","['29', '41']","['50', None]","['34', '18']"
466,34 finished I/O → ready queue,io_to_ready,34,IO0,"['46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34']","['29', '41']","['50', None]","[None, '18']"
466,18 finished I/O → ready queue,io_to_ready,18,IO1,"['46', '31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18']","['29', '41']","['50', None]","[None, None]"
466,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18']","['29', '41']","['50', '46']","[None, None]"
466,29 dispatched to IO0,dispatch_io,29,IO0,"['31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18']",['41'],"['50', '46']","['29', None]"
466,41 dispatched to IO1,dispatch_io,41,IO1,"['31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18']",[],"['50', '46']","['29', '41']"
467,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50']",[],"[None, '46']","['29', '41']"
467,41 finished I/O → ready queue,io_to_ready,41,IO1,"['31', '48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41']",[],"[None, '46']","['29', None]"
467,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41']",[],"['31', '46']","['29', None]"
468,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46']",[],"['31', None]","['29', None]"
468,29 finished I/O → ready queue,io_to_ready,29,IO0,"['48', '30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29']",[],"['31', None]","[None, None]"
468,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29']",[],"['31', '48']","[None, None]"
469,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['30', '33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31']",[],"[None, '48']","[None, None]"
469,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31']",[],"['30', '48']","[None, None]"
470,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['33', '24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48']",[],"['30', None]","[None, None]"
470,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48']",[],"['30', '33']","[None, None]"
471,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['24', '35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30']",[],"[None, '33']","[None, None]"
471,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30']",[],"['24', '33']","[None, None]"
472,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30']",['24'],"[None, '33']","[None, None]"
472,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['35', '8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33']",['24'],"[None, None]","[None, None]"
472,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['8', '22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33']",['24'],"['35', None]","[None, None]"
472,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33']",['24'],"['35', '8']","[None, None]"
472,24 dispatched to IO0,dispatch_io,24,IO0,"['22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33']",[],"['35', '8']","['24', None]"
473,24 finished all bursts,finished,24,IO0,"['22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33']",[],"['35', '8']","[None, None]"
474,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35']",[],"[None, '8']","[None, None]"
474,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['22', '36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8']",[],"[None, None]","[None, None]"
474,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['36', '14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8']",[],"['22', None]","[None, None]"
474,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8']",[],"['22', '36']","[None, None]"
476,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22']",[],"[None, '36']","[None, None]"
476,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['14', '32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22']",['36'],"[None, None]","[None, None]"
476,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['32', '43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22']",['36'],"['14', None]","[None, None]"
476,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22']",['36'],"['14', '32']","[None, None]"
476,36 dispatched to IO0,dispatch_io,36,IO0,"['43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22']",[],"['14', '32']","['36', None]"
478,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14']",[],"[None, '32']","['36', None]"
478,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['43', '38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32']",[],"[None, None]","['36', None]"
478,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['38', '40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32']",[],"['43', None]","['36', None]"
478,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32']",[],"['43', '38']","['36', None]"
480,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32']",['43'],"[None, '38']","['36', None]"
480,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38']",['43'],"[None, None]","['36', None]"
480,36 finished I/O → ready queue,io_to_ready,36,IO0,"['40', '45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36']",['43'],"[None, None]","[None, None]"
480,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['45', '23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36']",['43'],"['40', None]","[None, None]"
480,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36']",['43'],"['40', '45']","[None, None]"
480,43 dispatched to IO0,dispatch_io,43,IO0,"['23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36']",[],"['40', '45']","['43', None]"
481,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['23', '37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36']",['40'],"[None, '45']","['43', None]"
481,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36']",['40'],"['23', '45']","['43', None]"
481,40 dispatched to IO1,dispatch_io,40,IO1,"['37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36']",[],"['23', '45']","['43', '40']"
482,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['37', '42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45']",[],"['23', None]","['43', '40']"
482,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45']",[],"['23', '37']","['43', '40']"
483,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['42', '12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23']",[],"[None, '37']","['43', '40']"
483,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23']",[],"['42', '37']","['43', '40']"
484,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['12', '15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37']",[],"['42', None]","['43', '40']"
484,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37']",[],"['42', '12']","['43', '40']"
485,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42']",[],"[None, '12']","['43', '40']"
485,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12']",[],"[None, None]","['43', '40']"
485,40 finished I/O → ready queue,io_to_ready,40,IO1,"['15', '49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40']",[],"[None, None]","['43', None]"
485,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['49', '44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40']",[],"['15', None]","['43', None]"
485,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40']",[],"['15', '49']","['43', None]"
486,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40']",['15'],"[None, '49']","['43', None]"
486,49 finished CPU → ready queue,cpu_to_ready,49,CPU1,"['44', '47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49']",['15'],"[None, None]","['43', None]"
486,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['47', '21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49']",['15'],"['44', None]","['43', None]"
486,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49']",['15'],"['44', '47']","['43', None]"
486,15 dispatched to IO1,dispatch_io,15,IO1,"['21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49']",[],"['44', '47']","['43', '15']"
488,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44']",[],"[None, '47']","['43', '15']"
488,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47']",[],"[None, None]","['43', '15']"
488,43 finished I/O → ready queue,io_to_ready,43,IO0,"['21', '5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43']",[],"[None, None]","[None, '15']"
488,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43']",[],"['21', None]","[None, '15']"
488,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43']",[],"['21', '5']","[None, '15']"
490,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21']",[],"[None, '5']","[None, '15']"
490,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['39', '34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5']",[],"[None, None]","[None, '15']"
490,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['34', '18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5']",[],"['39', None]","[None, '15']"
490,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5']",[],"['39', '34']","[None, '15']"
491,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['18', '50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5']",['39'],"[None, '34']","[None, '15']"
491,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5']",['39'],"['18', '34']","[None, '15']"
491,39 dispatched to IO0,dispatch_io,39,IO0,"['50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5']",[],"['18', '34']","['39', '15']"
492,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['50', '41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34']",[],"['18', None]","['39', '15']"
492,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34']",[],"['18', '50']","['39', '15']"
493,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['41', '46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18']",[],"[None, '50']","['39', '15']"
493,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18']",[],"['41', '50']","['39', '15']"
494,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['46', '29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18']",['50'],"['41', None]","['39', '15']"
494,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18']",['50'],"['41', '46']","['39', '15']"
495,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41']",['50'],"[None, '46']","['39', '15']"
495,46 finished CPU → wait queue,cpu_to_io,46,CPU1,"['29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41']","['50', '46']","[None, None]","['39', '15']"
495,39 finished I/O → ready queue,io_to_ready,39,IO0,"['29', '31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39']","['50', '46']","[None, None]","[None, '15']"
495,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['31', '48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39']","['50', '46']","['29', None]","[None, '15']"
495,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39']","['50', '46']","['29', '31']","[None, '15']"
495,50 dispatched to IO0,dispatch_io,50,IO0,"['48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39']",['46'],"['29', '31']","['50', '15']"
496,29 finished all bursts,finished,29,CPU0,"['48', '30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39']",['46'],"[None, '31']","['50', '15']"
496,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39']",['46'],"['48', '31']","['50', '15']"
497,31 finished all bursts,finished,31,CPU1,"['30', '33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39']",['46'],"['48', None]","['50', '15']"
497,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39']",['46'],"['48', '30']","['50', '15']"
498,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48']",['46'],"[None, '30']","['50', '15']"
498,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['33', '35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48']","['46', '30']","[None, None]","['50', '15']"
498,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['35', '8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48']","['46', '30']","['33', None]","['50', '15']"
498,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48']","['46', '30']","['33', '35']","['50', '15']"
499,33 finished CPU → wait queue,cpu_to_io,33,CPU0,"['8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48']","['46', '30', '33']","[None, '35']","['50', '15']"
499,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['8', '22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35']","['46', '30', '33']","[None, None]","['50', '15']"
499,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['22', '14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35']","['46', '30', '33']","['8', None]","['50', '15']"
499,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35']","['46', '30', '33']","['8', '22']","['50', '15']"
500,50 finished I/O → ready queue,io_to_ready,50,IO0,"['14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50']","['46', '30', '33']","['8', '22']","[None, '15']"
500,46 dispatched to IO0,dispatch_io,46,IO0,"['14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50']","['30', '33']","['8', '22']","['46', '15']"
501,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8']","['30', '33']","[None, '22']","['46', '15']"
501,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22']","['30', '33']","[None, None]","['46', '15']"
501,15 finished I/O → ready queue,io_to_ready,15,IO1,"['14', '32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15']","['30', '33']","[None, None]","['46', None]"
501,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['32', '38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15']","['30', '33']","['14', None]","['46', None]"
501,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15']","['30', '33']","['14', '32']","['46', None]"
501,30 dispatched to IO1,dispatch_io,30,IO1,"['38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15']",['33'],"['14', '32']","['46', '30']"
503,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14']",['33'],"[None, '32']","['46', '30']"
503,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['38', '36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32']",['33'],"[None, None]","['46', '30']"
503,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['36', '45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32']",['33'],"['38', None]","['46', '30']"
503,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32']",['33'],"['38', '36']","['46', '30']"
505,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38']",['33'],"[None, '36']","['46', '30']"
505,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36']",['33'],"[None, None]","['46', '30']"
505,30 finished I/O → ready queue,io_to_ready,30,IO1,"['45', '23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30']",['33'],"[None, None]","['46', None]"
505,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['23', '37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30']",['33'],"['45', None]","['46', None]"
505,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30']",['33'],"['45', '23']","['46', None]"
505,33 dispatched to IO1,dispatch_io,33,IO1,"['37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30']",[],"['45', '23']","['46', '33']"
506,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45']",[],"[None, '23']","['46', '33']"
506,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['37', '42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45']",['23'],"[None, None]","['46', '33']"
506,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['42', '12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45']",['23'],"['37', None]","['46', '33']"
506,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45']",['23'],"['37', '42']","['46', '33']"
507,42 finished CPU → ready queue,cpu_to_ready,42,CPU1,"['12', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42']",['23'],"['37', None]","['46', '33']"
507,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42']",['23'],"['37', '12']","['46', '33']"
508,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37']",['23'],"[None, '12']","['46', '33']"
508,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37']",['23'],"['40', '12']","['46', '33']"
509,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12']",['23'],"['40', None]","['46', '33']"
509,33 finished I/O → ready queue,io_to_ready,33,IO1,"['49', '44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33']",['23'],"['40', None]","['46', None]"
509,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33']",['23'],"['40', '49']","['46', None]"
509,23 dispatched to IO1,dispatch_io,23,IO1,"['44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33']",[],"['40', '49']","['46', '23']"
510,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['44', '47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40']",[],"[None, '49']","['46', '23']"
510,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40']",[],"['44', '49']","['46', '23']"
511,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['47', '43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49']",[],"['44', None]","['46', '23']"
511,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49']",[],"['44', '47']","['46', '23']"
512,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['43', '21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44']",[],"[None, '47']","['46', '23']"
512,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44']",[],"['43', '47']","['46', '23']"
513,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['21', '5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47']",[],"['43', None]","['46', '23']"
513,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47']",[],"['43', '21']","['46', '23']"
514,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,"['5', '34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43']",[],"[None, '21']","['46', '23']"
514,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43']",[],"['5', '21']","['46', '23']"
515,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['34', '18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21']",[],"['5', None]","['46', '23']"
515,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21']",[],"['5', '34']","['46', '23']"
516,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['18', '41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5']",[],"[None, '34']","['46', '23']"
516,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5']",[],"['18', '34']","['46', '23']"
517,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['41', '39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34']",[],"['18', None]","['46', '23']"
517,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34']",[],"['18', '41']","['46', '23']"
518,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['39', '48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18']",[],"[None, '41']","['46', '23']"
518,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18']",[],"['39', '41']","['46', '23']"
519,41 finished CPU → ready queue,cpu_to_ready,41,CPU1,"['48', '35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41']",[],"['39', None]","['46', '23']"
519,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41']",[],"['39', '48']","['46', '23']"
520,39 finished all bursts,finished,39,CPU0,"['35', '50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41']",[],"[None, '48']","['46', '23']"
520,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41']",[],"['35', '48']","['46', '23']"
521,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['50', '8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48']",[],"['35', None]","['46', '23']"
521,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48']",[],"['35', '50']","['46', '23']"
522,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35']",[],"[None, '50']","['46', '23']"
522,46 finished I/O → ready queue,io_to_ready,46,IO0,"['8', '22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46']",[],"[None, '50']","[None, '23']"
522,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46']",[],"['8', '50']","[None, '23']"
523,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['22', '15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50']",[],"['8', None]","[None, '23']"
523,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50']",[],"['8', '22']","[None, '23']"
524,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['15', '14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8']",[],"[None, '22']","[None, '23']"
524,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8']",[],"['15', '22']","[None, '23']"
525,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['14', '32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22']",[],"['15', None]","[None, '23']"
525,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22']",[],"['15', '14']","[None, '23']"
526,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['32', '38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15']",[],"[None, '14']","[None, '23']"
526,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15']",[],"['32', '14']","[None, '23']"
527,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32']",[],"[None, '14']","[None, '23']"
527,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['38', '36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14']",[],"[None, None]","[None, '23']"
527,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['36', '30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14']",[],"['38', None]","[None, '23']"
527,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14']",[],"['38', '36']","[None, '23']"
529,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38']",[],"[None, '36']","[None, '23']"
529,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['30', '45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36']",[],"[None, None]","[None, '23']"
529,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['45', '42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36']",[],"['30', None]","[None, '23']"
529,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36']",[],"['30', '45']","[None, '23']"
530,23 finished I/O → ready queue,io_to_ready,23,IO1,"['42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23']",[],"['30', '45']","[None, None]"
531,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30']",[],"[None, '45']","[None, None]"
531,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['42', '37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45']",[],"[None, None]","[None, None]"
531,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['37', '12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45']",[],"['42', None]","[None, None]"
531,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45']",[],"['42', '37']","[None, None]"
533,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42']",[],"[None, '37']","[None, None]"
533,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['12', '33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42']",['37'],"[None, None]","[None, None]"
533,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['33', '40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42']",['37'],"['12', None]","[None, None]"
533,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42']",['37'],"['12', '33']","[None, None]"
533,37 dispatched to IO0,dispatch_io,37,IO0,"['40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42']",[],"['12', '33']","['37', None]"
534,33 finished all bursts,finished,33,CPU1,"['40', '49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42']",[],"['12', None]","['37', None]"
534,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42']",[],"['12', '40']","['37', None]"
535,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12']",[],"[None, '40']","['37', None]"
535,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['49', '44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12']",['40'],"[None, None]","['37', None]"
535,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['44', '47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12']",['40'],"['49', None]","['37', None]"
535,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12']",['40'],"['49', '44']","['37', None]"
535,40 dispatched to IO1,dispatch_io,40,IO1,"['47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12']",[],"['49', '44']","['37', '40']"
536,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['47', '43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12']",['49'],"[None, '44']","['37', '40']"
536,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12']",['49'],"['47', '44']","['37', '40']"
537,47 finished CPU → wait queue,cpu_to_io,47,CPU0,"['43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12']","['49', '47']","[None, '44']","['37', '40']"
537,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12']","['49', '47', '44']","[None, None]","['37', '40']"
537,40 finished I/O → ready queue,io_to_ready,40,IO1,"['43', '21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40']","['49', '47', '44']","[None, None]","['37', None]"
537,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['21', '5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40']","['49', '47', '44']","['43', None]","['37', None]"
537,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40']","['49', '47', '44']","['43', '21']","['37', None]"
537,49 dispatched to IO1,dispatch_io,49,IO1,"['5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40']","['47', '44']","['43', '21']","['37', '49']"
539,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43']","['47', '44']","[None, '21']","['37', '49']"
539,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['5', '34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21']","['47', '44']","[None, None]","['37', '49']"
539,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['34', '18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21']","['47', '44']","['5', None]","['37', '49']"
539,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21']","['47', '44']","['5', '34']","['37', '49']"
540,34 finished all bursts,finished,34,CPU1,"['18', '41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21']","['47', '44']","['5', None]","['37', '49']"
540,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21']","['47', '44']","['5', '18']","['37', '49']"
541,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5']","['47', '44']","[None, '18']","['37', '49']"
541,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['41', '48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5']","['47', '44', '18']","[None, None]","['37', '49']"
541,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['48', '35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5']","['47', '44', '18']","['41', None]","['37', '49']"
541,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5']","['47', '44', '18']","['41', '48']","['37', '49']"
543,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41']","['47', '44', '18']","[None, '48']","['37', '49']"
543,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48']","['47', '44', '18']","[None, None]","['37', '49']"
543,49 finished I/O → ready queue,io_to_ready,49,IO1,"['35', '46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49']","['47', '44', '18']","[None, None]","['37', None]"
543,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['46', '50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49']","['47', '44', '18']","['35', None]","['37', None]"
543,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49']","['47', '44', '18']","['35', '46']","['37', None]"
543,47 dispatched to IO1,dispatch_io,47,IO1,"['50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49']","['44', '18']","['35', '46']","['37', '47']"
545,35 finished all bursts,finished,35,CPU0,"['50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49']","['44', '18']","[None, '46']","['37', '47']"
545,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['50', '8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46']","['44', '18']","[None, None]","['37', '47']"
545,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['8', '22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46']","['44', '18']","['50', None]","['37', '47']"
545,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46']","['44', '18']","['50', '8']","['37', '47']"
547,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46']","['44', '18', '50']","[None, '8']","['37', '47']"
547,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['22', '15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8']","['44', '18', '50']","[None, None]","['37', '47']"
547,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['15', '32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8']","['44', '18', '50']","['22', None]","['37', '47']"
547,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8']","['44', '18', '50']","['22', '15']","['37', '47']"
549,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22']","['44', '18', '50']","[None, '15']","['37', '47']"
549,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15']","['44', '18', '50']","[None, None]","['37', '47']"
549,47 finished I/O → ready queue,io_to_ready,47,IO1,"['32', '14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47']","['44', '18', '50']","[None, None]","['37', None]"
549,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['14', '38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47']","['44', '18', '50']","['32', None]","['37', None]"
549,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47']","['44', '18', '50']","['32', '14']","['37', None]"
549,44 dispatched to IO1,dispatch_io,44,IO1,"['38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47']","['18', '50']","['32', '14']","['37', '44']"
550,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['38', '36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47']","['18', '50', '14']","['32', None]","['37', '44']"
550,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47']","['18', '50', '14']","['32', '38']","['37', '44']"
551,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['36', '23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32']","['18', '50', '14']","[None, '38']","['37', '44']"
551,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32']","['18', '50', '14']","['36', '38']","['37', '44']"
552,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36']","['18', '50', '14']","[None, '38']","['37', '44']"
552,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['23', '30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38']","['18', '50', '14']","[None, None]","['37', '44']"
552,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['30', '45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38']","['18', '50', '14']","['23', None]","['37', '44']"
552,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38']","['18', '50', '14']","['23', '30']","['37', '44']"
553,30 finished all bursts,finished,30,CPU1,"['45', '42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38']","['18', '50', '14']","['23', None]","['37', '44']"
553,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38']","['18', '50', '14']","['23', '45']","['37', '44']"
554,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['42', '12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23']","['18', '50', '14']","[None, '45']","['37', '44']"
554,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23']","['18', '50', '14']","['42', '45']","['37', '44']"
555,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23']","['18', '50', '14', '42']","[None, '45']","['37', '44']"
555,45 finished CPU → ready queue,cpu_to_ready,45,CPU1,"['12', '40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45']","['18', '50', '14', '42']","[None, None]","['37', '44']"
555,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['40', '43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45']","['18', '50', '14', '42']","['12', None]","['37', '44']"
555,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45']","['18', '50', '14', '42']","['12', '40']","['37', '44']"
557,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12']","['18', '50', '14', '42']","[None, '40']","['37', '44']"
557,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['43', '21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40']","['18', '50', '14', '42']","[None, None]","['37', '44']"
557,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['21', '5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40']","['18', '50', '14', '42']","['43', None]","['37', '44']"
557,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40']","['18', '50', '14', '42']","['43', '21']","['37', '44']"
559,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40']","['18', '50', '14', '42', '43']","[None, '21']","['37', '44']"
559,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['5', '41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21']","['18', '50', '14', '42', '43']","[None, None]","['37', '44']"
559,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['41', '48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21']","['18', '50', '14', '42', '43']","['5', None]","['37', '44']"
559,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21']","['18', '50', '14', '42', '43']","['5', '41']","['37', '44']"
561,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5']","['18', '50', '14', '42', '43']","[None, '41']","['37', '44']"
561,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5']","['18', '50', '14', '42', '43', '41']","[None, None]","['37', '44']"
561,37 finished I/O → ready queue,io_to_ready,37,IO0,"['48', '49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37']","['18', '50', '14', '42', '43', '41']","[None, None]","[None, '44']"
561,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['49', '46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37']","['18', '50', '14', '42', '43', '41']","['48', None]","[None, '44']"
561,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37']","['18', '50', '14', '42', '43', '41']","['48', '49']","[None, '44']"
561,18 dispatched to IO0,dispatch_io,18,IO0,"['46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37']","['50', '14', '42', '43', '41']","['48', '49']","['18', '44']"
562,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['46', '8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37']","['50', '14', '42', '43', '41', '48']","[None, '49']","['18', '44']"
562,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37']","['50', '14', '42', '43', '41', '48']","['46', '49']","['18', '44']"
563,49 finished CPU → wait queue,cpu_to_io,49,CPU1,"['8', '22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37']","['50', '14', '42', '43', '41', '48', '49']","['46', None]","['18', '44']"
563,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37']","['50', '14', '42', '43', '41', '48', '49']","['46', '8']","['18', '44']"
564,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['22', '15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37', '46']","['50', '14', '42', '43', '41', '48', '49']","[None, '8']","['18', '44']"
564,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37', '46']","['50', '14', '42', '43', '41', '48', '49']","['22', '8']","['18', '44']"
565,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37', '46', '8']","['50', '14', '42', '43', '41', '48', '49']","['22', None]","['18', '44']"
565,44 finished I/O → ready queue,io_to_ready,44,IO1,"['15', '47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44']","['50', '14', '42', '43', '41', '48', '49']","['22', None]","['18', None]"
565,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44']","['50', '14', '42', '43', '41', '48', '49']","['22', '15']","['18', None]"
565,50 dispatched to IO1,dispatch_io,50,IO1,"['47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44']","['14', '42', '43', '41', '48', '49']","['22', '15']","['18', '50']"
566,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['47', '32', '36', '38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22']","['14', '42', '43', '41', '48', '49']","[None, '15']","['18', '50']"
566,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['32', '36', '38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22']","['14', '42', '43', '41', '48', '49']","['47', '15']","['18', '50']"
567,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['32', '36', '38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15']","['14', '42', '43', '41', '48', '49']","['47', None]","['18', '50']"
567,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['36', '38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15']","['14', '42', '43', '41', '48', '49']","['47', '32']","['18', '50']"
568,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['36', '38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47']","['14', '42', '43', '41', '48', '49']","[None, '32']","['18', '50']"
568,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47']","['14', '42', '43', '41', '48', '49']","['36', '32']","['18', '50']"
569,36 finished all bursts,finished,36,CPU0,"['38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47']","['14', '42', '43', '41', '48', '49']","[None, '32']","['18', '50']"
569,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32']","['14', '42', '43', '41', '48', '49']","[None, None]","['18', '50']"
569,18 finished I/O → ready queue,io_to_ready,18,IO0,"['38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18']","['14', '42', '43', '41', '48', '49']","[None, None]","[None, '50']"
569,50 finished I/O → ready queue,io_to_ready,50,IO1,"['38', '23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50']","['14', '42', '43', '41', '48', '49']","[None, None]","[None, None]"
569,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['23', '45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50']","['14', '42', '43', '41', '48', '49']","['38', None]","[None, None]"
569,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50']","['14', '42', '43', '41', '48', '49']","['38', '23']","[None, None]"
569,14 dispatched to IO0,dispatch_io,14,IO0,"['45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50']","['42', '43', '41', '48', '49']","['38', '23']","['14', None]"
569,42 dispatched to IO1,dispatch_io,42,IO1,"['45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50']","['43', '41', '48', '49']","['38', '23']","['14', '42']"
570,38 finished CPU → wait queue,cpu_to_io,38,CPU0,"['45', '12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50']","['43', '41', '48', '49', '38']","[None, '23']","['14', '42']"
570,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50']","['43', '41', '48', '49', '38']","['45', '23']","['14', '42']"
571,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23']","['43', '41', '48', '49', '38']","['45', None]","['14', '42']"
571,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23']","['43', '41', '48', '49', '38']","['45', '12']","['14', '42']"
572,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['40', '21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45']","['43', '41', '48', '49', '38']","[None, '12']","['14', '42']"
572,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45']","['43', '41', '48', '49', '38']","['40', '12']","['14', '42']"
573,40 finished all bursts,finished,40,CPU0,"['21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45']","['43', '41', '48', '49', '38']","[None, '12']","['14', '42']"
573,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45', '12']","['43', '41', '48', '49', '38']","[None, None]","['14', '42']"
573,42 finished I/O → ready queue,io_to_ready,42,IO1,"['21', '5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42']","['43', '41', '48', '49', '38']","[None, None]","['14', None]"
573,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42']","['43', '41', '48', '49', '38']","['21', None]","['14', None]"
573,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42']","['43', '41', '48', '49', '38']","['21', '5']","['14', None]"
573,43 dispatched to IO1,dispatch_io,43,IO1,"['37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42']","['41', '48', '49', '38']","['21', '5']","['14', '43']"
574,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['37', '46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42']","['41', '48', '49', '38', '21']","[None, '5']","['14', '43']"
574,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42']","['41', '48', '49', '38', '21']","['37', '5']","['14', '43']"
575,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['46', '8', '44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42', '5']","['41', '48', '49', '38', '21']","['37', None]","['14', '43']"
575,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['8', '44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42', '5']","['41', '48', '49', '38', '21']","['37', '46']","['14', '43']"
576,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['8', '44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42', '5', '37']","['41', '48', '49', '38', '21']","[None, '46']","['14', '43']"
576,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42', '5', '37']","['41', '48', '49', '38', '21']","['8', '46']","['14', '43']"
577,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['44', '22', '15', '47', '32', '18', '50', '23', '45', '12', '42', '5', '37', '46']","['41', '48', '49', '38', '21']","['8', None]","['14', '43']"
577,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['22', '15', '47', '32', '18', '50', '23', '45', '12', '42', '5', '37', '46']","['41', '48', '49', '38', '21']","['8', '44']","['14', '43']"
578,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['22', '15', '47', '32', '18', '50', '23', '45', '12', '42', '5', '37', '46', '8']","['41', '48', '49', '38', '21']","[None, '44']","['14', '43']"
578,43 finished I/O → ready queue,io_to_ready,43,IO1,"['22', '15', '47', '32', '18', '50', '23', '45', '12', '42', '5', '37', '46', '8', '43']","['41', '48', '49', '38', '21']","[None, '44']","['14', None]"
578,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['15', '47', '32', '18', '50', '23', '45', '12', '42', '5', '37', '46', '8', '43']","['41', '48', '49', '38', '21']","['22', '44']","['14', None]"
578,41 dispatched to IO1,dispatch_io,41,IO1,"['15', '47', '32', '18', '50', '23', '45', '12', '42', '5', '37', '46', '8', '43']","['48', '49', '38', '21']","['22', '44']","['14', '41']"
579,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['15', '47', '32', '18', '50', '23', '45', '12', '42', '5', '37', '46', '8', '43']","['48', '49', '38', '21', '22']","[None, '44']","['14', '41']"
579,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['15', '47', '32', '18', '50', '23', '45', '12', '42', '5', '37', '46', '8', '43', '44']","['48', '49', '38', '21', '22']","[None, None]","['14', '41']"
579,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['47', '32', '18', '50', '23', '45', '12', '42', '5', '37', '46', '8', '43', '44']","['48', '49', '38', '21', '22']","['15', None]","['14', '41']"
579,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['32', '18', '50', '23', '45', '12', '42', '5', '37', '46', '8', '43', '44']","['48', '49', '38', '21', '22']","['15', '47']","['14', '41']"
580,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['32', '18', '50', '23', '45', '12', '42', '5', '37', '46', '8', '43', '44']","['48', '49', '38', '21', '22', '15']","[None, '47']","['14', '41']"
580,47 finished CPU → wait queue,cpu_to_io,47,CPU1,"['32', '18', '50', '23', '45', '12', '42', '5', '37', '46', '8', '43', '44']","['48', '49', '38', '21', '22', '15', '47']","[None, None]","['14', '41']"
580,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['18', '50', '23', '45', '12', '42', '5', '37', '46', '8', '43', '44']","['48', '49', '38', '21', '22', '15', '47']","['32', None]","['14', '41']"
580,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['50', '23', '45', '12', '42', '5', '37', '46', '8', '43', '44']","['48', '49', '38', '21', '22', '15', '47']","['32', '18']","['14', '41']"
582,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['50', '23', '45', '12', '42', '5', '37', '46', '8', '43', '44', '32']","['48', '49', '38', '21', '22', '15', '47']","[None, '18']","['14', '41']"
582,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['50', '23', '45', '12', '42', '5', '37', '46', '8', '43', '44', '32', '18']","['48', '49', '38', '21', '22', '15', '47']","[None, None]","['14', '41']"
582,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['23', '45', '12', '42', '5', '37', '46', '8', '43', '44', '32', '18']","['48', '49', '38', '21', '22', '15', '47']","['50', None]","['14', '41']"
582,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['45', '12', '42', '5', '37', '46', '8', '43', '44', '32', '18']","['48', '49', '38', '21', '22', '15', '47']","['50', '23']","['14', '41']"
584,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['45', '12', '42', '5', '37', '46', '8', '43', '44', '32', '18', '50']","['48', '49', '38', '21', '22', '15', '47']","[None, '23']","['14', '41']"
584,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['45', '12', '42', '5', '37', '46', '8', '43', '44', '32', '18', '50', '23']","['48', '49', '38', '21', '22', '15', '47']","[None, None]","['14', '41']"
584,41 finished I/O → ready queue,io_to_ready,41,IO1,"['45', '12', '42', '5', '37', '46', '8', '43', '44', '32', '18', '50', '23', '41']","['48', '49', '38', '21', '22', '15', '47']","[None, None]","['14', None]"
584,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['12', '42', '5', '37', '46', '8', '43', '44', '32', '18', '50', '23', '41']","['48', '49', '38', '21', '22', '15', '47']","['45', None]","['14', None]"
584,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['42', '5', '37', '46', '8', '43', '44', '32', '18', '50', '23', '41']","['48', '49', '38', '21', '22', '15', '47']","['45', '12']","['14', None]"
584,48 dispatched to IO1,dispatch_io,48,IO1,"['42', '5', '37', '46', '8', '43', '44', '32', '18', '50', '23', '41']","['49', '38', '21', '22', '15', '47']","['45', '12']","['14', '48']"
586,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['42', '5', '37', '46', '8', '43', '44', '32', '18', '50', '23', '41', '45']","['49', '38', '21', '22', '15', '47']","[None, '12']","['14', '48']"
586,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['42', '5', '37', '46', '8', '43', '44', '32', '18', '50', '23', '41', '45', '12']","['49', '38', '21', '22', '15', '47']","[None, None]","['14', '48']"
586,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['5', '37', '46', '8', '43', '44', '32', '18', '50', '23', '41', '45', '12']","['49', '38', '21', '22', '15', '47']","['42', None]","['14', '48']"
586,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['37', '46', '8', '43', '44', '32', '18', '50', '23', '41', '45', '12']","['49', '38', '21', '22', '15', '47']","['42', '5']","['14', '48']"
588,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['37', '46', '8', '43', '44', '32', '18', '50', '23', '41', '45', '12', '42']","['49', '38', '21', '22', '15', '47']","[None, '5']","['14', '48']"
588,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['37', '46', '8', '43', '44', '32', '18', '50', '23', '41', '45', '12', '42', '5']","['49', '38', '21', '22', '15', '47']","[None, None]","['14', '48']"
588,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['46', '8', '43', '44', '32', '18', '50', '23', '41', '45', '12', '42', '5']","['49', '38', '21', '22', '15', '47']","['37', None]","['14', '48']"
588,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['8', '43', '44', '32', '18', '50', '23', '41', '45', '12', '42', '5']","['49', '38', '21', '22', '15', '47']","['37', '46']","['14', '48']"
589,14 finished I/O → ready queue,io_to_ready,14,IO0,"['8', '43', '44', '32', '18', '50', '23', '41', '45', '12', '42', '5', '14']","['49', '38', '21', '22', '15', '47']","['37', '46']","[None, '48']"
589,49 dispatched to IO0,dispatch_io,49,IO0,"['8', '43', '44', '32', '18', '50', '23', '41', '45', '12', '42', '5', '14']","['38', '21', '22', '15', '47']","['37', '46']","['49', '48']"
590,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['8', '43', '44', '32', '18', '50', '23', '41', '45', '12', '42', '5', '14', '37']","['38', '21', '22', '15', '47']","[None, '46']","['49', '48']"
590,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['8', '43', '44', '32', '18', '50', '23', '41', '45', '12', '42', '5', '14', '37', '46']","['38', '21', '22', '15', '47']","[None, None]","['49', '48']"
590,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['43', '44', '32', '18', '50', '23', '41', '45', '12', '42', '5', '14', '37', '46']","['38', '21', '22', '15', '47']","['8', None]","['49', '48']"
590,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['44', '32', '18', '50', '23', '41', '45', '12', '42', '5', '14', '37', '46']","['38', '21', '22', '15', '47']","['8', '43']","['49', '48']"
592,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['44', '32', '18', '50', '23', '41', '45', '12', '42', '5', '14', '37', '46']","['38', '21', '22', '15', '47', '8']","[None, '43']","['49', '48']"
592,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['44', '32', '18', '50', '23', '41', '45', '12', '42', '5', '14', '37', '46', '43']","['38', '21', '22', '15', '47', '8']","[None, None]","['49', '48']"
592,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['32', '18', '50', '23', '41', '45', '12', '42', '5', '14', '37', '46', '43']","['38', '21', '22', '15', '47', '8']","['44', None]","['49', '48']"
592,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['18', '50', '23', '41', '45', '12', '42', '5', '14', '37', '46', '43']","['38', '21', '22', '15', '47', '8']","['44', '32']","['49', '48']"
594,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['18', '50', '23', '41', '45', '12', '42', '5', '14', '37', '46', '43', '44']","['38', '21', '22', '15', '47', '8']","[None, '32']","['49', '48']"
594,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['18', '50', '23', '41', '45', '12', '42', '5', '14', '37', '46', '43', '44', '32']","['38', '21', '22', '15', '47', '8']","[None, None]","['49', '48']"
594,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['50', '23', '41', '45', '12', '42', '5', '14', '37', '46', '43', '44', '32']","['38', '21', '22', '15', '47', '8']","['18', None]","['49', '48']"
594,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['23', '41', '45', '12', '42', '5', '14', '37', '46', '43', '44', '32']","['38', '21', '22', '15', '47', '8']","['18', '50']","['49', '48']"
595,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['23', '41', '45', '12', '42', '5', '14', '37', '46', '43', '44', '32']","['38', '21', '22', '15', '47', '8', '50']","['18', None]","['49', '48']"
595,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['41', '45', '12', '42', '5', '14', '37', '46', '43', '44', '32']","['38', '21', '22', '15', '47', '8', '50']","['18', '23']","['49', '48']"
596,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['41', '45', '12', '42', '5', '14', '37', '46', '43', '44', '32', '18']","['38', '21', '22', '15', '47', '8', '50']","[None, '23']","['49', '48']"
596,49 finished I/O → ready queue,io_to_ready,49,IO0,"['41', '45', '12', '42', '5', '14', '37', '46', '43', '44', '32', '18', '49']","['38', '21', '22', '15', '47', '8', '50']","[None, '23']","[None, '48']"
596,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['45', '12', '42', '5', '14', '37', '46', '43', '44', '32', '18', '49']","['38', '21', '22', '15', '47', '8', '50']","['41', '23']","[None, '48']"
596,38 dispatched to IO0,dispatch_io,38,IO0,"['45', '12', '42', '5', '14', '37', '46', '43', '44', '32', '18', '49']","['21', '22', '15', '47', '8', '50']","['41', '23']","['38', '48']"
597,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['45', '12', '42', '5', '14', '37', '46', '43', '44', '32', '18', '49', '23']","['21', '22', '15', '47', '8', '50']","['41', None]","['38', '48']"
597,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['12', '42', '5', '14', '37', '46', '43', '44', '32', '18', '49', '23']","['21', '22', '15', '47', '8', '50']","['41', '45']","['38', '48']"
598,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['12', '42', '5', '14', '37', '46', '43', '44', '32', '18', '49', '23', '41']","['21', '22', '15', '47', '8', '50']","[None, '45']","['38', '48']"
598,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['42', '5', '14', '37', '46', '43', '44', '32', '18', '49', '23', '41']","['21', '22', '15', '47', '8', '50']","['12', '45']","['38', '48']"
599,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['42', '5', '14', '37', '46', '43', '44', '32', '18', '49', '23', '41']","['21', '22', '15', '47', '8', '50', '12']","[None, '45']","['38', '48']"
599,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['42', '5', '14', '37', '46', '43', '44', '32', '18', '49', '23', '41', '45']","['21', '22', '15', '47', '8', '50', '12']","[None, None]","['38', '48']"
599,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['5', '14', '37', '46', '43', '44', '32', '18', '49', '23', '41', '45']","['21', '22', '15', '47', '8', '50', '12']","['42', None]","['38', '48']"
599,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['14', '37', '46', '43', '44', '32', '18', '49', '23', '41', '45']","['21', '22', '15', '47', '8', '50', '12']","['42', '5']","['38', '48']"
600,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['14', '37', '46', '43', '44', '32', '18', '49', '23', '41', '45']","['21', '22', '15', '47', '8', '50', '12', '42']","[None, '5']","['38', '48']"
600,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['37', '46', '43', '44', '32', '18', '49', '23', '41', '45']","['21', '22', '15', '47', '8', '50', '12', '42']","['14', '5']","['38', '48']"
601,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['37', '46', '43', '44', '32', '18', '49', '23', '41', '45', '5']","['21', '22', '15', '47', '8', '50', '12', '42']","['14', None]","['38', '48']"
601,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['46', '43', '44', '32', '18', '49', '23', '41', '45', '5']","['21', '22', '15', '47', '8', '50', '12', '42']","['14', '37']","['38', '48']"
602,14 finished all bursts,finished,14,CPU0,"['46', '43', '44', '32', '18', '49', '23', '41', '45', '5']","['21', '22', '15', '47', '8', '50', '12', '42']","[None, '37']","['38', '48']"
602,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['46', '43', '44', '32', '18', '49', '23', '41', '45', '5']","['21', '22', '15', '47', '8', '50', '12', '42', '37']","[None, None]","['38', '48']"
602,48 finished I/O → ready queue,io_to_ready,48,IO1,"['46', '43', '44', '32', '18', '49', '23', '41', '45', '5', '48']","['21', '22', '15', '47', '8', '50', '12', '42', '37']","[None, None]","['38', None]"
602,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['43', '44', '32', '18', '49', '23', '41', '45', '5', '48']","['21', '22', '15', '47', '8', '50', '12', '42', '37']","['46', None]","['38', None]"
602,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['44', '32', '18', '49', '23', '41', '45', '5', '48']","['21', '22', '15', '47', '8', '50', '12', '42', '37']","['46', '43']","['38', None]"
602,21 dispatched to IO1,dispatch_io,21,IO1,"['44', '32', '18', '49', '23', '41', '45', '5', '48']","['22', '15', '47', '8', '50', '12', '42', '37']","['46', '43']","['38', '21']"
604,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['44', '32', '18', '49', '23', '41', '45', '5', '48', '46']","['22', '15', '47', '8', '50', '12', '42', '37']","[None, '43']","['38', '21']"
604,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['44', '32', '18', '49', '23', '41', '45', '5', '48', '46', '43']","['22', '15', '47', '8', '50', '12', '42', '37']","[None, None]","['38', '21']"
604,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['32', '18', '49', '23', '41', '45', '5', '48', '46', '43']","['22', '15', '47', '8', '50', '12', '42', '37']","['44', None]","['38', '21']"
604,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['18', '49', '23', '41', '45', '5', '48', '46', '43']","['22', '15', '47', '8', '50', '12', '42', '37']","['44', '32']","['38', '21']"
606,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['18', '49', '23', '41', '45', '5', '48', '46', '43', '44']","['22', '15', '47', '8', '50', '12', '42', '37']","[None, '32']","['38', '21']"
606,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['18', '49', '23', '41', '45', '5', '48', '46', '43', '44', '32']","['22', '15', '47', '8', '50', '12', '42', '37']","[None, None]","['38', '21']"
606,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['49', '23', '41', '45', '5', '48', '46', '43', '44', '32']","['22', '15', '47', '8', '50', '12', '42', '37']","['18', None]","['38', '21']"
606,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['23', '41', '45', '5', '48', '46', '43', '44', '32']","['22', '15', '47', '8', '50', '12', '42', '37']","['18', '49']","['38', '21']"
608,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['23', '41', '45', '5', '48', '46', '43', '44', '32', '18']","['22', '15', '47', '8', '50', '12', '42', '37']","[None, '49']","['38', '21']"
608,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['23', '41', '45', '5', '48', '46', '43', '44', '32', '18', '49']","['22', '15', '47', '8', '50', '12', '42', '37']","[None, None]","['38', '21']"
608,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['41', '45', '5', '48', '46', '43', '44', '32', '18', '49']","['22', '15', '47', '8', '50', '12', '42', '37']","['23', None]","['38', '21']"
608,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['45', '5', '48', '46', '43', '44', '32', '18', '49']","['22', '15', '47', '8', '50', '12', '42', '37']","['23', '41']","['38', '21']"
610,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['45', '5', '48', '46', '43', '44', '32', '18', '49', '23']","['22', '15', '47', '8', '50', '12', '42', '37']","[None, '41']","['38', '21']"
610,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['45', '5', '48', '46', '43', '44', '32', '18', '49', '23', '41']","['22', '15', '47', '8', '50', '12', '42', '37']","[None, None]","['38', '21']"
610,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['5', '48', '46', '43', '44', '32', '18', '49', '23', '41']","['22', '15', '47', '8', '50', '12', '42', '37']","['45', None]","['38', '21']"
610,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['48', '46', '43', '44', '32', '18', '49', '23', '41']","['22', '15', '47', '8', '50', '12', '42', '37']","['45', '5']","['38', '21']"
611,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['48', '46', '43', '44', '32', '18', '49', '23', '41', '5']","['22', '15', '47', '8', '50', '12', '42', '37']","['45', None]","['38', '21']"
611,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['46', '43', '44', '32', '18', '49', '23', '41', '5']","['22', '15', '47', '8', '50', '12', '42', '37']","['45', '48']","['38', '21']"
612,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['46', '43', '44', '32', '18', '49', '23', '41', '5']","['22', '15', '47', '8', '50', '12', '42', '37', '45']","[None, '48']","['38', '21']"
612,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['43', '44', '32', '18', '49', '23', '41', '5']","['22', '15', '47', '8', '50', '12', '42', '37', '45']","['46', '48']","['38', '21']"
613,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['43', '44', '32', '18', '49', '23', '41', '5', '48']","['22', '15', '47', '8', '50', '12', '42', '37', '45']","['46', None]","['38', '21']"
613,38 finished I/O → ready queue,io_to_ready,38,IO0,"['43', '44', '32', '18', '49', '23', '41', '5', '48', '38']","['22', '15', '47', '8', '50', '12', '42', '37', '45']","['46', None]","[None, '21']"
613,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['44', '32', '18', '49', '23', '41', '5', '48', '38']","['22', '15', '47', '8', '50', '12', '42', '37', '45']","['46', '43']","[None, '21']"
613,22 dispatched to IO0,dispatch_io,22,IO0,"['44', '32', '18', '49', '23', '41', '5', '48', '38']","['15', '47', '8', '50', '12', '42', '37', '45']","['46', '43']","['22', '21']"
614,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['44', '32', '18', '49', '23', '41', '5', '48', '38', '46']","['15', '47', '8', '50', '12', '42', '37', '45']","[None, '43']","['22', '21']"
614,43 finished CPU → ready queue,cpu_to_ready,43,CPU1,"['44', '32', '18', '49', '23', '41', '5', '48', '38', '46', '43']","['15', '47', '8', '50', '12', '42', '37', '45']","[None, None]","['22', '21']"
614,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['32', '18', '49', '23', '41', '5', '48', '38', '46', '43']","['15', '47', '8', '50', '12', '42', '37', '45']","['44', None]","['22', '21']"
614,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['18', '49', '23', '41', '5', '48', '38', '46', '43']","['15', '47', '8', '50', '12', '42', '37', '45']","['44', '32']","['22', '21']"
615,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['18', '49', '23', '41', '5', '48', '38', '46', '43', '32']","['15', '47', '8', '50', '12', '42', '37', '45']","['44', None]","['22', '21']"
615,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['49', '23', '41', '5', '48', '38', '46', '43', '32']","['15', '47', '8', '50', '12', '42', '37', '45']","['44', '18']","['22', '21']"
616,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['49', '23', '41', '5', '48', '38', '46', '43', '32', '44']","['15', '47', '8', '50', '12', '42', '37', '45']","[None, '18']","['22', '21']"
616,18 finished all bursts,finished,18,CPU1,"['49', '23', '41', '5', '48', '38', '46', '43', '32', '44']","['15', '47', '8', '50', '12', '42', '37', '45']","[None, None]","['22', '21']"
616,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['23', '41', '5', '48', '38', '46', '43', '32', '44']","['15', '47', '8', '50', '12', '42', '37', '45']","['49', None]","['22', '21']"
616,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['41', '5', '48', '38', '46', '43', '32', '44']","['15', '47', '8', '50', '12', '42', '37', '45']","['49', '23']","['22', '21']"
617,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['41', '5', '48', '38', '46', '43', '32', '44']","['15', '47', '8', '50', '12', '42', '37', '45', '23']","['49', None]","['22', '21']"
617,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['5', '48', '38', '46', '43', '32', '44']","['15', '47', '8', '50', '12', '42', '37', '45', '23']","['49', '41']","['22', '21']"
618,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['5', '48', '38', '46', '43', '32', '44']","['15', '47', '8', '50', '12', '42', '37', '45', '23', '49']","[None, '41']","['22', '21']"
618,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['5', '48', '38', '46', '43', '32', '44']","['15', '47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, None]","['22', '21']"
618,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['48', '38', '46', '43', '32', '44']","['15', '47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['5', None]","['22', '21']"
618,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['38', '46', '43', '32', '44']","['15', '47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['5', '48']","['22', '21']"
620,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['38', '46', '43', '32', '44', '5']","['15', '47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, '48']","['22', '21']"
620,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['38', '46', '43', '32', '44', '5', '48']","['15', '47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, None]","['22', '21']"
620,21 finished I/O → ready queue,io_to_ready,21,IO1,"['38', '46', '43', '32', '44', '5', '48', '21']","['15', '47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, None]","['22', None]"
620,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['46', '43', '32', '44', '5', '48', '21']","['15', '47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['38', None]","['22', None]"
620,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['43', '32', '44', '5', '48', '21']","['15', '47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['38', '46']","['22', None]"
620,15 dispatched to IO1,dispatch_io,15,IO1,"['43', '32', '44', '5', '48', '21']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['38', '46']","['22', '15']"
622,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['43', '32', '44', '5', '48', '21', '38']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, '46']","['22', '15']"
622,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['43', '32', '44', '5', '48', '21', '38', '46']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, None]","['22', '15']"
622,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['32', '44', '5', '48', '21', '38', '46']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['43', None]","['22', '15']"
622,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['44', '5', '48', '21', '38', '46']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['43', '32']","['22', '15']"
623,43 finished all bursts,finished,43,CPU0,"['44', '5', '48', '21', '38', '46']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, '32']","['22', '15']"
623,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['5', '48', '21', '38', '46']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['44', '32']","['22', '15']"
624,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['5', '48', '21', '38', '46', '32']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['44', None]","['22', '15']"
624,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['48', '21', '38', '46', '32']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['44', '5']","['22', '15']"
625,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['48', '21', '38', '46', '32', '44']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, '5']","['22', '15']"
625,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['21', '38', '46', '32', '44']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['48', '5']","['22', '15']"
626,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['21', '38', '46', '32', '44', '5']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['48', None]","['22', '15']"
626,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['38', '46', '32', '44', '5']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['48', '21']","['22', '15']"
627,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,"['38', '46', '32', '44', '5', '48']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, '21']","['22', '15']"
627,22 finished I/O → ready queue,io_to_ready,22,IO0,"['38', '46', '32', '44', '5', '48', '22']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, '21']","[None, '15']"
627,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['46', '32', '44', '5', '48', '22']","['47', '8', '50', '12', '42', '37', '45', '23', '49', '41']","['38', '21']","[None, '15']"
627,47 dispatched to IO0,dispatch_io,47,IO0,"['46', '32', '44', '5', '48', '22']","['8', '50', '12', '42', '37', '45', '23', '49', '41']","['38', '21']","['47', '15']"
628,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['46', '32', '44', '5', '48', '22', '21']","['8', '50', '12', '42', '37', '45', '23', '49', '41']","['38', None]","['47', '15']"
628,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['32', '44', '5', '48', '22', '21']","['8', '50', '12', '42', '37', '45', '23', '49', '41']","['38', '46']","['47', '15']"
629,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['32', '44', '5', '48', '22', '21', '38']","['8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, '46']","['47', '15']"
629,47 finished I/O → ready queue,io_to_ready,47,IO0,"['32', '44', '5', '48', '22', '21', '38', '47']","['8', '50', '12', '42', '37', '45', '23', '49', '41']","[None, '46']","[None, '15']"
629,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['44', '5', '48', '22', '21', '38', '47']","['8', '50', '12', '42', '37', '45', '23', '49', '41']","['32', '46']","[None, '15']"
629,8 dispatched to IO0,dispatch_io,8,IO0,"['44', '5', '48', '22', '21', '38', '47']","['50', '12', '42', '37', '45', '23', '49', '41']","['32', '46']","['8', '15']"
630,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['44', '5', '48', '22', '21', '38', '47', '46']","['50', '12', '42', '37', '45', '23', '49', '41']","['32', None]","['8', '15']"
630,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['5', '48', '22', '21', '38', '47', '46']","['50', '12', '42', '37', '45', '23', '49', '41']","['32', '44']","['8', '15']"
631,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['5', '48', '22', '21', '38', '47', '46', '32']","['50', '12', '42', '37', '45', '23', '49', '41']","[None, '44']","['8', '15']"
631,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['48', '22', '21', '38', '47', '46', '32']","['50', '12', '42', '37', '45', '23', '49', '41']","['5', '44']","['8', '15']"
632,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['48', '22', '21', '38', '47', '46', '32', '44']","['50', '12', '42', '37', '45', '23', '49', '41']","['5', None]","['8', '15']"
632,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['22', '21', '38', '47', '46', '32', '44']","['50', '12', '42', '37', '45', '23', '49', '41']","['5', '48']","['8', '15']"
633,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['22', '21', '38', '47', '46', '32', '44', '5']","['50', '12', '42', '37', '45', '23', '49', '41']","[None, '48']","['8', '15']"
633,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['21', '38', '47', '46', '32', '44', '5']","['50', '12', '42', '37', '45', '23', '49', '41']","['22', '48']","['8', '15']"
634,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['21', '38', '47', '46', '32', '44', '5', '48']","['50', '12', '42', '37', '45', '23', '49', '41']","['22', None]","['8', '15']"
634,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['38', '47', '46', '32', '44', '5', '48']","['50', '12', '42', '37', '45', '23', '49', '41']","['22', '21']","['8', '15']"
635,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['38', '47', '46', '32', '44', '5', '48', '22']","['50', '12', '42', '37', '45', '23', '49', '41']","[None, '21']","['8', '15']"
635,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['47', '46', '32', '44', '5', '48', '22']","['50', '12', '42', '37', '45', '23', '49', '41']","['38', '21']","['8', '15']"
636,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['47', '46', '32', '44', '5', '48', '22', '21']","['50', '12', '42', '37', '45', '23', '49', '41']","['38', None]","['8', '15']"
636,15 finished I/O → ready queue,io_to_ready,15,IO1,"['47', '46', '32', '44', '5', '48', '22', '21', '15']","['50', '12', '42', '37', '45', '23', '49', '41']","['38', None]","['8', None]"
636,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['46', '32', '44', '5', '48', '22', '21', '15']","['50', '12', '42', '37', '45', '23', '49', '41']","['38', '47']","['8', None]"
636,50 dispatched to IO1,dispatch_io,50,IO1,"['46', '32', '44', '5', '48', '22', '21', '15']","['12', '42', '37', '45', '23', '49', '41']","['38', '47']","['8', '50']"
637,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['46', '32', '44', '5', '48', '22', '21', '15', '38']","['12', '42', '37', '45', '23', '49', '41']","[None, '47']","['8', '50']"
637,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['32', '44', '5', '48', '22', '21', '15', '38']","['12', '42', '37', '45', '23', '49', '41']","['46', '47']","['8', '50']"
638,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['32', '44', '5', '48', '22', '21', '15', '38', '47']","['12', '42', '37', '45', '23', '49', '41']","['46', None]","['8', '50']"
638,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['44', '5', '48', '22', '21', '15', '38', '47']","['12', '42', '37', '45', '23', '49', '41']","['46', '32']","['8', '50']"
639,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['44', '5', '48', '22', '21', '15', '38', '47', '46']","['12', '42', '37', '45', '23', '49', '41']","[None, '32']","['8', '50']"
639,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['5', '48', '22', '21', '15', '38', '47', '46']","['12', '42', '37', '45', '23', '49', '41']","['44', '32']","['8', '50']"
640,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['5', '48', '22', '21', '15', '38', '47', '46', '32']","['12', '42', '37', '45', '23', '49', '41']","['44', None]","['8', '50']"
640,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['48', '22', '21', '15', '38', '47', '46', '32']","['12', '42', '37', '45', '23', '49', '41']","['44', '5']","['8', '50']"
641,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['48', '22', '21', '15', '38', '47', '46', '32']","['12', '42', '37', '45', '23', '49', '41', '44']","[None, '5']","['8', '50']"
641,50 finished I/O → ready queue,io_to_ready,50,IO1,"['48', '22', '21', '15', '38', '47', '46', '32', '50']","['12', '42', '37', '45', '23', '49', '41', '44']","[None, '5']","['8', None]"
641,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['22', '21', '15', '38', '47', '46', '32', '50']","['12', '42', '37', '45', '23', '49', '41', '44']","['48', '5']","['8', None]"
641,12 dispatched to IO1,dispatch_io,12,IO1,"['22', '21', '15', '38', '47', '46', '32', '50']","['42', '37', '45', '23', '49', '41', '44']","['48', '5']","['8', '12']"
642,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['22', '21', '15', '38', '47', '46', '32', '50', '5']","['42', '37', '45', '23', '49', '41', '44']","['48', None]","['8', '12']"
642,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['21', '15', '38', '47', '46', '32', '50', '5']","['42', '37', '45', '23', '49', '41', '44']","['48', '22']","['8', '12']"
643,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['21', '15', '38', '47', '46', '32', '50', '5', '48']","['42', '37', '45', '23', '49', '41', '44']","[None, '22']","['8', '12']"
643,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '38', '47', '46', '32', '50', '5', '48']","['42', '37', '45', '23', '49', '41', '44']","['21', '22']","['8', '12']"
644,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['15', '38', '47', '46', '32', '50', '5', '48', '22']","['42', '37', '45', '23', '49', '41', '44']","['21', None]","['8', '12']"
644,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['38', '47', '46', '32', '50', '5', '48', '22']","['42', '37', '45', '23', '49', '41', '44']","['21', '15']","['8', '12']"
645,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['38', '47', '46', '32', '50', '5', '48', '22', '21']","['42', '37', '45', '23', '49', '41', '44']","[None, '15']","['8', '12']"
645,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['47', '46', '32', '50', '5', '48', '22', '21']","['42', '37', '45', '23', '49', '41', '44']","['38', '15']","['8', '12']"
646,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['47', '46', '32', '50', '5', '48', '22', '21', '15']","['42', '37', '45', '23', '49', '41', '44']","['38', None]","['8', '12']"
646,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['46', '32', '50', '5', '48', '22', '21', '15']","['42', '37', '45', '23', '49', '41', '44']","['38', '47']","['8', '12']"
647,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['46', '32', '50', '5', '48', '22', '21', '15', '38']","['42', '37', '45', '23', '49', '41', '44']","[None, '47']","['8', '12']"
647,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['46', '32', '50', '5', '48', '22', '21', '15', '38', '47']","['42', '37', '45', '23', '49', '41', '44']","[None, None]","['8', '12']"
647,8 finished I/O → ready queue,io_to_ready,8,IO0,"['46', '32', '50', '5', '48', '22', '21', '15', '38', '47', '8']","['42', '37', '45', '23', '49', '41', '44']","[None, None]","[None, '12']"
647,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['32', '50', '5', '48', '22', '21', '15', '38', '47', '8']","['42', '37', '45', '23', '49', '41', '44']","['46', None]","[None, '12']"
647,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['50', '5', '48', '22', '21', '15', '38', '47', '8']","['42', '37', '45', '23', '49', '41', '44']","['46', '32']","[None, '12']"
647,42 dispatched to IO0,dispatch_io,42,IO0,"['50', '5', '48', '22', '21', '15', '38', '47', '8']","['37', '45', '23', '49', '41', '44']","['46', '32']","['42', '12']"
649,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['50', '5', '48', '22', '21', '15', '38', '47', '8', '46']","['37', '45', '23', '49', '41', '44']","[None, '32']","['42', '12']"
649,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['50', '5', '48', '22', '21', '15', '38', '47', '8', '46', '32']","['37', '45', '23', '49', '41', '44']","[None, None]","['42', '12']"
649,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['5', '48', '22', '21', '15', '38', '47', '8', '46', '32']","['37', '45', '23', '49', '41', '44']","['50', None]","['42', '12']"
649,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['48', '22', '21', '15', '38', '47', '8', '46', '32']","['37', '45', '23', '49', '41', '44']","['50', '5']","['42', '12']"
650,42 finished I/O → ready queue,io_to_ready,42,IO0,"['48', '22', '21', '15', '38', '47', '8', '46', '32', '42']","['37', '45', '23', '49', '41', '44']","['50', '5']","[None, '12']"
650,37 dispatched to IO0,dispatch_io,37,IO0,"['48', '22', '21', '15', '38', '47', '8', '46', '32', '42']","['45', '23', '49', '41', '44']","['50', '5']","['37', '12']"
651,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['48', '22', '21', '15', '38', '47', '8', '46', '32', '42', '50']","['45', '23', '49', '41', '44']","[None, '5']","['37', '12']"
651,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['48', '22', '21', '15', '38', '47', '8', '46', '32', '42', '50', '5']","['45', '23', '49', '41', '44']","[None, None]","['37', '12']"
651,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['22', '21', '15', '38', '47', '8', '46', '32', '42', '50', '5']","['45', '23', '49', '41', '44']","['48', None]","['37', '12']"
651,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['21', '15', '38', '47', '8', '46', '32', '42', '50', '5']","['45', '23', '49', '41', '44']","['48', '22']","['37', '12']"
652,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['21', '15', '38', '47', '8', '46', '32', '42', '50', '5']","['45', '23', '49', '41', '44', '48']","[None, '22']","['37', '12']"
652,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '38', '47', '8', '46', '32', '42', '50', '5']","['45', '23', '49', '41', '44', '48']","['21', '22']","['37', '12']"
653,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['15', '38', '47', '8', '46', '32', '42', '50', '5', '22']","['45', '23', '49', '41', '44', '48']","['21', None]","['37', '12']"
653,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['38', '47', '8', '46', '32', '42', '50', '5', '22']","['45', '23', '49', '41', '44', '48']","['21', '15']","['37', '12']"
654,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['38', '47', '8', '46', '32', '42', '50', '5', '22', '21']","['45', '23', '49', '41', '44', '48']","[None, '15']","['37', '12']"
654,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['47', '8', '46', '32', '42', '50', '5', '22', '21']","['45', '23', '49', '41', '44', '48']","['38', '15']","['37', '12']"
655,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['47', '8', '46', '32', '42', '50', '5', '22', '21', '15']","['45', '23', '49', '41', '44', '48']","['38', None]","['37', '12']"
655,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['8', '46', '32', '42', '50', '5', '22', '21', '15']","['45', '23', '49', '41', '44', '48']","['38', '47']","['37', '12']"
656,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['8', '46', '32', '42', '50', '5', '22', '21', '15', '38']","['45', '23', '49', '41', '44', '48']","[None, '47']","['37', '12']"
656,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['46', '32', '42', '50', '5', '22', '21', '15', '38']","['45', '23', '49', '41', '44', '48']","['8', '47']","['37', '12']"
657,47 finished all bursts,finished,47,CPU1,"['46', '32', '42', '50', '5', '22', '21', '15', '38']","['45', '23', '49', '41', '44', '48']","['8', None]","['37', '12']"
657,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['32', '42', '50', '5', '22', '21', '15', '38']","['45', '23', '49', '41', '44', '48']","['8', '46']","['37', '12']"
658,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['32', '42', '50', '5', '22', '21', '15', '38', '8']","['45', '23', '49', '41', '44', '48']","[None, '46']","['37', '12']"
658,46 finished CPU → wait queue,cpu_to_io,46,CPU1,"['32', '42', '50', '5', '22', '21', '15', '38', '8']","['45', '23', '49', '41', '44', '48', '46']","[None, None]","['37', '12']"
658,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['42', '50', '5', '22', '21', '15', '38', '8']","['45', '23', '49', '41', '44', '48', '46']","['32', None]","['37', '12']"
658,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['50', '5', '22', '21', '15', '38', '8']","['45', '23', '49', '41', '44', '48', '46']","['32', '42']","['37', '12']"
660,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['50', '5', '22', '21', '15', '38', '8', '32']","['45', '23', '49', '41', '44', '48', '46']","[None, '42']","['37', '12']"
660,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['50', '5', '22', '21', '15', '38', '8', '32', '42']","['45', '23', '49', '41', '44', '48', '46']","[None, None]","['37', '12']"
660,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['5', '22', '21', '15', '38', '8', '32', '42']","['45', '23', '49', '41', '44', '48', '46']","['50', None]","['37', '12']"
660,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['22', '21', '15', '38', '8', '32', '42']","['45', '23', '49', '41', '44', '48', '46']","['50', '5']","['37', '12']"
662,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['22', '21', '15', '38', '8', '32', '42']","['45', '23', '49', '41', '44', '48', '46', '50']","[None, '5']","['37', '12']"
662,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['22', '21', '15', '38', '8', '32', '42', '5']","['45', '23', '49', '41', '44', '48', '46', '50']","[None, None]","['37', '12']"
662,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['21', '15', '38', '8', '32', '42', '5']","['45', '23', '49', '41', '44', '48', '46', '50']","['22', None]","['37', '12']"
662,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '38', '8', '32', '42', '5']","['45', '23', '49', '41', '44', '48', '46', '50']","['22', '21']","['37', '12']"
663,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['15', '38', '8', '32', '42', '5', '22']","['45', '23', '49', '41', '44', '48', '46', '50']","[None, '21']","['37', '12']"
663,12 finished I/O → ready queue,io_to_ready,12,IO1,"['15', '38', '8', '32', '42', '5', '22', '12']","['45', '23', '49', '41', '44', '48', '46', '50']","[None, '21']","['37', None]"
663,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['38', '8', '32', '42', '5', '22', '12']","['45', '23', '49', '41', '44', '48', '46', '50']","['15', '21']","['37', None]"
663,45 dispatched to IO1,dispatch_io,45,IO1,"['38', '8', '32', '42', '5', '22', '12']","['23', '49', '41', '44', '48', '46', '50']","['15', '21']","['37', '45']"
664,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['38', '8', '32', '42', '5', '22', '12', '21']","['23', '49', '41', '44', '48', '46', '50']","['15', None]","['37', '45']"
664,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['8', '32', '42', '5', '22', '12', '21']","['23', '49', '41', '44', '48', '46', '50']","['15', '38']","['37', '45']"
665,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['8', '32', '42', '5', '22', '12', '21', '15']","['23', '49', '41', '44', '48', '46', '50']","[None, '38']","['37', '45']"
665,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['8', '32', '42', '5', '22', '12', '21', '15', '38']","['23', '49', '41', '44', '48', '46', '50']","[None, None]","['37', '45']"
665,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['32', '42', '5', '22', '12', '21', '15', '38']","['23', '49', '41', '44', '48', '46', '50']","['8', None]","['37', '45']"
665,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['42', '5', '22', '12', '21', '15', '38']","['23', '49', '41', '44', '48', '46', '50']","['8', '32']","['37', '45']"
666,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['42', '5', '22', '12', '21', '15', '38']","['23', '49', '41', '44', '48', '46', '50', '32']","['8', None]","['37', '45']"
666,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['5', '22', '12', '21', '15', '38']","['23', '49', '41', '44', '48', '46', '50', '32']","['8', '42']","['37', '45']"
667,8 finished all bursts,finished,8,CPU0,"['5', '22', '12', '21', '15', '38']","['23', '49', '41', '44', '48', '46', '50', '32']","[None, '42']","['37', '45']"
667,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['22', '12', '21', '15', '38']","['23', '49', '41', '44', '48', '46', '50', '32']","['5', '42']","['37', '45']"
668,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['22', '12', '21', '15', '38', '5']","['23', '49', '41', '44', '48', '46', '50', '32']","[None, '42']","['37', '45']"
668,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['22', '12', '21', '15', '38', '5']","['23', '49', '41', '44', '48', '46', '50', '32', '42']","[None, None]","['37', '45']"
668,45 finished I/O → ready queue,io_to_ready,45,IO1,"['22', '12', '21', '15', '38', '5', '45']","['23', '49', '41', '44', '48', '46', '50', '32', '42']","[None, None]","['37', None]"
668,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '21', '15', '38', '5', '45']","['23', '49', '41', '44', '48', '46', '50', '32', '42']","['22', None]","['37', None]"
668,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '15', '38', '5', '45']","['23', '49', '41', '44', '48', '46', '50', '32', '42']","['22', '12']","['37', None]"
668,23 dispatched to IO1,dispatch_io,23,IO1,"['21', '15', '38', '5', '45']","['49', '41', '44', '48', '46', '50', '32', '42']","['22', '12']","['37', '23']"
669,37 finished I/O → ready queue,io_to_ready,37,IO0,"['21', '15', '38', '5', '45', '37']","['49', '41', '44', '48', '46', '50', '32', '42']","['22', '12']","[None, '23']"
669,49 dispatched to IO0,dispatch_io,49,IO0,"['21', '15', '38', '5', '45', '37']","['41', '44', '48', '46', '50', '32', '42']","['22', '12']","['49', '23']"
670,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['21', '15', '38', '5', '45', '37', '22']","['41', '44', '48', '46', '50', '32', '42']","[None, '12']","['49', '23']"
670,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['21', '15', '38', '5', '45', '37', '22', '12']","['41', '44', '48', '46', '50', '32', '42']","[None, None]","['49', '23']"
670,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '38', '5', '45', '37', '22', '12']","['41', '44', '48', '46', '50', '32', '42']","['21', None]","['49', '23']"
670,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['38', '5', '45', '37', '22', '12']","['41', '44', '48', '46', '50', '32', '42']","['21', '15']","['49', '23']"
672,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['38', '5', '45', '37', '22', '12', '21']","['41', '44', '48', '46', '50', '32', '42']","[None, '15']","['49', '23']"
672,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['38', '5', '45', '37', '22', '12', '21', '15']","['41', '44', '48', '46', '50', '32', '42']","[None, None]","['49', '23']"
672,49 finished I/O → ready queue,io_to_ready,49,IO0,"['38', '5', '45', '37', '22', '12', '21', '15', '49']","['41', '44', '48', '46', '50', '32', '42']","[None, None]","[None, '23']"
672,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['5', '45', '37', '22', '12', '21', '15', '49']","['41', '44', '48', '46', '50', '32', '42']","['38', None]","[None, '23']"
672,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['45', '37', '22', '12', '21', '15', '49']","['41', '44', '48', '46', '50', '32', '42']","['38', '5']","[None, '23']"
672,41 dispatched to IO0,dispatch_io,41,IO0,"['45', '37', '22', '12', '21', '15', '49']","['44', '48', '46', '50', '32', '42']","['38', '5']","['41', '23']"
674,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['45', '37', '22', '12', '21', '15', '49', '38']","['44', '48', '46', '50', '32', '42']","[None, '5']","['41', '23']"
674,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['45', '37', '22', '12', '21', '15', '49', '38', '5']","['44', '48', '46', '50', '32', '42']","[None, None]","['41', '23']"
674,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['37', '22', '12', '21', '15', '49', '38', '5']","['44', '48', '46', '50', '32', '42']","['45', None]","['41', '23']"
674,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['22', '12', '21', '15', '49', '38', '5']","['44', '48', '46', '50', '32', '42']","['45', '37']","['41', '23']"
675,45 finished all bursts,finished,45,CPU0,"['22', '12', '21', '15', '49', '38', '5']","['44', '48', '46', '50', '32', '42']","[None, '37']","['41', '23']"
675,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '21', '15', '49', '38', '5']","['44', '48', '46', '50', '32', '42']","['22', '37']","['41', '23']"
676,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['12', '21', '15', '49', '38', '5', '37']","['44', '48', '46', '50', '32', '42']","['22', None]","['41', '23']"
676,41 finished I/O → ready queue,io_to_ready,41,IO0,"['12', '21', '15', '49', '38', '5', '37', '41']","['44', '48', '46', '50', '32', '42']","['22', None]","[None, '23']"
676,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '15', '49', '38', '5', '37', '41']","['44', '48', '46', '50', '32', '42']","['22', '12']","[None, '23']"
676,44 dispatched to IO0,dispatch_io,44,IO0,"['21', '15', '49', '38', '5', '37', '41']","['48', '46', '50', '32', '42']","['22', '12']","['44', '23']"
677,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['21', '15', '49', '38', '5', '37', '41', '22']","['48', '46', '50', '32', '42']","[None, '12']","['44', '23']"
677,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '49', '38', '5', '37', '41', '22']","['48', '46', '50', '32', '42']","['21', '12']","['44', '23']"
678,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '49', '38', '5', '37', '41', '22', '12']","['48', '46', '50', '32', '42']","['21', None]","['44', '23']"
678,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['49', '38', '5', '37', '41', '22', '12']","['48', '46', '50', '32', '42']","['21', '15']","['44', '23']"
679,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['49', '38', '5', '37', '41', '22', '12', '21']","['48', '46', '50', '32', '42']","[None, '15']","['44', '23']"
679,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['38', '5', '37', '41', '22', '12', '21']","['48', '46', '50', '32', '42']","['49', '15']","['44', '23']"
680,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['38', '5', '37', '41', '22', '12', '21', '15']","['48', '46', '50', '32', '42']","['49', None]","['44', '23']"
680,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['5', '37', '41', '22', '12', '21', '15']","['48', '46', '50', '32', '42']","['49', '38']","['44', '23']"
681,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['5', '37', '41', '22', '12', '21', '15', '49']","['48', '46', '50', '32', '42']","[None, '38']","['44', '23']"
681,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['37', '41', '22', '12', '21', '15', '49']","['48', '46', '50', '32', '42']","['5', '38']","['44', '23']"
682,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['37', '41', '22', '12', '21', '15', '49', '38']","['48', '46', '50', '32', '42']","['5', None]","['44', '23']"
682,23 finished I/O → ready queue,io_to_ready,23,IO1,"['37', '41', '22', '12', '21', '15', '49', '38', '23']","['48', '46', '50', '32', '42']","['5', None]","['44', None]"
682,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['41', '22', '12', '21', '15', '49', '38', '23']","['48', '46', '50', '32', '42']","['5', '37']","['44', None]"
682,48 dispatched to IO1,dispatch_io,48,IO1,"['41', '22', '12', '21', '15', '49', '38', '23']","['46', '50', '32', '42']","['5', '37']","['44', '48']"
683,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['41', '22', '12', '21', '15', '49', '38', '23', '5']","['46', '50', '32', '42']","[None, '37']","['44', '48']"
683,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['22', '12', '21', '15', '49', '38', '23', '5']","['46', '50', '32', '42']","['41', '37']","['44', '48']"
684,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['22', '12', '21', '15', '49', '38', '23', '5', '37']","['46', '50', '32', '42']","['41', None]","['44', '48']"
684,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '21', '15', '49', '38', '23', '5', '37']","['46', '50', '32', '42']","['41', '22']","['44', '48']"
685,41 finished all bursts,finished,41,CPU0,"['12', '21', '15', '49', '38', '23', '5', '37']","['46', '50', '32', '42']","[None, '22']","['44', '48']"
685,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '15', '49', '38', '23', '5', '37']","['46', '50', '32', '42']","['12', '22']","['44', '48']"
686,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['21', '15', '49', '38', '23', '5', '37', '22']","['46', '50', '32', '42']","['12', None]","['44', '48']"
686,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '49', '38', '23', '5', '37', '22']","['46', '50', '32', '42']","['12', '21']","['44', '48']"
687,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '49', '38', '23', '5', '37', '22', '12']","['46', '50', '32', '42']","[None, '21']","['44', '48']"
687,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['49', '38', '23', '5', '37', '22', '12']","['46', '50', '32', '42']","['15', '21']","['44', '48']"
688,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['49', '38', '23', '5', '37', '22', '12', '15']","['46', '50', '32', '42']","[None, '21']","['44', '48']"
688,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['49', '38', '23', '5', '37', '22', '12', '15', '21']","['46', '50', '32', '42']","[None, None]","['44', '48']"
688,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['38', '23', '5', '37', '22', '12', '15', '21']","['46', '50', '32', '42']","['49', None]","['44', '48']"
688,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['23', '5', '37', '22', '12', '15', '21']","['46', '50', '32', '42']","['49', '38']","['44', '48']"
689,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,"['23', '5', '37', '22', '12', '15', '21', '49']","['46', '50', '32', '42']","[None, '38']","['44', '48']"
689,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '37', '22', '12', '15', '21', '49']","['46', '50', '32', '42']","['23', '38']","['44', '48']"
690,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['5', '37', '22', '12', '15', '21', '49', '38']","['46', '50', '32', '42']","['23', None]","['44', '48']"
690,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['37', '22', '12', '15', '21', '49', '38']","['46', '50', '32', '42']","['23', '5']","['44', '48']"
691,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['37', '22', '12', '15', '21', '49', '38', '23']","['46', '50', '32', '42']","[None, '5']","['44', '48']"
691,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['22', '12', '15', '21', '49', '38', '23']","['46', '50', '32', '42']","['37', '5']","['44', '48']"
692,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['22', '12', '15', '21', '49', '38', '23', '5']","['46', '50', '32', '42']","['37', None]","['44', '48']"
692,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '15', '21', '49', '38', '23', '5']","['46', '50', '32', '42']","['37', '22']","['44', '48']"
693,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['12', '15', '21', '49', '38', '23', '5', '37']","['46', '50', '32', '42']","[None, '22']","['44', '48']"
693,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '21', '49', '38', '23', '5', '37']","['46', '50', '32', '42']","['12', '22']","['44', '48']"
694,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['15', '21', '49', '38', '23', '5', '37', '22']","['46', '50', '32', '42']","['12', None]","['44', '48']"
694,44 finished I/O → ready queue,io_to_ready,44,IO0,"['15', '21', '49', '38', '23', '5', '37', '22', '44']","['46', '50', '32', '42']","['12', None]","[None, '48']"
694,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['21', '49', '38', '23', '5', '37', '22', '44']","['46', '50', '32', '42']","['12', '15']","[None, '48']"
694,46 dispatched to IO0,dispatch_io,46,IO0,"['21', '49', '38', '23', '5', '37', '22', '44']","['50', '32', '42']","['12', '15']","['46', '48']"
695,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['21', '49', '38', '23', '5', '37', '22', '44']","['50', '32', '42', '12']","[None, '15']","['46', '48']"
695,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['49', '38', '23', '5', '37', '22', '44']","['50', '32', '42', '12']","['21', '15']","['46', '48']"
696,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['49', '38', '23', '5', '37', '22', '44', '15']","['50', '32', '42', '12']","['21', None]","['46', '48']"
696,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['38', '23', '5', '37', '22', '44', '15']","['50', '32', '42', '12']","['21', '49']","['46', '48']"
697,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['38', '23', '5', '37', '22', '44', '15', '21']","['50', '32', '42', '12']","[None, '49']","['46', '48']"
697,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['23', '5', '37', '22', '44', '15', '21']","['50', '32', '42', '12']","['38', '49']","['46', '48']"
698,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['23', '5', '37', '22', '44', '15', '21', '38']","['50', '32', '42', '12']","[None, '49']","['46', '48']"
698,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['23', '5', '37', '22', '44', '15', '21', '38', '49']","['50', '32', '42', '12']","[None, None]","['46', '48']"
698,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '37', '22', '44', '15', '21', '38', '49']","['50', '32', '42', '12']","['23', None]","['46', '48']"
698,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['37', '22', '44', '15', '21', '38', '49']","['50', '32', '42', '12']","['23', '5']","['46', '48']"
700,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['37', '22', '44', '15', '21', '38', '49', '23']","['50', '32', '42', '12']","[None, '5']","['46', '48']"
700,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['37', '22', '44', '15', '21', '38', '49', '23', '5']","['50', '32', '42', '12']","[None, None]","['46', '48']"
700,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['22', '44', '15', '21', '38', '49', '23', '5']","['50', '32', '42', '12']","['37', None]","['46', '48']"
700,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['44', '15', '21', '38', '49', '23', '5']","['50', '32', '42', '12']","['37', '22']","['46', '48']"
701,37 finished CPU → wait queue,cpu_to_io,37,CPU0,"['44', '15', '21', '38', '49', '23', '5']","['50', '32', '42', '12', '37']","[None, '22']","['46', '48']"
701,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['44', '15', '21', '38', '49', '23', '5', '22']","['50', '32', '42', '12', '37']","[None, None]","['46', '48']"
701,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['15', '21', '38', '49', '23', '5', '22']","['50', '32', '42', '12', '37']","['44', None]","['46', '48']"
701,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['21', '38', '49', '23', '5', '22']","['50', '32', '42', '12', '37']","['44', '15']","['46', '48']"
703,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['21', '38', '49', '23', '5', '22', '44']","['50', '32', '42', '12', '37']","[None, '15']","['46', '48']"
703,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['21', '38', '49', '23', '5', '22', '44', '15']","['50', '32', '42', '12', '37']","[None, None]","['46', '48']"
703,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['38', '49', '23', '5', '22', '44', '15']","['50', '32', '42', '12', '37']","['21', None]","['46', '48']"
703,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['49', '23', '5', '22', '44', '15']","['50', '32', '42', '12', '37']","['21', '38']","['46', '48']"
704,48 finished I/O → ready queue,io_to_ready,48,IO1,"['49', '23', '5', '22', '44', '15', '48']","['50', '32', '42', '12', '37']","['21', '38']","['46', None]"
704,50 dispatched to IO1,dispatch_io,50,IO1,"['49', '23', '5', '22', '44', '15', '48']","['32', '42', '12', '37']","['21', '38']","['46', '50']"
705,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['49', '23', '5', '22', '44', '15', '48', '21']","['32', '42', '12', '37']","[None, '38']","['46', '50']"
705,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['49', '23', '5', '22', '44', '15', '48', '21', '38']","['32', '42', '12', '37']","[None, None]","['46', '50']"
705,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['23', '5', '22', '44', '15', '48', '21', '38']","['32', '42', '12', '37']","['49', None]","['46', '50']"
705,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '22', '44', '15', '48', '21', '38']","['32', '42', '12', '37']","['49', '23']","['46', '50']"
706,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['5', '22', '44', '15', '48', '21', '38']","['32', '42', '12', '37', '49']","[None, '23']","['46', '50']"
706,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['22', '44', '15', '48', '21', '38']","['32', '42', '12', '37', '49']","['5', '23']","['46', '50']"
707,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['22', '44', '15', '48', '21', '38', '23']","['32', '42', '12', '37', '49']","['5', None]","['46', '50']"
707,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['44', '15', '48', '21', '38', '23']","['32', '42', '12', '37', '49']","['5', '22']","['46', '50']"
708,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['44', '15', '48', '21', '38', '23', '5']","['32', '42', '12', '37', '49']","[None, '22']","['46', '50']"
708,50 finished I/O → ready queue,io_to_ready,50,IO1,"['44', '15', '48', '21', '38', '23', '5', '50']","['32', '42', '12', '37', '49']","[None, '22']","['46', None]"
708,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['15', '48', '21', '38', '23', '5', '50']","['32', '42', '12', '37', '49']","['44', '22']","['46', None]"
708,32 dispatched to IO1,dispatch_io,32,IO1,"['15', '48', '21', '38', '23', '5', '50']","['42', '12', '37', '49']","['44', '22']","['46', '32']"
709,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['15', '48', '21', '38', '23', '5', '50', '22']","['42', '12', '37', '49']","['44', None]","['46', '32']"
709,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['48', '21', '38', '23', '5', '50', '22']","['42', '12', '37', '49']","['44', '15']","['46', '32']"
710,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['48', '21', '38', '23', '5', '50', '22', '44']","['42', '12', '37', '49']","[None, '15']","['46', '32']"
710,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['21', '38', '23', '5', '50', '22', '44']","['42', '12', '37', '49']","['48', '15']","['46', '32']"
711,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['21', '38', '23', '5', '50', '22', '44', '15']","['42', '12', '37', '49']","['48', None]","['46', '32']"
711,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['38', '23', '5', '50', '22', '44', '15']","['42', '12', '37', '49']","['48', '21']","['46', '32']"
712,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['38', '23', '5', '50', '22', '44', '15', '48']","['42', '12', '37', '49']","[None, '21']","['46', '32']"
712,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['23', '5', '50', '22', '44', '15', '48']","['42', '12', '37', '49']","['38', '21']","['46', '32']"
713,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['23', '5', '50', '22', '44', '15', '48', '21']","['42', '12', '37', '49']","['38', None]","['46', '32']"
713,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '50', '22', '44', '15', '48', '21']","['42', '12', '37', '49']","['38', '23']","['46', '32']"
714,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['5', '50', '22', '44', '15', '48', '21', '38']","['42', '12', '37', '49']","[None, '23']","['46', '32']"
714,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['5', '50', '22', '44', '15', '48', '21', '38']","['42', '12', '37', '49', '23']","[None, None]","['46', '32']"
714,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['50', '22', '44', '15', '48', '21', '38']","['42', '12', '37', '49', '23']","['5', None]","['46', '32']"
714,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['22', '44', '15', '48', '21', '38']","['42', '12', '37', '49', '23']","['5', '50']","['46', '32']"
715,46 finished I/O → ready queue,io_to_ready,46,IO0,"['22', '44', '15', '48', '21', '38', '46']","['42', '12', '37', '49', '23']","['5', '50']","[None, '32']"
715,42 dispatched to IO0,dispatch_io,42,IO0,"['22', '44', '15', '48', '21', '38', '46']","['12', '37', '49', '23']","['5', '50']","['42', '32']"
716,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['22', '44', '15', '48', '21', '38', '46', '5']","['12', '37', '49', '23']","[None, '50']","['42', '32']"
716,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['22', '44', '15', '48', '21', '38', '46', '5', '50']","['12', '37', '49', '23']","[None, None]","['42', '32']"
716,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['44', '15', '48', '21', '38', '46', '5', '50']","['12', '37', '49', '23']","['22', None]","['42', '32']"
716,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['15', '48', '21', '38', '46', '5', '50']","['12', '37', '49', '23']","['22', '44']","['42', '32']"
718,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['15', '48', '21', '38', '46', '5', '50', '22']","['12', '37', '49', '23']","[None, '44']","['42', '32']"
718,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['15', '48', '21', '38', '46', '5', '50', '22', '44']","['12', '37', '49', '23']","[None, None]","['42', '32']"
718,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['48', '21', '38', '46', '5', '50', '22', '44']","['12', '37', '49', '23']","['15', None]","['42', '32']"
718,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['21', '38', '46', '5', '50', '22', '44']","['12', '37', '49', '23']","['15', '48']","['42', '32']"
719,42 finished I/O → ready queue,io_to_ready,42,IO0,"['21', '38', '46', '5', '50', '22', '44', '42']","['12', '37', '49', '23']","['15', '48']","[None, '32']"
719,12 dispatched to IO0,dispatch_io,12,IO0,"['21', '38', '46', '5', '50', '22', '44', '42']","['37', '49', '23']","['15', '48']","['12', '32']"
720,15 finished all bursts,finished,15,CPU0,"['21', '38', '46', '5', '50', '22', '44', '42']","['37', '49', '23']","[None, '48']","['12', '32']"
720,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['21', '38', '46', '5', '50', '22', '44', '42', '48']","['37', '49', '23']","[None, None]","['12', '32']"
720,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['38', '46', '5', '50', '22', '44', '42', '48']","['37', '49', '23']","['21', None]","['12', '32']"
720,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['46', '5', '50', '22', '44', '42', '48']","['37', '49', '23']","['21', '38']","['12', '32']"
722,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['46', '5', '50', '22', '44', '42', '48']","['37', '49', '23', '21']","[None, '38']","['12', '32']"
722,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['46', '5', '50', '22', '44', '42', '48', '38']","['37', '49', '23', '21']","[None, None]","['12', '32']"
722,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['5', '50', '22', '44', '42', '48', '38']","['37', '49', '23', '21']","['46', None]","['12', '32']"
722,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['50', '22', '44', '42', '48', '38']","['37', '49', '23', '21']","['46', '5']","['12', '32']"
724,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['50', '22', '44', '42', '48', '38', '46']","['37', '49', '23', '21']","[None, '5']","['12', '32']"
724,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['50', '22', '44', '42', '48', '38', '46', '5']","['37', '49', '23', '21']","[None, None]","['12', '32']"
724,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['22', '44', '42', '48', '38', '46', '5']","['37', '49', '23', '21']","['50', None]","['12', '32']"
724,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['44', '42', '48', '38', '46', '5']","['37', '49', '23', '21']","['50', '22']","['12', '32']"
726,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['44', '42', '48', '38', '46', '5']","['37', '49', '23', '21', '50']","[None, '22']","['12', '32']"
726,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['44', '42', '48', '38', '46', '5', '22']","['37', '49', '23', '21', '50']","[None, None]","['12', '32']"
726,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['42', '48', '38', '46', '5', '22']","['37', '49', '23', '21', '50']","['44', None]","['12', '32']"
726,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['48', '38', '46', '5', '22']","['37', '49', '23', '21', '50']","['44', '42']","['12', '32']"
728,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['48', '38', '46', '5', '22', '44']","['37', '49', '23', '21', '50']","[None, '42']","['12', '32']"
728,42 finished all bursts,finished,42,CPU1,"['48', '38', '46', '5', '22', '44']","['37', '49', '23', '21', '50']","[None, None]","['12', '32']"
728,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['38', '46', '5', '22', '44']","['37', '49', '23', '21', '50']","['48', None]","['12', '32']"
728,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['46', '5', '22', '44']","['37', '49', '23', '21', '50']","['48', '38']","['12', '32']"
729,12 finished I/O → ready queue,io_to_ready,12,IO0,"['46', '5', '22', '44', '12']","['37', '49', '23', '21', '50']","['48', '38']","[None, '32']"
729,37 dispatched to IO0,dispatch_io,37,IO0,"['46', '5', '22', '44', '12']","['49', '23', '21', '50']","['48', '38']","['37', '32']"
730,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['46', '5', '22', '44', '12']","['49', '23', '21', '50', '48']","[None, '38']","['37', '32']"
730,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['46', '5', '22', '44', '12', '38']","['49', '23', '21', '50', '48']","[None, None]","['37', '32']"
730,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['5', '22', '44', '12', '38']","['49', '23', '21', '50', '48']","['46', None]","['37', '32']"
730,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['22', '44', '12', '38']","['49', '23', '21', '50', '48']","['46', '5']","['37', '32']"
732,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['22', '44', '12', '38', '46']","['49', '23', '21', '50', '48']","[None, '5']","['37', '32']"
732,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['22', '44', '12', '38', '46', '5']","['49', '23', '21', '50', '48']","[None, None]","['37', '32']"
732,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['44', '12', '38', '46', '5']","['49', '23', '21', '50', '48']","['22', None]","['37', '32']"
732,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['12', '38', '46', '5']","['49', '23', '21', '50', '48']","['22', '44']","['37', '32']"
733,32 finished I/O → ready queue,io_to_ready,32,IO1,"['12', '38', '46', '5', '32']","['49', '23', '21', '50', '48']","['22', '44']","['37', None]"
733,49 dispatched to IO1,dispatch_io,49,IO1,"['12', '38', '46', '5', '32']","['23', '21', '50', '48']","['22', '44']","['37', '49']"
734,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['12', '38', '46', '5', '32', '22']","['23', '21', '50', '48']","[None, '44']","['37', '49']"
734,44 finished CPU → ready queue,cpu_to_ready,44,CPU1,"['12', '38', '46', '5', '32', '22', '44']","['23', '21', '50', '48']","[None, None]","['37', '49']"
734,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['38', '46', '5', '32', '22', '44']","['23', '21', '50', '48']","['12', None]","['37', '49']"
734,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['46', '5', '32', '22', '44']","['23', '21', '50', '48']","['12', '38']","['37', '49']"
736,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['46', '5', '32', '22', '44', '12']","['23', '21', '50', '48']","[None, '38']","['37', '49']"
736,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['46', '5', '32', '22', '44', '12', '38']","['23', '21', '50', '48']","[None, None]","['37', '49']"
736,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['5', '32', '22', '44', '12', '38']","['23', '21', '50', '48']","['46', None]","['37', '49']"
736,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['32', '22', '44', '12', '38']","['23', '21', '50', '48']","['46', '5']","['37', '49']"
737,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['32', '22', '44', '12', '38']","['23', '21', '50', '48', '46']","[None, '5']","['37', '49']"
737,49 finished I/O → ready queue,io_to_ready,49,IO1,"['32', '22', '44', '12', '38', '49']","['23', '21', '50', '48', '46']","[None, '5']","['37', None]"
737,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['22', '44', '12', '38', '49']","['23', '21', '50', '48', '46']","['32', '5']","['37', None]"
737,23 dispatched to IO1,dispatch_io,23,IO1,"['22', '44', '12', '38', '49']","['21', '50', '48', '46']","['32', '5']","['37', '23']"
738,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['22', '44', '12', '38', '49', '5']","['21', '50', '48', '46']","['32', None]","['37', '23']"
738,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['44', '12', '38', '49', '5']","['21', '50', '48', '46']","['32', '22']","['37', '23']"
739,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['44', '12', '38', '49', '5', '32']","['21', '50', '48', '46']","[None, '22']","['37', '23']"
739,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['12', '38', '49', '5', '32']","['21', '50', '48', '46']","['44', '22']","['37', '23']"
740,22 finished all bursts,finished,22,CPU1,"['12', '38', '49', '5', '32']","['21', '50', '48', '46']","['44', None]","['37', '23']"
740,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['38', '49', '5', '32']","['21', '50', '48', '46']","['44', '12']","['37', '23']"
741,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['38', '49', '5', '32', '44']","['21', '50', '48', '46']","[None, '12']","['37', '23']"
741,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['49', '5', '32', '44']","['21', '50', '48', '46']","['38', '12']","['37', '23']"
742,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['49', '5', '32', '44', '12']","['21', '50', '48', '46']","['38', None]","['37', '23']"
742,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['5', '32', '44', '12']","['21', '50', '48', '46']","['38', '49']","['37', '23']"
743,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['5', '32', '44', '12', '38']","['21', '50', '48', '46']","[None, '49']","['37', '23']"
743,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['32', '44', '12', '38']","['21', '50', '48', '46']","['5', '49']","['37', '23']"
744,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['32', '44', '12', '38', '49']","['21', '50', '48', '46']","['5', None]","['37', '23']"
744,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['44', '12', '38', '49']","['21', '50', '48', '46']","['5', '32']","['37', '23']"
745,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['44', '12', '38', '49', '5']","['21', '50', '48', '46']","[None, '32']","['37', '23']"
745,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['12', '38', '49', '5']","['21', '50', '48', '46']","['44', '32']","['37', '23']"
746,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['12', '38', '49', '5', '32']","['21', '50', '48', '46']","['44', None]","['37', '23']"
746,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['38', '49', '5', '32']","['21', '50', '48', '46']","['44', '12']","['37', '23']"
747,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['38', '49', '5', '32']","['21', '50', '48', '46', '44']","[None, '12']","['37', '23']"
747,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['49', '5', '32']","['21', '50', '48', '46', '44']","['38', '12']","['37', '23']"
748,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['49', '5', '32', '12']","['21', '50', '48', '46', '44']","['38', None]","['37', '23']"
748,37 finished I/O → ready queue,io_to_ready,37,IO0,"['49', '5', '32', '12', '37']","['21', '50', '48', '46', '44']","['38', None]","[None, '23']"
748,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['5', '32', '12', '37']","['21', '50', '48', '46', '44']","['38', '49']","[None, '23']"
748,21 dispatched to IO0,dispatch_io,21,IO0,"['5', '32', '12', '37']","['50', '48', '46', '44']","['38', '49']","['21', '23']"
749,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['5', '32', '12', '37', '38']","['50', '48', '46', '44']","[None, '49']","['21', '23']"
749,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['32', '12', '37', '38']","['50', '48', '46', '44']","['5', '49']","['21', '23']"
750,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['32', '12', '37', '38', '49']","['50', '48', '46', '44']","['5', None]","['21', '23']"
750,23 finished I/O → ready queue,io_to_ready,23,IO1,"['32', '12', '37', '38', '49', '23']","['50', '48', '46', '44']","['5', None]","['21', None]"
750,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['12', '37', '38', '49', '23']","['50', '48', '46', '44']","['5', '32']","['21', None]"
750,50 dispatched to IO1,dispatch_io,50,IO1,"['12', '37', '38', '49', '23']","['48', '46', '44']","['5', '32']","['21', '50']"
751,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['12', '37', '38', '49', '23', '5']","['48', '46', '44']","[None, '32']","['21', '50']"
751,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['37', '38', '49', '23', '5']","['48', '46', '44']","['12', '32']","['21', '50']"
752,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['37', '38', '49', '23', '5', '32']","['48', '46', '44']","['12', None]","['21', '50']"
752,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['38', '49', '23', '5', '32']","['48', '46', '44']","['12', '37']","['21', '50']"
753,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['38', '49', '23', '5', '32', '12']","['48', '46', '44']","[None, '37']","['21', '50']"
753,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['49', '23', '5', '32', '12']","['48', '46', '44']","['38', '37']","['21', '50']"
754,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['49', '23', '5', '32', '12', '37']","['48', '46', '44']","['38', None]","['21', '50']"
754,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['23', '5', '32', '12', '37']","['48', '46', '44']","['38', '49']","['21', '50']"
755,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['23', '5', '32', '12', '37', '38']","['48', '46', '44']","[None, '49']","['21', '50']"
755,49 finished CPU → ready queue,cpu_to_ready,49,CPU1,"['23', '5', '32', '12', '37', '38', '49']","['48', '46', '44']","[None, None]","['21', '50']"
755,50 finished I/O → ready queue,io_to_ready,50,IO1,"['23', '5', '32', '12', '37', '38', '49', '50']","['48', '46', '44']","[None, None]","['21', None]"
755,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '32', '12', '37', '38', '49', '50']","['48', '46', '44']","['23', None]","['21', None]"
755,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['32', '12', '37', '38', '49', '50']","['48', '46', '44']","['23', '5']","['21', None]"
755,48 dispatched to IO1,dispatch_io,48,IO1,"['32', '12', '37', '38', '49', '50']","['46', '44']","['23', '5']","['21', '48']"
757,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['32', '12', '37', '38', '49', '50', '23']","['46', '44']","[None, '5']","['21', '48']"
757,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['32', '12', '37', '38', '49', '50', '23']","['46', '44', '5']","[None, None]","['21', '48']"
757,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['12', '37', '38', '49', '50', '23']","['46', '44', '5']","['32', None]","['21', '48']"
757,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['37', '38', '49', '50', '23']","['46', '44', '5']","['32', '12']","['21', '48']"
759,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['37', '38', '49', '50', '23']","['46', '44', '5', '32']","[None, '12']","['21', '48']"
759,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['37', '38', '49', '50', '23', '12']","['46', '44', '5', '32']","[None, None]","['21', '48']"
759,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['38', '49', '50', '23', '12']","['46', '44', '5', '32']","['37', None]","['21', '48']"
759,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['49', '50', '23', '12']","['46', '44', '5', '32']","['37', '38']","['21', '48']"
760,37 finished CPU → wait queue,cpu_to_io,37,CPU0,"['49', '50', '23', '12']","['46', '44', '5', '32', '37']","[None, '38']","['21', '48']"
760,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['50', '23', '12']","['46', '44', '5', '32', '37']","['49', '38']","['21', '48']"
761,49 finished all bursts,finished,49,CPU0,"['50', '23', '12']","['46', '44', '5', '32', '37']","[None, '38']","['21', '48']"
761,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['50', '23', '12', '38']","['46', '44', '5', '32', '37']","[None, None]","['21', '48']"
761,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['23', '12', '38']","['46', '44', '5', '32', '37']","['50', None]","['21', '48']"
761,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['12', '38']","['46', '44', '5', '32', '37']","['50', '23']","['21', '48']"
762,50 finished all bursts,finished,50,CPU0,"['12', '38']","['46', '44', '5', '32', '37']","[None, '23']","['21', '48']"
762,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['38'],"['46', '44', '5', '32', '37']","['12', '23']","['21', '48']"
763,12 finished CPU → wait queue,cpu_to_io,12,CPU0,['38'],"['46', '44', '5', '32', '37', '12']","[None, '23']","['21', '48']"
763,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['38', '23']","['46', '44', '5', '32', '37', '12']","[None, None]","['21', '48']"
763,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['23'],"['46', '44', '5', '32', '37', '12']","['38', None]","['21', '48']"
763,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['46', '44', '5', '32', '37', '12']","['38', '23']","['21', '48']"
765,38 finished all bursts,finished,38,CPU0,[],"['46', '44', '5', '32', '37', '12']","[None, '23']","['21', '48']"
765,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['46', '44', '5', '32', '37', '12']","[None, None]","['21', '48']"
765,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['46', '44', '5', '32', '37', '12']","['23', None]","['21', '48']"
766,23 finished all bursts,finished,23,CPU0,[],"['46', '44', '5', '32', '37', '12']","[None, None]","['21', '48']"
772,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['46', '44', '5', '32', '37', '12']","[None, None]","[None, '48']"
772,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['46', '44', '5', '32', '37', '12']","['21', None]","[None, '48']"
772,46 dispatched to IO0,dispatch_io,46,IO0,[],"['44', '5', '32', '37', '12']","['21', None]","['46', '48']"
774,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['44', '5', '32', '37', '12']","[None, None]","['46', '48']"
774,48 finished I/O → ready queue,io_to_ready,48,IO1,"['21', '48']","['44', '5', '32', '37', '12']","[None, None]","['46', None]"
774,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['48'],"['44', '5', '32', '37', '12']","['21', None]","['46', None]"
774,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['44', '5', '32', '37', '12']","['21', '48']","['46', None]"
774,44 dispatched to IO1,dispatch_io,44,IO1,[],"['5', '32', '37', '12']","['21', '48']","['46', '44']"
776,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['5', '32', '37', '12']","[None, '48']","['46', '44']"
776,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['21', '48']","['5', '32', '37', '12']","[None, None]","['46', '44']"
776,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['48'],"['5', '32', '37', '12']","['21', None]","['46', '44']"
776,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['5', '32', '37', '12']","['21', '48']","['46', '44']"
777,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['5', '32', '37', '12']","[None, '48']","['46', '44']"
777,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['5', '32', '37', '12']","['21', '48']","['46', '44']"
778,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,['48'],"['5', '32', '37', '12']","['21', None]","['46', '44']"
778,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['5', '32', '37', '12']","['21', '48']","['46', '44']"
779,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['5', '32', '37', '12']","[None, '48']","['46', '44']"
779,48 finished CPU → wait queue,cpu_to_io,48,CPU1,['21'],"['5', '32', '37', '12', '48']","[None, None]","['46', '44']"
779,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['5', '32', '37', '12', '48']","['21', None]","['46', '44']"
781,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['5', '32', '37', '12', '48']","[None, None]","['46', '44']"
781,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['5', '32', '37', '12', '48']","['21', None]","['46', '44']"
783,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['5', '32', '37', '12', '48']","[None, None]","['46', '44']"
783,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['5', '32', '37', '12', '48']","['21', None]","['46', '44']"
784,46 finished I/O → ready queue,io_to_ready,46,IO0,['46'],"['5', '32', '37', '12', '48']","['21', None]","[None, '44']"
784,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['5', '32', '37', '12', '48']","['21', '46']","[None, '44']"
784,5 dispatched to IO0,dispatch_io,5,IO0,[],"['32', '37', '12', '48']","['21', '46']","['5', '44']"
785,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['32', '37', '12', '48', '21']","[None, '46']","['5', '44']"
786,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,['46'],"['32', '37', '12', '48', '21']","[None, None]","['5', '44']"
786,44 finished I/O → ready queue,io_to_ready,44,IO1,"['46', '44']","['32', '37', '12', '48', '21']","[None, None]","['5', None]"
786,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['44'],"['32', '37', '12', '48', '21']","['46', None]","['5', None]"
786,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['32', '37', '12', '48', '21']","['46', '44']","['5', None]"
786,32 dispatched to IO1,dispatch_io,32,IO1,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
788,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['37', '12', '48', '21']","[None, '44']","['5', '32']"
788,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['46', '44']","['37', '12', '48', '21']","[None, None]","['5', '32']"
788,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['44'],"['37', '12', '48', '21']","['46', None]","['5', '32']"
788,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
790,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['37', '12', '48', '21']","[None, '44']","['5', '32']"
790,44 finished CPU → ready queue,cpu_to_ready,44,CPU1,"['46', '44']","['37', '12', '48', '21']","[None, None]","['5', '32']"
790,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['44'],"['37', '12', '48', '21']","['46', None]","['5', '32']"
790,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
792,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['37', '12', '48', '21']","[None, '44']","['5', '32']"
792,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['46', '44']","['37', '12', '48', '21']","[None, None]","['5', '32']"
792,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['44'],"['37', '12', '48', '21']","['46', None]","['5', '32']"
792,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
793,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,['46'],"['37', '12', '48', '21']","[None, '44']","['5', '32']"
793,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
794,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,['44'],"['37', '12', '48', '21']","['46', None]","['5', '32']"
794,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
795,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['37', '12', '48', '21']","[None, '44']","['5', '32']"
795,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
796,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,['44'],"['37', '12', '48', '21']","['46', None]","['5', '32']"
796,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
797,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['37', '12', '48', '21']","[None, '44']","['5', '32']"
797,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
798,44 finished CPU → ready queue,cpu_to_ready,44,CPU1,['44'],"['37', '12', '48', '21']","['46', None]","['5', '32']"
798,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
799,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['37', '12', '48', '21']","[None, '44']","['5', '32']"
799,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['37', '12', '48', '21']","['46', '44']","['5', '32']"
800,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,['44'],"['37', '12', '48', '21']","['46', None]","['5', '32']"
800,32 finished I/O → ready queue,io_to_ready,32,IO1,"['44', '32']","['37', '12', '48', '21']","['46', None]","['5', None]"
800,44 dispatched to CPU1,dispatch_cpu,44,CPU1,['32'],"['37', '12', '48', '21']","['46', '44']","['5', None]"
800,37 dispatched to IO1,dispatch_io,37,IO1,['32'],"['12', '48', '21']","['46', '44']","['5', '37']"
801,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['32', '46']","['12', '48', '21']","[None, '44']","['5', '37']"
801,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['46'],"['12', '48', '21']","['32', '44']","['5', '37']"
802,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['46', '44']","['12', '48', '21']","['32', None]","['5', '37']"
802,46 dispatched to CPU1,dispatch_cpu,46,CPU1,['44'],"['12', '48', '21']","['32', '46']","['5', '37']"
803,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['44', '32']","['12', '48', '21']","[None, '46']","['5', '37']"
803,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['44', '32', '46']","['12', '48', '21']","[None, None]","['5', '37']"
803,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['32', '46']","['12', '48', '21']","['44', None]","['5', '37']"
803,32 dispatched to CPU1,dispatch_cpu,32,CPU1,['46'],"['12', '48', '21']","['44', '32']","['5', '37']"
805,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['46', '44']","['12', '48', '21']","[None, '32']","['5', '37']"
805,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['46', '44', '32']","['12', '48', '21']","[None, None]","['5', '37']"
805,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['44', '32']","['12', '48', '21']","['46', None]","['5', '37']"
805,44 dispatched to CPU1,dispatch_cpu,44,CPU1,['32'],"['12', '48', '21']","['46', '44']","['5', '37']"
807,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['32', '46']","['12', '48', '21']","[None, '44']","['5', '37']"
807,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['32', '46', '44']","['12', '48', '21']","[None, None]","['5', '37']"
807,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['46', '44']","['12', '48', '21']","['32', None]","['5', '37']"
807,46 dispatched to CPU1,dispatch_cpu,46,CPU1,['44'],"['12', '48', '21']","['32', '46']","['5', '37']"
809,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['44', '32']","['12', '48', '21']","[None, '46']","['5', '37']"
809,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['44', '32', '46']","['12', '48', '21']","[None, None]","['5', '37']"
809,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['32', '46']","['12', '48', '21']","['44', None]","['5', '37']"
809,32 dispatched to CPU1,dispatch_cpu,32,CPU1,['46'],"['12', '48', '21']","['44', '32']","['5', '37']"
810,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['46', '44']","['12', '48', '21']","[None, '32']","['5', '37']"
810,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['44'],"['12', '48', '21']","['46', '32']","['5', '37']"
811,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['44', '32']","['12', '48', '21']","['46', None]","['5', '37']"
811,5 finished I/O → ready queue,io_to_ready,5,IO0,"['44', '32', '5']","['12', '48', '21']","['46', None]","[None, '37']"
811,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['32', '5']","['12', '48', '21']","['46', '44']","[None, '37']"
811,12 dispatched to IO0,dispatch_io,12,IO0,"['32', '5']","['48', '21']","['46', '44']","['12', '37']"
812,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['32', '5', '46']","['48', '21']","[None, '44']","['12', '37']"
812,37 finished I/O → ready queue,io_to_ready,37,IO1,"['32', '5', '46', '37']","['48', '21']","[None, '44']","['12', None]"
812,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['5', '46', '37']","['48', '21']","['32', '44']","['12', None]"
812,48 dispatched to IO1,dispatch_io,48,IO1,"['5', '46', '37']",['21'],"['32', '44']","['12', '48']"
813,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['5', '46', '37', '44']",['21'],"['32', None]","['12', '48']"
813,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['46', '37', '44']",['21'],"['32', '5']","['12', '48']"
814,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['46', '37', '44', '32']",['21'],"[None, '5']","['12', '48']"
814,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['37', '44', '32']",['21'],"['46', '5']","['12', '48']"
815,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['37', '44', '32']","['21', '46']","[None, '5']","['12', '48']"
815,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['37', '44', '32', '5']","['21', '46']","[None, None]","['12', '48']"
815,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['44', '32', '5']","['21', '46']","['37', None]","['12', '48']"
815,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['32', '5']","['21', '46']","['37', '44']","['12', '48']"
817,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['32', '5', '37']","['21', '46']","[None, '44']","['12', '48']"
817,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['32', '5', '37', '44']","['21', '46']","[None, None]","['12', '48']"
817,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['5', '37', '44']","['21', '46']","['32', None]","['12', '48']"
817,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['37', '44']","['21', '46']","['32', '5']","['12', '48']"
818,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['37', '44']","['21', '46', '32']","[None, '5']","['12', '48']"
818,37 dispatched to CPU0,dispatch_cpu,37,CPU0,['44'],"['21', '46', '32']","['37', '5']","['12', '48']"
819,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['44', '5']","['21', '46', '32']","['37', None]","['12', '48']"
819,44 dispatched to CPU1,dispatch_cpu,44,CPU1,['5'],"['21', '46', '32']","['37', '44']","['12', '48']"
820,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['5', '37']","['21', '46', '32']","[None, '44']","['12', '48']"
820,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['37'],"['21', '46', '32']","['5', '44']","['12', '48']"
821,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['37', '44']","['21', '46', '32']","['5', None]","['12', '48']"
821,37 dispatched to CPU1,dispatch_cpu,37,CPU1,['44'],"['21', '46', '32']","['5', '37']","['12', '48']"
822,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['44', '5']","['21', '46', '32']","[None, '37']","['12', '48']"
822,44 dispatched to CPU0,dispatch_cpu,44,CPU0,['5'],"['21', '46', '32']","['44', '37']","['12', '48']"
823,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['5', '37']","['21', '46', '32']","['44', None]","['12', '48']"
823,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['37'],"['21', '46', '32']","['44', '5']","['12', '48']"
824,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['37', '44']","['21', '46', '32']","[None, '5']","['12', '48']"
824,37 dispatched to CPU0,dispatch_cpu,37,CPU0,['44'],"['21', '46', '32']","['37', '5']","['12', '48']"
825,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['44', '5']","['21', '46', '32']","['37', None]","['12', '48']"
825,44 dispatched to CPU1,dispatch_cpu,44,CPU1,['5'],"['21', '46', '32']","['37', '44']","['12', '48']"
826,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['5', '37']","['21', '46', '32']","[None, '44']","['12', '48']"
826,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['37'],"['21', '46', '32']","['5', '44']","['12', '48']"
827,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['37', '44']","['21', '46', '32']","['5', None]","['12', '48']"
827,37 dispatched to CPU1,dispatch_cpu,37,CPU1,['44'],"['21', '46', '32']","['5', '37']","['12', '48']"
828,5 finished all bursts,finished,5,CPU0,['44'],"['21', '46', '32']","[None, '37']","['12', '48']"
828,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['44', '37']","['21', '46', '32']","[None, None]","['12', '48']"
828,44 dispatched to CPU0,dispatch_cpu,44,CPU0,['37'],"['21', '46', '32']","['44', None]","['12', '48']"
828,37 dispatched to CPU1,dispatch_cpu,37,CPU1,[],"['21', '46', '32']","['44', '37']","['12', '48']"
830,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,['44'],"['21', '46', '32']","[None, '37']","['12', '48']"
830,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['44', '37']","['21', '46', '32']","[None, None]","['12', '48']"
830,44 dispatched to CPU0,dispatch_cpu,44,CPU0,['37'],"['21', '46', '32']","['44', None]","['12', '48']"
830,37 dispatched to CPU1,dispatch_cpu,37,CPU1,[],"['21', '46', '32']","['44', '37']","['12', '48']"
832,44 finished CPU → wait queue,cpu_to_io,44,CPU0,[],"['21', '46', '32', '44']","[None, '37']","['12', '48']"
832,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,['37'],"['21', '46', '32', '44']","[None, None]","['12', '48']"
832,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['21', '46', '32', '44']","['37', None]","['12', '48']"
833,48 finished I/O → ready queue,io_to_ready,48,IO1,['48'],"['21', '46', '32', '44']","['37', None]","['12', None]"
833,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['21', '46', '32', '44']","['37', '48']","['12', None]"
833,21 dispatched to IO1,dispatch_io,21,IO1,[],"['46', '32', '44']","['37', '48']","['12', '21']"
834,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['46', '32', '44']","[None, '48']","['12', '21']"
834,12 finished I/O → ready queue,io_to_ready,12,IO0,"['37', '12']","['46', '32', '44']","[None, '48']","[None, '21']"
834,37 dispatched to CPU0,dispatch_cpu,37,CPU0,['12'],"['46', '32', '44']","['37', '48']","[None, '21']"
834,46 dispatched to IO0,dispatch_io,46,IO0,['12'],"['32', '44']","['37', '48']","['46', '21']"
835,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['12', '48']","['32', '44']","['37', None]","['46', '21']"
835,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['48'],"['32', '44']","['37', '12']","['46', '21']"
836,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['48', '37']","['32', '44']","[None, '12']","['46', '21']"
836,48 dispatched to CPU0,dispatch_cpu,48,CPU0,['37'],"['32', '44']","['48', '12']","['46', '21']"
837,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,"['37', '48']","['32', '44']","[None, '12']","['46', '21']"
837,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['37', '48', '12']","['32', '44']","[None, None]","['46', '21']"
837,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['48', '12']","['32', '44']","['37', None]","['46', '21']"
837,48 dispatched to CPU1,dispatch_cpu,48,CPU1,['12'],"['32', '44']","['37', '48']","['46', '21']"
839,37 finished all bursts,finished,37,CPU0,['12'],"['32', '44']","[None, '48']","['46', '21']"
839,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['12', '48']","['32', '44']","[None, None]","['46', '21']"
839,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['48'],"['32', '44']","['12', None]","['46', '21']"
839,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['32', '44']","['12', '48']","['46', '21']"
841,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['32', '44']","[None, '48']","['46', '21']"
841,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['12', '48']","['32', '44']","[None, None]","['46', '21']"
841,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['48'],"['32', '44']","['12', None]","['46', '21']"
841,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['32', '44']","['12', '48']","['46', '21']"
843,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['32', '44']","[None, '48']","['46', '21']"
843,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['12', '48']","['32', '44']","[None, None]","['46', '21']"
843,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['48'],"['32', '44']","['12', None]","['46', '21']"
843,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['32', '44']","['12', '48']","['46', '21']"
845,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['32', '44']","[None, '48']","['46', '21']"
845,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['12', '48']","['32', '44']","[None, None]","['46', '21']"
845,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['48'],"['32', '44']","['12', None]","['46', '21']"
845,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['32', '44']","['12', '48']","['46', '21']"
846,46 finished I/O → ready queue,io_to_ready,46,IO0,['46'],"['32', '44']","['12', '48']","[None, '21']"
846,32 dispatched to IO0,dispatch_io,32,IO0,['46'],['44'],"['12', '48']","['32', '21']"
847,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['46', '12']",['44'],"[None, '48']","['32', '21']"
847,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['46', '12', '48']",['44'],"[None, None]","['32', '21']"
847,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['12', '48']",['44'],"['46', None]","['32', '21']"
847,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['48'],['44'],"['46', '12']","['32', '21']"
849,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['48', '46']",['44'],"[None, '12']","['32', '21']"
849,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['48', '46', '12']",['44'],"[None, None]","['32', '21']"
849,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['46', '12']",['44'],"['48', None]","['32', '21']"
849,46 dispatched to CPU1,dispatch_cpu,46,CPU1,['12'],['44'],"['48', '46']","['32', '21']"
851,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['12', '48']",['44'],"[None, '46']","['32', '21']"
851,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['12', '48', '46']",['44'],"[None, None]","['32', '21']"
851,21 finished I/O → ready queue,io_to_ready,21,IO1,"['12', '48', '46', '21']",['44'],"[None, None]","['32', None]"
851,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['48', '46', '21']",['44'],"['12', None]","['32', None]"
851,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['46', '21']",['44'],"['12', '48']","['32', None]"
851,44 dispatched to IO1,dispatch_io,44,IO1,"['46', '21']",[],"['12', '48']","['32', '44']"
852,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['46', '21', '48']",[],"['12', None]","['32', '44']"
852,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['21', '48']",[],"['12', '46']","['32', '44']"
853,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['21', '48', '12']",[],"[None, '46']","['32', '44']"
853,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['48', '12']",[],"['21', '46']","['32', '44']"
854,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['48', '12', '46']",[],"['21', None]","['32', '44']"
854,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['12', '46']",[],"['21', '48']","['32', '44']"
855,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['12', '46', '21']",[],"[None, '48']","['32', '44']"
855,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['46', '21']",[],"['12', '48']","['32', '44']"
856,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['46', '21', '48']",[],"['12', None]","['32', '44']"
856,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['21', '48']",[],"['12', '46']","['32', '44']"
857,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['21', '48', '12']",[],"[None, '46']","['32', '44']"
857,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['48', '12']",[],"['21', '46']","['32', '44']"
858,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['48', '12', '46']",[],"['21', None]","['32', '44']"
858,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['12', '46']",[],"['21', '48']","['32', '44']"
859,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['12', '46', '21']",[],"[None, '48']","['32', '44']"
859,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['46', '21']",[],"['12', '48']","['32', '44']"
860,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['46', '21', '48']",[],"['12', None]","['32', '44']"
860,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['21', '48']",[],"['12', '46']","['32', '44']"
861,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['21', '48', '12']",[],"[None, '46']","['32', '44']"
861,46 finished all bursts,finished,46,CPU1,"['21', '48', '12']",[],"[None, None]","['32', '44']"
861,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['48', '12']",[],"['21', None]","['32', '44']"
861,48 dispatched to CPU1,dispatch_cpu,48,CPU1,['12'],[],"['21', '48']","['32', '44']"
863,21 finished all bursts,finished,21,CPU0,['12'],[],"[None, '48']","['32', '44']"
863,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['12', '48']",[],"[None, None]","['32', '44']"
863,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['48'],[],"['12', None]","['32', '44']"
863,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],[],"['12', '48']","['32', '44']"
865,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, '48']","['32', '44']"
865,48 finished CPU → wait queue,cpu_to_io,48,CPU1,['12'],['48'],"[None, None]","['32', '44']"
865,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['48'],"['12', None]","['32', '44']"
867,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],['48'],"[None, None]","['32', '44']"
867,32 finished I/O → ready queue,io_to_ready,32,IO0,"['12', '32']",['48'],"[None, None]","[None, '44']"
867,44 finished all bursts,finished,44,IO1,"['12', '32']",['48'],"[None, None]","[None, None]"
867,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['32'],['48'],"['12', None]","[None, None]"
867,32 dispatched to CPU1,dispatch_cpu,32,CPU1,[],['48'],"['12', '32']","[None, None]"
867,48 dispatched to IO0,dispatch_io,48,IO0,[],[],"['12', '32']","['48', None]"
869,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, '32']","['48', None]"
869,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['12', '32']",[],"[None, None]","['48', None]"
869,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['32'],[],"['12', None]","['48', None]"
869,32 dispatched to CPU1,dispatch_cpu,32,CPU1,[],[],"['12', '32']","['48', None]"
871,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],['12'],"[None, '32']","['48', None]"
871,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,['32'],['12'],"[None, None]","['48', None]"
871,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],['12'],"['32', None]","['48', None]"
871,12 dispatched to IO1,dispatch_io,12,IO1,[],[],"['32', None]","['48', '12']"
873,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],[],"[None, None]","['48', '12']"
873,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],[],"['32', None]","['48', '12']"
874,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,['32'],[],"[None, None]","['48', '12']"
874,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],[],"['32', None]","['48', '12']"
876,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],[],"[None, None]","['48', '12']"
876,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],[],"['32', None]","['48', '12']"
878,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],[],"[None, None]","['48', '12']"
878,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],[],"['32', None]","['48', '12']"
879,32 finished all bursts,finished,32,CPU0,[],[],"[None, None]","['48', '12']"
889,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],[],"[None, None]","['48', None]"
889,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]","['48', None]"
890,12 finished all bursts,finished,12,CPU0,[],[],"[None, None]","['48', None]"
892,48 finished I/O → ready queue,io_to_ready,48,IO0,['48'],[],"[None, None]","[None, None]"
892,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],[],"['48', None]","[None, None]"
894,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],[],"[None, None]","[None, None]"
894,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],[],"['48', None]","[None, None]"
896,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],[],"[None, None]","[None, None]"
896,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],[],"['48', None]","[None, None]"
898,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],[],"[None, None]","[None, None]"
898,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],[],"['48', None]","[None, None]"
900,48 finished CPU → wait queue,cpu_to_io,48,CPU0,[],['48'],"[None, None]","[None, None]"
900,48 dispatched to IO0,dispatch_io,48,IO0,[],[],"[None, None]","['48', None]"
923,48 finished all bursts,finished,48,IO0,[],[],"[None, None]","[None, None]"
