/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:59:48 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_uhfr_1.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:17p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_UHFR_1_H__
#define BCHP_UHFR_1_H__

/***************************************************************************
 *UHFR_1 - UHF Receiver 1 Control Registers
 ***************************************************************************/
#define BCHP_UHFR_1_RST                          0x0040c000 /* UHFR Reset Register */
#define BCHP_UHFR_1_FCW                          0x0040c004 /* UHFR Front Mixer Frequency Control Word Register */
#define BCHP_UHFR_1_FILT                         0x0040c008 /* UHFR CIC Decimation and Low Pass Filter Control Register */
#define BCHP_UHFR_1_CTL1                         0x0040c00c /* UHFR I/O and Enable Control Register */
#define BCHP_UHFR_1_PLL                          0x0040c010 /* UHFR PLL Lock Detect Register */
#define BCHP_UHFR_1_BYP                          0x0040c014 /* UHFR Bypass Control Register */
#define BCHP_UHFR_1_IRPH                         0x0040c018 /* UHFR Phase IIR Coefficient/Gain Register */
#define BCHP_UHFR_1_IRDC                         0x0040c01c /* UHFR DC Offset IIR Coefficient/Gain Register */
#define BCHP_UHFR_1_FRZDC                        0x0040c020 /* UHFR DC Offset IIR Freeze Control Register */
#define BCHP_UHFR_1_FRZMM                        0x0040c024 /* UHFR Min/Max Freeze Control Register */
#define BCHP_UHFR_1_PDAS                         0x0040c028 /* UHFR Cordic Amplitude Slow IIR Filter Control Register */
#define BCHP_UHFR_1_PTPTM                        0x0040c02c /* UHFR Preamble to Preamble Timer Register */
#define BCHP_UHFR_1_PTPTO                        0x0040c030 /* UHFR Preamble to Preamble Timer Timeout Limit */
#define BCHP_UHFR_1_ERRT                         0x0040c034 /* UHFR Preamble 1 Packet Counter Register */
#define BCHP_UHFR_1_PDCTL                        0x0040c038 /* UHFR Power Detector Control Register */
#define BCHP_UHFR_1_TPCTL                        0x0040c03c /* UHFR Testport Control Register */
#define BCHP_UHFR_1_COR1                         0x0040c040 /* UHFR Correlator 1 Register */
#define BCHP_UHFR_1_COR2                         0x0040c044 /* UHFR Correlator 2 Register */
#define BCHP_UHFR_1_COR3                         0x0040c048 /* UHFR Correlator 3 Register */
#define BCHP_UHFR_1_COR4                         0x0040c04c /* UHFR Correlator 4 Register */
#define BCHP_UHFR_1_COR5                         0x0040c050 /* UHFR Correlator 5 Register */
#define BCHP_UHFR_1_COR6                         0x0040c054 /* UHFR Correlator 6 Register */
#define BCHP_UHFR_1_COR7                         0x0040c058 /* UHFR Correlator 7 Register */
#define BCHP_UHFR_1_COR8                         0x0040c05c /* UHFR Correlator 8 Register */
#define BCHP_UHFR_1_COR9                         0x0040c060 /* UHFR Correlator 9 Register */
#define BCHP_UHFR_1_COR10                        0x0040c064 /* UHFR Correlator 10 Register */
#define BCHP_UHFR_1_COR11                        0x0040c068 /* UHFR Correlator 11 Register */
#define BCHP_UHFR_1_COR12                        0x0040c06c /* UHFR Correlator 12 Register */
#define BCHP_UHFR_1_COR13                        0x0040c070 /* UHFR Correlator 13 Register */
#define BCHP_UHFR_1_COR14                        0x0040c074 /* UHFR Correlator 14 Register */
#define BCHP_UHFR_1_COR15                        0x0040c078 /* UHFR Correlator 15 Register */
#define BCHP_UHFR_1_COR16                        0x0040c07c /* UHFR Correlator 16 Register */
#define BCHP_UHFR_1_THHYS                        0x0040c080 /* UHFR Data Output Hysteresis Threshold */
#define BCHP_UHFR_1_THRAS                        0x0040c084 /* UHFR RSSI Slow Threshold */
#define BCHP_UHFR_1_ALTCFG                       0x0040c088 /* UHFR Alternative Mode Correlator Configuration Register */
#define BCHP_UHFR_1_ALTDTM                       0x0040c08c /* UHFR Alternative Mode Decoded Data */
#define BCHP_UHFR_1_ALTDTL                       0x0040c090 /* UHFR Alternative Mode LSB 32 bits of Decoded Data */
#define BCHP_UHFR_1_ADDR                         0x0040c094 /* UHFR Low Pass Filter Coefficient Address Register */
#define BCHP_UHFR_1_COEF                         0x0040c098 /* UHFR Low Pass Filter Coefficient Data Register */
#define BCHP_UHFR_1_PHINT                        0x0040c09c /* UHFR Phase IIR Integrator Register */
#define BCHP_UHFR_1_DCINT                        0x0040c0a0 /* UHFR DC offset IIR Integrator Register */
#define BCHP_UHFR_1_ASINT                        0x0040c0a4 /* UHFR Slow RSSI IIR Integrator Register */
#define BCHP_UHFR_1_ALTCFG2                      0x0040c0a8 /* UHFR Alternative Mode Correlator Configuration 2 Register */
#define BCHP_UHFR_1_ALTMAD                       0x0040c0ac /* UHFR Data Correlator Memory Control Register */
#define BCHP_UHFR_1_ALTMDT                       0x0040c0b0 /* UHFR Data Correlator Memory Content Register */
#define BCHP_UHFR_1_PHMM                         0x0040c0b4 /* UHFR Phase IIR Min/Max Detector Read Register */
#define BCHP_UHFR_1_PDMIN                        0x0040c0b8 /* UHFR ADC Power Estimator Min Detector Read Register */
#define BCHP_UHFR_1_PDMAX                        0x0040c0bc /* UHFR ADC Power Estimator Max Detector Read Register */
#define BCHP_UHFR_1_ANA0                         0x0040c0c0 /* UHFR Analog Control Register 0 */
#define BCHP_UHFR_1_ANA1                         0x0040c0c4 /* UHFR Analog Control Register 1 */
#define BCHP_UHFR_1_ANA2                         0x0040c0c8 /* UHFR Analog Control Register 2 */
#define BCHP_UHFR_1_ANA3                         0x0040c0cc /* UHFR Analog Control Register 3 */
#define BCHP_UHFR_1_ANACTL                       0x0040c0d0 /* UHFR Analog Configuration Shift Control Register */
#define BCHP_UHFR_1_ANADIR                       0x0040c0d4 /* UHFR Analog Direct Control Register */
#define BCHP_UHFR_1_TPOUT                        0x0040c0dc /* UHFR Testport Output Read Register */
#define BCHP_UHFR_1_IMSK                         0x0040c0e0 /* UHFR MIPS Interrupt Mask Register */
#define BCHP_UHFR_1_ISTS                         0x0040c0e4 /* UHFR MIPS Interrupt Status Register */
#define BCHP_UHFR_1_RSTS                         0x0040c0e8 /* UHFR Real Time Status Register */
#define BCHP_UHFR_1_IMSK_PCI                     0x0040c0d8 /* UHFR PCI Interrupt Mask Register */
#define BCHP_UHFR_1_ISTS_PCI                     0x0040c0ec /* UHFR PCI Interrupt Status Register */
#define BCHP_UHFR_1_ANA4                         0x0040c0f0 /* UHFR Analog Control Register 4 */
#define BCHP_UHFR_1_ANA5                         0x0040c0f4 /* UHFR Analog Control Register 5 */

/***************************************************************************
 *RST - UHFR Reset Register
 ***************************************************************************/
/* UHFR_1 :: RST :: reserved0 [31:17] */
#define BCHP_UHFR_1_RST_reserved0_MASK                             0xfffe0000
#define BCHP_UHFR_1_RST_reserved0_SHIFT                            17

/* UHFR_1 :: RST :: SOFT_RST [16:16] */
#define BCHP_UHFR_1_RST_SOFT_RST_MASK                              0x00010000
#define BCHP_UHFR_1_RST_SOFT_RST_SHIFT                             16

/* UHFR_1 :: RST :: reserved1 [15:09] */
#define BCHP_UHFR_1_RST_reserved1_MASK                             0x0000fe00
#define BCHP_UHFR_1_RST_reserved1_SHIFT                            9

/* UHFR_1 :: RST :: RSSI_SLOW_IIR_RST [08:08] */
#define BCHP_UHFR_1_RST_RSSI_SLOW_IIR_RST_MASK                     0x00000100
#define BCHP_UHFR_1_RST_RSSI_SLOW_IIR_RST_SHIFT                    8

/* UHFR_1 :: RST :: reserved2 [07:07] */
#define BCHP_UHFR_1_RST_reserved2_MASK                             0x00000080
#define BCHP_UHFR_1_RST_reserved2_SHIFT                            7

/* UHFR_1 :: RST :: CORR_RSSI_TIMER_RST [06:06] */
#define BCHP_UHFR_1_RST_CORR_RSSI_TIMER_RST_MASK                   0x00000040
#define BCHP_UHFR_1_RST_CORR_RSSI_TIMER_RST_SHIFT                  6

/* UHFR_1 :: RST :: CORR_RST [05:05] */
#define BCHP_UHFR_1_RST_CORR_RST_MASK                              0x00000020
#define BCHP_UHFR_1_RST_CORR_RST_SHIFT                             5

/* UHFR_1 :: RST :: DC_IIR_RST [04:04] */
#define BCHP_UHFR_1_RST_DC_IIR_RST_MASK                            0x00000010
#define BCHP_UHFR_1_RST_DC_IIR_RST_SHIFT                           4

/* UHFR_1 :: RST :: PHS_IIR_RST [03:03] */
#define BCHP_UHFR_1_RST_PHS_IIR_RST_MASK                           0x00000008
#define BCHP_UHFR_1_RST_PHS_IIR_RST_SHIFT                          3

/* UHFR_1 :: RST :: CIC_COMB_RST [02:02] */
#define BCHP_UHFR_1_RST_CIC_COMB_RST_MASK                          0x00000004
#define BCHP_UHFR_1_RST_CIC_COMB_RST_SHIFT                         2

/* UHFR_1 :: RST :: CIC_INT_RST [01:01] */
#define BCHP_UHFR_1_RST_CIC_INT_RST_MASK                           0x00000002
#define BCHP_UHFR_1_RST_CIC_INT_RST_SHIFT                          1

/* UHFR_1 :: RST :: FIFO_RST [00:00] */
#define BCHP_UHFR_1_RST_FIFO_RST_MASK                              0x00000001
#define BCHP_UHFR_1_RST_FIFO_RST_SHIFT                             0

/***************************************************************************
 *FCW - UHFR Front Mixer Frequency Control Word Register
 ***************************************************************************/
/* UHFR_1 :: FCW :: reserved_for_eco0 [31:24] */
#define BCHP_UHFR_1_FCW_reserved_for_eco0_MASK                     0xff000000
#define BCHP_UHFR_1_FCW_reserved_for_eco0_SHIFT                    24

/* UHFR_1 :: FCW :: FCW [23:00] */
#define BCHP_UHFR_1_FCW_FCW_MASK                                   0x00ffffff
#define BCHP_UHFR_1_FCW_FCW_SHIFT                                  0

/***************************************************************************
 *FILT - UHFR CIC Decimation and Low Pass Filter Control Register
 ***************************************************************************/
/* UHFR_1 :: FILT :: reserved_for_eco0 [31:24] */
#define BCHP_UHFR_1_FILT_reserved_for_eco0_MASK                    0xff000000
#define BCHP_UHFR_1_FILT_reserved_for_eco0_SHIFT                   24

/* UHFR_1 :: FILT :: LPF_TAPS [23:16] */
#define BCHP_UHFR_1_FILT_LPF_TAPS_MASK                             0x00ff0000
#define BCHP_UHFR_1_FILT_LPF_TAPS_SHIFT                            16

/* UHFR_1 :: FILT :: reserved_for_eco1 [15:10] */
#define BCHP_UHFR_1_FILT_reserved_for_eco1_MASK                    0x0000fc00
#define BCHP_UHFR_1_FILT_reserved_for_eco1_SHIFT                   10

/* UHFR_1 :: FILT :: LPF_SHIFT [09:08] */
#define BCHP_UHFR_1_FILT_LPF_SHIFT_MASK                            0x00000300
#define BCHP_UHFR_1_FILT_LPF_SHIFT_SHIFT                           8

/* UHFR_1 :: FILT :: reserved_for_eco2 [07:05] */
#define BCHP_UHFR_1_FILT_reserved_for_eco2_MASK                    0x000000e0
#define BCHP_UHFR_1_FILT_reserved_for_eco2_SHIFT                   5

/* UHFR_1 :: FILT :: CIC_DECIMATION [04:02] */
#define BCHP_UHFR_1_FILT_CIC_DECIMATION_MASK                       0x0000001c
#define BCHP_UHFR_1_FILT_CIC_DECIMATION_SHIFT                      2

/* UHFR_1 :: FILT :: CIC_COMB_FRZ [01:01] */
#define BCHP_UHFR_1_FILT_CIC_COMB_FRZ_MASK                         0x00000002
#define BCHP_UHFR_1_FILT_CIC_COMB_FRZ_SHIFT                        1

/* UHFR_1 :: FILT :: CIC_INT_FRZ [00:00] */
#define BCHP_UHFR_1_FILT_CIC_INT_FRZ_MASK                          0x00000001
#define BCHP_UHFR_1_FILT_CIC_INT_FRZ_SHIFT                         0

/***************************************************************************
 *CTL1 - UHFR I/O and Enable Control Register
 ***************************************************************************/
/* UHFR_1 :: CTL1 :: PLL_LCKDET_EN [31:31] */
#define BCHP_UHFR_1_CTL1_PLL_LCKDET_EN_MASK                        0x80000000
#define BCHP_UHFR_1_CTL1_PLL_LCKDET_EN_SHIFT                       31

/* UHFR_1 :: CTL1 :: CORR_ENBL [30:30] */
#define BCHP_UHFR_1_CTL1_CORR_ENBL_MASK                            0x40000000
#define BCHP_UHFR_1_CTL1_CORR_ENBL_SHIFT                           30

/* UHFR_1 :: CTL1 :: reserved_for_eco0 [29:26] */
#define BCHP_UHFR_1_CTL1_reserved_for_eco0_MASK                    0x3c000000
#define BCHP_UHFR_1_CTL1_reserved_for_eco0_SHIFT                   26

/* UHFR_1 :: CTL1 :: PLL_TIME_WIN [25:24] */
#define BCHP_UHFR_1_CTL1_PLL_TIME_WIN_MASK                         0x03000000
#define BCHP_UHFR_1_CTL1_PLL_TIME_WIN_SHIFT                        24

/* UHFR_1 :: CTL1 :: reserved_for_eco1 [23:11] */
#define BCHP_UHFR_1_CTL1_reserved_for_eco1_MASK                    0x00fff800
#define BCHP_UHFR_1_CTL1_reserved_for_eco1_SHIFT                   11

/* UHFR_1 :: CTL1 :: DOUT_INVERT [10:10] */
#define BCHP_UHFR_1_CTL1_DOUT_INVERT_MASK                          0x00000400
#define BCHP_UHFR_1_CTL1_DOUT_INVERT_SHIFT                         10

/* UHFR_1 :: CTL1 :: DOUT_GATE [09:09] */
#define BCHP_UHFR_1_CTL1_DOUT_GATE_MASK                            0x00000200
#define BCHP_UHFR_1_CTL1_DOUT_GATE_SHIFT                           9

/* UHFR_1 :: CTL1 :: DOUT_RSSI_GATE [08:08] */
#define BCHP_UHFR_1_CTL1_DOUT_RSSI_GATE_MASK                       0x00000100
#define BCHP_UHFR_1_CTL1_DOUT_RSSI_GATE_SHIFT                      8

/* UHFR_1 :: CTL1 :: reserved_for_eco2 [07:05] */
#define BCHP_UHFR_1_CTL1_reserved_for_eco2_MASK                    0x000000e0
#define BCHP_UHFR_1_CTL1_reserved_for_eco2_SHIFT                   5

/* UHFR_1 :: CTL1 :: DIN_IN_FIFO_FALL [04:04] */
#define BCHP_UHFR_1_CTL1_DIN_IN_FIFO_FALL_MASK                     0x00000010
#define BCHP_UHFR_1_CTL1_DIN_IN_FIFO_FALL_SHIFT                    4

/* UHFR_1 :: CTL1 :: reserved_for_eco3 [03:03] */
#define BCHP_UHFR_1_CTL1_reserved_for_eco3_MASK                    0x00000008
#define BCHP_UHFR_1_CTL1_reserved_for_eco3_SHIFT                   3

/* UHFR_1 :: CTL1 :: DIN_IN_FALL [02:02] */
#define BCHP_UHFR_1_CTL1_DIN_IN_FALL_MASK                          0x00000004
#define BCHP_UHFR_1_CTL1_DIN_IN_FALL_SHIFT                         2

/* UHFR_1 :: CTL1 :: DIN_INVERT [01:01] */
#define BCHP_UHFR_1_CTL1_DIN_INVERT_MASK                           0x00000002
#define BCHP_UHFR_1_CTL1_DIN_INVERT_SHIFT                          1

/* UHFR_1 :: CTL1 :: UHFR_ENBL [00:00] */
#define BCHP_UHFR_1_CTL1_UHFR_ENBL_MASK                            0x00000001
#define BCHP_UHFR_1_CTL1_UHFR_ENBL_SHIFT                           0

/***************************************************************************
 *PLL - UHFR PLL Lock Detect Register
 ***************************************************************************/
/* UHFR_1 :: PLL :: reserved_for_eco0 [31:20] */
#define BCHP_UHFR_1_PLL_reserved_for_eco0_MASK                     0xfff00000
#define BCHP_UHFR_1_PLL_reserved_for_eco0_SHIFT                    20

/* UHFR_1 :: PLL :: PLL_CNT [19:00] */
#define BCHP_UHFR_1_PLL_PLL_CNT_MASK                               0x000fffff
#define BCHP_UHFR_1_PLL_PLL_CNT_SHIFT                              0

/***************************************************************************
 *BYP - UHFR Bypass Control Register
 ***************************************************************************/
/* UHFR_1 :: BYP :: reserved_for_eco0 [31:17] */
#define BCHP_UHFR_1_BYP_reserved_for_eco0_MASK                     0xfffe0000
#define BCHP_UHFR_1_BYP_reserved_for_eco0_SHIFT                    17

/* UHFR_1 :: BYP :: DIN_FIFO_BYP [16:16] */
#define BCHP_UHFR_1_BYP_DIN_FIFO_BYP_MASK                          0x00010000
#define BCHP_UHFR_1_BYP_DIN_FIFO_BYP_SHIFT                         16

/* UHFR_1 :: BYP :: reserved_for_eco1 [15:13] */
#define BCHP_UHFR_1_BYP_reserved_for_eco1_MASK                     0x0000e000
#define BCHP_UHFR_1_BYP_reserved_for_eco1_SHIFT                    13

/* UHFR_1 :: BYP :: RSSI_SLOW_MAJ_BYP [12:12] */
#define BCHP_UHFR_1_BYP_RSSI_SLOW_MAJ_BYP_MASK                     0x00001000
#define BCHP_UHFR_1_BYP_RSSI_SLOW_MAJ_BYP_SHIFT                    12

/* UHFR_1 :: BYP :: DOUT_MAJ_BYP [11:11] */
#define BCHP_UHFR_1_BYP_DOUT_MAJ_BYP_MASK                          0x00000800
#define BCHP_UHFR_1_BYP_DOUT_MAJ_BYP_SHIFT                         11

/* UHFR_1 :: BYP :: reserved_for_eco2 [10:08] */
#define BCHP_UHFR_1_BYP_reserved_for_eco2_MASK                     0x00000700
#define BCHP_UHFR_1_BYP_reserved_for_eco2_SHIFT                    8

/* UHFR_1 :: BYP :: RSSI_SLOW_INT_BYP [07:07] */
#define BCHP_UHFR_1_BYP_RSSI_SLOW_INT_BYP_MASK                     0x00000080
#define BCHP_UHFR_1_BYP_RSSI_SLOW_INT_BYP_SHIFT                    7

/* UHFR_1 :: BYP :: DC_INT_BYP [06:06] */
#define BCHP_UHFR_1_BYP_DC_INT_BYP_MASK                            0x00000040
#define BCHP_UHFR_1_BYP_DC_INT_BYP_SHIFT                           6

/* UHFR_1 :: BYP :: PHS_INT_BYP [05:05] */
#define BCHP_UHFR_1_BYP_PHS_INT_BYP_MASK                           0x00000020
#define BCHP_UHFR_1_BYP_PHS_INT_BYP_SHIFT                          5

/* UHFR_1 :: BYP :: reserved_for_eco3 [04:04] */
#define BCHP_UHFR_1_BYP_reserved_for_eco3_MASK                     0x00000010
#define BCHP_UHFR_1_BYP_reserved_for_eco3_SHIFT                    4

/* UHFR_1 :: BYP :: PHS_UNMAP_BYP [03:03] */
#define BCHP_UHFR_1_BYP_PHS_UNMAP_BYP_MASK                         0x00000008
#define BCHP_UHFR_1_BYP_PHS_UNMAP_BYP_SHIFT                        3

/* UHFR_1 :: BYP :: PHS_DERIV_BYP [02:02] */
#define BCHP_UHFR_1_BYP_PHS_DERIV_BYP_MASK                         0x00000004
#define BCHP_UHFR_1_BYP_PHS_DERIV_BYP_SHIFT                        2

/* UHFR_1 :: BYP :: LPF_BYP [01:01] */
#define BCHP_UHFR_1_BYP_LPF_BYP_MASK                               0x00000002
#define BCHP_UHFR_1_BYP_LPF_BYP_SHIFT                              1

/* UHFR_1 :: BYP :: CIC_BYP [00:00] */
#define BCHP_UHFR_1_BYP_CIC_BYP_MASK                               0x00000001
#define BCHP_UHFR_1_BYP_CIC_BYP_SHIFT                              0

/***************************************************************************
 *IRPH - UHFR Phase IIR Coefficient/Gain Register
 ***************************************************************************/
/* UHFR_1 :: IRPH :: reserved_for_eco0 [31:25] */
#define BCHP_UHFR_1_IRPH_reserved_for_eco0_MASK                    0xfe000000
#define BCHP_UHFR_1_IRPH_reserved_for_eco0_SHIFT                   25

/* UHFR_1 :: IRPH :: PHS_INT_FRZ [24:24] */
#define BCHP_UHFR_1_IRPH_PHS_INT_FRZ_MASK                          0x01000000
#define BCHP_UHFR_1_IRPH_PHS_INT_FRZ_SHIFT                         24

/* UHFR_1 :: IRPH :: reserved_for_eco1 [23:20] */
#define BCHP_UHFR_1_IRPH_reserved_for_eco1_MASK                    0x00f00000
#define BCHP_UHFR_1_IRPH_reserved_for_eco1_SHIFT                   20

/* UHFR_1 :: IRPH :: PHS_GAIN [19:16] */
#define BCHP_UHFR_1_IRPH_PHS_GAIN_MASK                             0x000f0000
#define BCHP_UHFR_1_IRPH_PHS_GAIN_SHIFT                            16

/* UHFR_1 :: IRPH :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_1_IRPH_reserved_for_eco2_MASK                    0x0000e000
#define BCHP_UHFR_1_IRPH_reserved_for_eco2_SHIFT                   13

/* UHFR_1 :: IRPH :: PHS_COEF_B [12:08] */
#define BCHP_UHFR_1_IRPH_PHS_COEF_B_MASK                           0x00001f00
#define BCHP_UHFR_1_IRPH_PHS_COEF_B_SHIFT                          8

/* UHFR_1 :: IRPH :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_1_IRPH_reserved_for_eco3_MASK                    0x000000e0
#define BCHP_UHFR_1_IRPH_reserved_for_eco3_SHIFT                   5

/* UHFR_1 :: IRPH :: PHS_COEF_A [04:00] */
#define BCHP_UHFR_1_IRPH_PHS_COEF_A_MASK                           0x0000001f
#define BCHP_UHFR_1_IRPH_PHS_COEF_A_SHIFT                          0

/***************************************************************************
 *IRDC - UHFR DC Offset IIR Coefficient/Gain Register
 ***************************************************************************/
/* UHFR_1 :: IRDC :: reserved_for_eco0 [31:30] */
#define BCHP_UHFR_1_IRDC_reserved_for_eco0_MASK                    0xc0000000
#define BCHP_UHFR_1_IRDC_reserved_for_eco0_SHIFT                   30

/* UHFR_1 :: IRDC :: DOUT_HYST_ENBL [29:29] */
#define BCHP_UHFR_1_IRDC_DOUT_HYST_ENBL_MASK                       0x20000000
#define BCHP_UHFR_1_IRDC_DOUT_HYST_ENBL_SHIFT                      29

/* UHFR_1 :: IRDC :: DC_IIR_IN_SEL [28:28] */
#define BCHP_UHFR_1_IRDC_DC_IIR_IN_SEL_MASK                        0x10000000
#define BCHP_UHFR_1_IRDC_DC_IIR_IN_SEL_SHIFT                       28

/* UHFR_1 :: IRDC :: DOUT_MAJ_DEC_RATIO [27:26] */
#define BCHP_UHFR_1_IRDC_DOUT_MAJ_DEC_RATIO_MASK                   0x0c000000
#define BCHP_UHFR_1_IRDC_DOUT_MAJ_DEC_RATIO_SHIFT                  26

/* UHFR_1 :: IRDC :: DOUT_MAJ_DET_ENBL [25:25] */
#define BCHP_UHFR_1_IRDC_DOUT_MAJ_DET_ENBL_MASK                    0x02000000
#define BCHP_UHFR_1_IRDC_DOUT_MAJ_DET_ENBL_SHIFT                   25

/* UHFR_1 :: IRDC :: reserved_for_eco1 [24:20] */
#define BCHP_UHFR_1_IRDC_reserved_for_eco1_MASK                    0x01f00000
#define BCHP_UHFR_1_IRDC_reserved_for_eco1_SHIFT                   20

/* UHFR_1 :: IRDC :: DC_GAIN [19:16] */
#define BCHP_UHFR_1_IRDC_DC_GAIN_MASK                              0x000f0000
#define BCHP_UHFR_1_IRDC_DC_GAIN_SHIFT                             16

/* UHFR_1 :: IRDC :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_1_IRDC_reserved_for_eco2_MASK                    0x0000e000
#define BCHP_UHFR_1_IRDC_reserved_for_eco2_SHIFT                   13

/* UHFR_1 :: IRDC :: DC_COEF_B [12:08] */
#define BCHP_UHFR_1_IRDC_DC_COEF_B_MASK                            0x00001f00
#define BCHP_UHFR_1_IRDC_DC_COEF_B_SHIFT                           8

/* UHFR_1 :: IRDC :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_1_IRDC_reserved_for_eco3_MASK                    0x000000e0
#define BCHP_UHFR_1_IRDC_reserved_for_eco3_SHIFT                   5

/* UHFR_1 :: IRDC :: DC_COEF_A [04:00] */
#define BCHP_UHFR_1_IRDC_DC_COEF_A_MASK                            0x0000001f
#define BCHP_UHFR_1_IRDC_DC_COEF_A_SHIFT                           0

/***************************************************************************
 *FRZDC - UHFR DC Offset IIR Freeze Control Register
 ***************************************************************************/
/* UHFR_1 :: FRZDC :: reserved_for_eco0 [31:17] */
#define BCHP_UHFR_1_FRZDC_reserved_for_eco0_MASK                   0xfffe0000
#define BCHP_UHFR_1_FRZDC_reserved_for_eco0_SHIFT                  17

/* UHFR_1 :: FRZDC :: IRR_CORR_SEL [16:16] */
#define BCHP_UHFR_1_FRZDC_IRR_CORR_SEL_MASK                        0x00010000
#define BCHP_UHFR_1_FRZDC_IRR_CORR_SEL_SHIFT                       16

/* UHFR_1 :: FRZDC :: reserved_for_eco1 [15:13] */
#define BCHP_UHFR_1_FRZDC_reserved_for_eco1_MASK                   0x0000e000
#define BCHP_UHFR_1_FRZDC_reserved_for_eco1_SHIFT                  13

/* UHFR_1 :: FRZDC :: DC_EN_UNFRZ_PR2 [12:12] */
#define BCHP_UHFR_1_FRZDC_DC_EN_UNFRZ_PR2_MASK                     0x00001000
#define BCHP_UHFR_1_FRZDC_DC_EN_UNFRZ_PR2_SHIFT                    12

/* UHFR_1 :: FRZDC :: DC_EN_UNFRZ_PR1 [11:11] */
#define BCHP_UHFR_1_FRZDC_DC_EN_UNFRZ_PR1_MASK                     0x00000800
#define BCHP_UHFR_1_FRZDC_DC_EN_UNFRZ_PR1_SHIFT                    11

/* UHFR_1 :: FRZDC :: DC_EN_UNFRZ_RSSI_FAST [10:10] */
#define BCHP_UHFR_1_FRZDC_DC_EN_UNFRZ_RSSI_FAST_MASK               0x00000400
#define BCHP_UHFR_1_FRZDC_DC_EN_UNFRZ_RSSI_FAST_SHIFT              10

/* UHFR_1 :: FRZDC :: DC_EN_UNFRZ_RSSI_SLOW [09:09] */
#define BCHP_UHFR_1_FRZDC_DC_EN_UNFRZ_RSSI_SLOW_MASK               0x00000200
#define BCHP_UHFR_1_FRZDC_DC_EN_UNFRZ_RSSI_SLOW_SHIFT              9

/* UHFR_1 :: FRZDC :: DC_IIR_UNFRZ [08:08] */
#define BCHP_UHFR_1_FRZDC_DC_IIR_UNFRZ_MASK                        0x00000100
#define BCHP_UHFR_1_FRZDC_DC_IIR_UNFRZ_SHIFT                       8

/* UHFR_1 :: FRZDC :: reserved_for_eco2 [07:05] */
#define BCHP_UHFR_1_FRZDC_reserved_for_eco2_MASK                   0x000000e0
#define BCHP_UHFR_1_FRZDC_reserved_for_eco2_SHIFT                  5

/* UHFR_1 :: FRZDC :: DC_EN_FRZ_PR2 [04:04] */
#define BCHP_UHFR_1_FRZDC_DC_EN_FRZ_PR2_MASK                       0x00000010
#define BCHP_UHFR_1_FRZDC_DC_EN_FRZ_PR2_SHIFT                      4

/* UHFR_1 :: FRZDC :: DC_EN_FRZ_PR1 [03:03] */
#define BCHP_UHFR_1_FRZDC_DC_EN_FRZ_PR1_MASK                       0x00000008
#define BCHP_UHFR_1_FRZDC_DC_EN_FRZ_PR1_SHIFT                      3

/* UHFR_1 :: FRZDC :: DC_EN_FRZ_RSSI_FAST [02:02] */
#define BCHP_UHFR_1_FRZDC_DC_EN_FRZ_RSSI_FAST_MASK                 0x00000004
#define BCHP_UHFR_1_FRZDC_DC_EN_FRZ_RSSI_FAST_SHIFT                2

/* UHFR_1 :: FRZDC :: DC_EN_FRZ_RSSI_SLOW [01:01] */
#define BCHP_UHFR_1_FRZDC_DC_EN_FRZ_RSSI_SLOW_MASK                 0x00000002
#define BCHP_UHFR_1_FRZDC_DC_EN_FRZ_RSSI_SLOW_SHIFT                1

/* UHFR_1 :: FRZDC :: DC_IIR_FRZ [00:00] */
#define BCHP_UHFR_1_FRZDC_DC_IIR_FRZ_MASK                          0x00000001
#define BCHP_UHFR_1_FRZDC_DC_IIR_FRZ_SHIFT                         0

/***************************************************************************
 *FRZMM - UHFR Min/Max Freeze Control Register
 ***************************************************************************/
/* UHFR_1 :: FRZMM :: reserved_for_eco0 [31:29] */
#define BCHP_UHFR_1_FRZMM_reserved_for_eco0_MASK                   0xe0000000
#define BCHP_UHFR_1_FRZMM_reserved_for_eco0_SHIFT                  29

/* UHFR_1 :: FRZMM :: MM_ADC_EN_UNFRZ_PR2 [28:28] */
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_UNFRZ_PR2_MASK                 0x10000000
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_UNFRZ_PR2_SHIFT                28

/* UHFR_1 :: FRZMM :: MM_ADC_EN_UNFRZ_PR1 [27:27] */
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_UNFRZ_PR1_MASK                 0x08000000
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_UNFRZ_PR1_SHIFT                27

/* UHFR_1 :: FRZMM :: MM_ADC_EN_UNFRZ_RSSI_FAST [26:26] */
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_UNFRZ_RSSI_FAST_MASK           0x04000000
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_UNFRZ_RSSI_FAST_SHIFT          26

/* UHFR_1 :: FRZMM :: MM_ADC_EN_UNFRZ_RSSI_SLOW [25:25] */
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_UNFRZ_RSSI_SLOW_MASK           0x02000000
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_UNFRZ_RSSI_SLOW_SHIFT          25

/* UHFR_1 :: FRZMM :: MM_ADC_UNFRZ [24:24] */
#define BCHP_UHFR_1_FRZMM_MM_ADC_UNFRZ_MASK                        0x01000000
#define BCHP_UHFR_1_FRZMM_MM_ADC_UNFRZ_SHIFT                       24

/* UHFR_1 :: FRZMM :: reserved_for_eco1 [23:21] */
#define BCHP_UHFR_1_FRZMM_reserved_for_eco1_MASK                   0x00e00000
#define BCHP_UHFR_1_FRZMM_reserved_for_eco1_SHIFT                  21

/* UHFR_1 :: FRZMM :: MM_ADC_EN_FRZ_PR2 [20:20] */
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_FRZ_PR2_MASK                   0x00100000
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_FRZ_PR2_SHIFT                  20

/* UHFR_1 :: FRZMM :: MM_ADC_EN_FRZ_PR1 [19:19] */
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_FRZ_PR1_MASK                   0x00080000
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_FRZ_PR1_SHIFT                  19

/* UHFR_1 :: FRZMM :: MM_ADC_EN_FRZ_RSSI_FAST [18:18] */
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_FRZ_RSSI_FAST_MASK             0x00040000
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_FRZ_RSSI_FAST_SHIFT            18

/* UHFR_1 :: FRZMM :: MM_ADC_EN_FRZ_RSSI_SLOW [17:17] */
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_FRZ_RSSI_SLOW_MASK             0x00020000
#define BCHP_UHFR_1_FRZMM_MM_ADC_EN_FRZ_RSSI_SLOW_SHIFT            17

/* UHFR_1 :: FRZMM :: MM_ADC_FRZ [16:16] */
#define BCHP_UHFR_1_FRZMM_MM_ADC_FRZ_MASK                          0x00010000
#define BCHP_UHFR_1_FRZMM_MM_ADC_FRZ_SHIFT                         16

/* UHFR_1 :: FRZMM :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_1_FRZMM_reserved_for_eco2_MASK                   0x0000e000
#define BCHP_UHFR_1_FRZMM_reserved_for_eco2_SHIFT                  13

/* UHFR_1 :: FRZMM :: MM_PHS_EN_UNFRZ_PR2 [12:12] */
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_UNFRZ_PR2_MASK                 0x00001000
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_UNFRZ_PR2_SHIFT                12

/* UHFR_1 :: FRZMM :: MM_PHS_EN_UNFRZ_PR1 [11:11] */
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_UNFRZ_PR1_MASK                 0x00000800
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_UNFRZ_PR1_SHIFT                11

/* UHFR_1 :: FRZMM :: MM_PHS_EN_UNFRZ_RSSI_FAST [10:10] */
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_UNFRZ_RSSI_FAST_MASK           0x00000400
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_UNFRZ_RSSI_FAST_SHIFT          10

/* UHFR_1 :: FRZMM :: MM_PHS_EN_UNFRZ_RSSI_SLOW [09:09] */
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_UNFRZ_RSSI_SLOW_MASK           0x00000200
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_UNFRZ_RSSI_SLOW_SHIFT          9

/* UHFR_1 :: FRZMM :: MM_PHS_UNFRZ [08:08] */
#define BCHP_UHFR_1_FRZMM_MM_PHS_UNFRZ_MASK                        0x00000100
#define BCHP_UHFR_1_FRZMM_MM_PHS_UNFRZ_SHIFT                       8

/* UHFR_1 :: FRZMM :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_1_FRZMM_reserved_for_eco3_MASK                   0x000000e0
#define BCHP_UHFR_1_FRZMM_reserved_for_eco3_SHIFT                  5

/* UHFR_1 :: FRZMM :: MM_PHS_EN_FRZ_PR2 [04:04] */
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_FRZ_PR2_MASK                   0x00000010
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_FRZ_PR2_SHIFT                  4

/* UHFR_1 :: FRZMM :: MM_PHS_EN_FRZ_PR1 [03:03] */
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_FRZ_PR1_MASK                   0x00000008
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_FRZ_PR1_SHIFT                  3

/* UHFR_1 :: FRZMM :: MM_PHS_EN_FRZ_RSSI_FAST [02:02] */
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_FRZ_RSSI_FAST_MASK             0x00000004
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_FRZ_RSSI_FAST_SHIFT            2

/* UHFR_1 :: FRZMM :: MM_PHS_EN_FRZ_RSSI_SLOW [01:01] */
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_FRZ_RSSI_SLOW_MASK             0x00000002
#define BCHP_UHFR_1_FRZMM_MM_PHS_EN_FRZ_RSSI_SLOW_SHIFT            1

/* UHFR_1 :: FRZMM :: MM_PHS_FRZ [00:00] */
#define BCHP_UHFR_1_FRZMM_MM_PHS_FRZ_MASK                          0x00000001
#define BCHP_UHFR_1_FRZMM_MM_PHS_FRZ_SHIFT                         0

/***************************************************************************
 *PDAS - UHFR Cordic Amplitude Slow IIR Filter Control Register
 ***************************************************************************/
/* UHFR_1 :: PDAS :: RSSI_SLOW_MAJ_DEC_RATIO [31:28] */
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_MAJ_DEC_RATIO_MASK              0xf0000000
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_MAJ_DEC_RATIO_SHIFT             28

/* UHFR_1 :: PDAS :: reserved_for_eco0 [27:26] */
#define BCHP_UHFR_1_PDAS_reserved_for_eco0_MASK                    0x0c000000
#define BCHP_UHFR_1_PDAS_reserved_for_eco0_SHIFT                   26

/* UHFR_1 :: PDAS :: RSSI_SLOW_MAJ_DET_ENBL [25:25] */
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_MAJ_DET_ENBL_MASK               0x02000000
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_MAJ_DET_ENBL_SHIFT              25

/* UHFR_1 :: PDAS :: RSSI_SLOW_IIR_FRZ [24:24] */
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_IIR_FRZ_MASK                    0x01000000
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_IIR_FRZ_SHIFT                   24

/* UHFR_1 :: PDAS :: reserved_for_eco1 [23:19] */
#define BCHP_UHFR_1_PDAS_reserved_for_eco1_MASK                    0x00f80000
#define BCHP_UHFR_1_PDAS_reserved_for_eco1_SHIFT                   19

/* UHFR_1 :: PDAS :: RSSI_SLOW_IIR_SQR_SHFT [18:17] */
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_IIR_SQR_SHFT_MASK               0x00060000
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_IIR_SQR_SHFT_SHIFT              17

/* UHFR_1 :: PDAS :: RSSI_SLOW_SQR_ABS [16:16] */
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_SQR_ABS_MASK                    0x00010000
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_SQR_ABS_SHIFT                   16

/* UHFR_1 :: PDAS :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_1_PDAS_reserved_for_eco2_MASK                    0x0000e000
#define BCHP_UHFR_1_PDAS_reserved_for_eco2_SHIFT                   13

/* UHFR_1 :: PDAS :: RSSI_SLOW_IIR_COEF_B [12:08] */
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_IIR_COEF_B_MASK                 0x00001f00
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_IIR_COEF_B_SHIFT                8

/* UHFR_1 :: PDAS :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_1_PDAS_reserved_for_eco3_MASK                    0x000000e0
#define BCHP_UHFR_1_PDAS_reserved_for_eco3_SHIFT                   5

/* UHFR_1 :: PDAS :: RSSI_SLOW_IIR_COEF_A [04:00] */
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_IIR_COEF_A_MASK                 0x0000001f
#define BCHP_UHFR_1_PDAS_RSSI_SLOW_IIR_COEF_A_SHIFT                0

/***************************************************************************
 *PTPTM - UHFR Preamble to Preamble Timer Register
 ***************************************************************************/
/* UHFR_1 :: PTPTM :: ptp_timer [31:00] */
#define BCHP_UHFR_1_PTPTM_ptp_timer_MASK                           0xffffffff
#define BCHP_UHFR_1_PTPTM_ptp_timer_SHIFT                          0

/***************************************************************************
 *PTPTO - UHFR Preamble to Preamble Timer Timeout Limit
 ***************************************************************************/
/* UHFR_1 :: PTPTO :: ptp_timer_tmout [31:00] */
#define BCHP_UHFR_1_PTPTO_ptp_timer_tmout_MASK                     0xffffffff
#define BCHP_UHFR_1_PTPTO_ptp_timer_tmout_SHIFT                    0

/***************************************************************************
 *ERRT - UHFR Preamble 1 Packet Counter Register
 ***************************************************************************/
/* UHFR_1 :: ERRT :: bcherr_pr1_cntr [31:16] */
#define BCHP_UHFR_1_ERRT_bcherr_pr1_cntr_MASK                      0xffff0000
#define BCHP_UHFR_1_ERRT_bcherr_pr1_cntr_SHIFT                     16

/* UHFR_1 :: ERRT :: pckt_pr1_cntr [15:00] */
#define BCHP_UHFR_1_ERRT_pckt_pr1_cntr_MASK                        0x0000ffff
#define BCHP_UHFR_1_ERRT_pckt_pr1_cntr_SHIFT                       0

/***************************************************************************
 *PDCTL - UHFR Power Detector Control Register
 ***************************************************************************/
/* UHFR_1 :: PDCTL :: reserved_for_eco0 [31:12] */
#define BCHP_UHFR_1_PDCTL_reserved_for_eco0_MASK                   0xfffff000
#define BCHP_UHFR_1_PDCTL_reserved_for_eco0_SHIFT                  12

/* UHFR_1 :: PDCTL :: COLL_EXT_DELAY [11:08] */
#define BCHP_UHFR_1_PDCTL_COLL_EXT_DELAY_MASK                      0x00000f00
#define BCHP_UHFR_1_PDCTL_COLL_EXT_DELAY_SHIFT                     8

/* UHFR_1 :: PDCTL :: COLL_ADC_SEL [07:07] */
#define BCHP_UHFR_1_PDCTL_COLL_ADC_SEL_MASK                        0x00000080
#define BCHP_UHFR_1_PDCTL_COLL_ADC_SEL_SHIFT                       7

/* UHFR_1 :: PDCTL :: COLL_RSSI_SEL [06:06] */
#define BCHP_UHFR_1_PDCTL_COLL_RSSI_SEL_MASK                       0x00000040
#define BCHP_UHFR_1_PDCTL_COLL_RSSI_SEL_SHIFT                      6

/* UHFR_1 :: PDCTL :: RSSI_ADC_SEL [05:05] */
#define BCHP_UHFR_1_PDCTL_RSSI_ADC_SEL_MASK                        0x00000020
#define BCHP_UHFR_1_PDCTL_RSSI_ADC_SEL_SHIFT                       5

/* UHFR_1 :: PDCTL :: RSSI_SEL [04:04] */
#define BCHP_UHFR_1_PDCTL_RSSI_SEL_MASK                            0x00000010
#define BCHP_UHFR_1_PDCTL_RSSI_SEL_SHIFT                           4

/* UHFR_1 :: PDCTL :: reserved_for_eco1 [03:03] */
#define BCHP_UHFR_1_PDCTL_reserved_for_eco1_MASK                   0x00000008
#define BCHP_UHFR_1_PDCTL_reserved_for_eco1_SHIFT                  3

/* UHFR_1 :: PDCTL :: DC_IIR_SEL [02:02] */
#define BCHP_UHFR_1_PDCTL_DC_IIR_SEL_MASK                          0x00000004
#define BCHP_UHFR_1_PDCTL_DC_IIR_SEL_SHIFT                         2

/* UHFR_1 :: PDCTL :: reserved_for_eco2 [01:01] */
#define BCHP_UHFR_1_PDCTL_reserved_for_eco2_MASK                   0x00000002
#define BCHP_UHFR_1_PDCTL_reserved_for_eco2_SHIFT                  1

/* UHFR_1 :: PDCTL :: MM_ADC_IN_SEL [00:00] */
#define BCHP_UHFR_1_PDCTL_MM_ADC_IN_SEL_MASK                       0x00000001
#define BCHP_UHFR_1_PDCTL_MM_ADC_IN_SEL_SHIFT                      0

/***************************************************************************
 *TPCTL - UHFR Testport Control Register
 ***************************************************************************/
/* UHFR_1 :: TPCTL :: reserved_for_eco0 [31:23] */
#define BCHP_UHFR_1_TPCTL_reserved_for_eco0_MASK                   0xff800000
#define BCHP_UHFR_1_TPCTL_reserved_for_eco0_SHIFT                  23

/* UHFR_1 :: TPCTL :: TP_OUT_LSB_SEL [22:20] */
#define BCHP_UHFR_1_TPCTL_TP_OUT_LSB_SEL_MASK                      0x00700000
#define BCHP_UHFR_1_TPCTL_TP_OUT_LSB_SEL_SHIFT                     20

/* UHFR_1 :: TPCTL :: TP_OUT_COR_SEL [19:16] */
#define BCHP_UHFR_1_TPCTL_TP_OUT_COR_SEL_MASK                      0x000f0000
#define BCHP_UHFR_1_TPCTL_TP_OUT_COR_SEL_SHIFT                     16

/* UHFR_1 :: TPCTL :: TP_OUT_DIRECT_SEL [15:15] */
#define BCHP_UHFR_1_TPCTL_TP_OUT_DIRECT_SEL_MASK                   0x00008000
#define BCHP_UHFR_1_TPCTL_TP_OUT_DIRECT_SEL_SHIFT                  15

/* UHFR_1 :: TPCTL :: reserved_for_eco1 [14:14] */
#define BCHP_UHFR_1_TPCTL_reserved_for_eco1_MASK                   0x00004000
#define BCHP_UHFR_1_TPCTL_reserved_for_eco1_SHIFT                  14

/* UHFR_1 :: TPCTL :: TP_OUT_MUX_SEL [13:08] */
#define BCHP_UHFR_1_TPCTL_TP_OUT_MUX_SEL_MASK                      0x00003f00
#define BCHP_UHFR_1_TPCTL_TP_OUT_MUX_SEL_SHIFT                     8

/* UHFR_1 :: TPCTL :: reserved_for_eco2 [07:07] */
#define BCHP_UHFR_1_TPCTL_reserved_for_eco2_MASK                   0x00000080
#define BCHP_UHFR_1_TPCTL_reserved_for_eco2_SHIFT                  7

/* UHFR_1 :: TPCTL :: TP_IN_PR_CORR [06:06] */
#define BCHP_UHFR_1_TPCTL_TP_IN_PR_CORR_MASK                       0x00000040
#define BCHP_UHFR_1_TPCTL_TP_IN_PR_CORR_SHIFT                      6

/* UHFR_1 :: TPCTL :: TP_IN_PR_UPG [05:05] */
#define BCHP_UHFR_1_TPCTL_TP_IN_PR_UPG_MASK                        0x00000020
#define BCHP_UHFR_1_TPCTL_TP_IN_PR_UPG_SHIFT                       5

/* UHFR_1 :: TPCTL :: ADCSEL2_INV [04:04] */
#define BCHP_UHFR_1_TPCTL_ADCSEL2_INV_MASK                         0x00000010
#define BCHP_UHFR_1_TPCTL_ADCSEL2_INV_SHIFT                        4

/* UHFR_1 :: TPCTL :: TP_IN_SELECT [03:00] */
#define BCHP_UHFR_1_TPCTL_TP_IN_SELECT_MASK                        0x0000000f
#define BCHP_UHFR_1_TPCTL_TP_IN_SELECT_SHIFT                       0

/***************************************************************************
 *COR1 - UHFR Correlator 1 Register
 ***************************************************************************/
/* UHFR_1 :: COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_UHFR_1_COR1_reserved_for_eco0_MASK                    0xff000000
#define BCHP_UHFR_1_COR1_reserved_for_eco0_SHIFT                   24

/* UHFR_1 :: COR1 :: tmadj_dec_freq [23:20] */
#define BCHP_UHFR_1_COR1_tmadj_dec_freq_MASK                       0x00f00000
#define BCHP_UHFR_1_COR1_tmadj_dec_freq_SHIFT                      20

/* UHFR_1 :: COR1 :: tmadj_dec_adj [19:19] */
#define BCHP_UHFR_1_COR1_tmadj_dec_adj_MASK                        0x00080000
#define BCHP_UHFR_1_COR1_tmadj_dec_adj_SHIFT                       19

/* UHFR_1 :: COR1 :: tmadj_dec_en [18:18] */
#define BCHP_UHFR_1_COR1_tmadj_dec_en_MASK                         0x00040000
#define BCHP_UHFR_1_COR1_tmadj_dec_en_SHIFT                        18

/* UHFR_1 :: COR1 :: alt_dec_en [17:17] */
#define BCHP_UHFR_1_COR1_alt_dec_en_MASK                           0x00020000
#define BCHP_UHFR_1_COR1_alt_dec_en_SHIFT                          17

/* UHFR_1 :: COR1 :: altmode_en [16:16] */
#define BCHP_UHFR_1_COR1_altmode_en_MASK                           0x00010000
#define BCHP_UHFR_1_COR1_altmode_en_SHIFT                          16

/* UHFR_1 :: COR1 :: tmadj_rst_en [15:15] */
#define BCHP_UHFR_1_COR1_tmadj_rst_en_MASK                         0x00008000
#define BCHP_UHFR_1_COR1_tmadj_rst_en_SHIFT                        15

/* UHFR_1 :: COR1 :: rssi_gate_en [14:14] */
#define BCHP_UHFR_1_COR1_rssi_gate_en_MASK                         0x00004000
#define BCHP_UHFR_1_COR1_rssi_gate_en_SHIFT                        14

/* UHFR_1 :: COR1 :: noint_synd_err2 [13:13] */
#define BCHP_UHFR_1_COR1_noint_synd_err2_MASK                      0x00002000
#define BCHP_UHFR_1_COR1_noint_synd_err2_SHIFT                     13

/* UHFR_1 :: COR1 :: noint_synd_err1 [12:12] */
#define BCHP_UHFR_1_COR1_noint_synd_err1_MASK                      0x00001000
#define BCHP_UHFR_1_COR1_noint_synd_err1_SHIFT                     12

/* UHFR_1 :: COR1 :: tmadj_en [11:11] */
#define BCHP_UHFR_1_COR1_tmadj_en_MASK                             0x00000800
#define BCHP_UHFR_1_COR1_tmadj_en_SHIFT                            11

/* UHFR_1 :: COR1 :: pchk_full [10:10] */
#define BCHP_UHFR_1_COR1_pchk_full_MASK                            0x00000400
#define BCHP_UHFR_1_COR1_pchk_full_SHIFT                           10

/* UHFR_1 :: COR1 :: dres_from_lsb [09:09] */
#define BCHP_UHFR_1_COR1_dres_from_lsb_MASK                        0x00000200
#define BCHP_UHFR_1_COR1_dres_from_lsb_SHIFT                       9

/* UHFR_1 :: COR1 :: data_rev [08:08] */
#define BCHP_UHFR_1_COR1_data_rev_MASK                             0x00000100
#define BCHP_UHFR_1_COR1_data_rev_SHIFT                            8

/* UHFR_1 :: COR1 :: ddclcal_en [07:07] */
#define BCHP_UHFR_1_COR1_ddclcal_en_MASK                           0x00000080
#define BCHP_UHFR_1_COR1_ddclcal_en_SHIFT                          7

/* UHFR_1 :: COR1 :: pr2_srch_only [06:06] */
#define BCHP_UHFR_1_COR1_pr2_srch_only_MASK                        0x00000040
#define BCHP_UHFR_1_COR1_pr2_srch_only_SHIFT                       6

/* UHFR_1 :: COR1 :: pr1_srch_only [05:05] */
#define BCHP_UHFR_1_COR1_pr1_srch_only_MASK                        0x00000020
#define BCHP_UHFR_1_COR1_pr1_srch_only_SHIFT                       5

/* UHFR_1 :: COR1 :: srch_w_enable [04:04] */
#define BCHP_UHFR_1_COR1_srch_w_enable_MASK                        0x00000010
#define BCHP_UHFR_1_COR1_srch_w_enable_SHIFT                       4

/* UHFR_1 :: COR1 :: rssi_r_rst_en [03:03] */
#define BCHP_UHFR_1_COR1_rssi_r_rst_en_MASK                        0x00000008
#define BCHP_UHFR_1_COR1_rssi_r_rst_en_SHIFT                       3

/* UHFR_1 :: COR1 :: pk_rssi_vld_en [02:02] */
#define BCHP_UHFR_1_COR1_pk_rssi_vld_en_MASK                       0x00000004
#define BCHP_UHFR_1_COR1_pk_rssi_vld_en_SHIFT                      2

/* UHFR_1 :: COR1 :: latency_11ms [01:01] */
#define BCHP_UHFR_1_COR1_latency_11ms_MASK                         0x00000002
#define BCHP_UHFR_1_COR1_latency_11ms_SHIFT                        1

/* UHFR_1 :: COR1 :: noise_corr_det [00:00] */
#define BCHP_UHFR_1_COR1_noise_corr_det_MASK                       0x00000001
#define BCHP_UHFR_1_COR1_noise_corr_det_SHIFT                      0

/***************************************************************************
 *COR2 - UHFR Correlator 2 Register
 ***************************************************************************/
/* UHFR_1 :: COR2 :: self_tmadj [31:31] */
#define BCHP_UHFR_1_COR2_self_tmadj_MASK                           0x80000000
#define BCHP_UHFR_1_COR2_self_tmadj_SHIFT                          31

/* UHFR_1 :: COR2 :: reserved_for_eco0 [30:30] */
#define BCHP_UHFR_1_COR2_reserved_for_eco0_MASK                    0x40000000
#define BCHP_UHFR_1_COR2_reserved_for_eco0_SHIFT                   30

/* UHFR_1 :: COR2 :: early_cnt_nominal [29:24] */
#define BCHP_UHFR_1_COR2_early_cnt_nominal_MASK                    0x3f000000
#define BCHP_UHFR_1_COR2_early_cnt_nominal_SHIFT                   24

/* UHFR_1 :: COR2 :: reserved_for_eco1 [23:21] */
#define BCHP_UHFR_1_COR2_reserved_for_eco1_MASK                    0x00e00000
#define BCHP_UHFR_1_COR2_reserved_for_eco1_SHIFT                   21

/* UHFR_1 :: COR2 :: wait_time2 [20:16] */
#define BCHP_UHFR_1_COR2_wait_time2_MASK                           0x001f0000
#define BCHP_UHFR_1_COR2_wait_time2_SHIFT                          16

/* UHFR_1 :: COR2 :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_1_COR2_reserved_for_eco2_MASK                    0x0000e000
#define BCHP_UHFR_1_COR2_reserved_for_eco2_SHIFT                   13

/* UHFR_1 :: COR2 :: wait_time_dec [12:08] */
#define BCHP_UHFR_1_COR2_wait_time_dec_MASK                        0x00001f00
#define BCHP_UHFR_1_COR2_wait_time_dec_SHIFT                       8

/* UHFR_1 :: COR2 :: reserved_for_eco3 [07:07] */
#define BCHP_UHFR_1_COR2_reserved_for_eco3_MASK                    0x00000080
#define BCHP_UHFR_1_COR2_reserved_for_eco3_SHIFT                   7

/* UHFR_1 :: COR2 :: scale_tmadj [06:04] */
#define BCHP_UHFR_1_COR2_scale_tmadj_MASK                          0x00000070
#define BCHP_UHFR_1_COR2_scale_tmadj_SHIFT                         4

/* UHFR_1 :: COR2 :: reserved_for_eco4 [03:03] */
#define BCHP_UHFR_1_COR2_reserved_for_eco4_MASK                    0x00000008
#define BCHP_UHFR_1_COR2_reserved_for_eco4_SHIFT                   3

/* UHFR_1 :: COR2 :: ovs_sel [02:00] */
#define BCHP_UHFR_1_COR2_ovs_sel_MASK                              0x00000007
#define BCHP_UHFR_1_COR2_ovs_sel_SHIFT                             0

/***************************************************************************
 *COR3 - UHFR Correlator 3 Register
 ***************************************************************************/
/* UHFR_1 :: COR3 :: thresh [31:16] */
#define BCHP_UHFR_1_COR3_thresh_MASK                               0xffff0000
#define BCHP_UHFR_1_COR3_thresh_SHIFT                              16

/* UHFR_1 :: COR3 :: reserved_for_eco0 [15:13] */
#define BCHP_UHFR_1_COR3_reserved_for_eco0_MASK                    0x0000e000
#define BCHP_UHFR_1_COR3_reserved_for_eco0_SHIFT                   13

/* UHFR_1 :: COR3 :: rssi_window_off [12:08] */
#define BCHP_UHFR_1_COR3_rssi_window_off_MASK                      0x00001f00
#define BCHP_UHFR_1_COR3_rssi_window_off_SHIFT                     8

/* UHFR_1 :: COR3 :: reserved_for_eco1 [07:05] */
#define BCHP_UHFR_1_COR3_reserved_for_eco1_MASK                    0x000000e0
#define BCHP_UHFR_1_COR3_reserved_for_eco1_SHIFT                   5

/* UHFR_1 :: COR3 :: rssi_window_on [04:00] */
#define BCHP_UHFR_1_COR3_rssi_window_on_MASK                       0x0000001f
#define BCHP_UHFR_1_COR3_rssi_window_on_SHIFT                      0

/***************************************************************************
 *COR4 - UHFR Correlator 4 Register
 ***************************************************************************/
/* UHFR_1 :: COR4 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_1_COR4_reserved_for_eco0_MASK                    0xffc00000
#define BCHP_UHFR_1_COR4_reserved_for_eco0_SHIFT                   22

/* UHFR_1 :: COR4 :: coef1 [21:00] */
#define BCHP_UHFR_1_COR4_coef1_MASK                                0x003fffff
#define BCHP_UHFR_1_COR4_coef1_SHIFT                               0

/***************************************************************************
 *COR5 - UHFR Correlator 5 Register
 ***************************************************************************/
/* UHFR_1 :: COR5 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_1_COR5_reserved_for_eco0_MASK                    0xffc00000
#define BCHP_UHFR_1_COR5_reserved_for_eco0_SHIFT                   22

/* UHFR_1 :: COR5 :: coef1_en [21:00] */
#define BCHP_UHFR_1_COR5_coef1_en_MASK                             0x003fffff
#define BCHP_UHFR_1_COR5_coef1_en_SHIFT                            0

/***************************************************************************
 *COR6 - UHFR Correlator 6 Register
 ***************************************************************************/
/* UHFR_1 :: COR6 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_1_COR6_reserved_for_eco0_MASK                    0xffc00000
#define BCHP_UHFR_1_COR6_reserved_for_eco0_SHIFT                   22

/* UHFR_1 :: COR6 :: dcl1_en [21:00] */
#define BCHP_UHFR_1_COR6_dcl1_en_MASK                              0x003fffff
#define BCHP_UHFR_1_COR6_dcl1_en_SHIFT                             0

/***************************************************************************
 *COR7 - UHFR Correlator 7 Register
 ***************************************************************************/
/* UHFR_1 :: COR7 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_1_COR7_reserved_for_eco0_MASK                    0xffc00000
#define BCHP_UHFR_1_COR7_reserved_for_eco0_SHIFT                   22

/* UHFR_1 :: COR7 :: coef2 [21:00] */
#define BCHP_UHFR_1_COR7_coef2_MASK                                0x003fffff
#define BCHP_UHFR_1_COR7_coef2_SHIFT                               0

/***************************************************************************
 *COR8 - UHFR Correlator 8 Register
 ***************************************************************************/
/* UHFR_1 :: COR8 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_1_COR8_reserved_for_eco0_MASK                    0xffc00000
#define BCHP_UHFR_1_COR8_reserved_for_eco0_SHIFT                   22

/* UHFR_1 :: COR8 :: coef2_en [21:00] */
#define BCHP_UHFR_1_COR8_coef2_en_MASK                             0x003fffff
#define BCHP_UHFR_1_COR8_coef2_en_SHIFT                            0

/***************************************************************************
 *COR9 - UHFR Correlator 9 Register
 ***************************************************************************/
/* UHFR_1 :: COR9 :: reserved_for_eco0 [31:22] */
#define BCHP_UHFR_1_COR9_reserved_for_eco0_MASK                    0xffc00000
#define BCHP_UHFR_1_COR9_reserved_for_eco0_SHIFT                   22

/* UHFR_1 :: COR9 :: dcl2_en [21:00] */
#define BCHP_UHFR_1_COR9_dcl2_en_MASK                              0x003fffff
#define BCHP_UHFR_1_COR9_dcl2_en_SHIFT                             0

/***************************************************************************
 *COR10 - UHFR Correlator 10 Register
 ***************************************************************************/
/* UHFR_1 :: COR10 :: reserved_for_eco0 [31:29] */
#define BCHP_UHFR_1_COR10_reserved_for_eco0_MASK                   0xe0000000
#define BCHP_UHFR_1_COR10_reserved_for_eco0_SHIFT                  29

/* UHFR_1 :: COR10 :: dlen2 [28:24] */
#define BCHP_UHFR_1_COR10_dlen2_MASK                               0x1f000000
#define BCHP_UHFR_1_COR10_dlen2_SHIFT                              24

/* UHFR_1 :: COR10 :: reserved_for_eco1 [23:21] */
#define BCHP_UHFR_1_COR10_reserved_for_eco1_MASK                   0x00e00000
#define BCHP_UHFR_1_COR10_reserved_for_eco1_SHIFT                  21

/* UHFR_1 :: COR10 :: plen2 [20:16] */
#define BCHP_UHFR_1_COR10_plen2_MASK                               0x001f0000
#define BCHP_UHFR_1_COR10_plen2_SHIFT                              16

/* UHFR_1 :: COR10 :: reserved_for_eco2 [15:13] */
#define BCHP_UHFR_1_COR10_reserved_for_eco2_MASK                   0x0000e000
#define BCHP_UHFR_1_COR10_reserved_for_eco2_SHIFT                  13

/* UHFR_1 :: COR10 :: dlen1 [12:08] */
#define BCHP_UHFR_1_COR10_dlen1_MASK                               0x00001f00
#define BCHP_UHFR_1_COR10_dlen1_SHIFT                              8

/* UHFR_1 :: COR10 :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_1_COR10_reserved_for_eco3_MASK                   0x000000e0
#define BCHP_UHFR_1_COR10_reserved_for_eco3_SHIFT                  5

/* UHFR_1 :: COR10 :: plen1 [04:00] */
#define BCHP_UHFR_1_COR10_plen1_MASK                               0x0000001f
#define BCHP_UHFR_1_COR10_plen1_SHIFT                              0

/***************************************************************************
 *COR11 - UHFR Correlator 11 Register
 ***************************************************************************/
/* UHFR_1 :: COR11 :: reserved_for_eco0 [31:29] */
#define BCHP_UHFR_1_COR11_reserved_for_eco0_MASK                   0xe0000000
#define BCHP_UHFR_1_COR11_reserved_for_eco0_SHIFT                  29

/* UHFR_1 :: COR11 :: tstate [28:24] */
#define BCHP_UHFR_1_COR11_tstate_MASK                              0x1f000000
#define BCHP_UHFR_1_COR11_tstate_SHIFT                             24

/* UHFR_1 :: COR11 :: reserved_for_eco1 [23:22] */
#define BCHP_UHFR_1_COR11_reserved_for_eco1_MASK                   0x00c00000
#define BCHP_UHFR_1_COR11_reserved_for_eco1_SHIFT                  22

/* UHFR_1 :: COR11 :: slc_lvl [21:16] */
#define BCHP_UHFR_1_COR11_slc_lvl_MASK                             0x003f0000
#define BCHP_UHFR_1_COR11_slc_lvl_SHIFT                            16

/* UHFR_1 :: COR11 :: reserved_for_eco2 [15:10] */
#define BCHP_UHFR_1_COR11_reserved_for_eco2_MASK                   0x0000fc00
#define BCHP_UHFR_1_COR11_reserved_for_eco2_SHIFT                  10

/* UHFR_1 :: COR11 :: alpha [09:08] */
#define BCHP_UHFR_1_COR11_alpha_MASK                               0x00000300
#define BCHP_UHFR_1_COR11_alpha_SHIFT                              8

/* UHFR_1 :: COR11 :: reserved_for_eco3 [07:05] */
#define BCHP_UHFR_1_COR11_reserved_for_eco3_MASK                   0x000000e0
#define BCHP_UHFR_1_COR11_reserved_for_eco3_SHIFT                  5

/* UHFR_1 :: COR11 :: info_len [04:00] */
#define BCHP_UHFR_1_COR11_info_len_MASK                            0x0000001f
#define BCHP_UHFR_1_COR11_info_len_SHIFT                           0

/***************************************************************************
 *COR12 - UHFR Correlator 12 Register
 ***************************************************************************/
/* UHFR_1 :: COR12 :: corr_dres [31:00] */
#define BCHP_UHFR_1_COR12_corr_dres_MASK                           0xffffffff
#define BCHP_UHFR_1_COR12_corr_dres_SHIFT                          0

/***************************************************************************
 *COR13 - UHFR Correlator 13 Register
 ***************************************************************************/
/* UHFR_1 :: COR13 :: pr_corr_peak [31:16] */
#define BCHP_UHFR_1_COR13_pr_corr_peak_MASK                        0xffff0000
#define BCHP_UHFR_1_COR13_pr_corr_peak_SHIFT                       16

/* UHFR_1 :: COR13 :: dc_level [15:00] */
#define BCHP_UHFR_1_COR13_dc_level_MASK                            0x0000ffff
#define BCHP_UHFR_1_COR13_dc_level_SHIFT                           0

/***************************************************************************
 *COR14 - UHFR Correlator 14 Register
 ***************************************************************************/
/* UHFR_1 :: COR14 :: reserved0 [31:29] */
#define BCHP_UHFR_1_COR14_reserved0_MASK                           0xe0000000
#define BCHP_UHFR_1_COR14_reserved0_SHIFT                          29

/* UHFR_1 :: COR14 :: dt_corr_val [28:16] */
#define BCHP_UHFR_1_COR14_dt_corr_val_MASK                         0x1fff0000
#define BCHP_UHFR_1_COR14_dt_corr_val_SHIFT                        16

/* UHFR_1 :: COR14 :: reserved1 [15:10] */
#define BCHP_UHFR_1_COR14_reserved1_MASK                           0x0000fc00
#define BCHP_UHFR_1_COR14_reserved1_SHIFT                          10

/* UHFR_1 :: COR14 :: bch_synd [09:00] */
#define BCHP_UHFR_1_COR14_bch_synd_MASK                            0x000003ff
#define BCHP_UHFR_1_COR14_bch_synd_SHIFT                           0

/***************************************************************************
 *COR15 - UHFR Correlator 15 Register
 ***************************************************************************/
/* UHFR_1 :: COR15 :: chksum [31:28] */
#define BCHP_UHFR_1_COR15_chksum_MASK                              0xf0000000
#define BCHP_UHFR_1_COR15_chksum_SHIFT                             28

/* UHFR_1 :: COR15 :: rcv_chksum [27:24] */
#define BCHP_UHFR_1_COR15_rcv_chksum_MASK                          0x0f000000
#define BCHP_UHFR_1_COR15_rcv_chksum_SHIFT                         24

/* UHFR_1 :: COR15 :: reserved0 [23:21] */
#define BCHP_UHFR_1_COR15_reserved0_MASK                           0x00e00000
#define BCHP_UHFR_1_COR15_reserved0_SHIFT                          21

/* UHFR_1 :: COR15 :: sm_state [20:16] */
#define BCHP_UHFR_1_COR15_sm_state_MASK                            0x001f0000
#define BCHP_UHFR_1_COR15_sm_state_SHIFT                           16

/* UHFR_1 :: COR15 :: reserved1 [15:07] */
#define BCHP_UHFR_1_COR15_reserved1_MASK                           0x0000ff80
#define BCHP_UHFR_1_COR15_reserved1_SHIFT                          7

/* UHFR_1 :: COR15 :: rssi_timer [06:00] */
#define BCHP_UHFR_1_COR15_rssi_timer_MASK                          0x0000007f
#define BCHP_UHFR_1_COR15_rssi_timer_SHIFT                         0

/***************************************************************************
 *COR16 - UHFR Correlator 16 Register
 ***************************************************************************/
/* UHFR_1 :: COR16 :: reserved_for_eco0 [31:20] */
#define BCHP_UHFR_1_COR16_reserved_for_eco0_MASK                   0xfff00000
#define BCHP_UHFR_1_COR16_reserved_for_eco0_SHIFT                  20

/* UHFR_1 :: COR16 :: dcoef_en [19:00] */
#define BCHP_UHFR_1_COR16_dcoef_en_MASK                            0x000fffff
#define BCHP_UHFR_1_COR16_dcoef_en_SHIFT                           0

/***************************************************************************
 *THHYS - UHFR Data Output Hysteresis Threshold
 ***************************************************************************/
/* UHFR_1 :: THHYS :: reserved_for_eco0 [31:13] */
#define BCHP_UHFR_1_THHYS_reserved_for_eco0_MASK                   0xffffe000
#define BCHP_UHFR_1_THHYS_reserved_for_eco0_SHIFT                  13

/* UHFR_1 :: THHYS :: DOUT_HYS_THRESH [12:00] */
#define BCHP_UHFR_1_THHYS_DOUT_HYS_THRESH_MASK                     0x00001fff
#define BCHP_UHFR_1_THHYS_DOUT_HYS_THRESH_SHIFT                    0

/***************************************************************************
 *THRAS - UHFR RSSI Slow Threshold
 ***************************************************************************/
/* UHFR_1 :: THRAS :: reserved_for_eco0 [31:24] */
#define BCHP_UHFR_1_THRAS_reserved_for_eco0_MASK                   0xff000000
#define BCHP_UHFR_1_THRAS_reserved_for_eco0_SHIFT                  24

/* UHFR_1 :: THRAS :: RSSI_SLOW_THRESH [23:00] */
#define BCHP_UHFR_1_THRAS_RSSI_SLOW_THRESH_MASK                    0x00ffffff
#define BCHP_UHFR_1_THRAS_RSSI_SLOW_THRESH_SHIFT                   0

/***************************************************************************
 *ALTCFG - UHFR Alternative Mode Correlator Configuration Register
 ***************************************************************************/
/* UHFR_1 :: ALTCFG :: reserved_for_eco0 [31:30] */
#define BCHP_UHFR_1_ALTCFG_reserved_for_eco0_MASK                  0xc0000000
#define BCHP_UHFR_1_ALTCFG_reserved_for_eco0_SHIFT                 30

/* UHFR_1 :: ALTCFG :: alt_dt_length [29:24] */
#define BCHP_UHFR_1_ALTCFG_alt_dt_length_MASK                      0x3f000000
#define BCHP_UHFR_1_ALTCFG_alt_dt_length_SHIFT                     24

/* UHFR_1 :: ALTCFG :: alt_sfr_tr [23:20] */
#define BCHP_UHFR_1_ALTCFG_alt_sfr_tr_MASK                         0x00f00000
#define BCHP_UHFR_1_ALTCFG_alt_sfr_tr_SHIFT                        20

/* UHFR_1 :: ALTCFG :: alt_fmgap_tr [19:16] */
#define BCHP_UHFR_1_ALTCFG_alt_fmgap_tr_MASK                       0x000f0000
#define BCHP_UHFR_1_ALTCFG_alt_fmgap_tr_SHIFT                      16

/* UHFR_1 :: ALTCFG :: reserved_for_eco1 [15:13] */
#define BCHP_UHFR_1_ALTCFG_reserved_for_eco1_MASK                  0x0000e000
#define BCHP_UHFR_1_ALTCFG_reserved_for_eco1_SHIFT                 13

/* UHFR_1 :: ALTCFG :: alt_thres_tr [12:00] */
#define BCHP_UHFR_1_ALTCFG_alt_thres_tr_MASK                       0x00001fff
#define BCHP_UHFR_1_ALTCFG_alt_thres_tr_SHIFT                      0

/***************************************************************************
 *ALTDTM - UHFR Alternative Mode Decoded Data
 ***************************************************************************/
/* UHFR_1 :: ALTDTM :: altdtm [31:00] */
#define BCHP_UHFR_1_ALTDTM_altdtm_MASK                             0xffffffff
#define BCHP_UHFR_1_ALTDTM_altdtm_SHIFT                            0

/***************************************************************************
 *ALTDTL - UHFR Alternative Mode LSB 32 bits of Decoded Data
 ***************************************************************************/
/* UHFR_1 :: ALTDTL :: altdtl [31:00] */
#define BCHP_UHFR_1_ALTDTL_altdtl_MASK                             0xffffffff
#define BCHP_UHFR_1_ALTDTL_altdtl_SHIFT                            0

/***************************************************************************
 *ADDR - UHFR Low Pass Filter Coefficient Address Register
 ***************************************************************************/
/* UHFR_1 :: ADDR :: LPF_COEF_ADDR_INC_EN [31:31] */
#define BCHP_UHFR_1_ADDR_LPF_COEF_ADDR_INC_EN_MASK                 0x80000000
#define BCHP_UHFR_1_ADDR_LPF_COEF_ADDR_INC_EN_SHIFT                31

/* UHFR_1 :: ADDR :: reserved_for_eco0 [30:07] */
#define BCHP_UHFR_1_ADDR_reserved_for_eco0_MASK                    0x7fffff80
#define BCHP_UHFR_1_ADDR_reserved_for_eco0_SHIFT                   7

/* UHFR_1 :: ADDR :: LPF_COEF_ADDR [06:00] */
#define BCHP_UHFR_1_ADDR_LPF_COEF_ADDR_MASK                        0x0000007f
#define BCHP_UHFR_1_ADDR_LPF_COEF_ADDR_SHIFT                       0

/***************************************************************************
 *COEF - UHFR Low Pass Filter Coefficient Data Register
 ***************************************************************************/
/* UHFR_1 :: COEF :: LPF_COEF_DATA [31:00] */
#define BCHP_UHFR_1_COEF_LPF_COEF_DATA_MASK                        0xffffffff
#define BCHP_UHFR_1_COEF_LPF_COEF_DATA_SHIFT                       0

/***************************************************************************
 *PHINT - UHFR Phase IIR Integrator Register
 ***************************************************************************/
/* UHFR_1 :: PHINT :: reserved0 [31:28] */
#define BCHP_UHFR_1_PHINT_reserved0_MASK                           0xf0000000
#define BCHP_UHFR_1_PHINT_reserved0_SHIFT                          28

/* UHFR_1 :: PHINT :: PHS_INT_DATA [27:00] */
#define BCHP_UHFR_1_PHINT_PHS_INT_DATA_MASK                        0x0fffffff
#define BCHP_UHFR_1_PHINT_PHS_INT_DATA_SHIFT                       0

/***************************************************************************
 *DCINT - UHFR DC offset IIR Integrator Register
 ***************************************************************************/
/* UHFR_1 :: DCINT :: reserved0 [31:28] */
#define BCHP_UHFR_1_DCINT_reserved0_MASK                           0xf0000000
#define BCHP_UHFR_1_DCINT_reserved0_SHIFT                          28

/* UHFR_1 :: DCINT :: DC_INT_DATA [27:00] */
#define BCHP_UHFR_1_DCINT_DC_INT_DATA_MASK                         0x0fffffff
#define BCHP_UHFR_1_DCINT_DC_INT_DATA_SHIFT                        0

/***************************************************************************
 *ASINT - UHFR Slow RSSI IIR Integrator Register
 ***************************************************************************/
/* UHFR_1 :: ASINT :: reserved0 [31:24] */
#define BCHP_UHFR_1_ASINT_reserved0_MASK                           0xff000000
#define BCHP_UHFR_1_ASINT_reserved0_SHIFT                          24

/* UHFR_1 :: ASINT :: RSSI_SLOW_INT_DATA [23:00] */
#define BCHP_UHFR_1_ASINT_RSSI_SLOW_INT_DATA_MASK                  0x00ffffff
#define BCHP_UHFR_1_ASINT_RSSI_SLOW_INT_DATA_SHIFT                 0

/***************************************************************************
 *ALTCFG2 - UHFR Alternative Mode Correlator Configuration 2 Register
 ***************************************************************************/
/* UHFR_1 :: ALTCFG2 :: alt_npr_dat2 [31:24] */
#define BCHP_UHFR_1_ALTCFG2_alt_npr_dat2_MASK                      0xff000000
#define BCHP_UHFR_1_ALTCFG2_alt_npr_dat2_SHIFT                     24

/* UHFR_1 :: ALTCFG2 :: alt_npr_dat1 [23:16] */
#define BCHP_UHFR_1_ALTCFG2_alt_npr_dat1_MASK                      0x00ff0000
#define BCHP_UHFR_1_ALTCFG2_alt_npr_dat1_SHIFT                     16

/* UHFR_1 :: ALTCFG2 :: alt_npr_length2 [15:12] */
#define BCHP_UHFR_1_ALTCFG2_alt_npr_length2_MASK                   0x0000f000
#define BCHP_UHFR_1_ALTCFG2_alt_npr_length2_SHIFT                  12

/* UHFR_1 :: ALTCFG2 :: alt_npr_length1 [11:08] */
#define BCHP_UHFR_1_ALTCFG2_alt_npr_length1_MASK                   0x00000f00
#define BCHP_UHFR_1_ALTCFG2_alt_npr_length1_SHIFT                  8

/* UHFR_1 :: ALTCFG2 :: alt_max_length [07:00] */
#define BCHP_UHFR_1_ALTCFG2_alt_max_length_MASK                    0x000000ff
#define BCHP_UHFR_1_ALTCFG2_alt_max_length_SHIFT                   0

/***************************************************************************
 *ALTMAD - UHFR Data Correlator Memory Control Register
 ***************************************************************************/
/* UHFR_1 :: ALTMAD :: altmad_auto_inc [31:31] */
#define BCHP_UHFR_1_ALTMAD_altmad_auto_inc_MASK                    0x80000000
#define BCHP_UHFR_1_ALTMAD_altmad_auto_inc_SHIFT                   31

/* UHFR_1 :: ALTMAD :: reserved_for_eco0 [30:07] */
#define BCHP_UHFR_1_ALTMAD_reserved_for_eco0_MASK                  0x7fffff80
#define BCHP_UHFR_1_ALTMAD_reserved_for_eco0_SHIFT                 7

/* UHFR_1 :: ALTMAD :: altmad [06:00] */
#define BCHP_UHFR_1_ALTMAD_altmad_MASK                             0x0000007f
#define BCHP_UHFR_1_ALTMAD_altmad_SHIFT                            0

/***************************************************************************
 *ALTMDT - UHFR Data Correlator Memory Content Register
 ***************************************************************************/
/* UHFR_1 :: ALTMDT :: reserved0 [31:13] */
#define BCHP_UHFR_1_ALTMDT_reserved0_MASK                          0xffffe000
#define BCHP_UHFR_1_ALTMDT_reserved0_SHIFT                         13

/* UHFR_1 :: ALTMDT :: altmdt [12:00] */
#define BCHP_UHFR_1_ALTMDT_altmdt_MASK                             0x00001fff
#define BCHP_UHFR_1_ALTMDT_altmdt_SHIFT                            0

/***************************************************************************
 *PHMM - UHFR Phase IIR Min/Max Detector Read Register
 ***************************************************************************/
/* UHFR_1 :: PHMM :: reserved0 [31:29] */
#define BCHP_UHFR_1_PHMM_reserved0_MASK                            0xe0000000
#define BCHP_UHFR_1_PHMM_reserved0_SHIFT                           29

/* UHFR_1 :: PHMM :: PHS_MAX_RD_DATA [28:16] */
#define BCHP_UHFR_1_PHMM_PHS_MAX_RD_DATA_MASK                      0x1fff0000
#define BCHP_UHFR_1_PHMM_PHS_MAX_RD_DATA_SHIFT                     16

/* UHFR_1 :: PHMM :: reserved1 [15:13] */
#define BCHP_UHFR_1_PHMM_reserved1_MASK                            0x0000e000
#define BCHP_UHFR_1_PHMM_reserved1_SHIFT                           13

/* UHFR_1 :: PHMM :: PHS_MIN_RD_DATA [12:00] */
#define BCHP_UHFR_1_PHMM_PHS_MIN_RD_DATA_MASK                      0x00001fff
#define BCHP_UHFR_1_PHMM_PHS_MIN_RD_DATA_SHIFT                     0

/***************************************************************************
 *PDMIN - UHFR ADC Power Estimator Min Detector Read Register
 ***************************************************************************/
/* UHFR_1 :: PDMIN :: reserved0 [31:24] */
#define BCHP_UHFR_1_PDMIN_reserved0_MASK                           0xff000000
#define BCHP_UHFR_1_PDMIN_reserved0_SHIFT                          24

/* UHFR_1 :: PDMIN :: ADC_MIN_RD_DATA [23:00] */
#define BCHP_UHFR_1_PDMIN_ADC_MIN_RD_DATA_MASK                     0x00ffffff
#define BCHP_UHFR_1_PDMIN_ADC_MIN_RD_DATA_SHIFT                    0

/***************************************************************************
 *PDMAX - UHFR ADC Power Estimator Max Detector Read Register
 ***************************************************************************/
/* UHFR_1 :: PDMAX :: reserved0 [31:24] */
#define BCHP_UHFR_1_PDMAX_reserved0_MASK                           0xff000000
#define BCHP_UHFR_1_PDMAX_reserved0_SHIFT                          24

/* UHFR_1 :: PDMAX :: ADC_MAX_RD_DATA [23:00] */
#define BCHP_UHFR_1_PDMAX_ADC_MAX_RD_DATA_MASK                     0x00ffffff
#define BCHP_UHFR_1_PDMAX_ADC_MAX_RD_DATA_SHIFT                    0

/***************************************************************************
 *ANA0 - UHFR Analog Control Register 0
 ***************************************************************************/
/* UHFR_1 :: ANA0 :: RXCTRL_C_42_32 [31:25] */
#define BCHP_UHFR_1_ANA0_RXCTRL_C_42_32_MASK                       0xfe000000
#define BCHP_UHFR_1_ANA0_RXCTRL_C_42_32_SHIFT                      25

/* UHFR_1 :: ANA0 :: RXCTRL_C_31_30 [24:23] */
#define BCHP_UHFR_1_ANA0_RXCTRL_C_31_30_MASK                       0x01800000
#define BCHP_UHFR_1_ANA0_RXCTRL_C_31_30_SHIFT                      23

/* UHFR_1 :: ANA0 :: RXCTRL_C_29_28 [22:21] */
#define BCHP_UHFR_1_ANA0_RXCTRL_C_29_28_MASK                       0x00600000
#define BCHP_UHFR_1_ANA0_RXCTRL_C_29_28_SHIFT                      21

/* UHFR_1 :: ANA0 :: RXCTRL_C_27_24 [20:18] */
#define BCHP_UHFR_1_ANA0_RXCTRL_C_27_24_MASK                       0x001c0000
#define BCHP_UHFR_1_ANA0_RXCTRL_C_27_24_SHIFT                      18

/* UHFR_1 :: ANA0 :: RXCTRL_C_23_20 [17:15] */
#define BCHP_UHFR_1_ANA0_RXCTRL_C_23_20_MASK                       0x00038000
#define BCHP_UHFR_1_ANA0_RXCTRL_C_23_20_SHIFT                      15

/* UHFR_1 :: ANA0 :: RXCTRL_C_19_16 [14:12] */
#define BCHP_UHFR_1_ANA0_RXCTRL_C_19_16_MASK                       0x00007000
#define BCHP_UHFR_1_ANA0_RXCTRL_C_19_16_SHIFT                      12

/* UHFR_1 :: ANA0 :: RXCTRL_C_15_12 [11:09] */
#define BCHP_UHFR_1_ANA0_RXCTRL_C_15_12_MASK                       0x00000e00
#define BCHP_UHFR_1_ANA0_RXCTRL_C_15_12_SHIFT                      9

/* UHFR_1 :: ANA0 :: RXCTRL_C_11_8 [08:06] */
#define BCHP_UHFR_1_ANA0_RXCTRL_C_11_8_MASK                        0x000001c0
#define BCHP_UHFR_1_ANA0_RXCTRL_C_11_8_SHIFT                       6

/* UHFR_1 :: ANA0 :: RXCTRL_C_7_4 [05:03] */
#define BCHP_UHFR_1_ANA0_RXCTRL_C_7_4_MASK                         0x00000038
#define BCHP_UHFR_1_ANA0_RXCTRL_C_7_4_SHIFT                        3

/* UHFR_1 :: ANA0 :: RXCTRL_C_3_0 [02:00] */
#define BCHP_UHFR_1_ANA0_RXCTRL_C_3_0_MASK                         0x00000007
#define BCHP_UHFR_1_ANA0_RXCTRL_C_3_0_SHIFT                        0

/***************************************************************************
 *ANA1 - UHFR Analog Control Register 1
 ***************************************************************************/
/* UHFR_1 :: ANA1 :: PLLCTRL [31:24] */
#define BCHP_UHFR_1_ANA1_PLLCTRL_MASK                              0xff000000
#define BCHP_UHFR_1_ANA1_PLLCTRL_SHIFT                             24

/* UHFR_1 :: ANA1 :: PLL_PWRDN [23:23] */
#define BCHP_UHFR_1_ANA1_PLL_PWRDN_MASK                            0x00800000
#define BCHP_UHFR_1_ANA1_PLL_PWRDN_SHIFT                           23

/* UHFR_1 :: ANA1 :: PLL_ENB_CLKOUT [22:22] */
#define BCHP_UHFR_1_ANA1_PLL_ENB_CLKOUT_MASK                       0x00400000
#define BCHP_UHFR_1_ANA1_PLL_ENB_CLKOUT_SHIFT                      22

/* UHFR_1 :: ANA1 :: PLL_VCO_RNG [21:20] */
#define BCHP_UHFR_1_ANA1_PLL_VCO_RNG_MASK                          0x00300000
#define BCHP_UHFR_1_ANA1_PLL_VCO_RNG_SHIFT                         20

/* UHFR_1 :: ANA1 :: PLL_TEST_EN [19:19] */
#define BCHP_UHFR_1_ANA1_PLL_TEST_EN_MASK                          0x00080000
#define BCHP_UHFR_1_ANA1_PLL_TEST_EN_SHIFT                         19

/* UHFR_1 :: ANA1 :: PLL_TEST_SEL [18:16] */
#define BCHP_UHFR_1_ANA1_PLL_TEST_SEL_MASK                         0x00070000
#define BCHP_UHFR_1_ANA1_PLL_TEST_SEL_SHIFT                        16

/* UHFR_1 :: ANA1 :: PLL_P1DIV [15:12] */
#define BCHP_UHFR_1_ANA1_PLL_P1DIV_MASK                            0x0000f000
#define BCHP_UHFR_1_ANA1_PLL_P1DIV_SHIFT                           12

/* UHFR_1 :: ANA1 :: PLL_P2DIV [11:08] */
#define BCHP_UHFR_1_ANA1_PLL_P2DIV_MASK                            0x00000f00
#define BCHP_UHFR_1_ANA1_PLL_P2DIV_SHIFT                           8

/* UHFR_1 :: ANA1 :: PLL_M1DIV [07:00] */
#define BCHP_UHFR_1_ANA1_PLL_M1DIV_MASK                            0x000000ff
#define BCHP_UHFR_1_ANA1_PLL_M1DIV_SHIFT                           0

/***************************************************************************
 *ANA2 - UHFR Analog Control Register 2
 ***************************************************************************/
/* UHFR_1 :: ANA2 :: reserved_for_eco0 [31:30] */
#define BCHP_UHFR_1_ANA2_reserved_for_eco0_MASK                    0xc0000000
#define BCHP_UHFR_1_ANA2_reserved_for_eco0_SHIFT                   30

/* UHFR_1 :: ANA2 :: PLLCTRL [29:00] */
#define BCHP_UHFR_1_ANA2_PLLCTRL_MASK                              0x3fffffff
#define BCHP_UHFR_1_ANA2_PLLCTRL_SHIFT                             0

/***************************************************************************
 *ANA3 - UHFR Analog Control Register 3
 ***************************************************************************/
/* UHFR_1 :: ANA3 :: PLL_ARESET [31:31] */
#define BCHP_UHFR_1_ANA3_PLL_ARESET_MASK                           0x80000000
#define BCHP_UHFR_1_ANA3_PLL_ARESET_SHIFT                          31

/* UHFR_1 :: ANA3 :: PLL_DRESET [30:30] */
#define BCHP_UHFR_1_ANA3_PLL_DRESET_MASK                           0x40000000
#define BCHP_UHFR_1_ANA3_PLL_DRESET_SHIFT                          30

/* UHFR_1 :: ANA3 :: PLL_DLY_CH1 [29:28] */
#define BCHP_UHFR_1_ANA3_PLL_DLY_CH1_MASK                          0x30000000
#define BCHP_UHFR_1_ANA3_PLL_DLY_CH1_SHIFT                         28

/* UHFR_1 :: ANA3 :: PLL_NDIV_DITHER_MFB [27:27] */
#define BCHP_UHFR_1_ANA3_PLL_NDIV_DITHER_MFB_MASK                  0x08000000
#define BCHP_UHFR_1_ANA3_PLL_NDIV_DITHER_MFB_SHIFT                 27

/* UHFR_1 :: ANA3 :: PLL_NDIV_MODE [26:24] */
#define BCHP_UHFR_1_ANA3_PLL_NDIV_MODE_MASK                        0x07000000
#define BCHP_UHFR_1_ANA3_PLL_NDIV_MODE_SHIFT                       24

/* UHFR_1 :: ANA3 :: PLL_NDIV_FRAC [23:00] */
#define BCHP_UHFR_1_ANA3_PLL_NDIV_FRAC_MASK                        0x00ffffff
#define BCHP_UHFR_1_ANA3_PLL_NDIV_FRAC_SHIFT                       0

/***************************************************************************
 *ANACTL - UHFR Analog Configuration Shift Control Register
 ***************************************************************************/
/* UHFR_1 :: ANACTL :: reserved_for_eco0 [31:02] */
#define BCHP_UHFR_1_ANACTL_reserved_for_eco0_MASK                  0xfffffffc
#define BCHP_UHFR_1_ANACTL_reserved_for_eco0_SHIFT                 2

/* UHFR_1 :: ANACTL :: RSHFT_START [01:01] */
#define BCHP_UHFR_1_ANACTL_RSHFT_START_MASK                        0x00000002
#define BCHP_UHFR_1_ANACTL_RSHFT_START_SHIFT                       1

/* UHFR_1 :: ANACTL :: WSHFT_START [00:00] */
#define BCHP_UHFR_1_ANACTL_WSHFT_START_MASK                        0x00000001
#define BCHP_UHFR_1_ANACTL_WSHFT_START_SHIFT                       0

/***************************************************************************
 *ANADIR - UHFR Analog Direct Control Register
 ***************************************************************************/
/* UHFR_1 :: ANADIR :: reserved_for_eco0 [31:24] */
#define BCHP_UHFR_1_ANADIR_reserved_for_eco0_MASK                  0xff000000
#define BCHP_UHFR_1_ANADIR_reserved_for_eco0_SHIFT                 24

/* UHFR_1 :: ANADIR :: LDO_PWD [23:23] */
#define BCHP_UHFR_1_ANADIR_LDO_PWD_MASK                            0x00800000
#define BCHP_UHFR_1_ANADIR_LDO_PWD_SHIFT                           23

/* UHFR_1 :: ANADIR :: RF_SELFBIAS [22:22] */
#define BCHP_UHFR_1_ANADIR_RF_SELFBIAS_MASK                        0x00400000
#define BCHP_UHFR_1_ANADIR_RF_SELFBIAS_SHIFT                       22

/* UHFR_1 :: ANADIR :: RF_BAND [21:20] */
#define BCHP_UHFR_1_ANADIR_RF_BAND_MASK                            0x00300000
#define BCHP_UHFR_1_ANADIR_RF_BAND_SHIFT                           20

/* UHFR_1 :: ANADIR :: RF_BUF [19:18] */
#define BCHP_UHFR_1_ANADIR_RF_BUF_MASK                             0x000c0000
#define BCHP_UHFR_1_ANADIR_RF_BUF_SHIFT                            18

/* UHFR_1 :: ANADIR :: RF_LNA [17:16] */
#define BCHP_UHFR_1_ANADIR_RF_LNA_MASK                             0x00030000
#define BCHP_UHFR_1_ANADIR_RF_LNA_SHIFT                            16

/* UHFR_1 :: ANADIR :: reserved_for_eco1 [15:12] */
#define BCHP_UHFR_1_ANADIR_reserved_for_eco1_MASK                  0x0000f000
#define BCHP_UHFR_1_ANADIR_reserved_for_eco1_SHIFT                 12

/* UHFR_1 :: ANADIR :: RXMISCTL [11:08] */
#define BCHP_UHFR_1_ANADIR_RXMISCTL_MASK                           0x00000f00
#define BCHP_UHFR_1_ANADIR_RXMISCTL_SHIFT                          8

/* UHFR_1 :: ANADIR :: reserved_for_eco2 [07:05] */
#define BCHP_UHFR_1_ANADIR_reserved_for_eco2_MASK                  0x000000e0
#define BCHP_UHFR_1_ANADIR_reserved_for_eco2_SHIFT                 5

/* UHFR_1 :: ANADIR :: SYN_DRESET [04:04] */
#define BCHP_UHFR_1_ANADIR_SYN_DRESET_MASK                         0x00000010
#define BCHP_UHFR_1_ANADIR_SYN_DRESET_SHIFT                        4

/* UHFR_1 :: ANADIR :: SYN_ARESET [03:03] */
#define BCHP_UHFR_1_ANADIR_SYN_ARESET_MASK                         0x00000008
#define BCHP_UHFR_1_ANADIR_SYN_ARESET_SHIFT                        3

/* UHFR_1 :: ANADIR :: reserved_for_eco3 [02:02] */
#define BCHP_UHFR_1_ANADIR_reserved_for_eco3_MASK                  0x00000004
#define BCHP_UHFR_1_ANADIR_reserved_for_eco3_SHIFT                 2

/* UHFR_1 :: ANADIR :: RX_PWRDN [01:01] */
#define BCHP_UHFR_1_ANADIR_RX_PWRDN_MASK                           0x00000002
#define BCHP_UHFR_1_ANADIR_RX_PWRDN_SHIFT                          1

/* UHFR_1 :: ANADIR :: RX_RESET_DIR [00:00] */
#define BCHP_UHFR_1_ANADIR_RX_RESET_DIR_MASK                       0x00000001
#define BCHP_UHFR_1_ANADIR_RX_RESET_DIR_SHIFT                      0

/***************************************************************************
 *TPOUT - UHFR Testport Output Read Register
 ***************************************************************************/
/* UHFR_1 :: TPOUT :: reserved0 [31:24] */
#define BCHP_UHFR_1_TPOUT_reserved0_MASK                           0xff000000
#define BCHP_UHFR_1_TPOUT_reserved0_SHIFT                          24

/* UHFR_1 :: TPOUT :: TP_OUT [23:00] */
#define BCHP_UHFR_1_TPOUT_TP_OUT_MASK                              0x00ffffff
#define BCHP_UHFR_1_TPOUT_TP_OUT_SHIFT                             0

/***************************************************************************
 *IMSK - UHFR MIPS Interrupt Mask Register
 ***************************************************************************/
/* UHFR_1 :: IMSK :: IMSK_CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_ALT_CHSM_ERR_MASK               0x80000000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_ALT_CHSM_ERR_SHIFT              31

/* UHFR_1 :: IMSK :: IMSK_CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_ALT_WRONG_TR_MASK               0x40000000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_ALT_WRONG_TR_SHIFT              30

/* UHFR_1 :: IMSK :: IMSK_CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_ALT_NO_LHTR_MASK                0x20000000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_ALT_NO_LHTR_SHIFT               29

/* UHFR_1 :: IMSK :: IMSK_CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_ALT_NO_HLTR_MASK                0x10000000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_ALT_NO_HLTR_SHIFT               28

/* UHFR_1 :: IMSK :: IMSK_CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_ALT_NO_GAP_MASK                 0x08000000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_ALT_NO_GAP_SHIFT                27

/* UHFR_1 :: IMSK :: IMSK_PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_1_IMSK_IMSK_PTP_TM_TMOUT_MASK                    0x04000000
#define BCHP_UHFR_1_IMSK_IMSK_PTP_TM_TMOUT_SHIFT                   26

/* UHFR_1 :: IMSK :: IMSK_CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_DATA_CORR_VLD_MASK              0x02000000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_DATA_CORR_VLD_SHIFT             25

/* UHFR_1 :: IMSK :: IMSK_CORR_STATE_INT [24:24] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_STATE_INT_MASK                  0x01000000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_STATE_INT_SHIFT                 24

/* UHFR_1 :: IMSK :: IMSK_CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_BCH_ERR_MASK                    0x00800000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_BCH_ERR_SHIFT                   23

/* UHFR_1 :: IMSK :: IMSK_COLLISION_FALL [22:22] */
#define BCHP_UHFR_1_IMSK_IMSK_COLLISION_FALL_MASK                  0x00400000
#define BCHP_UHFR_1_IMSK_IMSK_COLLISION_FALL_SHIFT                 22

/* UHFR_1 :: IMSK :: IMSK_COLLISION_RISE [21:21] */
#define BCHP_UHFR_1_IMSK_IMSK_COLLISION_RISE_MASK                  0x00200000
#define BCHP_UHFR_1_IMSK_IMSK_COLLISION_RISE_SHIFT                 21

/* UHFR_1 :: IMSK :: IMSK_IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_1_IMSK_IMSK_IRR_PR2_DETECTED_FALL_MASK           0x00100000
#define BCHP_UHFR_1_IMSK_IMSK_IRR_PR2_DETECTED_FALL_SHIFT          20

/* UHFR_1 :: IMSK :: IMSK_IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_1_IMSK_IMSK_IRR_PR2_DETECTED_RISE_MASK           0x00080000
#define BCHP_UHFR_1_IMSK_IMSK_IRR_PR2_DETECTED_RISE_SHIFT          19

/* UHFR_1 :: IMSK :: IMSK_IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_1_IMSK_IMSK_IRR_PR1_DETECTED_FALL_MASK           0x00040000
#define BCHP_UHFR_1_IMSK_IMSK_IRR_PR1_DETECTED_FALL_SHIFT          18

/* UHFR_1 :: IMSK :: IMSK_IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_1_IMSK_IMSK_IRR_PR1_DETECTED_RISE_MASK           0x00020000
#define BCHP_UHFR_1_IMSK_IMSK_IRR_PR1_DETECTED_RISE_SHIFT          17

/* UHFR_1 :: IMSK :: IMSK_CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_DECODE_PR2_END_MASK             0x00010000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_DECODE_PR2_END_SHIFT            16

/* UHFR_1 :: IMSK :: IMSK_CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_DECODE_PR1_END_MASK             0x00008000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_DECODE_PR1_END_SHIFT            15

/* UHFR_1 :: IMSK :: IMSK_CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_PR2_PACKET_END_MASK             0x00004000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_PR2_PACKET_END_SHIFT            14

/* UHFR_1 :: IMSK :: IMSK_CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_PR2_DETECTED_MASK               0x00002000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_PR2_DETECTED_SHIFT              13

/* UHFR_1 :: IMSK :: IMSK_CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_PR1_PACKET_END_MASK             0x00001000
#define BCHP_UHFR_1_IMSK_IMSK_CORR_PR1_PACKET_END_SHIFT            12

/* UHFR_1 :: IMSK :: IMSK_CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_1_IMSK_IMSK_CORR_PR1_DETECTED_MASK               0x00000800
#define BCHP_UHFR_1_IMSK_IMSK_CORR_PR1_DETECTED_SHIFT              11

/* UHFR_1 :: IMSK :: IMSK_ALT_SFR [10:10] */
#define BCHP_UHFR_1_IMSK_IMSK_ALT_SFR_MASK                         0x00000400
#define BCHP_UHFR_1_IMSK_IMSK_ALT_SFR_SHIFT                        10

/* UHFR_1 :: IMSK :: IMSK_ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_1_IMSK_IMSK_ALT_MAX_TIMEOUT_MASK                 0x00000200
#define BCHP_UHFR_1_IMSK_IMSK_ALT_MAX_TIMEOUT_SHIFT                9

/* UHFR_1 :: IMSK :: IMSK_ALT_PACKET_END [08:08] */
#define BCHP_UHFR_1_IMSK_IMSK_ALT_PACKET_END_MASK                  0x00000100
#define BCHP_UHFR_1_IMSK_IMSK_ALT_PACKET_END_SHIFT                 8

/* UHFR_1 :: IMSK :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_1_IMSK_reserved_for_eco0_MASK                    0x000000e0
#define BCHP_UHFR_1_IMSK_reserved_for_eco0_SHIFT                   5

/* UHFR_1 :: IMSK :: IMSK_SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_1_IMSK_IMSK_SLOW_RSSI_FALL_MASK                  0x00000010
#define BCHP_UHFR_1_IMSK_IMSK_SLOW_RSSI_FALL_SHIFT                 4

/* UHFR_1 :: IMSK :: IMSK_SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_1_IMSK_IMSK_SLOW_RSSI_RISE_MASK                  0x00000008
#define BCHP_UHFR_1_IMSK_IMSK_SLOW_RSSI_RISE_SHIFT                 3

/* UHFR_1 :: IMSK :: IMSK_SS_DONE [02:02] */
#define BCHP_UHFR_1_IMSK_IMSK_SS_DONE_MASK                         0x00000004
#define BCHP_UHFR_1_IMSK_IMSK_SS_DONE_SHIFT                        2

/* UHFR_1 :: IMSK :: IMSK_STRB_20KHZ [01:01] */
#define BCHP_UHFR_1_IMSK_IMSK_STRB_20KHZ_MASK                      0x00000002
#define BCHP_UHFR_1_IMSK_IMSK_STRB_20KHZ_SHIFT                     1

/* UHFR_1 :: IMSK :: IMSK_STRB_500KHZ [00:00] */
#define BCHP_UHFR_1_IMSK_IMSK_STRB_500KHZ_MASK                     0x00000001
#define BCHP_UHFR_1_IMSK_IMSK_STRB_500KHZ_SHIFT                    0

/***************************************************************************
 *ISTS - UHFR MIPS Interrupt Status Register
 ***************************************************************************/
/* UHFR_1 :: ISTS :: CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_1_ISTS_CORR_ALT_CHSM_ERR_MASK                    0x80000000
#define BCHP_UHFR_1_ISTS_CORR_ALT_CHSM_ERR_SHIFT                   31

/* UHFR_1 :: ISTS :: CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_1_ISTS_CORR_ALT_WRONG_TR_MASK                    0x40000000
#define BCHP_UHFR_1_ISTS_CORR_ALT_WRONG_TR_SHIFT                   30

/* UHFR_1 :: ISTS :: CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_1_ISTS_CORR_ALT_NO_LHTR_MASK                     0x20000000
#define BCHP_UHFR_1_ISTS_CORR_ALT_NO_LHTR_SHIFT                    29

/* UHFR_1 :: ISTS :: CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_1_ISTS_CORR_ALT_NO_HLTR_MASK                     0x10000000
#define BCHP_UHFR_1_ISTS_CORR_ALT_NO_HLTR_SHIFT                    28

/* UHFR_1 :: ISTS :: CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_1_ISTS_CORR_ALT_NO_GAP_MASK                      0x08000000
#define BCHP_UHFR_1_ISTS_CORR_ALT_NO_GAP_SHIFT                     27

/* UHFR_1 :: ISTS :: PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_1_ISTS_PTP_TM_TMOUT_MASK                         0x04000000
#define BCHP_UHFR_1_ISTS_PTP_TM_TMOUT_SHIFT                        26

/* UHFR_1 :: ISTS :: CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_1_ISTS_CORR_DATA_CORR_VLD_MASK                   0x02000000
#define BCHP_UHFR_1_ISTS_CORR_DATA_CORR_VLD_SHIFT                  25

/* UHFR_1 :: ISTS :: CORR_STATE_INT [24:24] */
#define BCHP_UHFR_1_ISTS_CORR_STATE_INT_MASK                       0x01000000
#define BCHP_UHFR_1_ISTS_CORR_STATE_INT_SHIFT                      24

/* UHFR_1 :: ISTS :: CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_1_ISTS_CORR_BCH_ERR_MASK                         0x00800000
#define BCHP_UHFR_1_ISTS_CORR_BCH_ERR_SHIFT                        23

/* UHFR_1 :: ISTS :: COLLISION_FALL [22:22] */
#define BCHP_UHFR_1_ISTS_COLLISION_FALL_MASK                       0x00400000
#define BCHP_UHFR_1_ISTS_COLLISION_FALL_SHIFT                      22

/* UHFR_1 :: ISTS :: COLLISION_RISE [21:21] */
#define BCHP_UHFR_1_ISTS_COLLISION_RISE_MASK                       0x00200000
#define BCHP_UHFR_1_ISTS_COLLISION_RISE_SHIFT                      21

/* UHFR_1 :: ISTS :: IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_1_ISTS_IRR_PR2_DETECTED_FALL_MASK                0x00100000
#define BCHP_UHFR_1_ISTS_IRR_PR2_DETECTED_FALL_SHIFT               20

/* UHFR_1 :: ISTS :: IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_1_ISTS_IRR_PR2_DETECTED_RISE_MASK                0x00080000
#define BCHP_UHFR_1_ISTS_IRR_PR2_DETECTED_RISE_SHIFT               19

/* UHFR_1 :: ISTS :: IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_1_ISTS_IRR_PR1_DETECTED_FALL_MASK                0x00040000
#define BCHP_UHFR_1_ISTS_IRR_PR1_DETECTED_FALL_SHIFT               18

/* UHFR_1 :: ISTS :: IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_1_ISTS_IRR_PR1_DETECTED_RISE_MASK                0x00020000
#define BCHP_UHFR_1_ISTS_IRR_PR1_DETECTED_RISE_SHIFT               17

/* UHFR_1 :: ISTS :: CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_1_ISTS_CORR_DECODE_PR2_END_MASK                  0x00010000
#define BCHP_UHFR_1_ISTS_CORR_DECODE_PR2_END_SHIFT                 16

/* UHFR_1 :: ISTS :: CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_1_ISTS_CORR_DECODE_PR1_END_MASK                  0x00008000
#define BCHP_UHFR_1_ISTS_CORR_DECODE_PR1_END_SHIFT                 15

/* UHFR_1 :: ISTS :: CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_1_ISTS_CORR_PR2_PACKET_END_MASK                  0x00004000
#define BCHP_UHFR_1_ISTS_CORR_PR2_PACKET_END_SHIFT                 14

/* UHFR_1 :: ISTS :: CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_1_ISTS_CORR_PR2_DETECTED_MASK                    0x00002000
#define BCHP_UHFR_1_ISTS_CORR_PR2_DETECTED_SHIFT                   13

/* UHFR_1 :: ISTS :: CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_1_ISTS_CORR_PR1_PACKET_END_MASK                  0x00001000
#define BCHP_UHFR_1_ISTS_CORR_PR1_PACKET_END_SHIFT                 12

/* UHFR_1 :: ISTS :: CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_1_ISTS_CORR_PR1_DETECTED_MASK                    0x00000800
#define BCHP_UHFR_1_ISTS_CORR_PR1_DETECTED_SHIFT                   11

/* UHFR_1 :: ISTS :: ALT_SFR [10:10] */
#define BCHP_UHFR_1_ISTS_ALT_SFR_MASK                              0x00000400
#define BCHP_UHFR_1_ISTS_ALT_SFR_SHIFT                             10

/* UHFR_1 :: ISTS :: ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_1_ISTS_ALT_MAX_TIMEOUT_MASK                      0x00000200
#define BCHP_UHFR_1_ISTS_ALT_MAX_TIMEOUT_SHIFT                     9

/* UHFR_1 :: ISTS :: ALT_PACKET_END [08:08] */
#define BCHP_UHFR_1_ISTS_ALT_PACKET_END_MASK                       0x00000100
#define BCHP_UHFR_1_ISTS_ALT_PACKET_END_SHIFT                      8

/* UHFR_1 :: ISTS :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_1_ISTS_reserved_for_eco0_MASK                    0x000000e0
#define BCHP_UHFR_1_ISTS_reserved_for_eco0_SHIFT                   5

/* UHFR_1 :: ISTS :: SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_1_ISTS_SLOW_RSSI_FALL_MASK                       0x00000010
#define BCHP_UHFR_1_ISTS_SLOW_RSSI_FALL_SHIFT                      4

/* UHFR_1 :: ISTS :: SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_1_ISTS_SLOW_RSSI_RISE_MASK                       0x00000008
#define BCHP_UHFR_1_ISTS_SLOW_RSSI_RISE_SHIFT                      3

/* UHFR_1 :: ISTS :: SS_DONE [02:02] */
#define BCHP_UHFR_1_ISTS_SS_DONE_MASK                              0x00000004
#define BCHP_UHFR_1_ISTS_SS_DONE_SHIFT                             2

/* UHFR_1 :: ISTS :: STRB_20KHZ [01:01] */
#define BCHP_UHFR_1_ISTS_STRB_20KHZ_MASK                           0x00000002
#define BCHP_UHFR_1_ISTS_STRB_20KHZ_SHIFT                          1

/* UHFR_1 :: ISTS :: STRB_500KHZ [00:00] */
#define BCHP_UHFR_1_ISTS_STRB_500KHZ_MASK                          0x00000001
#define BCHP_UHFR_1_ISTS_STRB_500KHZ_SHIFT                         0

/***************************************************************************
 *RSTS - UHFR Real Time Status Register
 ***************************************************************************/
/* UHFR_1 :: RSTS :: reserved0 [31:10] */
#define BCHP_UHFR_1_RSTS_reserved0_MASK                            0xfffffc00
#define BCHP_UHFR_1_RSTS_reserved0_SHIFT                           10

/* UHFR_1 :: RSTS :: COLLISION [09:09] */
#define BCHP_UHFR_1_RSTS_COLLISION_MASK                            0x00000200
#define BCHP_UHFR_1_RSTS_COLLISION_SHIFT                           9

/* UHFR_1 :: RSTS :: IRR_PR2_DETECTED [08:08] */
#define BCHP_UHFR_1_RSTS_IRR_PR2_DETECTED_MASK                     0x00000100
#define BCHP_UHFR_1_RSTS_IRR_PR2_DETECTED_SHIFT                    8

/* UHFR_1 :: RSTS :: IRR_PR1_DETECTED [07:07] */
#define BCHP_UHFR_1_RSTS_IRR_PR1_DETECTED_MASK                     0x00000080
#define BCHP_UHFR_1_RSTS_IRR_PR1_DETECTED_SHIFT                    7

/* UHFR_1 :: RSTS :: CORR_PR2_ACTIVE [06:06] */
#define BCHP_UHFR_1_RSTS_CORR_PR2_ACTIVE_MASK                      0x00000040
#define BCHP_UHFR_1_RSTS_CORR_PR2_ACTIVE_SHIFT                     6

/* UHFR_1 :: RSTS :: CORR_PR1_ACTIVE [05:05] */
#define BCHP_UHFR_1_RSTS_CORR_PR1_ACTIVE_MASK                      0x00000020
#define BCHP_UHFR_1_RSTS_CORR_PR1_ACTIVE_SHIFT                     5

/* UHFR_1 :: RSTS :: reserved_for_eco1 [04:02] */
#define BCHP_UHFR_1_RSTS_reserved_for_eco1_MASK                    0x0000001c
#define BCHP_UHFR_1_RSTS_reserved_for_eco1_SHIFT                   2

/* UHFR_1 :: RSTS :: SLOW_RSSI [01:01] */
#define BCHP_UHFR_1_RSTS_SLOW_RSSI_MASK                            0x00000002
#define BCHP_UHFR_1_RSTS_SLOW_RSSI_SHIFT                           1

/* UHFR_1 :: RSTS :: COLLISION_RSSI_OTHER [00:00] */
#define BCHP_UHFR_1_RSTS_COLLISION_RSSI_OTHER_MASK                 0x00000001
#define BCHP_UHFR_1_RSTS_COLLISION_RSSI_OTHER_SHIFT                0

/***************************************************************************
 *IMSK_PCI - UHFR PCI Interrupt Mask Register
 ***************************************************************************/
/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_ALT_CHSM_ERR_MASK       0x80000000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_ALT_CHSM_ERR_SHIFT      31

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_ALT_WRONG_TR_MASK       0x40000000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_ALT_WRONG_TR_SHIFT      30

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_ALT_NO_LHTR_MASK        0x20000000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_ALT_NO_LHTR_SHIFT       29

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_ALT_NO_HLTR_MASK        0x10000000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_ALT_NO_HLTR_SHIFT       28

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_ALT_NO_GAP_MASK         0x08000000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_ALT_NO_GAP_SHIFT        27

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_PTP_TM_TMOUT_MASK            0x04000000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_PTP_TM_TMOUT_SHIFT           26

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_DATA_CORR_VLD_MASK      0x02000000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_DATA_CORR_VLD_SHIFT     25

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_STATE_INT [24:24] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_STATE_INT_MASK          0x01000000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_STATE_INT_SHIFT         24

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_BCH_ERR_MASK            0x00800000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_BCH_ERR_SHIFT           23

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_COLLISION_FALL [22:22] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_COLLISION_FALL_MASK          0x00400000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_COLLISION_FALL_SHIFT         22

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_COLLISION_RISE [21:21] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_COLLISION_RISE_MASK          0x00200000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_COLLISION_RISE_SHIFT         21

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_IRR_PR2_DETECTED_FALL_MASK   0x00100000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_IRR_PR2_DETECTED_FALL_SHIFT  20

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_IRR_PR2_DETECTED_RISE_MASK   0x00080000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_IRR_PR2_DETECTED_RISE_SHIFT  19

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_IRR_PR1_DETECTED_FALL_MASK   0x00040000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_IRR_PR1_DETECTED_FALL_SHIFT  18

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_IRR_PR1_DETECTED_RISE_MASK   0x00020000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_IRR_PR1_DETECTED_RISE_SHIFT  17

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_DECODE_PR2_END_MASK     0x00010000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_DECODE_PR2_END_SHIFT    16

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_DECODE_PR1_END_MASK     0x00008000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_DECODE_PR1_END_SHIFT    15

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_PR2_PACKET_END_MASK     0x00004000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_PR2_PACKET_END_SHIFT    14

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_PR2_DETECTED_MASK       0x00002000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_PR2_DETECTED_SHIFT      13

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_PR1_PACKET_END_MASK     0x00001000
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_PR1_PACKET_END_SHIFT    12

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_PR1_DETECTED_MASK       0x00000800
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_CORR_PR1_DETECTED_SHIFT      11

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_ALT_SFR [10:10] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_ALT_SFR_MASK                 0x00000400
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_ALT_SFR_SHIFT                10

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_ALT_MAX_TIMEOUT_MASK         0x00000200
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_ALT_MAX_TIMEOUT_SHIFT        9

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_ALT_PACKET_END [08:08] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_ALT_PACKET_END_MASK          0x00000100
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_ALT_PACKET_END_SHIFT         8

/* UHFR_1 :: IMSK_PCI :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_1_IMSK_PCI_reserved_for_eco0_MASK                0x000000e0
#define BCHP_UHFR_1_IMSK_PCI_reserved_for_eco0_SHIFT               5

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_SLOW_RSSI_FALL_MASK          0x00000010
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_SLOW_RSSI_FALL_SHIFT         4

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_SLOW_RSSI_RISE_MASK          0x00000008
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_SLOW_RSSI_RISE_SHIFT         3

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_SS_DONE [02:02] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_SS_DONE_MASK                 0x00000004
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_SS_DONE_SHIFT                2

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_STRB_20KHZ [01:01] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_STRB_20KHZ_MASK              0x00000002
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_STRB_20KHZ_SHIFT             1

/* UHFR_1 :: IMSK_PCI :: IMSK_PCI_STRB_500KHZ [00:00] */
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_STRB_500KHZ_MASK             0x00000001
#define BCHP_UHFR_1_IMSK_PCI_IMSK_PCI_STRB_500KHZ_SHIFT            0

/***************************************************************************
 *ISTS_PCI - UHFR PCI Interrupt Status Register
 ***************************************************************************/
/* UHFR_1 :: ISTS_PCI :: CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_ALT_CHSM_ERR_MASK                0x80000000
#define BCHP_UHFR_1_ISTS_PCI_CORR_ALT_CHSM_ERR_SHIFT               31

/* UHFR_1 :: ISTS_PCI :: CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_ALT_WRONG_TR_MASK                0x40000000
#define BCHP_UHFR_1_ISTS_PCI_CORR_ALT_WRONG_TR_SHIFT               30

/* UHFR_1 :: ISTS_PCI :: CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_ALT_NO_LHTR_MASK                 0x20000000
#define BCHP_UHFR_1_ISTS_PCI_CORR_ALT_NO_LHTR_SHIFT                29

/* UHFR_1 :: ISTS_PCI :: CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_ALT_NO_HLTR_MASK                 0x10000000
#define BCHP_UHFR_1_ISTS_PCI_CORR_ALT_NO_HLTR_SHIFT                28

/* UHFR_1 :: ISTS_PCI :: CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_ALT_NO_GAP_MASK                  0x08000000
#define BCHP_UHFR_1_ISTS_PCI_CORR_ALT_NO_GAP_SHIFT                 27

/* UHFR_1 :: ISTS_PCI :: PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_1_ISTS_PCI_PTP_TM_TMOUT_MASK                     0x04000000
#define BCHP_UHFR_1_ISTS_PCI_PTP_TM_TMOUT_SHIFT                    26

/* UHFR_1 :: ISTS_PCI :: CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_DATA_CORR_VLD_MASK               0x02000000
#define BCHP_UHFR_1_ISTS_PCI_CORR_DATA_CORR_VLD_SHIFT              25

/* UHFR_1 :: ISTS_PCI :: CORR_STATE_INT [24:24] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_STATE_INT_MASK                   0x01000000
#define BCHP_UHFR_1_ISTS_PCI_CORR_STATE_INT_SHIFT                  24

/* UHFR_1 :: ISTS_PCI :: CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_BCH_ERR_MASK                     0x00800000
#define BCHP_UHFR_1_ISTS_PCI_CORR_BCH_ERR_SHIFT                    23

/* UHFR_1 :: ISTS_PCI :: COLLISION_FALL [22:22] */
#define BCHP_UHFR_1_ISTS_PCI_COLLISION_FALL_MASK                   0x00400000
#define BCHP_UHFR_1_ISTS_PCI_COLLISION_FALL_SHIFT                  22

/* UHFR_1 :: ISTS_PCI :: COLLISION_RISE [21:21] */
#define BCHP_UHFR_1_ISTS_PCI_COLLISION_RISE_MASK                   0x00200000
#define BCHP_UHFR_1_ISTS_PCI_COLLISION_RISE_SHIFT                  21

/* UHFR_1 :: ISTS_PCI :: IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_1_ISTS_PCI_IRR_PR2_DETECTED_FALL_MASK            0x00100000
#define BCHP_UHFR_1_ISTS_PCI_IRR_PR2_DETECTED_FALL_SHIFT           20

/* UHFR_1 :: ISTS_PCI :: IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_1_ISTS_PCI_IRR_PR2_DETECTED_RISE_MASK            0x00080000
#define BCHP_UHFR_1_ISTS_PCI_IRR_PR2_DETECTED_RISE_SHIFT           19

/* UHFR_1 :: ISTS_PCI :: IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_1_ISTS_PCI_IRR_PR1_DETECTED_FALL_MASK            0x00040000
#define BCHP_UHFR_1_ISTS_PCI_IRR_PR1_DETECTED_FALL_SHIFT           18

/* UHFR_1 :: ISTS_PCI :: IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_1_ISTS_PCI_IRR_PR1_DETECTED_RISE_MASK            0x00020000
#define BCHP_UHFR_1_ISTS_PCI_IRR_PR1_DETECTED_RISE_SHIFT           17

/* UHFR_1 :: ISTS_PCI :: CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_DECODE_PR2_END_MASK              0x00010000
#define BCHP_UHFR_1_ISTS_PCI_CORR_DECODE_PR2_END_SHIFT             16

/* UHFR_1 :: ISTS_PCI :: CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_DECODE_PR1_END_MASK              0x00008000
#define BCHP_UHFR_1_ISTS_PCI_CORR_DECODE_PR1_END_SHIFT             15

/* UHFR_1 :: ISTS_PCI :: CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_PR2_PACKET_END_MASK              0x00004000
#define BCHP_UHFR_1_ISTS_PCI_CORR_PR2_PACKET_END_SHIFT             14

/* UHFR_1 :: ISTS_PCI :: CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_PR2_DETECTED_MASK                0x00002000
#define BCHP_UHFR_1_ISTS_PCI_CORR_PR2_DETECTED_SHIFT               13

/* UHFR_1 :: ISTS_PCI :: CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_PR1_PACKET_END_MASK              0x00001000
#define BCHP_UHFR_1_ISTS_PCI_CORR_PR1_PACKET_END_SHIFT             12

/* UHFR_1 :: ISTS_PCI :: CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_1_ISTS_PCI_CORR_PR1_DETECTED_MASK                0x00000800
#define BCHP_UHFR_1_ISTS_PCI_CORR_PR1_DETECTED_SHIFT               11

/* UHFR_1 :: ISTS_PCI :: ALT_SFR [10:10] */
#define BCHP_UHFR_1_ISTS_PCI_ALT_SFR_MASK                          0x00000400
#define BCHP_UHFR_1_ISTS_PCI_ALT_SFR_SHIFT                         10

/* UHFR_1 :: ISTS_PCI :: ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_1_ISTS_PCI_ALT_MAX_TIMEOUT_MASK                  0x00000200
#define BCHP_UHFR_1_ISTS_PCI_ALT_MAX_TIMEOUT_SHIFT                 9

/* UHFR_1 :: ISTS_PCI :: ALT_PACKET_END [08:08] */
#define BCHP_UHFR_1_ISTS_PCI_ALT_PACKET_END_MASK                   0x00000100
#define BCHP_UHFR_1_ISTS_PCI_ALT_PACKET_END_SHIFT                  8

/* UHFR_1 :: ISTS_PCI :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_1_ISTS_PCI_reserved_for_eco0_MASK                0x000000e0
#define BCHP_UHFR_1_ISTS_PCI_reserved_for_eco0_SHIFT               5

/* UHFR_1 :: ISTS_PCI :: SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_1_ISTS_PCI_SLOW_RSSI_FALL_MASK                   0x00000010
#define BCHP_UHFR_1_ISTS_PCI_SLOW_RSSI_FALL_SHIFT                  4

/* UHFR_1 :: ISTS_PCI :: SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_1_ISTS_PCI_SLOW_RSSI_RISE_MASK                   0x00000008
#define BCHP_UHFR_1_ISTS_PCI_SLOW_RSSI_RISE_SHIFT                  3

/* UHFR_1 :: ISTS_PCI :: SS_DONE [02:02] */
#define BCHP_UHFR_1_ISTS_PCI_SS_DONE_MASK                          0x00000004
#define BCHP_UHFR_1_ISTS_PCI_SS_DONE_SHIFT                         2

/* UHFR_1 :: ISTS_PCI :: STRB_20KHZ [01:01] */
#define BCHP_UHFR_1_ISTS_PCI_STRB_20KHZ_MASK                       0x00000002
#define BCHP_UHFR_1_ISTS_PCI_STRB_20KHZ_SHIFT                      1

/* UHFR_1 :: ISTS_PCI :: STRB_500KHZ [00:00] */
#define BCHP_UHFR_1_ISTS_PCI_STRB_500KHZ_MASK                      0x00000001
#define BCHP_UHFR_1_ISTS_PCI_STRB_500KHZ_SHIFT                     0

/***************************************************************************
 *ANA4 - UHFR Analog Control Register 4
 ***************************************************************************/
/* UHFR_1 :: ANA4 :: RXCTRL_15_12 [31:28] */
#define BCHP_UHFR_1_ANA4_RXCTRL_15_12_MASK                         0xf0000000
#define BCHP_UHFR_1_ANA4_RXCTRL_15_12_SHIFT                        28

/* UHFR_1 :: ANA4 :: RXCTRL_11 [27:27] */
#define BCHP_UHFR_1_ANA4_RXCTRL_11_MASK                            0x08000000
#define BCHP_UHFR_1_ANA4_RXCTRL_11_SHIFT                           27

/* UHFR_1 :: ANA4 :: RXCTRL_10 [26:26] */
#define BCHP_UHFR_1_ANA4_RXCTRL_10_MASK                            0x04000000
#define BCHP_UHFR_1_ANA4_RXCTRL_10_SHIFT                           26

/* UHFR_1 :: ANA4 :: RXCTRL_9 [25:25] */
#define BCHP_UHFR_1_ANA4_RXCTRL_9_MASK                             0x02000000
#define BCHP_UHFR_1_ANA4_RXCTRL_9_SHIFT                            25

/* UHFR_1 :: ANA4 :: RXCTRL_8_6 [24:22] */
#define BCHP_UHFR_1_ANA4_RXCTRL_8_6_MASK                           0x01c00000
#define BCHP_UHFR_1_ANA4_RXCTRL_8_6_SHIFT                          22

/* UHFR_1 :: ANA4 :: RXCTRL_5_3 [21:19] */
#define BCHP_UHFR_1_ANA4_RXCTRL_5_3_MASK                           0x00380000
#define BCHP_UHFR_1_ANA4_RXCTRL_5_3_SHIFT                          19

/* UHFR_1 :: ANA4 :: RXCTRL_2_0 [18:16] */
#define BCHP_UHFR_1_ANA4_RXCTRL_2_0_MASK                           0x00070000
#define BCHP_UHFR_1_ANA4_RXCTRL_2_0_SHIFT                          16

/* UHFR_1 :: ANA4 :: RXCLKSEL [15:15] */
#define BCHP_UHFR_1_ANA4_RXCLKSEL_MASK                             0x00008000
#define BCHP_UHFR_1_ANA4_RXCLKSEL_SHIFT                            15

/* UHFR_1 :: ANA4 :: RX_RXOUT_EN [14:14] */
#define BCHP_UHFR_1_ANA4_RX_RXOUT_EN_MASK                          0x00004000
#define BCHP_UHFR_1_ANA4_RX_RXOUT_EN_SHIFT                         14

/* UHFR_1 :: ANA4 :: PLL_NDIV_PWRDN [13:13] */
#define BCHP_UHFR_1_ANA4_PLL_NDIV_PWRDN_MASK                       0x00002000
#define BCHP_UHFR_1_ANA4_PLL_NDIV_PWRDN_SHIFT                      13

/* UHFR_1 :: ANA4 :: PLL_NDIV_INT [12:04] */
#define BCHP_UHFR_1_ANA4_PLL_NDIV_INT_MASK                         0x00001ff0
#define BCHP_UHFR_1_ANA4_PLL_NDIV_INT_SHIFT                        4

/* UHFR_1 :: ANA4 :: REGCTRL_25 [03:00] */
#define BCHP_UHFR_1_ANA4_REGCTRL_25_MASK                           0x0000000f
#define BCHP_UHFR_1_ANA4_REGCTRL_25_SHIFT                          0

/***************************************************************************
 *ANA5 - UHFR Analog Control Register 5
 ***************************************************************************/
/* UHFR_1 :: ANA5 :: reserved_for_eco0 [31:17] */
#define BCHP_UHFR_1_ANA5_reserved_for_eco0_MASK                    0xfffe0000
#define BCHP_UHFR_1_ANA5_reserved_for_eco0_SHIFT                   17

/* UHFR_1 :: ANA5 :: PLL_BYP_SDMOD [16:16] */
#define BCHP_UHFR_1_ANA5_PLL_BYP_SDMOD_MASK                        0x00010000
#define BCHP_UHFR_1_ANA5_PLL_BYP_SDMOD_SHIFT                       16

/* UHFR_1 :: ANA5 :: RXCTRL_C_42_39 [15:12] */
#define BCHP_UHFR_1_ANA5_RXCTRL_C_42_39_MASK                       0x0000f000
#define BCHP_UHFR_1_ANA5_RXCTRL_C_42_39_SHIFT                      12

/* UHFR_1 :: ANA5 :: RXTEST_SEL [11:10] */
#define BCHP_UHFR_1_ANA5_RXTEST_SEL_MASK                           0x00000c00
#define BCHP_UHFR_1_ANA5_RXTEST_SEL_SHIFT                          10

/* UHFR_1 :: ANA5 :: PLL_REFCLK_SEL [09:09] */
#define BCHP_UHFR_1_ANA5_PLL_REFCLK_SEL_MASK                       0x00000200
#define BCHP_UHFR_1_ANA5_PLL_REFCLK_SEL_SHIFT                      9

/* UHFR_1 :: ANA5 :: RXCTRL_24_17 [08:01] */
#define BCHP_UHFR_1_ANA5_RXCTRL_24_17_MASK                         0x000001fe
#define BCHP_UHFR_1_ANA5_RXCTRL_24_17_SHIFT                        1

/* UHFR_1 :: ANA5 :: RXCTRL_16 [00:00] */
#define BCHP_UHFR_1_ANA5_RXCTRL_16_MASK                            0x00000001
#define BCHP_UHFR_1_ANA5_RXCTRL_16_SHIFT                           0

#endif /* #ifndef BCHP_UHFR_1_H__ */

/* End of File */
