--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X35Y79.COUT  SLICE_X35Y80.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X37Y79.COUT  SLICE_X37Y80.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X33Y78.COUT  SLICE_X33Y79.CIN !
 ! ipsum13/blk00000001/sig0000003f   LICE_X23Y82.COUT  SLICE_X23Y83.CIN !
 ! ipsum14/blk00000001/sig0000003f   LICE_X19Y81.COUT  SLICE_X19Y82.CIN !
 ! ipsum22/blk00000001/sig0000003f   LICE_X21Y81.COUT  SLICE_X21Y82.CIN !
 ! ipsum31/blk00000001/sig0000003f   LICE_X25Y78.COUT  SLICE_X25Y79.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421069 paths analyzed, 5958 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.940ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_5 (SLICE_X25Y84.F1), 32871 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.763ns (Levels of Logic = 25)
  Clock Path Skew:      -0.001ns (0.032 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y78.G2      net (fanout=11)       0.792   ethernet/mpr/anti_loop
    SLICE_X34Y78.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X35Y76.BX      net (fanout=1)        0.597   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X35Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X35Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X35Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X35Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X35Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X35Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X35Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X35Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X33Y79.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum1r(9)
    SLICE_X33Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X33Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X34Y78.F3      net (fanout=1)        0.673   ethernet/mpr/ipp5
    SLICE_X34Y78.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X33Y75.BX      net (fanout=1)        0.838   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X33Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X25Y79.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum5r(9)
    SLICE_X25Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X25Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X25Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X25Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X29Y76.F2      net (fanout=1)        0.995   ethernet/mpr/ipp7
    SLICE_X29Y76.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X25Y75.BX      net (fanout=1)        0.616   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X25Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X25Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X25Y77.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X25Y84.F1      net (fanout=1)        0.575   ethernet/mpr/ipsum7r(5)
    SLICE_X25Y84.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     16.763ns (10.527ns logic, 6.236ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.694ns (Levels of Logic = 25)
  Clock Path Skew:      -0.001ns (0.032 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y76.G3      net (fanout=11)       0.605   ethernet/mpr/anti_loop
    SLICE_X29Y76.Y       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_337_o1
    SLICE_X37Y76.BX      net (fanout=1)        0.818   ethernet/mpr/ipp2_anti_loop_AND_337_o
    SLICE_X37Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X37Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X37Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X33Y79.G4      net (fanout=1)        0.535   ethernet/mpr/ipsum2r(9)
    SLICE_X33Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X33Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X34Y78.F3      net (fanout=1)        0.673   ethernet/mpr/ipp5
    SLICE_X34Y78.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X33Y75.BX      net (fanout=1)        0.838   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X33Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X25Y79.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum5r(9)
    SLICE_X25Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X25Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X25Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X25Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X29Y76.F2      net (fanout=1)        0.995   ethernet/mpr/ipp7
    SLICE_X29Y76.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X25Y75.BX      net (fanout=1)        0.616   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X25Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X25Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X25Y77.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X25Y84.F1      net (fanout=1)        0.575   ethernet/mpr/ipsum7r(5)
    SLICE_X25Y84.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     16.694ns (10.479ns logic, 6.215ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.665ns (Levels of Logic = 25)
  Clock Path Skew:      -0.001ns (0.032 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y78.G2      net (fanout=11)       0.792   ethernet/mpr/anti_loop
    SLICE_X34Y78.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X35Y76.BX      net (fanout=1)        0.597   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X35Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X35Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X35Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X35Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X35Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X35Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X35Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X35Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X33Y79.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum1r(9)
    SLICE_X33Y79.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X33Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X34Y78.F3      net (fanout=1)        0.673   ethernet/mpr/ipp5
    SLICE_X34Y78.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X33Y75.BX      net (fanout=1)        0.838   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X33Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X25Y79.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum5r(9)
    SLICE_X25Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X25Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X25Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X25Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X29Y76.F2      net (fanout=1)        0.995   ethernet/mpr/ipp7
    SLICE_X29Y76.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X25Y75.BX      net (fanout=1)        0.616   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X25Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X25Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X25Y77.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X25Y84.F1      net (fanout=1)        0.575   ethernet/mpr/ipsum7r(5)
    SLICE_X25Y84.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     16.665ns (10.429ns logic, 6.236ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_7 (SLICE_X25Y86.F4), 40857 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.750ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y78.G2      net (fanout=11)       0.792   ethernet/mpr/anti_loop
    SLICE_X34Y78.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X35Y76.BX      net (fanout=1)        0.597   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X35Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X35Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X35Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X35Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X35Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X35Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X35Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X35Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X33Y79.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum1r(9)
    SLICE_X33Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X33Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X34Y78.F3      net (fanout=1)        0.673   ethernet/mpr/ipp5
    SLICE_X34Y78.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X33Y75.BX      net (fanout=1)        0.838   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X33Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X25Y79.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum5r(9)
    SLICE_X25Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X25Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X25Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X25Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X29Y76.F2      net (fanout=1)        0.995   ethernet/mpr/ipp7
    SLICE_X29Y76.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X25Y75.BX      net (fanout=1)        0.616   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X25Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X25Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X25Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X25Y78.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X25Y86.F4      net (fanout=1)        0.459   ethernet/mpr/ipsum7r(7)
    SLICE_X25Y86.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.750ns (10.630ns logic, 6.120ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.681ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y76.G3      net (fanout=11)       0.605   ethernet/mpr/anti_loop
    SLICE_X29Y76.Y       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_337_o1
    SLICE_X37Y76.BX      net (fanout=1)        0.818   ethernet/mpr/ipp2_anti_loop_AND_337_o
    SLICE_X37Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X37Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X37Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X33Y79.G4      net (fanout=1)        0.535   ethernet/mpr/ipsum2r(9)
    SLICE_X33Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X33Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X34Y78.F3      net (fanout=1)        0.673   ethernet/mpr/ipp5
    SLICE_X34Y78.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X33Y75.BX      net (fanout=1)        0.838   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X33Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X25Y79.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum5r(9)
    SLICE_X25Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X25Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X25Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X25Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X29Y76.F2      net (fanout=1)        0.995   ethernet/mpr/ipp7
    SLICE_X29Y76.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X25Y75.BX      net (fanout=1)        0.616   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X25Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X25Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X25Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X25Y78.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X25Y86.F4      net (fanout=1)        0.459   ethernet/mpr/ipsum7r(7)
    SLICE_X25Y86.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.681ns (10.582ns logic, 6.099ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.652ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y78.G2      net (fanout=11)       0.792   ethernet/mpr/anti_loop
    SLICE_X34Y78.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X35Y76.BX      net (fanout=1)        0.597   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X35Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X35Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X35Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X35Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X35Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X35Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X35Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X35Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X33Y79.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum1r(9)
    SLICE_X33Y79.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X33Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X34Y78.F3      net (fanout=1)        0.673   ethernet/mpr/ipp5
    SLICE_X34Y78.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X33Y75.BX      net (fanout=1)        0.838   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X33Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X25Y79.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum5r(9)
    SLICE_X25Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X25Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X25Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X25Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X29Y76.F2      net (fanout=1)        0.995   ethernet/mpr/ipp7
    SLICE_X29Y76.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X25Y75.BX      net (fanout=1)        0.616   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X25Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X25Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X25Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X25Y78.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X25Y86.F4      net (fanout=1)        0.459   ethernet/mpr/ipsum7r(7)
    SLICE_X25Y86.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.652ns (10.532ns logic, 6.120ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(24)_1 (SLICE_X29Y78.F2), 50607 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.731ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y78.G2      net (fanout=11)       0.792   ethernet/mpr/anti_loop
    SLICE_X34Y78.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X35Y76.BX      net (fanout=1)        0.597   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X35Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X35Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X35Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X35Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X35Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X35Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X35Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X35Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X33Y79.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum1r(9)
    SLICE_X33Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X33Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X34Y78.F3      net (fanout=1)        0.673   ethernet/mpr/ipp5
    SLICE_X34Y78.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X33Y75.BX      net (fanout=1)        0.838   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X33Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X25Y79.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum5r(9)
    SLICE_X25Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X25Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X25Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X25Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X29Y76.F2      net (fanout=1)        0.995   ethernet/mpr/ipp7
    SLICE_X29Y76.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X25Y75.BX      net (fanout=1)        0.616   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X25Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X25Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X25Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X25Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X25Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X29Y78.F2      net (fanout=1)        0.337   ethernet/mpr/ipsum7r(9)
    SLICE_X29Y78.CLK     Tfck                  0.728   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     16.731ns (10.733ns logic, 5.998ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.662ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y76.G3      net (fanout=11)       0.605   ethernet/mpr/anti_loop
    SLICE_X29Y76.Y       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_337_o1
    SLICE_X37Y76.BX      net (fanout=1)        0.818   ethernet/mpr/ipp2_anti_loop_AND_337_o
    SLICE_X37Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X37Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X37Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X33Y79.G4      net (fanout=1)        0.535   ethernet/mpr/ipsum2r(9)
    SLICE_X33Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X33Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X34Y78.F3      net (fanout=1)        0.673   ethernet/mpr/ipp5
    SLICE_X34Y78.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X33Y75.BX      net (fanout=1)        0.838   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X33Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X25Y79.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum5r(9)
    SLICE_X25Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X25Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X25Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X25Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X29Y76.F2      net (fanout=1)        0.995   ethernet/mpr/ipp7
    SLICE_X29Y76.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X25Y75.BX      net (fanout=1)        0.616   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X25Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X25Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X25Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X25Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X25Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X29Y78.F2      net (fanout=1)        0.337   ethernet/mpr/ipsum7r(9)
    SLICE_X29Y78.CLK     Tfck                  0.728   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     16.662ns (10.685ns logic, 5.977ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.633ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y78.G2      net (fanout=11)       0.792   ethernet/mpr/anti_loop
    SLICE_X34Y78.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X35Y76.BX      net (fanout=1)        0.597   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X35Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X35Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X35Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X35Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X35Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X35Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X35Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X35Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X33Y79.G2      net (fanout=1)        0.590   ethernet/mpr/ipsum1r(9)
    SLICE_X33Y79.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X33Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X34Y78.F3      net (fanout=1)        0.673   ethernet/mpr/ipp5
    SLICE_X34Y78.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X33Y75.BX      net (fanout=1)        0.838   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X33Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X25Y79.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum5r(9)
    SLICE_X25Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X25Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X25Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X25Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X29Y76.F2      net (fanout=1)        0.995   ethernet/mpr/ipp7
    SLICE_X29Y76.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X25Y75.BX      net (fanout=1)        0.616   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X25Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X25Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X25Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X25Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X25Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X29Y78.F2      net (fanout=1)        0.337   ethernet/mpr/ipsum7r(9)
    SLICE_X29Y78.CLK     Tfck                  0.728   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     16.633ns (10.635ns logic, 5.998ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_123 (SLICE_X34Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_5 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_123 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_5 to ethernet/aa/Mshreg_Shift_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y24.XQ      Tcko                  0.411   ethernet/aa/Shift(22)_5
                                                       ethernet/aa/Shift(22)_5
    SLICE_X34Y24.BX      net (fanout=1)        0.317   ethernet/aa/Shift(22)_5
    SLICE_X34Y24.CLK     Tdh         (-Th)     0.130   ethernet/aa/Shift_1213
                                                       ethernet/aa/Mshreg_Shift_123
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.281ns logic, 0.317ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_14 (SLICE_X36Y12.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(18)_2 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.035 - 0.034)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(18)_2 to ethernet/aa/Mshreg_Shift_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y15.XQ      Tcko                  0.412   ethernet/aa/Shift(18)_2
                                                       ethernet/aa/Shift(18)_2
    SLICE_X36Y12.BY      net (fanout=1)        0.308   ethernet/aa/Shift(18)_2
    SLICE_X36Y12.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_14
                                                       ethernet/aa/Mshreg_Shift_14
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.302ns logic, 0.308ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_122 (SLICE_X34Y24.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_6 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_122 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_6 to ethernet/aa/Mshreg_Shift_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y25.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_7
                                                       ethernet/aa/Shift(22)_6
    SLICE_X34Y24.BY      net (fanout=1)        0.330   ethernet/aa/Shift(22)_6
    SLICE_X34Y24.CLK     Tdh         (-Th)     0.110   ethernet/aa/Shift_1213
                                                       ethernet/aa/Mshreg_Shift_122
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.299ns logic, 0.330ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y9.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y7.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y9.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK0_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS 
 HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK0_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK0
  Logical resource: pll_1/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll_1/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 4.00 to 80 nS 
and duty cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9946 paths analyzed, 2117 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  57.424ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checksum_0 (SLICE_X1Y64.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checksum_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.178ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checksum_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X18Y58.G1      net (fanout=21)       0.768   BTN_NORTH_strob
    SLICE_X18Y58.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X18Y58.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X18Y58.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X3Y74.F2       net (fanout=129)      1.783   ethernet/local_reset_summary
    SLICE_X3Y74.X        Tilo                  0.612   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X1Y64.SR       net (fanout=21)       1.366   ethernet/ih/Mcount_counter_val
    SLICE_X1Y64.CLK      Tsrck                 0.794   ethernet/ih/checksum(0)
                                                       ethernet/ih/checksum_0
    -------------------------------------------------  ---------------------------
    Total                                      7.178ns (3.241ns logic, 3.937ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checksum_0 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.229ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checksum_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.XQ      Tcko                  0.515   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X19Y67.G2      net (fanout=1)        0.804   ethernet/flag_is_input_IP_valid
    SLICE_X19Y67.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.F1      net (fanout=1)        1.375   ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.G3      net (fanout=1)        1.456   ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X18Y58.F2      net (fanout=1)        0.348   ethernet/local_reset_signal_3
    SLICE_X18Y58.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X3Y74.F2       net (fanout=129)      1.783   ethernet/local_reset_summary
    SLICE_X3Y74.X        Tilo                  0.612   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X1Y64.SR       net (fanout=21)       1.366   ethernet/ih/Mcount_counter_val
    SLICE_X1Y64.CLK      Tsrck                 0.794   ethernet/ih/checksum(0)
                                                       ethernet/ih/checksum_0
    -------------------------------------------------  ---------------------------
    Total                                     12.229ns (5.077ns logic, 7.152ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checksum_0 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.162ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checksum_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y63.YQ      Tcko                  0.511   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X19Y67.G1      net (fanout=6)        0.741   ethernet/dh/input_in_process_negedge
    SLICE_X19Y67.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.F1      net (fanout=1)        1.375   ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.G3      net (fanout=1)        1.456   ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X18Y58.F2      net (fanout=1)        0.348   ethernet/local_reset_signal_3
    SLICE_X18Y58.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X3Y74.F2       net (fanout=129)      1.783   ethernet/local_reset_summary
    SLICE_X3Y74.X        Tilo                  0.612   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X1Y64.SR       net (fanout=21)       1.366   ethernet/ih/Mcount_counter_val
    SLICE_X1Y64.CLK      Tsrck                 0.794   ethernet/ih/checksum(0)
                                                       ethernet/ih/checksum_0
    -------------------------------------------------  ---------------------------
    Total                                     12.162ns (5.073ns logic, 7.089ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checksum_1 (SLICE_X1Y64.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checksum_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.178ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checksum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X18Y58.G1      net (fanout=21)       0.768   BTN_NORTH_strob
    SLICE_X18Y58.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X18Y58.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X18Y58.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X3Y74.F2       net (fanout=129)      1.783   ethernet/local_reset_summary
    SLICE_X3Y74.X        Tilo                  0.612   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X1Y64.SR       net (fanout=21)       1.366   ethernet/ih/Mcount_counter_val
    SLICE_X1Y64.CLK      Tsrck                 0.794   ethernet/ih/checksum(0)
                                                       ethernet/ih/checksum_1
    -------------------------------------------------  ---------------------------
    Total                                      7.178ns (3.241ns logic, 3.937ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checksum_1 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.229ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checksum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.XQ      Tcko                  0.515   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X19Y67.G2      net (fanout=1)        0.804   ethernet/flag_is_input_IP_valid
    SLICE_X19Y67.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.F1      net (fanout=1)        1.375   ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.G3      net (fanout=1)        1.456   ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X18Y58.F2      net (fanout=1)        0.348   ethernet/local_reset_signal_3
    SLICE_X18Y58.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X3Y74.F2       net (fanout=129)      1.783   ethernet/local_reset_summary
    SLICE_X3Y74.X        Tilo                  0.612   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X1Y64.SR       net (fanout=21)       1.366   ethernet/ih/Mcount_counter_val
    SLICE_X1Y64.CLK      Tsrck                 0.794   ethernet/ih/checksum(0)
                                                       ethernet/ih/checksum_1
    -------------------------------------------------  ---------------------------
    Total                                     12.229ns (5.077ns logic, 7.152ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checksum_1 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.162ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checksum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y63.YQ      Tcko                  0.511   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X19Y67.G1      net (fanout=6)        0.741   ethernet/dh/input_in_process_negedge
    SLICE_X19Y67.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.F1      net (fanout=1)        1.375   ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.G3      net (fanout=1)        1.456   ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X18Y58.F2      net (fanout=1)        0.348   ethernet/local_reset_signal_3
    SLICE_X18Y58.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X3Y74.F2       net (fanout=129)      1.783   ethernet/local_reset_summary
    SLICE_X3Y74.X        Tilo                  0.612   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X1Y64.SR       net (fanout=21)       1.366   ethernet/ih/Mcount_counter_val
    SLICE_X1Y64.CLK      Tsrck                 0.794   ethernet/ih/checksum(0)
                                                       ethernet/ih/checksum_1
    -------------------------------------------------  ---------------------------
    Total                                     12.162ns (5.073ns logic, 7.089ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checksum_2 (SLICE_X1Y65.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checksum_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.178ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checksum_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X18Y58.G1      net (fanout=21)       0.768   BTN_NORTH_strob
    SLICE_X18Y58.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X18Y58.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X18Y58.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X3Y74.F2       net (fanout=129)      1.783   ethernet/local_reset_summary
    SLICE_X3Y74.X        Tilo                  0.612   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X1Y65.SR       net (fanout=21)       1.366   ethernet/ih/Mcount_counter_val
    SLICE_X1Y65.CLK      Tsrck                 0.794   ethernet/ih/checksum(2)
                                                       ethernet/ih/checksum_2
    -------------------------------------------------  ---------------------------
    Total                                      7.178ns (3.241ns logic, 3.937ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checksum_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.229ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checksum_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.XQ      Tcko                  0.515   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X19Y67.G2      net (fanout=1)        0.804   ethernet/flag_is_input_IP_valid
    SLICE_X19Y67.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.F1      net (fanout=1)        1.375   ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.G3      net (fanout=1)        1.456   ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X18Y58.F2      net (fanout=1)        0.348   ethernet/local_reset_signal_3
    SLICE_X18Y58.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X3Y74.F2       net (fanout=129)      1.783   ethernet/local_reset_summary
    SLICE_X3Y74.X        Tilo                  0.612   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X1Y65.SR       net (fanout=21)       1.366   ethernet/ih/Mcount_counter_val
    SLICE_X1Y65.CLK      Tsrck                 0.794   ethernet/ih/checksum(2)
                                                       ethernet/ih/checksum_2
    -------------------------------------------------  ---------------------------
    Total                                     12.229ns (5.077ns logic, 7.152ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checksum_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.162ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checksum_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y63.YQ      Tcko                  0.511   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X19Y67.G1      net (fanout=6)        0.741   ethernet/dh/input_in_process_negedge
    SLICE_X19Y67.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.F1      net (fanout=1)        1.375   ethernet/dh/isNotAValidPacket0
    SLICE_X12Y86.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.G3      net (fanout=1)        1.456   ethernet/dh/isNotAValidPacket110
    SLICE_X21Y59.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X21Y59.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X18Y58.F2      net (fanout=1)        0.348   ethernet/local_reset_signal_3
    SLICE_X18Y58.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X3Y74.F2       net (fanout=129)      1.783   ethernet/local_reset_summary
    SLICE_X3Y74.X        Tilo                  0.612   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X1Y65.SR       net (fanout=21)       1.366   ethernet/ih/Mcount_counter_val
    SLICE_X1Y65.CLK      Tsrck                 0.794   ethernet/ih/checksum(2)
                                                       ethernet/ih/checksum_2
    -------------------------------------------------  ---------------------------
    Total                                     12.162ns (5.073ns logic, 7.089ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X54Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.XQ      Tcko                  0.412   U_ila_pro_0/U0/iDATA<1>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ
    SLICE_X54Y66.BX      net (fanout=1)        0.308   U_ila_pro_0/U0/iDATA<1>
    SLICE_X54Y66.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (0.282ns logic, 0.308ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X54Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[9].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[9].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.XQ      Tcko                  0.411   U_ila_pro_0/U0/iDATA<9>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[9].U_DQ
    SLICE_X54Y54.BX      net (fanout=1)        0.317   U_ila_pro_0/U0/iDATA<9>
    SLICE_X54Y54.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<9>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.281ns logic, 0.317ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X54Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[11].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.061 - 0.077)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[11].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.XQ      Tcko                  0.411   U_ila_pro_0/U0/iDATA<11>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[11].U_DQ
    SLICE_X54Y69.BX      net (fanout=1)        0.308   U_ila_pro_0/U0/iDATA<11>
    SLICE_X54Y69.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.281ns logic, 0.308ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y9.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y9.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and 
duty cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 598 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.712ns.
--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X20Y63.BY), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_f (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.648ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.069 - 0.133)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_f to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.IQ1               Tiockiq               0.442   BTN_NORTH
                                                       BTN_NORTH_f
    SLICE_X16Y37.G3      net (fanout=2)        2.187   BTN_NORTH_f
    SLICE_X16Y37.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X20Y63.BY      net (fanout=1)        1.387   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X20Y63.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (2.074ns logic, 3.574ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X16Y37.G2      net (fanout=21)       2.112   BTN_NORTH_strob
    SLICE_X16Y37.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X20Y63.BY      net (fanout=1)        1.387   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X20Y63.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.646ns (2.147ns logic, 3.499ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_ff (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.978ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.069 - 0.072)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_ff to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.YQ      Tcko                  0.567   BTN_NORTH_ff
                                                       BTN_NORTH_ff
    SLICE_X16Y37.G1      net (fanout=1)        0.392   BTN_NORTH_ff
    SLICE_X16Y37.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X20Y63.BY      net (fanout=1)        1.387   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X20Y63.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (2.199ns logic, 1.779ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X20Y63.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X26Y74.G1      net (fanout=21)       1.662   BTN_NORTH_strob
    SLICE_X26Y74.COUT    Topcyg                0.984   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X26Y75.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X26Y75.XB      Tcinxb                0.431   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X20Y63.SR      net (fanout=1)        1.216   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X20Y63.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (2.724ns logic, 2.878ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_27 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.297ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.050 - 0.084)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_27 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y79.YQ      Tcko                  0.511   BTN_NORTH_counter(26)
                                                       BTN_NORTH_counter_27
    SLICE_X26Y72.G4      net (fanout=2)        1.135   BTN_NORTH_counter(27)
    SLICE_X26Y72.COUT    Topcyg                0.984   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X26Y73.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X26Y73.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X26Y74.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X26Y74.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X26Y75.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X26Y75.XB      Tcinxb                0.431   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X20Y63.SR      net (fanout=1)        1.216   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X20Y63.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (2.946ns logic, 2.351ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_22 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.173ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.050 - 0.083)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_22 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.XQ      Tcko                  0.514   BTN_NORTH_counter(22)
                                                       BTN_NORTH_counter_22
    SLICE_X26Y71.G1      net (fanout=2)        0.895   BTN_NORTH_counter(22)
    SLICE_X26Y71.COUT    Topcyg                0.984   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X26Y72.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X26Y72.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X26Y73.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X26Y73.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X26Y74.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X26Y74.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X26Y75.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X26Y75.XB      Tcinxb                0.431   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X20Y63.SR      net (fanout=1)        1.216   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X20Y63.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.173ns (3.062ns logic, 2.111ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_31 (SLICE_X27Y81.CIN), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_2 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_2 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.XQ      Tcko                  0.514   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter_2
    SLICE_X27Y67.F4      net (fanout=2)        0.563   BTN_NORTH_counter(2)
    SLICE_X27Y67.COUT    Topcyf                1.011   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter(2)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y74.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y75.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y76.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y77.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y78.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y79.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y80.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y80.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y81.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y81.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (3.736ns logic, 0.563ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_0 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_0 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.XQ      Tcko                  0.514   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter_0
    SLICE_X27Y66.F2      net (fanout=2)        0.446   BTN_NORTH_counter(0)
    SLICE_X27Y66.COUT    Topcyf                1.011   BTN_NORTH_counter(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_lut(0)_INV_0
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X27Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y74.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y75.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y76.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y77.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y78.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y79.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y80.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y80.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y81.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y81.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (3.839ns logic, 0.446ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_3 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_3 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.YQ      Tcko                  0.511   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter_3
    SLICE_X27Y67.G1      net (fanout=2)        0.508   BTN_NORTH_counter(3)
    SLICE_X27Y67.COUT    Topcyg                0.871   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter(3)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y74.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y75.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y76.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y77.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y78.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y79.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y80.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y80.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y81.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y81.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (3.593ns logic, 0.508ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X20Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.XQ      Tcko                  0.412   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X20Y63.BX      net (fanout=21)       0.634   BTN_NORTH_strob
    SLICE_X20Y63.CLK     Tckdi       (-Th)    -0.116   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.528ns logic, 0.634ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_4 (SLICE_X27Y68.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_4 (FF)
  Destination:          BTN_NORTH_counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_4 to BTN_NORTH_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y68.XQ      Tcko                  0.411   BTN_NORTH_counter(4)
                                                       BTN_NORTH_counter_4
    SLICE_X27Y68.F4      net (fanout=2)        0.290   BTN_NORTH_counter(4)
    SLICE_X27Y68.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(4)
                                                       BTN_NORTH_counter(4)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(4)
                                                       BTN_NORTH_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_14 (SLICE_X27Y73.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_14 (FF)
  Destination:          BTN_NORTH_counter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_14 to BTN_NORTH_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y73.XQ      Tcko                  0.411   BTN_NORTH_counter(14)
                                                       BTN_NORTH_counter_14
    SLICE_X27Y73.F4      net (fanout=2)        0.296   BTN_NORTH_counter(14)
    SLICE_X27Y73.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(14)
                                                       BTN_NORTH_counter(14)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(14)
                                                       BTN_NORTH_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (1.107ns logic, 0.296ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK2X
  Logical resource: pll_1/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll_1/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: BTN_NORTH_strob/CLK
  Logical resource: BTN_NORTH_strob/CK
  Location pin: SLICE_X20Y63.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: BTN_NORTH_strob/CLK
  Logical resource: BTN_NORTH_strob/CK
  Location pin: SLICE_X20Y63.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17791 paths analyzed, 2478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.547ns.
--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_5 (SLICE_X55Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/en_reg (FF)
  Destination:          adc_02/adc_data_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 0.000ns
  Destination Clock:    adc_01_sck_OBUF falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/en_reg to adc_02/adc_data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.XQ      Tcko                  0.514   adc_02/en_reg
                                                       adc_02/en_reg
    SLICE_X55Y46.CE      net (fanout=10)       2.801   adc_02/en_reg
    SLICE_X55Y46.CLK     Tceck                 0.483   adc_02_data(5)
                                                       adc_02/adc_data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.997ns logic, 2.801ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_4 (SLICE_X55Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/en_reg (FF)
  Destination:          adc_02/adc_data_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 0.000ns
  Destination Clock:    adc_01_sck_OBUF falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/en_reg to adc_02/adc_data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.XQ      Tcko                  0.514   adc_02/en_reg
                                                       adc_02/en_reg
    SLICE_X55Y46.CE      net (fanout=10)       2.801   adc_02/en_reg
    SLICE_X55Y46.CLK     Tceck                 0.483   adc_02_data(5)
                                                       adc_02/adc_data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.997ns logic, 2.801ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_11 (SLICE_X55Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/en_reg (FF)
  Destination:          adc_02/adc_data_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 0.000ns
  Destination Clock:    adc_01_sck_OBUF falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/en_reg to adc_02/adc_data_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.XQ      Tcko                  0.514   adc_02/en_reg
                                                       adc_02/en_reg
    SLICE_X55Y48.CE      net (fanout=10)       2.344   adc_02/en_reg
    SLICE_X55Y48.CLK     Tceck                 0.483   adc_02_data(11)
                                                       adc_02/adc_data_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (0.997ns logic, 2.344ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_081 (SLICE_X12Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_1681 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_081 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.078 - 0.062)
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_1681 to convolution_top/Mshreg_DATA_REG_0_081
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.XQ      Tcko                  0.412   convolution_top/DATA_REG(0)_0(1681)
                                                       convolution_top/DATA_REG(0)_0_1681
    SLICE_X12Y21.BY      net (fanout=3)        0.344   convolution_top/DATA_REG(0)_0(1681)
    SLICE_X12Y21.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_081
                                                       convolution_top/Mshreg_DATA_REG_0_081
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.302ns logic, 0.344ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_020 (SLICE_X34Y48.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_20 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_020 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_20 to convolution_top/Mshreg_DATA_REG_0_020
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.YQ      Tcko                  0.409   convolution_top/DATA_REG(0)_0(21)
                                                       convolution_top/DATA_REG(0)_0_20
    SLICE_X34Y48.BY      net (fanout=3)        0.335   convolution_top/DATA_REG(0)_0(20)
    SLICE_X34Y48.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_020
                                                       convolution_top/Mshreg_DATA_REG_0_020
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.299ns logic, 0.335ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_024 (SLICE_X32Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_24 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_024 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.106 - 0.108)
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_24 to convolution_top/Mshreg_DATA_REG_0_024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.YQ      Tcko                  0.409   convolution_top/DATA_REG(0)_0(25)
                                                       convolution_top/DATA_REG(0)_0_24
    SLICE_X32Y40.BY      net (fanout=3)        0.333   convolution_top/DATA_REG(0)_0(24)
    SLICE_X32Y40.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_024
                                                       convolution_top/Mshreg_DATA_REG_0_024
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.299ns logic, 0.333ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 36.296ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.852ns (Tmspwl_P)
  Physical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Logical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Location pin: MULT18X18_X0Y3.CLK
  Clock network: adc_01_sck_OBUF
--------------------------------------------------------------------------------
Slack: 36.296ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.852ns (Tmspwh_P)
  Physical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Logical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Location pin: MULT18X18_X0Y3.CLK
  Clock network: adc_01_sck_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.270ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_3 (SLICE_X19Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.694ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.057 - 0.071)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.YQ      Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X19Y39.SR      net (fanout=7)        2.389   ethernet/fte/ena_posedge
    SLICE_X19Y39.CLK     Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_3
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (1.305ns logic, 2.389ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_2 (SLICE_X19Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.694ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.057 - 0.071)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.YQ      Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X19Y39.SR      net (fanout=7)        2.389   ethernet/fte/ena_posedge
    SLICE_X19Y39.CLK     Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_2
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (1.305ns logic, 2.389ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_1 (SLICE_X19Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.240ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.058 - 0.071)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.YQ      Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X19Y41.SR      net (fanout=7)        1.935   ethernet/fte/ena_posedge
    SLICE_X19Y41.CLK     Tsrck                 0.794   ethernet/fte/datastorage(1)
                                                       ethernet/fte/datastorage_1
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.305ns logic, 1.935ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (SLICE_X17Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.YQ      Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X17Y42.BX      net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X17Y42.CLK     Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5 (SLICE_X13Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.XQ      Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5
    SLICE_X13Y48.BX      net (fanout=2)        0.346   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<5>
    SLICE_X13Y48.CLK     Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.492ns logic, 0.346ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (SLICE_X17Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.851ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.YQ      Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X17Y40.BX      net (fanout=2)        0.362   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X17Y40.CLK     Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (0.489ns logic, 0.362ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X47Y82.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.567ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.567ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y87.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y87.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X45Y83.G1      net (fanout=2)        0.396   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X45Y83.X       Tif5x                 0.890   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X44Y81.G2      net (fanout=1)        0.346   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X44Y81.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X47Y82.F1      net (fanout=1)        0.650   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X47Y82.CLK     Tfck                  0.728   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O63
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.567ns (3.858ns logic, 1.709ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y86.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.245ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y87.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y87.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X44Y86.BY      net (fanout=2)        0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y86.CLK     Tdick                 0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (1.573ns logic, 0.672ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X44Y87.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.673ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y87.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y87.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (1.356ns logic, 0.317ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X44Y87.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.204ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y87.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y87.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.951ns logic, 0.253ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y86.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.661ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y87.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y87.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X44Y86.BY      net (fanout=2)        0.284   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y86.CLK     Tckdi       (-Th)    -0.132   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (1.124ns logic, 0.537ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X47Y82.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.319ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.319ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y87.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y87.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X45Y83.G1      net (fanout=2)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X45Y83.X       Tif5x                 0.712   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X44Y81.G2      net (fanout=1)        0.277   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X44Y81.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X47Y82.F1      net (fanout=1)        0.520   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X47Y82.CLK     Tckf        (-Th)    -0.448   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O63
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (2.952ns logic, 1.367ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X45Y87.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.099ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.099ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y91.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X58Y88.F2      net (fanout=2)        0.370   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X58Y88.X       Tilo                  0.660   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X46Y88.G4      net (fanout=11)       1.818   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X46Y88.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y87.CLK     net (fanout=4)        1.024   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.099ns (1.887ns logic, 3.212ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.534ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.534ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y89.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X54Y89.G3      net (fanout=5)        1.078   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X54Y89.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y88.G3      net (fanout=11)       0.545   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y88.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y87.CLK     net (fanout=4)        1.024   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.887ns logic, 2.647ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.448ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.448ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y88.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X54Y89.G1      net (fanout=5)        0.992   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X54Y89.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y88.G3      net (fanout=11)       0.545   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y88.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y87.CLK     net (fanout=4)        1.024   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (1.887ns logic, 2.561ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X63Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.YQ      Tcko                  0.511   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y90.BY      net (fanout=7)        0.466   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X63Y90.CLK     Tdick                 0.314   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.825ns logic, 0.466ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X63Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.YQ      Tcko                  0.409   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y90.BY      net (fanout=7)        0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X63Y90.CLK     Tckdi       (-Th)    -0.117   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.526ns logic, 0.373ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X47Y90.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X47Y90.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X65Y45.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 432 paths analyzed, 272 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.605ns.
--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (SLICE_X65Y41.G1), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.605ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y41.YQ      Tcko                  0.511   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<8>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8
    SLICE_X64Y45.G2      net (fanout=4)        1.388   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<8>
    SLICE_X64Y45.Y       Tilo                  0.660   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00021
    SLICE_X65Y42.G4      net (fanout=4)        0.267   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0002
    SLICE_X65Y42.Y       Tilo                  0.612   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor000611
    SLICE_X65Y41.G1      net (fanout=2)        0.439   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0006_bdd0
    SLICE_X65Y41.CLK     Tgck                  0.728   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00071
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (2.511ns logic, 2.094ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.014 - 0.015)
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y43.YQ      Tcko                  0.567   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<7>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6
    SLICE_X64Y45.G1      net (fanout=2)        0.416   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<6>
    SLICE_X64Y45.Y       Tilo                  0.660   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00021
    SLICE_X65Y42.G4      net (fanout=4)        0.267   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0002
    SLICE_X65Y42.Y       Tilo                  0.612   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor000611
    SLICE_X65Y41.G1      net (fanout=2)        0.439   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0006_bdd0
    SLICE_X65Y41.CLK     Tgck                  0.728   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00071
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (2.567ns logic, 1.122ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.XQ      Tcko                  0.514   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    SLICE_X64Y45.G4      net (fanout=1)        0.368   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
    SLICE_X64Y45.Y       Tilo                  0.660   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00021
    SLICE_X65Y42.G4      net (fanout=4)        0.267   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0002
    SLICE_X65Y42.Y       Tilo                  0.612   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor000611
    SLICE_X65Y41.G1      net (fanout=2)        0.439   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0006_bdd0
    SLICE_X65Y41.CLK     Tgck                  0.728   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00071
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (2.514ns logic, 1.074ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X65Y51.F1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.417ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.105 - 0.106)
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y41.YQ      Tcko                  0.511   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    SLICE_X65Y48.F4      net (fanout=2)        1.277   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
    SLICE_X65Y48.COUT    Topcyf                1.011   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<1>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_0_and00001
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms
    SLICE_X65Y49.CIN     net (fanout=1)        0.000   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<1>
    SLICE_X65Y49.COUT    Tbyp                  0.103   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms.ms
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms
    SLICE_X65Y50.CIN     net (fanout=1)        0.000   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
    SLICE_X65Y50.XB      Tcinxb                0.352   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms
    SLICE_X65Y51.F1      net (fanout=1)        0.435   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X65Y51.CLK     Tfck                  0.728   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux00001
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.417ns (2.705ns logic, 1.712ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.294ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.105 - 0.109)
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y42.YQ      Tcko                  0.511   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1
    SLICE_X65Y48.F1      net (fanout=3)        1.154   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<1>
    SLICE_X65Y48.COUT    Topcyf                1.011   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<1>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_0_and00001
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms
    SLICE_X65Y49.CIN     net (fanout=1)        0.000   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<1>
    SLICE_X65Y49.COUT    Tbyp                  0.103   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms.ms
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms
    SLICE_X65Y50.CIN     net (fanout=1)        0.000   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
    SLICE_X65Y50.XB      Tcinxb                0.352   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms
    SLICE_X65Y51.F1      net (fanout=1)        0.435   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X65Y51.CLK     Tfck                  0.728   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux00001
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.294ns (2.705ns logic, 1.589ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.105 - 0.108)
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y44.XQ      Tcko                  0.515   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7
    SLICE_X65Y49.G2      net (fanout=2)        1.108   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>
    SLICE_X65Y49.COUT    Topcyg                0.871   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_3_and00001
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms
    SLICE_X65Y50.CIN     net (fanout=1)        0.000   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet<3>
    SLICE_X65Y50.XB      Tcinxb                0.352   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms
    SLICE_X65Y51.F1      net (fanout=1)        0.435   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X65Y51.CLK     Tfck                  0.728   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_mux00001
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (2.466ns logic, 1.543ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (SLICE_X66Y73.G2), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y81.YQ      Tcko                  0.511   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<8>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8
    SLICE_X64Y74.G4      net (fanout=4)        0.976   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<8>
    SLICE_X64Y74.Y       Tilo                  0.660   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00021
    SLICE_X65Y73.G1      net (fanout=4)        0.474   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0002
    SLICE_X65Y73.Y       Tilo                  0.612   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor000611
    SLICE_X66Y73.G2      net (fanout=2)        0.396   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0006_bdd0
    SLICE_X66Y73.CLK     Tgck                  0.776   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00071
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (2.559ns logic, 1.846ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y79.YQ      Tcko                  0.511   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<7>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6
    SLICE_X64Y74.G3      net (fanout=2)        0.819   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<6>
    SLICE_X64Y74.Y       Tilo                  0.660   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00021
    SLICE_X65Y73.G1      net (fanout=4)        0.474   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0002
    SLICE_X65Y73.Y       Tilo                  0.612   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor000611
    SLICE_X66Y73.G2      net (fanout=2)        0.396   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0006_bdd0
    SLICE_X66Y73.CLK     Tgck                  0.776   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00071
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (2.559ns logic, 1.689ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y79.XQ      Tcko                  0.514   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<7>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7
    SLICE_X64Y74.G2      net (fanout=3)        0.610   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<7>
    SLICE_X64Y74.Y       Tilo                  0.660   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00021
    SLICE_X65Y73.G1      net (fanout=4)        0.474   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0002
    SLICE_X65Y73.Y       Tilo                  0.612   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor000611
    SLICE_X66Y73.G2      net (fanout=2)        0.396   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor0006_bdd0
    SLICE_X66Y73.CLK     Tgck                  0.776   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_xor00071
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (2.562ns logic, 1.480ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (SLICE_X66Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.065 - 0.063)
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y42.XQ      Tcko                  0.412   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<3>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    SLICE_X66Y43.BX      net (fanout=1)        0.317   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<3>
    SLICE_X66Y43.CLK     Tckdi       (-Th)    -0.116   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X64Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y38.XQ      Tcko                  0.411   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X64Y38.BX      net (fanout=1)        0.317   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
    SLICE_X64Y38.CLK     Tckdi       (-Th)    -0.116   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X64Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y72.XQ      Tcko                  0.411   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X64Y72.BX      net (fanout=1)        0.317   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X64Y72.CLK     Tckdi       (-Th)    -0.116   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X52Y82.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X52Y82.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X54Y61.SR
  Clock network: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     14.356ns|            0|            0|            0|        28335|
| pll_1/CLK0_BUF                |     20.000ns|      6.000ns|     14.356ns|            0|            0|            0|         9946|
|  pll_2/CLKDV_BUF              |     80.000ns|     57.424ns|          N/A|            0|            0|         9946|            0|
| pll_1/CLK2X_BUF               |     10.000ns|      5.712ns|          N/A|            0|            0|          598|            0|
| pll_1/CLKDV_BUF               |     40.000ns|     10.547ns|          N/A|            0|            0|        17791|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.229|    9.055|    4.499|    3.638|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    3.708|    5.696|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   19.375|   16.764|    7.346|    5.216|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 450194 paths, 0 nets, and 13914 connections

Design statistics:
   Minimum period:  57.424ns{1}   (Maximum frequency:  17.414MHz)
   Maximum path delay from/to any node:   1.291ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 21 18:02:03 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4600 MB



