<profile>

<section name = "Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_1_0_x1'" level="0">
<item name = "Date">Sun Sep 18 03:45:39 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">46737, 46737, 0.156 ms, 0.156 ms, 46737, 46737, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- D_drain_IO_L1_out_wrapper_1_0_x1_loop_1">46736, 46736, 11684, -, -, 4, no</column>
<column name=" + D_drain_IO_L1_out_wrapper_1_0_x1_loop_2">11682, 11682, 1947, -, -, 6, no</column>
<column name="  ++ D_drain_IO_L1_out_wrapper_1_0_x1_loop_3">1552, 1552, 194, -, -, 8, no</column>
<column name="   +++ D_drain_IO_L1_out_wrapper_1_0_x1_loop_4">192, 192, 12, -, -, 16, no</column>
<column name="    ++++ D_drain_IO_L1_out_wrapper_1_0_x1_loop_5">8, 8, 2, -, -, 4, no</column>
<column name="  ++ D_drain_IO_L1_out_wrapper_1_0_x1_loop_6">392, 392, 98, -, -, 4, no</column>
<column name="   +++ D_drain_IO_L1_out_wrapper_1_0_x1_loop_7">96, 96, 6, -, -, 16, no</column>
<column name="    ++++ D_drain_IO_L1_out_wrapper_1_0_x1_loop_8">4, 4, 2, -, -, 2, no</column>
<column name="   +++ D_drain_IO_L1_out_wrapper_1_0_x1_loop_9">96, 96, 6, -, -, 16, no</column>
<column name="    ++++ D_drain_IO_L1_out_wrapper_1_0_x1_loop_10">4, 4, 2, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 220, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 128, 129, -</column>
<column name="Multiplexer">-, -, -, 342, -</column>
<column name="Register">-, -, 867, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_D_V_U">D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V, 0, 128, 129, 0, 32, 128, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23860_fu_684_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln691_861_fu_475_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_862_fu_487_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_863_fu_614_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_864_fu_511_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_865_fu_547_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_866_fu_644_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_867_fu_674_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_868_fu_632_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_869_fu_662_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_fu_463_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln870_fu_626_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln878_fu_553_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln890_906_fu_481_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln890_907_fu_493_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_908_fu_620_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln890_909_fu_541_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_910_fu_656_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_911_fu_638_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_912_fu_694_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln890_913_fu_668_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln890_fu_469_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c0_V_reg_168">9, 2, 3, 6</column>
<column name="c1_V_reg_179">9, 2, 3, 6</column>
<column name="c4_V_reg_408">9, 2, 3, 6</column>
<column name="c5_V_55_reg_419">9, 2, 5, 10</column>
<column name="c5_V_reg_430">9, 2, 5, 10</column>
<column name="c6_V_119_reg_441">9, 2, 2, 4</column>
<column name="c6_V_reg_452">9, 2, 2, 4</column>
<column name="c7_V_reg_190">9, 2, 4, 8</column>
<column name="c8_V_reg_201">9, 2, 5, 10</column>
<column name="data_split_V_0_4_reg_242">9, 2, 32, 64</column>
<column name="data_split_V_0_5_reg_326">9, 2, 32, 64</column>
<column name="data_split_V_1_4_reg_232">9, 2, 32, 64</column>
<column name="data_split_V_1_5_reg_308">9, 2, 32, 64</column>
<column name="data_split_V_2_4_reg_222">9, 2, 32, 64</column>
<column name="data_split_V_2_5_reg_290">9, 2, 32, 64</column>
<column name="data_split_V_3_4_reg_212">9, 2, 32, 64</column>
<column name="data_split_V_3_5_reg_272">9, 2, 32, 64</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_din">14, 3, 128, 384</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_PE_0_1_x1145_blk_n">9, 2, 1, 2</column>
<column name="local_D_V_address0">20, 4, 5, 20</column>
<column name="n_V_reg_252">9, 2, 3, 6</column>
<column name="p_Val2_s_reg_263">9, 2, 128, 256</column>
<column name="v1_V_reg_344">9, 2, 32, 64</column>
<column name="v2_V_1013_reg_376">9, 2, 32, 64</column>
<column name="v2_V_1014_reg_360">9, 2, 32, 64</column>
<column name="v2_V_reg_392">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_861_reg_732">3, 0, 3, 0</column>
<column name="add_ln691_862_reg_740">4, 0, 4, 0</column>
<column name="add_ln691_863_reg_819">3, 0, 3, 0</column>
<column name="add_ln691_864_reg_757">5, 0, 5, 0</column>
<column name="add_ln691_865_reg_795">3, 0, 3, 0</column>
<column name="add_ln691_866_reg_839">5, 0, 5, 0</column>
<column name="add_ln691_867_reg_860">2, 0, 2, 0</column>
<column name="add_ln691_868_reg_831">5, 0, 5, 0</column>
<column name="add_ln691_869_reg_852">2, 0, 2, 0</column>
<column name="add_ln691_reg_724">3, 0, 3, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c0_V_reg_168">3, 0, 3, 0</column>
<column name="c1_V_reg_179">3, 0, 3, 0</column>
<column name="c4_V_reg_408">3, 0, 3, 0</column>
<column name="c5_V_55_reg_419">5, 0, 5, 0</column>
<column name="c5_V_reg_430">5, 0, 5, 0</column>
<column name="c6_V_119_reg_441">2, 0, 2, 0</column>
<column name="c6_V_reg_452">2, 0, 2, 0</column>
<column name="c7_V_reg_190">4, 0, 4, 0</column>
<column name="c8_V_reg_201">5, 0, 5, 0</column>
<column name="data_split_V_0_4_reg_242">32, 0, 32, 0</column>
<column name="data_split_V_0_5_reg_326">32, 0, 32, 0</column>
<column name="data_split_V_0_reg_782">32, 0, 32, 0</column>
<column name="data_split_V_1_4_reg_232">32, 0, 32, 0</column>
<column name="data_split_V_1_5_reg_308">32, 0, 32, 0</column>
<column name="data_split_V_2_4_reg_222">32, 0, 32, 0</column>
<column name="data_split_V_2_5_reg_290">32, 0, 32, 0</column>
<column name="data_split_V_3_4_reg_212">32, 0, 32, 0</column>
<column name="data_split_V_3_5_reg_272">32, 0, 32, 0</column>
<column name="empty_reg_753">2, 0, 2, 0</column>
<column name="icmp_ln870_reg_827">1, 0, 1, 0</column>
<column name="local_D_V_addr_reg_774">5, 0, 5, 0</column>
<column name="n_V_reg_252">3, 0, 3, 0</column>
<column name="p_Repl2_1244_fu_112">32, 0, 32, 0</column>
<column name="p_Repl2_1245_fu_116">32, 0, 32, 0</column>
<column name="p_Repl2_1246_fu_120">32, 0, 32, 0</column>
<column name="p_Repl2_s_fu_108">32, 0, 32, 0</column>
<column name="p_Val2_s_reg_263">128, 0, 128, 0</column>
<column name="shl_ln890_reg_844">4, 0, 5, 1</column>
<column name="tmp_reg_748">1, 0, 1, 0</column>
<column name="v1_V_reg_344">32, 0, 32, 0</column>
<column name="v2_V_1013_reg_376">32, 0, 32, 0</column>
<column name="v2_V_1014_reg_360">32, 0, 32, 0</column>
<column name="v2_V_reg_392">32, 0, 32, 0</column>
<column name="zext_ln1497_reg_814">96, 0, 128, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_1_0_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_1_0_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_1_0_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_1_0_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_1_0_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_1_0_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_1_0_x1, return value</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_dout">in, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_1_1_x1178, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_1_1_x1178, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_read">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_1_1_x1178, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_din">out, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_1_0_x1177, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_1_0_x1177, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_write">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_1_0_x1177, pointer</column>
<column name="fifo_D_drain_PE_0_1_x1145_dout">in, 32, ap_fifo, fifo_D_drain_PE_0_1_x1145, pointer</column>
<column name="fifo_D_drain_PE_0_1_x1145_empty_n">in, 1, ap_fifo, fifo_D_drain_PE_0_1_x1145, pointer</column>
<column name="fifo_D_drain_PE_0_1_x1145_read">out, 1, ap_fifo, fifo_D_drain_PE_0_1_x1145, pointer</column>
</table>
</item>
</section>
</profile>
