
---------- Begin Simulation Statistics ----------
final_tick                               6565878158500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 951142                       # Simulator instruction rate (inst/s)
host_mem_usage                               17046504                       # Number of bytes of host memory used
host_op_rate                                  1086391                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12616.42                       # Real time elapsed on the host
host_tick_rate                               67121786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 12000000007                       # Number of instructions simulated
sim_ops                                   13706363917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.846836                       # Number of seconds simulated
sim_ticks                                846836318000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses         182748                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   191                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       455722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        911442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         737437116                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        741334851                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2268303567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.846837                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.846837                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                23667589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      7102058                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        633670828                       # Number of branches executed
system.switch_cpus.iew.exec_nop              29522410                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.412158                       # Inst execution rate
system.switch_cpus.iew.exec_refs            790028724                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           98297300                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        56548798                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     676651384                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         3974                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1489859                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    100680794                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2434907595                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     691731424                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7355906                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2391736502                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        7099041                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     184616849                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        5860468                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     193027921                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents        46966                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      2573545                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      4528513                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2437440144                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2359860850                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.566079                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1379784574                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.393338                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2361586567                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2743153752                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1668728545                       # number of integer regfile writes
system.switch_cpus.ipc                       1.180864                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.180864                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         2250      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1601394808     66.75%     66.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3147340      0.13%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        278280      0.01%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          915      0.00%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          701      0.00%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc       472550      0.02%     66.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       184512      0.01%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp       308748      0.01%     66.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        94142      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    694385890     28.94%     95.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     98822273      4.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2399092409                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            29957592                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012487                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        19857367     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             19      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        6094995     20.35%     86.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4005211     13.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2420929270                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6482880904                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2352697371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2533693897                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2405381211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2399092409                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3974                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    137081558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       367648                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1631                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     71582573                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1670007278                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.436576                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.917577                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    818126346     48.99%     48.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    250021476     14.97%     63.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    206193008     12.35%     76.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156841751      9.39%     85.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     88246743      5.28%     90.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     52874916      3.17%     94.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     53237812      3.19%     97.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26350568      1.58%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     18114658      1.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1670007278                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.416501                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses        8118481                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     15636431                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      7163479                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      8818913                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2176250                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6074069                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    676651384                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    100680794                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6139673139                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2329                       # number of misc regfile writes
system.switch_cpus.numCycles               1693674867                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads          813028                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes         306974                       # number of predicate regfile writes
system.switch_cpus.timesIdled                 6274801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          4487348                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2699071                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        14704                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76395520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152791392                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1588                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data    556422729                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        556422729                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data    556422729                       # number of overall hits
system.cpu.dcache.overall_hits::total       556422729                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data    200326948                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      200326948                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data    200326948                       # number of overall misses
system.cpu.dcache.overall_misses::total     200326948                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2591572607920                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2591572607920                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2591572607920                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2591572607920                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data    756749677                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    756749677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    756749677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    756749677                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.264720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.264720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.264720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.264720                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 12936.714874                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12936.714874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 12936.714874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12936.714874                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     82026121                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       280227                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4680372                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           79426                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.525556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     3.528152                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     66810337                       # number of writebacks
system.cpu.dcache.writebacks::total          66810337                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data    133516437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    133516437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data    133516437                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    133516437                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     66810511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     66810511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     66810511                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     66810511                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 866308627068                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 866308627068                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 866308627068                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 866308627068                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.088286                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.088286                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.088286                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.088286                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12966.651715                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12966.651715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12966.651715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12966.651715                       # average overall mshr miss latency
system.cpu.dcache.replacements               66810337                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    468873225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       468873225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data    194672776                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     194672776                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2477964167500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2477964167500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    663546001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    663546001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.293382                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.293382                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 12728.868507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12728.868507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data    129041869                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    129041869                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     65630907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     65630907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 842054278500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 842054278500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.098909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.098909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12830.148431                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12830.148431                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     87549504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       87549504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      5651819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5651819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 113531344357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 113531344357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     93201323                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     93201323                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.060641                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060641                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20087.576116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20087.576116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      4474568                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4474568                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1177251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1177251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  24179605505                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24179605505                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012631                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012631                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20539.040107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20539.040107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data         2353                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2353                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data     77096063                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     77096063                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data         2353                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2353                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 32765.007650                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32765.007650                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data         2353                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2353                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data     74743063                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     74743063                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 31765.007650                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31765.007650                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data         1074                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total            1074                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.switch_cpus.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.switch_cpus.data        26000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        26000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data         1076                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total         1076                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.switch_cpus.data     0.001859                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.001859                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.switch_cpus.data        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.switch_cpus.data            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.switch_cpus.data        24000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        24000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.switch_cpus.data     0.001859                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.001859                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.switch_cpus.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           623439887                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          66810849                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.331417                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002565                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.997435                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          500                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        6120816361                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       6120816361                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst    331625498                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        331625498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst    331625498                       # number of overall hits
system.cpu.icache.overall_hits::total       331625498                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst     10017353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       10017353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst     10017353                       # number of overall misses
system.cpu.icache.overall_misses::total      10017353                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 129344276988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 129344276988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 129344276988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 129344276988                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst    341642851                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    341642851                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    341642851                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    341642851                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.029321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.029321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029321                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12912.021468                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12912.021468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12912.021468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12912.021468                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3140                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               215                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.604651                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks      9585183                       # number of writebacks
system.cpu.icache.writebacks::total           9585183                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       431995                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       431995                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       431995                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       431995                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      9585358                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      9585358                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      9585358                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      9585358                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 116767074988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 116767074988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 116767074988                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 116767074988                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.028057                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028057                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.028057                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028057                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12181.816786                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12181.816786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12181.816786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12181.816786                       # average overall mshr miss latency
system.cpu.icache.replacements                9585183                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    331625498                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       331625498                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     10017353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      10017353                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 129344276988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 129344276988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    341642851                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    341642851                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.029321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12912.021468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12912.021468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       431995                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       431995                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      9585358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      9585358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 116767074988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 116767074988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.028057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12181.816786                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12181.816786                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999083                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           346099659                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           9585870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             36.105190                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.033493                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   511.965590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2742728166                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2742728166                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 846836318000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst      9583392                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     66443564                       # number of demand (read+write) hits
system.l2.demand_hits::total                 76026956                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      9583392                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     66443564                       # number of overall hits
system.l2.overall_hits::total                76026956                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1472                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       358967                       # number of demand (read+write) misses
system.l2.demand_misses::total                 360439                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1472                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       358967                       # number of overall misses
system.l2.overall_misses::total                360439                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    135390500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  31952332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32087722500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    135390500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  31952332000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32087722500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      9584864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     66802531                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76387395                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      9584864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     66802531                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76387395                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.000154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.005374                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004719                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.000154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.005374                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004719                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91977.241848                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89011.892458                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89024.002675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91977.241848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89011.892458                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89024.002675                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                170                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             85                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     17710                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              202752                       # number of writebacks
system.l2.writebacks::total                    202752                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        12650                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               12650                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        12650                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              12650                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       346317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            347789                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       105481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       346317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           453270                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    120670500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27739316000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27859986500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   8883612342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    120670500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27739316000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36743598842                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.005184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004553                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.005184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005934                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81977.241848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80098.048897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80106.002490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84220.023910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81977.241848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80098.048897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81063.381300                       # average overall mshr miss latency
system.l2.replacements                         456699                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     63787748                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         63787748                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     63787748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     63787748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12606314                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12606314                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12606314                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12606314                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       105481                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         105481                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   8883612342                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   8883612342                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84220.023910                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84220.023910                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data          175                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  175                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data          175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              175                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data      1041368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1041368                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       130260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              130260                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  11199715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11199715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1171628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1171628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.111179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.111179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85979.694457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85979.694457                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data        11083                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            11083                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       119177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   9363498500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9363498500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.101719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.101719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78567.999698                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78567.999698                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      9583392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            9583392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    135390500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    135390500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      9584864                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        9584864                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.000154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91977.241848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91977.241848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    120670500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    120670500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81977.241848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81977.241848                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     65402196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          65402196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       228707                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          228707                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20752617000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20752617000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     65630903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      65630903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.003485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90738.879877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90738.879877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         1567                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1567                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       227140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       227140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18375817500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18375817500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.003461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80900.843092                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80900.843092                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data         4859                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4859                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data         2948                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2948                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data      3268500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3268500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data         7807                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          7807                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.377610                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.377610                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data  1108.717775                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1108.717775                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.switch_cpus.data           49                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           49                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data         2899                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2899                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data     55909500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     55909500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.371333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.371333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19285.788203                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19285.788203                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                12626204                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            12649009                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                15590                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 10                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2742439                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 131071.889963                       # Cycle average of tags in use
system.l2.tags.total_refs                   827216199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    592679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1395.723822                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1198.901142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1191.038556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     74356.540011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 20412.023133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   291.038773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 33622.348348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.567295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.155731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.256518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         23018                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        108054                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        21816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       105314                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.175613                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.824387                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2445092631                       # Number of tag accesses
system.l2.tags.data_accesses               2445092631                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    202750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    104767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    345040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004723190812                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1268524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             192025                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      452821                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     202752                       # Number of write requests accepted
system.mem_ctrls.readBursts                    452821                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   202752                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1542                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                452821                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               202752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  336260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  14068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  14985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.527932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.597702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            924      8.30%      8.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          7622     68.46%     76.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1213     10.89%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           263      2.36%     90.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           182      1.63%     91.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            83      0.75%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           79      0.71%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           80      0.72%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           78      0.70%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           58      0.52%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           96      0.86%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           78      0.70%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           66      0.59%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           38      0.34%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           43      0.39%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           31      0.28%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           28      0.25%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           15      0.13%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           14      0.13%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           15      0.13%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           12      0.11%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351           11      0.10%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367           10      0.09%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            9      0.08%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            9      0.08%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415           12      0.11%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            7      0.06%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            4      0.04%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            3      0.03%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1      0.01%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            5      0.04%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::496-511            3      0.03%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-527           10      0.09%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::528-543            3      0.03%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-559            1      0.01%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::560-575            2      0.02%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-591            4      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::592-607            3      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-623            1      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::624-639            4      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-655            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::656-671            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::688-703            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-719            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::720-735            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-751            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::816-831            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-847            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-879            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-911            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-975            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.204419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.052704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.371124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3193     28.68%     28.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          6344     56.98%     85.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           756      6.79%     92.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           472      4.24%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           237      2.13%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            84      0.75%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            18      0.16%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             5      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.05%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-173            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::190-191            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   98688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                28980544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12976128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     34.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  846836020000                       # Total gap between requests
system.mem_ctrls.avgGap                    1291749.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      6705088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        94208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     22082560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12972032                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 7917808.739988404326                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 111247.000155229514                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 26076538.677690483630                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 15318228.238765735179                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       104870                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1472                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       346479                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       202752                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   5511807486                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     60081098                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  13491359510                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 46799754364886                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     52558.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     40815.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     38938.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 230822652.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      6711680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        94208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     22174656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      28980544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        94208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        94208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12976128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12976128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       104870                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1472                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       346479                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         452821                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       202752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        202752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher      7925593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       111247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     26185292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         34222132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       111247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       111247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     15323065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        15323065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     15323065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher      7925593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       111247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     26185292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        49545197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               451279                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              202688                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        23673                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        44439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         8666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         7725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         8282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         8614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        14533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        28612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         8762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        12571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        12185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        15647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         8367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        10320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         7572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        11413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         8344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        22046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         8243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        10620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         7832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         6156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         6250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         6213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         6151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         6225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         6337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         6281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         6318                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11169475826                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1503661628                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        19063248094                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                24750.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42242.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              167086                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             106691                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       380189                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   110.086888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.608568                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   125.815187                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       283208     74.49%     74.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        65972     17.35%     91.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        13979      3.68%     95.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         6704      1.76%     97.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3535      0.93%     98.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2671      0.70%     98.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1432      0.38%     99.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1026      0.27%     99.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1662      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       380189                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              28881856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12972032                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               34.105594                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               15.318228                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    332862841.583841                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    587628186.667408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   701080367.635275                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  240635507.279993                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 73510104707.744446                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 186576410279.695587                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 147601954760.336975                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  409550676651.015015                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   483.624365                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 449652985638                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  38068100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 359115232362                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    259996319.855885                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    458993503.130636                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   536733884.534343                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  237516835.247992                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 73510104707.744446                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 149726044368.536591                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 173043131369.427948                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  397772520988.537903                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   469.715945                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 527806822899                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  38068100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 280961395101                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             333490                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       202752                       # Transaction distribution
system.membus.trans_dist::CleanEvict           252970                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119331                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        333490                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2899                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1364263                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1364263                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     41956672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                41956672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            455720                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  455720    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              455720                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1837308529                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2399214827                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       664347239                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    582854566                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6551958                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    297826212                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       295386002                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.180660                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        32668434                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect       135311                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     14615958                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     13654112                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       961846                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted       422655                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    138173997                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5820303                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   1649689216                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.392251                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.694627                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0   1140571572     69.14%     69.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    147251529      8.93%     78.06% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     58675635      3.56%     81.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     47494543      2.88%     84.50% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     20713174      1.26%     85.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     10779923      0.65%     86.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     13505859      0.82%     87.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     13667469      0.83%     88.06% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    197029512     11.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   1649689216                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2028478711                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2296782272                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           733129990                       # Number of memory references committed
system.switch_cpus.commit.loads             639964453                       # Number of loads committed
system.switch_cpus.commit.amos                   1076                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1072                       # Number of memory barriers committed
system.switch_cpus.commit.branches          610714293                       # Number of branches committed
system.switch_cpus.commit.vector              6940337                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          2064986965                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      27946384                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass         1076      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1559376600     67.89%     67.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      3094668      0.13%     68.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       268646      0.01%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt          118      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult           59      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc       428803      0.02%     68.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu       157974      0.01%     68.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp       232480      0.01%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        91858      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    639964453     27.86%     95.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     93165537      4.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2296782272                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    197029512                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        362129444                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     880796524                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         331693144                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      89527693                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        5860468                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    292799844                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred        742572                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2472647208                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       2198102                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    532272796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2212734241                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           664347239                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    341708548                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles            1131130160                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        13186358                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         2453                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         8437                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          253                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         341642857                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes       3128962                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1670007278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.499840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.501490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0       1073196953     64.26%     64.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         86217088      5.16%     69.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         86052388      5.15%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3        143063049      8.57%     83.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         66379020      3.97%     87.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         19385156      1.16%     88.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         40057734      2.40%     90.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         30802176      1.84%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        124853714      7.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1670007278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.392252                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.306469                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             3450484                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        36686908                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses        13203                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation        46966                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        7515257                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads     12397689                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache        4603562                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 6565878158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        5860468                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        404359417                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       267461636                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     14280566                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         371789719                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     606255467                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2458413229                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         52545                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       96425647                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      533627768                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3944752                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2487009953                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          3580329456                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       2788818362                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups          5095920                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups       638095                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2323152511                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        163857355                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing          653836                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         1817                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         535677884                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               3887574087                       # The number of ROB reads
system.switch_cpus.rob.writes              4890271037                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000006                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2268303567                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          75216260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     63990500                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12607772                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          253947                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           170581                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             175                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1171628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1171628                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       9585358                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     65630903                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         7807                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         7807                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     28755405                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    200431362                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             229186767                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1226883008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   8551223488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             9778106496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          627774                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13007744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77023152                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000212                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014542                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               77006860     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16292      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77023152                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6565878158500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       152791216499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       14390427669                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      100211392772                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
