// Seed: 3899793415
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri0 id_8,
    output tri id_9,
    output tri0 id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    output wire id_0
    , id_23,
    output tri0 id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4
    , id_24,
    input supply0 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri0 id_12
    , id_25,
    input wand id_13,
    input wor id_14,
    output tri0 id_15,
    output wire id_16,
    output wor id_17,
    output wand id_18,
    output tri1 id_19,
    output wand id_20,
    output uwire id_21
);
  assign id_23 = id_10;
  module_0(
      id_3, id_9, id_3, id_8, id_23, id_12, id_2, id_17, id_4, id_24, id_6
  );
  xnor (id_6, id_12, id_4, id_7, id_11, id_5, id_13, id_25, id_2, id_10, id_14, id_8, id_24, id_23);
endmodule
