Analysis & Synthesis report for drop_keys
Tue Nov 27 13:33:55 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |drop_notes|control:myControl|current_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 22. altsyncram Parameter Settings by Entity Instance
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 25. Port Connectivity Checks: "vga_adapter:VGA"
 26. Port Connectivity Checks: "x_counter:rows"
 27. Port Connectivity Checks: "control:myControl"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 27 13:33:55 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; drop_keys                                   ;
; Top-level Entity Name           ; drop_notes                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 138                                         ;
; Total pins                      ; 59                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 691,200                                     ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; drop_notes         ; drop_keys          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; guitar_hero_background.mif       ; yes             ; User Memory Initialization File  ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/guitar_hero_background.mif ;         ;
; drop_keys_safety.v               ; yes             ; User Verilog HDL File            ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v         ;         ;
; vga_pll.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v                  ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_controller.v           ;         ;
; vga_address_translator.v         ; yes             ; User Verilog HDL File            ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_address_translator.v   ;         ;
; vga_adapter.v                    ; yes             ; User Verilog HDL File            ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                       ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_j0o1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_j0o1.tdf     ;         ;
; db/decode_nma.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/decode_nma.tdf          ;         ;
; db/decode_g2a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/decode_g2a.tdf          ;         ;
; db/mux_8hb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/mux_8hb.tdf             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                      ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                    ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altpll_80u.tdf          ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 145            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 226            ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 47             ;
;     -- 5 input functions                    ; 27             ;
;     -- 4 input functions                    ; 27             ;
;     -- <=3 input functions                  ; 115            ;
;                                             ;                ;
; Dedicated logic registers                   ; 138            ;
;                                             ;                ;
; I/O pins                                    ; 59             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 691200         ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 195            ;
; Total fan-out                               ; 4206           ;
; Average fan-out                             ; 7.33           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |drop_notes                                             ; 226 (4)             ; 138 (0)                   ; 691200            ; 1          ; 59   ; 0            ; |drop_notes                                                                                                ; drop_notes             ; work         ;
;    |control:myControl|                                  ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|control:myControl                                                                              ; control                ; work         ;
;    |find_x_and_y:calculator|                            ; 25 (25)             ; 1 (1)                     ; 0                 ; 1          ; 0    ; 0            ; |drop_notes|find_x_and_y:calculator                                                                        ; find_x_and_y           ; work         ;
;    |notes_register:notes|                               ; 11 (10)             ; 40 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|notes_register:notes                                                                           ; notes_register         ; work         ;
;       |shift_register:blue4|                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|notes_register:notes|shift_register:blue4                                                      ; shift_register         ; work         ;
;       |shift_register:green1|                           ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|notes_register:notes|shift_register:green1                                                     ; shift_register         ; work         ;
;       |shift_register:orange5|                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|notes_register:notes|shift_register:orange5                                                    ; shift_register         ; work         ;
;       |shift_register:red2|                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|notes_register:notes|shift_register:red2                                                       ; shift_register         ; work         ;
;       |shift_register:yellow3|                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|notes_register:notes|shift_register:yellow3                                                    ; shift_register         ; work         ;
;    |plotter:myPlotter|                                  ; 31 (31)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|plotter:myPlotter                                                                              ; plotter                ; work         ;
;    |rate_driver:eighth_note|                            ; 30 (30)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|rate_driver:eighth_note                                                                        ; rate_driver            ; work         ;
;    |vga_adapter:VGA|                                    ; 112 (1)             ; 34 (0)                    ; 691200            ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 57 (0)              ; 8 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_j0o1:auto_generated|               ; 57 (0)              ; 8 (8)                     ; 691200            ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated                          ; altsyncram_j0o1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated|decode_g2a:rden_decode_b ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated|decode_nma:decode2       ; decode_nma             ; work         ;
;             |mux_8hb:mux3|                              ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated|mux_8hb:mux3             ; mux_8hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
;    |x_counter:rows|                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|x_counter:rows                                                                                 ; x_counter              ; work         ;
;    |y_counter:big_count|                                ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |drop_notes|y_counter:big_count                                                                            ; y_counter              ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 9            ; 76800        ; 9            ; 691200 ; guitar_hero_background.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |drop_notes|control:myControl|current_state                                                                        ;
+-----------------------+---------------------+--------------------+-----------------------+--------------------+--------------------+
; Name                  ; current_state.ERASE ; current_state.WAIT ; current_state.DEC_REG ; current_state.MAIN ; current_state.DRAW ;
+-----------------------+---------------------+--------------------+-----------------------+--------------------+--------------------+
; current_state.MAIN    ; 0                   ; 0                  ; 0                     ; 0                  ; 0                  ;
; current_state.DEC_REG ; 0                   ; 0                  ; 1                     ; 1                  ; 0                  ;
; current_state.DRAW    ; 0                   ; 0                  ; 0                     ; 1                  ; 1                  ;
; current_state.WAIT    ; 0                   ; 1                  ; 0                     ; 1                  ; 0                  ;
; current_state.ERASE   ; 1                   ; 0                  ; 0                     ; 1                  ; 0                  ;
+-----------------------+---------------------+--------------------+-----------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal           ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------+------------------------+
; find_x_and_y:calculator|x_to_plotter[6]            ; find_x_and_y:calculator|Mux10 ; yes                    ;
; find_x_and_y:calculator|x_to_plotter[7]            ; find_x_and_y:calculator|Mux10 ; yes                    ;
; find_x_and_y:calculator|x_to_plotter[8]            ; find_x_and_y:calculator|Mux10 ; yes                    ;
; find_x_and_y:calculator|x_to_plotter[0]            ; find_x_and_y:calculator|Mux10 ; yes                    ;
; find_x_and_y:calculator|x_to_plotter[1]            ; find_x_and_y:calculator|Mux10 ; yes                    ;
; find_x_and_y:calculator|x_to_plotter[2]            ; find_x_and_y:calculator|Mux10 ; yes                    ;
; find_x_and_y:calculator|x_to_plotter[3]            ; find_x_and_y:calculator|Mux10 ; yes                    ;
; find_x_and_y:calculator|x_to_plotter[4]            ; find_x_and_y:calculator|Mux10 ; yes                    ;
; find_x_and_y:calculator|x_to_plotter[5]            ; find_x_and_y:calculator|Mux10 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                               ;                        ;
+----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+----------------------------------------+------------------------------------------------+
; Register name                          ; Reason for Removal                             ;
+----------------------------------------+------------------------------------------------+
; plotter:myPlotter|colour_to_VGA[1..8]  ; Merged with plotter:myPlotter|colour_to_VGA[0] ;
; control:myControl|current_state~2      ; Lost fanout                                    ;
; control:myControl|current_state~4      ; Lost fanout                                    ;
; Total Number of Removed Registers = 10 ;                                                ;
+----------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 138   ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 71    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |drop_notes|notes_register:notes|shift_register:green1|bit_shift_reg[0]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |drop_notes|y_counter:big_count|current_count[0]                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |drop_notes|plotter:myPlotter|x_to_VGA[8]                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |drop_notes|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |drop_notes|x_counter:rows|current_count[0]                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |drop_notes|plotter:myPlotter|counter[1]                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |drop_notes|find_x_and_y:calculator|Mux3                                                                            ;
; 9:1                ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |drop_notes|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated|mux_8hb:mux3|l4_w4_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA          ;
+-------------------------+----------------------------+----------------+
; Parameter Name          ; Value                      ; Type           ;
+-------------------------+----------------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 3                          ; Signed Integer ;
; MONOCHROME              ; FALSE                      ; String         ;
; RESOLUTION              ; 320x240                    ; String         ;
; BACKGROUND_IMAGE        ; guitar_hero_background.mif ; String         ;
+-------------------------+----------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------------+-------------------+
; Parameter Name                     ; Value                      ; Type              ;
+------------------------------------+----------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped           ;
; OPERATION_MODE                     ; DUAL_PORT                  ; Untyped           ;
; WIDTH_A                            ; 9                          ; Signed Integer    ;
; WIDTHAD_A                          ; 17                         ; Signed Integer    ;
; NUMWORDS_A                         ; 76800                      ; Signed Integer    ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped           ;
; WIDTH_B                            ; 9                          ; Signed Integer    ;
; WIDTHAD_B                          ; 17                         ; Signed Integer    ;
; NUMWORDS_B                         ; 76800                      ; Signed Integer    ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped           ;
; OUTDATA_REG_B                      ; CLOCK1                     ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped           ;
; BYTE_SIZE                          ; 8                          ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped           ;
; INIT_FILE                          ; guitar_hero_background.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped           ;
; ENABLE_ECC                         ; FALSE                      ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_j0o1            ; Untyped           ;
+------------------------------------+----------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 9                                      ;
;     -- NUMWORDS_A                         ; 76800                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 9                                      ;
;     -- NUMWORDS_B                         ; 76800                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plot     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; plot[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "x_counter:rows"                                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; counted          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; printed_register ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:myControl"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                              ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; counted_rows ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "counted_rows[2..1]" will be connected to GND. ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 138                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 57                          ;
;     SCLR              ; 31                          ;
;     plain             ; 26                          ;
; arriav_lcell_comb     ; 227                         ;
;     arith             ; 67                          ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 4                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 128                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 27                          ;
;         5 data inputs ; 27                          ;
;         6 data inputs ; 47                          ;
;     shared            ; 22                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 2                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 59                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 90                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 27 13:33:29 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drop_keys -c drop_keys
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 9 design units, including 9 entities, in source file drop_keys_safety.v
    Info (12023): Found entity 1: drop_notes File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 23
    Info (12023): Found entity 2: notes_register File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 288
    Info (12023): Found entity 3: find_x_and_y File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 331
    Info (12023): Found entity 4: plotter File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 383
    Info (12023): Found entity 5: y_counter File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 465
    Info (12023): Found entity 6: x_counter File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 509
    Info (12023): Found entity 7: rate_driver File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 551
    Info (12023): Found entity 8: control File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 586
    Info (12023): Found entity 9: shift_register File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 679
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file note_register.v
    Info (12023): Found entity 1: note_register File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v Line: 39
Info (12127): Elaborating entity "drop_notes" for the top level hierarchy
Info (12128): Elaborating entity "control" for hierarchy "control:myControl" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 162
Warning (10270): Verilog HDL Case Statement warning at drop_keys_safety.v(641): incomplete case statement has no default case item File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 641
Info (10264): Verilog HDL Case Statement information at drop_keys_safety.v(641): all case item expressions in this case statement are onehot File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 641
Warning (10034): Output port "FSM_pause" at drop_keys_safety.v(605) has no driver File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 605
Info (12128): Elaborating entity "find_x_and_y" for hierarchy "find_x_and_y:calculator" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 178
Warning (10230): Verilog HDL assignment warning at drop_keys_safety.v(365): truncated value with size 32 to match size of target (9) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 365
Warning (10230): Verilog HDL assignment warning at drop_keys_safety.v(366): truncated value with size 32 to match size of target (9) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 366
Warning (10230): Verilog HDL assignment warning at drop_keys_safety.v(368): truncated value with size 32 to match size of target (9) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 368
Warning (10230): Verilog HDL assignment warning at drop_keys_safety.v(369): truncated value with size 32 to match size of target (9) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 369
Warning (10270): Verilog HDL Case Statement warning at drop_keys_safety.v(364): incomplete case statement has no default case item File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Warning (10230): Verilog HDL assignment warning at drop_keys_safety.v(372): truncated value with size 32 to match size of target (8) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 372
Warning (10240): Verilog HDL Always Construct warning at drop_keys_safety.v(364): inferring latch(es) for variable "x_to_plotter", which holds its previous value in one or more paths through the always construct File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Warning (10034): Output port "done_x_and_y" at drop_keys_safety.v(345) has no driver File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 345
Info (10041): Inferred latch for "x_to_plotter[0]" at drop_keys_safety.v(364) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Info (10041): Inferred latch for "x_to_plotter[1]" at drop_keys_safety.v(364) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Info (10041): Inferred latch for "x_to_plotter[2]" at drop_keys_safety.v(364) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Info (10041): Inferred latch for "x_to_plotter[3]" at drop_keys_safety.v(364) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Info (10041): Inferred latch for "x_to_plotter[4]" at drop_keys_safety.v(364) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Info (10041): Inferred latch for "x_to_plotter[5]" at drop_keys_safety.v(364) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Info (10041): Inferred latch for "x_to_plotter[6]" at drop_keys_safety.v(364) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Info (10041): Inferred latch for "x_to_plotter[7]" at drop_keys_safety.v(364) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Info (10041): Inferred latch for "x_to_plotter[8]" at drop_keys_safety.v(364) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
Info (12128): Elaborating entity "notes_register" for hierarchy "notes_register:notes" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 192
Info (12128): Elaborating entity "shift_register" for hierarchy "notes_register:notes|shift_register:green1" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 306
Info (12128): Elaborating entity "x_counter" for hierarchy "x_counter:rows" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 206
Warning (10230): Verilog HDL assignment warning at drop_keys_safety.v(537): truncated value with size 32 to match size of target (3) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 537
Info (12128): Elaborating entity "y_counter" for hierarchy "y_counter:big_count" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 218
Warning (10230): Verilog HDL assignment warning at drop_keys_safety.v(484): truncated value with size 32 to match size of target (3) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 484
Info (12128): Elaborating entity "rate_driver" for hierarchy "rate_driver:eighth_note" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 226
Warning (10230): Verilog HDL assignment warning at drop_keys_safety.v(572): truncated value with size 32 to match size of target (25) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 572
Info (12128): Elaborating entity "plotter" for hierarchy "plotter:myPlotter" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 243
Warning (10230): Verilog HDL assignment warning at drop_keys_safety.v(408): truncated value with size 32 to match size of target (4) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 408
Warning (10230): Verilog HDL assignment warning at drop_keys_safety.v(425): truncated value with size 32 to match size of target (4) File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 425
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 265
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "guitar_hero_background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0o1.tdf
    Info (12023): Found entity 1: altsyncram_j0o1 File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_j0o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_j0o1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113018): Width of data items in "guitar_hero_background.mif" is greater than the memory width. Truncating data items to fit in memory. File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/guitar_hero_background.mif Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated|decode_nma:decode2" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_j0o1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_j0o1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/mux_8hb.tdf Line: 22
Info (12128): Elaborating entity "mux_8hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0o1:auto_generated|mux_8hb:mux3" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_j0o1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v Line: 262
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch find_x_and_y:calculator|x_to_plotter[6] has unsafe behavior File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_counter:rows|current_count[1] File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 521
Warning (13012): Latch find_x_and_y:calculator|x_to_plotter[7] has unsafe behavior File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_counter:rows|current_count[2] File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 521
Warning (13012): Latch find_x_and_y:calculator|x_to_plotter[8] has unsafe behavior File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_counter:rows|current_count[0] File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 521
Warning (13012): Latch find_x_and_y:calculator|x_to_plotter[0] has unsafe behavior File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_counter:rows|current_count[0] File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 521
Warning (13012): Latch find_x_and_y:calculator|x_to_plotter[1] has unsafe behavior File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_counter:rows|current_count[0] File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 521
Warning (13012): Latch find_x_and_y:calculator|x_to_plotter[2] has unsafe behavior File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_counter:rows|current_count[1] File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 521
Warning (13012): Latch find_x_and_y:calculator|x_to_plotter[3] has unsafe behavior File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_counter:rows|current_count[1] File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 521
Warning (13012): Latch find_x_and_y:calculator|x_to_plotter[4] has unsafe behavior File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_counter:rows|current_count[1] File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 521
Warning (13012): Latch find_x_and_y:calculator|x_to_plotter[5] has unsafe behavior File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 364
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_counter:rows|current_count[1] File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 521
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 57
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/output_files/drop_keys.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 46
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 46
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 46
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 46
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 46
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 45
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 45
    Warning (15610): No output dependent on input pin "song_notes[0]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 47
    Warning (15610): No output dependent on input pin "song_notes[1]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 47
    Warning (15610): No output dependent on input pin "song_notes[2]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 47
    Warning (15610): No output dependent on input pin "song_notes[3]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 47
    Warning (15610): No output dependent on input pin "song_notes[4]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 47
    Warning (15610): No output dependent on input pin "correct_notes[0]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 48
    Warning (15610): No output dependent on input pin "correct_notes[1]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 48
    Warning (15610): No output dependent on input pin "correct_notes[2]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 48
    Warning (15610): No output dependent on input pin "correct_notes[3]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 48
    Warning (15610): No output dependent on input pin "correct_notes[4]" File: C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v Line: 48
Info (21057): Implemented 430 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 279 logic cells
    Info (21064): Implemented 90 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Tue Nov 27 13:33:55 2018
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/output_files/drop_keys.map.smsg.


