ARM GAS  /tmp/ccsMeGqy.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"lv_printf.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text._out_buffer,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	_out_buffer:
  25              	.LVL0:
  26              	.LFB0:
  27              		.file 1 "Middlewares/lvgl/src/misc/lv_printf.c"
   1:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
   2:Middlewares/lvgl/src/misc/lv_printf.c **** // \author (c) Marco Paland (info@paland.com)
   3:Middlewares/lvgl/src/misc/lv_printf.c **** //             2014-2019, PALANDesign Hannover, Germany
   4:Middlewares/lvgl/src/misc/lv_printf.c **** //
   5:Middlewares/lvgl/src/misc/lv_printf.c **** // \license The MIT License (MIT)
   6:Middlewares/lvgl/src/misc/lv_printf.c **** //
   7:Middlewares/lvgl/src/misc/lv_printf.c **** // Permission is hereby granted, free of charge, to any person obtaining a copy
   8:Middlewares/lvgl/src/misc/lv_printf.c **** // of this software and associated documentation files (the "Software"), to deal
   9:Middlewares/lvgl/src/misc/lv_printf.c **** // in the Software without restriction, including without limitation the rights
  10:Middlewares/lvgl/src/misc/lv_printf.c **** // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11:Middlewares/lvgl/src/misc/lv_printf.c **** // copies of the Software, and to permit persons to whom the Software is
  12:Middlewares/lvgl/src/misc/lv_printf.c **** // furnished to do so, subject to the following conditions:
  13:Middlewares/lvgl/src/misc/lv_printf.c **** //
  14:Middlewares/lvgl/src/misc/lv_printf.c **** // The above copyright notice and this permission notice shall be included in
  15:Middlewares/lvgl/src/misc/lv_printf.c **** // all copies or substantial portions of the Software.
  16:Middlewares/lvgl/src/misc/lv_printf.c **** //
  17:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18:Middlewares/lvgl/src/misc/lv_printf.c **** // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19:Middlewares/lvgl/src/misc/lv_printf.c **** // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  20:Middlewares/lvgl/src/misc/lv_printf.c **** // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21:Middlewares/lvgl/src/misc/lv_printf.c **** // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22:Middlewares/lvgl/src/misc/lv_printf.c **** // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  23:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE.
  24:Middlewares/lvgl/src/misc/lv_printf.c **** //
  25:Middlewares/lvgl/src/misc/lv_printf.c **** // \brief Tiny printf, sprintf and (v)snprintf implementation, optimized for speed on
  26:Middlewares/lvgl/src/misc/lv_printf.c **** //        embedded systems with a very limited resources. These routines are thread
  27:Middlewares/lvgl/src/misc/lv_printf.c **** //        safe and reentrant!
  28:Middlewares/lvgl/src/misc/lv_printf.c **** //        Use this instead of the bloated standard/newlib printf cause these use
  29:Middlewares/lvgl/src/misc/lv_printf.c **** //        malloc for printf (and may not be thread safe).
  30:Middlewares/lvgl/src/misc/lv_printf.c **** //
  31:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
ARM GAS  /tmp/ccsMeGqy.s 			page 2


  32:Middlewares/lvgl/src/misc/lv_printf.c **** 
  33:Middlewares/lvgl/src/misc/lv_printf.c **** /*Original repository: https://github.com/mpaland/printf*/
  34:Middlewares/lvgl/src/misc/lv_printf.c **** 
  35:Middlewares/lvgl/src/misc/lv_printf.c **** #include "lv_printf.h"
  36:Middlewares/lvgl/src/misc/lv_printf.c **** 
  37:Middlewares/lvgl/src/misc/lv_printf.c **** #if LV_SPRINTF_CUSTOM == 0
  38:Middlewares/lvgl/src/misc/lv_printf.c **** 
  39:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdbool.h>
  40:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdint.h>
  41:Middlewares/lvgl/src/misc/lv_printf.c **** 
  42:Middlewares/lvgl/src/misc/lv_printf.c **** #define PRINTF_DISABLE_SUPPORT_FLOAT    (!LV_SPRINTF_USE_FLOAT)
  43:Middlewares/lvgl/src/misc/lv_printf.c **** 
  44:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ntoa' conversion buffer size, this must be big enough to hold one converted
  45:Middlewares/lvgl/src/misc/lv_printf.c **** // numeric number including padded zeros (dynamically created on stack)
  46:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  47:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_NTOA_BUFFER_SIZE
  48:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_NTOA_BUFFER_SIZE    32U
  49:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  50:Middlewares/lvgl/src/misc/lv_printf.c **** 
  51:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ftoa' conversion buffer size, this must be big enough to hold one converted
  52:Middlewares/lvgl/src/misc/lv_printf.c **** // float number including padded zeros (dynamically created on stack)
  53:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  54:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_FTOA_BUFFER_SIZE
  55:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_FTOA_BUFFER_SIZE    32U
  56:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  57:Middlewares/lvgl/src/misc/lv_printf.c **** 
  58:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the floating point type (%f)
  59:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  60:Middlewares/lvgl/src/misc/lv_printf.c **** #if !PRINTF_DISABLE_SUPPORT_FLOAT
  61:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_FLOAT
  62:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  63:Middlewares/lvgl/src/misc/lv_printf.c **** 
  64:Middlewares/lvgl/src/misc/lv_printf.c **** // support for exponential floating point notation (%e/%g)
  65:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  66:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_EXPONENTIAL
  67:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_EXPONENTIAL
  68:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  69:Middlewares/lvgl/src/misc/lv_printf.c **** 
  70:Middlewares/lvgl/src/misc/lv_printf.c **** // define the default floating point precision
  71:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 6 digits
  72:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DEFAULT_FLOAT_PRECISION
  73:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_DEFAULT_FLOAT_PRECISION 6U
  74:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  75:Middlewares/lvgl/src/misc/lv_printf.c **** 
  76:Middlewares/lvgl/src/misc/lv_printf.c **** // define the largest float suitable to print with %f
  77:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 1e9
  78:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_MAX_FLOAT
  79:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_MAX_FLOAT 1e9
  80:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  81:Middlewares/lvgl/src/misc/lv_printf.c **** 
  82:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the long long types (%llu or %p)
  83:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  84:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_LONG_LONG
  85:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_LONG_LONG
  86:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  87:Middlewares/lvgl/src/misc/lv_printf.c **** 
  88:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the ptrdiff_t type (%t)
ARM GAS  /tmp/ccsMeGqy.s 			page 3


  89:Middlewares/lvgl/src/misc/lv_printf.c **** // ptrdiff_t is normally defined in <stddef.h> as long or long long type
  90:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  91:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_PTRDIFF_T
  92:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_PTRDIFF_T
  93:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  94:Middlewares/lvgl/src/misc/lv_printf.c **** 
  95:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
  96:Middlewares/lvgl/src/misc/lv_printf.c **** 
  97:Middlewares/lvgl/src/misc/lv_printf.c **** // internal flag definitions
  98:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ZEROPAD   (1U <<  0U)
  99:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LEFT      (1U <<  1U)
 100:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PLUS      (1U <<  2U)
 101:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SPACE     (1U <<  3U)
 102:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_HASH      (1U <<  4U)
 103:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_UPPERCASE (1U <<  5U)
 104:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_CHAR      (1U <<  6U)
 105:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SHORT     (1U <<  7U)
 106:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG      (1U <<  8U)
 107:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG_LONG (1U <<  9U)
 108:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PRECISION (1U << 10U)
 109:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ADAPT_EXP (1U << 11U)
 110:Middlewares/lvgl/src/misc/lv_printf.c **** 
 111:Middlewares/lvgl/src/misc/lv_printf.c **** // import float.h for DBL_MAX
 112:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 113:Middlewares/lvgl/src/misc/lv_printf.c ****     #include <float.h>
 114:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 115:Middlewares/lvgl/src/misc/lv_printf.c **** 
 116:Middlewares/lvgl/src/misc/lv_printf.c **** // output function type
 117:Middlewares/lvgl/src/misc/lv_printf.c **** typedef void (*out_fct_type)(char character, void * buffer, size_t idx, size_t maxlen);
 118:Middlewares/lvgl/src/misc/lv_printf.c **** 
 119:Middlewares/lvgl/src/misc/lv_printf.c **** // wrapper (used as buffer) for output function type
 120:Middlewares/lvgl/src/misc/lv_printf.c **** typedef struct {
 121:Middlewares/lvgl/src/misc/lv_printf.c ****     void (*fct)(char character, void * arg);
 122:Middlewares/lvgl/src/misc/lv_printf.c ****     void * arg;
 123:Middlewares/lvgl/src/misc/lv_printf.c **** } out_fct_wrap_type;
 124:Middlewares/lvgl/src/misc/lv_printf.c **** 
 125:Middlewares/lvgl/src/misc/lv_printf.c **** // internal buffer output
 126:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_buffer(char character, void * buffer, size_t idx, size_t maxlen)
 127:Middlewares/lvgl/src/misc/lv_printf.c **** {
  28              		.loc 1 127 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 128:Middlewares/lvgl/src/misc/lv_printf.c ****     if(idx < maxlen) {
  33              		.loc 1 128 5 view .LVU1
  34              		.loc 1 128 7 is_stmt 0 view .LVU2
  35 0000 9A42     		cmp	r2, r3
  36 0002 00D2     		bcs	.L1
 129:Middlewares/lvgl/src/misc/lv_printf.c ****         ((char *)buffer)[idx] = character;
  37              		.loc 1 129 9 is_stmt 1 view .LVU3
  38              		.loc 1 129 31 is_stmt 0 view .LVU4
  39 0004 8854     		strb	r0, [r1, r2]
  40              	.L1:
 130:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 131:Middlewares/lvgl/src/misc/lv_printf.c **** }
  41              		.loc 1 131 1 view .LVU5
ARM GAS  /tmp/ccsMeGqy.s 			page 4


  42 0006 7047     		bx	lr
  43              		.cfi_endproc
  44              	.LFE0:
  46              		.section	.text._out_null,"ax",%progbits
  47              		.align	1
  48              		.syntax unified
  49              		.thumb
  50              		.thumb_func
  52              	_out_null:
  53              	.LVL1:
  54              	.LFB1:
 132:Middlewares/lvgl/src/misc/lv_printf.c **** 
 133:Middlewares/lvgl/src/misc/lv_printf.c **** // internal null output
 134:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_null(char character, void * buffer, size_t idx, size_t maxlen)
 135:Middlewares/lvgl/src/misc/lv_printf.c **** {
  55              		.loc 1 135 1 is_stmt 1 view -0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59              		@ link register save eliminated.
 136:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)character;
  60              		.loc 1 136 5 view .LVU7
 137:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)buffer;
  61              		.loc 1 137 5 view .LVU8
 138:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)idx;
  62              		.loc 1 138 5 view .LVU9
 139:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)maxlen;
  63              		.loc 1 139 5 view .LVU10
 140:Middlewares/lvgl/src/misc/lv_printf.c **** }
  64              		.loc 1 140 1 is_stmt 0 view .LVU11
  65 0000 7047     		bx	lr
  66              		.cfi_endproc
  67              	.LFE1:
  69              		.section	.text._atoi,"ax",%progbits
  70              		.align	1
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	_atoi:
  76              	.LVL2:
  77              	.LFB4:
 141:Middlewares/lvgl/src/misc/lv_printf.c **** 
 142:Middlewares/lvgl/src/misc/lv_printf.c **** // internal secure strlen
 143:Middlewares/lvgl/src/misc/lv_printf.c **** // \return The length of the string (excluding the terminating 0) limited by 'maxsize'
 144:Middlewares/lvgl/src/misc/lv_printf.c **** static inline unsigned int _strnlen_s(const char * str, size_t maxsize)
 145:Middlewares/lvgl/src/misc/lv_printf.c **** {
 146:Middlewares/lvgl/src/misc/lv_printf.c ****     const char * s;
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     for(s = str; *s && maxsize--; ++s);
 148:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 149:Middlewares/lvgl/src/misc/lv_printf.c **** }
 150:Middlewares/lvgl/src/misc/lv_printf.c **** 
 151:Middlewares/lvgl/src/misc/lv_printf.c **** // internal test if char is a digit (0-9)
 152:Middlewares/lvgl/src/misc/lv_printf.c **** // \return true if char is a digit
 153:Middlewares/lvgl/src/misc/lv_printf.c **** static inline bool _is_digit(char ch)
 154:Middlewares/lvgl/src/misc/lv_printf.c **** {
 155:Middlewares/lvgl/src/misc/lv_printf.c ****     return (ch >= '0') && (ch <= '9');
 156:Middlewares/lvgl/src/misc/lv_printf.c **** }
ARM GAS  /tmp/ccsMeGqy.s 			page 5


 157:Middlewares/lvgl/src/misc/lv_printf.c **** 
 158:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ASCII string to unsigned int conversion
 159:Middlewares/lvgl/src/misc/lv_printf.c **** static unsigned int _atoi(const char ** str)
 160:Middlewares/lvgl/src/misc/lv_printf.c **** {
  78              		.loc 1 160 1 is_stmt 1 view -0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              		.loc 1 160 1 is_stmt 0 view .LVU13
  84 0000 0146     		mov	r1, r0
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  85              		.loc 1 161 5 is_stmt 1 view .LVU14
  86              	.LVL3:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
  87              		.loc 1 162 5 view .LVU15
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  88              		.loc 1 161 18 is_stmt 0 view .LVU16
  89 0002 0020     		movs	r0, #0
  90              	.LVL4:
  91              		.loc 1 162 10 view .LVU17
  92 0004 07E0     		b	.L5
  93              	.LVL5:
  94              	.L6:
 163:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
  95              		.loc 1 163 9 is_stmt 1 view .LVU18
  96              		.loc 1 163 15 is_stmt 0 view .LVU19
  97 0006 00EB8000 		add	r0, r0, r0, lsl #2
  98              	.LVL6:
  99              		.loc 1 163 46 view .LVU20
 100 000a 531C     		adds	r3, r2, #1
 101 000c 0B60     		str	r3, [r1]
 102              		.loc 1 163 38 view .LVU21
 103 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 104              		.loc 1 163 21 view .LVU22
 105 0010 03EB4000 		add	r0, r3, r0, lsl #1
 106              		.loc 1 163 11 view .LVU23
 107 0014 3038     		subs	r0, r0, #48
 108              	.LVL7:
 109              	.L5:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 110              		.loc 1 162 10 is_stmt 1 view .LVU24
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 111              		.loc 1 162 22 is_stmt 0 view .LVU25
 112 0016 0A68     		ldr	r2, [r1]
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 113              		.loc 1 162 11 view .LVU26
 114 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 115              	.LVL8:
 116              	.LBB19:
 117              	.LBI19:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 118              		.loc 1 153 20 is_stmt 1 view .LVU27
 119              	.LBB20:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 120              		.loc 1 155 5 view .LVU28
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
ARM GAS  /tmp/ccsMeGqy.s 			page 6


 121              		.loc 1 155 24 is_stmt 0 view .LVU29
 122 001a 303B     		subs	r3, r3, #48
 123              	.LVL9:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 124              		.loc 1 155 24 view .LVU30
 125 001c DBB2     		uxtb	r3, r3
 126              	.LVL10:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 127              		.loc 1 155 24 view .LVU31
 128              	.LBE20:
 129              	.LBE19:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
 130              		.loc 1 162 10 view .LVU32
 131 001e 092B     		cmp	r3, #9
 132 0020 F1D9     		bls	.L6
 164:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 165:Middlewares/lvgl/src/misc/lv_printf.c ****     return i;
 133              		.loc 1 165 5 is_stmt 1 view .LVU33
 166:Middlewares/lvgl/src/misc/lv_printf.c **** }
 134              		.loc 1 166 1 is_stmt 0 view .LVU34
 135 0022 7047     		bx	lr
 136              		.cfi_endproc
 137              	.LFE4:
 139              		.section	.text._out_rev,"ax",%progbits
 140              		.align	1
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	_out_rev:
 146              	.LVL11:
 147              	.LFB5:
 167:Middlewares/lvgl/src/misc/lv_printf.c **** 
 168:Middlewares/lvgl/src/misc/lv_printf.c **** // output the specified string in reverse, taking care of any zero-padding
 169:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _out_rev(out_fct_type out, char * buffer, size_t idx, size_t maxlen, const char * buf
 170:Middlewares/lvgl/src/misc/lv_printf.c ****                        unsigned int width, unsigned int flags)
 171:Middlewares/lvgl/src/misc/lv_printf.c **** {
 148              		.loc 1 171 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 16, pretend = 0, frame = 8
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		.loc 1 171 1 is_stmt 0 view .LVU36
 153 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 154              	.LCFI0:
 155              		.cfi_def_cfa_offset 36
 156              		.cfi_offset 4, -36
 157              		.cfi_offset 5, -32
 158              		.cfi_offset 6, -28
 159              		.cfi_offset 7, -24
 160              		.cfi_offset 8, -20
 161              		.cfi_offset 9, -16
 162              		.cfi_offset 10, -12
 163              		.cfi_offset 11, -8
 164              		.cfi_offset 14, -4
 165 0004 83B0     		sub	sp, sp, #12
 166              	.LCFI1:
 167              		.cfi_def_cfa_offset 48
 168 0006 0546     		mov	r5, r0
ARM GAS  /tmp/ccsMeGqy.s 			page 7


 169 0008 0E46     		mov	r6, r1
 170 000a 9346     		mov	fp, r2
 171 000c 1F46     		mov	r7, r3
 172 000e DDF830A0 		ldr	r10, [sp, #48]
 173 0012 0D9C     		ldr	r4, [sp, #52]
 174 0014 DDF83890 		ldr	r9, [sp, #56]
 172:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 175              		.loc 1 172 5 is_stmt 1 view .LVU37
 176              	.LVL12:
 173:Middlewares/lvgl/src/misc/lv_printf.c **** 
 174:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad spaces up to given width
 175:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 177              		.loc 1 175 5 view .LVU38
 178              		.loc 1 175 7 is_stmt 0 view .LVU39
 179 0018 0F9B     		ldr	r3, [sp, #60]
 180              	.LVL13:
 181              		.loc 1 175 7 view .LVU40
 182 001a 13F0030F 		tst	r3, #3
 183 001e 19D1     		bne	.L9
 184              	.LBB21:
 176:Middlewares/lvgl/src/misc/lv_printf.c ****         size_t i;
 177:Middlewares/lvgl/src/misc/lv_printf.c ****         for(i = len; i < width; i++) {
 185              		.loc 1 177 15 view .LVU41
 186 0020 A046     		mov	r8, r4
 187              	.LBE21:
 188 0022 0192     		str	r2, [sp, #4]
 189              	.LVL14:
 190              	.L8:
 191              	.LBB22:
 192              		.loc 1 177 22 is_stmt 1 discriminator 1 view .LVU42
 193              		.loc 1 177 9 is_stmt 0 discriminator 1 view .LVU43
 194 0024 C845     		cmp	r8, r9
 195 0026 09D2     		bcs	.L19
 178:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 196              		.loc 1 178 13 is_stmt 1 discriminator 3 view .LVU44
 197 0028 02F1010B 		add	fp, r2, #1
 198              	.LVL15:
 199              		.loc 1 178 13 is_stmt 0 discriminator 3 view .LVU45
 200 002c 3B46     		mov	r3, r7
 201 002e 3146     		mov	r1, r6
 202 0030 2020     		movs	r0, #32
 203 0032 A847     		blx	r5
 204              	.LVL16:
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 205              		.loc 1 177 33 is_stmt 1 discriminator 3 view .LVU46
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 206              		.loc 1 177 34 is_stmt 0 discriminator 3 view .LVU47
 207 0034 08F10108 		add	r8, r8, #1
 208              	.LVL17:
 209              		.loc 1 178 13 discriminator 3 view .LVU48
 210 0038 5A46     		mov	r2, fp
 211 003a F3E7     		b	.L8
 212              	.LVL18:
 213              	.L19:
 214              		.loc 1 178 13 discriminator 3 view .LVU49
 215 003c DDF804B0 		ldr	fp, [sp, #4]
 216 0040 08E0     		b	.L9
ARM GAS  /tmp/ccsMeGqy.s 			page 8


 217              	.LVL19:
 218              	.L12:
 219              		.loc 1 178 13 discriminator 3 view .LVU50
 220              	.LBE22:
 179:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 180:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 181:Middlewares/lvgl/src/misc/lv_printf.c **** 
 182:Middlewares/lvgl/src/misc/lv_printf.c ****     // reverse string
 183:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len) {
 184:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 221              		.loc 1 184 9 is_stmt 1 view .LVU51
 222 0042 013C     		subs	r4, r4, #1
 223              	.LVL20:
 224              		.loc 1 184 9 is_stmt 0 view .LVU52
 225 0044 02F10108 		add	r8, r2, #1
 226              	.LVL21:
 227              		.loc 1 184 9 view .LVU53
 228 0048 3B46     		mov	r3, r7
 229 004a 3146     		mov	r1, r6
 230 004c 1AF80400 		ldrb	r0, [r10, r4]	@ zero_extendqisi2
 231 0050 A847     		blx	r5
 232              	.LVL22:
 233 0052 4246     		mov	r2, r8
 234              	.LVL23:
 235              	.L9:
 183:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 236              		.loc 1 183 10 is_stmt 1 view .LVU54
 237 0054 002C     		cmp	r4, #0
 238 0056 F4D1     		bne	.L12
 185:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 186:Middlewares/lvgl/src/misc/lv_printf.c **** 
 187:Middlewares/lvgl/src/misc/lv_printf.c ****     // append pad spaces up to given width
 188:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_LEFT) {
 239              		.loc 1 188 5 view .LVU55
 240              		.loc 1 188 7 is_stmt 0 view .LVU56
 241 0058 0F9B     		ldr	r3, [sp, #60]
 242 005a 13F0020F 		tst	r3, #2
 243 005e 03D1     		bne	.L13
 244              	.LVL24:
 245              	.L7:
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 190:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 191:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 192:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 193:Middlewares/lvgl/src/misc/lv_printf.c **** 
 194:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 195:Middlewares/lvgl/src/misc/lv_printf.c **** }
 246              		.loc 1 195 1 view .LVU57
 247 0060 1046     		mov	r0, r2
 248 0062 03B0     		add	sp, sp, #12
 249              	.LCFI2:
 250              		.cfi_remember_state
 251              		.cfi_def_cfa_offset 36
 252              		@ sp needed
 253 0064 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 254              	.LVL25:
 255              	.L13:
ARM GAS  /tmp/ccsMeGqy.s 			page 9


 256              	.LCFI3:
 257              		.cfi_restore_state
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 258              		.loc 1 189 14 is_stmt 1 view .LVU58
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 259              		.loc 1 189 19 is_stmt 0 view .LVU59
 260 0068 A2EB0B03 		sub	r3, r2, fp
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 261              		.loc 1 189 14 view .LVU60
 262 006c 4B45     		cmp	r3, r9
 263 006e F7D2     		bcs	.L7
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 264              		.loc 1 190 13 is_stmt 1 view .LVU61
 265 0070 541C     		adds	r4, r2, #1
 266              	.LVL26:
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 267              		.loc 1 190 13 is_stmt 0 view .LVU62
 268 0072 3B46     		mov	r3, r7
 269 0074 3146     		mov	r1, r6
 270 0076 2020     		movs	r0, #32
 271 0078 A847     		blx	r5
 272              	.LVL27:
 273 007a 2246     		mov	r2, r4
 274 007c F4E7     		b	.L13
 275              		.cfi_endproc
 276              	.LFE5:
 278              		.section	.text._ntoa_format,"ax",%progbits
 279              		.align	1
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	_ntoa_format:
 285              	.LVL28:
 286              	.LFB6:
 196:Middlewares/lvgl/src/misc/lv_printf.c **** 
 197:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa format
 198:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_format(out_fct_type out, char * buffer, size_t idx, size_t maxlen, char * buf, 
 199:Middlewares/lvgl/src/misc/lv_printf.c ****                            bool negative, unsigned int base, unsigned int prec, unsigned int width,
 200:Middlewares/lvgl/src/misc/lv_printf.c **** {
 287              		.loc 1 200 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 28, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		.loc 1 200 1 is_stmt 0 view .LVU64
 292 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 293              	.LCFI4:
 294              		.cfi_def_cfa_offset 28
 295              		.cfi_offset 4, -28
 296              		.cfi_offset 5, -24
 297              		.cfi_offset 6, -20
 298              		.cfi_offset 7, -16
 299              		.cfi_offset 8, -12
 300              		.cfi_offset 9, -8
 301              		.cfi_offset 14, -4
 302 0004 85B0     		sub	sp, sp, #20
 303              	.LCFI5:
 304              		.cfi_def_cfa_offset 48
ARM GAS  /tmp/ccsMeGqy.s 			page 10


 305 0006 9E46     		mov	lr, r3
 306 0008 0C9D     		ldr	r5, [sp, #48]
 307 000a 0D9C     		ldr	r4, [sp, #52]
 308 000c 9DF83890 		ldrb	r9, [sp, #56]	@ zero_extendqisi2
 309 0010 DDF83C80 		ldr	r8, [sp, #60]
 310 0014 DDF840C0 		ldr	ip, [sp, #64]
 311 0018 119B     		ldr	r3, [sp, #68]
 312              	.LVL29:
 313              		.loc 1 200 1 view .LVU65
 314 001a 129E     		ldr	r6, [sp, #72]
 201:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 202:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT)) {
 315              		.loc 1 202 5 is_stmt 1 view .LVU66
 316              		.loc 1 202 7 is_stmt 0 view .LVU67
 317 001c 16F0020F 		tst	r6, #2
 318 0020 20D1     		bne	.L21
 203:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) 
 319              		.loc 1 203 9 is_stmt 1 view .LVU68
 320              		.loc 1 203 11 is_stmt 0 view .LVU69
 321 0022 6BB1     		cbz	r3, .L24
 322              		.loc 1 203 18 discriminator 1 view .LVU70
 323 0024 16F0010F 		tst	r6, #1
 324 0028 0AD0     		beq	.L24
 325              		.loc 1 203 45 discriminator 2 view .LVU71
 326 002a B9F1000F 		cmp	r9, #0
 327 002e 02D1     		bne	.L23
 328              		.loc 1 203 58 discriminator 3 view .LVU72
 329 0030 16F00C0F 		tst	r6, #12
 330 0034 04D0     		beq	.L24
 331              	.L23:
 204:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 332              		.loc 1 204 13 is_stmt 1 view .LVU73
 333              		.loc 1 204 18 is_stmt 0 view .LVU74
 334 0036 013B     		subs	r3, r3, #1
 335              	.LVL30:
 336              		.loc 1 204 18 view .LVU75
 337 0038 02E0     		b	.L24
 338              	.LVL31:
 339              	.L25:
 205:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 206:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 207:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 340              		.loc 1 207 13 is_stmt 1 view .LVU76
 341              		.loc 1 207 24 is_stmt 0 view .LVU77
 342 003a 3027     		movs	r7, #48
 343 003c 2F55     		strb	r7, [r5, r4]
 344              		.loc 1 207 20 view .LVU78
 345 003e 0134     		adds	r4, r4, #1
 346              	.LVL32:
 347              	.L24:
 206:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 348              		.loc 1 206 14 is_stmt 1 view .LVU79
 349 0040 1F2C     		cmp	r4, #31
 350 0042 98BF     		it	ls
 351 0044 6445     		cmpls	r4, ip
 352 0046 F8D3     		bcc	.L25
 353              	.L26:
ARM GAS  /tmp/ccsMeGqy.s 			page 11


 208:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 209:Middlewares/lvgl/src/misc/lv_printf.c ****         while((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 354              		.loc 1 209 14 view .LVU80
 355 0048 16F0010F 		tst	r6, #1
 356 004c 0AD0     		beq	.L21
 357              		.loc 1 209 64 is_stmt 0 discriminator 1 view .LVU81
 358 004e 1F2C     		cmp	r4, #31
 359 0050 8CBF     		ite	hi
 360 0052 0027     		movhi	r7, #0
 361 0054 0127     		movls	r7, #1
 362              		.loc 1 209 56 discriminator 1 view .LVU82
 363 0056 9C42     		cmp	r4, r3
 364 0058 04D2     		bcs	.L21
 365 005a 1FB1     		cbz	r7, .L21
 210:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 366              		.loc 1 210 13 is_stmt 1 view .LVU83
 367              	.LVL33:
 368              		.loc 1 210 24 is_stmt 0 view .LVU84
 369 005c 3027     		movs	r7, #48
 370 005e 2F55     		strb	r7, [r5, r4]
 371              		.loc 1 210 20 view .LVU85
 372 0060 0134     		adds	r4, r4, #1
 373              	.LVL34:
 374              		.loc 1 210 20 view .LVU86
 375 0062 F1E7     		b	.L26
 376              	.LVL35:
 377              	.L21:
 211:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 212:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 213:Middlewares/lvgl/src/misc/lv_printf.c **** 
 214:Middlewares/lvgl/src/misc/lv_printf.c ****     // handle hash
 215:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_HASH) {
 378              		.loc 1 215 5 is_stmt 1 view .LVU87
 379              		.loc 1 215 7 is_stmt 0 view .LVU88
 380 0064 16F0100F 		tst	r6, #16
 381 0068 27D0     		beq	.L29
 216:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 382              		.loc 1 216 9 is_stmt 1 view .LVU89
 383              		.loc 1 216 11 is_stmt 0 view .LVU90
 384 006a 16F4806F 		tst	r6, #1024
 385 006e 11D1     		bne	.L30
 386              		.loc 1 216 39 discriminator 1 view .LVU91
 387 0070 84B1     		cbz	r4, .L30
 388              		.loc 1 216 46 discriminator 2 view .LVU92
 389 0072 9C42     		cmp	r4, r3
 390 0074 18BF     		it	ne
 391 0076 6445     		cmpne	r4, ip
 392 0078 0CD1     		bne	.L30
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             len--;
 393              		.loc 1 217 13 is_stmt 1 view .LVU93
 394              	.LVL36:
 218:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 395              		.loc 1 218 13 view .LVU94
 396              		.loc 1 218 16 is_stmt 0 view .LVU95
 397 007a B4F1010C 		subs	ip, r4, #1
 398              	.LVL37:
 399              		.loc 1 218 16 view .LVU96
ARM GAS  /tmp/ccsMeGqy.s 			page 12


 400 007e 14BF     		ite	ne
 401 0080 0127     		movne	r7, #1
 402 0082 0027     		moveq	r7, #0
 403              		.loc 1 218 20 view .LVU97
 404 0084 B8F1100F 		cmp	r8, #16
 405 0088 14BF     		ite	ne
 406 008a 0027     		movne	r7, #0
 407 008c 07F00107 		andeq	r7, r7, #1
 408              		.loc 1 218 15 view .LVU98
 409 0090 2FB3     		cbz	r7, .L37
 219:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 410              		.loc 1 219 17 is_stmt 1 view .LVU99
 411              		.loc 1 219 20 is_stmt 0 view .LVU100
 412 0092 023C     		subs	r4, r4, #2
 413              	.LVL38:
 414              	.L30:
 220:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 221:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 222:Middlewares/lvgl/src/misc/lv_printf.c ****         if((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 415              		.loc 1 222 9 is_stmt 1 view .LVU101
 416              		.loc 1 222 11 is_stmt 0 view .LVU102
 417 0094 B8F1100F 		cmp	r8, #16
 418 0098 23D0     		beq	.L39
 419              	.L31:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 224:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 225:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 420              		.loc 1 225 14 is_stmt 1 view .LVU103
 421              		.loc 1 225 16 is_stmt 0 view .LVU104
 422 009a B8F1100F 		cmp	r8, #16
 423 009e 29D0     		beq	.L40
 424              	.L33:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 227:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 228:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 425              		.loc 1 228 14 is_stmt 1 view .LVU105
 426              		.loc 1 228 16 is_stmt 0 view .LVU106
 427 00a0 1F2C     		cmp	r4, #31
 428 00a2 98BF     		it	ls
 429 00a4 B8F1020F 		cmpls	r8, #2
 430 00a8 02D1     		bne	.L32
 229:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'b';
 431              		.loc 1 229 13 is_stmt 1 view .LVU107
 432              	.LVL39:
 433              		.loc 1 229 24 is_stmt 0 view .LVU108
 434 00aa 6227     		movs	r7, #98
 435 00ac 2F55     		strb	r7, [r5, r4]
 436              		.loc 1 229 20 view .LVU109
 437 00ae 0134     		adds	r4, r4, #1
 438              	.LVL40:
 439              	.L32:
 230:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 231:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_NTOA_BUFFER_SIZE) {
 440              		.loc 1 231 9 is_stmt 1 view .LVU110
 441              		.loc 1 231 11 is_stmt 0 view .LVU111
 442 00b0 1F2C     		cmp	r4, #31
 443 00b2 02D8     		bhi	.L29
ARM GAS  /tmp/ccsMeGqy.s 			page 13


 232:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 444              		.loc 1 232 13 is_stmt 1 view .LVU112
 445              	.LVL41:
 446              		.loc 1 232 24 is_stmt 0 view .LVU113
 447 00b4 3027     		movs	r7, #48
 448 00b6 2F55     		strb	r7, [r5, r4]
 449              		.loc 1 232 20 view .LVU114
 450 00b8 0134     		adds	r4, r4, #1
 451              	.LVL42:
 452              	.L29:
 233:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 234:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 235:Middlewares/lvgl/src/misc/lv_printf.c **** 
 236:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_NTOA_BUFFER_SIZE) {
 453              		.loc 1 236 5 is_stmt 1 view .LVU115
 454              		.loc 1 236 7 is_stmt 0 view .LVU116
 455 00ba 1F2C     		cmp	r4, #31
 456 00bc 05D8     		bhi	.L34
 237:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 457              		.loc 1 237 9 is_stmt 1 view .LVU117
 458              		.loc 1 237 11 is_stmt 0 view .LVU118
 459 00be B9F1000F 		cmp	r9, #0
 460 00c2 20D0     		beq	.L35
 238:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 461              		.loc 1 238 13 is_stmt 1 view .LVU119
 462              	.LVL43:
 463              		.loc 1 238 24 is_stmt 0 view .LVU120
 464 00c4 2D27     		movs	r7, #45
 465 00c6 2F55     		strb	r7, [r5, r4]
 466              		.loc 1 238 20 view .LVU121
 467 00c8 0134     		adds	r4, r4, #1
 468              	.LVL44:
 469              	.L34:
 239:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 240:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 241:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 242:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 243:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 244:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 245:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 246:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 247:Middlewares/lvgl/src/misc/lv_printf.c **** 
 248:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 470              		.loc 1 248 5 is_stmt 1 view .LVU122
 471              		.loc 1 248 12 is_stmt 0 view .LVU123
 472 00ca 0396     		str	r6, [sp, #12]
 473 00cc 0293     		str	r3, [sp, #8]
 474 00ce 0194     		str	r4, [sp, #4]
 475 00d0 0095     		str	r5, [sp]
 476 00d2 7346     		mov	r3, lr
 477              	.LVL45:
 478              		.loc 1 248 12 view .LVU124
 479 00d4 FFF7FEFF 		bl	_out_rev
 480              	.LVL46:
 249:Middlewares/lvgl/src/misc/lv_printf.c **** }
 481              		.loc 1 249 1 view .LVU125
 482 00d8 05B0     		add	sp, sp, #20
ARM GAS  /tmp/ccsMeGqy.s 			page 14


 483              	.LCFI6:
 484              		.cfi_remember_state
 485              		.cfi_def_cfa_offset 28
 486              		@ sp needed
 487 00da BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 488              	.LVL47:
 489              	.L37:
 490              	.LCFI7:
 491              		.cfi_restore_state
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 492              		.loc 1 217 16 view .LVU126
 493 00de 6446     		mov	r4, ip
 494 00e0 D8E7     		b	.L30
 495              	.LVL48:
 496              	.L39:
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 497              		.loc 1 222 26 discriminator 1 view .LVU127
 498 00e2 16F0200F 		tst	r6, #32
 499 00e6 D8D1     		bne	.L31
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 500              		.loc 1 222 56 discriminator 2 view .LVU128
 501 00e8 1F2C     		cmp	r4, #31
 502 00ea D6D8     		bhi	.L31
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 503              		.loc 1 223 13 is_stmt 1 view .LVU129
 504              	.LVL49:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 505              		.loc 1 223 24 is_stmt 0 view .LVU130
 506 00ec 7827     		movs	r7, #120
 507 00ee 2F55     		strb	r7, [r5, r4]
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 508              		.loc 1 223 20 view .LVU131
 509 00f0 0134     		adds	r4, r4, #1
 510              	.LVL50:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 511              		.loc 1 223 24 view .LVU132
 512 00f2 DDE7     		b	.L32
 513              	.L40:
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 514              		.loc 1 225 31 discriminator 1 view .LVU133
 515 00f4 16F0200F 		tst	r6, #32
 516 00f8 D2D0     		beq	.L33
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 517              		.loc 1 225 60 discriminator 2 view .LVU134
 518 00fa 1F2C     		cmp	r4, #31
 519 00fc D0D8     		bhi	.L33
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 520              		.loc 1 226 13 is_stmt 1 view .LVU135
 521              	.LVL51:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 522              		.loc 1 226 24 is_stmt 0 view .LVU136
 523 00fe 5827     		movs	r7, #88
 524 0100 2F55     		strb	r7, [r5, r4]
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 525              		.loc 1 226 20 view .LVU137
 526 0102 0134     		adds	r4, r4, #1
 527              	.LVL52:
ARM GAS  /tmp/ccsMeGqy.s 			page 15


 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 528              		.loc 1 226 24 view .LVU138
 529 0104 D4E7     		b	.L32
 530              	.L35:
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 531              		.loc 1 240 14 is_stmt 1 view .LVU139
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 532              		.loc 1 240 16 is_stmt 0 view .LVU140
 533 0106 16F0040F 		tst	r6, #4
 534 010a 03D0     		beq	.L36
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 535              		.loc 1 241 13 is_stmt 1 view .LVU141
 536              	.LVL53:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 537              		.loc 1 241 24 is_stmt 0 view .LVU142
 538 010c 2B27     		movs	r7, #43
 539 010e 2F55     		strb	r7, [r5, r4]
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 540              		.loc 1 241 20 view .LVU143
 541 0110 0134     		adds	r4, r4, #1
 542              	.LVL54:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 543              		.loc 1 241 20 view .LVU144
 544 0112 DAE7     		b	.L34
 545              	.L36:
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 546              		.loc 1 243 14 is_stmt 1 view .LVU145
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 547              		.loc 1 243 16 is_stmt 0 view .LVU146
 548 0114 16F0080F 		tst	r6, #8
 549 0118 D7D0     		beq	.L34
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 550              		.loc 1 244 13 is_stmt 1 view .LVU147
 551              	.LVL55:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 552              		.loc 1 244 24 is_stmt 0 view .LVU148
 553 011a 2027     		movs	r7, #32
 554 011c 2F55     		strb	r7, [r5, r4]
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 555              		.loc 1 244 20 view .LVU149
 556 011e 0134     		adds	r4, r4, #1
 557              	.LVL56:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 558              		.loc 1 244 20 view .LVU150
 559 0120 D3E7     		b	.L34
 560              		.cfi_endproc
 561              	.LFE6:
 563              		.section	.text._ntoa_long,"ax",%progbits
 564              		.align	1
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 569              	_ntoa_long:
 570              	.LVL57:
 571              	.LFB7:
 250:Middlewares/lvgl/src/misc/lv_printf.c **** 
 251:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long' type
ARM GAS  /tmp/ccsMeGqy.s 			page 16


 252:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned long 
 253:Middlewares/lvgl/src/misc/lv_printf.c ****                          unsigned long base, unsigned int prec, unsigned int width, unsigned int fl
 254:Middlewares/lvgl/src/misc/lv_printf.c **** {
 572              		.loc 1 254 1 is_stmt 1 view -0
 573              		.cfi_startproc
 574              		@ args = 24, pretend = 0, frame = 32
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576              		.loc 1 254 1 is_stmt 0 view .LVU152
 577 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 578              	.LCFI8:
 579              		.cfi_def_cfa_offset 20
 580              		.cfi_offset 4, -20
 581              		.cfi_offset 5, -16
 582              		.cfi_offset 6, -12
 583              		.cfi_offset 7, -8
 584              		.cfi_offset 14, -4
 585 0002 91B0     		sub	sp, sp, #68
 586              	.LCFI9:
 587              		.cfi_def_cfa_offset 88
 588 0004 169C     		ldr	r4, [sp, #88]
 589 0006 189D     		ldr	r5, [sp, #96]
 590 0008 1B9E     		ldr	r6, [sp, #108]
 255:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 591              		.loc 1 255 5 is_stmt 1 view .LVU153
 256:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 592              		.loc 1 256 5 view .LVU154
 593              	.LVL58:
 257:Middlewares/lvgl/src/misc/lv_printf.c **** 
 258:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 259:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 594              		.loc 1 259 5 view .LVU155
 595              		.loc 1 259 7 is_stmt 0 view .LVU156
 596 000a 0CB9     		cbnz	r4, .L42
 260:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 597              		.loc 1 260 9 is_stmt 1 view .LVU157
 598              		.loc 1 260 15 is_stmt 0 view .LVU158
 599 000c 26F01006 		bic	r6, r6, #16
 600              	.LVL59:
 601              	.L42:
 261:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 262:Middlewares/lvgl/src/misc/lv_printf.c **** 
 263:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 264:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 602              		.loc 1 264 5 is_stmt 1 view .LVU159
 603              		.loc 1 264 7 is_stmt 0 view .LVU160
 604 0010 16F4806E 		ands	lr, r6, #1024
 605 0014 1AD0     		beq	.L48
 606              		.loc 1 264 35 discriminator 1 view .LVU161
 607 0016 84B3     		cbz	r4, .L49
 608 0018 4FF0000E 		mov	lr, #0
 609 001c 16E0     		b	.L48
 610              	.LVL60:
 611              	.L53:
 612              	.LBB23:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
ARM GAS  /tmp/ccsMeGqy.s 			page 17


 613              		.loc 1 267 24 discriminator 1 view .LVU162
 614 001e 0CF1300C 		add	ip, ip, #48
 615              	.LVL61:
 616              		.loc 1 267 24 discriminator 1 view .LVU163
 617 0022 5FFA8CFC 		uxtb	ip, ip
 618              	.LVL62:
 619              	.L46:
 620              		.loc 1 267 20 discriminator 8 view .LVU164
 621 0026 0EF10107 		add	r7, lr, #1
 622              	.LVL63:
 623              		.loc 1 267 24 discriminator 8 view .LVU165
 624 002a 0EF1400E 		add	lr, lr, #64
 625 002e EE44     		add	lr, sp, lr
 626 0030 0EF820CC 		strb	ip, [lr, #-32]
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 627              		.loc 1 268 13 is_stmt 1 discriminator 8 view .LVU166
 628              		.loc 1 268 19 is_stmt 0 discriminator 8 view .LVU167
 629 0034 B4FBF5FC 		udiv	ip, r4, r5
 630              	.LVL64:
 631              		.loc 1 268 19 discriminator 8 view .LVU168
 632              	.LBE23:
 269:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 633              		.loc 1 269 16 is_stmt 1 discriminator 8 view .LVU169
 634              		.loc 1 269 23 is_stmt 0 discriminator 8 view .LVU170
 635 0038 AC42     		cmp	r4, r5
 636 003a 34BF     		ite	cc
 637 003c 0024     		movcc	r4, #0
 638              	.LVL65:
 639              		.loc 1 269 23 discriminator 8 view .LVU171
 640 003e 0124     		movcs	r4, #1
 641 0040 1F2F     		cmp	r7, #31
 642 0042 88BF     		it	hi
 643 0044 0024     		movhi	r4, #0
 644              		.loc 1 269 9 discriminator 8 view .LVU172
 645 0046 CCB1     		cbz	r4, .L44
 646              	.LBB24:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 647              		.loc 1 267 20 view .LVU173
 648 0048 BE46     		mov	lr, r7
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 649              		.loc 1 268 19 view .LVU174
 650 004a 6446     		mov	r4, ip
 651              	.LVL66:
 652              	.L48:
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 653              		.loc 1 268 19 view .LVU175
 654              	.LBE24:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 655              		.loc 1 265 9 is_stmt 1 view .LVU176
 656              	.LBB25:
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 657              		.loc 1 266 13 view .LVU177
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 658              		.loc 1 266 45 is_stmt 0 view .LVU178
 659 004c B4FBF5FC 		udiv	ip, r4, r5
 660 0050 05FB1C4C 		mls	ip, r5, ip, r4
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
ARM GAS  /tmp/ccsMeGqy.s 			page 18


 661              		.loc 1 266 24 view .LVU179
 662 0054 5FFA8CFC 		uxtb	ip, ip
 663              	.LVL67:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 664              		.loc 1 267 13 is_stmt 1 view .LVU180
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 665              		.loc 1 267 24 is_stmt 0 view .LVU181
 666 0058 BCF1090F 		cmp	ip, #9
 667 005c DFD9     		bls	.L53
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 668              		.loc 1 267 91 discriminator 2 view .LVU182
 669 005e 16F0200F 		tst	r6, #32
 670 0062 08D0     		beq	.L50
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 671              		.loc 1 267 91 view .LVU183
 672 0064 4127     		movs	r7, #65
 673              	.L47:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 674              		.loc 1 267 91 discriminator 7 view .LVU184
 675 0066 BC44     		add	ip, ip, r7
 676              	.LVL68:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 677              		.loc 1 267 91 discriminator 7 view .LVU185
 678 0068 5FFA8CFC 		uxtb	ip, ip
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 679              		.loc 1 267 24 discriminator 7 view .LVU186
 680 006c ACF10A0C 		sub	ip, ip, #10
 681 0070 5FFA8CFC 		uxtb	ip, ip
 682 0074 D7E7     		b	.L46
 683              	.LVL69:
 684              	.L50:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 685              		.loc 1 267 91 view .LVU187
 686 0076 6127     		movs	r7, #97
 687 0078 F5E7     		b	.L47
 688              	.LVL70:
 689              	.L49:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 690              		.loc 1 267 91 view .LVU188
 691              	.LBE25:
 256:Middlewares/lvgl/src/misc/lv_printf.c **** 
 692              		.loc 1 256 12 view .LVU189
 693 007a 2746     		mov	r7, r4
 694              	.LVL71:
 695              	.L44:
 270:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 271:Middlewares/lvgl/src/misc/lv_printf.c **** 
 272:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 696              		.loc 1 272 5 is_stmt 1 view .LVU190
 697              		.loc 1 272 12 is_stmt 0 view .LVU191
 698 007c 0696     		str	r6, [sp, #24]
 699 007e 1A9C     		ldr	r4, [sp, #104]
 700 0080 0594     		str	r4, [sp, #20]
 701 0082 199C     		ldr	r4, [sp, #100]
 702 0084 0494     		str	r4, [sp, #16]
 703 0086 0395     		str	r5, [sp, #12]
 704 0088 9DF85C40 		ldrb	r4, [sp, #92]	@ zero_extendqisi2
ARM GAS  /tmp/ccsMeGqy.s 			page 19


 705 008c 0294     		str	r4, [sp, #8]
 706 008e 0197     		str	r7, [sp, #4]
 707 0090 08AC     		add	r4, sp, #32
 708 0092 0094     		str	r4, [sp]
 709 0094 FFF7FEFF 		bl	_ntoa_format
 710              	.LVL72:
 273:Middlewares/lvgl/src/misc/lv_printf.c **** }
 711              		.loc 1 273 1 view .LVU192
 712 0098 11B0     		add	sp, sp, #68
 713              	.LCFI10:
 714              		.cfi_def_cfa_offset 20
 715              		@ sp needed
 716 009a F0BD     		pop	{r4, r5, r6, r7, pc}
 717              		.loc 1 273 1 view .LVU193
 718              		.cfi_endproc
 719              	.LFE7:
 721              		.global	__aeabi_uldivmod
 722              		.section	.text._ntoa_long_long,"ax",%progbits
 723              		.align	1
 724              		.syntax unified
 725              		.thumb
 726              		.thumb_func
 728              	_ntoa_long_long:
 729              	.LVL73:
 730              	.LFB8:
 274:Middlewares/lvgl/src/misc/lv_printf.c **** 
 275:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long long' type
 276:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 277:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned 
 278:Middlewares/lvgl/src/misc/lv_printf.c ****                               bool negative, unsigned long long base, unsigned int prec, unsigned i
 279:Middlewares/lvgl/src/misc/lv_printf.c **** {
 731              		.loc 1 279 1 is_stmt 1 view -0
 732              		.cfi_startproc
 733              		@ args = 36, pretend = 0, frame = 48
 734              		@ frame_needed = 0, uses_anonymous_args = 0
 735              		.loc 1 279 1 is_stmt 0 view .LVU195
 736 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 737              	.LCFI11:
 738              		.cfi_def_cfa_offset 36
 739              		.cfi_offset 4, -36
 740              		.cfi_offset 5, -32
 741              		.cfi_offset 6, -28
 742              		.cfi_offset 7, -24
 743              		.cfi_offset 8, -20
 744              		.cfi_offset 9, -16
 745              		.cfi_offset 10, -12
 746              		.cfi_offset 11, -8
 747              		.cfi_offset 14, -4
 748 0004 95B0     		sub	sp, sp, #84
 749              	.LCFI12:
 750              		.cfi_def_cfa_offset 120
 751 0006 0990     		str	r0, [sp, #36]
 752 0008 0A91     		str	r1, [sp, #40]
 753 000a 0B92     		str	r2, [sp, #44]
 754 000c 9B46     		mov	fp, r3
 755 000e 1E9D     		ldr	r5, [sp, #120]
 756 0010 1F9E     		ldr	r6, [sp, #124]
ARM GAS  /tmp/ccsMeGqy.s 			page 20


 757 0012 229F     		ldr	r7, [sp, #136]
 758 0014 DDF88C80 		ldr	r8, [sp, #140]
 759 0018 DDF898A0 		ldr	r10, [sp, #152]
 280:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 760              		.loc 1 280 5 is_stmt 1 view .LVU196
 281:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 761              		.loc 1 281 5 view .LVU197
 762              	.LVL74:
 282:Middlewares/lvgl/src/misc/lv_printf.c **** 
 283:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 284:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 763              		.loc 1 284 5 view .LVU198
 764              		.loc 1 284 7 is_stmt 0 view .LVU199
 765 001c 55EA0603 		orrs	r3, r5, r6
 766              	.LVL75:
 767              		.loc 1 284 7 view .LVU200
 768 0020 01D1     		bne	.L55
 285:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 769              		.loc 1 285 9 is_stmt 1 view .LVU201
 770              		.loc 1 285 15 is_stmt 0 view .LVU202
 771 0022 2AF0100A 		bic	r10, r10, #16
 772              	.LVL76:
 773              	.L55:
 286:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 287:Middlewares/lvgl/src/misc/lv_printf.c **** 
 288:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 289:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 774              		.loc 1 289 5 is_stmt 1 view .LVU203
 775              		.loc 1 289 7 is_stmt 0 view .LVU204
 776 0026 1AF48064 		ands	r4, r10, #1024
 777 002a 25D0     		beq	.L61
 778              		.loc 1 289 35 discriminator 1 view .LVU205
 779 002c 55EA0603 		orrs	r3, r5, r6
 780 0030 36D0     		beq	.L62
 781 0032 0024     		movs	r4, #0
 782 0034 20E0     		b	.L61
 783              	.LVL77:
 784              	.L67:
 785              	.LBB26:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 786              		.loc 1 292 24 discriminator 1 view .LVU206
 787 0036 03F13002 		add	r2, r3, #48
 788 003a D2B2     		uxtb	r2, r2
 789              	.L59:
 790              		.loc 1 292 20 discriminator 8 view .LVU207
 791 003c 04F10109 		add	r9, r4, #1
 792              	.LVL78:
 793              		.loc 1 292 24 discriminator 8 view .LVU208
 794 0040 04F15003 		add	r3, r4, #80
 795              	.LVL79:
 796              		.loc 1 292 24 discriminator 8 view .LVU209
 797 0044 0DEB0304 		add	r4, sp, r3
 798 0048 04F8202C 		strb	r2, [r4, #-32]
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 799              		.loc 1 293 13 is_stmt 1 discriminator 8 view .LVU210
ARM GAS  /tmp/ccsMeGqy.s 			page 21


 800              		.loc 1 293 19 is_stmt 0 discriminator 8 view .LVU211
 801 004c 3A46     		mov	r2, r7
 802 004e 4346     		mov	r3, r8
 803 0050 2846     		mov	r0, r5
 804 0052 3146     		mov	r1, r6
 805 0054 FFF7FEFF 		bl	__aeabi_uldivmod
 806              	.LVL80:
 807              		.loc 1 293 19 discriminator 8 view .LVU212
 808              	.LBE26:
 294:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 809              		.loc 1 294 16 is_stmt 1 discriminator 8 view .LVU213
 810              		.loc 1 294 17 is_stmt 0 discriminator 8 view .LVU214
 811 0058 BD42     		cmp	r5, r7
 812 005a 76EB0803 		sbcs	r3, r6, r8
 813 005e 2CBF     		ite	cs
 814 0060 0123     		movcs	r3, #1
 815 0062 0023     		movcc	r3, #0
 816              		.loc 1 294 23 discriminator 8 view .LVU215
 817 0064 B9F11F0F 		cmp	r9, #31
 818 0068 8CBF     		ite	hi
 819 006a 0023     		movhi	r3, #0
 820 006c 03F00103 		andls	r3, r3, #1
 821              		.loc 1 294 9 discriminator 8 view .LVU216
 822 0070 C3B1     		cbz	r3, .L57
 823              	.LBB27:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 824              		.loc 1 292 20 view .LVU217
 825 0072 4C46     		mov	r4, r9
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 826              		.loc 1 293 19 view .LVU218
 827 0074 0546     		mov	r5, r0
 828 0076 0E46     		mov	r6, r1
 829              	.LVL81:
 830              	.L61:
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 831              		.loc 1 293 19 view .LVU219
 832              	.LBE27:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 833              		.loc 1 290 9 is_stmt 1 view .LVU220
 834              	.LBB28:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 835              		.loc 1 291 13 view .LVU221
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 836              		.loc 1 291 45 is_stmt 0 view .LVU222
 837 0078 3A46     		mov	r2, r7
 838 007a 4346     		mov	r3, r8
 839 007c 2846     		mov	r0, r5
 840 007e 3146     		mov	r1, r6
 841 0080 FFF7FEFF 		bl	__aeabi_uldivmod
 842              	.LVL82:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 843              		.loc 1 291 24 view .LVU223
 844 0084 D3B2     		uxtb	r3, r2
 845              	.LVL83:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 846              		.loc 1 292 13 is_stmt 1 view .LVU224
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
ARM GAS  /tmp/ccsMeGqy.s 			page 22


 847              		.loc 1 292 24 is_stmt 0 view .LVU225
 848 0086 092B     		cmp	r3, #9
 849 0088 D5D9     		bls	.L67
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 850              		.loc 1 292 91 discriminator 2 view .LVU226
 851 008a 1AF0200F 		tst	r10, #32
 852 008e 05D0     		beq	.L63
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 853              		.loc 1 292 91 view .LVU227
 854 0090 4122     		movs	r2, #65
 855              	.L60:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 856              		.loc 1 292 91 discriminator 7 view .LVU228
 857 0092 1A44     		add	r2, r2, r3
 858 0094 D2B2     		uxtb	r2, r2
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 859              		.loc 1 292 24 discriminator 7 view .LVU229
 860 0096 0A3A     		subs	r2, r2, #10
 861 0098 D2B2     		uxtb	r2, r2
 862 009a CFE7     		b	.L59
 863              	.L63:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 864              		.loc 1 292 91 view .LVU230
 865 009c 6122     		movs	r2, #97
 866 009e F8E7     		b	.L60
 867              	.LVL84:
 868              	.L62:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 869              		.loc 1 292 91 view .LVU231
 870              	.LBE28:
 281:Middlewares/lvgl/src/misc/lv_printf.c **** 
 871              		.loc 1 281 12 view .LVU232
 872 00a0 4FF00009 		mov	r9, #0
 873              	.LVL85:
 874              	.L57:
 295:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 296:Middlewares/lvgl/src/misc/lv_printf.c **** 
 297:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 875              		.loc 1 297 5 is_stmt 1 view .LVU233
 876              		.loc 1 297 12 is_stmt 0 view .LVU234
 877 00a4 CDF818A0 		str	r10, [sp, #24]
 878 00a8 259B     		ldr	r3, [sp, #148]
 879 00aa 0593     		str	r3, [sp, #20]
 880 00ac 249B     		ldr	r3, [sp, #144]
 881 00ae 0493     		str	r3, [sp, #16]
 882 00b0 0397     		str	r7, [sp, #12]
 883 00b2 9DF88030 		ldrb	r3, [sp, #128]	@ zero_extendqisi2
 884 00b6 0293     		str	r3, [sp, #8]
 885 00b8 CDF80490 		str	r9, [sp, #4]
 886 00bc 0CAB     		add	r3, sp, #48
 887 00be 0093     		str	r3, [sp]
 888 00c0 5B46     		mov	r3, fp
 889 00c2 0B9A     		ldr	r2, [sp, #44]
 890 00c4 0A99     		ldr	r1, [sp, #40]
 891 00c6 0998     		ldr	r0, [sp, #36]
 892 00c8 FFF7FEFF 		bl	_ntoa_format
 893              	.LVL86:
ARM GAS  /tmp/ccsMeGqy.s 			page 23


 298:Middlewares/lvgl/src/misc/lv_printf.c **** }
 894              		.loc 1 298 1 view .LVU235
 895 00cc 15B0     		add	sp, sp, #84
 896              	.LCFI13:
 897              		.cfi_def_cfa_offset 36
 898              		@ sp needed
 899 00ce BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 900              		.loc 1 298 1 view .LVU236
 901              		.cfi_endproc
 902              	.LFE8:
 904              		.section	.text._vsnprintf,"ax",%progbits
 905              		.align	1
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 910              	_vsnprintf:
 911              	.LVL87:
 912              	.LFB9:
 299:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_LONG_LONG
 300:Middlewares/lvgl/src/misc/lv_printf.c **** 
 301:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 302:Middlewares/lvgl/src/misc/lv_printf.c **** 
 303:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 304:Middlewares/lvgl/src/misc/lv_printf.c **** // forward declaration so that _ftoa can switch to exp notation for values > PRINTF_MAX_FLOAT
 305:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 306:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags);
 307:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 308:Middlewares/lvgl/src/misc/lv_printf.c **** 
 309:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa for fixed decimal floating point
 310:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ftoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 311:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 312:Middlewares/lvgl/src/misc/lv_printf.c **** {
 313:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_FTOA_BUFFER_SIZE];
 314:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len  = 0U;
 315:Middlewares/lvgl/src/misc/lv_printf.c ****     double diff = 0.0;
 316:Middlewares/lvgl/src/misc/lv_printf.c **** 
 317:Middlewares/lvgl/src/misc/lv_printf.c ****     // powers of 10
 318:Middlewares/lvgl/src/misc/lv_printf.c ****     static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 
 319:Middlewares/lvgl/src/misc/lv_printf.c **** 
 320:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for special values
 321:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value != value)
 322:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 323:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < -DBL_MAX)
 324:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 325:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value > DBL_MAX)
 326:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & F
 327:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags);
 328:Middlewares/lvgl/src/misc/lv_printf.c **** 
 329:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for very large values
 330:Middlewares/lvgl/src/misc/lv_printf.c ****     // standard printf behavior is to print EVERY whole number digit -- which could be 100s of char
 331:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 332:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 333:Middlewares/lvgl/src/misc/lv_printf.c ****         return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 334:Middlewares/lvgl/src/misc/lv_printf.c **** #else
 335:Middlewares/lvgl/src/misc/lv_printf.c ****         return 0U;
 336:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 337:Middlewares/lvgl/src/misc/lv_printf.c ****     }
ARM GAS  /tmp/ccsMeGqy.s 			page 24


 338:Middlewares/lvgl/src/misc/lv_printf.c **** 
 339:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for negative
 340:Middlewares/lvgl/src/misc/lv_printf.c ****     bool negative = false;
 341:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < 0) {
 342:Middlewares/lvgl/src/misc/lv_printf.c ****         negative = true;
 343:Middlewares/lvgl/src/misc/lv_printf.c ****         value = 0 - value;
 344:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 345:Middlewares/lvgl/src/misc/lv_printf.c **** 
 346:Middlewares/lvgl/src/misc/lv_printf.c ****     // set default precision, if not set explicitly
 347:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 348:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 349:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 350:Middlewares/lvgl/src/misc/lv_printf.c ****     // limit precision to 9, cause a prec >= 10 can lead to overflow errors
 351:Middlewares/lvgl/src/misc/lv_printf.c ****     while((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 352:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = '0';
 353:Middlewares/lvgl/src/misc/lv_printf.c ****         prec--;
 354:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 355:Middlewares/lvgl/src/misc/lv_printf.c **** 
 356:Middlewares/lvgl/src/misc/lv_printf.c ****     int whole = (int)value;
 357:Middlewares/lvgl/src/misc/lv_printf.c ****     double tmp = (value - whole) * pow10[prec];
 358:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned long frac = (unsigned long)tmp;
 359:Middlewares/lvgl/src/misc/lv_printf.c ****     diff = tmp - frac;
 360:Middlewares/lvgl/src/misc/lv_printf.c **** 
 361:Middlewares/lvgl/src/misc/lv_printf.c ****     if(diff > 0.5) {
 362:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 363:Middlewares/lvgl/src/misc/lv_printf.c ****         // handle rollover, e.g. case 0.99 with prec 1 is 1.0
 364:Middlewares/lvgl/src/misc/lv_printf.c ****         if(frac >= pow10[prec]) {
 365:Middlewares/lvgl/src/misc/lv_printf.c ****             frac = 0;
 366:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 367:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 368:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 369:Middlewares/lvgl/src/misc/lv_printf.c ****     else if(diff < 0.5) {
 370:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 371:Middlewares/lvgl/src/misc/lv_printf.c ****     else if((frac == 0U) || (frac & 1U)) {
 372:Middlewares/lvgl/src/misc/lv_printf.c ****         // if halfway, round up if odd OR if last digit is 0
 373:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 374:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 375:Middlewares/lvgl/src/misc/lv_printf.c **** 
 376:Middlewares/lvgl/src/misc/lv_printf.c ****     if(prec == 0U) {
 377:Middlewares/lvgl/src/misc/lv_printf.c ****         diff = value - (double)whole;
 378:Middlewares/lvgl/src/misc/lv_printf.c ****         if((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 379:Middlewares/lvgl/src/misc/lv_printf.c ****             // exactly 0.5 and ODD, then round up
 380:Middlewares/lvgl/src/misc/lv_printf.c ****             // 1.5 -> 2, but 2.5 -> 2
 381:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 382:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 383:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 384:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 385:Middlewares/lvgl/src/misc/lv_printf.c ****         unsigned int count = prec;
 386:Middlewares/lvgl/src/misc/lv_printf.c ****         // now do fractional part, as an unsigned number
 387:Middlewares/lvgl/src/misc/lv_printf.c ****         while(len < PRINTF_FTOA_BUFFER_SIZE) {
 388:Middlewares/lvgl/src/misc/lv_printf.c ****             --count;
 389:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = (char)(48U + (frac % 10U));
 390:Middlewares/lvgl/src/misc/lv_printf.c ****             if(!(frac /= 10U)) {
 391:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 392:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 393:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 394:Middlewares/lvgl/src/misc/lv_printf.c ****         // add extra 0s
ARM GAS  /tmp/ccsMeGqy.s 			page 25


 395:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 396:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 397:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 398:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_FTOA_BUFFER_SIZE) {
 399:Middlewares/lvgl/src/misc/lv_printf.c ****             // add decimal
 400:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '.';
 401:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 402:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 403:Middlewares/lvgl/src/misc/lv_printf.c **** 
 404:Middlewares/lvgl/src/misc/lv_printf.c ****     // do whole part, number is reversed
 405:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len < PRINTF_FTOA_BUFFER_SIZE) {
 406:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = (char)(48 + (whole % 10));
 407:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(whole /= 10)) {
 408:Middlewares/lvgl/src/misc/lv_printf.c ****             break;
 409:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 410:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 411:Middlewares/lvgl/src/misc/lv_printf.c **** 
 412:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 413:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 414:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 415:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 416:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 417:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 418:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 419:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 420:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 421:Middlewares/lvgl/src/misc/lv_printf.c **** 
 422:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_FTOA_BUFFER_SIZE) {
 423:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 424:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 425:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 426:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 427:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 428:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 429:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 430:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 431:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 432:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 433:Middlewares/lvgl/src/misc/lv_printf.c **** 
 434:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 435:Middlewares/lvgl/src/misc/lv_printf.c **** }
 436:Middlewares/lvgl/src/misc/lv_printf.c **** 
 437:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 438:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.ja
 439:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 440:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 441:Middlewares/lvgl/src/misc/lv_printf.c **** {
 442:Middlewares/lvgl/src/misc/lv_printf.c ****     // check for NaN and special values
 443:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 444:Middlewares/lvgl/src/misc/lv_printf.c ****         return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 445:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 446:Middlewares/lvgl/src/misc/lv_printf.c **** 
 447:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the sign
 448:Middlewares/lvgl/src/misc/lv_printf.c ****     const bool negative = value < 0;
 449:Middlewares/lvgl/src/misc/lv_printf.c ****     if(negative) {
 450:Middlewares/lvgl/src/misc/lv_printf.c ****         value = -value;
 451:Middlewares/lvgl/src/misc/lv_printf.c ****     }
ARM GAS  /tmp/ccsMeGqy.s 			page 26


 452:Middlewares/lvgl/src/misc/lv_printf.c **** 
 453:Middlewares/lvgl/src/misc/lv_printf.c ****     // default precision
 454:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 455:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 456:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 457:Middlewares/lvgl/src/misc/lv_printf.c **** 
 458:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the decimal exponent
 459:Middlewares/lvgl/src/misc/lv_printf.c ****     // based on the algorithm by David Gay (https://www.ampl.com/netlib/fp/dtoa.c)
 460:Middlewares/lvgl/src/misc/lv_printf.c ****     union {
 461:Middlewares/lvgl/src/misc/lv_printf.c ****         uint64_t U;
 462:Middlewares/lvgl/src/misc/lv_printf.c ****         double   F;
 463:Middlewares/lvgl/src/misc/lv_printf.c ****     } conv;
 464:Middlewares/lvgl/src/misc/lv_printf.c **** 
 465:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F = value;
 466:Middlewares/lvgl/src/misc/lv_printf.c ****     int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 467:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is
 468:Middlewares/lvgl/src/misc/lv_printf.c ****     // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
 469:Middlewares/lvgl/src/misc/lv_printf.c ****     int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602
 470:Middlewares/lvgl/src/misc/lv_printf.c ****     // now we want to compute 10^expval but we want to be sure it won't overflow
 471:Middlewares/lvgl/src/misc/lv_printf.c ****     exp2 = (int)(expval * 3.321928094887362 + 0.5);
 472:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 473:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z2 = z * z;
 474:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (uint64_t)(exp2 + 1023) << 52U;
 475:Middlewares/lvgl/src/misc/lv_printf.c ****     // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_func
 476:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 477:Middlewares/lvgl/src/misc/lv_printf.c ****     // correct for rounding errors
 478:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < conv.F) {
 479:Middlewares/lvgl/src/misc/lv_printf.c ****         expval--;
 480:Middlewares/lvgl/src/misc/lv_printf.c ****         conv.F /= 10;
 481:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 482:Middlewares/lvgl/src/misc/lv_printf.c **** 
 483:Middlewares/lvgl/src/misc/lv_printf.c ****     // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
 484:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 485:Middlewares/lvgl/src/misc/lv_printf.c **** 
 486:Middlewares/lvgl/src/misc/lv_printf.c ****     // in "%g" mode, "prec" is the number of *significant figures* not decimals
 487:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_ADAPT_EXP) {
 488:Middlewares/lvgl/src/misc/lv_printf.c ****         // do we want to fall-back to "%f" mode?
 489:Middlewares/lvgl/src/misc/lv_printf.c ****         if((value >= 1e-4) && (value < 1e6)) {
 490:Middlewares/lvgl/src/misc/lv_printf.c ****             if((int)prec > expval) {
 491:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = (unsigned)((int)prec - expval - 1);
 492:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 493:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 494:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = 0;
 495:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 496:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 497:Middlewares/lvgl/src/misc/lv_printf.c ****             // no characters in exponent
 498:Middlewares/lvgl/src/misc/lv_printf.c ****             minwidth = 0U;
 499:Middlewares/lvgl/src/misc/lv_printf.c ****             expval   = 0;
 500:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 501:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 502:Middlewares/lvgl/src/misc/lv_printf.c ****             // we use one sigfig for the whole part
 503:Middlewares/lvgl/src/misc/lv_printf.c ****             if((prec > 0) && (flags & FLAGS_PRECISION)) {
 504:Middlewares/lvgl/src/misc/lv_printf.c ****                 --prec;
 505:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 506:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 507:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 508:Middlewares/lvgl/src/misc/lv_printf.c **** 
ARM GAS  /tmp/ccsMeGqy.s 			page 27


 509:Middlewares/lvgl/src/misc/lv_printf.c ****     // will everything fit?
 510:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int fwidth = width;
 511:Middlewares/lvgl/src/misc/lv_printf.c ****     if(width > minwidth) {
 512:Middlewares/lvgl/src/misc/lv_printf.c ****         // we didn't fall-back so subtract the characters required for the exponent
 513:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth -= minwidth;
 514:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 515:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 516:Middlewares/lvgl/src/misc/lv_printf.c ****         // not enough characters, so go back to default sizing
 517:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 518:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 519:Middlewares/lvgl/src/misc/lv_printf.c ****     if((flags & FLAGS_LEFT) && minwidth) {
 520:Middlewares/lvgl/src/misc/lv_printf.c ****         // if we're padding on the right, DON'T pad the floating part
 521:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 522:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 523:Middlewares/lvgl/src/misc/lv_printf.c **** 
 524:Middlewares/lvgl/src/misc/lv_printf.c ****     // rescale the float value
 525:Middlewares/lvgl/src/misc/lv_printf.c ****     if(expval) {
 526:Middlewares/lvgl/src/misc/lv_printf.c ****         value /= conv.F;
 527:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 528:Middlewares/lvgl/src/misc/lv_printf.c **** 
 529:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the floating part
 530:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 531:Middlewares/lvgl/src/misc/lv_printf.c ****     idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_A
 532:Middlewares/lvgl/src/misc/lv_printf.c **** 
 533:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the exponent part
 534:Middlewares/lvgl/src/misc/lv_printf.c ****     if(minwidth) {
 535:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponential symbol
 536:Middlewares/lvgl/src/misc/lv_printf.c ****         out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 537:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponent value
 538:Middlewares/lvgl/src/misc/lv_printf.c ****         idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10,
 539:Middlewares/lvgl/src/misc/lv_printf.c ****                          FLAGS_ZEROPAD | FLAGS_PLUS);
 540:Middlewares/lvgl/src/misc/lv_printf.c ****         // might need to right-pad spaces
 541:Middlewares/lvgl/src/misc/lv_printf.c ****         if(flags & FLAGS_LEFT) {
 542:Middlewares/lvgl/src/misc/lv_printf.c ****             while(idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 543:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 544:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 545:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 546:Middlewares/lvgl/src/misc/lv_printf.c **** }
 547:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 548:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 549:Middlewares/lvgl/src/misc/lv_printf.c **** 
 550:Middlewares/lvgl/src/misc/lv_printf.c **** // internal vsnprintf
 551:Middlewares/lvgl/src/misc/lv_printf.c **** static int _vsnprintf(out_fct_type out, char * buffer, const size_t maxlen, const char * format, va
 552:Middlewares/lvgl/src/misc/lv_printf.c **** {
 913              		.loc 1 552 1 is_stmt 1 view -0
 914              		.cfi_startproc
 915              		@ args = 4, pretend = 0, frame = 16
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917              		.loc 1 552 1 is_stmt 0 view .LVU238
 918 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 919              	.LCFI14:
 920              		.cfi_def_cfa_offset 36
 921              		.cfi_offset 4, -36
 922              		.cfi_offset 5, -32
 923              		.cfi_offset 6, -28
 924              		.cfi_offset 7, -24
 925              		.cfi_offset 8, -20
ARM GAS  /tmp/ccsMeGqy.s 			page 28


 926              		.cfi_offset 9, -16
 927              		.cfi_offset 10, -12
 928              		.cfi_offset 11, -8
 929              		.cfi_offset 14, -4
 930 0004 8FB0     		sub	sp, sp, #60
 931              	.LCFI15:
 932              		.cfi_def_cfa_offset 96
 933 0006 0746     		mov	r7, r0
 934 0008 1646     		mov	r6, r2
 935 000a 0D93     		str	r3, [sp, #52]
 553:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int flags, width, precision, n;
 936              		.loc 1 553 5 is_stmt 1 view .LVU239
 554:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t idx = 0U;
 937              		.loc 1 554 5 view .LVU240
 938              	.LVL88:
 555:Middlewares/lvgl/src/misc/lv_printf.c **** 
 556:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!buffer) {
 939              		.loc 1 556 5 view .LVU241
 940              		.loc 1 556 7 is_stmt 0 view .LVU242
 941 000c 8B46     		mov	fp, r1
 942 000e 0029     		cmp	r1, #0
 943 0010 00F0CD82 		beq	.L159
 944              	.L69:
 945              	.LVL89:
 557:Middlewares/lvgl/src/misc/lv_printf.c ****         // use null output function
 558:Middlewares/lvgl/src/misc/lv_printf.c ****         out = _out_null;
 559:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 560:Middlewares/lvgl/src/misc/lv_printf.c **** 
 561:Middlewares/lvgl/src/misc/lv_printf.c ****     while(*format) {
 562:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 563:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format != '%') {
 564:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             out(*format, buffer, idx++, maxlen);
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 567:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 568:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 569:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 570:Middlewares/lvgl/src/misc/lv_printf.c ****             // yes, evaluate it
 571:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 572:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 573:Middlewares/lvgl/src/misc/lv_printf.c **** 
 574:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate flags
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         flags = 0U;
 576:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 577:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 578:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_ZEROPAD;
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 583:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LEFT;
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 588:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_PLUS;
ARM GAS  /tmp/ccsMeGqy.s 			page 29


 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 593:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_SPACE;
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 598:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_HASH;
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 603:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 604:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 0U;
 605:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 606:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 607:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(n);
 608:Middlewares/lvgl/src/misc/lv_printf.c **** 
 609:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate width field
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         width = 0U;
 611:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 612:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 613:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 614:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(*format == '*') {
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 616:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 618:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 619:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 620:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 621:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int)w;
 622:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 623:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 624:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 625:Middlewares/lvgl/src/misc/lv_printf.c **** 
 626:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate precision field
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         precision = 0U;
 628:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 631:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 632:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 633:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 634:Middlewares/lvgl/src/misc/lv_printf.c ****             else if(*format == '*') {
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 637:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 638:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 639:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 640:Middlewares/lvgl/src/misc/lv_printf.c **** 
 641:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate length field
 642:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 643:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LONG;
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
ARM GAS  /tmp/ccsMeGqy.s 			page 30


 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 649:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 650:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 651:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'h' :
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_SHORT;
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 657:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 658:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 659:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_PTRDIFF_T)
 660:Middlewares/lvgl/src/misc/lv_printf.c ****             case 't' :
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 663:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 664:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 665:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'j' :
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 668:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 669:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 672:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 673:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 674:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 675:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 676:Middlewares/lvgl/src/misc/lv_printf.c **** 
 677:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate specifier
 678:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 679:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 680:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'i' :
 681:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'u' :
 682:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'x' :
 683:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'X' :
 684:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'p' :
 685:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'P' :
 686:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'o' :
 687:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'b' : {
 688:Middlewares/lvgl/src/misc/lv_printf.c ****                     // set the base
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int base;
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 692:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'p' || *format == 'P') {
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 695:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 696:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(sizeof(uintptr_t) == sizeof(long long))
 698:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 699:Middlewares/lvgl/src/misc/lv_printf.c ****                         else
 700:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG;
 702:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'o') {
ARM GAS  /tmp/ccsMeGqy.s 			page 31


 704:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 705:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'b') {
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 708:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 709:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 10U;
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 712:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 713:Middlewares/lvgl/src/misc/lv_printf.c ****                     // uppercase
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'X' || *format == 'P') {
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 716:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 717:Middlewares/lvgl/src/misc/lv_printf.c **** 
 718:Middlewares/lvgl/src/misc/lv_printf.c ****                     // no plus or space flag for u, x, X, o, b
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format != 'i') && (*format != 'd')) {
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 721:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 722:Middlewares/lvgl/src/misc/lv_printf.c **** 
 723:Middlewares/lvgl/src/misc/lv_printf.c ****                     // ignore '0' flag when precision is given
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 726:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 727:Middlewares/lvgl/src/misc/lv_printf.c **** 
 728:Middlewares/lvgl/src/misc/lv_printf.c ****                     // convert the integer
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format == 'i') || (*format == 'd')) {
 730:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 731:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 732:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long long value = va_arg(va, long long);
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 735:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 736:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 737:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 741:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 742:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 743:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                             const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 747:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 748:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 749:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 750:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 751:Middlewares/lvgl/src/misc/lv_printf.c ****                         // unsigned
 752:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 753:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 754:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned lon
 755:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 756:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 759:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 760:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
ARM GAS  /tmp/ccsMeGqy.s 			page 32


 761:Middlewares/lvgl/src/misc/lv_printf.c ****                             const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 764:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 765:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 768:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 769:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 770:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'f' :
 771:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'F' :
 772:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'F') flags |= FLAGS_UPPERCASE;
 773:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 774:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 775:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 776:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 777:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'e':
 778:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'E':
 779:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'g':
 780:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'G':
 781:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'g') || (*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 782:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'E') || (*format == 'G')) flags |= FLAGS_UPPERCASE;
 783:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 784:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 785:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 786:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 787:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 788:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'c' : {
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = 1U;
 790:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 794:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 795:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 796:Middlewares/lvgl/src/misc/lv_printf.c ****                     // char output
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     out((char)va_arg(va, int), buffer, idx++, maxlen);
 798:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 802:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 803:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 806:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 807:Middlewares/lvgl/src/misc/lv_printf.c **** 
 808:Middlewares/lvgl/src/misc/lv_printf.c ****             case 's' : {
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     const char * p = va_arg(va, char *);
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 811:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 814:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
ARM GAS  /tmp/ccsMeGqy.s 			page 33


 818:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 819:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 820:Middlewares/lvgl/src/misc/lv_printf.c ****                     // string output
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                     while((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 823:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 824:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 828:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 829:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 832:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 833:Middlewares/lvgl/src/misc/lv_printf.c **** 
 834:Middlewares/lvgl/src/misc/lv_printf.c ****             case '%' :
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 out('%', buffer, idx++, maxlen);
 946              		.loc 1 835 17 view .LVU243
 947 0014 0024     		movs	r4, #0
 948              	.LVL90:
 949              	.L141:
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 950              		.loc 1 561 10 is_stmt 1 view .LVU244
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 951              		.loc 1 561 11 is_stmt 0 view .LVU245
 952 0016 0D9B     		ldr	r3, [sp, #52]
 953 0018 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 954              		.loc 1 561 10 view .LVU246
 955 001a 0028     		cmp	r0, #0
 956 001c 00F0C982 		beq	.L160
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 957              		.loc 1 563 9 is_stmt 1 view .LVU247
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 958              		.loc 1 563 11 is_stmt 0 view .LVU248
 959 0020 2528     		cmp	r0, #37
 960 0022 09D0     		beq	.L71
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 961              		.loc 1 565 13 is_stmt 1 view .LVU249
 962 0024 651C     		adds	r5, r4, #1
 963              	.LVL91:
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 964              		.loc 1 565 13 is_stmt 0 view .LVU250
 965 0026 3346     		mov	r3, r6
 966 0028 2246     		mov	r2, r4
 967 002a 5946     		mov	r1, fp
 968 002c B847     		blx	r7
 969              	.LVL92:
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 970              		.loc 1 566 13 is_stmt 1 view .LVU251
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 971              		.loc 1 566 19 is_stmt 0 view .LVU252
 972 002e 0D9B     		ldr	r3, [sp, #52]
 973 0030 0133     		adds	r3, r3, #1
 974 0032 0D93     		str	r3, [sp, #52]
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
ARM GAS  /tmp/ccsMeGqy.s 			page 34


 975              		.loc 1 567 13 is_stmt 1 view .LVU253
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 976              		.loc 1 565 13 is_stmt 0 view .LVU254
 977 0034 2C46     		mov	r4, r5
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 978              		.loc 1 567 13 view .LVU255
 979 0036 EEE7     		b	.L141
 980              	.LVL93:
 981              	.L71:
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 982              		.loc 1 571 13 is_stmt 1 view .LVU256
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 983              		.loc 1 571 19 is_stmt 0 view .LVU257
 984 0038 0133     		adds	r3, r3, #1
 985 003a 0D93     		str	r3, [sp, #52]
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 986              		.loc 1 575 9 is_stmt 1 view .LVU258
 987              	.LVL94:
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 988              		.loc 1 575 15 is_stmt 0 view .LVU259
 989 003c 0025     		movs	r5, #0
 990              	.LVL95:
 991              	.L73:
 576:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 992              		.loc 1 576 9 is_stmt 1 view .LVU260
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 993              		.loc 1 577 13 view .LVU261
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 994              		.loc 1 577 20 is_stmt 0 view .LVU262
 995 003e 0D9B     		ldr	r3, [sp, #52]
 996 0040 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 997              		.loc 1 577 13 view .LVU263
 998 0042 A1F12002 		sub	r2, r1, #32
 999 0046 102A     		cmp	r2, #16
 1000 0048 0AD8     		bhi	.L74
 1001 004a DFE802F0 		tbb	[pc, r2]
 1002              	.L76:
 1003 004e 38       		.byte	(.L80-.L76)/2
 1004 004f 09       		.byte	(.L74-.L76)/2
 1005 0050 09       		.byte	(.L74-.L76)/2
 1006 0051 3D       		.byte	(.L79-.L76)/2
 1007 0052 09       		.byte	(.L74-.L76)/2
 1008 0053 09       		.byte	(.L74-.L76)/2
 1009 0054 09       		.byte	(.L74-.L76)/2
 1010 0055 09       		.byte	(.L74-.L76)/2
 1011 0056 09       		.byte	(.L74-.L76)/2
 1012 0057 09       		.byte	(.L74-.L76)/2
 1013 0058 09       		.byte	(.L74-.L76)/2
 1014 0059 33       		.byte	(.L78-.L76)/2
 1015 005a 09       		.byte	(.L74-.L76)/2
 1016 005b 2E       		.byte	(.L77-.L76)/2
 1017 005c 09       		.byte	(.L74-.L76)/2
 1018 005d 09       		.byte	(.L74-.L76)/2
 1019 005e 29       		.byte	(.L75-.L76)/2
 1020 005f 00       		.p2align 1
 1021              	.L74:
ARM GAS  /tmp/ccsMeGqy.s 			page 35


 1022              	.LVL96:
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1023              		.loc 1 607 16 is_stmt 1 view .LVU264
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1024              		.loc 1 610 9 view .LVU265
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1025              		.loc 1 611 9 view .LVU266
 1026              	.LBB29:
 1027              	.LBI29:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1028              		.loc 1 153 20 view .LVU267
 1029              	.LBB30:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1030              		.loc 1 155 5 view .LVU268
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1031              		.loc 1 155 24 is_stmt 0 view .LVU269
 1032 0060 A1F13003 		sub	r3, r1, #48
 1033 0064 DBB2     		uxtb	r3, r3
 1034              	.LVL97:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1035              		.loc 1 155 24 view .LVU270
 1036              	.LBE30:
 1037              	.LBE29:
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1038              		.loc 1 611 11 view .LVU271
 1039 0066 092B     		cmp	r3, #9
 1040 0068 33D9     		bls	.L161
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1041              		.loc 1 614 14 is_stmt 1 view .LVU272
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1042              		.loc 1 614 16 is_stmt 0 view .LVU273
 1043 006a 2A29     		cmp	r1, #42
 1044 006c 36D0     		beq	.L162
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1045              		.loc 1 610 15 view .LVU274
 1046 006e 0023     		movs	r3, #0
 1047 0070 0A93     		str	r3, [sp, #40]
 1048              	.LVL98:
 1049              	.L84:
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1050              		.loc 1 627 9 is_stmt 1 view .LVU275
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1051              		.loc 1 628 9 view .LVU276
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1052              		.loc 1 628 12 is_stmt 0 view .LVU277
 1053 0072 0D9B     		ldr	r3, [sp, #52]
 1054 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1055              		.loc 1 628 11 view .LVU278
 1056 0076 2E2A     		cmp	r2, #46
 1057 0078 40D0     		beq	.L163
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1058              		.loc 1 627 19 view .LVU279
 1059 007a 4FF0000A 		mov	r10, #0
 1060              	.LVL99:
 1061              	.L87:
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
ARM GAS  /tmp/ccsMeGqy.s 			page 36


 1062              		.loc 1 642 9 is_stmt 1 view .LVU280
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1063              		.loc 1 642 16 is_stmt 0 view .LVU281
 1064 007e 0D9A     		ldr	r2, [sp, #52]
 1065 0080 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1066              		.loc 1 642 9 view .LVU282
 1067 0082 683B     		subs	r3, r3, #104
 1068 0084 122B     		cmp	r3, #18
 1069 0086 77D8     		bhi	.L89
 1070 0088 DFE803F0 		tbb	[pc, r3]
 1071              	.L91:
 1072 008c 64       		.byte	(.L95-.L91)/2
 1073 008d 76       		.byte	(.L89-.L91)/2
 1074 008e D3       		.byte	(.L94-.L91)/2
 1075 008f 76       		.byte	(.L89-.L91)/2
 1076 0090 56       		.byte	(.L93-.L91)/2
 1077 0091 76       		.byte	(.L89-.L91)/2
 1078 0092 76       		.byte	(.L89-.L91)/2
 1079 0093 76       		.byte	(.L89-.L91)/2
 1080 0094 76       		.byte	(.L89-.L91)/2
 1081 0095 76       		.byte	(.L89-.L91)/2
 1082 0096 76       		.byte	(.L89-.L91)/2
 1083 0097 76       		.byte	(.L89-.L91)/2
 1084 0098 72       		.byte	(.L92-.L91)/2
 1085 0099 76       		.byte	(.L89-.L91)/2
 1086 009a 76       		.byte	(.L89-.L91)/2
 1087 009b 76       		.byte	(.L89-.L91)/2
 1088 009c 76       		.byte	(.L89-.L91)/2
 1089 009d 76       		.byte	(.L89-.L91)/2
 1090 009e D8       		.byte	(.L90-.L91)/2
 1091              	.LVL100:
 1092 009f 00       		.p2align 1
 1093              	.L75:
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1094              		.loc 1 579 21 is_stmt 1 view .LVU283
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1095              		.loc 1 579 27 is_stmt 0 view .LVU284
 1096 00a0 45F00105 		orr	r5, r5, #1
 1097              	.LVL101:
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1098              		.loc 1 580 21 is_stmt 1 view .LVU285
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1099              		.loc 1 580 27 is_stmt 0 view .LVU286
 1100 00a4 0133     		adds	r3, r3, #1
 1101 00a6 0D93     		str	r3, [sp, #52]
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1102              		.loc 1 581 21 is_stmt 1 view .LVU287
 1103              	.LVL102:
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 1104              		.loc 1 582 21 view .LVU288
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1105              		.loc 1 607 16 view .LVU289
 1106 00a8 C9E7     		b	.L73
 1107              	.LVL103:
 1108              	.L77:
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
ARM GAS  /tmp/ccsMeGqy.s 			page 37


 1109              		.loc 1 584 21 view .LVU290
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1110              		.loc 1 584 27 is_stmt 0 view .LVU291
 1111 00aa 45F00205 		orr	r5, r5, #2
 1112              	.LVL104:
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1113              		.loc 1 585 21 is_stmt 1 view .LVU292
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1114              		.loc 1 585 27 is_stmt 0 view .LVU293
 1115 00ae 0133     		adds	r3, r3, #1
 1116 00b0 0D93     		str	r3, [sp, #52]
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1117              		.loc 1 586 21 is_stmt 1 view .LVU294
 1118              	.LVL105:
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 1119              		.loc 1 587 21 view .LVU295
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1120              		.loc 1 607 16 view .LVU296
 1121 00b2 C4E7     		b	.L73
 1122              	.LVL106:
 1123              	.L78:
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1124              		.loc 1 589 21 view .LVU297
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1125              		.loc 1 589 27 is_stmt 0 view .LVU298
 1126 00b4 45F00405 		orr	r5, r5, #4
 1127              	.LVL107:
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1128              		.loc 1 590 21 is_stmt 1 view .LVU299
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1129              		.loc 1 590 27 is_stmt 0 view .LVU300
 1130 00b8 0133     		adds	r3, r3, #1
 1131 00ba 0D93     		str	r3, [sp, #52]
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1132              		.loc 1 591 21 is_stmt 1 view .LVU301
 1133              	.LVL108:
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 1134              		.loc 1 592 21 view .LVU302
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1135              		.loc 1 607 16 view .LVU303
 1136 00bc BFE7     		b	.L73
 1137              	.LVL109:
 1138              	.L80:
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1139              		.loc 1 594 21 view .LVU304
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1140              		.loc 1 594 27 is_stmt 0 view .LVU305
 1141 00be 45F00805 		orr	r5, r5, #8
 1142              	.LVL110:
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1143              		.loc 1 595 21 is_stmt 1 view .LVU306
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1144              		.loc 1 595 27 is_stmt 0 view .LVU307
 1145 00c2 0133     		adds	r3, r3, #1
 1146 00c4 0D93     		str	r3, [sp, #52]
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1147              		.loc 1 596 21 is_stmt 1 view .LVU308
ARM GAS  /tmp/ccsMeGqy.s 			page 38


 1148              	.LVL111:
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 1149              		.loc 1 597 21 view .LVU309
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1150              		.loc 1 607 16 view .LVU310
 1151 00c6 BAE7     		b	.L73
 1152              	.LVL112:
 1153              	.L79:
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1154              		.loc 1 599 21 view .LVU311
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1155              		.loc 1 599 27 is_stmt 0 view .LVU312
 1156 00c8 45F01005 		orr	r5, r5, #16
 1157              	.LVL113:
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1158              		.loc 1 600 21 is_stmt 1 view .LVU313
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1159              		.loc 1 600 27 is_stmt 0 view .LVU314
 1160 00cc 0133     		adds	r3, r3, #1
 1161 00ce 0D93     		str	r3, [sp, #52]
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1162              		.loc 1 601 21 is_stmt 1 view .LVU315
 1163              	.LVL114:
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 1164              		.loc 1 602 21 view .LVU316
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1165              		.loc 1 607 16 view .LVU317
 1166 00d0 B5E7     		b	.L73
 1167              	.LVL115:
 1168              	.L161:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1169              		.loc 1 612 13 view .LVU318
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1170              		.loc 1 612 21 is_stmt 0 view .LVU319
 1171 00d2 0DA8     		add	r0, sp, #52
 1172 00d4 FFF7FEFF 		bl	_atoi
 1173              	.LVL116:
 1174 00d8 0A90     		str	r0, [sp, #40]
 1175              	.LVL117:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1176              		.loc 1 612 21 view .LVU320
 1177 00da CAE7     		b	.L84
 1178              	.LVL118:
 1179              	.L162:
 1180              	.LBB31:
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1181              		.loc 1 615 13 is_stmt 1 view .LVU321
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1182              		.loc 1 615 23 is_stmt 0 view .LVU322
 1183 00dc 189B     		ldr	r3, [sp, #96]
 1184 00de 1A1D     		adds	r2, r3, #4
 1185 00e0 1892     		str	r2, [sp, #96]
 1186 00e2 1868     		ldr	r0, [r3]
 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1187              		.loc 1 616 13 is_stmt 1 view .LVU323
 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1188              		.loc 1 616 15 is_stmt 0 view .LVU324
ARM GAS  /tmp/ccsMeGqy.s 			page 39


 1189 00e4 0028     		cmp	r0, #0
 1190 00e6 04DB     		blt	.L164
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1191              		.loc 1 621 17 is_stmt 1 view .LVU325
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1192              		.loc 1 621 23 is_stmt 0 view .LVU326
 1193 00e8 0A90     		str	r0, [sp, #40]
 1194              	.LVL119:
 1195              	.L86:
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1196              		.loc 1 623 13 is_stmt 1 view .LVU327
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1197              		.loc 1 623 19 is_stmt 0 view .LVU328
 1198 00ea 0D9B     		ldr	r3, [sp, #52]
 1199 00ec 0133     		adds	r3, r3, #1
 1200 00ee 0D93     		str	r3, [sp, #52]
 1201 00f0 BFE7     		b	.L84
 1202              	.LVL120:
 1203              	.L164:
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1204              		.loc 1 617 17 is_stmt 1 view .LVU329
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1205              		.loc 1 617 23 is_stmt 0 view .LVU330
 1206 00f2 45F00205 		orr	r5, r5, #2
 1207              	.LVL121:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1208              		.loc 1 618 17 is_stmt 1 view .LVU331
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1209              		.loc 1 618 40 is_stmt 0 view .LVU332
 1210 00f6 4342     		rsbs	r3, r0, #0
 1211 00f8 0A93     		str	r3, [sp, #40]
 1212              	.LVL122:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1213              		.loc 1 618 40 view .LVU333
 1214 00fa F6E7     		b	.L86
 1215              	.LVL123:
 1216              	.L163:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1217              		.loc 1 618 40 view .LVU334
 1218              	.LBE31:
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1219              		.loc 1 629 13 is_stmt 1 view .LVU335
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1220              		.loc 1 629 19 is_stmt 0 view .LVU336
 1221 00fc 45F48065 		orr	r5, r5, #1024
 1222              	.LVL124:
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1223              		.loc 1 630 13 is_stmt 1 view .LVU337
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1224              		.loc 1 630 19 is_stmt 0 view .LVU338
 1225 0100 5A1C     		adds	r2, r3, #1
 1226 0102 0D92     		str	r2, [sp, #52]
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1227              		.loc 1 631 13 is_stmt 1 view .LVU339
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1228              		.loc 1 631 16 is_stmt 0 view .LVU340
 1229 0104 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
ARM GAS  /tmp/ccsMeGqy.s 			page 40


 1230              	.LVL125:
 1231              	.LBB32:
 1232              	.LBI32:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1233              		.loc 1 153 20 is_stmt 1 view .LVU341
 1234              	.LBB33:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1235              		.loc 1 155 5 view .LVU342
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1236              		.loc 1 155 24 is_stmt 0 view .LVU343
 1237 0106 A2F13003 		sub	r3, r2, #48
 1238 010a DBB2     		uxtb	r3, r3
 1239              	.LVL126:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1240              		.loc 1 155 24 view .LVU344
 1241              	.LBE33:
 1242              	.LBE32:
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1243              		.loc 1 631 15 view .LVU345
 1244 010c 092B     		cmp	r3, #9
 1245 010e 04D9     		bls	.L165
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1246              		.loc 1 634 18 is_stmt 1 view .LVU346
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1247              		.loc 1 634 20 is_stmt 0 view .LVU347
 1248 0110 2A2A     		cmp	r2, #42
 1249 0112 07D0     		beq	.L166
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1250              		.loc 1 627 19 view .LVU348
 1251 0114 4FF0000A 		mov	r10, #0
 1252 0118 B1E7     		b	.L87
 1253              	.L165:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1254              		.loc 1 632 17 is_stmt 1 view .LVU349
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1255              		.loc 1 632 29 is_stmt 0 view .LVU350
 1256 011a 0DA8     		add	r0, sp, #52
 1257 011c FFF7FEFF 		bl	_atoi
 1258              	.LVL127:
 1259 0120 8246     		mov	r10, r0
 1260              	.LVL128:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1261              		.loc 1 632 29 view .LVU351
 1262 0122 ACE7     		b	.L87
 1263              	.LVL129:
 1264              	.L166:
 1265              	.LBB34:
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 1266              		.loc 1 635 17 is_stmt 1 view .LVU352
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 1267              		.loc 1 635 27 is_stmt 0 view .LVU353
 1268 0124 189B     		ldr	r3, [sp, #96]
 1269 0126 1A1D     		adds	r2, r3, #4
 1270 0128 1892     		str	r2, [sp, #96]
 1271 012a 1B68     		ldr	r3, [r3]
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1272              		.loc 1 636 17 is_stmt 1 view .LVU354
ARM GAS  /tmp/ccsMeGqy.s 			page 41


 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1273              		.loc 1 636 59 is_stmt 0 view .LVU355
 1274 012c 23EAE37A 		bic	r10, r3, r3, asr #31
 1275              	.LVL130:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1276              		.loc 1 637 17 is_stmt 1 view .LVU356
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1277              		.loc 1 637 23 is_stmt 0 view .LVU357
 1278 0130 0D9B     		ldr	r3, [sp, #52]
 1279 0132 0133     		adds	r3, r3, #1
 1280 0134 0D93     		str	r3, [sp, #52]
 1281 0136 A2E7     		b	.L87
 1282              	.L93:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1283              		.loc 1 637 23 view .LVU358
 1284              	.LBE34:
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1285              		.loc 1 644 17 is_stmt 1 view .LVU359
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1286              		.loc 1 644 23 is_stmt 0 view .LVU360
 1287 0138 45F48071 		orr	r1, r5, #256
 1288              	.LVL131:
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1289              		.loc 1 645 17 is_stmt 1 view .LVU361
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1290              		.loc 1 645 23 is_stmt 0 view .LVU362
 1291 013c 531C     		adds	r3, r2, #1
 1292 013e 0D93     		str	r3, [sp, #52]
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1293              		.loc 1 646 17 is_stmt 1 view .LVU363
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1294              		.loc 1 646 20 is_stmt 0 view .LVU364
 1295 0140 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1296              		.loc 1 646 19 view .LVU365
 1297 0142 6C2A     		cmp	r2, #108
 1298 0144 01D0     		beq	.L167
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1299              		.loc 1 644 23 view .LVU366
 1300 0146 0D46     		mov	r5, r1
 1301 0148 16E0     		b	.L89
 1302              	.L167:
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1303              		.loc 1 647 21 is_stmt 1 view .LVU367
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1304              		.loc 1 647 27 is_stmt 0 view .LVU368
 1305 014a 45F44075 		orr	r5, r5, #768
 1306              	.LVL132:
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1307              		.loc 1 648 21 is_stmt 1 view .LVU369
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1308              		.loc 1 648 27 is_stmt 0 view .LVU370
 1309 014e 0133     		adds	r3, r3, #1
 1310 0150 0D93     		str	r3, [sp, #52]
 1311 0152 11E0     		b	.L89
 1312              	.L95:
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
ARM GAS  /tmp/ccsMeGqy.s 			page 42


 1313              		.loc 1 652 17 is_stmt 1 view .LVU371
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1314              		.loc 1 652 23 is_stmt 0 view .LVU372
 1315 0154 45F08001 		orr	r1, r5, #128
 1316              	.LVL133:
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1317              		.loc 1 653 17 is_stmt 1 view .LVU373
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1318              		.loc 1 653 23 is_stmt 0 view .LVU374
 1319 0158 531C     		adds	r3, r2, #1
 1320 015a 0D93     		str	r3, [sp, #52]
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1321              		.loc 1 654 17 is_stmt 1 view .LVU375
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1322              		.loc 1 654 20 is_stmt 0 view .LVU376
 1323 015c 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1324              		.loc 1 654 19 view .LVU377
 1325 015e 682A     		cmp	r2, #104
 1326 0160 01D0     		beq	.L168
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1327              		.loc 1 652 23 view .LVU378
 1328 0162 0D46     		mov	r5, r1
 1329 0164 08E0     		b	.L89
 1330              	.L168:
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1331              		.loc 1 655 21 is_stmt 1 view .LVU379
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1332              		.loc 1 655 27 is_stmt 0 view .LVU380
 1333 0166 45F0C005 		orr	r5, r5, #192
 1334              	.LVL134:
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1335              		.loc 1 656 21 is_stmt 1 view .LVU381
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1336              		.loc 1 656 27 is_stmt 0 view .LVU382
 1337 016a 0133     		adds	r3, r3, #1
 1338 016c 0D93     		str	r3, [sp, #52]
 1339 016e 03E0     		b	.L89
 1340              	.L92:
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1341              		.loc 1 661 17 is_stmt 1 view .LVU383
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1342              		.loc 1 661 23 is_stmt 0 view .LVU384
 1343 0170 45F48075 		orr	r5, r5, #256
 1344              	.LVL135:
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1345              		.loc 1 662 17 is_stmt 1 view .LVU385
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1346              		.loc 1 662 23 is_stmt 0 view .LVU386
 1347 0174 0132     		adds	r2, r2, #1
 1348 0176 0D92     		str	r2, [sp, #52]
 663:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1349              		.loc 1 663 17 is_stmt 1 view .LVU387
 1350              	.L89:
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1351              		.loc 1 678 9 view .LVU388
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
ARM GAS  /tmp/ccsMeGqy.s 			page 43


 1352              		.loc 1 678 16 is_stmt 0 view .LVU389
 1353 0178 0D9B     		ldr	r3, [sp, #52]
 1354 017a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1355              		.loc 1 678 9 view .LVU390
 1356 017c A0F12503 		sub	r3, r0, #37
 1357 0180 532B     		cmp	r3, #83
 1358 0182 00F20A82 		bhi	.L96
 1359 0186 DFE813F0 		tbh	[pc, r3, lsl #1]
 1360              	.L98:
 1361 018a FD01     		.2byte	(.L101-.L98)/2
 1362 018c 0802     		.2byte	(.L96-.L98)/2
 1363 018e 0802     		.2byte	(.L96-.L98)/2
 1364 0190 0802     		.2byte	(.L96-.L98)/2
 1365 0192 0802     		.2byte	(.L96-.L98)/2
 1366 0194 0802     		.2byte	(.L96-.L98)/2
 1367 0196 0802     		.2byte	(.L96-.L98)/2
 1368 0198 0802     		.2byte	(.L96-.L98)/2
 1369 019a 0802     		.2byte	(.L96-.L98)/2
 1370 019c 0802     		.2byte	(.L96-.L98)/2
 1371 019e 0802     		.2byte	(.L96-.L98)/2
 1372 01a0 0802     		.2byte	(.L96-.L98)/2
 1373 01a2 0802     		.2byte	(.L96-.L98)/2
 1374 01a4 0802     		.2byte	(.L96-.L98)/2
 1375 01a6 0802     		.2byte	(.L96-.L98)/2
 1376 01a8 0802     		.2byte	(.L96-.L98)/2
 1377 01aa 0802     		.2byte	(.L96-.L98)/2
 1378 01ac 0802     		.2byte	(.L96-.L98)/2
 1379 01ae 0802     		.2byte	(.L96-.L98)/2
 1380 01b0 0802     		.2byte	(.L96-.L98)/2
 1381 01b2 0802     		.2byte	(.L96-.L98)/2
 1382 01b4 0802     		.2byte	(.L96-.L98)/2
 1383 01b6 0802     		.2byte	(.L96-.L98)/2
 1384 01b8 0802     		.2byte	(.L96-.L98)/2
 1385 01ba 0802     		.2byte	(.L96-.L98)/2
 1386 01bc 0802     		.2byte	(.L96-.L98)/2
 1387 01be 0802     		.2byte	(.L96-.L98)/2
 1388 01c0 0802     		.2byte	(.L96-.L98)/2
 1389 01c2 0802     		.2byte	(.L96-.L98)/2
 1390 01c4 0802     		.2byte	(.L96-.L98)/2
 1391 01c6 0802     		.2byte	(.L96-.L98)/2
 1392 01c8 0802     		.2byte	(.L96-.L98)/2
 1393 01ca 0802     		.2byte	(.L96-.L98)/2
 1394 01cc 0802     		.2byte	(.L96-.L98)/2
 1395 01ce 0802     		.2byte	(.L96-.L98)/2
 1396 01d0 0802     		.2byte	(.L96-.L98)/2
 1397 01d2 0802     		.2byte	(.L96-.L98)/2
 1398 01d4 0802     		.2byte	(.L96-.L98)/2
 1399 01d6 0802     		.2byte	(.L96-.L98)/2
 1400 01d8 0802     		.2byte	(.L96-.L98)/2
 1401 01da 0802     		.2byte	(.L96-.L98)/2
 1402 01dc 0802     		.2byte	(.L96-.L98)/2
 1403 01de 0802     		.2byte	(.L96-.L98)/2
 1404 01e0 5E00     		.2byte	(.L97-.L98)/2
 1405 01e2 0802     		.2byte	(.L96-.L98)/2
 1406 01e4 0802     		.2byte	(.L96-.L98)/2
 1407 01e6 0802     		.2byte	(.L96-.L98)/2
ARM GAS  /tmp/ccsMeGqy.s 			page 44


 1408 01e8 0802     		.2byte	(.L96-.L98)/2
 1409 01ea 0802     		.2byte	(.L96-.L98)/2
 1410 01ec 0802     		.2byte	(.L96-.L98)/2
 1411 01ee 0802     		.2byte	(.L96-.L98)/2
 1412 01f0 5E00     		.2byte	(.L97-.L98)/2
 1413 01f2 0802     		.2byte	(.L96-.L98)/2
 1414 01f4 0802     		.2byte	(.L96-.L98)/2
 1415 01f6 0802     		.2byte	(.L96-.L98)/2
 1416 01f8 0802     		.2byte	(.L96-.L98)/2
 1417 01fa 0802     		.2byte	(.L96-.L98)/2
 1418 01fc 0802     		.2byte	(.L96-.L98)/2
 1419 01fe 0802     		.2byte	(.L96-.L98)/2
 1420 0200 0802     		.2byte	(.L96-.L98)/2
 1421 0202 0802     		.2byte	(.L96-.L98)/2
 1422 0204 5E00     		.2byte	(.L97-.L98)/2
 1423 0206 5F01     		.2byte	(.L100-.L98)/2
 1424 0208 5E00     		.2byte	(.L97-.L98)/2
 1425 020a 0802     		.2byte	(.L96-.L98)/2
 1426 020c 0802     		.2byte	(.L96-.L98)/2
 1427 020e 0802     		.2byte	(.L96-.L98)/2
 1428 0210 0802     		.2byte	(.L96-.L98)/2
 1429 0212 5E00     		.2byte	(.L97-.L98)/2
 1430 0214 0802     		.2byte	(.L96-.L98)/2
 1431 0216 0802     		.2byte	(.L96-.L98)/2
 1432 0218 0802     		.2byte	(.L96-.L98)/2
 1433 021a 0802     		.2byte	(.L96-.L98)/2
 1434 021c 0802     		.2byte	(.L96-.L98)/2
 1435 021e 5E00     		.2byte	(.L97-.L98)/2
 1436 0220 5E00     		.2byte	(.L97-.L98)/2
 1437 0222 0802     		.2byte	(.L96-.L98)/2
 1438 0224 0802     		.2byte	(.L96-.L98)/2
 1439 0226 9801     		.2byte	(.L99-.L98)/2
 1440 0228 0802     		.2byte	(.L96-.L98)/2
 1441 022a 5E00     		.2byte	(.L97-.L98)/2
 1442 022c 0802     		.2byte	(.L96-.L98)/2
 1443 022e 0802     		.2byte	(.L96-.L98)/2
 1444 0230 5E00     		.2byte	(.L97-.L98)/2
 1445              		.p2align 1
 1446              	.L94:
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1447              		.loc 1 666 17 is_stmt 1 view .LVU391
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1448              		.loc 1 666 23 is_stmt 0 view .LVU392
 1449 0232 45F40075 		orr	r5, r5, #512
 1450              	.LVL136:
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1451              		.loc 1 667 17 is_stmt 1 view .LVU393
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1452              		.loc 1 667 23 is_stmt 0 view .LVU394
 1453 0236 0132     		adds	r2, r2, #1
 1454 0238 0D92     		str	r2, [sp, #52]
 668:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 1455              		.loc 1 668 17 is_stmt 1 view .LVU395
 1456 023a 9DE7     		b	.L89
 1457              	.L90:
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1458              		.loc 1 670 17 view .LVU396
ARM GAS  /tmp/ccsMeGqy.s 			page 45


 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1459              		.loc 1 670 23 is_stmt 0 view .LVU397
 1460 023c 45F48075 		orr	r5, r5, #256
 1461              	.LVL137:
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1462              		.loc 1 671 17 is_stmt 1 view .LVU398
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1463              		.loc 1 671 23 is_stmt 0 view .LVU399
 1464 0240 0132     		adds	r2, r2, #1
 1465 0242 0D92     		str	r2, [sp, #52]
 672:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 1466              		.loc 1 672 17 is_stmt 1 view .LVU400
 1467 0244 98E7     		b	.L89
 1468              	.L97:
 1469              	.LBB35:
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 1470              		.loc 1 689 21 view .LVU401
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1471              		.loc 1 690 21 view .LVU402
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1472              		.loc 1 690 39 is_stmt 0 view .LVU403
 1473 0246 5828     		cmp	r0, #88
 1474 0248 14BF     		ite	ne
 1475 024a 0023     		movne	r3, #0
 1476 024c 0123     		moveq	r3, #1
 1477 024e 7828     		cmp	r0, #120
 1478 0250 14BF     		ite	ne
 1479 0252 1A46     		movne	r2, r3
 1480 0254 43F00102 		orreq	r2, r3, #1
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1481              		.loc 1 690 23 view .LVU404
 1482 0258 7AB9     		cbnz	r2, .L150
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1483              		.loc 1 693 26 is_stmt 1 view .LVU405
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1484              		.loc 1 693 28 is_stmt 0 view .LVU406
 1485 025a 5028     		cmp	r0, #80
 1486 025c 18BF     		it	ne
 1487 025e 7028     		cmpne	r0, #112
 1488 0260 03D1     		bne	.L103
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1489              		.loc 1 694 25 is_stmt 1 view .LVU407
 1490              	.LVL138:
 695:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1491              		.loc 1 695 25 view .LVU408
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 1492              		.loc 1 697 25 view .LVU409
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1493              		.loc 1 701 29 view .LVU410
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1494              		.loc 1 701 35 is_stmt 0 view .LVU411
 1495 0262 45F48875 		orr	r5, r5, #272
 1496              	.LVL139:
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1497              		.loc 1 694 30 view .LVU412
 1498 0266 1022     		movs	r2, #16
 1499 0268 08E0     		b	.L102
ARM GAS  /tmp/ccsMeGqy.s 			page 46


 1500              	.LVL140:
 1501              	.L103:
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1502              		.loc 1 703 26 is_stmt 1 view .LVU413
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1503              		.loc 1 703 28 is_stmt 0 view .LVU414
 1504 026a 6F28     		cmp	r0, #111
 1505 026c 41D0     		beq	.L151
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1506              		.loc 1 706 26 is_stmt 1 view .LVU415
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1507              		.loc 1 706 28 is_stmt 0 view .LVU416
 1508 026e 6228     		cmp	r0, #98
 1509 0270 41D0     		beq	.L152
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1510              		.loc 1 710 25 is_stmt 1 view .LVU417
 1511              	.LVL141:
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1512              		.loc 1 711 25 view .LVU418
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1513              		.loc 1 711 31 is_stmt 0 view .LVU419
 1514 0272 25F01005 		bic	r5, r5, #16
 1515              	.LVL142:
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1516              		.loc 1 710 30 view .LVU420
 1517 0276 0A22     		movs	r2, #10
 1518 0278 00E0     		b	.L102
 1519              	.LVL143:
 1520              	.L150:
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1521              		.loc 1 691 30 view .LVU421
 1522 027a 1022     		movs	r2, #16
 1523              	.L102:
 1524              	.LVL144:
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1525              		.loc 1 714 21 is_stmt 1 view .LVU422
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1526              		.loc 1 714 39 is_stmt 0 view .LVU423
 1527 027c 5028     		cmp	r0, #80
 1528 027e 08BF     		it	eq
 1529 0280 43F00103 		orreq	r3, r3, #1
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1530              		.loc 1 714 23 view .LVU424
 1531 0284 0BB1     		cbz	r3, .L104
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1532              		.loc 1 715 25 is_stmt 1 view .LVU425
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1533              		.loc 1 715 31 is_stmt 0 view .LVU426
 1534 0286 45F02005 		orr	r5, r5, #32
 1535              	.LVL145:
 1536              	.L104:
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1537              		.loc 1 719 21 is_stmt 1 view .LVU427
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1538              		.loc 1 719 23 is_stmt 0 view .LVU428
 1539 028a 6928     		cmp	r0, #105
 1540 028c 18BF     		it	ne
ARM GAS  /tmp/ccsMeGqy.s 			page 47


 1541 028e 6428     		cmpne	r0, #100
 1542 0290 01D0     		beq	.L105
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1543              		.loc 1 720 25 is_stmt 1 view .LVU429
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1544              		.loc 1 720 31 is_stmt 0 view .LVU430
 1545 0292 25F00C05 		bic	r5, r5, #12
 1546              	.LVL146:
 1547              	.L105:
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1548              		.loc 1 724 21 is_stmt 1 view .LVU431
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1549              		.loc 1 724 23 is_stmt 0 view .LVU432
 1550 0296 15F4806F 		tst	r5, #1024
 1551 029a 01D0     		beq	.L106
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1552              		.loc 1 725 25 is_stmt 1 view .LVU433
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1553              		.loc 1 725 31 is_stmt 0 view .LVU434
 1554 029c 25F00105 		bic	r5, r5, #1
 1555              	.LVL147:
 1556              	.L106:
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1557              		.loc 1 729 21 is_stmt 1 view .LVU435
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1558              		.loc 1 729 23 is_stmt 0 view .LVU436
 1559 02a0 6428     		cmp	r0, #100
 1560 02a2 18BF     		it	ne
 1561 02a4 6928     		cmpne	r0, #105
 1562 02a6 73D1     		bne	.L107
 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1563              		.loc 1 731 25 is_stmt 1 view .LVU437
 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1564              		.loc 1 731 27 is_stmt 0 view .LVU438
 1565 02a8 15F4007F 		tst	r5, #512
 1566 02ac 25D1     		bne	.L169
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1567              		.loc 1 738 30 is_stmt 1 view .LVU439
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1568              		.loc 1 738 32 is_stmt 0 view .LVU440
 1569 02ae 15F4807F 		tst	r5, #256
 1570 02b2 46D1     		bne	.L170
 1571              	.LBB36:
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1572              		.loc 1 744 29 is_stmt 1 view .LVU441
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1573              		.loc 1 744 92 is_stmt 0 view .LVU442
 1574 02b4 15F0400F 		tst	r5, #64
 1575 02b8 5CD0     		beq	.L112
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1576              		.loc 1 744 76 view .LVU443
 1577 02ba 189B     		ldr	r3, [sp, #96]
 1578 02bc 191D     		adds	r1, r3, #4
 1579 02be 1891     		str	r1, [sp, #96]
 1580 02c0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1581              	.L113:
 1582              	.LVL148:
ARM GAS  /tmp/ccsMeGqy.s 			page 48


 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1583              		.loc 1 746 29 is_stmt 1 discriminator 3 view .LVU444
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1584              		.loc 1 746 72 is_stmt 0 discriminator 3 view .LVU445
 1585 02c2 83EAE371 		eor	r1, r3, r3, asr #31
 1586 02c6 A1EBE371 		sub	r1, r1, r3, asr #31
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1587              		.loc 1 746 35 discriminator 3 view .LVU446
 1588 02ca 0595     		str	r5, [sp, #20]
 1589 02cc 0A98     		ldr	r0, [sp, #40]
 1590 02ce 0490     		str	r0, [sp, #16]
 1591 02d0 CDF80CA0 		str	r10, [sp, #12]
 1592 02d4 0292     		str	r2, [sp, #8]
 1593 02d6 DB0F     		lsrs	r3, r3, #31
 1594              	.LVL149:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1595              		.loc 1 746 35 discriminator 3 view .LVU447
 1596 02d8 0193     		str	r3, [sp, #4]
 1597 02da 0091     		str	r1, [sp]
 1598 02dc 3346     		mov	r3, r6
 1599 02de 2246     		mov	r2, r4
 1600              	.LVL150:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1601              		.loc 1 746 35 discriminator 3 view .LVU448
 1602 02e0 5946     		mov	r1, fp
 1603 02e2 3846     		mov	r0, r7
 1604 02e4 FFF7FEFF 		bl	_ntoa_long
 1605              	.LVL151:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1606              		.loc 1 746 35 discriminator 3 view .LVU449
 1607 02e8 0446     		mov	r4, r0
 1608              	.LVL152:
 1609              	.L110:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1610              		.loc 1 746 35 discriminator 3 view .LVU450
 1611              	.LBE36:
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1612              		.loc 1 766 21 is_stmt 1 view .LVU451
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1613              		.loc 1 766 27 is_stmt 0 view .LVU452
 1614 02ea 0D9B     		ldr	r3, [sp, #52]
 1615 02ec 0133     		adds	r3, r3, #1
 1616 02ee 0D93     		str	r3, [sp, #52]
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1617              		.loc 1 767 21 is_stmt 1 view .LVU453
 1618 02f0 91E6     		b	.L141
 1619              	.LVL153:
 1620              	.L151:
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1621              		.loc 1 704 30 is_stmt 0 view .LVU454
 1622 02f2 0822     		movs	r2, #8
 1623 02f4 C2E7     		b	.L102
 1624              	.L152:
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1625              		.loc 1 707 30 view .LVU455
 1626 02f6 0222     		movs	r2, #2
 1627 02f8 C0E7     		b	.L102
ARM GAS  /tmp/ccsMeGqy.s 			page 49


 1628              	.LVL154:
 1629              	.L169:
 1630              	.LBB37:
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1631              		.loc 1 733 29 is_stmt 1 view .LVU456
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1632              		.loc 1 733 45 is_stmt 0 view .LVU457
 1633 02fa 189B     		ldr	r3, [sp, #96]
 1634 02fc 0733     		adds	r3, r3, #7
 1635 02fe 23F00703 		bic	r3, r3, #7
 1636 0302 03F10801 		add	r1, r3, #8
 1637 0306 1891     		str	r1, [sp, #96]
 1638 0308 5968     		ldr	r1, [r3, #4]
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1639              		.loc 1 734 29 is_stmt 1 view .LVU458
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1640              		.loc 1 734 77 is_stmt 0 view .LVU459
 1641 030a 1B68     		ldr	r3, [r3]
 1642 030c 0846     		mov	r0, r1
 1643 030e 0029     		cmp	r1, #0
 1644 0310 13DB     		blt	.L171
 1645              	.L109:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1646              		.loc 1 734 35 view .LVU460
 1647 0312 0895     		str	r5, [sp, #32]
 1648 0314 0A9D     		ldr	r5, [sp, #40]
 1649              	.LVL155:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1650              		.loc 1 734 35 view .LVU461
 1651 0316 0795     		str	r5, [sp, #28]
 1652 0318 CDF818A0 		str	r10, [sp, #24]
 1653 031c 0492     		str	r2, [sp, #16]
 1654 031e 0022     		movs	r2, #0
 1655              	.LVL156:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1656              		.loc 1 734 35 view .LVU462
 1657 0320 0592     		str	r2, [sp, #20]
 1658 0322 C90F     		lsrs	r1, r1, #31
 1659 0324 0291     		str	r1, [sp, #8]
 1660 0326 0093     		str	r3, [sp]
 1661 0328 0190     		str	r0, [sp, #4]
 1662 032a 3346     		mov	r3, r6
 1663 032c 2246     		mov	r2, r4
 1664 032e 5946     		mov	r1, fp
 1665 0330 3846     		mov	r0, r7
 1666 0332 FFF7FEFF 		bl	_ntoa_long_long
 1667              	.LVL157:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1668              		.loc 1 734 35 view .LVU463
 1669 0336 0446     		mov	r4, r0
 1670              	.LVL158:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1671              		.loc 1 734 35 view .LVU464
 1672              	.LBE37:
 1673 0338 D7E7     		b	.L110
 1674              	.LVL159:
 1675              	.L171:
ARM GAS  /tmp/ccsMeGqy.s 			page 50


 1676              	.LBB38:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1677              		.loc 1 734 77 view .LVU465
 1678 033a 5B42     		negs	r3, r3
 1679 033c 61EB4100 		sbc	r0, r1, r1, lsl #1
 1680 0340 E7E7     		b	.L109
 1681              	.L170:
 1682              	.LBE38:
 1683              	.LBB39:
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1684              		.loc 1 739 29 is_stmt 1 view .LVU466
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1685              		.loc 1 739 40 is_stmt 0 view .LVU467
 1686 0342 189B     		ldr	r3, [sp, #96]
 1687 0344 191D     		adds	r1, r3, #4
 1688 0346 1891     		str	r1, [sp, #96]
 1689 0348 1B68     		ldr	r3, [r3]
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1690              		.loc 1 740 29 is_stmt 1 view .LVU468
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1691              		.loc 1 740 72 is_stmt 0 view .LVU469
 1692 034a 83EAE371 		eor	r1, r3, r3, asr #31
 1693 034e A1EBE371 		sub	r1, r1, r3, asr #31
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1694              		.loc 1 740 35 view .LVU470
 1695 0352 0595     		str	r5, [sp, #20]
 1696 0354 0A98     		ldr	r0, [sp, #40]
 1697 0356 0490     		str	r0, [sp, #16]
 1698 0358 CDF80CA0 		str	r10, [sp, #12]
 1699 035c 0292     		str	r2, [sp, #8]
 1700 035e DB0F     		lsrs	r3, r3, #31
 1701 0360 0193     		str	r3, [sp, #4]
 1702 0362 0091     		str	r1, [sp]
 1703 0364 3346     		mov	r3, r6
 1704 0366 2246     		mov	r2, r4
 1705              	.LVL160:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1706              		.loc 1 740 35 view .LVU471
 1707 0368 5946     		mov	r1, fp
 1708 036a 3846     		mov	r0, r7
 1709 036c FFF7FEFF 		bl	_ntoa_long
 1710              	.LVL161:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1711              		.loc 1 740 35 view .LVU472
 1712 0370 0446     		mov	r4, r0
 1713              	.LVL162:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1714              		.loc 1 740 35 view .LVU473
 1715              	.LBE39:
 1716 0372 BAE7     		b	.L110
 1717              	.LVL163:
 1718              	.L112:
 1719              	.LBB40:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1720              		.loc 1 745 141 discriminator 2 view .LVU474
 1721 0374 15F0800F 		tst	r5, #128
 1722 0378 05D0     		beq	.L114
ARM GAS  /tmp/ccsMeGqy.s 			page 51


 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1723              		.loc 1 744 129 view .LVU475
 1724 037a 189B     		ldr	r3, [sp, #96]
 1725 037c 191D     		adds	r1, r3, #4
 1726 037e 1891     		str	r1, [sp, #96]
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1727              		.loc 1 744 118 view .LVU476
 1728 0380 B3F90030 		ldrsh	r3, [r3]
 1729 0384 9DE7     		b	.L113
 1730              	.L114:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1731              		.loc 1 745 141 view .LVU477
 1732 0386 189B     		ldr	r3, [sp, #96]
 1733 0388 191D     		adds	r1, r3, #4
 1734 038a 1891     		str	r1, [sp, #96]
 1735 038c 1B68     		ldr	r3, [r3]
 1736 038e 98E7     		b	.L113
 1737              	.L107:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1738              		.loc 1 745 141 view .LVU478
 1739              	.LBE40:
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1740              		.loc 1 752 25 is_stmt 1 view .LVU479
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1741              		.loc 1 752 27 is_stmt 0 view .LVU480
 1742 0390 15F4007F 		tst	r5, #512
 1743 0394 1AD1     		bne	.L172
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1744              		.loc 1 757 30 is_stmt 1 view .LVU481
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1745              		.loc 1 757 32 is_stmt 0 view .LVU482
 1746 0396 15F4807F 		tst	r5, #256
 1747 039a 33D1     		bne	.L173
 1748              	.LBB41:
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1749              		.loc 1 761 29 is_stmt 1 view .LVU483
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1750              		.loc 1 762 115 is_stmt 0 view .LVU484
 1751 039c 15F0400F 		tst	r5, #64
 1752 03a0 45D0     		beq	.L117
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1753              		.loc 1 761 94 view .LVU485
 1754 03a2 189B     		ldr	r3, [sp, #96]
 1755 03a4 191D     		adds	r1, r3, #4
 1756 03a6 1891     		str	r1, [sp, #96]
 1757 03a8 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1758              	.L118:
 1759              	.LVL164:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1760              		.loc 1 763 29 is_stmt 1 view .LVU486
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1761              		.loc 1 763 35 is_stmt 0 view .LVU487
 1762 03aa 0595     		str	r5, [sp, #20]
 1763 03ac 0A9B     		ldr	r3, [sp, #40]
 1764 03ae 0493     		str	r3, [sp, #16]
 1765 03b0 CDF80CA0 		str	r10, [sp, #12]
 1766 03b4 0292     		str	r2, [sp, #8]
ARM GAS  /tmp/ccsMeGqy.s 			page 52


 1767 03b6 0023     		movs	r3, #0
 1768 03b8 0193     		str	r3, [sp, #4]
 1769 03ba 0091     		str	r1, [sp]
 1770 03bc 3346     		mov	r3, r6
 1771 03be 2246     		mov	r2, r4
 1772              	.LVL165:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1773              		.loc 1 763 35 view .LVU488
 1774 03c0 5946     		mov	r1, fp
 1775              	.LVL166:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1776              		.loc 1 763 35 view .LVU489
 1777 03c2 3846     		mov	r0, r7
 1778 03c4 FFF7FEFF 		bl	_ntoa_long
 1779              	.LVL167:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1780              		.loc 1 763 35 view .LVU490
 1781 03c8 0446     		mov	r4, r0
 1782              	.LVL168:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1783              		.loc 1 763 35 view .LVU491
 1784 03ca 8EE7     		b	.L110
 1785              	.LVL169:
 1786              	.L172:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1787              		.loc 1 763 35 view .LVU492
 1788              	.LBE41:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1789              		.loc 1 754 29 is_stmt 1 view .LVU493
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1790              		.loc 1 754 35 is_stmt 0 view .LVU494
 1791 03cc 189B     		ldr	r3, [sp, #96]
 1792 03ce 0733     		adds	r3, r3, #7
 1793 03d0 23F00703 		bic	r3, r3, #7
 1794 03d4 03F10801 		add	r1, r3, #8
 1795 03d8 1891     		str	r1, [sp, #96]
 1796 03da 0895     		str	r5, [sp, #32]
 1797 03dc 0A99     		ldr	r1, [sp, #40]
 1798 03de 0791     		str	r1, [sp, #28]
 1799 03e0 CDF818A0 		str	r10, [sp, #24]
 1800 03e4 0021     		movs	r1, #0
 1801 03e6 0492     		str	r2, [sp, #16]
 1802 03e8 0591     		str	r1, [sp, #20]
 1803 03ea 0291     		str	r1, [sp, #8]
 1804 03ec D3E90023 		ldrd	r2, [r3]
 1805              	.LVL170:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1806              		.loc 1 754 35 view .LVU495
 1807 03f0 CDE90023 		strd	r2, [sp]
 1808 03f4 3346     		mov	r3, r6
 1809 03f6 2246     		mov	r2, r4
 1810 03f8 5946     		mov	r1, fp
 1811 03fa 3846     		mov	r0, r7
 1812 03fc FFF7FEFF 		bl	_ntoa_long_long
 1813              	.LVL171:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1814              		.loc 1 754 35 view .LVU496
ARM GAS  /tmp/ccsMeGqy.s 			page 53


 1815 0400 0446     		mov	r4, r0
 1816              	.LVL172:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1817              		.loc 1 754 35 view .LVU497
 1818 0402 72E7     		b	.L110
 1819              	.LVL173:
 1820              	.L173:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1821              		.loc 1 758 29 is_stmt 1 view .LVU498
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1822              		.loc 1 758 35 is_stmt 0 view .LVU499
 1823 0404 189B     		ldr	r3, [sp, #96]
 1824 0406 191D     		adds	r1, r3, #4
 1825 0408 1891     		str	r1, [sp, #96]
 1826 040a 0595     		str	r5, [sp, #20]
 1827 040c 0A99     		ldr	r1, [sp, #40]
 1828 040e 0491     		str	r1, [sp, #16]
 1829 0410 CDF80CA0 		str	r10, [sp, #12]
 1830 0414 0292     		str	r2, [sp, #8]
 1831 0416 0022     		movs	r2, #0
 1832              	.LVL174:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1833              		.loc 1 758 35 view .LVU500
 1834 0418 0192     		str	r2, [sp, #4]
 1835 041a 1B68     		ldr	r3, [r3]
 1836 041c 0093     		str	r3, [sp]
 1837 041e 3346     		mov	r3, r6
 1838 0420 2246     		mov	r2, r4
 1839 0422 5946     		mov	r1, fp
 1840 0424 3846     		mov	r0, r7
 1841 0426 FFF7FEFF 		bl	_ntoa_long
 1842              	.LVL175:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1843              		.loc 1 758 35 view .LVU501
 1844 042a 0446     		mov	r4, r0
 1845              	.LVL176:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1846              		.loc 1 758 35 view .LVU502
 1847 042c 5DE7     		b	.L110
 1848              	.LVL177:
 1849              	.L117:
 1850              	.LBB42:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1851              		.loc 1 762 186 discriminator 2 view .LVU503
 1852 042e 15F0800F 		tst	r5, #128
 1853 0432 04D0     		beq	.L119
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1854              		.loc 1 762 161 view .LVU504
 1855 0434 189B     		ldr	r3, [sp, #96]
 1856 0436 191D     		adds	r1, r3, #4
 1857 0438 1891     		str	r1, [sp, #96]
 1858 043a 1988     		ldrh	r1, [r3]
 1859 043c B5E7     		b	.L118
 1860              	.L119:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1861              		.loc 1 762 186 view .LVU505
 1862 043e 189B     		ldr	r3, [sp, #96]
ARM GAS  /tmp/ccsMeGqy.s 			page 54


 1863 0440 191D     		adds	r1, r3, #4
 1864 0442 1891     		str	r1, [sp, #96]
 1865 0444 1968     		ldr	r1, [r3]
 1866 0446 B0E7     		b	.L118
 1867              	.LVL178:
 1868              	.L100:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1869              		.loc 1 762 186 view .LVU506
 1870              	.LBE42:
 1871              	.LBE35:
 1872              	.LBB43:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1873              		.loc 1 789 21 is_stmt 1 view .LVU507
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1874              		.loc 1 791 21 view .LVU508
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1875              		.loc 1 791 23 is_stmt 0 view .LVU509
 1876 0448 15F00205 		ands	r5, r5, #2
 1877              	.LVL179:
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1878              		.loc 1 791 23 view .LVU510
 1879 044c 1FD0     		beq	.L153
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1880              		.loc 1 789 34 view .LVU511
 1881 044e 4FF00108 		mov	r8, #1
 1882              	.LVL180:
 1883              	.L121:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1884              		.loc 1 797 21 is_stmt 1 view .LVU512
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1885              		.loc 1 797 31 is_stmt 0 view .LVU513
 1886 0452 1898     		ldr	r0, [sp, #96]
 1887 0454 031D     		adds	r3, r0, #4
 1888 0456 1893     		str	r3, [sp, #96]
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1889              		.loc 1 797 21 view .LVU514
 1890 0458 04F10109 		add	r9, r4, #1
 1891              	.LVL181:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1892              		.loc 1 797 21 view .LVU515
 1893 045c 3346     		mov	r3, r6
 1894 045e 2246     		mov	r2, r4
 1895 0460 5946     		mov	r1, fp
 1896 0462 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 1897 0464 B847     		blx	r7
 1898              	.LVL182:
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1899              		.loc 1 799 21 is_stmt 1 view .LVU516
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1900              		.loc 1 799 23 is_stmt 0 view .LVU517
 1901 0466 BDB9     		cbnz	r5, .L174
 1902              	.LVL183:
 1903              	.L124:
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1904              		.loc 1 804 21 is_stmt 1 view .LVU518
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1905              		.loc 1 804 27 is_stmt 0 view .LVU519
ARM GAS  /tmp/ccsMeGqy.s 			page 55


 1906 0468 0D9B     		ldr	r3, [sp, #52]
 1907 046a 0133     		adds	r3, r3, #1
 1908 046c 0D93     		str	r3, [sp, #52]
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1909              		.loc 1 805 21 is_stmt 1 view .LVU520
 1910 046e 4C46     		mov	r4, r9
 1911 0470 D1E5     		b	.L141
 1912              	.LVL184:
 1913              	.L122:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1914              		.loc 1 793 29 view .LVU521
 1915 0472 02F10109 		add	r9, r2, #1
 1916              	.LVL185:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1917              		.loc 1 793 29 is_stmt 0 view .LVU522
 1918 0476 3346     		mov	r3, r6
 1919 0478 5946     		mov	r1, fp
 1920 047a 2020     		movs	r0, #32
 1921 047c B847     		blx	r7
 1922              	.LVL186:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1923              		.loc 1 792 32 view .LVU523
 1924 047e 4346     		mov	r3, r8
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1925              		.loc 1 793 29 view .LVU524
 1926 0480 4A46     		mov	r2, r9
 1927              	.LVL187:
 1928              	.L120:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1929              		.loc 1 792 30 is_stmt 1 view .LVU525
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1930              		.loc 1 792 32 is_stmt 0 view .LVU526
 1931 0482 03F10108 		add	r8, r3, #1
 1932              	.LVL188:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1933              		.loc 1 792 30 view .LVU527
 1934 0486 9A45     		cmp	r10, r3
 1935 0488 F3D8     		bhi	.L122
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1936              		.loc 1 792 30 view .LVU528
 1937 048a 1446     		mov	r4, r2
 1938 048c E1E7     		b	.L121
 1939              	.LVL189:
 1940              	.L153:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1941              		.loc 1 789 34 view .LVU529
 1942 048e 0123     		movs	r3, #1
 1943 0490 DDF828A0 		ldr	r10, [sp, #40]
 1944              	.LVL190:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1945              		.loc 1 789 34 view .LVU530
 1946 0494 2246     		mov	r2, r4
 1947 0496 F4E7     		b	.L120
 1948              	.LVL191:
 1949              	.L174:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1950              		.loc 1 789 34 view .LVU531
ARM GAS  /tmp/ccsMeGqy.s 			page 56


 1951 0498 4A46     		mov	r2, r9
 1952 049a DDF82890 		ldr	r9, [sp, #40]
 1953              	.LVL192:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1954              		.loc 1 789 34 view .LVU532
 1955 049e 06E0     		b	.L123
 1956              	.LVL193:
 1957              	.L125:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1958              		.loc 1 801 29 is_stmt 1 view .LVU533
 1959 04a0 551C     		adds	r5, r2, #1
 1960              	.LVL194:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1961              		.loc 1 801 29 is_stmt 0 view .LVU534
 1962 04a2 3346     		mov	r3, r6
 1963 04a4 5946     		mov	r1, fp
 1964 04a6 2020     		movs	r0, #32
 1965 04a8 B847     		blx	r7
 1966              	.LVL195:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1967              		.loc 1 800 32 view .LVU535
 1968 04aa A046     		mov	r8, r4
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1969              		.loc 1 801 29 view .LVU536
 1970 04ac 2A46     		mov	r2, r5
 1971              	.LVL196:
 1972              	.L123:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1973              		.loc 1 800 30 is_stmt 1 view .LVU537
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1974              		.loc 1 800 32 is_stmt 0 view .LVU538
 1975 04ae 08F10104 		add	r4, r8, #1
 1976              	.LVL197:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1977              		.loc 1 800 30 view .LVU539
 1978 04b2 C145     		cmp	r9, r8
 1979 04b4 F4D8     		bhi	.L125
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1980              		.loc 1 800 30 view .LVU540
 1981 04b6 9146     		mov	r9, r2
 1982 04b8 D6E7     		b	.L124
 1983              	.LVL198:
 1984              	.L99:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1985              		.loc 1 800 30 view .LVU541
 1986              	.LBE43:
 1987              	.LBB44:
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1988              		.loc 1 809 21 is_stmt 1 view .LVU542
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1989              		.loc 1 809 34 is_stmt 0 view .LVU543
 1990 04ba 189B     		ldr	r3, [sp, #96]
 1991 04bc 1A1D     		adds	r2, r3, #4
 1992 04be 1892     		str	r2, [sp, #96]
 1993 04c0 D3F80090 		ldr	r9, [r3]
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1994              		.loc 1 810 21 is_stmt 1 view .LVU544
ARM GAS  /tmp/ccsMeGqy.s 			page 57


 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1995              		.loc 1 810 38 is_stmt 0 view .LVU545
 1996 04c4 BAF1000F 		cmp	r10, #0
 1997 04c8 1ED1     		bne	.L126
 1998 04ca 4FF0FF33 		mov	r3, #-1
 1999              	.L127:
 2000 04ce C846     		mov	r8, r9
 2001 04d0 02E0     		b	.L128
 2002              	.LVL199:
 2003              	.L130:
 2004              	.LBB45:
 2005              	.LBB46:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2006              		.loc 1 147 39 is_stmt 1 view .LVU546
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2007              		.loc 1 147 35 view .LVU547
 2008 04d2 08F10108 		add	r8, r8, #1
 2009              	.LVL200:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2010              		.loc 1 147 31 is_stmt 0 view .LVU548
 2011 04d6 1346     		mov	r3, r2
 2012              	.LVL201:
 2013              	.L128:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2014              		.loc 1 147 18 is_stmt 1 view .LVU549
 2015 04d8 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2016              		.loc 1 147 5 is_stmt 0 view .LVU550
 2017 04dc 12B1     		cbz	r2, .L129
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2018              		.loc 1 147 31 view .LVU551
 2019 04de 5A1E     		subs	r2, r3, #1
 2020              	.LVL202:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2021              		.loc 1 147 21 view .LVU552
 2022 04e0 002B     		cmp	r3, #0
 2023 04e2 F6D1     		bne	.L130
 2024              	.LVL203:
 2025              	.L129:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2026              		.loc 1 148 5 is_stmt 1 view .LVU553
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2027              		.loc 1 148 29 is_stmt 0 view .LVU554
 2028 04e4 A8EB0908 		sub	r8, r8, r9
 2029              	.LVL204:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2030              		.loc 1 148 29 view .LVU555
 2031              	.LBE46:
 2032              	.LBE45:
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2033              		.loc 1 812 21 is_stmt 1 view .LVU556
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2034              		.loc 1 812 23 is_stmt 0 view .LVU557
 2035 04e8 15F48063 		ands	r3, r5, #1024
 2036 04ec 0B93     		str	r3, [sp, #44]
 2037 04ee 02D0     		beq	.L131
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
ARM GAS  /tmp/ccsMeGqy.s 			page 58


 2038              		.loc 1 813 25 is_stmt 1 view .LVU558
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2039              		.loc 1 813 27 is_stmt 0 view .LVU559
 2040 04f0 D045     		cmp	r8, r10
 2041 04f2 28BF     		it	cs
 2042 04f4 D046     		movcs	r8, r10
 2043              	.LVL205:
 2044              	.L131:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2045              		.loc 1 815 21 is_stmt 1 view .LVU560
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2046              		.loc 1 815 23 is_stmt 0 view .LVU561
 2047 04f6 15F00203 		ands	r3, r5, #2
 2048 04fa 0C93     		str	r3, [sp, #48]
 2049 04fc 06D0     		beq	.L175
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2050              		.loc 1 815 23 view .LVU562
 2051 04fe 2246     		mov	r2, r4
 2052 0500 5446     		mov	r4, r10
 2053              	.LVL206:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2054              		.loc 1 815 23 view .LVU563
 2055 0502 B246     		mov	r10, r6
 2056              	.LVL207:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2057              		.loc 1 815 23 view .LVU564
 2058 0504 0B9E     		ldr	r6, [sp, #44]
 2059              	.LVL208:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2060              		.loc 1 815 23 view .LVU565
 2061 0506 1DE0     		b	.L135
 2062              	.LVL209:
 2063              	.L126:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2064              		.loc 1 810 38 view .LVU566
 2065 0508 5346     		mov	r3, r10
 2066 050a E0E7     		b	.L127
 2067              	.LVL210:
 2068              	.L175:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2069              		.loc 1 810 38 view .LVU567
 2070 050c 2246     		mov	r2, r4
 2071 050e 0A9C     		ldr	r4, [sp, #40]
 2072              	.LVL211:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2073              		.loc 1 810 38 view .LVU568
 2074 0510 4346     		mov	r3, r8
 2075 0512 07E0     		b	.L132
 2076              	.LVL212:
 2077              	.L134:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2078              		.loc 1 817 29 is_stmt 1 view .LVU569
 2079 0514 02F10108 		add	r8, r2, #1
 2080              	.LVL213:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2081              		.loc 1 817 29 is_stmt 0 view .LVU570
 2082 0518 3346     		mov	r3, r6
ARM GAS  /tmp/ccsMeGqy.s 			page 59


 2083 051a 5946     		mov	r1, fp
 2084 051c 2020     		movs	r0, #32
 2085 051e B847     		blx	r7
 2086              	.LVL214:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2087              		.loc 1 816 32 view .LVU571
 2088 0520 2B46     		mov	r3, r5
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2089              		.loc 1 817 29 view .LVU572
 2090 0522 4246     		mov	r2, r8
 2091              	.LVL215:
 2092              	.L132:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2093              		.loc 1 816 30 is_stmt 1 view .LVU573
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2094              		.loc 1 816 32 is_stmt 0 view .LVU574
 2095 0524 5D1C     		adds	r5, r3, #1
 2096              	.LVL216:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2097              		.loc 1 816 30 view .LVU575
 2098 0526 9C42     		cmp	r4, r3
 2099 0528 F4D8     		bhi	.L134
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2100              		.loc 1 816 32 view .LVU576
 2101 052a A846     		mov	r8, r5
 2102 052c 5446     		mov	r4, r10
 2103 052e B246     		mov	r10, r6
 2104              	.LVL217:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2105              		.loc 1 816 32 view .LVU577
 2106 0530 0B9E     		ldr	r6, [sp, #44]
 2107              	.LVL218:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2108              		.loc 1 816 32 view .LVU578
 2109 0532 07E0     		b	.L135
 2110              	.LVL219:
 2111              	.L154:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2112              		.loc 1 821 80 view .LVU579
 2113 0534 1C46     		mov	r4, r3
 2114              	.LVL220:
 2115              	.L137:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2116              		.loc 1 822 25 is_stmt 1 view .LVU580
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2117              		.loc 1 822 32 is_stmt 0 view .LVU581
 2118 0536 09F10109 		add	r9, r9, #1
 2119              	.LVL221:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2120              		.loc 1 822 25 view .LVU582
 2121 053a 551C     		adds	r5, r2, #1
 2122              	.LVL222:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2123              		.loc 1 822 25 view .LVU583
 2124 053c 5346     		mov	r3, r10
 2125 053e 5946     		mov	r1, fp
 2126 0540 B847     		blx	r7
ARM GAS  /tmp/ccsMeGqy.s 			page 60


 2127              	.LVL223:
 2128 0542 2A46     		mov	r2, r5
 2129              	.LVL224:
 2130              	.L135:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2131              		.loc 1 821 26 is_stmt 1 view .LVU584
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2132              		.loc 1 821 28 is_stmt 0 view .LVU585
 2133 0544 99F80000 		ldrb	r0, [r9]	@ zero_extendqisi2
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2134              		.loc 1 821 26 view .LVU586
 2135 0548 20B1     		cbz	r0, .L136
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2136              		.loc 1 821 37 discriminator 1 view .LVU587
 2137 054a 002E     		cmp	r6, #0
 2138 054c F3D0     		beq	.L137
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2139              		.loc 1 821 80 discriminator 2 view .LVU588
 2140 054e 631E     		subs	r3, r4, #1
 2141              	.LVL225:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2142              		.loc 1 821 68 discriminator 2 view .LVU589
 2143 0550 002C     		cmp	r4, #0
 2144 0552 EFD1     		bne	.L154
 2145              	.LVL226:
 2146              	.L136:
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2147              		.loc 1 825 23 view .LVU590
 2148 0554 1446     		mov	r4, r2
 2149 0556 5646     		mov	r6, r10
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2150              		.loc 1 825 21 is_stmt 1 view .LVU591
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2151              		.loc 1 825 23 is_stmt 0 view .LVU592
 2152 0558 0C9B     		ldr	r3, [sp, #48]
 2153 055a 1BB9     		cbnz	r3, .L176
 2154              	.LVL227:
 2155              	.L139:
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2156              		.loc 1 830 21 is_stmt 1 view .LVU593
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2157              		.loc 1 830 27 is_stmt 0 view .LVU594
 2158 055c 0D9B     		ldr	r3, [sp, #52]
 2159 055e 0133     		adds	r3, r3, #1
 2160 0560 0D93     		str	r3, [sp, #52]
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2161              		.loc 1 831 21 is_stmt 1 view .LVU595
 2162 0562 58E5     		b	.L141
 2163              	.LVL228:
 2164              	.L176:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2165              		.loc 1 831 21 is_stmt 0 view .LVU596
 2166 0564 DDF82890 		ldr	r9, [sp, #40]
 2167              	.LVL229:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2168              		.loc 1 831 21 view .LVU597
 2169 0568 06E0     		b	.L138
ARM GAS  /tmp/ccsMeGqy.s 			page 61


 2170              	.LVL230:
 2171              	.L140:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2172              		.loc 1 827 29 is_stmt 1 view .LVU598
 2173 056a 551C     		adds	r5, r2, #1
 2174              	.LVL231:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2175              		.loc 1 827 29 is_stmt 0 view .LVU599
 2176 056c 3346     		mov	r3, r6
 2177 056e 5946     		mov	r1, fp
 2178 0570 2020     		movs	r0, #32
 2179 0572 B847     		blx	r7
 2180              	.LVL232:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2181              		.loc 1 826 32 view .LVU600
 2182 0574 A046     		mov	r8, r4
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2183              		.loc 1 827 29 view .LVU601
 2184 0576 2A46     		mov	r2, r5
 2185              	.LVL233:
 2186              	.L138:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2187              		.loc 1 826 30 is_stmt 1 view .LVU602
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2188              		.loc 1 826 32 is_stmt 0 view .LVU603
 2189 0578 08F10104 		add	r4, r8, #1
 2190              	.LVL234:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2191              		.loc 1 826 30 view .LVU604
 2192 057c C145     		cmp	r9, r8
 2193 057e F4D8     		bhi	.L140
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2194              		.loc 1 826 30 view .LVU605
 2195 0580 1446     		mov	r4, r2
 2196              	.LVL235:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2197              		.loc 1 826 30 view .LVU606
 2198 0582 EBE7     		b	.L139
 2199              	.LVL236:
 2200              	.L101:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2201              		.loc 1 826 30 view .LVU607
 2202              	.LBE44:
 2203              		.loc 1 835 17 is_stmt 1 view .LVU608
 2204 0584 651C     		adds	r5, r4, #1
 2205              	.LVL237:
 2206              		.loc 1 835 17 is_stmt 0 view .LVU609
 2207 0586 3346     		mov	r3, r6
 2208 0588 2246     		mov	r2, r4
 2209 058a 5946     		mov	r1, fp
 2210 058c 2520     		movs	r0, #37
 2211 058e B847     		blx	r7
 2212              	.LVL238:
 836:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2213              		.loc 1 836 17 is_stmt 1 view .LVU610
 2214              		.loc 1 836 23 is_stmt 0 view .LVU611
 2215 0590 0D9B     		ldr	r3, [sp, #52]
ARM GAS  /tmp/ccsMeGqy.s 			page 62


 2216 0592 0133     		adds	r3, r3, #1
 2217 0594 0D93     		str	r3, [sp, #52]
 837:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2218              		.loc 1 837 17 is_stmt 1 view .LVU612
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2219              		.loc 1 835 17 is_stmt 0 view .LVU613
 2220 0596 2C46     		mov	r4, r5
 2221              		.loc 1 837 17 view .LVU614
 2222 0598 3DE5     		b	.L141
 2223              	.LVL239:
 2224              	.L96:
 838:Middlewares/lvgl/src/misc/lv_printf.c **** 
 839:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 out(*format, buffer, idx++, maxlen);
 2225              		.loc 1 840 17 is_stmt 1 view .LVU615
 2226 059a 651C     		adds	r5, r4, #1
 2227              	.LVL240:
 2228              		.loc 1 840 17 is_stmt 0 view .LVU616
 2229 059c 3346     		mov	r3, r6
 2230 059e 2246     		mov	r2, r4
 2231 05a0 5946     		mov	r1, fp
 2232 05a2 B847     		blx	r7
 2233              	.LVL241:
 841:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2234              		.loc 1 841 17 is_stmt 1 view .LVU617
 2235              		.loc 1 841 23 is_stmt 0 view .LVU618
 2236 05a4 0D9B     		ldr	r3, [sp, #52]
 2237 05a6 0133     		adds	r3, r3, #1
 2238 05a8 0D93     		str	r3, [sp, #52]
 842:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2239              		.loc 1 842 17 is_stmt 1 view .LVU619
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2240              		.loc 1 840 17 is_stmt 0 view .LVU620
 2241 05aa 2C46     		mov	r4, r5
 2242              		.loc 1 842 17 view .LVU621
 2243 05ac 33E5     		b	.L141
 2244              	.LVL242:
 2245              	.L159:
 558:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 2246              		.loc 1 558 13 view .LVU622
 2247 05ae 074F     		ldr	r7, .L177
 2248 05b0 30E5     		b	.L69
 2249              	.LVL243:
 2250              	.L160:
 843:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 844:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 845:Middlewares/lvgl/src/misc/lv_printf.c **** 
 846:Middlewares/lvgl/src/misc/lv_printf.c ****     // termination
 847:Middlewares/lvgl/src/misc/lv_printf.c ****     out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 2251              		.loc 1 847 5 is_stmt 1 view .LVU623
 2252 05b2 B442     		cmp	r4, r6
 2253 05b4 01D3     		bcc	.L155
 2254              		.loc 1 847 5 is_stmt 0 discriminator 1 view .LVU624
 2255 05b6 721E     		subs	r2, r6, #1
 2256 05b8 00E0     		b	.L143
 2257              	.L155:
 2258              		.loc 1 847 5 view .LVU625
ARM GAS  /tmp/ccsMeGqy.s 			page 63


 2259 05ba 2246     		mov	r2, r4
 2260              	.L143:
 2261              		.loc 1 847 5 discriminator 4 view .LVU626
 2262 05bc 3346     		mov	r3, r6
 2263 05be 5946     		mov	r1, fp
 2264 05c0 0020     		movs	r0, #0
 2265 05c2 B847     		blx	r7
 2266              	.LVL244:
 848:Middlewares/lvgl/src/misc/lv_printf.c **** 
 849:Middlewares/lvgl/src/misc/lv_printf.c ****     // return written chars without terminating \0
 850:Middlewares/lvgl/src/misc/lv_printf.c ****     return (int)idx;
 2267              		.loc 1 850 5 is_stmt 1 discriminator 4 view .LVU627
 851:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2268              		.loc 1 851 1 is_stmt 0 discriminator 4 view .LVU628
 2269 05c4 2046     		mov	r0, r4
 2270 05c6 0FB0     		add	sp, sp, #60
 2271              	.LCFI16:
 2272              		.cfi_def_cfa_offset 36
 2273              		@ sp needed
 2274 05c8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2275              	.LVL245:
 2276              	.L178:
 2277              		.loc 1 851 1 discriminator 4 view .LVU629
 2278              		.align	2
 2279              	.L177:
 2280 05cc 00000000 		.word	_out_null
 2281              		.cfi_endproc
 2282              	.LFE9:
 2284              		.section	.text.lv_snprintf,"ax",%progbits
 2285              		.align	1
 2286              		.global	lv_snprintf
 2287              		.syntax unified
 2288              		.thumb
 2289              		.thumb_func
 2291              	lv_snprintf:
 2292              	.LVL246:
 2293              	.LFB10:
 852:Middlewares/lvgl/src/misc/lv_printf.c **** 
 853:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
 854:Middlewares/lvgl/src/misc/lv_printf.c **** 
 855:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_snprintf(char * buffer, size_t count, const char * format, ...)
 856:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2294              		.loc 1 856 1 is_stmt 1 view -0
 2295              		.cfi_startproc
 2296              		@ args = 4, pretend = 8, frame = 8
 2297              		@ frame_needed = 0, uses_anonymous_args = 1
 2298              		.loc 1 856 1 is_stmt 0 view .LVU631
 2299 0000 0CB4     		push	{r2, r3}
 2300              	.LCFI17:
 2301              		.cfi_def_cfa_offset 8
 2302              		.cfi_offset 2, -8
 2303              		.cfi_offset 3, -4
 2304 0002 10B5     		push	{r4, lr}
 2305              	.LCFI18:
 2306              		.cfi_def_cfa_offset 16
 2307              		.cfi_offset 4, -16
 2308              		.cfi_offset 14, -12
ARM GAS  /tmp/ccsMeGqy.s 			page 64


 2309 0004 84B0     		sub	sp, sp, #16
 2310              	.LCFI19:
 2311              		.cfi_def_cfa_offset 32
 2312 0006 0A46     		mov	r2, r1
 2313 0008 06AC     		add	r4, sp, #24
 2314 000a 54F8043B 		ldr	r3, [r4], #4
 857:Middlewares/lvgl/src/misc/lv_printf.c ****     va_list va;
 2315              		.loc 1 857 5 is_stmt 1 view .LVU632
 858:Middlewares/lvgl/src/misc/lv_printf.c ****     va_start(va, format);
 2316              		.loc 1 858 5 view .LVU633
 2317 000e 0394     		str	r4, [sp, #12]
 859:Middlewares/lvgl/src/misc/lv_printf.c ****     const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 2318              		.loc 1 859 5 view .LVU634
 2319              		.loc 1 859 21 is_stmt 0 view .LVU635
 2320 0010 0094     		str	r4, [sp]
 2321 0012 0146     		mov	r1, r0
 2322              	.LVL247:
 2323              		.loc 1 859 21 view .LVU636
 2324 0014 0348     		ldr	r0, .L181
 2325              	.LVL248:
 2326              		.loc 1 859 21 view .LVU637
 2327 0016 FFF7FEFF 		bl	_vsnprintf
 2328              	.LVL249:
 860:Middlewares/lvgl/src/misc/lv_printf.c ****     va_end(va);
 2329              		.loc 1 860 5 is_stmt 1 view .LVU638
 861:Middlewares/lvgl/src/misc/lv_printf.c ****     return ret;
 2330              		.loc 1 861 5 view .LVU639
 862:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2331              		.loc 1 862 1 is_stmt 0 view .LVU640
 2332 001a 04B0     		add	sp, sp, #16
 2333              	.LCFI20:
 2334              		.cfi_def_cfa_offset 16
 2335              		@ sp needed
 2336 001c BDE81040 		pop	{r4, lr}
 2337              	.LCFI21:
 2338              		.cfi_restore 14
 2339              		.cfi_restore 4
 2340              		.cfi_def_cfa_offset 8
 2341 0020 02B0     		add	sp, sp, #8
 2342              	.LCFI22:
 2343              		.cfi_restore 3
 2344              		.cfi_restore 2
 2345              		.cfi_def_cfa_offset 0
 2346 0022 7047     		bx	lr
 2347              	.L182:
 2348              		.align	2
 2349              	.L181:
 2350 0024 00000000 		.word	_out_buffer
 2351              		.cfi_endproc
 2352              	.LFE10:
 2354              		.section	.text.lv_vsnprintf,"ax",%progbits
 2355              		.align	1
 2356              		.global	lv_vsnprintf
 2357              		.syntax unified
 2358              		.thumb
 2359              		.thumb_func
 2361              	lv_vsnprintf:
ARM GAS  /tmp/ccsMeGqy.s 			page 65


 2362              	.LVL250:
 2363              	.LFB11:
 863:Middlewares/lvgl/src/misc/lv_printf.c **** 
 864:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_vsnprintf(char * buffer, size_t count, const char * format, va_list va)
 865:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2364              		.loc 1 865 1 is_stmt 1 view -0
 2365              		.cfi_startproc
 2366              		@ args = 0, pretend = 0, frame = 0
 2367              		@ frame_needed = 0, uses_anonymous_args = 0
 2368              		.loc 1 865 1 is_stmt 0 view .LVU642
 2369 0000 00B5     		push	{lr}
 2370              	.LCFI23:
 2371              		.cfi_def_cfa_offset 4
 2372              		.cfi_offset 14, -4
 2373 0002 83B0     		sub	sp, sp, #12
 2374              	.LCFI24:
 2375              		.cfi_def_cfa_offset 16
 866:Middlewares/lvgl/src/misc/lv_printf.c ****     return _vsnprintf(_out_buffer, buffer, count, format, va);
 2376              		.loc 1 866 5 is_stmt 1 view .LVU643
 2377              		.loc 1 866 12 is_stmt 0 view .LVU644
 2378 0004 0093     		str	r3, [sp]
 2379 0006 1346     		mov	r3, r2
 2380              	.LVL251:
 2381              		.loc 1 866 12 view .LVU645
 2382 0008 0A46     		mov	r2, r1
 2383              	.LVL252:
 2384              		.loc 1 866 12 view .LVU646
 2385 000a 0146     		mov	r1, r0
 2386              	.LVL253:
 2387              		.loc 1 866 12 view .LVU647
 2388 000c 0248     		ldr	r0, .L185
 2389              	.LVL254:
 2390              		.loc 1 866 12 view .LVU648
 2391 000e FFF7FEFF 		bl	_vsnprintf
 2392              	.LVL255:
 867:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2393              		.loc 1 867 1 view .LVU649
 2394 0012 03B0     		add	sp, sp, #12
 2395              	.LCFI25:
 2396              		.cfi_def_cfa_offset 4
 2397              		@ sp needed
 2398 0014 5DF804FB 		ldr	pc, [sp], #4
 2399              	.L186:
 2400              		.align	2
 2401              	.L185:
 2402 0018 00000000 		.word	_out_buffer
 2403              		.cfi_endproc
 2404              	.LFE11:
 2406              		.text
 2407              	.Letext0:
 2408              		.file 2 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.3.1/include/stdarg.h"
 2409              		.file 3 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 2410              		.file 4 "<built-in>"
ARM GAS  /tmp/ccsMeGqy.s 			page 66


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lv_printf.c
     /tmp/ccsMeGqy.s:19     .text._out_buffer:0000000000000000 $t
     /tmp/ccsMeGqy.s:24     .text._out_buffer:0000000000000000 _out_buffer
     /tmp/ccsMeGqy.s:47     .text._out_null:0000000000000000 $t
     /tmp/ccsMeGqy.s:52     .text._out_null:0000000000000000 _out_null
     /tmp/ccsMeGqy.s:70     .text._atoi:0000000000000000 $t
     /tmp/ccsMeGqy.s:75     .text._atoi:0000000000000000 _atoi
     /tmp/ccsMeGqy.s:140    .text._out_rev:0000000000000000 $t
     /tmp/ccsMeGqy.s:145    .text._out_rev:0000000000000000 _out_rev
     /tmp/ccsMeGqy.s:279    .text._ntoa_format:0000000000000000 $t
     /tmp/ccsMeGqy.s:284    .text._ntoa_format:0000000000000000 _ntoa_format
     /tmp/ccsMeGqy.s:564    .text._ntoa_long:0000000000000000 $t
     /tmp/ccsMeGqy.s:569    .text._ntoa_long:0000000000000000 _ntoa_long
     /tmp/ccsMeGqy.s:723    .text._ntoa_long_long:0000000000000000 $t
     /tmp/ccsMeGqy.s:728    .text._ntoa_long_long:0000000000000000 _ntoa_long_long
     /tmp/ccsMeGqy.s:905    .text._vsnprintf:0000000000000000 $t
     /tmp/ccsMeGqy.s:910    .text._vsnprintf:0000000000000000 _vsnprintf
     /tmp/ccsMeGqy.s:1003   .text._vsnprintf:000000000000004e $d
     /tmp/ccsMeGqy.s:1072   .text._vsnprintf:000000000000008c $d
     /tmp/ccsMeGqy.s:1361   .text._vsnprintf:000000000000018a $d
     /tmp/ccsMeGqy.s:1445   .text._vsnprintf:0000000000000232 $t
     /tmp/ccsMeGqy.s:2280   .text._vsnprintf:00000000000005cc $d
     /tmp/ccsMeGqy.s:2285   .text.lv_snprintf:0000000000000000 $t
     /tmp/ccsMeGqy.s:2291   .text.lv_snprintf:0000000000000000 lv_snprintf
     /tmp/ccsMeGqy.s:2350   .text.lv_snprintf:0000000000000024 $d
     /tmp/ccsMeGqy.s:2355   .text.lv_vsnprintf:0000000000000000 $t
     /tmp/ccsMeGqy.s:2361   .text.lv_vsnprintf:0000000000000000 lv_vsnprintf
     /tmp/ccsMeGqy.s:2402   .text.lv_vsnprintf:0000000000000018 $d
     /tmp/ccsMeGqy.s:1020   .text._vsnprintf:000000000000005f $d
     /tmp/ccsMeGqy.s:1020   .text._vsnprintf:0000000000000060 $t
     /tmp/ccsMeGqy.s:1092   .text._vsnprintf:000000000000009f $d
     /tmp/ccsMeGqy.s:1092   .text._vsnprintf:00000000000000a0 $t

UNDEFINED SYMBOLS
__aeabi_uldivmod
