<root><simulation><result_generated_time />2023-05-24 01:16:31<layer><layer_spec />{'B': 1, 'K': 1280, 'C': 320, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />20070400<total_data_size_element />{'W': 409600, 'I': 15680, 'O': 62720}<total_data_reuse />{'W': 49, 'I': 1280.0, 'O': 320}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 4), ('OX', 7), ('OY', 7)], [('C', 10), ('K', 80)], []]<I />[[('C', 4), ('OX', 7)], [('OY', 7), ('C', 10), ('K', 80)], []]<O />[[('C', 4)], [('OX', 7), ('OY', 7), ('C', 10), ('K', 80)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [16.0, 1.0, 80.0, 1.0], 'O': [8.0, 4, 10, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 3276800, 3276800], 'I': [224, 125440, 125440], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<actual_mem_utilization_individual />{'W': [0.06, 0.39, 0.0], 'I': [0.44, 0.01, 0.0], 'O': [0.02, 0.06, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.47, 0.0], 'I': [0.44, 0.47, 0.0], 'O': [0.02, 0.47, 0.0]}<effective_mem_size_bit />{'W': [32, 327680, 3276800], 'I': [224, 125440, 125440], 'O': [8, 6272, 501760], 'O_partial': [8, 6272, 0], 'O_final': [0, 0, 501760]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[20070400, 409600], [409600, 409600], [409600, 0]]<I />[[1254400, 1254400], [1254400, 15680], [15680, 0]]<O />[[(2446080, 2508800), (627200, 564480)], [(564480, 627200), (62720, 0)], [(0, 62720), (0, 0)]]<O_partial />[[(2446080, 2508800), (627200, 564480)], [(564480, 627200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (62720, 0)], [(0, 62720), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2508800, 51200], [25600, 25600], [1600, 0]]<I />[[156800, 156800], [78400, 980], [61, 0]]<O />[[(305760, 313600), (78400, 70560)], [(35280, 39200), (3920, 0)], [(0, 245), (0, 0)]]<O_partial />[([305760, 313600], [78400, 70560]), ([35280, 39200], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [3920, 0]), ([0, 245], [0, 0])]</mem_access_count_word><mac_count><active />20070400<idle />0</mac_count></basic_info><energy><total_energy />43882970.8<mem_energy_breakdown><W />[861.7, 1268.4, 2131.0]<I />[109.9, 2086.2, 81.6]<O />[269.1, 1942.2, 326.3]</mem_energy_breakdown><MAC_energy><active_MAC />43873894.4<idle_MAC />0.0<total />43873894.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.855<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.855<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />183394<latency_cycle_without_data_loading />156800<ideal_computing_cycle />156800<data_loading><load_cycle_total />26594<load_cycle_individual />{'W': [32, 25600, 0], 'I': [14, 980, 0]}<load_cycle_combined />{'W': 25600, 'I': 980}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-156799], [-156604, -131036], [-156800, -156800]], 'I': [[-156799], [-134376, -78386], [-156800, -156800]], 'O': [[-156800], [-156800, -117600], [-152880, -156555]]}<mem_stall_cycle_shared />{'W': [[-156799], [-156604, 0], [0, 0]], 'I': [[-156799], [-134376, 0], [0, 0]], 'O': [[-156800], [-156800, -117600], [-152880, -156555]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 3276800, 3276800], 'I': [224, 125440, 125440], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<data_size_each_level_total />{'W': [4096, 3276800, 3276800], 'I': [1792, 125440, 125440], 'O': [128, 501760, 501760]}<loop_cycles_each_level />{'W': [196, 156800, 156800], 'I': [28, 156800, 156800], 'O': [4, 156800, 156800]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 80, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 20.9]], 'I': [[8.0, 8.0], [64.0, 0.8], [0.8, 0.8]], 'O': [[8.0, 2.0], [32.0, 3.2], [3.2, 3.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 20.9], [20.9, 20.9]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 0.8]], 'O': [[8.0, 8.0], [128.0, 3.2], [3.2, 3.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 0]], 'I': [[8.0, 8.0], [64.0, 0.8], [0.8, 0]], 'O': [[8.0, 2.0], [32.0, 3.2], [3.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [120.1, 53.7], [21.7, 3.2]], 'I': [[8.0, 8.0], [120.1, 53.7], [21.7, 3.2]], 'O': [[8.0, 2.0], [120.1, 53.7], [21.7, 3.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 156800], [196, 196, 800], [156800, 156800, 1]], 'I': [[1, 1, 156800], [28, 28, 5600], [156800, 156800, 1]], 'O': [[1, 1, 156800], [4, 4, 39200], [156800, 156800, 1]]}<trans_time_real />{'W': [[0, 1, 156800], [[0, 196, 800], [32, 196, 800]], [[25600, 156800, 1], [1600, 156800, 1]]], 'I': [[0, 1, 156800], [[4, 28, 5600], [14, 28, 5600]], [[980, 156800, 1], [61, 156800, 1]]], 'O': [[0, 1, 156800], [[0, 4, 39200], [1, 4, 39200]], [[3920, 156800, 1], [245, 156800, 1]]]}<single_stall_cycle />{'W': [[-1], [-196, -164], [-131200, -155200]], 'I': [[-1], [-24, -14], [-155820, -156739]], 'O': [[-1], [-4, -3], [-152880, -156555]]}<single_stall_count />{'W': [156799, 799, 0], 'I': [156799, 5599, 0], 'O': [156800, 39200, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3920, 0]}, 1: {'W': [25568, 0], 'I': [78386, 0], 'O': [39200, 3920]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-156800, -156800], [-152880, -156800]], 1: [[-13646, -156800], [-117600, -152880]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>