<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ProjectP.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_control.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU_control.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_control.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU_control.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Control.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Control.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_memory.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Data_memory.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Data_memory.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Data_memory.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Data_memory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_memory_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_memory_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Data_memory_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_memory_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Memory.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Instruction_Memory.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Instruction_Memory.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Instruction_Memory.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Instruction_Memory.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Instruction_Memory_TB2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Memory_TB2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Instruction_Memory_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Memory_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Mux32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux5.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Mux5.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux5.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux5.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux5.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PC.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registers.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Registers.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Registers.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Registers.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Registers.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Registers_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registers_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_left_2.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Shift_left_2.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shift_left_2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Shift_left_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Shift_left_2.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Sign_extend.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Sign_extend.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add4_32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="add4_32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="add4_32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="add4_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="add4_32.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="theProcessor.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="theProcessor_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="theProcessor_drc.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="theProcessor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="theProcessor_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="theProcessor_theProcessor_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="theProcessor_theProcessor_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="theProcessor_theProcessor_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="theProcessor_theProcessor_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1526869414" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1526869414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526975910" xil_pn:in_ck="2673611064180232117" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1526975909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_TB.v"/>
      <outfile xil_pn:name="ALU_control.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Data_memory.v"/>
      <outfile xil_pn:name="Data_memory_TB.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="Instruction_Memory_TB.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="Mux5.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Registers.v"/>
      <outfile xil_pn:name="Registers_TB.v"/>
      <outfile xil_pn:name="Shift_left_2.v"/>
      <outfile xil_pn:name="Sign-extend.v"/>
      <outfile xil_pn:name="add32.v"/>
      <outfile xil_pn:name="p_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1526974026" xil_pn:in_ck="-8416516405683881587" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3619432154188600717" xil_pn:start_ts="1526974024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="theProcessor.vf"/>
    </transform>
    <transform xil_pn:end_ts="1526975910" xil_pn:in_ck="10705497195945984" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1526975910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_TB.v"/>
      <outfile xil_pn:name="ALU_control.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Data_memory.v"/>
      <outfile xil_pn:name="Data_memory_TB.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="Instruction_Memory_TB.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="Mux5.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Registers.v"/>
      <outfile xil_pn:name="Registers_TB.v"/>
      <outfile xil_pn:name="Shift_left_2.v"/>
      <outfile xil_pn:name="Sign-extend.v"/>
      <outfile xil_pn:name="add32.v"/>
      <outfile xil_pn:name="p_tb.v"/>
      <outfile xil_pn:name="theProcessor.vf"/>
    </transform>
    <transform xil_pn:end_ts="1526975913" xil_pn:in_ck="10705497195945984" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1091851174576143160" xil_pn:start_ts="1526975910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="theProcessor_theProcessor_sch_tb_beh.prj"/>
      <outfile xil_pn:name="theProcessor_theProcessor_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1526975913" xil_pn:in_ck="2657117286281449208" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2346831021114778891" xil_pn:start_ts="1526975913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="theProcessor_theProcessor_sch_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
