#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 30 22:10:28 2025
# Process ID: 28148
# Current directory: G:/karl/karl/ECE 449 Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28020 G:\karl\karl\ECE 449 Project\ECE 449 Project.xpr
# Log file: G:/karl/karl/ECE 449 Project/vivado.log
# Journal file: G:/karl/karl/ECE 449 Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {G:/karl/karl/ECE 449 Project/ECE 449 Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/449frfr/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun Mar 30 22:11:02 2025] Launched synth_1...
Run output will be captured here: G:/karl/karl/ECE 449 Project/ECE 449 Project.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/449frfr/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/karl/karl/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: G:/449frfr/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM_WB [mem_wb_default]
Compiling architecture structural of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 15 ns  Iteration: 2  Process: /cpu_top_tb/uut/ALU_inst/line__21  File: G:/karl/karl/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 947.320 ; gain = 10.133
add_wave {{/cpu_top_tb/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1050 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 15 ns  Iteration: 2  Process: /cpu_top_tb/uut/ALU_inst/line__21  File: G:/karl/karl/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/karl/karl/ECE 449 Project/ECE 449 Project.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Mar 30 22:12:28 2025] Launched synth_1...
Run output will be captured here: G:/karl/karl/ECE 449 Project/ECE 449 Project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/449frfr/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/karl/karl/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/RF8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: G:/449frfr/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM_WB [mem_wb_default]
Compiling architecture structural of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/karl/karl/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 15 ns  Iteration: 2  Process: /cpu_top_tb/uut/ALU_inst/line__21  File: G:/karl/karl/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/cpu_top_tb/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1050 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 15 ns  Iteration: 2  Process: /cpu_top_tb/uut/ALU_inst/line__21  File: G:/karl/karl/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd
