{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": true,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 4294901760,
        "mem_mode": "timing",
        "mem_ranges": [
            "0:3221225472",
            "4294967296:9663676416"
        ],
        "memories": [
            "system.mem_ctrls0.dram",
            "system.mem_ctrls1.dram"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths0",
                "path": "system.redirect_paths0",
                "app_path": "/proc",
                "eventq_index": 0,
                "host_paths": [
                    "/proj/snic2022-22-557/rashid/results/1cores/L2_TLB_v23/cactuBSSN/fs/proc"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths1",
                "path": "system.redirect_paths1",
                "app_path": "/sys",
                "eventq_index": 0,
                "host_paths": [
                    "/proj/snic2022-22-557/rashid/results/1cores/L2_TLB_v23/cactuBSSN/fs/sys"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths2",
                "path": "system.redirect_paths2",
                "app_path": "/tmp",
                "eventq_index": 0,
                "host_paths": [
                    "/proj/snic2022-22-557/rashid/results/1cores/L2_TLB_v23/cactuBSSN/fs/tmp"
                ]
            }
        ],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "X86FsLinux",
            "cxx_class": "gem5::X86ISA::FsLinux",
            "name": "workload",
            "path": "system.workload",
            "acpi_description_table_pointer": {
                "type": "X86ACPIRSDP",
                "cxx_class": "gem5::X86ISA::ACPI::RSDP",
                "name": "acpi_description_table_pointer",
                "path": "system.workload.acpi_description_table_pointer",
                "eventq_index": 0,
                "oem_id": "gem5",
                "revision": 2,
                "rsdt": {
                    "type": "X86ACPIRSDT",
                    "cxx_class": "gem5::X86ISA::ACPI::RSDT",
                    "name": "rsdt",
                    "path": "system.workload.acpi_description_table_pointer.rsdt",
                    "creator_id": 0,
                    "creator_revision": 0,
                    "entries": [
                        {
                            "type": "X86ACPIMadt",
                            "cxx_class": "gem5::X86ISA::ACPI::MADT::MADT",
                            "name": "entries",
                            "path": "system.workload.acpi_description_table_pointer.rsdt.entries",
                            "creator_id": 0,
                            "creator_revision": 0,
                            "eventq_index": 0,
                            "flags": 0,
                            "local_apic_address": 0,
                            "oem_id": "madt",
                            "oem_revision": 0,
                            "oem_table_id": "",
                            "records": [
                                {
                                    "type": "X86ACPIMadtLAPIC",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::LAPIC",
                                    "name": "records00",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records00",
                                    "acpi_processor_id": 0,
                                    "apic_id": 0,
                                    "eventq_index": 0,
                                    "flags": 1
                                },
                                {
                                    "type": "X86ACPIMadtIOAPIC",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IOAPIC",
                                    "name": "records01",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records01",
                                    "address": 4273995776,
                                    "eventq_index": 0,
                                    "id": 1,
                                    "int_base": 0
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records02",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records02",
                                    "bus_source": 0,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 16,
                                    "sys_int": 16
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records03",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records03",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 0,
                                    "sys_int": 2
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records04",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records04",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 1,
                                    "sys_int": 1
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records05",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records05",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 3,
                                    "sys_int": 3
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records06",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records06",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 4,
                                    "sys_int": 4
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records07",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records07",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 5,
                                    "sys_int": 5
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records08",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records08",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 6,
                                    "sys_int": 6
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records09",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records09",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 7,
                                    "sys_int": 7
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records10",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records10",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 8,
                                    "sys_int": 8
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records11",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records11",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 9,
                                    "sys_int": 9
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records12",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records12",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 10,
                                    "sys_int": 10
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records13",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records13",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 11,
                                    "sys_int": 11
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records14",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records14",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 12,
                                    "sys_int": 12
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records15",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records15",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 13,
                                    "sys_int": 13
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records16",
                                    "path": "system.workload.acpi_description_table_pointer.rsdt.entries.records16",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 14,
                                    "sys_int": 14
                                }
                            ]
                        }
                    ],
                    "eventq_index": 0,
                    "oem_id": "gem5",
                    "oem_revision": 0,
                    "oem_table_id": ""
                },
                "xsdt": {
                    "type": "X86ACPIXSDT",
                    "cxx_class": "gem5::X86ISA::ACPI::XSDT",
                    "name": "xsdt",
                    "path": "system.workload.acpi_description_table_pointer.xsdt",
                    "creator_id": 0,
                    "creator_revision": 0,
                    "entries": [
                        "system.workload.acpi_description_table_pointer.rsdt.entries"
                    ],
                    "eventq_index": 0,
                    "oem_id": "gem5",
                    "oem_revision": 0,
                    "oem_table_id": ""
                }
            },
            "addr_check": true,
            "command_line": "earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1",
            "e820_table": {
                "type": "X86E820Table",
                "cxx_class": "gem5::X86ISA::E820Table",
                "name": "e820_table",
                "path": "system.workload.e820_table",
                "entries": [
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries0",
                        "path": "system.workload.e820_table.entries0",
                        "addr": 0,
                        "eventq_index": 0,
                        "range_type": 1,
                        "size": 654336
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries1",
                        "path": "system.workload.e820_table.entries1",
                        "addr": 654336,
                        "eventq_index": 0,
                        "range_type": 2,
                        "size": 394240
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries2",
                        "path": "system.workload.e820_table.entries2",
                        "addr": 1048576,
                        "eventq_index": 0,
                        "range_type": 1,
                        "size": 3220176896
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries3",
                        "path": "system.workload.e820_table.entries3",
                        "addr": 4294901760,
                        "eventq_index": 0,
                        "range_type": 2,
                        "size": 65536
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries4",
                        "path": "system.workload.e820_table.entries4",
                        "addr": 4294967296,
                        "eventq_index": 0,
                        "range_type": 1,
                        "size": 5368709120
                    }
                ],
                "eventq_index": 0
            },
            "eventq_index": 0,
            "extras": [],
            "extras_addrs": [],
            "intel_mp_pointer": {
                "type": "X86IntelMPFloatingPointer",
                "cxx_class": "gem5::X86ISA::intelmp::FloatingPointer",
                "name": "intel_mp_pointer",
                "path": "system.workload.intel_mp_pointer",
                "default_config": 0,
                "eventq_index": 0,
                "imcr_present": true,
                "spec_rev": 4
            },
            "intel_mp_table": {
                "type": "X86IntelMPConfigTable",
                "cxx_class": "gem5::X86ISA::intelmp::ConfigTable",
                "name": "intel_mp_table",
                "path": "system.workload.intel_mp_table",
                "base_entries": [
                    {
                        "type": "X86IntelMPProcessor",
                        "cxx_class": "gem5::X86ISA::intelmp::Processor",
                        "name": "base_entries00",
                        "path": "system.workload.intel_mp_table.base_entries00",
                        "bootstrap": true,
                        "enable": true,
                        "eventq_index": 0,
                        "family": 0,
                        "feature_flags": 0,
                        "local_apic_id": 0,
                        "local_apic_version": 20,
                        "model": 0,
                        "stepping": 0
                    },
                    {
                        "type": "X86IntelMPIOAPIC",
                        "cxx_class": "gem5::X86ISA::intelmp::IOAPIC",
                        "name": "base_entries01",
                        "path": "system.workload.intel_mp_table.base_entries01",
                        "address": 4273995776,
                        "enable": true,
                        "eventq_index": 0,
                        "id": 1,
                        "version": 17
                    },
                    {
                        "type": "X86IntelMPBus",
                        "cxx_class": "gem5::X86ISA::intelmp::Bus",
                        "name": "base_entries02",
                        "path": "system.workload.intel_mp_table.base_entries02",
                        "bus_id": 0,
                        "bus_type": "PCI   ",
                        "eventq_index": 0
                    },
                    {
                        "type": "X86IntelMPBus",
                        "cxx_class": "gem5::X86ISA::intelmp::Bus",
                        "name": "base_entries03",
                        "path": "system.workload.intel_mp_table.base_entries03",
                        "bus_id": 1,
                        "bus_type": "ISA   ",
                        "eventq_index": 0
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries04",
                        "path": "system.workload.intel_mp_table.base_entries04",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 16,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 0,
                        "source_bus_irq": 16,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries05",
                        "path": "system.workload.intel_mp_table.base_entries05",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 0,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries06",
                        "path": "system.workload.intel_mp_table.base_entries06",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 2,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 0,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries07",
                        "path": "system.workload.intel_mp_table.base_entries07",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 1,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries08",
                        "path": "system.workload.intel_mp_table.base_entries08",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 1,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 1,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries09",
                        "path": "system.workload.intel_mp_table.base_entries09",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 3,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries10",
                        "path": "system.workload.intel_mp_table.base_entries10",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 3,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 3,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries11",
                        "path": "system.workload.intel_mp_table.base_entries11",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 4,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries12",
                        "path": "system.workload.intel_mp_table.base_entries12",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 4,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 4,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries13",
                        "path": "system.workload.intel_mp_table.base_entries13",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 5,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries14",
                        "path": "system.workload.intel_mp_table.base_entries14",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 5,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 5,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries15",
                        "path": "system.workload.intel_mp_table.base_entries15",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 6,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries16",
                        "path": "system.workload.intel_mp_table.base_entries16",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 6,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 6,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries17",
                        "path": "system.workload.intel_mp_table.base_entries17",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 7,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries18",
                        "path": "system.workload.intel_mp_table.base_entries18",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 7,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 7,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries19",
                        "path": "system.workload.intel_mp_table.base_entries19",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 8,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries20",
                        "path": "system.workload.intel_mp_table.base_entries20",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 8,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 8,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries21",
                        "path": "system.workload.intel_mp_table.base_entries21",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 9,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries22",
                        "path": "system.workload.intel_mp_table.base_entries22",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 9,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 9,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries23",
                        "path": "system.workload.intel_mp_table.base_entries23",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 10,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries24",
                        "path": "system.workload.intel_mp_table.base_entries24",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 10,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 10,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries25",
                        "path": "system.workload.intel_mp_table.base_entries25",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 11,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries26",
                        "path": "system.workload.intel_mp_table.base_entries26",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 11,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 11,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries27",
                        "path": "system.workload.intel_mp_table.base_entries27",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 12,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries28",
                        "path": "system.workload.intel_mp_table.base_entries28",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 12,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 12,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries29",
                        "path": "system.workload.intel_mp_table.base_entries29",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 13,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries30",
                        "path": "system.workload.intel_mp_table.base_entries30",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 13,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 13,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries31",
                        "path": "system.workload.intel_mp_table.base_entries31",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 14,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries32",
                        "path": "system.workload.intel_mp_table.base_entries32",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 14,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 14,
                        "trigger": "ConformTrigger"
                    }
                ],
                "eventq_index": 0,
                "ext_entries": [
                    {
                        "type": "X86IntelMPBusHierarchy",
                        "cxx_class": "gem5::X86ISA::intelmp::BusHierarchy",
                        "name": "ext_entries",
                        "path": "system.workload.intel_mp_table.ext_entries",
                        "bus_id": 1,
                        "eventq_index": 0,
                        "parent_bus": 0,
                        "subtractive_decode": true
                    }
                ],
                "local_apic": 4276092928,
                "oem_id": "",
                "oem_table_addr": 0,
                "oem_table_size": 0,
                "product_id": "",
                "spec_rev": 4
            },
            "load_addr_mask": 18446744073709551615,
            "load_addr_offset": 0,
            "object_file": "/proj/snic2022-22-557/rashid/kernel/vmlinux-5.4.49",
            "remote_gdb_port": "#7000",
            "smbios_table": {
                "type": "X86SMBiosSMBiosTable",
                "cxx_class": "gem5::X86ISA::smbios::SMBiosTable",
                "name": "smbios_table",
                "path": "system.workload.smbios_table",
                "eventq_index": 0,
                "major_version": 2,
                "minor_version": 5,
                "structures": [
                    {
                        "type": "X86SMBiosBiosInformation",
                        "cxx_class": "gem5::X86ISA::smbios::BiosInformation",
                        "name": "structures",
                        "path": "system.workload.smbios_table.structures",
                        "characteristic_ext_bytes": [],
                        "characteristics": [],
                        "emb_cont_firmware_major": 0,
                        "emb_cont_firmware_minor": 0,
                        "eventq_index": 0,
                        "major": 0,
                        "minor": 0,
                        "release_date": "06/08/2008",
                        "rom_size": 0,
                        "starting_addr_segment": 0,
                        "vendor": "",
                        "version": ""
                    }
                ]
            },
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                1000
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.voltage_domain"
        },
        "cpu": [
            {
                "type": "BaseO3CPU",
                "cxx_class": "gem5::o3::CPU",
                "name": "cpu",
                "path": "system.cpu",
                "LFSTSize": 1024,
                "LQEntries": 32,
                "LSQCheckLoads": true,
                "LSQDepCheckShift": 4,
                "SQEntries": 32,
                "SSITSize": 1024,
                "activity": 0,
                "backComSize": 5,
                "branchPred": {
                    "type": "TournamentBP",
                    "cxx_class": "gem5::branch_prediction::TournamentBP",
                    "name": "branchPred",
                    "path": "system.cpu.branchPred",
                    "BTBEntries": 4096,
                    "BTBTagSize": 16,
                    "RASSize": 16,
                    "choiceCtrBits": 2,
                    "choicePredictorSize": 8192,
                    "eventq_index": 0,
                    "globalCtrBits": 2,
                    "globalPredictorSize": 8192,
                    "indirectBranchPred": {
                        "type": "SimpleIndirectPredictor",
                        "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
                        "name": "indirectBranchPred",
                        "path": "system.cpu.branchPred.indirectBranchPred",
                        "eventq_index": 0,
                        "indirectGHRBits": 13,
                        "indirectHashGHR": true,
                        "indirectHashTargets": true,
                        "indirectPathLength": 3,
                        "indirectSets": 256,
                        "indirectTagSize": 16,
                        "indirectWays": 2,
                        "instShiftAmt": 2,
                        "numThreads": 1
                    },
                    "instShiftAmt": 2,
                    "localCtrBits": 2,
                    "localHistoryTableSize": 2048,
                    "localPredictorSize": 2048,
                    "numThreads": 1
                },
                "cacheLoadPorts": 200,
                "cacheStorePorts": 200,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "commitToDecodeDelay": 1,
                "commitToFetchDelay": 1,
                "commitToIEWDelay": 1,
                "commitToRenameDelay": 1,
                "commitWidth": 8,
                "cpu_id": 0,
                "decodeToFetchDelay": 1,
                "decodeToRenameDelay": 1,
                "decodeWidth": 8,
                "decoder": [
                    {
                        "type": "X86Decoder",
                        "cxx_class": "gem5::X86ISA::Decoder",
                        "name": "decoder",
                        "path": "system.cpu.decoder",
                        "eventq_index": 0,
                        "isa": "system.cpu.isa"
                    }
                ],
                "dispatchWidth": 8,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "eventq_index": 0,
                "fetchBufferSize": 64,
                "fetchQueueSize": 32,
                "fetchToDecodeDelay": 1,
                "fetchTrapLatency": 1,
                "fetchWidth": 8,
                "forwardComSize": 5,
                "fuPool": {
                    "type": "FUPool",
                    "cxx_class": "gem5::o3::FUPool",
                    "name": "fuPool",
                    "path": "system.cpu.fuPool",
                    "FUList": [
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList0",
                            "path": "system.cpu.fuPool.FUList0",
                            "count": 6,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList",
                                    "path": "system.cpu.fuPool.FUList0.opList",
                                    "eventq_index": 0,
                                    "opClass": "IntAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList1",
                            "path": "system.cpu.fuPool.FUList1",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList1.opList0",
                                    "eventq_index": 0,
                                    "opClass": "IntMult",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList1.opList1",
                                    "eventq_index": 0,
                                    "opClass": "IntDiv",
                                    "opLat": 1,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList2",
                            "path": "system.cpu.fuPool.FUList2",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList2.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatAdd",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList2.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatCmp",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList2",
                                    "path": "system.cpu.fuPool.FUList2.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatCvt",
                                    "opLat": 2,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList3",
                            "path": "system.cpu.fuPool.FUList3",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList3.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatMult",
                                    "opLat": 4,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList3.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMultAcc",
                                    "opLat": 5,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList2",
                                    "path": "system.cpu.fuPool.FUList3.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMisc",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList3",
                                    "path": "system.cpu.fuPool.FUList3.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatDiv",
                                    "opLat": 12,
                                    "pipelined": false
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList4",
                                    "path": "system.cpu.fuPool.FUList3.opList4",
                                    "eventq_index": 0,
                                    "opClass": "FloatSqrt",
                                    "opLat": 24,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList4",
                            "path": "system.cpu.fuPool.FUList4",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList4.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList4.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList5",
                            "path": "system.cpu.fuPool.FUList5",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList00",
                                    "path": "system.cpu.fuPool.FUList5.opList00",
                                    "eventq_index": 0,
                                    "opClass": "SimdAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList01",
                                    "path": "system.cpu.fuPool.FUList5.opList01",
                                    "eventq_index": 0,
                                    "opClass": "SimdAddAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList02",
                                    "path": "system.cpu.fuPool.FUList5.opList02",
                                    "eventq_index": 0,
                                    "opClass": "SimdAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList03",
                                    "path": "system.cpu.fuPool.FUList5.opList03",
                                    "eventq_index": 0,
                                    "opClass": "SimdCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList04",
                                    "path": "system.cpu.fuPool.FUList5.opList04",
                                    "eventq_index": 0,
                                    "opClass": "SimdCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList05",
                                    "path": "system.cpu.fuPool.FUList5.opList05",
                                    "eventq_index": 0,
                                    "opClass": "SimdMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList06",
                                    "path": "system.cpu.fuPool.FUList5.opList06",
                                    "eventq_index": 0,
                                    "opClass": "SimdMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList07",
                                    "path": "system.cpu.fuPool.FUList5.opList07",
                                    "eventq_index": 0,
                                    "opClass": "SimdMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList08",
                                    "path": "system.cpu.fuPool.FUList5.opList08",
                                    "eventq_index": 0,
                                    "opClass": "SimdMatMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList09",
                                    "path": "system.cpu.fuPool.FUList5.opList09",
                                    "eventq_index": 0,
                                    "opClass": "SimdShift",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList10",
                                    "path": "system.cpu.fuPool.FUList5.opList10",
                                    "eventq_index": 0,
                                    "opClass": "SimdShiftAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList11",
                                    "path": "system.cpu.fuPool.FUList5.opList11",
                                    "eventq_index": 0,
                                    "opClass": "SimdDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList12",
                                    "path": "system.cpu.fuPool.FUList5.opList12",
                                    "eventq_index": 0,
                                    "opClass": "SimdSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList13",
                                    "path": "system.cpu.fuPool.FUList5.opList13",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList14",
                                    "path": "system.cpu.fuPool.FUList5.opList14",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList15",
                                    "path": "system.cpu.fuPool.FUList5.opList15",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList16",
                                    "path": "system.cpu.fuPool.FUList5.opList16",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList17",
                                    "path": "system.cpu.fuPool.FUList5.opList17",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList18",
                                    "path": "system.cpu.fuPool.FUList5.opList18",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList19",
                                    "path": "system.cpu.fuPool.FUList5.opList19",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList20",
                                    "path": "system.cpu.fuPool.FUList5.opList20",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList21",
                                    "path": "system.cpu.fuPool.FUList5.opList21",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMatMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList22",
                                    "path": "system.cpu.fuPool.FUList5.opList22",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList23",
                                    "path": "system.cpu.fuPool.FUList5.opList23",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList24",
                                    "path": "system.cpu.fuPool.FUList5.opList24",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList25",
                                    "path": "system.cpu.fuPool.FUList5.opList25",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList26",
                                    "path": "system.cpu.fuPool.FUList5.opList26",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList27",
                                    "path": "system.cpu.fuPool.FUList5.opList27",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList6",
                            "path": "system.cpu.fuPool.FUList6",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList",
                                    "path": "system.cpu.fuPool.FUList6.opList",
                                    "eventq_index": 0,
                                    "opClass": "SimdPredAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList7",
                            "path": "system.cpu.fuPool.FUList7",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList7.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList7.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList8",
                            "path": "system.cpu.fuPool.FUList8",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList8.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList8.opList1",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList2",
                                    "path": "system.cpu.fuPool.FUList8.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList3",
                                    "path": "system.cpu.fuPool.FUList8.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList9",
                            "path": "system.cpu.fuPool.FUList9",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList",
                                    "path": "system.cpu.fuPool.FUList9.opList",
                                    "eventq_index": 0,
                                    "opClass": "IprAccess",
                                    "opLat": 3,
                                    "pipelined": false
                                }
                            ]
                        }
                    ],
                    "eventq_index": 0
                },
                "function_trace": false,
                "function_trace_start": 0,
                "iewToCommitDelay": 1,
                "iewToDecodeDelay": 1,
                "iewToFetchDelay": 1,
                "iewToRenameDelay": 1,
                "interrupts": [
                    {
                        "type": "X86LocalApic",
                        "cxx_class": "gem5::X86ISA::Interrupts",
                        "name": "interrupts",
                        "path": "system.cpu.interrupts",
                        "clk_domain": {
                            "type": "DerivedClockDomain",
                            "cxx_class": "gem5::DerivedClockDomain",
                            "name": "clk_domain",
                            "path": "system.cpu.interrupts.clk_domain",
                            "clk_divider": 16,
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0
                        },
                        "eventq_index": 0,
                        "int_latency": 1000,
                        "pio_latency": 100000,
                        "system": "system",
                        "int_requestor": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.ruby.l1_cntrl0.sequencer.in_ports[4]",
                            "is_source": "True"
                        },
                        "int_responder": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.ruby.l1_cntrl0.sequencer.interrupt_out_port[1]",
                            "is_source": "False"
                        },
                        "pio": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.ruby.l1_cntrl0.sequencer.interrupt_out_port[0]",
                            "is_source": "False"
                        }
                    }
                ],
                "isa": [
                    {
                        "type": "X86ISA",
                        "cxx_class": "gem5::X86ISA::ISA",
                        "name": "isa",
                        "path": "system.cpu.isa",
                        "eventq_index": 0,
                        "vendor_string": "HygonGenuine"
                    }
                ],
                "issueToExecuteDelay": 1,
                "issueWidth": 8,
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 200000000,
                "mmu": {
                    "type": "X86MMU",
                    "cxx_class": "gem5::X86ISA::MMU",
                    "name": "mmu",
                    "path": "system.cpu.mmu",
                    "dtb": {
                        "type": "X86TLB",
                        "cxx_class": "gem5::X86ISA::TLB",
                        "name": "dtb",
                        "path": "system.cpu.mmu.dtb",
                        "entry_type": "data",
                        "eventq_index": 0,
                        "l1_lat": 16,
                        "l1_way": 4,
                        "l2_tlb_assoc": 16,
                        "l2_tlb_size": 1024,
                        "next_level": null,
                        "size": 64,
                        "system": "system",
                        "walker": {
                            "type": "X86PagetableWalker",
                            "cxx_class": "gem5::X86ISA::Walker",
                            "name": "walker",
                            "path": "system.cpu.mmu.dtb.walker",
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0,
                            "num_squash_per_cycle": 4,
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "gem5::PowerState",
                                "name": "power_state",
                                "path": "system.cpu.mmu.dtb.walker.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            },
                            "system": "system",
                            "port": {
                                "role": "GEM5 REQUESTOR",
                                "peer": "system.ruby.l1_cntrl0.sequencer.in_ports[3]",
                                "is_source": "True"
                            }
                        }
                    },
                    "eventq_index": 0,
                    "itb": {
                        "type": "X86TLB",
                        "cxx_class": "gem5::X86ISA::TLB",
                        "name": "itb",
                        "path": "system.cpu.mmu.itb",
                        "entry_type": "instruction",
                        "eventq_index": 0,
                        "l1_lat": 16,
                        "l1_way": 4,
                        "l2_tlb_assoc": 16,
                        "l2_tlb_size": 1024,
                        "next_level": null,
                        "size": 64,
                        "system": "system",
                        "walker": {
                            "type": "X86PagetableWalker",
                            "cxx_class": "gem5::X86ISA::Walker",
                            "name": "walker",
                            "path": "system.cpu.mmu.itb.walker",
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0,
                            "num_squash_per_cycle": 4,
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "gem5::PowerState",
                                "name": "power_state",
                                "path": "system.cpu.mmu.itb.walker.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            },
                            "system": "system",
                            "port": {
                                "role": "GEM5 REQUESTOR",
                                "peer": "system.ruby.l1_cntrl0.sequencer.in_ports[2]",
                                "is_source": "True"
                            }
                        }
                    }
                },
                "needsTSO": true,
                "numIQEntries": 64,
                "numPhysCCRegs": 1280,
                "numPhysFloatRegs": 256,
                "numPhysIntRegs": 256,
                "numPhysMatRegs": 2,
                "numPhysVecPredRegs": 32,
                "numPhysVecRegs": 256,
                "numROBEntries": 192,
                "numRobs": 1,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.cpu.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 0,
                "pwr_gating_latency": 300,
                "renameToDecodeDelay": 1,
                "renameToFetchDelay": 1,
                "renameToIEWDelay": 2,
                "renameToROBDelay": 1,
                "renameWidth": 8,
                "simpoint_start_insts": [],
                "smtCommitPolicy": "RoundRobin",
                "smtFetchPolicy": "RoundRobin",
                "smtIQPolicy": "Partitioned",
                "smtIQThreshold": 100,
                "smtLSQPolicy": "Partitioned",
                "smtLSQThreshold": 100,
                "smtNumFetchingThreads": 1,
                "smtROBPolicy": "Partitioned",
                "smtROBThreshold": 100,
                "socket_id": 0,
                "squashWidth": 8,
                "store_set_clear_period": 250000,
                "switched_out": false,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "gem5::trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.cpu.tracer",
                    "eventq_index": 0
                },
                "trapLatency": 13,
                "wbWidth": 8,
                "workload": [],
                "dcache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.ruby.l1_cntrl0.sequencer.in_ports[1]",
                    "is_source": "True"
                },
                "icache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.ruby.l1_cntrl0.sequencer.in_ports[0]",
                    "is_source": "True"
                }
            }
        ],
        "cpu_clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "cpu_clk_domain",
            "path": "system.cpu_clk_domain",
            "clock": [
                500
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.cpu_voltage_domain"
        },
        "cpu_voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "cpu_voltage_domain",
            "path": "system.cpu_voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "iobus": {
            "type": "NoncoherentXBar",
            "cxx_class": "gem5::NoncoherentXBar",
            "name": "iobus",
            "path": "system.iobus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 1,
            "frontend_latency": 2,
            "header_latency": 1,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.iobus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.pc.south_bridge.io_apic.int_requestor",
                    "system.sys_port_proxy.pio_request_port",
                    "system.ruby.l1_cntrl0.sequencer.pio_request_port",
                    "system.ruby.l1_cntrl0.sequencer.mem_request_port"
                ],
                "is_source": "False"
            },
            "default": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.pc.default_bus.cpu_side_ports[0]",
                "is_source": "True"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.pc.south_bridge.cmos.pio",
                    "system.pc.south_bridge.dma1.pio",
                    "system.pc.south_bridge.ide.pio",
                    "system.pc.south_bridge.keyboard.pio",
                    "system.pc.south_bridge.pic1.pio",
                    "system.pc.south_bridge.pic2.pio",
                    "system.pc.south_bridge.pit.pio",
                    "system.pc.south_bridge.speaker.pio",
                    "system.pc.south_bridge.io_apic.pio",
                    "system.pc.com_1.pio",
                    "system.pc.fake_com_2.pio",
                    "system.pc.fake_com_3.pio",
                    "system.pc.fake_com_4.pio",
                    "system.pc.fake_floppy.pio",
                    "system.pc.pci_host.pio",
                    "system.ruby.l1_cntrl0.sequencer.pio_response_port",
                    "system.ruby.io_controller.dma_sequencer.in_ports[0]"
                ],
                "is_source": "True"
            }
        },
        "mem_ctrls": [
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls0",
                "path": "system.mem_ctrls0",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls0.dram",
                    "IDD0": 0.055,
                    "IDD02": 0.0,
                    "IDD2N": 0.032,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.032,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.038,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.038,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.157,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.125,
                    "IDD4W2": 0.0,
                    "IDD5": 0.23500000000000001,
                    "IDD52": 0.0,
                    "IDD6": 0.02,
                    "IDD62": 0.0,
                    "VDD": 1.5,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 8,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 1024,
                    "device_size": 536870912,
                    "devices_per_rank": 8,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls0.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472",
                    "ranks_per_channel": 2,
                    "read_buffer_size": 32,
                    "tAAD": 1250,
                    "tBURST": 5000,
                    "tBURST_MAX": 5000,
                    "tBURST_MIN": 5000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 1250,
                    "tCL": 13750,
                    "tCS": 2500,
                    "tCWL": 13750,
                    "tPPD": 0,
                    "tRAS": 35000,
                    "tRCD": 13750,
                    "tRCD_WR": 13750,
                    "tREFI": 7800000,
                    "tRFC": 260000,
                    "tRP": 13750,
                    "tRRD": 6000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 2500,
                    "tWR": 15000,
                    "tWTR": 7500,
                    "tWTR_L": 7500,
                    "tXAW": 30000,
                    "tXP": 6000,
                    "tXPDLL": 0,
                    "tXS": 270000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.ruby.crossbars.mem_side_ports[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls1",
                "path": "system.mem_ctrls1",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls1.dram",
                    "IDD0": 0.055,
                    "IDD02": 0.0,
                    "IDD2N": 0.032,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.032,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.038,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.038,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.157,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.125,
                    "IDD4W2": 0.0,
                    "IDD5": 0.23500000000000001,
                    "IDD52": 0.0,
                    "IDD6": 0.02,
                    "IDD62": 0.0,
                    "VDD": 1.5,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 8,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 1024,
                    "device_size": 536870912,
                    "devices_per_rank": 8,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls1.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "4294967296:9663676416",
                    "ranks_per_channel": 2,
                    "read_buffer_size": 32,
                    "tAAD": 1250,
                    "tBURST": 5000,
                    "tBURST_MAX": 5000,
                    "tBURST_MIN": 5000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 1250,
                    "tCL": 13750,
                    "tCS": 2500,
                    "tCWL": 13750,
                    "tPPD": 0,
                    "tRAS": 35000,
                    "tRCD": 13750,
                    "tRCD_WR": 13750,
                    "tREFI": 7800000,
                    "tRFC": 260000,
                    "tRP": 13750,
                    "tRRD": 6000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 2500,
                    "tWR": 15000,
                    "tWTR": 7500,
                    "tWTR_L": 7500,
                    "tXAW": 30000,
                    "tXP": 6000,
                    "tXPDLL": 0,
                    "tXS": 270000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.ruby.crossbars.mem_side_ports[1]",
                    "is_source": "False"
                }
            }
        ],
        "pc": {
            "type": "Pc",
            "cxx_class": "gem5::Pc",
            "name": "pc",
            "path": "system.pc",
            "eventq_index": 0,
            "south_bridge": {
                "type": "SouthBridge",
                "cxx_class": "gem5::SouthBridge",
                "name": "south_bridge",
                "path": "system.pc.south_bridge",
                "cmos": {
                    "type": "Cmos",
                    "cxx_class": "gem5::X86ISA::Cmos",
                    "name": "cmos",
                    "path": "system.pc.south_bridge.cmos",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "pio_addr": 9223372036854775920,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.pc.south_bridge.cmos.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "system",
                    "time": "Sun Jan  1 00:00:00 2012",
                    "int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "system.pc.south_bridge.pic2.inputs[0]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.iobus.mem_side_ports[0]",
                        "is_source": "False"
                    }
                },
                "dma1": {
                    "type": "I8237",
                    "cxx_class": "gem5::X86ISA::I8237",
                    "name": "dma1",
                    "path": "system.pc.south_bridge.dma1",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "pio_addr": 9223372036854775808,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.pc.south_bridge.dma1.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "system",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.iobus.mem_side_ports[1]",
                        "is_source": "False"
                    }
                },
                "eventq_index": 0,
                "io_apic": {
                    "type": "I82094AA",
                    "cxx_class": "gem5::X86ISA::I82094AA",
                    "name": "io_apic",
                    "path": "system.pc.south_bridge.io_apic",
                    "apic_id": 1,
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "int_latency": 1000,
                    "pio_addr": 4273995776,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.pc.south_bridge.io_apic.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "system",
                    "inputs": {
                        "role": "Int Sink Pin",
                        "peer": [
                            "system.pc.south_bridge.pic1.output[0]",
                            "system.pc.south_bridge.keyboard.keyboard_int_pin[0]",
                            "system.pc.south_bridge.pit.int_pin[1]",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "system.pc.south_bridge.keyboard.mouse_int_pin[0]",
                            "None",
                            "system.pc.south_bridge.ide.int_primary[1]",
                            "system.pc.south_bridge.ide.int_secondary[1]"
                        ],
                        "is_source": "False"
                    },
                    "int_requestor": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.iobus.cpu_side_ports[0]",
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.iobus.mem_side_ports[8]",
                        "is_source": "False"
                    }
                },
                "keyboard": {
                    "type": "I8042",
                    "cxx_class": "gem5::X86ISA::I8042",
                    "name": "keyboard",
                    "path": "system.pc.south_bridge.keyboard",
                    "clk_domain": "system.clk_domain",
                    "command_port": 9223372036854775908,
                    "data_port": 9223372036854775904,
                    "eventq_index": 0,
                    "keyboard": {
                        "type": "PS2Keyboard",
                        "cxx_class": "gem5::ps2::PS2Keyboard",
                        "name": "keyboard",
                        "path": "system.pc.south_bridge.keyboard.keyboard",
                        "eventq_index": 0,
                        "vnc": null
                    },
                    "mouse": {
                        "type": "PS2Mouse",
                        "cxx_class": "gem5::ps2::PS2Mouse",
                        "name": "mouse",
                        "path": "system.pc.south_bridge.keyboard.mouse",
                        "eventq_index": 0
                    },
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.pc.south_bridge.keyboard.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "system",
                    "keyboard_int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "system.pc.south_bridge.io_apic.inputs[1]"
                        ],
                        "is_source": "True"
                    },
                    "mouse_int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "system.pc.south_bridge.io_apic.inputs[12]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.iobus.mem_side_ports[3]",
                        "is_source": "False"
                    }
                },
                "pic1": {
                    "type": "I8259",
                    "cxx_class": "gem5::X86ISA::I8259",
                    "name": "pic1",
                    "path": "system.pc.south_bridge.pic1",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "mode": "I8259Master",
                    "pio_addr": 9223372036854775840,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.pc.south_bridge.pic1.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "slave": "system.pc.south_bridge.pic2",
                    "system": "system",
                    "inputs": {
                        "role": "Int Sink Pin",
                        "peer": [
                            "system.pc.south_bridge.pit.int_pin[0]",
                            "None",
                            "system.pc.south_bridge.pic2.output[0]"
                        ],
                        "is_source": "False"
                    },
                    "output": {
                        "role": "Int Source Pin",
                        "peer": [
                            "system.pc.south_bridge.io_apic.inputs[0]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.iobus.mem_side_ports[4]",
                        "is_source": "False"
                    }
                },
                "pic2": {
                    "type": "I8259",
                    "cxx_class": "gem5::X86ISA::I8259",
                    "name": "pic2",
                    "path": "system.pc.south_bridge.pic2",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "mode": "I8259Slave",
                    "pio_addr": 9223372036854775968,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.pc.south_bridge.pic2.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "slave": null,
                    "system": "system",
                    "inputs": {
                        "role": "Int Sink Pin",
                        "peer": [
                            "system.pc.south_bridge.cmos.int_pin[0]",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "system.pc.south_bridge.ide.int_primary[0]",
                            "system.pc.south_bridge.ide.int_secondary[0]"
                        ],
                        "is_source": "False"
                    },
                    "output": {
                        "role": "Int Source Pin",
                        "peer": [
                            "system.pc.south_bridge.pic1.inputs[2]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.iobus.mem_side_ports[5]",
                        "is_source": "False"
                    }
                },
                "pit": {
                    "type": "I8254",
                    "cxx_class": "gem5::X86ISA::I8254",
                    "name": "pit",
                    "path": "system.pc.south_bridge.pit",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "pio_addr": 9223372036854775872,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.pc.south_bridge.pit.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "system",
                    "int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "system.pc.south_bridge.pic1.inputs[0]",
                            "system.pc.south_bridge.io_apic.inputs[2]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.iobus.mem_side_ports[6]",
                        "is_source": "False"
                    }
                },
                "speaker": {
                    "type": "PcSpeaker",
                    "cxx_class": "gem5::X86ISA::Speaker",
                    "name": "speaker",
                    "path": "system.pc.south_bridge.speaker",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "i8254": "system.pc.south_bridge.pit",
                    "pio_addr": 9223372036854775905,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.pc.south_bridge.speaker.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "system",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.iobus.mem_side_ports[7]",
                        "is_source": "False"
                    }
                },
                "ide": {
                    "type": "X86IdeController",
                    "cxx_class": "gem5::X86IdeController",
                    "name": "ide",
                    "path": "system.pc.south_bridge.ide",
                    "BAR0": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR0",
                        "path": "system.pc.south_bridge.ide.BAR0",
                        "addr": 496,
                        "eventq_index": 0,
                        "size": 8
                    },
                    "BAR1": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR1",
                        "path": "system.pc.south_bridge.ide.BAR1",
                        "addr": 1012,
                        "eventq_index": 0,
                        "size": 3
                    },
                    "BAR2": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR2",
                        "path": "system.pc.south_bridge.ide.BAR2",
                        "addr": 368,
                        "eventq_index": 0,
                        "size": 8
                    },
                    "BAR3": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR3",
                        "path": "system.pc.south_bridge.ide.BAR3",
                        "addr": 884,
                        "eventq_index": 0,
                        "size": 3
                    },
                    "BAR4": {
                        "type": "PciIoBar",
                        "cxx_class": "gem5::PciIoBar",
                        "name": "BAR4",
                        "path": "system.pc.south_bridge.ide.BAR4",
                        "eventq_index": 0,
                        "size": 16
                    },
                    "BAR5": {
                        "type": "PciBarNone",
                        "cxx_class": "gem5::PciBarNone",
                        "name": "BAR5",
                        "path": "system.pc.south_bridge.ide.BAR5",
                        "eventq_index": 0
                    },
                    "BIST": 0,
                    "CacheLineSize": 0,
                    "CapabilityPtr": 0,
                    "CardbusCIS": 0,
                    "ClassCode": 1,
                    "Command": 0,
                    "DeviceID": 28945,
                    "ExpansionROM": 0,
                    "HeaderType": 0,
                    "InterruptLine": 255,
                    "InterruptPin": 1,
                    "LatencyTimer": 0,
                    "MSICAPBaseOffset": 0,
                    "MSICAPCapId": 0,
                    "MSICAPMaskBits": 0,
                    "MSICAPMsgAddr": 0,
                    "MSICAPMsgCtrl": 0,
                    "MSICAPMsgData": 0,
                    "MSICAPMsgUpperAddr": 0,
                    "MSICAPNextCapability": 0,
                    "MSICAPPendingBits": 0,
                    "MSIXCAPBaseOffset": 0,
                    "MSIXCAPCapId": 0,
                    "MSIXCAPNextCapability": 0,
                    "MSIXMsgCtrl": 0,
                    "MSIXPbaOffset": 0,
                    "MSIXTableOffset": 0,
                    "MaximumLatency": 0,
                    "MinimumGrant": 0,
                    "PMCAPBaseOffset": 0,
                    "PMCAPCapId": 0,
                    "PMCAPCapabilities": 0,
                    "PMCAPCtrlStatus": 0,
                    "PMCAPNextCapability": 0,
                    "PXCAPBaseOffset": 0,
                    "PXCAPCapId": 0,
                    "PXCAPCapabilities": 0,
                    "PXCAPDevCap2": 0,
                    "PXCAPDevCapabilities": 0,
                    "PXCAPDevCtrl": 0,
                    "PXCAPDevCtrl2": 0,
                    "PXCAPDevStatus": 0,
                    "PXCAPLinkCap": 0,
                    "PXCAPLinkCtrl": 0,
                    "PXCAPLinkStatus": 0,
                    "PXCAPNextCapability": 0,
                    "ProgIF": 128,
                    "Revision": 0,
                    "Status": 640,
                    "SubClassCode": 1,
                    "SubsystemID": 0,
                    "SubsystemVendorID": 0,
                    "VendorID": 32902,
                    "clk_domain": "system.clk_domain",
                    "config_latency": 20000,
                    "ctrl_offset": 0,
                    "disks": [
                        {
                            "type": "IdeDisk",
                            "cxx_class": "gem5::IdeDisk",
                            "name": "disks",
                            "path": "system.pc.south_bridge.ide.disks",
                            "delay": 1000000,
                            "driveID": "device0",
                            "eventq_index": 0,
                            "image": {
                                "type": "CowDiskImage",
                                "cxx_class": "gem5::CowDiskImage",
                                "name": "image",
                                "path": "system.pc.south_bridge.ide.disks.image",
                                "child": {
                                    "type": "RawDiskImage",
                                    "cxx_class": "gem5::RawDiskImage",
                                    "name": "child",
                                    "path": "system.pc.south_bridge.ide.disks.image.child",
                                    "eventq_index": 0,
                                    "image_file": "/proj/snic2022-22-557/rashid/fs_img/spec17.img",
                                    "read_only": true
                                },
                                "eventq_index": 0,
                                "image_file": "",
                                "read_only": false,
                                "table_size": 65536
                            }
                        }
                    ],
                    "eventq_index": 0,
                    "host": "system.pc.pci_host",
                    "io_shift": 0,
                    "pci_bus": 0,
                    "pci_dev": 4,
                    "pci_func": 0,
                    "pio_latency": 30000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.pc.south_bridge.ide.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "sid": 0,
                    "ssid": 0,
                    "system": "system",
                    "dma": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.ruby.dma_cntrl0.dma_sequencer.in_ports[0]",
                        "is_source": "True"
                    },
                    "int_primary": {
                        "role": "Int Source Pin",
                        "peer": [
                            "system.pc.south_bridge.pic2.inputs[6]",
                            "system.pc.south_bridge.io_apic.inputs[14]"
                        ],
                        "is_source": "True"
                    },
                    "int_secondary": {
                        "role": "Int Source Pin",
                        "peer": [
                            "system.pc.south_bridge.pic2.inputs[7]",
                            "system.pc.south_bridge.io_apic.inputs[15]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.iobus.mem_side_ports[2]",
                        "is_source": "False"
                    }
                }
            },
            "system": "system",
            "bad_addr": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "bad_addr",
                "path": "system.pc.bad_addr",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 0,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.pc.bad_addr.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": true,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "system",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.pc.default_bus.default",
                    "is_source": "False"
                }
            },
            "com_1": {
                "type": "Uart8250",
                "cxx_class": "gem5::Uart8250",
                "name": "com_1",
                "path": "system.pc.com_1",
                "clk_domain": "system.clk_domain",
                "device": {
                    "type": "Terminal",
                    "cxx_class": "gem5::Terminal",
                    "name": "device",
                    "path": "system.pc.com_1.device",
                    "eventq_index": 0,
                    "number": 0,
                    "outfile": "file",
                    "port": "#3456"
                },
                "eventq_index": 0,
                "pio_addr": 9223372036854776824,
                "pio_latency": 100000,
                "pio_size": 8,
                "platform": "system.pc",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.pc.com_1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "system",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.iobus.mem_side_ports[9]",
                    "is_source": "False"
                }
            },
            "default_bus": {
                "type": "NoncoherentXBar",
                "cxx_class": "gem5::NoncoherentXBar",
                "name": "default_bus",
                "path": "system.pc.default_bus",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "forward_latency": 1,
                "frontend_latency": 2,
                "header_latency": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.pc.default_bus.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 2,
                "use_default_range": false,
                "width": 16,
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.iobus.default"
                    ],
                    "is_source": "False"
                },
                "default": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.pc.bad_addr.pio",
                    "is_source": "True"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.pc.empty_isa.pio"
                    ],
                    "is_source": "True"
                }
            },
            "empty_isa": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "empty_isa",
                "path": "system.pc.empty_isa",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854775808,
                "pio_latency": 100000,
                "pio_size": 65536,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.pc.empty_isa.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 0,
                "ret_data32": 0,
                "ret_data64": 0,
                "ret_data8": 0,
                "system": "system",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.pc.default_bus.mem_side_ports[0]",
                    "is_source": "False"
                }
            },
            "fake_com_2": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_com_2",
                "path": "system.pc.fake_com_2",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776568,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.pc.fake_com_2.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "system",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.iobus.mem_side_ports[10]",
                    "is_source": "False"
                }
            },
            "fake_com_3": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_com_3",
                "path": "system.pc.fake_com_3",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776808,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.pc.fake_com_3.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "system",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.iobus.mem_side_ports[11]",
                    "is_source": "False"
                }
            },
            "fake_com_4": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_com_4",
                "path": "system.pc.fake_com_4",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776552,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.pc.fake_com_4.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "system",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.iobus.mem_side_ports[12]",
                    "is_source": "False"
                }
            },
            "fake_floppy": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_floppy",
                "path": "system.pc.fake_floppy",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776818,
                "pio_latency": 100000,
                "pio_size": 2,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.pc.fake_floppy.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "system",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.iobus.mem_side_ports[13]",
                    "is_source": "False"
                }
            },
            "pci_host": {
                "type": "GenericPciHost",
                "cxx_class": "gem5::GenericPciHost",
                "name": "pci_host",
                "path": "system.pc.pci_host",
                "clk_domain": "system.clk_domain",
                "conf_base": 13835058055282163712,
                "conf_device_bits": 8,
                "conf_size": 16777216,
                "eventq_index": 0,
                "pci_dma_base": 0,
                "pci_mem_base": 0,
                "pci_pio_base": 9223372036854775808,
                "platform": "system.pc",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.pc.pci_host.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "system",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.iobus.mem_side_ports[14]",
                    "is_source": "False"
                }
            }
        },
        "ruby": {
            "type": "RubySystem",
            "cxx_class": "gem5::ruby::RubySystem",
            "name": "ruby",
            "path": "system.ruby",
            "access_backing_store": false,
            "all_instructions": false,
            "block_size_bytes": 64,
            "clk_domain": {
                "type": "SrcClockDomain",
                "cxx_class": "gem5::SrcClockDomain",
                "name": "clk_domain",
                "path": "system.ruby.clk_domain",
                "clock": [
                    500
                ],
                "domain_id": -1,
                "eventq_index": 0,
                "init_perf_level": 0,
                "voltage_domain": "system.voltage_domain"
            },
            "eventq_index": 0,
            "hot_lines": false,
            "memory_size_bits": 48,
            "num_of_sequencers": 1,
            "number_of_virtual_networks": 3,
            "phys_mem": null,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.ruby.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "randomization": false,
            "system": "system",
            "crossbars": [
                {
                    "type": "NoncoherentXBar",
                    "cxx_class": "gem5::NoncoherentXBar",
                    "name": "crossbars",
                    "path": "system.ruby.crossbars",
                    "clk_domain": "system.ruby.clk_domain",
                    "eventq_index": 0,
                    "forward_latency": 1,
                    "frontend_latency": 2,
                    "header_latency": 1,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.ruby.crossbars.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "response_latency": 2,
                    "use_default_range": false,
                    "width": 16,
                    "cpu_side_ports": {
                        "role": "GEM5 RESPONDER",
                        "peer": [
                            "system.ruby.dir_cntrl0.memory_out_port"
                        ],
                        "is_source": "False"
                    },
                    "mem_side_ports": {
                        "role": "GEM5 REQUESTOR",
                        "peer": [
                            "system.mem_ctrls0.port",
                            "system.mem_ctrls1.port"
                        ],
                        "is_source": "True"
                    }
                }
            ],
            "dir_cntrl0": {
                "type": "Directory_Controller",
                "cxx_class": "gem5::ruby::Directory_Controller",
                "name": "dir_cntrl0",
                "path": "system.ruby.dir_cntrl0",
                "addr_ranges": [
                    "0:3221225472",
                    "4294967296:9663676416"
                ],
                "buffer_size": 0,
                "clk_domain": "system.ruby.clk_domain",
                "cluster_id": 0,
                "directory": {
                    "type": "RubyDirectoryMemory",
                    "cxx_class": "gem5::ruby::DirectoryMemory",
                    "name": "directory",
                    "path": "system.ruby.dir_cntrl0.directory",
                    "addr_ranges": [
                        "0:3221225472",
                        "4294967296:9663676416"
                    ],
                    "eventq_index": 0
                },
                "directory_latency": 6,
                "downstream_destinations": [],
                "eventq_index": 0,
                "mandatory_queue_latency": 1,
                "number_of_TBEs": 256,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.ruby.dir_cntrl0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "recycle_latency": 10,
                "requestToDir": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "requestToDir",
                    "path": "system.ruby.dir_cntrl0.requestToDir",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "in_port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.ruby.network.out_port[5]",
                        "is_source": "False"
                    }
                },
                "requestToMemory": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "requestToMemory",
                    "path": "system.ruby.dir_cntrl0.requestToMemory",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0
                },
                "responseFromDir": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "responseFromDir",
                    "path": "system.ruby.dir_cntrl0.responseFromDir",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "out_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.ruby.network.in_port[6]",
                        "is_source": "True"
                    }
                },
                "responseFromMemory": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "responseFromMemory",
                    "path": "system.ruby.dir_cntrl0.responseFromMemory",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0
                },
                "responseToDir": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "responseToDir",
                    "path": "system.ruby.dir_cntrl0.responseToDir",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "in_port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.ruby.network.out_port[6]",
                        "is_source": "False"
                    }
                },
                "ruby_system": "system.ruby",
                "system": "system",
                "to_mem_ctrl_latency": 1,
                "transitions_per_cycle": 32,
                "upstream_destinations": [],
                "version": 0,
                "memory_out_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.ruby.crossbars.cpu_side_ports[0]",
                    "is_source": "True"
                }
            },
            "dma_cntrl0": {
                "type": "DMA_Controller",
                "cxx_class": "gem5::ruby::DMA_Controller",
                "name": "dma_cntrl0",
                "path": "system.ruby.dma_cntrl0",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "buffer_size": 0,
                "clk_domain": "system.ruby.clk_domain",
                "cluster_id": 0,
                "dma_sequencer": {
                    "type": "DMASequencer",
                    "cxx_class": "gem5::ruby::DMASequencer",
                    "name": "dma_sequencer",
                    "path": "system.ruby.dma_cntrl0.dma_sequencer",
                    "clk_domain": "system.ruby.clk_domain",
                    "eventq_index": 0,
                    "is_cpu_sequencer": true,
                    "max_outstanding_requests": 64,
                    "no_retry_on_stall": false,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.ruby.dma_cntrl0.dma_sequencer.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "ruby_system": "system.ruby",
                    "support_data_reqs": true,
                    "support_inst_reqs": true,
                    "system": "system",
                    "using_ruby_tester": false,
                    "version": 0,
                    "in_ports": {
                        "role": "GEM5 RESPONDER",
                        "peer": [
                            "system.pc.south_bridge.ide.dma"
                        ],
                        "is_source": "False"
                    }
                },
                "downstream_destinations": [],
                "eventq_index": 0,
                "mandatoryQueue": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "mandatoryQueue",
                    "path": "system.ruby.dma_cntrl0.mandatoryQueue",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0
                },
                "mandatory_queue_latency": 1,
                "number_of_TBEs": 256,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.ruby.dma_cntrl0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "recycle_latency": 10,
                "requestToDir": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "requestToDir",
                    "path": "system.ruby.dma_cntrl0.requestToDir",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "out_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.ruby.network.in_port[7]",
                        "is_source": "True"
                    }
                },
                "request_latency": 6,
                "responseFromDir": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "responseFromDir",
                    "path": "system.ruby.dma_cntrl0.responseFromDir",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": true,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "in_port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.ruby.network.out_port[7]",
                        "is_source": "False"
                    }
                },
                "ruby_system": "system.ruby",
                "system": "system",
                "transitions_per_cycle": 4,
                "upstream_destinations": [],
                "version": 0
            },
            "io_controller": {
                "type": "DMA_Controller",
                "cxx_class": "gem5::ruby::DMA_Controller",
                "name": "io_controller",
                "path": "system.ruby.io_controller",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "buffer_size": 0,
                "clk_domain": "system.ruby.clk_domain",
                "cluster_id": 0,
                "dma_sequencer": {
                    "type": "DMASequencer",
                    "cxx_class": "gem5::ruby::DMASequencer",
                    "name": "dma_sequencer",
                    "path": "system.ruby.io_controller.dma_sequencer",
                    "clk_domain": "system.ruby.clk_domain",
                    "eventq_index": 0,
                    "is_cpu_sequencer": true,
                    "max_outstanding_requests": 64,
                    "no_retry_on_stall": false,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.ruby.io_controller.dma_sequencer.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "ruby_system": "system.ruby",
                    "support_data_reqs": true,
                    "support_inst_reqs": true,
                    "system": "system",
                    "using_ruby_tester": false,
                    "version": 1,
                    "in_ports": {
                        "role": "GEM5 RESPONDER",
                        "peer": [
                            "system.iobus.mem_side_ports[16]"
                        ],
                        "is_source": "False"
                    }
                },
                "downstream_destinations": [],
                "eventq_index": 0,
                "mandatoryQueue": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "mandatoryQueue",
                    "path": "system.ruby.io_controller.mandatoryQueue",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0
                },
                "mandatory_queue_latency": 1,
                "number_of_TBEs": 256,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.ruby.io_controller.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "recycle_latency": 10,
                "requestToDir": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "requestToDir",
                    "path": "system.ruby.io_controller.requestToDir",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "out_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.ruby.network.in_port[8]",
                        "is_source": "True"
                    }
                },
                "request_latency": 6,
                "responseFromDir": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "responseFromDir",
                    "path": "system.ruby.io_controller.responseFromDir",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": true,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "in_port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.ruby.network.out_port[8]",
                        "is_source": "False"
                    }
                },
                "ruby_system": "system.ruby",
                "system": "system",
                "transitions_per_cycle": 32,
                "upstream_destinations": [],
                "version": 1
            },
            "l1_cntrl0": {
                "type": "L1Cache_Controller",
                "cxx_class": "gem5::ruby::L1Cache_Controller",
                "name": "l1_cntrl0",
                "path": "system.ruby.l1_cntrl0",
                "L1Dcache": {
                    "type": "RubyCache",
                    "cxx_class": "gem5::ruby::CacheMemory",
                    "name": "L1Dcache",
                    "path": "system.ruby.l1_cntrl0.L1Dcache",
                    "assoc": 8,
                    "block_size": 0,
                    "dataAccessLatency": 1,
                    "dataArrayBanks": 1,
                    "eventq_index": 0,
                    "is_icache": false,
                    "replacement_policy": {
                        "type": "TreePLRURP",
                        "cxx_class": "gem5::replacement_policy::TreePLRU",
                        "name": "replacement_policy",
                        "path": "system.ruby.l1_cntrl0.L1Dcache.replacement_policy",
                        "eventq_index": 0,
                        "num_leaves": 8
                    },
                    "resourceStalls": false,
                    "ruby_system": "system.ruby",
                    "size": 65536,
                    "start_index_bit": 6,
                    "tagAccessLatency": 1,
                    "tagArrayBanks": 1
                },
                "L1Icache": {
                    "type": "RubyCache",
                    "cxx_class": "gem5::ruby::CacheMemory",
                    "name": "L1Icache",
                    "path": "system.ruby.l1_cntrl0.L1Icache",
                    "assoc": 8,
                    "block_size": 0,
                    "dataAccessLatency": 1,
                    "dataArrayBanks": 1,
                    "eventq_index": 0,
                    "is_icache": true,
                    "replacement_policy": {
                        "type": "TreePLRURP",
                        "cxx_class": "gem5::replacement_policy::TreePLRU",
                        "name": "replacement_policy",
                        "path": "system.ruby.l1_cntrl0.L1Icache.replacement_policy",
                        "eventq_index": 0,
                        "num_leaves": 8
                    },
                    "resourceStalls": false,
                    "ruby_system": "system.ruby",
                    "size": 65536,
                    "start_index_bit": 6,
                    "tagAccessLatency": 1,
                    "tagArrayBanks": 1
                },
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "buffer_size": 0,
                "clk_domain": "system.cpu_clk_domain",
                "cluster_id": 0,
                "downstream_destinations": [],
                "enable_prefetch": false,
                "eventq_index": 0,
                "l1_request_latency": 2,
                "l1_response_latency": 2,
                "l2_select_num_bits": 0,
                "mandatoryQueue": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "mandatoryQueue",
                    "path": "system.ruby.l1_cntrl0.mandatoryQueue",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0
                },
                "mandatory_queue_latency": 1,
                "number_of_TBEs": 256,
                "optionalQueue": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "optionalQueue",
                    "path": "system.ruby.l1_cntrl0.optionalQueue",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0
                },
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.ruby.l1_cntrl0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetcher": {
                    "type": "RubyPrefetcher",
                    "cxx_class": "gem5::ruby::RubyPrefetcher",
                    "name": "prefetcher",
                    "path": "system.ruby.l1_cntrl0.prefetcher",
                    "cross_page": false,
                    "eventq_index": 0,
                    "nonunit_filter": 8,
                    "num_startup_pfs": 1,
                    "num_streams": 4,
                    "page_shift": 12,
                    "train_misses": 4,
                    "unit_filter": 8
                },
                "recycle_latency": 10,
                "requestFromL1Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "requestFromL1Cache",
                    "path": "system.ruby.l1_cntrl0.requestFromL1Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "out_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.ruby.network.in_port[0]",
                        "is_source": "True"
                    }
                },
                "requestToL1Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "requestToL1Cache",
                    "path": "system.ruby.l1_cntrl0.requestToL1Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "in_port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.ruby.network.out_port[0]",
                        "is_source": "False"
                    }
                },
                "responseFromL1Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "responseFromL1Cache",
                    "path": "system.ruby.l1_cntrl0.responseFromL1Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "out_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.ruby.network.in_port[1]",
                        "is_source": "True"
                    }
                },
                "responseToL1Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "responseToL1Cache",
                    "path": "system.ruby.l1_cntrl0.responseToL1Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "in_port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.ruby.network.out_port[1]",
                        "is_source": "False"
                    }
                },
                "ruby_system": "system.ruby",
                "send_evictions": true,
                "sequencer": {
                    "type": "RubySequencer",
                    "cxx_class": "gem5::ruby::Sequencer",
                    "name": "sequencer",
                    "path": "system.ruby.l1_cntrl0.sequencer",
                    "clk_domain": "system.cpu_clk_domain",
                    "coreid": 99,
                    "dcache": "system.ruby.l1_cntrl0.L1Dcache",
                    "deadlock_threshold": 500000,
                    "eventq_index": 0,
                    "garnet_standalone": false,
                    "is_cpu_sequencer": true,
                    "max_outstanding_requests": 16,
                    "no_retry_on_stall": false,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.ruby.l1_cntrl0.sequencer.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "ruby_system": "system.ruby",
                    "support_data_reqs": true,
                    "support_inst_reqs": true,
                    "system": "system",
                    "using_ruby_tester": false,
                    "version": 0,
                    "in_ports": {
                        "role": "GEM5 RESPONDER",
                        "peer": [
                            "system.cpu.icache_port",
                            "system.cpu.dcache_port",
                            "system.cpu.mmu.itb.walker.port",
                            "system.cpu.mmu.dtb.walker.port",
                            "system.cpu.interrupts.int_requestor"
                        ],
                        "is_source": "False"
                    },
                    "interrupt_out_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": [
                            "system.cpu.interrupts.pio",
                            "system.cpu.interrupts.int_responder"
                        ],
                        "is_source": "True"
                    },
                    "mem_request_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.iobus.cpu_side_ports[3]",
                        "is_source": "True"
                    },
                    "pio_request_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.iobus.cpu_side_ports[2]",
                        "is_source": "True"
                    },
                    "pio_response_port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.iobus.mem_side_ports[15]",
                        "is_source": "False"
                    }
                },
                "system": "system",
                "to_l2_latency": 1,
                "transitions_per_cycle": 4,
                "unblockFromL1Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "unblockFromL1Cache",
                    "path": "system.ruby.l1_cntrl0.unblockFromL1Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "out_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.ruby.network.in_port[2]",
                        "is_source": "True"
                    }
                },
                "upstream_destinations": [],
                "version": 0
            },
            "l2_cntrl0": {
                "type": "L2Cache_Controller",
                "cxx_class": "gem5::ruby::L2Cache_Controller",
                "name": "l2_cntrl0",
                "path": "system.ruby.l2_cntrl0",
                "DirRequestFromL2Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "DirRequestFromL2Cache",
                    "path": "system.ruby.l2_cntrl0.DirRequestFromL2Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "out_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.ruby.network.in_port[3]",
                        "is_source": "True"
                    }
                },
                "L1RequestFromL2Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "L1RequestFromL2Cache",
                    "path": "system.ruby.l2_cntrl0.L1RequestFromL2Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "out_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.ruby.network.in_port[4]",
                        "is_source": "True"
                    }
                },
                "L1RequestToL2Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "L1RequestToL2Cache",
                    "path": "system.ruby.l2_cntrl0.L1RequestToL2Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "in_port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.ruby.network.out_port[3]",
                        "is_source": "False"
                    }
                },
                "L2cache": {
                    "type": "RubyCache",
                    "cxx_class": "gem5::ruby::CacheMemory",
                    "name": "L2cache",
                    "path": "system.ruby.l2_cntrl0.L2cache",
                    "assoc": 16,
                    "block_size": 0,
                    "dataAccessLatency": 1,
                    "dataArrayBanks": 1,
                    "eventq_index": 0,
                    "is_icache": false,
                    "replacement_policy": {
                        "type": "TreePLRURP",
                        "cxx_class": "gem5::replacement_policy::TreePLRU",
                        "name": "replacement_policy",
                        "path": "system.ruby.l2_cntrl0.L2cache.replacement_policy",
                        "eventq_index": 0,
                        "num_leaves": 16
                    },
                    "resourceStalls": false,
                    "ruby_system": "system.ruby",
                    "size": 2097152,
                    "start_index_bit": 6,
                    "tagAccessLatency": 1,
                    "tagArrayBanks": 1
                },
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "buffer_size": 0,
                "clk_domain": "system.ruby.clk_domain",
                "cluster_id": 0,
                "downstream_destinations": [],
                "eventq_index": 0,
                "l2_request_latency": 2,
                "l2_response_latency": 2,
                "mandatory_queue_latency": 1,
                "number_of_TBEs": 256,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.ruby.l2_cntrl0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "recycle_latency": 10,
                "responseFromL2Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "responseFromL2Cache",
                    "path": "system.ruby.l2_cntrl0.responseFromL2Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "out_port": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.ruby.network.in_port[5]",
                        "is_source": "True"
                    }
                },
                "responseToL2Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "responseToL2Cache",
                    "path": "system.ruby.l2_cntrl0.responseToL2Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "in_port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.ruby.network.out_port[4]",
                        "is_source": "False"
                    }
                },
                "ruby_system": "system.ruby",
                "system": "system",
                "to_l1_latency": 1,
                "transitions_per_cycle": 4,
                "unblockToL2Cache": {
                    "type": "MessageBuffer",
                    "cxx_class": "gem5::ruby::MessageBuffer",
                    "name": "unblockToL2Cache",
                    "path": "system.ruby.l2_cntrl0.unblockToL2Cache",
                    "allow_zero_latency": false,
                    "buffer_size": 0,
                    "eventq_index": 0,
                    "max_dequeue_rate": 0,
                    "ordered": false,
                    "randomization": "ruby_system",
                    "routing_priority": 0,
                    "in_port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.ruby.network.out_port[2]",
                        "is_source": "False"
                    }
                },
                "upstream_destinations": [],
                "version": 0
            },
            "memctrl_clk_domain": {
                "type": "DerivedClockDomain",
                "cxx_class": "gem5::DerivedClockDomain",
                "name": "memctrl_clk_domain",
                "path": "system.ruby.memctrl_clk_domain",
                "clk_divider": 3,
                "clk_domain": "system.ruby.clk_domain",
                "eventq_index": 0
            },
            "network": {
                "type": "SimpleNetwork",
                "cxx_class": "gem5::ruby::SimpleNetwork",
                "name": "network",
                "path": "system.ruby.network",
                "buffer_size": 0,
                "clk_domain": "system.ruby.clk_domain",
                "control_msg_size": 8,
                "data_msg_size": 64,
                "endpoint_bandwidth": 1000,
                "eventq_index": 0,
                "ext_links": [
                    {
                        "type": "SimpleExtLink",
                        "cxx_class": "gem5::ruby::SimpleExtLink",
                        "name": "ext_links0",
                        "path": "system.ruby.network.ext_links0",
                        "bandwidth_factor": 16,
                        "eventq_index": 0,
                        "ext_node": "system.ruby.l1_cntrl0",
                        "int_node": "system.ruby.network.routers",
                        "latency": 1,
                        "link_id": 0,
                        "supported_vnets": [],
                        "weight": 1
                    },
                    {
                        "type": "SimpleExtLink",
                        "cxx_class": "gem5::ruby::SimpleExtLink",
                        "name": "ext_links1",
                        "path": "system.ruby.network.ext_links1",
                        "bandwidth_factor": 16,
                        "eventq_index": 0,
                        "ext_node": "system.ruby.l2_cntrl0",
                        "int_node": "system.ruby.network.routers",
                        "latency": 1,
                        "link_id": 1,
                        "supported_vnets": [],
                        "weight": 1
                    },
                    {
                        "type": "SimpleExtLink",
                        "cxx_class": "gem5::ruby::SimpleExtLink",
                        "name": "ext_links2",
                        "path": "system.ruby.network.ext_links2",
                        "bandwidth_factor": 16,
                        "eventq_index": 0,
                        "ext_node": "system.ruby.dir_cntrl0",
                        "int_node": "system.ruby.network.routers",
                        "latency": 1,
                        "link_id": 2,
                        "supported_vnets": [],
                        "weight": 1
                    },
                    {
                        "type": "SimpleExtLink",
                        "cxx_class": "gem5::ruby::SimpleExtLink",
                        "name": "ext_links3",
                        "path": "system.ruby.network.ext_links3",
                        "bandwidth_factor": 16,
                        "eventq_index": 0,
                        "ext_node": "system.ruby.dma_cntrl0",
                        "int_node": "system.ruby.network.routers",
                        "latency": 1,
                        "link_id": 3,
                        "supported_vnets": [],
                        "weight": 1
                    },
                    {
                        "type": "SimpleExtLink",
                        "cxx_class": "gem5::ruby::SimpleExtLink",
                        "name": "ext_links4",
                        "path": "system.ruby.network.ext_links4",
                        "bandwidth_factor": 16,
                        "eventq_index": 0,
                        "ext_node": "system.ruby.io_controller",
                        "int_node": "system.ruby.network.routers",
                        "latency": 1,
                        "link_id": 4,
                        "supported_vnets": [],
                        "weight": 1
                    }
                ],
                "int_links": [],
                "netifs": [],
                "number_of_virtual_networks": 3,
                "physical_vnets_bandwidth": [],
                "physical_vnets_channels": [],
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.ruby.network.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "routers": [
                    {
                        "type": "Switch",
                        "cxx_class": "gem5::ruby::Switch",
                        "name": "routers",
                        "path": "system.ruby.network.routers",
                        "clk_domain": "system.ruby.clk_domain",
                        "eventq_index": 0,
                        "ext_routing_latency": 1,
                        "int_routing_latency": 1,
                        "latency": 1,
                        "port_buffers": [
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers00",
                                "path": "system.ruby.network.routers.port_buffers00",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers01",
                                "path": "system.ruby.network.routers.port_buffers01",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers02",
                                "path": "system.ruby.network.routers.port_buffers02",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers03",
                                "path": "system.ruby.network.routers.port_buffers03",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers04",
                                "path": "system.ruby.network.routers.port_buffers04",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers05",
                                "path": "system.ruby.network.routers.port_buffers05",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers06",
                                "path": "system.ruby.network.routers.port_buffers06",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers07",
                                "path": "system.ruby.network.routers.port_buffers07",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers08",
                                "path": "system.ruby.network.routers.port_buffers08",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers09",
                                "path": "system.ruby.network.routers.port_buffers09",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers10",
                                "path": "system.ruby.network.routers.port_buffers10",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers11",
                                "path": "system.ruby.network.routers.port_buffers11",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers12",
                                "path": "system.ruby.network.routers.port_buffers12",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers13",
                                "path": "system.ruby.network.routers.port_buffers13",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            },
                            {
                                "type": "MessageBuffer",
                                "cxx_class": "gem5::ruby::MessageBuffer",
                                "name": "port_buffers14",
                                "path": "system.ruby.network.routers.port_buffers14",
                                "allow_zero_latency": true,
                                "buffer_size": 0,
                                "eventq_index": 0,
                                "max_dequeue_rate": 0,
                                "ordered": true,
                                "randomization": "ruby_system",
                                "routing_priority": 0
                            }
                        ],
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.ruby.network.routers.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "router_id": 0,
                        "routing_unit": {
                            "type": "WeightBased",
                            "cxx_class": "gem5::ruby::WeightBased",
                            "name": "routing_unit",
                            "path": "system.ruby.network.routers.routing_unit",
                            "adaptive_routing": false,
                            "eventq_index": 0
                        },
                        "virt_nets": 3
                    }
                ],
                "ruby_system": "system.ruby",
                "topology": "Mesh_XY",
                "in_port": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.ruby.l1_cntrl0.requestFromL1Cache.out_port",
                        "system.ruby.l1_cntrl0.responseFromL1Cache.out_port",
                        "system.ruby.l1_cntrl0.unblockFromL1Cache.out_port",
                        "system.ruby.l2_cntrl0.DirRequestFromL2Cache.out_port",
                        "system.ruby.l2_cntrl0.L1RequestFromL2Cache.out_port",
                        "system.ruby.l2_cntrl0.responseFromL2Cache.out_port",
                        "system.ruby.dir_cntrl0.responseFromDir.out_port",
                        "system.ruby.dma_cntrl0.requestToDir.out_port",
                        "system.ruby.io_controller.requestToDir.out_port"
                    ],
                    "is_source": "False"
                },
                "out_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.ruby.l1_cntrl0.requestToL1Cache.in_port",
                        "system.ruby.l1_cntrl0.responseToL1Cache.in_port",
                        "system.ruby.l2_cntrl0.unblockToL2Cache.in_port",
                        "system.ruby.l2_cntrl0.L1RequestToL2Cache.in_port",
                        "system.ruby.l2_cntrl0.responseToL2Cache.in_port",
                        "system.ruby.dir_cntrl0.requestToDir.in_port",
                        "system.ruby.dir_cntrl0.responseToDir.in_port",
                        "system.ruby.dma_cntrl0.responseFromDir.in_port",
                        "system.ruby.io_controller.responseFromDir.in_port"
                    ],
                    "is_source": "True"
                }
            }
        },
        "sys_port_proxy": {
            "type": "RubyPortProxy",
            "cxx_class": "gem5::ruby::RubyPortProxy",
            "name": "sys_port_proxy",
            "path": "system.sys_port_proxy",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "is_cpu_sequencer": true,
            "no_retry_on_stall": false,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.sys_port_proxy.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "ruby_system": "system.ruby",
            "support_data_reqs": true,
            "support_inst_reqs": true,
            "system": "system",
            "using_ruby_tester": false,
            "version": 0,
            "in_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.system_port"
                ],
                "is_source": "False"
            },
            "pio_request_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.iobus.cpu_side_ports[1]",
                "is_source": "True"
            }
        },
        "voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "voltage_domain",
            "path": "system.voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "system.sys_port_proxy.in_ports[0]",
            "is_source": "True"
        }
    }
}