vendor_name = ModelSim
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 1/VHDL/projekt1.vhd
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, l:/programmering/quartus_prime/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Dizj/Documents/GIT/VHDL/Projekt 1/VHDL/db/projekt1.cbx.xml
design_name = projekt1
instance = comp, \X~output\, X~output, projekt1, 1
instance = comp, \Y~output\, Y~output, projekt1, 1
instance = comp, \Z~output\, Z~output, projekt1, 1
instance = comp, \A~input\, A~input, projekt1, 1
instance = comp, \B~input\, B~input, projekt1, 1
instance = comp, \X~0\, X~0, projekt1, 1
instance = comp, \C~input\, C~input, projekt1, 1
instance = comp, \D~input\, D~input, projekt1, 1
instance = comp, \Y~0\, Y~0, projekt1, 1
instance = comp, \Z~0\, Z~0, projekt1, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, projekt1, 1
