
External button LED multithread.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c610  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  0800c7a0  0800c7a0  0000d7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c840  0800c840  0000e080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c840  0800c840  0000d840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c848  0800c848  0000e080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c848  0800c848  0000d848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c84c  0800c84c  0000d84c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800c850  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e080  2**0
                  CONTENTS
 10 .bss          00005484  20000080  20000080  0000e080  2**2
                  ALLOC
 11 ._user_heap_stack 00000c04  20005504  20005504  0000e080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026aa6  00000000  00000000  0000e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006077  00000000  00000000  00034b56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002018  00000000  00000000  0003abd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000018a2  00000000  00000000  0003cbe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002850e  00000000  00000000  0003e48a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a393  00000000  00000000  00066998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0430  00000000  00000000  00090d2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017115b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000088d8  00000000  00000000  001711a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  00179a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c788 	.word	0x0800c788

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800c788 	.word	0x0800c788

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <pin_on>:
    .name = "buttonTask",
    .stack_size = 128 * 4,
    .priority = (osPriority_t)osPriorityHigh,
};

void pin_on(GPIO_TypeDef* port, uint16_t pin) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
 8000504:	460b      	mov	r3, r1
 8000506:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 8000508:	887b      	ldrh	r3, [r7, #2]
 800050a:	2201      	movs	r2, #1
 800050c:	4619      	mov	r1, r3
 800050e:	6878      	ldr	r0, [r7, #4]
 8000510:	f001 f88a 	bl	8001628 <HAL_GPIO_WritePin>
}
 8000514:	bf00      	nop
 8000516:	3708      	adds	r7, #8
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}

0800051c <pin_off>:
void pin_off(GPIO_TypeDef* port, uint16_t pin) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	460b      	mov	r3, r1
 8000526:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8000528:	887b      	ldrh	r3, [r7, #2]
 800052a:	2200      	movs	r2, #0
 800052c:	4619      	mov	r1, r3
 800052e:	6878      	ldr	r0, [r7, #4]
 8000530:	f001 f87a 	bl	8001628 <HAL_GPIO_WritePin>
}
 8000534:	bf00      	nop
 8000536:	3708      	adds	r7, #8
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}

0800053c <button_pressed>:
bool button_pressed(GPIO_TypeDef* port, uint16_t pin) {
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	460b      	mov	r3, r1
 8000546:	807b      	strh	r3, [r7, #2]
    return HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET;
 8000548:	887b      	ldrh	r3, [r7, #2]
 800054a:	4619      	mov	r1, r3
 800054c:	6878      	ldr	r0, [r7, #4]
 800054e:	f001 f853 	bl	80015f8 <HAL_GPIO_ReadPin>
 8000552:	4603      	mov	r3, r0
 8000554:	2b01      	cmp	r3, #1
 8000556:	bf0c      	ite	eq
 8000558:	2301      	moveq	r3, #1
 800055a:	2300      	movne	r3, #0
 800055c:	b2db      	uxtb	r3, r3
}
 800055e:	4618      	mov	r0, r3
 8000560:	3708      	adds	r7, #8
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
	...

08000568 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* creation of defaultTask */
    defaultTaskHandle =
        osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800056c:	4a08      	ldr	r2, [pc, #32]	@ (8000590 <MX_FREERTOS_Init+0x28>)
 800056e:	2100      	movs	r1, #0
 8000570:	4808      	ldr	r0, [pc, #32]	@ (8000594 <MX_FREERTOS_Init+0x2c>)
 8000572:	f008 fc4b 	bl	8008e0c <osThreadNew>
 8000576:	4603      	mov	r3, r0
    defaultTaskHandle =
 8000578:	4a07      	ldr	r2, [pc, #28]	@ (8000598 <MX_FREERTOS_Init+0x30>)
 800057a:	6013      	str	r3, [r2, #0]

    /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
    buttonTaskHandle =
        osThreadNew(StartButtonTask, NULL, &buttonTask_attributes);
 800057c:	4a07      	ldr	r2, [pc, #28]	@ (800059c <MX_FREERTOS_Init+0x34>)
 800057e:	2100      	movs	r1, #0
 8000580:	4807      	ldr	r0, [pc, #28]	@ (80005a0 <MX_FREERTOS_Init+0x38>)
 8000582:	f008 fc43 	bl	8008e0c <osThreadNew>
 8000586:	4603      	mov	r3, r0
    buttonTaskHandle =
 8000588:	4a06      	ldr	r2, [pc, #24]	@ (80005a4 <MX_FREERTOS_Init+0x3c>)
 800058a:	6013      	str	r3, [r2, #0]
    /* USER CODE END RTOS_THREADS */

    /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
    /* USER CODE END RTOS_EVENTS */
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}
 8000590:	0800c7e0 	.word	0x0800c7e0
 8000594:	080005a9 	.word	0x080005a9
 8000598:	2000009c 	.word	0x2000009c
 800059c:	0800c804 	.word	0x0800c804
 80005a0:	080005f9 	.word	0x080005f9
 80005a4:	200000a0 	.word	0x200000a0

080005a8 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void* argument) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
    /* init code for USB_HOST */
    MX_USB_HOST_Init();
 80005b0:	f00b fc42 	bl	800be38 <MX_USB_HOST_Init>
    /* USER CODE BEGIN StartDefaultTask */
    TickType_t last = xTaskGetTickCount();
 80005b4:	f00a f878 	bl	800a6a8 <xTaskGetTickCount>
 80005b8:	4603      	mov	r3, r0
 80005ba:	60bb      	str	r3, [r7, #8]
    const TickType_t period = pdMS_TO_TICKS(500);
 80005bc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80005c0:	60fb      	str	r3, [r7, #12]
    /* Infinite loop */
    for (;;) {
        pin_on(LED_PORT, LED_PIN_ORANGE);
 80005c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005c6:	480b      	ldr	r0, [pc, #44]	@ (80005f4 <StartDefaultTask+0x4c>)
 80005c8:	f7ff ff98 	bl	80004fc <pin_on>
        vTaskDelayUntil(&last, period);
 80005cc:	f107 0308 	add.w	r3, r7, #8
 80005d0:	68f9      	ldr	r1, [r7, #12]
 80005d2:	4618      	mov	r0, r3
 80005d4:	f009 fe96 	bl	800a304 <vTaskDelayUntil>
        pin_off(LED_PORT, LED_PIN_ORANGE);
 80005d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005dc:	4805      	ldr	r0, [pc, #20]	@ (80005f4 <StartDefaultTask+0x4c>)
 80005de:	f7ff ff9d 	bl	800051c <pin_off>
        vTaskDelayUntil(&last, period);
 80005e2:	f107 0308 	add.w	r3, r7, #8
 80005e6:	68f9      	ldr	r1, [r7, #12]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f009 fe8b 	bl	800a304 <vTaskDelayUntil>
        pin_on(LED_PORT, LED_PIN_ORANGE);
 80005ee:	bf00      	nop
 80005f0:	e7e7      	b.n	80005c2 <StartDefaultTask+0x1a>
 80005f2:	bf00      	nop
 80005f4:	40020c00 	.word	0x40020c00

080005f8 <StartButtonTask>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void StartButtonTask(void* argument) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
    while (1) {
        if (button_pressed(BUTTON_PORT, EXTERNAL_BUTTON_PIN)) {
 8000600:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000604:	4809      	ldr	r0, [pc, #36]	@ (800062c <StartButtonTask+0x34>)
 8000606:	f7ff ff99 	bl	800053c <button_pressed>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d004      	beq.n	800061a <StartButtonTask+0x22>
            pin_on(LED_PORT, LED_PIN_WHITE);
 8000610:	2180      	movs	r1, #128	@ 0x80
 8000612:	4807      	ldr	r0, [pc, #28]	@ (8000630 <StartButtonTask+0x38>)
 8000614:	f7ff ff72 	bl	80004fc <pin_on>
 8000618:	e003      	b.n	8000622 <StartButtonTask+0x2a>
        } else {
            pin_off(LED_PORT, LED_PIN_WHITE);
 800061a:	2180      	movs	r1, #128	@ 0x80
 800061c:	4804      	ldr	r0, [pc, #16]	@ (8000630 <StartButtonTask+0x38>)
 800061e:	f7ff ff7d 	bl	800051c <pin_off>
        }
        vTaskDelay(pdMS_TO_TICKS(5));
 8000622:	2005      	movs	r0, #5
 8000624:	f009 feee 	bl	800a404 <vTaskDelay>
        if (button_pressed(BUTTON_PORT, EXTERNAL_BUTTON_PIN)) {
 8000628:	e7ea      	b.n	8000600 <StartButtonTask+0x8>
 800062a:	bf00      	nop
 800062c:	40020400 	.word	0x40020400
 8000630:	40020c00 	.word	0x40020c00

08000634 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b08c      	sub	sp, #48	@ 0x30
 8000638:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063a:	f107 031c 	add.w	r3, r7, #28
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	609a      	str	r2, [r3, #8]
 8000646:	60da      	str	r2, [r3, #12]
 8000648:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800064a:	2300      	movs	r3, #0
 800064c:	61bb      	str	r3, [r7, #24]
 800064e:	4b7b      	ldr	r3, [pc, #492]	@ (800083c <MX_GPIO_Init+0x208>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000652:	4a7a      	ldr	r2, [pc, #488]	@ (800083c <MX_GPIO_Init+0x208>)
 8000654:	f043 0310 	orr.w	r3, r3, #16
 8000658:	6313      	str	r3, [r2, #48]	@ 0x30
 800065a:	4b78      	ldr	r3, [pc, #480]	@ (800083c <MX_GPIO_Init+0x208>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065e:	f003 0310 	and.w	r3, r3, #16
 8000662:	61bb      	str	r3, [r7, #24]
 8000664:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000666:	2300      	movs	r3, #0
 8000668:	617b      	str	r3, [r7, #20]
 800066a:	4b74      	ldr	r3, [pc, #464]	@ (800083c <MX_GPIO_Init+0x208>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066e:	4a73      	ldr	r2, [pc, #460]	@ (800083c <MX_GPIO_Init+0x208>)
 8000670:	f043 0304 	orr.w	r3, r3, #4
 8000674:	6313      	str	r3, [r2, #48]	@ 0x30
 8000676:	4b71      	ldr	r3, [pc, #452]	@ (800083c <MX_GPIO_Init+0x208>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067a:	f003 0304 	and.w	r3, r3, #4
 800067e:	617b      	str	r3, [r7, #20]
 8000680:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000682:	2300      	movs	r3, #0
 8000684:	613b      	str	r3, [r7, #16]
 8000686:	4b6d      	ldr	r3, [pc, #436]	@ (800083c <MX_GPIO_Init+0x208>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068a:	4a6c      	ldr	r2, [pc, #432]	@ (800083c <MX_GPIO_Init+0x208>)
 800068c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000690:	6313      	str	r3, [r2, #48]	@ 0x30
 8000692:	4b6a      	ldr	r3, [pc, #424]	@ (800083c <MX_GPIO_Init+0x208>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800069a:	613b      	str	r3, [r7, #16]
 800069c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	4b66      	ldr	r3, [pc, #408]	@ (800083c <MX_GPIO_Init+0x208>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	4a65      	ldr	r2, [pc, #404]	@ (800083c <MX_GPIO_Init+0x208>)
 80006a8:	f043 0301 	orr.w	r3, r3, #1
 80006ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ae:	4b63      	ldr	r3, [pc, #396]	@ (800083c <MX_GPIO_Init+0x208>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	f003 0301 	and.w	r3, r3, #1
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ba:	2300      	movs	r3, #0
 80006bc:	60bb      	str	r3, [r7, #8]
 80006be:	4b5f      	ldr	r3, [pc, #380]	@ (800083c <MX_GPIO_Init+0x208>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c2:	4a5e      	ldr	r2, [pc, #376]	@ (800083c <MX_GPIO_Init+0x208>)
 80006c4:	f043 0302 	orr.w	r3, r3, #2
 80006c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ca:	4b5c      	ldr	r3, [pc, #368]	@ (800083c <MX_GPIO_Init+0x208>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ce:	f003 0302 	and.w	r3, r3, #2
 80006d2:	60bb      	str	r3, [r7, #8]
 80006d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	4b58      	ldr	r3, [pc, #352]	@ (800083c <MX_GPIO_Init+0x208>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	4a57      	ldr	r2, [pc, #348]	@ (800083c <MX_GPIO_Init+0x208>)
 80006e0:	f043 0308 	orr.w	r3, r3, #8
 80006e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e6:	4b55      	ldr	r3, [pc, #340]	@ (800083c <MX_GPIO_Init+0x208>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	f003 0308 	and.w	r3, r3, #8
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	2108      	movs	r1, #8
 80006f6:	4852      	ldr	r0, [pc, #328]	@ (8000840 <MX_GPIO_Init+0x20c>)
 80006f8:	f000 ff96 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80006fc:	2201      	movs	r2, #1
 80006fe:	2101      	movs	r1, #1
 8000700:	4850      	ldr	r0, [pc, #320]	@ (8000844 <MX_GPIO_Init+0x210>)
 8000702:	f000 ff91 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000706:	2200      	movs	r2, #0
 8000708:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800070c:	484e      	ldr	r0, [pc, #312]	@ (8000848 <MX_GPIO_Init+0x214>)
 800070e:	f000 ff8b 	bl	8001628 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 8000712:	2201      	movs	r2, #1
 8000714:	2180      	movs	r1, #128	@ 0x80
 8000716:	484c      	ldr	r0, [pc, #304]	@ (8000848 <MX_GPIO_Init+0x214>)
 8000718:	f000 ff86 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800071c:	2308      	movs	r3, #8
 800071e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000720:	2301      	movs	r3, #1
 8000722:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	2300      	movs	r3, #0
 8000726:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000728:	2300      	movs	r3, #0
 800072a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800072c:	f107 031c 	add.w	r3, r7, #28
 8000730:	4619      	mov	r1, r3
 8000732:	4843      	ldr	r0, [pc, #268]	@ (8000840 <MX_GPIO_Init+0x20c>)
 8000734:	f000 fdc4 	bl	80012c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000738:	2301      	movs	r3, #1
 800073a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073c:	2301      	movs	r3, #1
 800073e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000744:	2300      	movs	r3, #0
 8000746:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000748:	f107 031c 	add.w	r3, r7, #28
 800074c:	4619      	mov	r1, r3
 800074e:	483d      	ldr	r0, [pc, #244]	@ (8000844 <MX_GPIO_Init+0x210>)
 8000750:	f000 fdb6 	bl	80012c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000754:	2308      	movs	r3, #8
 8000756:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000758:	2302      	movs	r3, #2
 800075a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000760:	2300      	movs	r3, #0
 8000762:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000764:	2305      	movs	r3, #5
 8000766:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000768:	f107 031c 	add.w	r3, r7, #28
 800076c:	4619      	mov	r1, r3
 800076e:	4835      	ldr	r0, [pc, #212]	@ (8000844 <MX_GPIO_Init+0x210>)
 8000770:	f000 fda6 	bl	80012c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000774:	2301      	movs	r3, #1
 8000776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000778:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800077c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	2300      	movs	r3, #0
 8000780:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000782:	f107 031c 	add.w	r3, r7, #28
 8000786:	4619      	mov	r1, r3
 8000788:	4830      	ldr	r0, [pc, #192]	@ (800084c <MX_GPIO_Init+0x218>)
 800078a:	f000 fd99 	bl	80012c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800078e:	2304      	movs	r3, #4
 8000790:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000792:	2300      	movs	r3, #0
 8000794:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	2300      	movs	r3, #0
 8000798:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	4619      	mov	r1, r3
 80007a0:	482b      	ldr	r0, [pc, #172]	@ (8000850 <MX_GPIO_Init+0x21c>)
 80007a2:	f000 fd8d 	bl	80012c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80007a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ac:	2302      	movs	r3, #2
 80007ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b4:	2300      	movs	r3, #0
 80007b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007b8:	2305      	movs	r3, #5
 80007ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80007bc:	f107 031c 	add.w	r3, r7, #28
 80007c0:	4619      	mov	r1, r3
 80007c2:	4823      	ldr	r0, [pc, #140]	@ (8000850 <MX_GPIO_Init+0x21c>)
 80007c4:	f000 fd7c 	bl	80012c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin PD7 */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007c8:	f24f 0390 	movw	r3, #61584	@ 0xf090
 80007cc:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ce:	2301      	movs	r3, #1
 80007d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d6:	2300      	movs	r3, #0
 80007d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007da:	f107 031c 	add.w	r3, r7, #28
 80007de:	4619      	mov	r1, r3
 80007e0:	4819      	ldr	r0, [pc, #100]	@ (8000848 <MX_GPIO_Init+0x214>)
 80007e2:	f000 fd6d 	bl	80012c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80007e6:	2320      	movs	r3, #32
 80007e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ea:	2300      	movs	r3, #0
 80007ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007f2:	f107 031c 	add.w	r3, r7, #28
 80007f6:	4619      	mov	r1, r3
 80007f8:	4813      	ldr	r0, [pc, #76]	@ (8000848 <MX_GPIO_Init+0x214>)
 80007fa:	f000 fd61 	bl	80012c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : External_button_Pin */
  GPIO_InitStruct.Pin = External_button_Pin;
 80007fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000804:	2300      	movs	r3, #0
 8000806:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000808:	2301      	movs	r3, #1
 800080a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(External_button_GPIO_Port, &GPIO_InitStruct);
 800080c:	f107 031c 	add.w	r3, r7, #28
 8000810:	4619      	mov	r1, r3
 8000812:	480f      	ldr	r0, [pc, #60]	@ (8000850 <MX_GPIO_Init+0x21c>)
 8000814:	f000 fd54 	bl	80012c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000818:	2302      	movs	r3, #2
 800081a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800081c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000820:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 031c 	add.w	r3, r7, #28
 800082a:	4619      	mov	r1, r3
 800082c:	4804      	ldr	r0, [pc, #16]	@ (8000840 <MX_GPIO_Init+0x20c>)
 800082e:	f000 fd47 	bl	80012c0 <HAL_GPIO_Init>

}
 8000832:	bf00      	nop
 8000834:	3730      	adds	r7, #48	@ 0x30
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40023800 	.word	0x40023800
 8000840:	40021000 	.word	0x40021000
 8000844:	40020800 	.word	0x40020800
 8000848:	40020c00 	.word	0x40020c00
 800084c:	40020000 	.word	0x40020000
 8000850:	40020400 	.word	0x40020400

08000854 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000858:	4b12      	ldr	r3, [pc, #72]	@ (80008a4 <MX_I2C1_Init+0x50>)
 800085a:	4a13      	ldr	r2, [pc, #76]	@ (80008a8 <MX_I2C1_Init+0x54>)
 800085c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800085e:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000860:	4a12      	ldr	r2, [pc, #72]	@ (80008ac <MX_I2C1_Init+0x58>)
 8000862:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000864:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <MX_I2C1_Init+0x50>)
 800086c:	2200      	movs	r2, #0
 800086e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000870:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000872:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000876:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000878:	4b0a      	ldr	r3, [pc, #40]	@ (80008a4 <MX_I2C1_Init+0x50>)
 800087a:	2200      	movs	r2, #0
 800087c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800087e:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000884:	4b07      	ldr	r3, [pc, #28]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800088a:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <MX_I2C1_Init+0x50>)
 800088c:	2200      	movs	r2, #0
 800088e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000890:	4804      	ldr	r0, [pc, #16]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000892:	f002 fff3 	bl	800387c <HAL_I2C_Init>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800089c:	f000 f992 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008a0:	bf00      	nop
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	200000a4 	.word	0x200000a4
 80008a8:	40005400 	.word	0x40005400
 80008ac:	000186a0 	.word	0x000186a0

080008b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b08a      	sub	sp, #40	@ 0x28
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b8:	f107 0314 	add.w	r3, r7, #20
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
 80008c6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a19      	ldr	r2, [pc, #100]	@ (8000934 <HAL_I2C_MspInit+0x84>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d12c      	bne.n	800092c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	613b      	str	r3, [r7, #16]
 80008d6:	4b18      	ldr	r3, [pc, #96]	@ (8000938 <HAL_I2C_MspInit+0x88>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	4a17      	ldr	r2, [pc, #92]	@ (8000938 <HAL_I2C_MspInit+0x88>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e2:	4b15      	ldr	r3, [pc, #84]	@ (8000938 <HAL_I2C_MspInit+0x88>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	613b      	str	r3, [r7, #16]
 80008ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80008ee:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80008f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008f4:	2312      	movs	r3, #18
 80008f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008f8:	2301      	movs	r3, #1
 80008fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2300      	movs	r3, #0
 80008fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000900:	2304      	movs	r3, #4
 8000902:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000904:	f107 0314 	add.w	r3, r7, #20
 8000908:	4619      	mov	r1, r3
 800090a:	480c      	ldr	r0, [pc, #48]	@ (800093c <HAL_I2C_MspInit+0x8c>)
 800090c:	f000 fcd8 	bl	80012c0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000910:	2300      	movs	r3, #0
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <HAL_I2C_MspInit+0x88>)
 8000916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000918:	4a07      	ldr	r2, [pc, #28]	@ (8000938 <HAL_I2C_MspInit+0x88>)
 800091a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800091e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000920:	4b05      	ldr	r3, [pc, #20]	@ (8000938 <HAL_I2C_MspInit+0x88>)
 8000922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000924:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000928:	60fb      	str	r3, [r7, #12]
 800092a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800092c:	bf00      	nop
 800092e:	3728      	adds	r7, #40	@ 0x28
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40005400 	.word	0x40005400
 8000938:	40023800 	.word	0x40023800
 800093c:	40020400 	.word	0x40020400

08000940 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000944:	4b13      	ldr	r3, [pc, #76]	@ (8000994 <MX_I2S3_Init+0x54>)
 8000946:	4a14      	ldr	r2, [pc, #80]	@ (8000998 <MX_I2S3_Init+0x58>)
 8000948:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800094a:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <MX_I2S3_Init+0x54>)
 800094c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000950:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000952:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <MX_I2S3_Init+0x54>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000958:	4b0e      	ldr	r3, [pc, #56]	@ (8000994 <MX_I2S3_Init+0x54>)
 800095a:	2200      	movs	r2, #0
 800095c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800095e:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <MX_I2S3_Init+0x54>)
 8000960:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000964:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000966:	4b0b      	ldr	r3, [pc, #44]	@ (8000994 <MX_I2S3_Init+0x54>)
 8000968:	4a0c      	ldr	r2, [pc, #48]	@ (800099c <MX_I2S3_Init+0x5c>)
 800096a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800096c:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <MX_I2S3_Init+0x54>)
 800096e:	2200      	movs	r2, #0
 8000970:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000972:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <MX_I2S3_Init+0x54>)
 8000974:	2200      	movs	r2, #0
 8000976:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000978:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <MX_I2S3_Init+0x54>)
 800097a:	2200      	movs	r2, #0
 800097c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800097e:	4805      	ldr	r0, [pc, #20]	@ (8000994 <MX_I2S3_Init+0x54>)
 8000980:	f003 f8c0 	bl	8003b04 <HAL_I2S_Init>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800098a:	f000 f91b 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	200000f8 	.word	0x200000f8
 8000998:	40003c00 	.word	0x40003c00
 800099c:	00017700 	.word	0x00017700

080009a0 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08e      	sub	sp, #56	@ 0x38
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a31      	ldr	r2, [pc, #196]	@ (8000a90 <HAL_I2S_MspInit+0xf0>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d15a      	bne.n	8000a86 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80009d0:	2301      	movs	r3, #1
 80009d2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80009d4:	23c0      	movs	r3, #192	@ 0xc0
 80009d6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80009d8:	2302      	movs	r3, #2
 80009da:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	4618      	mov	r0, r3
 80009e2:	f004 f9e5 	bl	8004db0 <HAL_RCCEx_PeriphCLKConfig>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80009ec:	f000 f8ea 	bl	8000bc4 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80009f0:	2300      	movs	r3, #0
 80009f2:	613b      	str	r3, [r7, #16]
 80009f4:	4b27      	ldr	r3, [pc, #156]	@ (8000a94 <HAL_I2S_MspInit+0xf4>)
 80009f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f8:	4a26      	ldr	r2, [pc, #152]	@ (8000a94 <HAL_I2S_MspInit+0xf4>)
 80009fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a00:	4b24      	ldr	r3, [pc, #144]	@ (8000a94 <HAL_I2S_MspInit+0xf4>)
 8000a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	4b20      	ldr	r3, [pc, #128]	@ (8000a94 <HAL_I2S_MspInit+0xf4>)
 8000a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a14:	4a1f      	ldr	r2, [pc, #124]	@ (8000a94 <HAL_I2S_MspInit+0xf4>)
 8000a16:	f043 0301 	orr.w	r3, r3, #1
 8000a1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000a94 <HAL_I2S_MspInit+0xf4>)
 8000a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a20:	f003 0301 	and.w	r3, r3, #1
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a28:	2300      	movs	r3, #0
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <HAL_I2S_MspInit+0xf4>)
 8000a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a30:	4a18      	ldr	r2, [pc, #96]	@ (8000a94 <HAL_I2S_MspInit+0xf4>)
 8000a32:	f043 0304 	orr.w	r3, r3, #4
 8000a36:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a38:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <HAL_I2S_MspInit+0xf4>)
 8000a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3c:	f003 0304 	and.w	r3, r3, #4
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a44:	2310      	movs	r3, #16
 8000a46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a50:	2300      	movs	r3, #0
 8000a52:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a54:	2306      	movs	r3, #6
 8000a56:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	480e      	ldr	r0, [pc, #56]	@ (8000a98 <HAL_I2S_MspInit+0xf8>)
 8000a60:	f000 fc2e 	bl	80012c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000a64:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000a68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a72:	2300      	movs	r3, #0
 8000a74:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a76:	2306      	movs	r3, #6
 8000a78:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4806      	ldr	r0, [pc, #24]	@ (8000a9c <HAL_I2S_MspInit+0xfc>)
 8000a82:	f000 fc1d 	bl	80012c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000a86:	bf00      	nop
 8000a88:	3738      	adds	r7, #56	@ 0x38
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40003c00 	.word	0x40003c00
 8000a94:	40023800 	.word	0x40023800
 8000a98:	40020000 	.word	0x40020000
 8000a9c:	40020800 	.word	0x40020800

08000aa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aa4:	f000 fac4 	bl	8001030 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aa8:	f000 f810 	bl	8000acc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aac:	f7ff fdc2 	bl	8000634 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ab0:	f7ff fed0 	bl	8000854 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000ab4:	f7ff ff44 	bl	8000940 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000ab8:	f000 f88a 	bl	8000bd0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000abc:	f008 f95c 	bl	8008d78 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000ac0:	f7ff fd52 	bl	8000568 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000ac4:	f008 f97c 	bl	8008dc0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1) {
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <main+0x28>

08000acc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b094      	sub	sp, #80	@ 0x50
 8000ad0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ad2:	f107 0320 	add.w	r3, r7, #32
 8000ad6:	2230      	movs	r2, #48	@ 0x30
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4618      	mov	r0, r3
 8000adc:	f00b fd5c 	bl	800c598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ae0:	f107 030c 	add.w	r3, r7, #12
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
 8000aee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af0:	2300      	movs	r3, #0
 8000af2:	60bb      	str	r3, [r7, #8]
 8000af4:	4b28      	ldr	r3, [pc, #160]	@ (8000b98 <SystemClock_Config+0xcc>)
 8000af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af8:	4a27      	ldr	r2, [pc, #156]	@ (8000b98 <SystemClock_Config+0xcc>)
 8000afa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000afe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b00:	4b25      	ldr	r3, [pc, #148]	@ (8000b98 <SystemClock_Config+0xcc>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b08:	60bb      	str	r3, [r7, #8]
 8000b0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	4b22      	ldr	r3, [pc, #136]	@ (8000b9c <SystemClock_Config+0xd0>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a21      	ldr	r2, [pc, #132]	@ (8000b9c <SystemClock_Config+0xd0>)
 8000b16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b1a:	6013      	str	r3, [r2, #0]
 8000b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000b9c <SystemClock_Config+0xd0>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b24:	607b      	str	r3, [r7, #4]
 8000b26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b32:	2302      	movs	r3, #2
 8000b34:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b36:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b3c:	2308      	movs	r3, #8
 8000b3e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b40:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000b44:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b46:	2302      	movs	r3, #2
 8000b48:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b4a:	2307      	movs	r3, #7
 8000b4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b4e:	f107 0320 	add.w	r3, r7, #32
 8000b52:	4618      	mov	r0, r3
 8000b54:	f003 fc76 	bl	8004444 <HAL_RCC_OscConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b5e:	f000 f831 	bl	8000bc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b62:	230f      	movs	r3, #15
 8000b64:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b66:	2302      	movs	r3, #2
 8000b68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b6e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b78:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b7a:	f107 030c 	add.w	r3, r7, #12
 8000b7e:	2105      	movs	r1, #5
 8000b80:	4618      	mov	r0, r3
 8000b82:	f003 fed7 	bl	8004934 <HAL_RCC_ClockConfig>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000b8c:	f000 f81a 	bl	8000bc4 <Error_Handler>
  }
}
 8000b90:	bf00      	nop
 8000b92:	3750      	adds	r7, #80	@ 0x50
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40023800 	.word	0x40023800
 8000b9c:	40007000 	.word	0x40007000

08000ba0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a04      	ldr	r2, [pc, #16]	@ (8000bc0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d101      	bne.n	8000bb6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bb2:	f000 fa5f 	bl	8001074 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40001000 	.word	0x40001000

08000bc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc8:	b672      	cpsid	i
}
 8000bca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state
     */
    __disable_irq();
    while (1) {
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <Error_Handler+0x8>

08000bd0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000bd4:	4b17      	ldr	r3, [pc, #92]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000bd6:	4a18      	ldr	r2, [pc, #96]	@ (8000c38 <MX_SPI1_Init+0x68>)
 8000bd8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000bda:	4b16      	ldr	r3, [pc, #88]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000bdc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000be0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000be2:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000be8:	4b12      	ldr	r3, [pc, #72]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bee:	4b11      	ldr	r3, [pc, #68]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000bfc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c00:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c02:	4b0c      	ldr	r3, [pc, #48]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c08:	4b0a      	ldr	r3, [pc, #40]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c0e:	4b09      	ldr	r3, [pc, #36]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c14:	4b07      	ldr	r3, [pc, #28]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000c1a:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000c1c:	220a      	movs	r2, #10
 8000c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c20:	4804      	ldr	r0, [pc, #16]	@ (8000c34 <MX_SPI1_Init+0x64>)
 8000c22:	f004 fa07 	bl	8005034 <HAL_SPI_Init>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c2c:	f7ff ffca 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c30:	bf00      	nop
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20000140 	.word	0x20000140
 8000c38:	40013000 	.word	0x40013000

08000c3c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b08a      	sub	sp, #40	@ 0x28
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c44:	f107 0314 	add.w	r3, r7, #20
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]
 8000c52:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a19      	ldr	r2, [pc, #100]	@ (8000cc0 <HAL_SPI_MspInit+0x84>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d12b      	bne.n	8000cb6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c66:	4a17      	ldr	r2, [pc, #92]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c6e:	4b15      	ldr	r3, [pc, #84]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	4b11      	ldr	r3, [pc, #68]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	4a10      	ldr	r2, [pc, #64]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c84:	f043 0301 	orr.w	r3, r3, #1
 8000c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	f003 0301 	and.w	r3, r3, #1
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c96:	23e0      	movs	r3, #224	@ 0xe0
 8000c98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ca6:	2305      	movs	r3, #5
 8000ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000caa:	f107 0314 	add.w	r3, r7, #20
 8000cae:	4619      	mov	r1, r3
 8000cb0:	4805      	ldr	r0, [pc, #20]	@ (8000cc8 <HAL_SPI_MspInit+0x8c>)
 8000cb2:	f000 fb05 	bl	80012c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000cb6:	bf00      	nop
 8000cb8:	3728      	adds	r7, #40	@ 0x28
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40013000 	.word	0x40013000
 8000cc4:	40023800 	.word	0x40023800
 8000cc8:	40020000 	.word	0x40020000

08000ccc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	607b      	str	r3, [r7, #4]
 8000cd6:	4b12      	ldr	r3, [pc, #72]	@ (8000d20 <HAL_MspInit+0x54>)
 8000cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cda:	4a11      	ldr	r2, [pc, #68]	@ (8000d20 <HAL_MspInit+0x54>)
 8000cdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ce0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d20 <HAL_MspInit+0x54>)
 8000ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ce6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cee:	2300      	movs	r3, #0
 8000cf0:	603b      	str	r3, [r7, #0]
 8000cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <HAL_MspInit+0x54>)
 8000cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d20 <HAL_MspInit+0x54>)
 8000cf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cfe:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <HAL_MspInit+0x54>)
 8000d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	603b      	str	r3, [r7, #0]
 8000d08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	210f      	movs	r1, #15
 8000d0e:	f06f 0001 	mvn.w	r0, #1
 8000d12:	f000 faab 	bl	800126c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40023800 	.word	0x40023800

08000d24 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08e      	sub	sp, #56	@ 0x38
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d34:	2300      	movs	r3, #0
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	4b33      	ldr	r3, [pc, #204]	@ (8000e08 <HAL_InitTick+0xe4>)
 8000d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3c:	4a32      	ldr	r2, [pc, #200]	@ (8000e08 <HAL_InitTick+0xe4>)
 8000d3e:	f043 0310 	orr.w	r3, r3, #16
 8000d42:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d44:	4b30      	ldr	r3, [pc, #192]	@ (8000e08 <HAL_InitTick+0xe4>)
 8000d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d48:	f003 0310 	and.w	r3, r3, #16
 8000d4c:	60fb      	str	r3, [r7, #12]
 8000d4e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d50:	f107 0210 	add.w	r2, r7, #16
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	4611      	mov	r1, r2
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f003 fff6 	bl	8004d4c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d60:	6a3b      	ldr	r3, [r7, #32]
 8000d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d103      	bne.n	8000d72 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d6a:	f003 ffdb 	bl	8004d24 <HAL_RCC_GetPCLK1Freq>
 8000d6e:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d70:	e004      	b.n	8000d7c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d72:	f003 ffd7 	bl	8004d24 <HAL_RCC_GetPCLK1Freq>
 8000d76:	4603      	mov	r3, r0
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d7e:	4a23      	ldr	r2, [pc, #140]	@ (8000e0c <HAL_InitTick+0xe8>)
 8000d80:	fba2 2303 	umull	r2, r3, r2, r3
 8000d84:	0c9b      	lsrs	r3, r3, #18
 8000d86:	3b01      	subs	r3, #1
 8000d88:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d8a:	4b21      	ldr	r3, [pc, #132]	@ (8000e10 <HAL_InitTick+0xec>)
 8000d8c:	4a21      	ldr	r2, [pc, #132]	@ (8000e14 <HAL_InitTick+0xf0>)
 8000d8e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d90:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <HAL_InitTick+0xec>)
 8000d92:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d96:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d98:	4a1d      	ldr	r2, [pc, #116]	@ (8000e10 <HAL_InitTick+0xec>)
 8000d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d9c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e10 <HAL_InitTick+0xec>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <HAL_InitTick+0xec>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000daa:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <HAL_InitTick+0xec>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000db0:	4817      	ldr	r0, [pc, #92]	@ (8000e10 <HAL_InitTick+0xec>)
 8000db2:	f004 f9c8 	bl	8005146 <HAL_TIM_Base_Init>
 8000db6:	4603      	mov	r3, r0
 8000db8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000dbc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d11b      	bne.n	8000dfc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000dc4:	4812      	ldr	r0, [pc, #72]	@ (8000e10 <HAL_InitTick+0xec>)
 8000dc6:	f004 fa17 	bl	80051f8 <HAL_TIM_Base_Start_IT>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000dd0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d111      	bne.n	8000dfc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000dd8:	2036      	movs	r0, #54	@ 0x36
 8000dda:	f000 fa63 	bl	80012a4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2b0f      	cmp	r3, #15
 8000de2:	d808      	bhi.n	8000df6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000de4:	2200      	movs	r2, #0
 8000de6:	6879      	ldr	r1, [r7, #4]
 8000de8:	2036      	movs	r0, #54	@ 0x36
 8000dea:	f000 fa3f 	bl	800126c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dee:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <HAL_InitTick+0xf4>)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6013      	str	r3, [r2, #0]
 8000df4:	e002      	b.n	8000dfc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
 8000df8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000dfc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3738      	adds	r7, #56	@ 0x38
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	431bde83 	.word	0x431bde83
 8000e10:	20000198 	.word	0x20000198
 8000e14:	40001000 	.word	0x40001000
 8000e18:	20000004 	.word	0x20000004

08000e1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <NMI_Handler+0x4>

08000e24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <HardFault_Handler+0x4>

08000e2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <MemManage_Handler+0x4>

08000e34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <BusFault_Handler+0x4>

08000e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <UsageFault_Handler+0x4>

08000e44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
	...

08000e54 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e58:	4802      	ldr	r0, [pc, #8]	@ (8000e64 <TIM6_DAC_IRQHandler+0x10>)
 8000e5a:	f004 fa3d 	bl	80052d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000198 	.word	0x20000198

08000e68 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000e6c:	4802      	ldr	r0, [pc, #8]	@ (8000e78 <OTG_FS_IRQHandler+0x10>)
 8000e6e:	f000 feb1 	bl	8001bd4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	20004fe0 	.word	0x20004fe0

08000e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e84:	4a14      	ldr	r2, [pc, #80]	@ (8000ed8 <_sbrk+0x5c>)
 8000e86:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <_sbrk+0x60>)
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <_sbrk+0x64>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d102      	bne.n	8000e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <_sbrk+0x64>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ee4 <_sbrk+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d207      	bcs.n	8000ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eac:	f00b fbea 	bl	800c684 <__errno>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	e009      	b.n	8000ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ebc:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <_sbrk+0x64>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ec2:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	4a05      	ldr	r2, [pc, #20]	@ (8000ee0 <_sbrk+0x64>)
 8000ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ece:	68fb      	ldr	r3, [r7, #12]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20020000 	.word	0x20020000
 8000edc:	00000800 	.word	0x00000800
 8000ee0:	200001e0 	.word	0x200001e0
 8000ee4:	20005508 	.word	0x20005508

08000ee8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000eec:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <SystemInit+0x20>)
 8000eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ef2:	4a05      	ldr	r2, [pc, #20]	@ (8000f08 <SystemInit+0x20>)
 8000ef4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ef8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f44 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f10:	f7ff ffea 	bl	8000ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f14:	480c      	ldr	r0, [pc, #48]	@ (8000f48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f16:	490d      	ldr	r1, [pc, #52]	@ (8000f4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f18:	4a0d      	ldr	r2, [pc, #52]	@ (8000f50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f1c:	e002      	b.n	8000f24 <LoopCopyDataInit>

08000f1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f22:	3304      	adds	r3, #4

08000f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f28:	d3f9      	bcc.n	8000f1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f2c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f30:	e001      	b.n	8000f36 <LoopFillZerobss>

08000f32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f34:	3204      	adds	r2, #4

08000f36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f38:	d3fb      	bcc.n	8000f32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f3a:	f00b fba9 	bl	800c690 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f3e:	f7ff fdaf 	bl	8000aa0 <main>
  bx  lr    
 8000f42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f4c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000f50:	0800c850 	.word	0x0800c850
  ldr r2, =_sbss
 8000f54:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000f58:	20005504 	.word	0x20005504

08000f5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f5c:	e7fe      	b.n	8000f5c <ADC_IRQHandler>

08000f5e <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b084      	sub	sp, #16
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d105      	bne.n	8000f78 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000f6c:	b672      	cpsid	i
}
 8000f6e:	bf00      	nop
 8000f70:	f7ff fe28 	bl	8000bc4 <Error_Handler>
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <stm32_lock_acquire+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000f78:	f3ef 8305 	mrs	r3, IPSR
 8000f7c:	60fb      	str	r3, [r7, #12]
  return(result);
 8000f7e:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d005      	beq.n	8000f90 <stm32_lock_acquire+0x32>
  __ASM volatile ("cpsid i" : : : "memory");
 8000f84:	b672      	cpsid	i
}
 8000f86:	bf00      	nop
 8000f88:	f7ff fe1c 	bl	8000bc4 <Error_Handler>
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <stm32_lock_acquire+0x2e>
  vTaskSuspendAll();
 8000f90:	f009 fade 	bl	800a550 <vTaskSuspendAll>
}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d105      	bne.n	8000fb6 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000faa:	b672      	cpsid	i
}
 8000fac:	bf00      	nop
 8000fae:	f7ff fe09 	bl	8000bc4 <Error_Handler>
 8000fb2:	bf00      	nop
 8000fb4:	e7fd      	b.n	8000fb2 <stm32_lock_release+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000fb6:	f3ef 8305 	mrs	r3, IPSR
 8000fba:	60fb      	str	r3, [r7, #12]
  return(result);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d005      	beq.n	8000fce <stm32_lock_release+0x32>
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc2:	b672      	cpsid	i
}
 8000fc4:	bf00      	nop
 8000fc6:	f7ff fdfd 	bl	8000bc4 <Error_Handler>
 8000fca:	bf00      	nop
 8000fcc:	e7fd      	b.n	8000fca <stm32_lock_release+0x2e>
  xTaskResumeAll();
 8000fce:	f009 facd 	bl	800a56c <xTaskResumeAll>
}
 8000fd2:	bf00      	nop
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b082      	sub	sp, #8
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d105      	bne.n	8000ff4 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe8:	b672      	cpsid	i
}
 8000fea:	bf00      	nop
 8000fec:	f7ff fdea 	bl	8000bc4 <Error_Handler>
 8000ff0:	bf00      	nop
 8000ff2:	e7fd      	b.n	8000ff0 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff ffb1 	bl	8000f5e <stm32_lock_acquire>
}
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d105      	bne.n	800101e <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001012:	b672      	cpsid	i
}
 8001014:	bf00      	nop
 8001016:	f7ff fdd5 	bl	8000bc4 <Error_Handler>
 800101a:	bf00      	nop
 800101c:	e7fd      	b.n	800101a <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff ffbb 	bl	8000f9c <stm32_lock_release>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001034:	4b0e      	ldr	r3, [pc, #56]	@ (8001070 <HAL_Init+0x40>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0d      	ldr	r2, [pc, #52]	@ (8001070 <HAL_Init+0x40>)
 800103a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800103e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001040:	4b0b      	ldr	r3, [pc, #44]	@ (8001070 <HAL_Init+0x40>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <HAL_Init+0x40>)
 8001046:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800104a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800104c:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <HAL_Init+0x40>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a07      	ldr	r2, [pc, #28]	@ (8001070 <HAL_Init+0x40>)
 8001052:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001056:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001058:	2003      	movs	r0, #3
 800105a:	f000 f8fc 	bl	8001256 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800105e:	200f      	movs	r0, #15
 8001060:	f7ff fe60 	bl	8000d24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001064:	f7ff fe32 	bl	8000ccc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40023c00 	.word	0x40023c00

08001074 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_IncTick+0x20>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	461a      	mov	r2, r3
 800107e:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <HAL_IncTick+0x24>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4413      	add	r3, r2
 8001084:	4a04      	ldr	r2, [pc, #16]	@ (8001098 <HAL_IncTick+0x24>)
 8001086:	6013      	str	r3, [r2, #0]
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000008 	.word	0x20000008
 8001098:	200001e8 	.word	0x200001e8

0800109c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  return uwTick;
 80010a0:	4b03      	ldr	r3, [pc, #12]	@ (80010b0 <HAL_GetTick+0x14>)
 80010a2:	681b      	ldr	r3, [r3, #0]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	200001e8 	.word	0x200001e8

080010b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010bc:	f7ff ffee 	bl	800109c <HAL_GetTick>
 80010c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010cc:	d005      	beq.n	80010da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ce:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <HAL_Delay+0x44>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	461a      	mov	r2, r3
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4413      	add	r3, r2
 80010d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010da:	bf00      	nop
 80010dc:	f7ff ffde 	bl	800109c <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d8f7      	bhi.n	80010dc <HAL_Delay+0x28>
  {
  }
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000008 	.word	0x20000008

080010fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001118:	4013      	ands	r3, r2
 800111a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001124:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001128:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800112c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800112e:	4a04      	ldr	r2, [pc, #16]	@ (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	60d3      	str	r3, [r2, #12]
}
 8001134:	bf00      	nop
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001148:	4b04      	ldr	r3, [pc, #16]	@ (800115c <__NVIC_GetPriorityGrouping+0x18>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	0a1b      	lsrs	r3, r3, #8
 800114e:	f003 0307 	and.w	r3, r3, #7
}
 8001152:	4618      	mov	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	2b00      	cmp	r3, #0
 8001170:	db0b      	blt.n	800118a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	f003 021f 	and.w	r2, r3, #31
 8001178:	4907      	ldr	r1, [pc, #28]	@ (8001198 <__NVIC_EnableIRQ+0x38>)
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	095b      	lsrs	r3, r3, #5
 8001180:	2001      	movs	r0, #1
 8001182:	fa00 f202 	lsl.w	r2, r0, r2
 8001186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800118a:	bf00      	nop
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	e000e100 	.word	0xe000e100

0800119c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	db0a      	blt.n	80011c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	490c      	ldr	r1, [pc, #48]	@ (80011e8 <__NVIC_SetPriority+0x4c>)
 80011b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ba:	0112      	lsls	r2, r2, #4
 80011bc:	b2d2      	uxtb	r2, r2
 80011be:	440b      	add	r3, r1
 80011c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011c4:	e00a      	b.n	80011dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	4908      	ldr	r1, [pc, #32]	@ (80011ec <__NVIC_SetPriority+0x50>)
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	f003 030f 	and.w	r3, r3, #15
 80011d2:	3b04      	subs	r3, #4
 80011d4:	0112      	lsls	r2, r2, #4
 80011d6:	b2d2      	uxtb	r2, r2
 80011d8:	440b      	add	r3, r1
 80011da:	761a      	strb	r2, [r3, #24]
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	e000e100 	.word	0xe000e100
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b089      	sub	sp, #36	@ 0x24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	f1c3 0307 	rsb	r3, r3, #7
 800120a:	2b04      	cmp	r3, #4
 800120c:	bf28      	it	cs
 800120e:	2304      	movcs	r3, #4
 8001210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	3304      	adds	r3, #4
 8001216:	2b06      	cmp	r3, #6
 8001218:	d902      	bls.n	8001220 <NVIC_EncodePriority+0x30>
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3b03      	subs	r3, #3
 800121e:	e000      	b.n	8001222 <NVIC_EncodePriority+0x32>
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	f04f 32ff 	mov.w	r2, #4294967295
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43da      	mvns	r2, r3
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	401a      	ands	r2, r3
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001238:	f04f 31ff 	mov.w	r1, #4294967295
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	fa01 f303 	lsl.w	r3, r1, r3
 8001242:	43d9      	mvns	r1, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001248:	4313      	orrs	r3, r2
         );
}
 800124a:	4618      	mov	r0, r3
 800124c:	3724      	adds	r7, #36	@ 0x24
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b082      	sub	sp, #8
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff ff4c 	bl	80010fc <__NVIC_SetPriorityGrouping>
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
 8001278:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800127a:	2300      	movs	r3, #0
 800127c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800127e:	f7ff ff61 	bl	8001144 <__NVIC_GetPriorityGrouping>
 8001282:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	68b9      	ldr	r1, [r7, #8]
 8001288:	6978      	ldr	r0, [r7, #20]
 800128a:	f7ff ffb1 	bl	80011f0 <NVIC_EncodePriority>
 800128e:	4602      	mov	r2, r0
 8001290:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001294:	4611      	mov	r1, r2
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff ff80 	bl	800119c <__NVIC_SetPriority>
}
 800129c:	bf00      	nop
 800129e:	3718      	adds	r7, #24
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ff54 	bl	8001160 <__NVIC_EnableIRQ>
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b089      	sub	sp, #36	@ 0x24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012d6:	2300      	movs	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]
 80012da:	e16b      	b.n	80015b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012dc:	2201      	movs	r2, #1
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	697a      	ldr	r2, [r7, #20]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	f040 815a 	bne.w	80015ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f003 0303 	and.w	r3, r3, #3
 8001302:	2b01      	cmp	r3, #1
 8001304:	d005      	beq.n	8001312 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800130e:	2b02      	cmp	r3, #2
 8001310:	d130      	bne.n	8001374 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	2203      	movs	r2, #3
 800131e:	fa02 f303 	lsl.w	r3, r2, r3
 8001322:	43db      	mvns	r3, r3
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4013      	ands	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	68da      	ldr	r2, [r3, #12]
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	4313      	orrs	r3, r2
 800133a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001348:	2201      	movs	r2, #1
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	091b      	lsrs	r3, r3, #4
 800135e:	f003 0201 	and.w	r2, r3, #1
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4313      	orrs	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f003 0303 	and.w	r3, r3, #3
 800137c:	2b03      	cmp	r3, #3
 800137e:	d017      	beq.n	80013b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	2203      	movs	r2, #3
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	43db      	mvns	r3, r3
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	4013      	ands	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	689a      	ldr	r2, [r3, #8]
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f003 0303 	and.w	r3, r3, #3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d123      	bne.n	8001404 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	08da      	lsrs	r2, r3, #3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3208      	adds	r2, #8
 80013c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	f003 0307 	and.w	r3, r3, #7
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	220f      	movs	r2, #15
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	43db      	mvns	r3, r3
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	4013      	ands	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	691a      	ldr	r2, [r3, #16]
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	f003 0307 	and.w	r3, r3, #7
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	08da      	lsrs	r2, r3, #3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3208      	adds	r2, #8
 80013fe:	69b9      	ldr	r1, [r7, #24]
 8001400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	2203      	movs	r2, #3
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	43db      	mvns	r3, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4013      	ands	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f003 0203 	and.w	r2, r3, #3
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	fa02 f303 	lsl.w	r3, r2, r3
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	4313      	orrs	r3, r2
 8001430:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001440:	2b00      	cmp	r3, #0
 8001442:	f000 80b4 	beq.w	80015ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	4b60      	ldr	r3, [pc, #384]	@ (80015cc <HAL_GPIO_Init+0x30c>)
 800144c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144e:	4a5f      	ldr	r2, [pc, #380]	@ (80015cc <HAL_GPIO_Init+0x30c>)
 8001450:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001454:	6453      	str	r3, [r2, #68]	@ 0x44
 8001456:	4b5d      	ldr	r3, [pc, #372]	@ (80015cc <HAL_GPIO_Init+0x30c>)
 8001458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800145a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001462:	4a5b      	ldr	r2, [pc, #364]	@ (80015d0 <HAL_GPIO_Init+0x310>)
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	089b      	lsrs	r3, r3, #2
 8001468:	3302      	adds	r3, #2
 800146a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800146e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	f003 0303 	and.w	r3, r3, #3
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	220f      	movs	r2, #15
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	43db      	mvns	r3, r3
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	4013      	ands	r3, r2
 8001484:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a52      	ldr	r2, [pc, #328]	@ (80015d4 <HAL_GPIO_Init+0x314>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d02b      	beq.n	80014e6 <HAL_GPIO_Init+0x226>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a51      	ldr	r2, [pc, #324]	@ (80015d8 <HAL_GPIO_Init+0x318>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d025      	beq.n	80014e2 <HAL_GPIO_Init+0x222>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a50      	ldr	r2, [pc, #320]	@ (80015dc <HAL_GPIO_Init+0x31c>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d01f      	beq.n	80014de <HAL_GPIO_Init+0x21e>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a4f      	ldr	r2, [pc, #316]	@ (80015e0 <HAL_GPIO_Init+0x320>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d019      	beq.n	80014da <HAL_GPIO_Init+0x21a>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a4e      	ldr	r2, [pc, #312]	@ (80015e4 <HAL_GPIO_Init+0x324>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d013      	beq.n	80014d6 <HAL_GPIO_Init+0x216>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4a4d      	ldr	r2, [pc, #308]	@ (80015e8 <HAL_GPIO_Init+0x328>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d00d      	beq.n	80014d2 <HAL_GPIO_Init+0x212>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a4c      	ldr	r2, [pc, #304]	@ (80015ec <HAL_GPIO_Init+0x32c>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d007      	beq.n	80014ce <HAL_GPIO_Init+0x20e>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a4b      	ldr	r2, [pc, #300]	@ (80015f0 <HAL_GPIO_Init+0x330>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d101      	bne.n	80014ca <HAL_GPIO_Init+0x20a>
 80014c6:	2307      	movs	r3, #7
 80014c8:	e00e      	b.n	80014e8 <HAL_GPIO_Init+0x228>
 80014ca:	2308      	movs	r3, #8
 80014cc:	e00c      	b.n	80014e8 <HAL_GPIO_Init+0x228>
 80014ce:	2306      	movs	r3, #6
 80014d0:	e00a      	b.n	80014e8 <HAL_GPIO_Init+0x228>
 80014d2:	2305      	movs	r3, #5
 80014d4:	e008      	b.n	80014e8 <HAL_GPIO_Init+0x228>
 80014d6:	2304      	movs	r3, #4
 80014d8:	e006      	b.n	80014e8 <HAL_GPIO_Init+0x228>
 80014da:	2303      	movs	r3, #3
 80014dc:	e004      	b.n	80014e8 <HAL_GPIO_Init+0x228>
 80014de:	2302      	movs	r3, #2
 80014e0:	e002      	b.n	80014e8 <HAL_GPIO_Init+0x228>
 80014e2:	2301      	movs	r3, #1
 80014e4:	e000      	b.n	80014e8 <HAL_GPIO_Init+0x228>
 80014e6:	2300      	movs	r3, #0
 80014e8:	69fa      	ldr	r2, [r7, #28]
 80014ea:	f002 0203 	and.w	r2, r2, #3
 80014ee:	0092      	lsls	r2, r2, #2
 80014f0:	4093      	lsls	r3, r2
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014f8:	4935      	ldr	r1, [pc, #212]	@ (80015d0 <HAL_GPIO_Init+0x310>)
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	089b      	lsrs	r3, r3, #2
 80014fe:	3302      	adds	r3, #2
 8001500:	69ba      	ldr	r2, [r7, #24]
 8001502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001506:	4b3b      	ldr	r3, [pc, #236]	@ (80015f4 <HAL_GPIO_Init+0x334>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	43db      	mvns	r3, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4013      	ands	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	4313      	orrs	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800152a:	4a32      	ldr	r2, [pc, #200]	@ (80015f4 <HAL_GPIO_Init+0x334>)
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001530:	4b30      	ldr	r3, [pc, #192]	@ (80015f4 <HAL_GPIO_Init+0x334>)
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	43db      	mvns	r3, r3
 800153a:	69ba      	ldr	r2, [r7, #24]
 800153c:	4013      	ands	r3, r2
 800153e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d003      	beq.n	8001554 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001554:	4a27      	ldr	r2, [pc, #156]	@ (80015f4 <HAL_GPIO_Init+0x334>)
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800155a:	4b26      	ldr	r3, [pc, #152]	@ (80015f4 <HAL_GPIO_Init+0x334>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	43db      	mvns	r3, r3
 8001564:	69ba      	ldr	r2, [r7, #24]
 8001566:	4013      	ands	r3, r2
 8001568:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001576:	69ba      	ldr	r2, [r7, #24]
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	4313      	orrs	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800157e:	4a1d      	ldr	r2, [pc, #116]	@ (80015f4 <HAL_GPIO_Init+0x334>)
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001584:	4b1b      	ldr	r3, [pc, #108]	@ (80015f4 <HAL_GPIO_Init+0x334>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	43db      	mvns	r3, r3
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	4013      	ands	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800159c:	2b00      	cmp	r3, #0
 800159e:	d003      	beq.n	80015a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015a8:	4a12      	ldr	r2, [pc, #72]	@ (80015f4 <HAL_GPIO_Init+0x334>)
 80015aa:	69bb      	ldr	r3, [r7, #24]
 80015ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	3301      	adds	r3, #1
 80015b2:	61fb      	str	r3, [r7, #28]
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	2b0f      	cmp	r3, #15
 80015b8:	f67f ae90 	bls.w	80012dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	3724      	adds	r7, #36	@ 0x24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40013800 	.word	0x40013800
 80015d4:	40020000 	.word	0x40020000
 80015d8:	40020400 	.word	0x40020400
 80015dc:	40020800 	.word	0x40020800
 80015e0:	40020c00 	.word	0x40020c00
 80015e4:	40021000 	.word	0x40021000
 80015e8:	40021400 	.word	0x40021400
 80015ec:	40021800 	.word	0x40021800
 80015f0:	40021c00 	.word	0x40021c00
 80015f4:	40013c00 	.word	0x40013c00

080015f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	460b      	mov	r3, r1
 8001602:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	691a      	ldr	r2, [r3, #16]
 8001608:	887b      	ldrh	r3, [r7, #2]
 800160a:	4013      	ands	r3, r2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d002      	beq.n	8001616 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001610:	2301      	movs	r3, #1
 8001612:	73fb      	strb	r3, [r7, #15]
 8001614:	e001      	b.n	800161a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001616:	2300      	movs	r3, #0
 8001618:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800161a:	7bfb      	ldrb	r3, [r7, #15]
}
 800161c:	4618      	mov	r0, r3
 800161e:	3714      	adds	r7, #20
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	807b      	strh	r3, [r7, #2]
 8001634:	4613      	mov	r3, r2
 8001636:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001638:	787b      	ldrb	r3, [r7, #1]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800163e:	887a      	ldrh	r2, [r7, #2]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001644:	e003      	b.n	800164e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001646:	887b      	ldrh	r3, [r7, #2]
 8001648:	041a      	lsls	r2, r3, #16
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	619a      	str	r2, [r3, #24]
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b086      	sub	sp, #24
 800165e:	af02      	add	r7, sp, #8
 8001660:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d101      	bne.n	800166c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e059      	b.n	8001720 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001678:	b2db      	uxtb	r3, r3
 800167a:	2b00      	cmp	r3, #0
 800167c:	d106      	bne.n	800168c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f00a fc2a 	bl	800bee0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2203      	movs	r2, #3
 8001690:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800169a:	d102      	bne.n	80016a2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f004 f85d 	bl	8005766 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	7c1a      	ldrb	r2, [r3, #16]
 80016b4:	f88d 2000 	strb.w	r2, [sp]
 80016b8:	3304      	adds	r3, #4
 80016ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016bc:	f003 ffde 	bl	800567c <USB_CoreInit>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d005      	beq.n	80016d2 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2202      	movs	r2, #2
 80016ca:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e026      	b.n	8001720 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2101      	movs	r1, #1
 80016d8:	4618      	mov	r0, r3
 80016da:	f004 f855 	bl	8005788 <USB_SetCurrentMode>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d005      	beq.n	80016f0 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2202      	movs	r2, #2
 80016e8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e017      	b.n	8001720 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7c1a      	ldrb	r2, [r3, #16]
 80016f8:	f88d 2000 	strb.w	r2, [sp]
 80016fc:	3304      	adds	r3, #4
 80016fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001700:	f004 f9fe 	bl	8005b00 <USB_HostInit>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d005      	beq.n	8001716 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2202      	movs	r2, #2
 800170e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e004      	b.n	8001720 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2201      	movs	r2, #1
 800171a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001728:	b590      	push	{r4, r7, lr}
 800172a:	b08b      	sub	sp, #44	@ 0x2c
 800172c:	af04      	add	r7, sp, #16
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	4608      	mov	r0, r1
 8001732:	4611      	mov	r1, r2
 8001734:	461a      	mov	r2, r3
 8001736:	4603      	mov	r3, r0
 8001738:	70fb      	strb	r3, [r7, #3]
 800173a:	460b      	mov	r3, r1
 800173c:	70bb      	strb	r3, [r7, #2]
 800173e:	4613      	mov	r3, r2
 8001740:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001742:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001744:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800174c:	2b01      	cmp	r3, #1
 800174e:	d101      	bne.n	8001754 <HAL_HCD_HC_Init+0x2c>
 8001750:	2302      	movs	r3, #2
 8001752:	e09d      	b.n	8001890 <HAL_HCD_HC_Init+0x168>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800175c:	78fa      	ldrb	r2, [r7, #3]
 800175e:	6879      	ldr	r1, [r7, #4]
 8001760:	4613      	mov	r3, r2
 8001762:	011b      	lsls	r3, r3, #4
 8001764:	1a9b      	subs	r3, r3, r2
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	440b      	add	r3, r1
 800176a:	3319      	adds	r3, #25
 800176c:	2200      	movs	r2, #0
 800176e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001770:	78fa      	ldrb	r2, [r7, #3]
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	4613      	mov	r3, r2
 8001776:	011b      	lsls	r3, r3, #4
 8001778:	1a9b      	subs	r3, r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	3314      	adds	r3, #20
 8001780:	787a      	ldrb	r2, [r7, #1]
 8001782:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001784:	78fa      	ldrb	r2, [r7, #3]
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	4613      	mov	r3, r2
 800178a:	011b      	lsls	r3, r3, #4
 800178c:	1a9b      	subs	r3, r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	3315      	adds	r3, #21
 8001794:	78fa      	ldrb	r2, [r7, #3]
 8001796:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001798:	78fa      	ldrb	r2, [r7, #3]
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	4613      	mov	r3, r2
 800179e:	011b      	lsls	r3, r3, #4
 80017a0:	1a9b      	subs	r3, r3, r2
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	440b      	add	r3, r1
 80017a6:	3326      	adds	r3, #38	@ 0x26
 80017a8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80017ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80017ae:	78fa      	ldrb	r2, [r7, #3]
 80017b0:	78bb      	ldrb	r3, [r7, #2]
 80017b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017b6:	b2d8      	uxtb	r0, r3
 80017b8:	6879      	ldr	r1, [r7, #4]
 80017ba:	4613      	mov	r3, r2
 80017bc:	011b      	lsls	r3, r3, #4
 80017be:	1a9b      	subs	r3, r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	440b      	add	r3, r1
 80017c4:	3316      	adds	r3, #22
 80017c6:	4602      	mov	r2, r0
 80017c8:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80017ca:	78fb      	ldrb	r3, [r7, #3]
 80017cc:	4619      	mov	r1, r3
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f000 fba4 	bl	8001f1c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80017d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	da0a      	bge.n	80017f2 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80017dc:	78fa      	ldrb	r2, [r7, #3]
 80017de:	6879      	ldr	r1, [r7, #4]
 80017e0:	4613      	mov	r3, r2
 80017e2:	011b      	lsls	r3, r3, #4
 80017e4:	1a9b      	subs	r3, r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	440b      	add	r3, r1
 80017ea:	3317      	adds	r3, #23
 80017ec:	2201      	movs	r2, #1
 80017ee:	701a      	strb	r2, [r3, #0]
 80017f0:	e009      	b.n	8001806 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80017f2:	78fa      	ldrb	r2, [r7, #3]
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	011b      	lsls	r3, r3, #4
 80017fa:	1a9b      	subs	r3, r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	440b      	add	r3, r1
 8001800:	3317      	adds	r3, #23
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f004 fadc 	bl	8005dc8 <USB_GetHostSpeed>
 8001810:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001812:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001816:	2b01      	cmp	r3, #1
 8001818:	d10b      	bne.n	8001832 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800181a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800181e:	2b01      	cmp	r3, #1
 8001820:	d107      	bne.n	8001832 <HAL_HCD_HC_Init+0x10a>
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d104      	bne.n	8001832 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	2bbc      	cmp	r3, #188	@ 0xbc
 800182c:	d901      	bls.n	8001832 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800182e:	23bc      	movs	r3, #188	@ 0xbc
 8001830:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001832:	78fa      	ldrb	r2, [r7, #3]
 8001834:	6879      	ldr	r1, [r7, #4]
 8001836:	4613      	mov	r3, r2
 8001838:	011b      	lsls	r3, r3, #4
 800183a:	1a9b      	subs	r3, r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	440b      	add	r3, r1
 8001840:	3318      	adds	r3, #24
 8001842:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001846:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001848:	78fa      	ldrb	r2, [r7, #3]
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	b298      	uxth	r0, r3
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	4613      	mov	r3, r2
 8001852:	011b      	lsls	r3, r3, #4
 8001854:	1a9b      	subs	r3, r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	440b      	add	r3, r1
 800185a:	3328      	adds	r3, #40	@ 0x28
 800185c:	4602      	mov	r2, r0
 800185e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6818      	ldr	r0, [r3, #0]
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	b29b      	uxth	r3, r3
 8001868:	787c      	ldrb	r4, [r7, #1]
 800186a:	78ba      	ldrb	r2, [r7, #2]
 800186c:	78f9      	ldrb	r1, [r7, #3]
 800186e:	9302      	str	r3, [sp, #8]
 8001870:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001874:	9301      	str	r3, [sp, #4]
 8001876:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	4623      	mov	r3, r4
 800187e:	f004 facb 	bl	8005e18 <USB_HC_Init>
 8001882:	4603      	mov	r3, r0
 8001884:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800188e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001890:	4618      	mov	r0, r3
 8001892:	371c      	adds	r7, #28
 8001894:	46bd      	mov	sp, r7
 8001896:	bd90      	pop	{r4, r7, pc}

08001898 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	4608      	mov	r0, r1
 80018a2:	4611      	mov	r1, r2
 80018a4:	461a      	mov	r2, r3
 80018a6:	4603      	mov	r3, r0
 80018a8:	70fb      	strb	r3, [r7, #3]
 80018aa:	460b      	mov	r3, r1
 80018ac:	70bb      	strb	r3, [r7, #2]
 80018ae:	4613      	mov	r3, r2
 80018b0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80018b2:	78fa      	ldrb	r2, [r7, #3]
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	4613      	mov	r3, r2
 80018b8:	011b      	lsls	r3, r3, #4
 80018ba:	1a9b      	subs	r3, r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	440b      	add	r3, r1
 80018c0:	3317      	adds	r3, #23
 80018c2:	78ba      	ldrb	r2, [r7, #2]
 80018c4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80018c6:	78fa      	ldrb	r2, [r7, #3]
 80018c8:	6879      	ldr	r1, [r7, #4]
 80018ca:	4613      	mov	r3, r2
 80018cc:	011b      	lsls	r3, r3, #4
 80018ce:	1a9b      	subs	r3, r3, r2
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	440b      	add	r3, r1
 80018d4:	3326      	adds	r3, #38	@ 0x26
 80018d6:	787a      	ldrb	r2, [r7, #1]
 80018d8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80018da:	7c3b      	ldrb	r3, [r7, #16]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d114      	bne.n	800190a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80018e0:	78fa      	ldrb	r2, [r7, #3]
 80018e2:	6879      	ldr	r1, [r7, #4]
 80018e4:	4613      	mov	r3, r2
 80018e6:	011b      	lsls	r3, r3, #4
 80018e8:	1a9b      	subs	r3, r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	440b      	add	r3, r1
 80018ee:	332a      	adds	r3, #42	@ 0x2a
 80018f0:	2203      	movs	r2, #3
 80018f2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80018f4:	78fa      	ldrb	r2, [r7, #3]
 80018f6:	6879      	ldr	r1, [r7, #4]
 80018f8:	4613      	mov	r3, r2
 80018fa:	011b      	lsls	r3, r3, #4
 80018fc:	1a9b      	subs	r3, r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	440b      	add	r3, r1
 8001902:	3319      	adds	r3, #25
 8001904:	7f3a      	ldrb	r2, [r7, #28]
 8001906:	701a      	strb	r2, [r3, #0]
 8001908:	e009      	b.n	800191e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800190a:	78fa      	ldrb	r2, [r7, #3]
 800190c:	6879      	ldr	r1, [r7, #4]
 800190e:	4613      	mov	r3, r2
 8001910:	011b      	lsls	r3, r3, #4
 8001912:	1a9b      	subs	r3, r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	440b      	add	r3, r1
 8001918:	332a      	adds	r3, #42	@ 0x2a
 800191a:	2202      	movs	r2, #2
 800191c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800191e:	787b      	ldrb	r3, [r7, #1]
 8001920:	2b03      	cmp	r3, #3
 8001922:	f200 8102 	bhi.w	8001b2a <HAL_HCD_HC_SubmitRequest+0x292>
 8001926:	a201      	add	r2, pc, #4	@ (adr r2, 800192c <HAL_HCD_HC_SubmitRequest+0x94>)
 8001928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192c:	0800193d 	.word	0x0800193d
 8001930:	08001b15 	.word	0x08001b15
 8001934:	08001a01 	.word	0x08001a01
 8001938:	08001a8b 	.word	0x08001a8b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800193c:	7c3b      	ldrb	r3, [r7, #16]
 800193e:	2b01      	cmp	r3, #1
 8001940:	f040 80f5 	bne.w	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001944:	78bb      	ldrb	r3, [r7, #2]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d12d      	bne.n	80019a6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800194a:	8b3b      	ldrh	r3, [r7, #24]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d109      	bne.n	8001964 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001950:	78fa      	ldrb	r2, [r7, #3]
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	4613      	mov	r3, r2
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	1a9b      	subs	r3, r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	440b      	add	r3, r1
 800195e:	333d      	adds	r3, #61	@ 0x3d
 8001960:	2201      	movs	r2, #1
 8001962:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001964:	78fa      	ldrb	r2, [r7, #3]
 8001966:	6879      	ldr	r1, [r7, #4]
 8001968:	4613      	mov	r3, r2
 800196a:	011b      	lsls	r3, r3, #4
 800196c:	1a9b      	subs	r3, r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	440b      	add	r3, r1
 8001972:	333d      	adds	r3, #61	@ 0x3d
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d10a      	bne.n	8001990 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800197a:	78fa      	ldrb	r2, [r7, #3]
 800197c:	6879      	ldr	r1, [r7, #4]
 800197e:	4613      	mov	r3, r2
 8001980:	011b      	lsls	r3, r3, #4
 8001982:	1a9b      	subs	r3, r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	440b      	add	r3, r1
 8001988:	332a      	adds	r3, #42	@ 0x2a
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800198e:	e0ce      	b.n	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001990:	78fa      	ldrb	r2, [r7, #3]
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	4613      	mov	r3, r2
 8001996:	011b      	lsls	r3, r3, #4
 8001998:	1a9b      	subs	r3, r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	440b      	add	r3, r1
 800199e:	332a      	adds	r3, #42	@ 0x2a
 80019a0:	2202      	movs	r2, #2
 80019a2:	701a      	strb	r2, [r3, #0]
      break;
 80019a4:	e0c3      	b.n	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80019a6:	78fa      	ldrb	r2, [r7, #3]
 80019a8:	6879      	ldr	r1, [r7, #4]
 80019aa:	4613      	mov	r3, r2
 80019ac:	011b      	lsls	r3, r3, #4
 80019ae:	1a9b      	subs	r3, r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	440b      	add	r3, r1
 80019b4:	331a      	adds	r3, #26
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	f040 80b8 	bne.w	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80019be:	78fa      	ldrb	r2, [r7, #3]
 80019c0:	6879      	ldr	r1, [r7, #4]
 80019c2:	4613      	mov	r3, r2
 80019c4:	011b      	lsls	r3, r3, #4
 80019c6:	1a9b      	subs	r3, r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	440b      	add	r3, r1
 80019cc:	333c      	adds	r3, #60	@ 0x3c
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d10a      	bne.n	80019ea <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019d4:	78fa      	ldrb	r2, [r7, #3]
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	4613      	mov	r3, r2
 80019da:	011b      	lsls	r3, r3, #4
 80019dc:	1a9b      	subs	r3, r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	440b      	add	r3, r1
 80019e2:	332a      	adds	r3, #42	@ 0x2a
 80019e4:	2200      	movs	r2, #0
 80019e6:	701a      	strb	r2, [r3, #0]
      break;
 80019e8:	e0a1      	b.n	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019ea:	78fa      	ldrb	r2, [r7, #3]
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	4613      	mov	r3, r2
 80019f0:	011b      	lsls	r3, r3, #4
 80019f2:	1a9b      	subs	r3, r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	440b      	add	r3, r1
 80019f8:	332a      	adds	r3, #42	@ 0x2a
 80019fa:	2202      	movs	r2, #2
 80019fc:	701a      	strb	r2, [r3, #0]
      break;
 80019fe:	e096      	b.n	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001a00:	78bb      	ldrb	r3, [r7, #2]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d120      	bne.n	8001a48 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a06:	78fa      	ldrb	r2, [r7, #3]
 8001a08:	6879      	ldr	r1, [r7, #4]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	011b      	lsls	r3, r3, #4
 8001a0e:	1a9b      	subs	r3, r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	440b      	add	r3, r1
 8001a14:	333d      	adds	r3, #61	@ 0x3d
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d10a      	bne.n	8001a32 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a1c:	78fa      	ldrb	r2, [r7, #3]
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	4613      	mov	r3, r2
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	1a9b      	subs	r3, r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	440b      	add	r3, r1
 8001a2a:	332a      	adds	r3, #42	@ 0x2a
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001a30:	e07e      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a32:	78fa      	ldrb	r2, [r7, #3]
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	011b      	lsls	r3, r3, #4
 8001a3a:	1a9b      	subs	r3, r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	440b      	add	r3, r1
 8001a40:	332a      	adds	r3, #42	@ 0x2a
 8001a42:	2202      	movs	r2, #2
 8001a44:	701a      	strb	r2, [r3, #0]
      break;
 8001a46:	e073      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a48:	78fa      	ldrb	r2, [r7, #3]
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	1a9b      	subs	r3, r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	440b      	add	r3, r1
 8001a56:	333c      	adds	r3, #60	@ 0x3c
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10a      	bne.n	8001a74 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a5e:	78fa      	ldrb	r2, [r7, #3]
 8001a60:	6879      	ldr	r1, [r7, #4]
 8001a62:	4613      	mov	r3, r2
 8001a64:	011b      	lsls	r3, r3, #4
 8001a66:	1a9b      	subs	r3, r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	332a      	adds	r3, #42	@ 0x2a
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
      break;
 8001a72:	e05d      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a74:	78fa      	ldrb	r2, [r7, #3]
 8001a76:	6879      	ldr	r1, [r7, #4]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	1a9b      	subs	r3, r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	440b      	add	r3, r1
 8001a82:	332a      	adds	r3, #42	@ 0x2a
 8001a84:	2202      	movs	r2, #2
 8001a86:	701a      	strb	r2, [r3, #0]
      break;
 8001a88:	e052      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001a8a:	78bb      	ldrb	r3, [r7, #2]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d120      	bne.n	8001ad2 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a90:	78fa      	ldrb	r2, [r7, #3]
 8001a92:	6879      	ldr	r1, [r7, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	011b      	lsls	r3, r3, #4
 8001a98:	1a9b      	subs	r3, r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	440b      	add	r3, r1
 8001a9e:	333d      	adds	r3, #61	@ 0x3d
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d10a      	bne.n	8001abc <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aa6:	78fa      	ldrb	r2, [r7, #3]
 8001aa8:	6879      	ldr	r1, [r7, #4]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	011b      	lsls	r3, r3, #4
 8001aae:	1a9b      	subs	r3, r3, r2
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	440b      	add	r3, r1
 8001ab4:	332a      	adds	r3, #42	@ 0x2a
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001aba:	e039      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001abc:	78fa      	ldrb	r2, [r7, #3]
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	1a9b      	subs	r3, r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	440b      	add	r3, r1
 8001aca:	332a      	adds	r3, #42	@ 0x2a
 8001acc:	2202      	movs	r2, #2
 8001ace:	701a      	strb	r2, [r3, #0]
      break;
 8001ad0:	e02e      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001ad2:	78fa      	ldrb	r2, [r7, #3]
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	011b      	lsls	r3, r3, #4
 8001ada:	1a9b      	subs	r3, r3, r2
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	440b      	add	r3, r1
 8001ae0:	333c      	adds	r3, #60	@ 0x3c
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d10a      	bne.n	8001afe <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ae8:	78fa      	ldrb	r2, [r7, #3]
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	4613      	mov	r3, r2
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	1a9b      	subs	r3, r3, r2
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	440b      	add	r3, r1
 8001af6:	332a      	adds	r3, #42	@ 0x2a
 8001af8:	2200      	movs	r2, #0
 8001afa:	701a      	strb	r2, [r3, #0]
      break;
 8001afc:	e018      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001afe:	78fa      	ldrb	r2, [r7, #3]
 8001b00:	6879      	ldr	r1, [r7, #4]
 8001b02:	4613      	mov	r3, r2
 8001b04:	011b      	lsls	r3, r3, #4
 8001b06:	1a9b      	subs	r3, r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	332a      	adds	r3, #42	@ 0x2a
 8001b0e:	2202      	movs	r2, #2
 8001b10:	701a      	strb	r2, [r3, #0]
      break;
 8001b12:	e00d      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b14:	78fa      	ldrb	r2, [r7, #3]
 8001b16:	6879      	ldr	r1, [r7, #4]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	011b      	lsls	r3, r3, #4
 8001b1c:	1a9b      	subs	r3, r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	440b      	add	r3, r1
 8001b22:	332a      	adds	r3, #42	@ 0x2a
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]
      break;
 8001b28:	e002      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001b2a:	bf00      	nop
 8001b2c:	e000      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001b2e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001b30:	78fa      	ldrb	r2, [r7, #3]
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	4613      	mov	r3, r2
 8001b36:	011b      	lsls	r3, r3, #4
 8001b38:	1a9b      	subs	r3, r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	440b      	add	r3, r1
 8001b3e:	332c      	adds	r3, #44	@ 0x2c
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001b44:	78fa      	ldrb	r2, [r7, #3]
 8001b46:	8b39      	ldrh	r1, [r7, #24]
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	011b      	lsls	r3, r3, #4
 8001b4e:	1a9b      	subs	r3, r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4403      	add	r3, r0
 8001b54:	3334      	adds	r3, #52	@ 0x34
 8001b56:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001b58:	78fa      	ldrb	r2, [r7, #3]
 8001b5a:	6879      	ldr	r1, [r7, #4]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	011b      	lsls	r3, r3, #4
 8001b60:	1a9b      	subs	r3, r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	440b      	add	r3, r1
 8001b66:	334c      	adds	r3, #76	@ 0x4c
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001b6c:	78fa      	ldrb	r2, [r7, #3]
 8001b6e:	6879      	ldr	r1, [r7, #4]
 8001b70:	4613      	mov	r3, r2
 8001b72:	011b      	lsls	r3, r3, #4
 8001b74:	1a9b      	subs	r3, r3, r2
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	440b      	add	r3, r1
 8001b7a:	3338      	adds	r3, #56	@ 0x38
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001b80:	78fa      	ldrb	r2, [r7, #3]
 8001b82:	6879      	ldr	r1, [r7, #4]
 8001b84:	4613      	mov	r3, r2
 8001b86:	011b      	lsls	r3, r3, #4
 8001b88:	1a9b      	subs	r3, r3, r2
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	440b      	add	r3, r1
 8001b8e:	3315      	adds	r3, #21
 8001b90:	78fa      	ldrb	r2, [r7, #3]
 8001b92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001b94:	78fa      	ldrb	r2, [r7, #3]
 8001b96:	6879      	ldr	r1, [r7, #4]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	011b      	lsls	r3, r3, #4
 8001b9c:	1a9b      	subs	r3, r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	440b      	add	r3, r1
 8001ba2:	334d      	adds	r3, #77	@ 0x4d
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6818      	ldr	r0, [r3, #0]
 8001bac:	78fa      	ldrb	r2, [r7, #3]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	011b      	lsls	r3, r3, #4
 8001bb2:	1a9b      	subs	r3, r3, r2
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	3310      	adds	r3, #16
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	4413      	add	r3, r2
 8001bbc:	1d19      	adds	r1, r3, #4
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	799b      	ldrb	r3, [r3, #6]
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	f004 fa54 	bl	8006070 <USB_HC_StartXfer>
 8001bc8:	4603      	mov	r3, r0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop

08001bd4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f003 ff42 	bl	8005a74 <USB_GetMode>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	f040 80fb 	bne.w	8001dee <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f003 ff05 	bl	8005a0c <USB_ReadInterrupts>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 80f1 	beq.w	8001dec <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f003 fefc 	bl	8005a0c <USB_ReadInterrupts>
 8001c14:	4603      	mov	r3, r0
 8001c16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001c1e:	d104      	bne.n	8001c2a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001c28:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f003 feec 	bl	8005a0c <USB_ReadInterrupts>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c3e:	d104      	bne.n	8001c4a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001c48:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f003 fedc 	bl	8005a0c <USB_ReadInterrupts>
 8001c54:	4603      	mov	r3, r0
 8001c56:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001c5e:	d104      	bne.n	8001c6a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c68:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f003 fecc 	bl	8005a0c <USB_ReadInterrupts>
 8001c74:	4603      	mov	r3, r0
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d103      	bne.n	8001c86 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2202      	movs	r2, #2
 8001c84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f003 febe 	bl	8005a0c <USB_ReadInterrupts>
 8001c90:	4603      	mov	r3, r0
 8001c92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c9a:	d120      	bne.n	8001cde <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001ca4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d113      	bne.n	8001cde <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001cb6:	2110      	movs	r1, #16
 8001cb8:	6938      	ldr	r0, [r7, #16]
 8001cba:	f003 fdb1 	bl	8005820 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001cbe:	6938      	ldr	r0, [r7, #16]
 8001cc0:	f003 fde0 	bl	8005884 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	7a5b      	ldrb	r3, [r3, #9]
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d105      	bne.n	8001cd8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f003 ffd8 	bl	8005c88 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f00a f97f 	bl	800bfdc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f003 fe92 	bl	8005a0c <USB_ReadInterrupts>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001cee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cf2:	d102      	bne.n	8001cfa <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f001 fd4d 	bl	8003794 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f003 fe84 	bl	8005a0c <USB_ReadInterrupts>
 8001d04:	4603      	mov	r3, r0
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b08      	cmp	r3, #8
 8001d0c:	d106      	bne.n	8001d1c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f00a f948 	bl	800bfa4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2208      	movs	r2, #8
 8001d1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f003 fe73 	bl	8005a0c <USB_ReadInterrupts>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001d30:	d139      	bne.n	8001da6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f004 fc14 	bl	8006564 <USB_HC_ReadInterrupt>
 8001d3c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	e025      	b.n	8001d90 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	f003 030f 	and.w	r3, r3, #15
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d018      	beq.n	8001d8a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	015a      	lsls	r2, r3, #5
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d6e:	d106      	bne.n	8001d7e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	4619      	mov	r1, r3
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f905 	bl	8001f86 <HCD_HC_IN_IRQHandler>
 8001d7c:	e005      	b.n	8001d8a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	4619      	mov	r1, r3
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 ff67 	bl	8002c58 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	617b      	str	r3, [r7, #20]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	795b      	ldrb	r3, [r3, #5]
 8001d94:	461a      	mov	r2, r3
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d3d3      	bcc.n	8001d44 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001da4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f003 fe2e 	bl	8005a0c <USB_ReadInterrupts>
 8001db0:	4603      	mov	r3, r0
 8001db2:	f003 0310 	and.w	r3, r3, #16
 8001db6:	2b10      	cmp	r3, #16
 8001db8:	d101      	bne.n	8001dbe <HAL_HCD_IRQHandler+0x1ea>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e000      	b.n	8001dc0 <HAL_HCD_IRQHandler+0x1ec>
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d014      	beq.n	8001dee <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	699a      	ldr	r2, [r3, #24]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f022 0210 	bic.w	r2, r2, #16
 8001dd2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f001 fbfe 	bl	80035d6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	699a      	ldr	r2, [r3, #24]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f042 0210 	orr.w	r2, r2, #16
 8001de8:	619a      	str	r2, [r3, #24]
 8001dea:	e000      	b.n	8001dee <HAL_HCD_IRQHandler+0x21a>
      return;
 8001dec:	bf00      	nop
    }
  }
}
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d101      	bne.n	8001e0a <HAL_HCD_Start+0x16>
 8001e06:	2302      	movs	r3, #2
 8001e08:	e013      	b.n	8001e32 <HAL_HCD_Start+0x3e>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2101      	movs	r1, #1
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f003 ff9c 	bl	8005d56 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f003 fc8e 	bl	8005744 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b082      	sub	sp, #8
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d101      	bne.n	8001e50 <HAL_HCD_Stop+0x16>
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	e00d      	b.n	8001e6c <HAL_HCD_Stop+0x32>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f004 fcef 	bl	8006840 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f003 ff3e 	bl	8005d02 <USB_ResetPort>
 8001e86:	4603      	mov	r3, r0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001e9c:	78fa      	ldrb	r2, [r7, #3]
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	011b      	lsls	r3, r3, #4
 8001ea4:	1a9b      	subs	r3, r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	440b      	add	r3, r1
 8001eaa:	334c      	adds	r3, #76	@ 0x4c
 8001eac:	781b      	ldrb	r3, [r3, #0]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr

08001eba <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b083      	sub	sp, #12
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001ec6:	78fa      	ldrb	r2, [r7, #3]
 8001ec8:	6879      	ldr	r1, [r7, #4]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	011b      	lsls	r3, r3, #4
 8001ece:	1a9b      	subs	r3, r3, r2
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	440b      	add	r3, r1
 8001ed4:	3338      	adds	r3, #56	@ 0x38
 8001ed6:	681b      	ldr	r3, [r3, #0]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f003 ff80 	bl	8005df6 <USB_GetCurrentFrame>
 8001ef6:	4603      	mov	r3, r0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f003 ff5b 	bl	8005dc8 <USB_GetHostSpeed>
 8001f12:	4603      	mov	r3, r0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	460b      	mov	r3, r1
 8001f26:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001f28:	78fa      	ldrb	r2, [r7, #3]
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	011b      	lsls	r3, r3, #4
 8001f30:	1a9b      	subs	r3, r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	331a      	adds	r3, #26
 8001f38:	2200      	movs	r2, #0
 8001f3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001f3c:	78fa      	ldrb	r2, [r7, #3]
 8001f3e:	6879      	ldr	r1, [r7, #4]
 8001f40:	4613      	mov	r3, r2
 8001f42:	011b      	lsls	r3, r3, #4
 8001f44:	1a9b      	subs	r3, r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	440b      	add	r3, r1
 8001f4a:	331b      	adds	r3, #27
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001f50:	78fa      	ldrb	r2, [r7, #3]
 8001f52:	6879      	ldr	r1, [r7, #4]
 8001f54:	4613      	mov	r3, r2
 8001f56:	011b      	lsls	r3, r3, #4
 8001f58:	1a9b      	subs	r3, r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	440b      	add	r3, r1
 8001f5e:	3325      	adds	r3, #37	@ 0x25
 8001f60:	2200      	movs	r2, #0
 8001f62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001f64:	78fa      	ldrb	r2, [r7, #3]
 8001f66:	6879      	ldr	r1, [r7, #4]
 8001f68:	4613      	mov	r3, r2
 8001f6a:	011b      	lsls	r3, r3, #4
 8001f6c:	1a9b      	subs	r3, r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	440b      	add	r3, r1
 8001f72:	3324      	adds	r3, #36	@ 0x24
 8001f74:	2200      	movs	r2, #0
 8001f76:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr

08001f86 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b086      	sub	sp, #24
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
 8001f8e:	460b      	mov	r3, r1
 8001f90:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	78fa      	ldrb	r2, [r7, #3]
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f003 fd44 	bl	8005a32 <USB_ReadChInterrupts>
 8001faa:	4603      	mov	r3, r0
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b04      	cmp	r3, #4
 8001fb2:	d11a      	bne.n	8001fea <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001fb4:	78fb      	ldrb	r3, [r7, #3]
 8001fb6:	015a      	lsls	r2, r3, #5
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	4413      	add	r3, r2
 8001fbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001fc6:	78fa      	ldrb	r2, [r7, #3]
 8001fc8:	6879      	ldr	r1, [r7, #4]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	011b      	lsls	r3, r3, #4
 8001fce:	1a9b      	subs	r3, r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	334d      	adds	r3, #77	@ 0x4d
 8001fd6:	2207      	movs	r2, #7
 8001fd8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	78fa      	ldrb	r2, [r7, #3]
 8001fe0:	4611      	mov	r1, r2
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f004 facf 	bl	8006586 <USB_HC_Halt>
 8001fe8:	e09e      	b.n	8002128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	78fa      	ldrb	r2, [r7, #3]
 8001ff0:	4611      	mov	r1, r2
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f003 fd1d 	bl	8005a32 <USB_ReadChInterrupts>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002002:	d11b      	bne.n	800203c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002004:	78fb      	ldrb	r3, [r7, #3]
 8002006:	015a      	lsls	r2, r3, #5
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	4413      	add	r3, r2
 800200c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002010:	461a      	mov	r2, r3
 8002012:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002016:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002018:	78fa      	ldrb	r2, [r7, #3]
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	4613      	mov	r3, r2
 800201e:	011b      	lsls	r3, r3, #4
 8002020:	1a9b      	subs	r3, r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	440b      	add	r3, r1
 8002026:	334d      	adds	r3, #77	@ 0x4d
 8002028:	2208      	movs	r2, #8
 800202a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	78fa      	ldrb	r2, [r7, #3]
 8002032:	4611      	mov	r1, r2
 8002034:	4618      	mov	r0, r3
 8002036:	f004 faa6 	bl	8006586 <USB_HC_Halt>
 800203a:	e075      	b.n	8002128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	78fa      	ldrb	r2, [r7, #3]
 8002042:	4611      	mov	r1, r2
 8002044:	4618      	mov	r0, r3
 8002046:	f003 fcf4 	bl	8005a32 <USB_ReadChInterrupts>
 800204a:	4603      	mov	r3, r0
 800204c:	f003 0308 	and.w	r3, r3, #8
 8002050:	2b08      	cmp	r3, #8
 8002052:	d11a      	bne.n	800208a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002054:	78fb      	ldrb	r3, [r7, #3]
 8002056:	015a      	lsls	r2, r3, #5
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	4413      	add	r3, r2
 800205c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002060:	461a      	mov	r2, r3
 8002062:	2308      	movs	r3, #8
 8002064:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002066:	78fa      	ldrb	r2, [r7, #3]
 8002068:	6879      	ldr	r1, [r7, #4]
 800206a:	4613      	mov	r3, r2
 800206c:	011b      	lsls	r3, r3, #4
 800206e:	1a9b      	subs	r3, r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	440b      	add	r3, r1
 8002074:	334d      	adds	r3, #77	@ 0x4d
 8002076:	2206      	movs	r2, #6
 8002078:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	78fa      	ldrb	r2, [r7, #3]
 8002080:	4611      	mov	r1, r2
 8002082:	4618      	mov	r0, r3
 8002084:	f004 fa7f 	bl	8006586 <USB_HC_Halt>
 8002088:	e04e      	b.n	8002128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	78fa      	ldrb	r2, [r7, #3]
 8002090:	4611      	mov	r1, r2
 8002092:	4618      	mov	r0, r3
 8002094:	f003 fccd 	bl	8005a32 <USB_ReadChInterrupts>
 8002098:	4603      	mov	r3, r0
 800209a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800209e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020a2:	d11b      	bne.n	80020dc <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	015a      	lsls	r2, r3, #5
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	4413      	add	r3, r2
 80020ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020b0:	461a      	mov	r2, r3
 80020b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80020b8:	78fa      	ldrb	r2, [r7, #3]
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	4613      	mov	r3, r2
 80020be:	011b      	lsls	r3, r3, #4
 80020c0:	1a9b      	subs	r3, r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	440b      	add	r3, r1
 80020c6:	334d      	adds	r3, #77	@ 0x4d
 80020c8:	2209      	movs	r2, #9
 80020ca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	78fa      	ldrb	r2, [r7, #3]
 80020d2:	4611      	mov	r1, r2
 80020d4:	4618      	mov	r0, r3
 80020d6:	f004 fa56 	bl	8006586 <USB_HC_Halt>
 80020da:	e025      	b.n	8002128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	78fa      	ldrb	r2, [r7, #3]
 80020e2:	4611      	mov	r1, r2
 80020e4:	4618      	mov	r0, r3
 80020e6:	f003 fca4 	bl	8005a32 <USB_ReadChInterrupts>
 80020ea:	4603      	mov	r3, r0
 80020ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020f0:	2b80      	cmp	r3, #128	@ 0x80
 80020f2:	d119      	bne.n	8002128 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80020f4:	78fb      	ldrb	r3, [r7, #3]
 80020f6:	015a      	lsls	r2, r3, #5
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	4413      	add	r3, r2
 80020fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002100:	461a      	mov	r2, r3
 8002102:	2380      	movs	r3, #128	@ 0x80
 8002104:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002106:	78fa      	ldrb	r2, [r7, #3]
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	011b      	lsls	r3, r3, #4
 800210e:	1a9b      	subs	r3, r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	440b      	add	r3, r1
 8002114:	334d      	adds	r3, #77	@ 0x4d
 8002116:	2207      	movs	r2, #7
 8002118:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	78fa      	ldrb	r2, [r7, #3]
 8002120:	4611      	mov	r1, r2
 8002122:	4618      	mov	r0, r3
 8002124:	f004 fa2f 	bl	8006586 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	78fa      	ldrb	r2, [r7, #3]
 800212e:	4611      	mov	r1, r2
 8002130:	4618      	mov	r0, r3
 8002132:	f003 fc7e 	bl	8005a32 <USB_ReadChInterrupts>
 8002136:	4603      	mov	r3, r0
 8002138:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800213c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002140:	d112      	bne.n	8002168 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	78fa      	ldrb	r2, [r7, #3]
 8002148:	4611      	mov	r1, r2
 800214a:	4618      	mov	r0, r3
 800214c:	f004 fa1b 	bl	8006586 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002150:	78fb      	ldrb	r3, [r7, #3]
 8002152:	015a      	lsls	r2, r3, #5
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4413      	add	r3, r2
 8002158:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800215c:	461a      	mov	r2, r3
 800215e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002162:	6093      	str	r3, [r2, #8]
 8002164:	f000 bd75 	b.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	78fa      	ldrb	r2, [r7, #3]
 800216e:	4611      	mov	r1, r2
 8002170:	4618      	mov	r0, r3
 8002172:	f003 fc5e 	bl	8005a32 <USB_ReadChInterrupts>
 8002176:	4603      	mov	r3, r0
 8002178:	f003 0301 	and.w	r3, r3, #1
 800217c:	2b01      	cmp	r3, #1
 800217e:	f040 8128 	bne.w	80023d2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002182:	78fb      	ldrb	r3, [r7, #3]
 8002184:	015a      	lsls	r2, r3, #5
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	4413      	add	r3, r2
 800218a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800218e:	461a      	mov	r2, r3
 8002190:	2320      	movs	r3, #32
 8002192:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002194:	78fa      	ldrb	r2, [r7, #3]
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	011b      	lsls	r3, r3, #4
 800219c:	1a9b      	subs	r3, r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	331b      	adds	r3, #27
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d119      	bne.n	80021de <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80021aa:	78fa      	ldrb	r2, [r7, #3]
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	011b      	lsls	r3, r3, #4
 80021b2:	1a9b      	subs	r3, r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	440b      	add	r3, r1
 80021b8:	331b      	adds	r3, #27
 80021ba:	2200      	movs	r2, #0
 80021bc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80021be:	78fb      	ldrb	r3, [r7, #3]
 80021c0:	015a      	lsls	r2, r3, #5
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	4413      	add	r3, r2
 80021c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	78fa      	ldrb	r2, [r7, #3]
 80021ce:	0151      	lsls	r1, r2, #5
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	440a      	add	r2, r1
 80021d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80021d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021dc:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	799b      	ldrb	r3, [r3, #6]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d01b      	beq.n	800221e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80021e6:	78fa      	ldrb	r2, [r7, #3]
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	4613      	mov	r3, r2
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	1a9b      	subs	r3, r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	440b      	add	r3, r1
 80021f4:	3330      	adds	r3, #48	@ 0x30
 80021f6:	6819      	ldr	r1, [r3, #0]
 80021f8:	78fb      	ldrb	r3, [r7, #3]
 80021fa:	015a      	lsls	r2, r3, #5
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	4413      	add	r3, r2
 8002200:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800220a:	78fa      	ldrb	r2, [r7, #3]
 800220c:	1ac9      	subs	r1, r1, r3
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4403      	add	r3, r0
 800221a:	3338      	adds	r3, #56	@ 0x38
 800221c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800221e:	78fa      	ldrb	r2, [r7, #3]
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	4613      	mov	r3, r2
 8002224:	011b      	lsls	r3, r3, #4
 8002226:	1a9b      	subs	r3, r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	440b      	add	r3, r1
 800222c:	334d      	adds	r3, #77	@ 0x4d
 800222e:	2201      	movs	r2, #1
 8002230:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002232:	78fa      	ldrb	r2, [r7, #3]
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	4613      	mov	r3, r2
 8002238:	011b      	lsls	r3, r3, #4
 800223a:	1a9b      	subs	r3, r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	440b      	add	r3, r1
 8002240:	3344      	adds	r3, #68	@ 0x44
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002246:	78fb      	ldrb	r3, [r7, #3]
 8002248:	015a      	lsls	r2, r3, #5
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	4413      	add	r3, r2
 800224e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002252:	461a      	mov	r2, r3
 8002254:	2301      	movs	r3, #1
 8002256:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002258:	78fa      	ldrb	r2, [r7, #3]
 800225a:	6879      	ldr	r1, [r7, #4]
 800225c:	4613      	mov	r3, r2
 800225e:	011b      	lsls	r3, r3, #4
 8002260:	1a9b      	subs	r3, r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	440b      	add	r3, r1
 8002266:	3326      	adds	r3, #38	@ 0x26
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d00a      	beq.n	8002284 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800226e:	78fa      	ldrb	r2, [r7, #3]
 8002270:	6879      	ldr	r1, [r7, #4]
 8002272:	4613      	mov	r3, r2
 8002274:	011b      	lsls	r3, r3, #4
 8002276:	1a9b      	subs	r3, r3, r2
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	440b      	add	r3, r1
 800227c:	3326      	adds	r3, #38	@ 0x26
 800227e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002280:	2b02      	cmp	r3, #2
 8002282:	d110      	bne.n	80022a6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	78fa      	ldrb	r2, [r7, #3]
 800228a:	4611      	mov	r1, r2
 800228c:	4618      	mov	r0, r3
 800228e:	f004 f97a 	bl	8006586 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002292:	78fb      	ldrb	r3, [r7, #3]
 8002294:	015a      	lsls	r2, r3, #5
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4413      	add	r3, r2
 800229a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800229e:	461a      	mov	r2, r3
 80022a0:	2310      	movs	r3, #16
 80022a2:	6093      	str	r3, [r2, #8]
 80022a4:	e03d      	b.n	8002322 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80022a6:	78fa      	ldrb	r2, [r7, #3]
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	4613      	mov	r3, r2
 80022ac:	011b      	lsls	r3, r3, #4
 80022ae:	1a9b      	subs	r3, r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	440b      	add	r3, r1
 80022b4:	3326      	adds	r3, #38	@ 0x26
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	2b03      	cmp	r3, #3
 80022ba:	d00a      	beq.n	80022d2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80022bc:	78fa      	ldrb	r2, [r7, #3]
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	4613      	mov	r3, r2
 80022c2:	011b      	lsls	r3, r3, #4
 80022c4:	1a9b      	subs	r3, r3, r2
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	440b      	add	r3, r1
 80022ca:	3326      	adds	r3, #38	@ 0x26
 80022cc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d127      	bne.n	8002322 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80022d2:	78fb      	ldrb	r3, [r7, #3]
 80022d4:	015a      	lsls	r2, r3, #5
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4413      	add	r3, r2
 80022da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	78fa      	ldrb	r2, [r7, #3]
 80022e2:	0151      	lsls	r1, r2, #5
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	440a      	add	r2, r1
 80022e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80022ec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80022f0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	1a9b      	subs	r3, r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	440b      	add	r3, r1
 8002300:	334c      	adds	r3, #76	@ 0x4c
 8002302:	2201      	movs	r2, #1
 8002304:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002306:	78fa      	ldrb	r2, [r7, #3]
 8002308:	6879      	ldr	r1, [r7, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	011b      	lsls	r3, r3, #4
 800230e:	1a9b      	subs	r3, r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	440b      	add	r3, r1
 8002314:	334c      	adds	r3, #76	@ 0x4c
 8002316:	781a      	ldrb	r2, [r3, #0]
 8002318:	78fb      	ldrb	r3, [r7, #3]
 800231a:	4619      	mov	r1, r3
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f009 fe6b 	bl	800bff8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	799b      	ldrb	r3, [r3, #6]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d13b      	bne.n	80023a2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800232a:	78fa      	ldrb	r2, [r7, #3]
 800232c:	6879      	ldr	r1, [r7, #4]
 800232e:	4613      	mov	r3, r2
 8002330:	011b      	lsls	r3, r3, #4
 8002332:	1a9b      	subs	r3, r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	440b      	add	r3, r1
 8002338:	3338      	adds	r3, #56	@ 0x38
 800233a:	6819      	ldr	r1, [r3, #0]
 800233c:	78fa      	ldrb	r2, [r7, #3]
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	4613      	mov	r3, r2
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	1a9b      	subs	r3, r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4403      	add	r3, r0
 800234a:	3328      	adds	r3, #40	@ 0x28
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	440b      	add	r3, r1
 8002350:	1e59      	subs	r1, r3, #1
 8002352:	78fa      	ldrb	r2, [r7, #3]
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	4613      	mov	r3, r2
 8002358:	011b      	lsls	r3, r3, #4
 800235a:	1a9b      	subs	r3, r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4403      	add	r3, r0
 8002360:	3328      	adds	r3, #40	@ 0x28
 8002362:	881b      	ldrh	r3, [r3, #0]
 8002364:	fbb1 f3f3 	udiv	r3, r1, r3
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 8470 	beq.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002372:	78fa      	ldrb	r2, [r7, #3]
 8002374:	6879      	ldr	r1, [r7, #4]
 8002376:	4613      	mov	r3, r2
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	1a9b      	subs	r3, r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	440b      	add	r3, r1
 8002380:	333c      	adds	r3, #60	@ 0x3c
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	78fa      	ldrb	r2, [r7, #3]
 8002386:	f083 0301 	eor.w	r3, r3, #1
 800238a:	b2d8      	uxtb	r0, r3
 800238c:	6879      	ldr	r1, [r7, #4]
 800238e:	4613      	mov	r3, r2
 8002390:	011b      	lsls	r3, r3, #4
 8002392:	1a9b      	subs	r3, r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	440b      	add	r3, r1
 8002398:	333c      	adds	r3, #60	@ 0x3c
 800239a:	4602      	mov	r2, r0
 800239c:	701a      	strb	r2, [r3, #0]
 800239e:	f000 bc58 	b.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80023a2:	78fa      	ldrb	r2, [r7, #3]
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	1a9b      	subs	r3, r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	440b      	add	r3, r1
 80023b0:	333c      	adds	r3, #60	@ 0x3c
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	78fa      	ldrb	r2, [r7, #3]
 80023b6:	f083 0301 	eor.w	r3, r3, #1
 80023ba:	b2d8      	uxtb	r0, r3
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	1a9b      	subs	r3, r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	333c      	adds	r3, #60	@ 0x3c
 80023ca:	4602      	mov	r2, r0
 80023cc:	701a      	strb	r2, [r3, #0]
 80023ce:	f000 bc40 	b.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	78fa      	ldrb	r2, [r7, #3]
 80023d8:	4611      	mov	r1, r2
 80023da:	4618      	mov	r0, r3
 80023dc:	f003 fb29 	bl	8005a32 <USB_ReadChInterrupts>
 80023e0:	4603      	mov	r3, r0
 80023e2:	f003 0320 	and.w	r3, r3, #32
 80023e6:	2b20      	cmp	r3, #32
 80023e8:	d131      	bne.n	800244e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80023ea:	78fb      	ldrb	r3, [r7, #3]
 80023ec:	015a      	lsls	r2, r3, #5
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	4413      	add	r3, r2
 80023f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023f6:	461a      	mov	r2, r3
 80023f8:	2320      	movs	r3, #32
 80023fa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80023fc:	78fa      	ldrb	r2, [r7, #3]
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	4613      	mov	r3, r2
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	1a9b      	subs	r3, r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	440b      	add	r3, r1
 800240a:	331a      	adds	r3, #26
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	2b01      	cmp	r3, #1
 8002410:	f040 841f 	bne.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002414:	78fa      	ldrb	r2, [r7, #3]
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	4613      	mov	r3, r2
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	440b      	add	r3, r1
 8002422:	331b      	adds	r3, #27
 8002424:	2201      	movs	r2, #1
 8002426:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002428:	78fa      	ldrb	r2, [r7, #3]
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	1a9b      	subs	r3, r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	440b      	add	r3, r1
 8002436:	334d      	adds	r3, #77	@ 0x4d
 8002438:	2203      	movs	r2, #3
 800243a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	78fa      	ldrb	r2, [r7, #3]
 8002442:	4611      	mov	r1, r2
 8002444:	4618      	mov	r0, r3
 8002446:	f004 f89e 	bl	8006586 <USB_HC_Halt>
 800244a:	f000 bc02 	b.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	78fa      	ldrb	r2, [r7, #3]
 8002454:	4611      	mov	r1, r2
 8002456:	4618      	mov	r0, r3
 8002458:	f003 faeb 	bl	8005a32 <USB_ReadChInterrupts>
 800245c:	4603      	mov	r3, r0
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b02      	cmp	r3, #2
 8002464:	f040 8305 	bne.w	8002a72 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002468:	78fb      	ldrb	r3, [r7, #3]
 800246a:	015a      	lsls	r2, r3, #5
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	4413      	add	r3, r2
 8002470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002474:	461a      	mov	r2, r3
 8002476:	2302      	movs	r3, #2
 8002478:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800247a:	78fa      	ldrb	r2, [r7, #3]
 800247c:	6879      	ldr	r1, [r7, #4]
 800247e:	4613      	mov	r3, r2
 8002480:	011b      	lsls	r3, r3, #4
 8002482:	1a9b      	subs	r3, r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	440b      	add	r3, r1
 8002488:	334d      	adds	r3, #77	@ 0x4d
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d114      	bne.n	80024ba <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002490:	78fa      	ldrb	r2, [r7, #3]
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	011b      	lsls	r3, r3, #4
 8002498:	1a9b      	subs	r3, r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	440b      	add	r3, r1
 800249e:	334d      	adds	r3, #77	@ 0x4d
 80024a0:	2202      	movs	r2, #2
 80024a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80024a4:	78fa      	ldrb	r2, [r7, #3]
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	011b      	lsls	r3, r3, #4
 80024ac:	1a9b      	subs	r3, r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	334c      	adds	r3, #76	@ 0x4c
 80024b4:	2201      	movs	r2, #1
 80024b6:	701a      	strb	r2, [r3, #0]
 80024b8:	e2cc      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80024ba:	78fa      	ldrb	r2, [r7, #3]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	011b      	lsls	r3, r3, #4
 80024c2:	1a9b      	subs	r3, r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	440b      	add	r3, r1
 80024c8:	334d      	adds	r3, #77	@ 0x4d
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b06      	cmp	r3, #6
 80024ce:	d114      	bne.n	80024fa <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024d0:	78fa      	ldrb	r2, [r7, #3]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	334d      	adds	r3, #77	@ 0x4d
 80024e0:	2202      	movs	r2, #2
 80024e2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80024e4:	78fa      	ldrb	r2, [r7, #3]
 80024e6:	6879      	ldr	r1, [r7, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	1a9b      	subs	r3, r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	440b      	add	r3, r1
 80024f2:	334c      	adds	r3, #76	@ 0x4c
 80024f4:	2205      	movs	r2, #5
 80024f6:	701a      	strb	r2, [r3, #0]
 80024f8:	e2ac      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80024fa:	78fa      	ldrb	r2, [r7, #3]
 80024fc:	6879      	ldr	r1, [r7, #4]
 80024fe:	4613      	mov	r3, r2
 8002500:	011b      	lsls	r3, r3, #4
 8002502:	1a9b      	subs	r3, r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	440b      	add	r3, r1
 8002508:	334d      	adds	r3, #77	@ 0x4d
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2b07      	cmp	r3, #7
 800250e:	d00b      	beq.n	8002528 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002510:	78fa      	ldrb	r2, [r7, #3]
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	1a9b      	subs	r3, r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	334d      	adds	r3, #77	@ 0x4d
 8002520:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002522:	2b09      	cmp	r3, #9
 8002524:	f040 80a6 	bne.w	8002674 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	334d      	adds	r3, #77	@ 0x4d
 8002538:	2202      	movs	r2, #2
 800253a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800253c:	78fa      	ldrb	r2, [r7, #3]
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	011b      	lsls	r3, r3, #4
 8002544:	1a9b      	subs	r3, r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	3344      	adds	r3, #68	@ 0x44
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	1c59      	adds	r1, r3, #1
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	4613      	mov	r3, r2
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	1a9b      	subs	r3, r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4403      	add	r3, r0
 800255c:	3344      	adds	r3, #68	@ 0x44
 800255e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002560:	78fa      	ldrb	r2, [r7, #3]
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	1a9b      	subs	r3, r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	440b      	add	r3, r1
 800256e:	3344      	adds	r3, #68	@ 0x44
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2b02      	cmp	r3, #2
 8002574:	d943      	bls.n	80025fe <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002576:	78fa      	ldrb	r2, [r7, #3]
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	011b      	lsls	r3, r3, #4
 800257e:	1a9b      	subs	r3, r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	3344      	adds	r3, #68	@ 0x44
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800258a:	78fa      	ldrb	r2, [r7, #3]
 800258c:	6879      	ldr	r1, [r7, #4]
 800258e:	4613      	mov	r3, r2
 8002590:	011b      	lsls	r3, r3, #4
 8002592:	1a9b      	subs	r3, r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	331a      	adds	r3, #26
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d123      	bne.n	80025e8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80025a0:	78fa      	ldrb	r2, [r7, #3]
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	4613      	mov	r3, r2
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	1a9b      	subs	r3, r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	331b      	adds	r3, #27
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4613      	mov	r3, r2
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	331c      	adds	r3, #28
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80025c8:	78fb      	ldrb	r3, [r7, #3]
 80025ca:	015a      	lsls	r2, r3, #5
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	4413      	add	r3, r2
 80025d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	78fa      	ldrb	r2, [r7, #3]
 80025d8:	0151      	lsls	r1, r2, #5
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	440a      	add	r2, r1
 80025de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80025e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025e6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80025e8:	78fa      	ldrb	r2, [r7, #3]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	1a9b      	subs	r3, r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	440b      	add	r3, r1
 80025f6:	334c      	adds	r3, #76	@ 0x4c
 80025f8:	2204      	movs	r2, #4
 80025fa:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80025fc:	e229      	b.n	8002a52 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80025fe:	78fa      	ldrb	r2, [r7, #3]
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	4613      	mov	r3, r2
 8002604:	011b      	lsls	r3, r3, #4
 8002606:	1a9b      	subs	r3, r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	334c      	adds	r3, #76	@ 0x4c
 800260e:	2202      	movs	r2, #2
 8002610:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002612:	78fa      	ldrb	r2, [r7, #3]
 8002614:	6879      	ldr	r1, [r7, #4]
 8002616:	4613      	mov	r3, r2
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	1a9b      	subs	r3, r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	440b      	add	r3, r1
 8002620:	3326      	adds	r3, #38	@ 0x26
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d00b      	beq.n	8002640 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002628:	78fa      	ldrb	r2, [r7, #3]
 800262a:	6879      	ldr	r1, [r7, #4]
 800262c:	4613      	mov	r3, r2
 800262e:	011b      	lsls	r3, r3, #4
 8002630:	1a9b      	subs	r3, r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	440b      	add	r3, r1
 8002636:	3326      	adds	r3, #38	@ 0x26
 8002638:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800263a:	2b02      	cmp	r3, #2
 800263c:	f040 8209 	bne.w	8002a52 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002640:	78fb      	ldrb	r3, [r7, #3]
 8002642:	015a      	lsls	r2, r3, #5
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	4413      	add	r3, r2
 8002648:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002656:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800265e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002660:	78fb      	ldrb	r3, [r7, #3]
 8002662:	015a      	lsls	r2, r3, #5
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	4413      	add	r3, r2
 8002668:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800266c:	461a      	mov	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002672:	e1ee      	b.n	8002a52 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002674:	78fa      	ldrb	r2, [r7, #3]
 8002676:	6879      	ldr	r1, [r7, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	011b      	lsls	r3, r3, #4
 800267c:	1a9b      	subs	r3, r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	440b      	add	r3, r1
 8002682:	334d      	adds	r3, #77	@ 0x4d
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b05      	cmp	r3, #5
 8002688:	f040 80c8 	bne.w	800281c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800268c:	78fa      	ldrb	r2, [r7, #3]
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	1a9b      	subs	r3, r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	334d      	adds	r3, #77	@ 0x4d
 800269c:	2202      	movs	r2, #2
 800269e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80026a0:	78fa      	ldrb	r2, [r7, #3]
 80026a2:	6879      	ldr	r1, [r7, #4]
 80026a4:	4613      	mov	r3, r2
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	1a9b      	subs	r3, r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	331b      	adds	r3, #27
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	f040 81ce 	bne.w	8002a54 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80026b8:	78fa      	ldrb	r2, [r7, #3]
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	011b      	lsls	r3, r3, #4
 80026c0:	1a9b      	subs	r3, r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	3326      	adds	r3, #38	@ 0x26
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	d16b      	bne.n	80027a6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80026ce:	78fa      	ldrb	r2, [r7, #3]
 80026d0:	6879      	ldr	r1, [r7, #4]
 80026d2:	4613      	mov	r3, r2
 80026d4:	011b      	lsls	r3, r3, #4
 80026d6:	1a9b      	subs	r3, r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	440b      	add	r3, r1
 80026dc:	3348      	adds	r3, #72	@ 0x48
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	1c59      	adds	r1, r3, #1
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	4613      	mov	r3, r2
 80026e6:	011b      	lsls	r3, r3, #4
 80026e8:	1a9b      	subs	r3, r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	4403      	add	r3, r0
 80026ee:	3348      	adds	r3, #72	@ 0x48
 80026f0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80026f2:	78fa      	ldrb	r2, [r7, #3]
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	011b      	lsls	r3, r3, #4
 80026fa:	1a9b      	subs	r3, r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	440b      	add	r3, r1
 8002700:	3348      	adds	r3, #72	@ 0x48
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2b02      	cmp	r3, #2
 8002706:	d943      	bls.n	8002790 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002708:	78fa      	ldrb	r2, [r7, #3]
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	1a9b      	subs	r3, r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	440b      	add	r3, r1
 8002716:	3348      	adds	r3, #72	@ 0x48
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800271c:	78fa      	ldrb	r2, [r7, #3]
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	011b      	lsls	r3, r3, #4
 8002724:	1a9b      	subs	r3, r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	331b      	adds	r3, #27
 800272c:	2200      	movs	r2, #0
 800272e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002730:	78fa      	ldrb	r2, [r7, #3]
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	011b      	lsls	r3, r3, #4
 8002738:	1a9b      	subs	r3, r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	3344      	adds	r3, #68	@ 0x44
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2b02      	cmp	r3, #2
 8002744:	d809      	bhi.n	800275a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002746:	78fa      	ldrb	r2, [r7, #3]
 8002748:	6879      	ldr	r1, [r7, #4]
 800274a:	4613      	mov	r3, r2
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	1a9b      	subs	r3, r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	440b      	add	r3, r1
 8002754:	331c      	adds	r3, #28
 8002756:	2201      	movs	r2, #1
 8002758:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800275a:	78fb      	ldrb	r3, [r7, #3]
 800275c:	015a      	lsls	r2, r3, #5
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	4413      	add	r3, r2
 8002762:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	78fa      	ldrb	r2, [r7, #3]
 800276a:	0151      	lsls	r1, r2, #5
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	440a      	add	r2, r1
 8002770:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002774:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002778:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800277a:	78fa      	ldrb	r2, [r7, #3]
 800277c:	6879      	ldr	r1, [r7, #4]
 800277e:	4613      	mov	r3, r2
 8002780:	011b      	lsls	r3, r3, #4
 8002782:	1a9b      	subs	r3, r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	440b      	add	r3, r1
 8002788:	334c      	adds	r3, #76	@ 0x4c
 800278a:	2204      	movs	r2, #4
 800278c:	701a      	strb	r2, [r3, #0]
 800278e:	e014      	b.n	80027ba <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002790:	78fa      	ldrb	r2, [r7, #3]
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	1a9b      	subs	r3, r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	334c      	adds	r3, #76	@ 0x4c
 80027a0:	2202      	movs	r2, #2
 80027a2:	701a      	strb	r2, [r3, #0]
 80027a4:	e009      	b.n	80027ba <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027a6:	78fa      	ldrb	r2, [r7, #3]
 80027a8:	6879      	ldr	r1, [r7, #4]
 80027aa:	4613      	mov	r3, r2
 80027ac:	011b      	lsls	r3, r3, #4
 80027ae:	1a9b      	subs	r3, r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	440b      	add	r3, r1
 80027b4:	334c      	adds	r3, #76	@ 0x4c
 80027b6:	2202      	movs	r2, #2
 80027b8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027ba:	78fa      	ldrb	r2, [r7, #3]
 80027bc:	6879      	ldr	r1, [r7, #4]
 80027be:	4613      	mov	r3, r2
 80027c0:	011b      	lsls	r3, r3, #4
 80027c2:	1a9b      	subs	r3, r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	440b      	add	r3, r1
 80027c8:	3326      	adds	r3, #38	@ 0x26
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00b      	beq.n	80027e8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80027d0:	78fa      	ldrb	r2, [r7, #3]
 80027d2:	6879      	ldr	r1, [r7, #4]
 80027d4:	4613      	mov	r3, r2
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	1a9b      	subs	r3, r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	3326      	adds	r3, #38	@ 0x26
 80027e0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	f040 8136 	bne.w	8002a54 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80027e8:	78fb      	ldrb	r3, [r7, #3]
 80027ea:	015a      	lsls	r2, r3, #5
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	4413      	add	r3, r2
 80027f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80027fe:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002806:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002808:	78fb      	ldrb	r3, [r7, #3]
 800280a:	015a      	lsls	r2, r3, #5
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	4413      	add	r3, r2
 8002810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002814:	461a      	mov	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	6013      	str	r3, [r2, #0]
 800281a:	e11b      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800281c:	78fa      	ldrb	r2, [r7, #3]
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	1a9b      	subs	r3, r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	440b      	add	r3, r1
 800282a:	334d      	adds	r3, #77	@ 0x4d
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b03      	cmp	r3, #3
 8002830:	f040 8081 	bne.w	8002936 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002834:	78fa      	ldrb	r2, [r7, #3]
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	011b      	lsls	r3, r3, #4
 800283c:	1a9b      	subs	r3, r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	334d      	adds	r3, #77	@ 0x4d
 8002844:	2202      	movs	r2, #2
 8002846:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	1a9b      	subs	r3, r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	331b      	adds	r3, #27
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	2b01      	cmp	r3, #1
 800285c:	f040 80fa 	bne.w	8002a54 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	334c      	adds	r3, #76	@ 0x4c
 8002870:	2202      	movs	r2, #2
 8002872:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002874:	78fb      	ldrb	r3, [r7, #3]
 8002876:	015a      	lsls	r2, r3, #5
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	4413      	add	r3, r2
 800287c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	78fa      	ldrb	r2, [r7, #3]
 8002884:	0151      	lsls	r1, r2, #5
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	440a      	add	r2, r1
 800288a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800288e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002892:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002894:	78fb      	ldrb	r3, [r7, #3]
 8002896:	015a      	lsls	r2, r3, #5
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	4413      	add	r3, r2
 800289c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	78fa      	ldrb	r2, [r7, #3]
 80028a4:	0151      	lsls	r1, r2, #5
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	440a      	add	r2, r1
 80028aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028b2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80028b4:	78fb      	ldrb	r3, [r7, #3]
 80028b6:	015a      	lsls	r2, r3, #5
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	4413      	add	r3, r2
 80028bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	78fa      	ldrb	r2, [r7, #3]
 80028c4:	0151      	lsls	r1, r2, #5
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	440a      	add	r2, r1
 80028ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028ce:	f023 0320 	bic.w	r3, r3, #32
 80028d2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028d4:	78fa      	ldrb	r2, [r7, #3]
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	4613      	mov	r3, r2
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	1a9b      	subs	r3, r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	440b      	add	r3, r1
 80028e2:	3326      	adds	r3, #38	@ 0x26
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00b      	beq.n	8002902 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80028ea:	78fa      	ldrb	r2, [r7, #3]
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	4613      	mov	r3, r2
 80028f0:	011b      	lsls	r3, r3, #4
 80028f2:	1a9b      	subs	r3, r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	440b      	add	r3, r1
 80028f8:	3326      	adds	r3, #38	@ 0x26
 80028fa:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	f040 80a9 	bne.w	8002a54 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002902:	78fb      	ldrb	r3, [r7, #3]
 8002904:	015a      	lsls	r2, r3, #5
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	4413      	add	r3, r2
 800290a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002918:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002920:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002922:	78fb      	ldrb	r3, [r7, #3]
 8002924:	015a      	lsls	r2, r3, #5
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	4413      	add	r3, r2
 800292a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800292e:	461a      	mov	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6013      	str	r3, [r2, #0]
 8002934:	e08e      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	334d      	adds	r3, #77	@ 0x4d
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	2b04      	cmp	r3, #4
 800294a:	d143      	bne.n	80029d4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800294c:	78fa      	ldrb	r2, [r7, #3]
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	4613      	mov	r3, r2
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	1a9b      	subs	r3, r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	440b      	add	r3, r1
 800295a:	334d      	adds	r3, #77	@ 0x4d
 800295c:	2202      	movs	r2, #2
 800295e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002960:	78fa      	ldrb	r2, [r7, #3]
 8002962:	6879      	ldr	r1, [r7, #4]
 8002964:	4613      	mov	r3, r2
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	1a9b      	subs	r3, r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	440b      	add	r3, r1
 800296e:	334c      	adds	r3, #76	@ 0x4c
 8002970:	2202      	movs	r2, #2
 8002972:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002974:	78fa      	ldrb	r2, [r7, #3]
 8002976:	6879      	ldr	r1, [r7, #4]
 8002978:	4613      	mov	r3, r2
 800297a:	011b      	lsls	r3, r3, #4
 800297c:	1a9b      	subs	r3, r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	3326      	adds	r3, #38	@ 0x26
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00a      	beq.n	80029a0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800298a:	78fa      	ldrb	r2, [r7, #3]
 800298c:	6879      	ldr	r1, [r7, #4]
 800298e:	4613      	mov	r3, r2
 8002990:	011b      	lsls	r3, r3, #4
 8002992:	1a9b      	subs	r3, r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	440b      	add	r3, r1
 8002998:	3326      	adds	r3, #38	@ 0x26
 800299a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800299c:	2b02      	cmp	r3, #2
 800299e:	d159      	bne.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80029a0:	78fb      	ldrb	r3, [r7, #3]
 80029a2:	015a      	lsls	r2, r3, #5
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	4413      	add	r3, r2
 80029a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80029b6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80029be:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80029c0:	78fb      	ldrb	r3, [r7, #3]
 80029c2:	015a      	lsls	r2, r3, #5
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	4413      	add	r3, r2
 80029c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029cc:	461a      	mov	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6013      	str	r3, [r2, #0]
 80029d2:	e03f      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80029d4:	78fa      	ldrb	r2, [r7, #3]
 80029d6:	6879      	ldr	r1, [r7, #4]
 80029d8:	4613      	mov	r3, r2
 80029da:	011b      	lsls	r3, r3, #4
 80029dc:	1a9b      	subs	r3, r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	440b      	add	r3, r1
 80029e2:	334d      	adds	r3, #77	@ 0x4d
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	2b08      	cmp	r3, #8
 80029e8:	d126      	bne.n	8002a38 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029ea:	78fa      	ldrb	r2, [r7, #3]
 80029ec:	6879      	ldr	r1, [r7, #4]
 80029ee:	4613      	mov	r3, r2
 80029f0:	011b      	lsls	r3, r3, #4
 80029f2:	1a9b      	subs	r3, r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	440b      	add	r3, r1
 80029f8:	334d      	adds	r3, #77	@ 0x4d
 80029fa:	2202      	movs	r2, #2
 80029fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80029fe:	78fa      	ldrb	r2, [r7, #3]
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	4613      	mov	r3, r2
 8002a04:	011b      	lsls	r3, r3, #4
 8002a06:	1a9b      	subs	r3, r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	440b      	add	r3, r1
 8002a0c:	3344      	adds	r3, #68	@ 0x44
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	1c59      	adds	r1, r3, #1
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	4613      	mov	r3, r2
 8002a16:	011b      	lsls	r3, r3, #4
 8002a18:	1a9b      	subs	r3, r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	4403      	add	r3, r0
 8002a1e:	3344      	adds	r3, #68	@ 0x44
 8002a20:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a22:	78fa      	ldrb	r2, [r7, #3]
 8002a24:	6879      	ldr	r1, [r7, #4]
 8002a26:	4613      	mov	r3, r2
 8002a28:	011b      	lsls	r3, r3, #4
 8002a2a:	1a9b      	subs	r3, r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	440b      	add	r3, r1
 8002a30:	334c      	adds	r3, #76	@ 0x4c
 8002a32:	2204      	movs	r2, #4
 8002a34:	701a      	strb	r2, [r3, #0]
 8002a36:	e00d      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002a38:	78fa      	ldrb	r2, [r7, #3]
 8002a3a:	6879      	ldr	r1, [r7, #4]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	011b      	lsls	r3, r3, #4
 8002a40:	1a9b      	subs	r3, r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	440b      	add	r3, r1
 8002a46:	334d      	adds	r3, #77	@ 0x4d
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	f000 8100 	beq.w	8002c50 <HCD_HC_IN_IRQHandler+0xcca>
 8002a50:	e000      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002a52:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	1a9b      	subs	r3, r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	334c      	adds	r3, #76	@ 0x4c
 8002a64:	781a      	ldrb	r2, [r3, #0]
 8002a66:	78fb      	ldrb	r3, [r7, #3]
 8002a68:	4619      	mov	r1, r3
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f009 fac4 	bl	800bff8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002a70:	e0ef      	b.n	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	78fa      	ldrb	r2, [r7, #3]
 8002a78:	4611      	mov	r1, r2
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f002 ffd9 	bl	8005a32 <USB_ReadChInterrupts>
 8002a80:	4603      	mov	r3, r0
 8002a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a86:	2b40      	cmp	r3, #64	@ 0x40
 8002a88:	d12f      	bne.n	8002aea <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002a8a:	78fb      	ldrb	r3, [r7, #3]
 8002a8c:	015a      	lsls	r2, r3, #5
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	4413      	add	r3, r2
 8002a92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a96:	461a      	mov	r2, r3
 8002a98:	2340      	movs	r3, #64	@ 0x40
 8002a9a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002a9c:	78fa      	ldrb	r2, [r7, #3]
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	1a9b      	subs	r3, r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	334d      	adds	r3, #77	@ 0x4d
 8002aac:	2205      	movs	r2, #5
 8002aae:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002ab0:	78fa      	ldrb	r2, [r7, #3]
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	1a9b      	subs	r3, r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	331a      	adds	r3, #26
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d109      	bne.n	8002ada <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002ac6:	78fa      	ldrb	r2, [r7, #3]
 8002ac8:	6879      	ldr	r1, [r7, #4]
 8002aca:	4613      	mov	r3, r2
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	1a9b      	subs	r3, r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	3344      	adds	r3, #68	@ 0x44
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	78fa      	ldrb	r2, [r7, #3]
 8002ae0:	4611      	mov	r1, r2
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f003 fd4f 	bl	8006586 <USB_HC_Halt>
 8002ae8:	e0b3      	b.n	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	78fa      	ldrb	r2, [r7, #3]
 8002af0:	4611      	mov	r1, r2
 8002af2:	4618      	mov	r0, r3
 8002af4:	f002 ff9d 	bl	8005a32 <USB_ReadChInterrupts>
 8002af8:	4603      	mov	r3, r0
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b10      	cmp	r3, #16
 8002b00:	f040 80a7 	bne.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002b04:	78fa      	ldrb	r2, [r7, #3]
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	011b      	lsls	r3, r3, #4
 8002b0c:	1a9b      	subs	r3, r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	440b      	add	r3, r1
 8002b12:	3326      	adds	r3, #38	@ 0x26
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b03      	cmp	r3, #3
 8002b18:	d11b      	bne.n	8002b52 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b1a:	78fa      	ldrb	r2, [r7, #3]
 8002b1c:	6879      	ldr	r1, [r7, #4]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	011b      	lsls	r3, r3, #4
 8002b22:	1a9b      	subs	r3, r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	440b      	add	r3, r1
 8002b28:	3344      	adds	r3, #68	@ 0x44
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002b2e:	78fa      	ldrb	r2, [r7, #3]
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	011b      	lsls	r3, r3, #4
 8002b36:	1a9b      	subs	r3, r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	334d      	adds	r3, #77	@ 0x4d
 8002b3e:	2204      	movs	r2, #4
 8002b40:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	78fa      	ldrb	r2, [r7, #3]
 8002b48:	4611      	mov	r1, r2
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f003 fd1b 	bl	8006586 <USB_HC_Halt>
 8002b50:	e03f      	b.n	8002bd2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b52:	78fa      	ldrb	r2, [r7, #3]
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	011b      	lsls	r3, r3, #4
 8002b5a:	1a9b      	subs	r3, r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	440b      	add	r3, r1
 8002b60:	3326      	adds	r3, #38	@ 0x26
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d00a      	beq.n	8002b7e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002b68:	78fa      	ldrb	r2, [r7, #3]
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	011b      	lsls	r3, r3, #4
 8002b70:	1a9b      	subs	r3, r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	3326      	adds	r3, #38	@ 0x26
 8002b78:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d129      	bne.n	8002bd2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b7e:	78fa      	ldrb	r2, [r7, #3]
 8002b80:	6879      	ldr	r1, [r7, #4]
 8002b82:	4613      	mov	r3, r2
 8002b84:	011b      	lsls	r3, r3, #4
 8002b86:	1a9b      	subs	r3, r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	440b      	add	r3, r1
 8002b8c:	3344      	adds	r3, #68	@ 0x44
 8002b8e:	2200      	movs	r2, #0
 8002b90:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	799b      	ldrb	r3, [r3, #6]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00a      	beq.n	8002bb0 <HCD_HC_IN_IRQHandler+0xc2a>
 8002b9a:	78fa      	ldrb	r2, [r7, #3]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	1a9b      	subs	r3, r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	331b      	adds	r3, #27
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d110      	bne.n	8002bd2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002bb0:	78fa      	ldrb	r2, [r7, #3]
 8002bb2:	6879      	ldr	r1, [r7, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	1a9b      	subs	r3, r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	334d      	adds	r3, #77	@ 0x4d
 8002bc0:	2204      	movs	r2, #4
 8002bc2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	78fa      	ldrb	r2, [r7, #3]
 8002bca:	4611      	mov	r1, r2
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f003 fcda 	bl	8006586 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002bd2:	78fa      	ldrb	r2, [r7, #3]
 8002bd4:	6879      	ldr	r1, [r7, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	1a9b      	subs	r3, r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	440b      	add	r3, r1
 8002be0:	331b      	adds	r3, #27
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d129      	bne.n	8002c3c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002be8:	78fa      	ldrb	r2, [r7, #3]
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	4613      	mov	r3, r2
 8002bee:	011b      	lsls	r3, r3, #4
 8002bf0:	1a9b      	subs	r3, r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	331b      	adds	r3, #27
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002bfc:	78fb      	ldrb	r3, [r7, #3]
 8002bfe:	015a      	lsls	r2, r3, #5
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4413      	add	r3, r2
 8002c04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	78fa      	ldrb	r2, [r7, #3]
 8002c0c:	0151      	lsls	r1, r2, #5
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	440a      	add	r2, r1
 8002c12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c1a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002c1c:	78fb      	ldrb	r3, [r7, #3]
 8002c1e:	015a      	lsls	r2, r3, #5
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	4413      	add	r3, r2
 8002c24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	78fa      	ldrb	r2, [r7, #3]
 8002c2c:	0151      	lsls	r1, r2, #5
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	440a      	add	r2, r1
 8002c32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c36:	f043 0320 	orr.w	r3, r3, #32
 8002c3a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002c3c:	78fb      	ldrb	r3, [r7, #3]
 8002c3e:	015a      	lsls	r2, r3, #5
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	4413      	add	r3, r2
 8002c44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c48:	461a      	mov	r2, r3
 8002c4a:	2310      	movs	r3, #16
 8002c4c:	6093      	str	r3, [r2, #8]
 8002c4e:	e000      	b.n	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002c50:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002c52:	3718      	adds	r7, #24
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	460b      	mov	r3, r1
 8002c62:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	78fa      	ldrb	r2, [r7, #3]
 8002c74:	4611      	mov	r1, r2
 8002c76:	4618      	mov	r0, r3
 8002c78:	f002 fedb 	bl	8005a32 <USB_ReadChInterrupts>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	d11b      	bne.n	8002cbe <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002c86:	78fb      	ldrb	r3, [r7, #3]
 8002c88:	015a      	lsls	r2, r3, #5
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c92:	461a      	mov	r2, r3
 8002c94:	2304      	movs	r3, #4
 8002c96:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	6879      	ldr	r1, [r7, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	1a9b      	subs	r3, r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	440b      	add	r3, r1
 8002ca6:	334d      	adds	r3, #77	@ 0x4d
 8002ca8:	2207      	movs	r2, #7
 8002caa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	78fa      	ldrb	r2, [r7, #3]
 8002cb2:	4611      	mov	r1, r2
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f003 fc66 	bl	8006586 <USB_HC_Halt>
 8002cba:	f000 bc89 	b.w	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	78fa      	ldrb	r2, [r7, #3]
 8002cc4:	4611      	mov	r1, r2
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f002 feb3 	bl	8005a32 <USB_ReadChInterrupts>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	f003 0320 	and.w	r3, r3, #32
 8002cd2:	2b20      	cmp	r3, #32
 8002cd4:	f040 8082 	bne.w	8002ddc <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002cd8:	78fb      	ldrb	r3, [r7, #3]
 8002cda:	015a      	lsls	r2, r3, #5
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	4413      	add	r3, r2
 8002ce0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	2320      	movs	r3, #32
 8002ce8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002cea:	78fa      	ldrb	r2, [r7, #3]
 8002cec:	6879      	ldr	r1, [r7, #4]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	011b      	lsls	r3, r3, #4
 8002cf2:	1a9b      	subs	r3, r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	440b      	add	r3, r1
 8002cf8:	3319      	adds	r3, #25
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d124      	bne.n	8002d4a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002d00:	78fa      	ldrb	r2, [r7, #3]
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	4613      	mov	r3, r2
 8002d06:	011b      	lsls	r3, r3, #4
 8002d08:	1a9b      	subs	r3, r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	3319      	adds	r3, #25
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d14:	78fa      	ldrb	r2, [r7, #3]
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	1a9b      	subs	r3, r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	334c      	adds	r3, #76	@ 0x4c
 8002d24:	2202      	movs	r2, #2
 8002d26:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002d28:	78fa      	ldrb	r2, [r7, #3]
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	011b      	lsls	r3, r3, #4
 8002d30:	1a9b      	subs	r3, r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	440b      	add	r3, r1
 8002d36:	334d      	adds	r3, #77	@ 0x4d
 8002d38:	2203      	movs	r2, #3
 8002d3a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	4611      	mov	r1, r2
 8002d44:	4618      	mov	r0, r3
 8002d46:	f003 fc1e 	bl	8006586 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	1a9b      	subs	r3, r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	440b      	add	r3, r1
 8002d58:	331a      	adds	r3, #26
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	f040 8437 	bne.w	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
 8002d62:	78fa      	ldrb	r2, [r7, #3]
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	4613      	mov	r3, r2
 8002d68:	011b      	lsls	r3, r3, #4
 8002d6a:	1a9b      	subs	r3, r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	440b      	add	r3, r1
 8002d70:	331b      	adds	r3, #27
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f040 842b 	bne.w	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002d7a:	78fa      	ldrb	r2, [r7, #3]
 8002d7c:	6879      	ldr	r1, [r7, #4]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	011b      	lsls	r3, r3, #4
 8002d82:	1a9b      	subs	r3, r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	440b      	add	r3, r1
 8002d88:	3326      	adds	r3, #38	@ 0x26
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d009      	beq.n	8002da4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002d90:	78fa      	ldrb	r2, [r7, #3]
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	011b      	lsls	r3, r3, #4
 8002d98:	1a9b      	subs	r3, r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	331b      	adds	r3, #27
 8002da0:	2201      	movs	r2, #1
 8002da2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002da4:	78fa      	ldrb	r2, [r7, #3]
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	011b      	lsls	r3, r3, #4
 8002dac:	1a9b      	subs	r3, r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	440b      	add	r3, r1
 8002db2:	334d      	adds	r3, #77	@ 0x4d
 8002db4:	2203      	movs	r2, #3
 8002db6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	78fa      	ldrb	r2, [r7, #3]
 8002dbe:	4611      	mov	r1, r2
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f003 fbe0 	bl	8006586 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002dc6:	78fa      	ldrb	r2, [r7, #3]
 8002dc8:	6879      	ldr	r1, [r7, #4]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	011b      	lsls	r3, r3, #4
 8002dce:	1a9b      	subs	r3, r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	3344      	adds	r3, #68	@ 0x44
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
 8002dda:	e3f9      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	4611      	mov	r1, r2
 8002de4:	4618      	mov	r0, r3
 8002de6:	f002 fe24 	bl	8005a32 <USB_ReadChInterrupts>
 8002dea:	4603      	mov	r3, r0
 8002dec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002df4:	d111      	bne.n	8002e1a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002df6:	78fb      	ldrb	r3, [r7, #3]
 8002df8:	015a      	lsls	r2, r3, #5
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e02:	461a      	mov	r2, r3
 8002e04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e08:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	78fa      	ldrb	r2, [r7, #3]
 8002e10:	4611      	mov	r1, r2
 8002e12:	4618      	mov	r0, r3
 8002e14:	f003 fbb7 	bl	8006586 <USB_HC_Halt>
 8002e18:	e3da      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	78fa      	ldrb	r2, [r7, #3]
 8002e20:	4611      	mov	r1, r2
 8002e22:	4618      	mov	r0, r3
 8002e24:	f002 fe05 	bl	8005a32 <USB_ReadChInterrupts>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d168      	bne.n	8002f04 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002e32:	78fa      	ldrb	r2, [r7, #3]
 8002e34:	6879      	ldr	r1, [r7, #4]
 8002e36:	4613      	mov	r3, r2
 8002e38:	011b      	lsls	r3, r3, #4
 8002e3a:	1a9b      	subs	r3, r3, r2
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	440b      	add	r3, r1
 8002e40:	3344      	adds	r3, #68	@ 0x44
 8002e42:	2200      	movs	r2, #0
 8002e44:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	78fa      	ldrb	r2, [r7, #3]
 8002e4c:	4611      	mov	r1, r2
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f002 fdef 	bl	8005a32 <USB_ReadChInterrupts>
 8002e54:	4603      	mov	r3, r0
 8002e56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e5a:	2b40      	cmp	r3, #64	@ 0x40
 8002e5c:	d112      	bne.n	8002e84 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002e5e:	78fa      	ldrb	r2, [r7, #3]
 8002e60:	6879      	ldr	r1, [r7, #4]
 8002e62:	4613      	mov	r3, r2
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	1a9b      	subs	r3, r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	3319      	adds	r3, #25
 8002e6e:	2201      	movs	r2, #1
 8002e70:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002e72:	78fb      	ldrb	r3, [r7, #3]
 8002e74:	015a      	lsls	r2, r3, #5
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	4413      	add	r3, r2
 8002e7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e7e:	461a      	mov	r2, r3
 8002e80:	2340      	movs	r3, #64	@ 0x40
 8002e82:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002e84:	78fa      	ldrb	r2, [r7, #3]
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	011b      	lsls	r3, r3, #4
 8002e8c:	1a9b      	subs	r3, r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	440b      	add	r3, r1
 8002e92:	331b      	adds	r3, #27
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d019      	beq.n	8002ece <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002e9a:	78fa      	ldrb	r2, [r7, #3]
 8002e9c:	6879      	ldr	r1, [r7, #4]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	011b      	lsls	r3, r3, #4
 8002ea2:	1a9b      	subs	r3, r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	440b      	add	r3, r1
 8002ea8:	331b      	adds	r3, #27
 8002eaa:	2200      	movs	r2, #0
 8002eac:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002eae:	78fb      	ldrb	r3, [r7, #3]
 8002eb0:	015a      	lsls	r2, r3, #5
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	4413      	add	r3, r2
 8002eb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	78fa      	ldrb	r2, [r7, #3]
 8002ebe:	0151      	lsls	r1, r2, #5
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	440a      	add	r2, r1
 8002ec4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002ec8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ecc:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002ece:	78fb      	ldrb	r3, [r7, #3]
 8002ed0:	015a      	lsls	r2, r3, #5
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eda:	461a      	mov	r2, r3
 8002edc:	2301      	movs	r3, #1
 8002ede:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002ee0:	78fa      	ldrb	r2, [r7, #3]
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	1a9b      	subs	r3, r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	334d      	adds	r3, #77	@ 0x4d
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	78fa      	ldrb	r2, [r7, #3]
 8002efa:	4611      	mov	r1, r2
 8002efc:	4618      	mov	r0, r3
 8002efe:	f003 fb42 	bl	8006586 <USB_HC_Halt>
 8002f02:	e365      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	78fa      	ldrb	r2, [r7, #3]
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f002 fd90 	bl	8005a32 <USB_ReadChInterrupts>
 8002f12:	4603      	mov	r3, r0
 8002f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f18:	2b40      	cmp	r3, #64	@ 0x40
 8002f1a:	d139      	bne.n	8002f90 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	6879      	ldr	r1, [r7, #4]
 8002f20:	4613      	mov	r3, r2
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	1a9b      	subs	r3, r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	334d      	adds	r3, #77	@ 0x4d
 8002f2c:	2205      	movs	r2, #5
 8002f2e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002f30:	78fa      	ldrb	r2, [r7, #3]
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	4613      	mov	r3, r2
 8002f36:	011b      	lsls	r3, r3, #4
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	331a      	adds	r3, #26
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d109      	bne.n	8002f5a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002f46:	78fa      	ldrb	r2, [r7, #3]
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	1a9b      	subs	r3, r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	440b      	add	r3, r1
 8002f54:	3319      	adds	r3, #25
 8002f56:	2201      	movs	r2, #1
 8002f58:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002f5a:	78fa      	ldrb	r2, [r7, #3]
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	3344      	adds	r3, #68	@ 0x44
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	78fa      	ldrb	r2, [r7, #3]
 8002f74:	4611      	mov	r1, r2
 8002f76:	4618      	mov	r0, r3
 8002f78:	f003 fb05 	bl	8006586 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002f7c:	78fb      	ldrb	r3, [r7, #3]
 8002f7e:	015a      	lsls	r2, r3, #5
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	4413      	add	r3, r2
 8002f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f88:	461a      	mov	r2, r3
 8002f8a:	2340      	movs	r3, #64	@ 0x40
 8002f8c:	6093      	str	r3, [r2, #8]
 8002f8e:	e31f      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	78fa      	ldrb	r2, [r7, #3]
 8002f96:	4611      	mov	r1, r2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f002 fd4a 	bl	8005a32 <USB_ReadChInterrupts>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b08      	cmp	r3, #8
 8002fa6:	d11a      	bne.n	8002fde <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	015a      	lsls	r2, r3, #5
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	4413      	add	r3, r2
 8002fb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	2308      	movs	r3, #8
 8002fb8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002fba:	78fa      	ldrb	r2, [r7, #3]
 8002fbc:	6879      	ldr	r1, [r7, #4]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	011b      	lsls	r3, r3, #4
 8002fc2:	1a9b      	subs	r3, r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	334d      	adds	r3, #77	@ 0x4d
 8002fca:	2206      	movs	r2, #6
 8002fcc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	78fa      	ldrb	r2, [r7, #3]
 8002fd4:	4611      	mov	r1, r2
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f003 fad5 	bl	8006586 <USB_HC_Halt>
 8002fdc:	e2f8      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	78fa      	ldrb	r2, [r7, #3]
 8002fe4:	4611      	mov	r1, r2
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f002 fd23 	bl	8005a32 <USB_ReadChInterrupts>
 8002fec:	4603      	mov	r3, r0
 8002fee:	f003 0310 	and.w	r3, r3, #16
 8002ff2:	2b10      	cmp	r3, #16
 8002ff4:	d144      	bne.n	8003080 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	1a9b      	subs	r3, r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	440b      	add	r3, r1
 8003004:	3344      	adds	r3, #68	@ 0x44
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800300a:	78fa      	ldrb	r2, [r7, #3]
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	4613      	mov	r3, r2
 8003010:	011b      	lsls	r3, r3, #4
 8003012:	1a9b      	subs	r3, r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	440b      	add	r3, r1
 8003018:	334d      	adds	r3, #77	@ 0x4d
 800301a:	2204      	movs	r2, #4
 800301c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800301e:	78fa      	ldrb	r2, [r7, #3]
 8003020:	6879      	ldr	r1, [r7, #4]
 8003022:	4613      	mov	r3, r2
 8003024:	011b      	lsls	r3, r3, #4
 8003026:	1a9b      	subs	r3, r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	440b      	add	r3, r1
 800302c:	3319      	adds	r3, #25
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d114      	bne.n	800305e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003034:	78fa      	ldrb	r2, [r7, #3]
 8003036:	6879      	ldr	r1, [r7, #4]
 8003038:	4613      	mov	r3, r2
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	1a9b      	subs	r3, r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	3318      	adds	r3, #24
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d109      	bne.n	800305e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800304a:	78fa      	ldrb	r2, [r7, #3]
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	4613      	mov	r3, r2
 8003050:	011b      	lsls	r3, r3, #4
 8003052:	1a9b      	subs	r3, r3, r2
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	440b      	add	r3, r1
 8003058:	3319      	adds	r3, #25
 800305a:	2201      	movs	r2, #1
 800305c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	78fa      	ldrb	r2, [r7, #3]
 8003064:	4611      	mov	r1, r2
 8003066:	4618      	mov	r0, r3
 8003068:	f003 fa8d 	bl	8006586 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800306c:	78fb      	ldrb	r3, [r7, #3]
 800306e:	015a      	lsls	r2, r3, #5
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	4413      	add	r3, r2
 8003074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003078:	461a      	mov	r2, r3
 800307a:	2310      	movs	r3, #16
 800307c:	6093      	str	r3, [r2, #8]
 800307e:	e2a7      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	78fa      	ldrb	r2, [r7, #3]
 8003086:	4611      	mov	r1, r2
 8003088:	4618      	mov	r0, r3
 800308a:	f002 fcd2 	bl	8005a32 <USB_ReadChInterrupts>
 800308e:	4603      	mov	r3, r0
 8003090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003094:	2b80      	cmp	r3, #128	@ 0x80
 8003096:	f040 8083 	bne.w	80031a0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	799b      	ldrb	r3, [r3, #6]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d111      	bne.n	80030c6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	6879      	ldr	r1, [r7, #4]
 80030a6:	4613      	mov	r3, r2
 80030a8:	011b      	lsls	r3, r3, #4
 80030aa:	1a9b      	subs	r3, r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	440b      	add	r3, r1
 80030b0:	334d      	adds	r3, #77	@ 0x4d
 80030b2:	2207      	movs	r2, #7
 80030b4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	78fa      	ldrb	r2, [r7, #3]
 80030bc:	4611      	mov	r1, r2
 80030be:	4618      	mov	r0, r3
 80030c0:	f003 fa61 	bl	8006586 <USB_HC_Halt>
 80030c4:	e062      	b.n	800318c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80030c6:	78fa      	ldrb	r2, [r7, #3]
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	4613      	mov	r3, r2
 80030cc:	011b      	lsls	r3, r3, #4
 80030ce:	1a9b      	subs	r3, r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	440b      	add	r3, r1
 80030d4:	3344      	adds	r3, #68	@ 0x44
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	1c59      	adds	r1, r3, #1
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	4613      	mov	r3, r2
 80030de:	011b      	lsls	r3, r3, #4
 80030e0:	1a9b      	subs	r3, r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4403      	add	r3, r0
 80030e6:	3344      	adds	r3, #68	@ 0x44
 80030e8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030ea:	78fa      	ldrb	r2, [r7, #3]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	1a9b      	subs	r3, r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	3344      	adds	r3, #68	@ 0x44
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d922      	bls.n	8003146 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003100:	78fa      	ldrb	r2, [r7, #3]
 8003102:	6879      	ldr	r1, [r7, #4]
 8003104:	4613      	mov	r3, r2
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	1a9b      	subs	r3, r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	440b      	add	r3, r1
 800310e:	3344      	adds	r3, #68	@ 0x44
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	1a9b      	subs	r3, r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	334c      	adds	r3, #76	@ 0x4c
 8003124:	2204      	movs	r2, #4
 8003126:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	4613      	mov	r3, r2
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	1a9b      	subs	r3, r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	334c      	adds	r3, #76	@ 0x4c
 8003138:	781a      	ldrb	r2, [r3, #0]
 800313a:	78fb      	ldrb	r3, [r7, #3]
 800313c:	4619      	mov	r1, r3
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f008 ff5a 	bl	800bff8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003144:	e022      	b.n	800318c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003146:	78fa      	ldrb	r2, [r7, #3]
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	1a9b      	subs	r3, r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	440b      	add	r3, r1
 8003154:	334c      	adds	r3, #76	@ 0x4c
 8003156:	2202      	movs	r2, #2
 8003158:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800315a:	78fb      	ldrb	r3, [r7, #3]
 800315c:	015a      	lsls	r2, r3, #5
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4413      	add	r3, r2
 8003162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003170:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003178:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800317a:	78fb      	ldrb	r3, [r7, #3]
 800317c:	015a      	lsls	r2, r3, #5
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	4413      	add	r3, r2
 8003182:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003186:	461a      	mov	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800318c:	78fb      	ldrb	r3, [r7, #3]
 800318e:	015a      	lsls	r2, r3, #5
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	4413      	add	r3, r2
 8003194:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003198:	461a      	mov	r2, r3
 800319a:	2380      	movs	r3, #128	@ 0x80
 800319c:	6093      	str	r3, [r2, #8]
 800319e:	e217      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	78fa      	ldrb	r2, [r7, #3]
 80031a6:	4611      	mov	r1, r2
 80031a8:	4618      	mov	r0, r3
 80031aa:	f002 fc42 	bl	8005a32 <USB_ReadChInterrupts>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031b8:	d11b      	bne.n	80031f2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80031ba:	78fa      	ldrb	r2, [r7, #3]
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	334d      	adds	r3, #77	@ 0x4d
 80031ca:	2209      	movs	r2, #9
 80031cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	78fa      	ldrb	r2, [r7, #3]
 80031d4:	4611      	mov	r1, r2
 80031d6:	4618      	mov	r0, r3
 80031d8:	f003 f9d5 	bl	8006586 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80031dc:	78fb      	ldrb	r3, [r7, #3]
 80031de:	015a      	lsls	r2, r3, #5
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	4413      	add	r3, r2
 80031e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031e8:	461a      	mov	r2, r3
 80031ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031ee:	6093      	str	r3, [r2, #8]
 80031f0:	e1ee      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	4611      	mov	r1, r2
 80031fa:	4618      	mov	r0, r3
 80031fc:	f002 fc19 	bl	8005a32 <USB_ReadChInterrupts>
 8003200:	4603      	mov	r3, r0
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b02      	cmp	r3, #2
 8003208:	f040 81df 	bne.w	80035ca <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800320c:	78fb      	ldrb	r3, [r7, #3]
 800320e:	015a      	lsls	r2, r3, #5
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	4413      	add	r3, r2
 8003214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003218:	461a      	mov	r2, r3
 800321a:	2302      	movs	r3, #2
 800321c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800321e:	78fa      	ldrb	r2, [r7, #3]
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	4613      	mov	r3, r2
 8003224:	011b      	lsls	r3, r3, #4
 8003226:	1a9b      	subs	r3, r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	440b      	add	r3, r1
 800322c:	334d      	adds	r3, #77	@ 0x4d
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	2b01      	cmp	r3, #1
 8003232:	f040 8093 	bne.w	800335c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003236:	78fa      	ldrb	r2, [r7, #3]
 8003238:	6879      	ldr	r1, [r7, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	011b      	lsls	r3, r3, #4
 800323e:	1a9b      	subs	r3, r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	440b      	add	r3, r1
 8003244:	334d      	adds	r3, #77	@ 0x4d
 8003246:	2202      	movs	r2, #2
 8003248:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800324a:	78fa      	ldrb	r2, [r7, #3]
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	1a9b      	subs	r3, r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	334c      	adds	r3, #76	@ 0x4c
 800325a:	2201      	movs	r2, #1
 800325c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	3326      	adds	r3, #38	@ 0x26
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	2b02      	cmp	r3, #2
 8003272:	d00b      	beq.n	800328c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003274:	78fa      	ldrb	r2, [r7, #3]
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	1a9b      	subs	r3, r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	3326      	adds	r3, #38	@ 0x26
 8003284:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003286:	2b03      	cmp	r3, #3
 8003288:	f040 8190 	bne.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	799b      	ldrb	r3, [r3, #6]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d115      	bne.n	80032c0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003294:	78fa      	ldrb	r2, [r7, #3]
 8003296:	6879      	ldr	r1, [r7, #4]
 8003298:	4613      	mov	r3, r2
 800329a:	011b      	lsls	r3, r3, #4
 800329c:	1a9b      	subs	r3, r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	440b      	add	r3, r1
 80032a2:	333d      	adds	r3, #61	@ 0x3d
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	78fa      	ldrb	r2, [r7, #3]
 80032a8:	f083 0301 	eor.w	r3, r3, #1
 80032ac:	b2d8      	uxtb	r0, r3
 80032ae:	6879      	ldr	r1, [r7, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	440b      	add	r3, r1
 80032ba:	333d      	adds	r3, #61	@ 0x3d
 80032bc:	4602      	mov	r2, r0
 80032be:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	799b      	ldrb	r3, [r3, #6]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	f040 8171 	bne.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	4613      	mov	r3, r2
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	1a9b      	subs	r3, r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	440b      	add	r3, r1
 80032d8:	3334      	adds	r3, #52	@ 0x34
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f000 8165 	beq.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80032e2:	78fa      	ldrb	r2, [r7, #3]
 80032e4:	6879      	ldr	r1, [r7, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	011b      	lsls	r3, r3, #4
 80032ea:	1a9b      	subs	r3, r3, r2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	440b      	add	r3, r1
 80032f0:	3334      	adds	r3, #52	@ 0x34
 80032f2:	6819      	ldr	r1, [r3, #0]
 80032f4:	78fa      	ldrb	r2, [r7, #3]
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	4613      	mov	r3, r2
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	1a9b      	subs	r3, r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4403      	add	r3, r0
 8003302:	3328      	adds	r3, #40	@ 0x28
 8003304:	881b      	ldrh	r3, [r3, #0]
 8003306:	440b      	add	r3, r1
 8003308:	1e59      	subs	r1, r3, #1
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	1a9b      	subs	r3, r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4403      	add	r3, r0
 8003318:	3328      	adds	r3, #40	@ 0x28
 800331a:	881b      	ldrh	r3, [r3, #0]
 800331c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003320:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 813f 	beq.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800332e:	78fa      	ldrb	r2, [r7, #3]
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	4613      	mov	r3, r2
 8003334:	011b      	lsls	r3, r3, #4
 8003336:	1a9b      	subs	r3, r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	440b      	add	r3, r1
 800333c:	333d      	adds	r3, #61	@ 0x3d
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	78fa      	ldrb	r2, [r7, #3]
 8003342:	f083 0301 	eor.w	r3, r3, #1
 8003346:	b2d8      	uxtb	r0, r3
 8003348:	6879      	ldr	r1, [r7, #4]
 800334a:	4613      	mov	r3, r2
 800334c:	011b      	lsls	r3, r3, #4
 800334e:	1a9b      	subs	r3, r3, r2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	440b      	add	r3, r1
 8003354:	333d      	adds	r3, #61	@ 0x3d
 8003356:	4602      	mov	r2, r0
 8003358:	701a      	strb	r2, [r3, #0]
 800335a:	e127      	b.n	80035ac <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800335c:	78fa      	ldrb	r2, [r7, #3]
 800335e:	6879      	ldr	r1, [r7, #4]
 8003360:	4613      	mov	r3, r2
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	1a9b      	subs	r3, r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	440b      	add	r3, r1
 800336a:	334d      	adds	r3, #77	@ 0x4d
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b03      	cmp	r3, #3
 8003370:	d120      	bne.n	80033b4 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003372:	78fa      	ldrb	r2, [r7, #3]
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	4613      	mov	r3, r2
 8003378:	011b      	lsls	r3, r3, #4
 800337a:	1a9b      	subs	r3, r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	440b      	add	r3, r1
 8003380:	334d      	adds	r3, #77	@ 0x4d
 8003382:	2202      	movs	r2, #2
 8003384:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003386:	78fa      	ldrb	r2, [r7, #3]
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	4613      	mov	r3, r2
 800338c:	011b      	lsls	r3, r3, #4
 800338e:	1a9b      	subs	r3, r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	440b      	add	r3, r1
 8003394:	331b      	adds	r3, #27
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	2b01      	cmp	r3, #1
 800339a:	f040 8107 	bne.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800339e:	78fa      	ldrb	r2, [r7, #3]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	1a9b      	subs	r3, r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	334c      	adds	r3, #76	@ 0x4c
 80033ae:	2202      	movs	r2, #2
 80033b0:	701a      	strb	r2, [r3, #0]
 80033b2:	e0fb      	b.n	80035ac <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80033b4:	78fa      	ldrb	r2, [r7, #3]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	1a9b      	subs	r3, r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	334d      	adds	r3, #77	@ 0x4d
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d13a      	bne.n	8003440 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033ca:	78fa      	ldrb	r2, [r7, #3]
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	1a9b      	subs	r3, r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	334d      	adds	r3, #77	@ 0x4d
 80033da:	2202      	movs	r2, #2
 80033dc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033de:	78fa      	ldrb	r2, [r7, #3]
 80033e0:	6879      	ldr	r1, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	1a9b      	subs	r3, r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	334c      	adds	r3, #76	@ 0x4c
 80033ee:	2202      	movs	r2, #2
 80033f0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80033f2:	78fa      	ldrb	r2, [r7, #3]
 80033f4:	6879      	ldr	r1, [r7, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	011b      	lsls	r3, r3, #4
 80033fa:	1a9b      	subs	r3, r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	440b      	add	r3, r1
 8003400:	331b      	adds	r3, #27
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	2b01      	cmp	r3, #1
 8003406:	f040 80d1 	bne.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800340a:	78fa      	ldrb	r2, [r7, #3]
 800340c:	6879      	ldr	r1, [r7, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	440b      	add	r3, r1
 8003418:	331b      	adds	r3, #27
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800341e:	78fb      	ldrb	r3, [r7, #3]
 8003420:	015a      	lsls	r2, r3, #5
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	4413      	add	r3, r2
 8003426:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	78fa      	ldrb	r2, [r7, #3]
 800342e:	0151      	lsls	r1, r2, #5
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	440a      	add	r2, r1
 8003434:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003438:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800343c:	6053      	str	r3, [r2, #4]
 800343e:	e0b5      	b.n	80035ac <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003440:	78fa      	ldrb	r2, [r7, #3]
 8003442:	6879      	ldr	r1, [r7, #4]
 8003444:	4613      	mov	r3, r2
 8003446:	011b      	lsls	r3, r3, #4
 8003448:	1a9b      	subs	r3, r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	440b      	add	r3, r1
 800344e:	334d      	adds	r3, #77	@ 0x4d
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	2b05      	cmp	r3, #5
 8003454:	d114      	bne.n	8003480 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003456:	78fa      	ldrb	r2, [r7, #3]
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	4613      	mov	r3, r2
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	1a9b      	subs	r3, r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	440b      	add	r3, r1
 8003464:	334d      	adds	r3, #77	@ 0x4d
 8003466:	2202      	movs	r2, #2
 8003468:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800346a:	78fa      	ldrb	r2, [r7, #3]
 800346c:	6879      	ldr	r1, [r7, #4]
 800346e:	4613      	mov	r3, r2
 8003470:	011b      	lsls	r3, r3, #4
 8003472:	1a9b      	subs	r3, r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	440b      	add	r3, r1
 8003478:	334c      	adds	r3, #76	@ 0x4c
 800347a:	2202      	movs	r2, #2
 800347c:	701a      	strb	r2, [r3, #0]
 800347e:	e095      	b.n	80035ac <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003480:	78fa      	ldrb	r2, [r7, #3]
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	4613      	mov	r3, r2
 8003486:	011b      	lsls	r3, r3, #4
 8003488:	1a9b      	subs	r3, r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	334d      	adds	r3, #77	@ 0x4d
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	2b06      	cmp	r3, #6
 8003494:	d114      	bne.n	80034c0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003496:	78fa      	ldrb	r2, [r7, #3]
 8003498:	6879      	ldr	r1, [r7, #4]
 800349a:	4613      	mov	r3, r2
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	1a9b      	subs	r3, r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	440b      	add	r3, r1
 80034a4:	334d      	adds	r3, #77	@ 0x4d
 80034a6:	2202      	movs	r2, #2
 80034a8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80034aa:	78fa      	ldrb	r2, [r7, #3]
 80034ac:	6879      	ldr	r1, [r7, #4]
 80034ae:	4613      	mov	r3, r2
 80034b0:	011b      	lsls	r3, r3, #4
 80034b2:	1a9b      	subs	r3, r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	440b      	add	r3, r1
 80034b8:	334c      	adds	r3, #76	@ 0x4c
 80034ba:	2205      	movs	r2, #5
 80034bc:	701a      	strb	r2, [r3, #0]
 80034be:	e075      	b.n	80035ac <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80034c0:	78fa      	ldrb	r2, [r7, #3]
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	4613      	mov	r3, r2
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	1a9b      	subs	r3, r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	334d      	adds	r3, #77	@ 0x4d
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	2b07      	cmp	r3, #7
 80034d4:	d00a      	beq.n	80034ec <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80034d6:	78fa      	ldrb	r2, [r7, #3]
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	011b      	lsls	r3, r3, #4
 80034de:	1a9b      	subs	r3, r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	334d      	adds	r3, #77	@ 0x4d
 80034e6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80034e8:	2b09      	cmp	r3, #9
 80034ea:	d170      	bne.n	80035ce <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034ec:	78fa      	ldrb	r2, [r7, #3]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	334d      	adds	r3, #77	@ 0x4d
 80034fc:	2202      	movs	r2, #2
 80034fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003500:	78fa      	ldrb	r2, [r7, #3]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	011b      	lsls	r3, r3, #4
 8003508:	1a9b      	subs	r3, r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	3344      	adds	r3, #68	@ 0x44
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	1c59      	adds	r1, r3, #1
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	4613      	mov	r3, r2
 8003518:	011b      	lsls	r3, r3, #4
 800351a:	1a9b      	subs	r3, r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4403      	add	r3, r0
 8003520:	3344      	adds	r3, #68	@ 0x44
 8003522:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003524:	78fa      	ldrb	r2, [r7, #3]
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	011b      	lsls	r3, r3, #4
 800352c:	1a9b      	subs	r3, r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	3344      	adds	r3, #68	@ 0x44
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2b02      	cmp	r3, #2
 8003538:	d914      	bls.n	8003564 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800353a:	78fa      	ldrb	r2, [r7, #3]
 800353c:	6879      	ldr	r1, [r7, #4]
 800353e:	4613      	mov	r3, r2
 8003540:	011b      	lsls	r3, r3, #4
 8003542:	1a9b      	subs	r3, r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	440b      	add	r3, r1
 8003548:	3344      	adds	r3, #68	@ 0x44
 800354a:	2200      	movs	r2, #0
 800354c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800354e:	78fa      	ldrb	r2, [r7, #3]
 8003550:	6879      	ldr	r1, [r7, #4]
 8003552:	4613      	mov	r3, r2
 8003554:	011b      	lsls	r3, r3, #4
 8003556:	1a9b      	subs	r3, r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	440b      	add	r3, r1
 800355c:	334c      	adds	r3, #76	@ 0x4c
 800355e:	2204      	movs	r2, #4
 8003560:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003562:	e022      	b.n	80035aa <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003564:	78fa      	ldrb	r2, [r7, #3]
 8003566:	6879      	ldr	r1, [r7, #4]
 8003568:	4613      	mov	r3, r2
 800356a:	011b      	lsls	r3, r3, #4
 800356c:	1a9b      	subs	r3, r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	334c      	adds	r3, #76	@ 0x4c
 8003574:	2202      	movs	r2, #2
 8003576:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003578:	78fb      	ldrb	r3, [r7, #3]
 800357a:	015a      	lsls	r2, r3, #5
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	4413      	add	r3, r2
 8003580:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800358e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003596:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003598:	78fb      	ldrb	r3, [r7, #3]
 800359a:	015a      	lsls	r2, r3, #5
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	4413      	add	r3, r2
 80035a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035a4:	461a      	mov	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035aa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80035ac:	78fa      	ldrb	r2, [r7, #3]
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	4613      	mov	r3, r2
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	334c      	adds	r3, #76	@ 0x4c
 80035bc:	781a      	ldrb	r2, [r3, #0]
 80035be:	78fb      	ldrb	r3, [r7, #3]
 80035c0:	4619      	mov	r1, r3
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f008 fd18 	bl	800bff8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80035c8:	e002      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80035ca:	bf00      	nop
 80035cc:	e000      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80035ce:	bf00      	nop
  }
}
 80035d0:	3718      	adds	r7, #24
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b08a      	sub	sp, #40	@ 0x28
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	f003 030f 	and.w	r3, r3, #15
 80035f6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	0c5b      	lsrs	r3, r3, #17
 80035fc:	f003 030f 	and.w	r3, r3, #15
 8003600:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	091b      	lsrs	r3, r3, #4
 8003606:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800360a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	2b02      	cmp	r3, #2
 8003610:	d004      	beq.n	800361c <HCD_RXQLVL_IRQHandler+0x46>
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	2b05      	cmp	r3, #5
 8003616:	f000 80b6 	beq.w	8003786 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800361a:	e0b7      	b.n	800378c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	2b00      	cmp	r3, #0
 8003620:	f000 80b3 	beq.w	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
 8003624:	6879      	ldr	r1, [r7, #4]
 8003626:	69ba      	ldr	r2, [r7, #24]
 8003628:	4613      	mov	r3, r2
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	1a9b      	subs	r3, r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	332c      	adds	r3, #44	@ 0x2c
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 80a7 	beq.w	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800363c:	6879      	ldr	r1, [r7, #4]
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	4613      	mov	r3, r2
 8003642:	011b      	lsls	r3, r3, #4
 8003644:	1a9b      	subs	r3, r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	440b      	add	r3, r1
 800364a:	3338      	adds	r3, #56	@ 0x38
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	18d1      	adds	r1, r2, r3
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	4613      	mov	r3, r2
 8003658:	011b      	lsls	r3, r3, #4
 800365a:	1a9b      	subs	r3, r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	4403      	add	r3, r0
 8003660:	3334      	adds	r3, #52	@ 0x34
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4299      	cmp	r1, r3
 8003666:	f200 8083 	bhi.w	8003770 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6818      	ldr	r0, [r3, #0]
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	4613      	mov	r3, r2
 8003674:	011b      	lsls	r3, r3, #4
 8003676:	1a9b      	subs	r3, r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	332c      	adds	r3, #44	@ 0x2c
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	b292      	uxth	r2, r2
 8003684:	4619      	mov	r1, r3
 8003686:	f002 f969 	bl	800595c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800368a:	6879      	ldr	r1, [r7, #4]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	4613      	mov	r3, r2
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	1a9b      	subs	r3, r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	440b      	add	r3, r1
 8003698:	332c      	adds	r3, #44	@ 0x2c
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	18d1      	adds	r1, r2, r3
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	4613      	mov	r3, r2
 80036a6:	011b      	lsls	r3, r3, #4
 80036a8:	1a9b      	subs	r3, r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	4403      	add	r3, r0
 80036ae:	332c      	adds	r3, #44	@ 0x2c
 80036b0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80036b2:	6879      	ldr	r1, [r7, #4]
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	4613      	mov	r3, r2
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	1a9b      	subs	r3, r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	440b      	add	r3, r1
 80036c0:	3338      	adds	r3, #56	@ 0x38
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	18d1      	adds	r1, r2, r3
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4613      	mov	r3, r2
 80036ce:	011b      	lsls	r3, r3, #4
 80036d0:	1a9b      	subs	r3, r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	4403      	add	r3, r0
 80036d6:	3338      	adds	r3, #56	@ 0x38
 80036d8:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	015a      	lsls	r2, r3, #5
 80036de:	6a3b      	ldr	r3, [r7, #32]
 80036e0:	4413      	add	r3, r2
 80036e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	0cdb      	lsrs	r3, r3, #19
 80036ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036ee:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80036f0:	6879      	ldr	r1, [r7, #4]
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	4613      	mov	r3, r2
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	1a9b      	subs	r3, r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	3328      	adds	r3, #40	@ 0x28
 8003700:	881b      	ldrh	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	4293      	cmp	r3, r2
 8003708:	d13f      	bne.n	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d03c      	beq.n	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	015a      	lsls	r2, r3, #5
 8003714:	6a3b      	ldr	r3, [r7, #32]
 8003716:	4413      	add	r3, r2
 8003718:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003726:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800372e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	015a      	lsls	r2, r3, #5
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	4413      	add	r3, r2
 8003738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800373c:	461a      	mov	r2, r3
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	4613      	mov	r3, r2
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	333c      	adds	r3, #60	@ 0x3c
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	f083 0301 	eor.w	r3, r3, #1
 8003758:	b2d8      	uxtb	r0, r3
 800375a:	6879      	ldr	r1, [r7, #4]
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4613      	mov	r3, r2
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	1a9b      	subs	r3, r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	333c      	adds	r3, #60	@ 0x3c
 800376a:	4602      	mov	r2, r0
 800376c:	701a      	strb	r2, [r3, #0]
      break;
 800376e:	e00c      	b.n	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4613      	mov	r3, r2
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	334c      	adds	r3, #76	@ 0x4c
 8003780:	2204      	movs	r2, #4
 8003782:	701a      	strb	r2, [r3, #0]
      break;
 8003784:	e001      	b.n	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003786:	bf00      	nop
 8003788:	e000      	b.n	800378c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800378a:	bf00      	nop
  }
}
 800378c:	bf00      	nop
 800378e:	3728      	adds	r7, #40	@ 0x28
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80037c0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d10b      	bne.n	80037e4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d102      	bne.n	80037dc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f008 fbf2 	bl	800bfc0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	f043 0302 	orr.w	r3, r3, #2
 80037e2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b08      	cmp	r3, #8
 80037ec:	d132      	bne.n	8003854 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	f043 0308 	orr.w	r3, r3, #8
 80037f4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d126      	bne.n	800384e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	7a5b      	ldrb	r3, [r3, #9]
 8003804:	2b02      	cmp	r3, #2
 8003806:	d113      	bne.n	8003830 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800380e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003812:	d106      	bne.n	8003822 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2102      	movs	r1, #2
 800381a:	4618      	mov	r0, r3
 800381c:	f002 fa34 	bl	8005c88 <USB_InitFSLSPClkSel>
 8003820:	e011      	b.n	8003846 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2101      	movs	r1, #1
 8003828:	4618      	mov	r0, r3
 800382a:	f002 fa2d 	bl	8005c88 <USB_InitFSLSPClkSel>
 800382e:	e00a      	b.n	8003846 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	79db      	ldrb	r3, [r3, #7]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d106      	bne.n	8003846 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800383e:	461a      	mov	r2, r3
 8003840:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003844:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f008 fbe8 	bl	800c01c <HAL_HCD_PortEnabled_Callback>
 800384c:	e002      	b.n	8003854 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f008 fbf2 	bl	800c038 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f003 0320 	and.w	r3, r3, #32
 800385a:	2b20      	cmp	r3, #32
 800385c:	d103      	bne.n	8003866 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	f043 0320 	orr.w	r3, r3, #32
 8003864:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800386c:	461a      	mov	r2, r3
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	6013      	str	r3, [r2, #0]
}
 8003872:	bf00      	nop
 8003874:	3718      	adds	r7, #24
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
	...

0800387c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e12b      	b.n	8003ae6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d106      	bne.n	80038a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f7fd f804 	bl	80008b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2224      	movs	r2, #36	@ 0x24
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 0201 	bic.w	r2, r2, #1
 80038be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038e0:	f001 fa20 	bl	8004d24 <HAL_RCC_GetPCLK1Freq>
 80038e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	4a81      	ldr	r2, [pc, #516]	@ (8003af0 <HAL_I2C_Init+0x274>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d807      	bhi.n	8003900 <HAL_I2C_Init+0x84>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	4a80      	ldr	r2, [pc, #512]	@ (8003af4 <HAL_I2C_Init+0x278>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	bf94      	ite	ls
 80038f8:	2301      	movls	r3, #1
 80038fa:	2300      	movhi	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	e006      	b.n	800390e <HAL_I2C_Init+0x92>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	4a7d      	ldr	r2, [pc, #500]	@ (8003af8 <HAL_I2C_Init+0x27c>)
 8003904:	4293      	cmp	r3, r2
 8003906:	bf94      	ite	ls
 8003908:	2301      	movls	r3, #1
 800390a:	2300      	movhi	r3, #0
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e0e7      	b.n	8003ae6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	4a78      	ldr	r2, [pc, #480]	@ (8003afc <HAL_I2C_Init+0x280>)
 800391a:	fba2 2303 	umull	r2, r3, r2, r3
 800391e:	0c9b      	lsrs	r3, r3, #18
 8003920:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68ba      	ldr	r2, [r7, #8]
 8003932:	430a      	orrs	r2, r1
 8003934:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	4a6a      	ldr	r2, [pc, #424]	@ (8003af0 <HAL_I2C_Init+0x274>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d802      	bhi.n	8003950 <HAL_I2C_Init+0xd4>
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	3301      	adds	r3, #1
 800394e:	e009      	b.n	8003964 <HAL_I2C_Init+0xe8>
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003956:	fb02 f303 	mul.w	r3, r2, r3
 800395a:	4a69      	ldr	r2, [pc, #420]	@ (8003b00 <HAL_I2C_Init+0x284>)
 800395c:	fba2 2303 	umull	r2, r3, r2, r3
 8003960:	099b      	lsrs	r3, r3, #6
 8003962:	3301      	adds	r3, #1
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6812      	ldr	r2, [r2, #0]
 8003968:	430b      	orrs	r3, r1
 800396a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003976:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	495c      	ldr	r1, [pc, #368]	@ (8003af0 <HAL_I2C_Init+0x274>)
 8003980:	428b      	cmp	r3, r1
 8003982:	d819      	bhi.n	80039b8 <HAL_I2C_Init+0x13c>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	1e59      	subs	r1, r3, #1
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003992:	1c59      	adds	r1, r3, #1
 8003994:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003998:	400b      	ands	r3, r1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00a      	beq.n	80039b4 <HAL_I2C_Init+0x138>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	1e59      	subs	r1, r3, #1
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80039ac:	3301      	adds	r3, #1
 80039ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039b2:	e051      	b.n	8003a58 <HAL_I2C_Init+0x1dc>
 80039b4:	2304      	movs	r3, #4
 80039b6:	e04f      	b.n	8003a58 <HAL_I2C_Init+0x1dc>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d111      	bne.n	80039e4 <HAL_I2C_Init+0x168>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	1e58      	subs	r0, r3, #1
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6859      	ldr	r1, [r3, #4]
 80039c8:	460b      	mov	r3, r1
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	440b      	add	r3, r1
 80039ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80039d2:	3301      	adds	r3, #1
 80039d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d8:	2b00      	cmp	r3, #0
 80039da:	bf0c      	ite	eq
 80039dc:	2301      	moveq	r3, #1
 80039de:	2300      	movne	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	e012      	b.n	8003a0a <HAL_I2C_Init+0x18e>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	1e58      	subs	r0, r3, #1
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6859      	ldr	r1, [r3, #4]
 80039ec:	460b      	mov	r3, r1
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	440b      	add	r3, r1
 80039f2:	0099      	lsls	r1, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039fa:	3301      	adds	r3, #1
 80039fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	bf0c      	ite	eq
 8003a04:	2301      	moveq	r3, #1
 8003a06:	2300      	movne	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <HAL_I2C_Init+0x196>
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e022      	b.n	8003a58 <HAL_I2C_Init+0x1dc>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10e      	bne.n	8003a38 <HAL_I2C_Init+0x1bc>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	1e58      	subs	r0, r3, #1
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6859      	ldr	r1, [r3, #4]
 8003a22:	460b      	mov	r3, r1
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	440b      	add	r3, r1
 8003a28:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a36:	e00f      	b.n	8003a58 <HAL_I2C_Init+0x1dc>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	1e58      	subs	r0, r3, #1
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6859      	ldr	r1, [r3, #4]
 8003a40:	460b      	mov	r3, r1
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	440b      	add	r3, r1
 8003a46:	0099      	lsls	r1, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a4e:	3301      	adds	r3, #1
 8003a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a58:	6879      	ldr	r1, [r7, #4]
 8003a5a:	6809      	ldr	r1, [r1, #0]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	69da      	ldr	r2, [r3, #28]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	431a      	orrs	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6911      	ldr	r1, [r2, #16]
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	68d2      	ldr	r2, [r2, #12]
 8003a92:	4311      	orrs	r1, r2
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	6812      	ldr	r2, [r2, #0]
 8003a98:	430b      	orrs	r3, r1
 8003a9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695a      	ldr	r2, [r3, #20]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0201 	orr.w	r2, r2, #1
 8003ac6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	000186a0 	.word	0x000186a0
 8003af4:	001e847f 	.word	0x001e847f
 8003af8:	003d08ff 	.word	0x003d08ff
 8003afc:	431bde83 	.word	0x431bde83
 8003b00:	10624dd3 	.word	0x10624dd3

08003b04 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e128      	b.n	8003d68 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d109      	bne.n	8003b36 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a90      	ldr	r2, [pc, #576]	@ (8003d70 <HAL_I2S_Init+0x26c>)
 8003b2e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7fc ff35 	bl	80009a0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2202      	movs	r2, #2
 8003b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	69db      	ldr	r3, [r3, #28]
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	6812      	ldr	r2, [r2, #0]
 8003b48:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b4c:	f023 030f 	bic.w	r3, r3, #15
 8003b50:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2202      	movs	r2, #2
 8003b58:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d060      	beq.n	8003c24 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d102      	bne.n	8003b70 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003b6a:	2310      	movs	r3, #16
 8003b6c:	617b      	str	r3, [r7, #20]
 8003b6e:	e001      	b.n	8003b74 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003b70:	2320      	movs	r3, #32
 8003b72:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2b20      	cmp	r3, #32
 8003b7a:	d802      	bhi.n	8003b82 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003b82:	2001      	movs	r0, #1
 8003b84:	f001 f9f6 	bl	8004f74 <HAL_RCCEx_GetPeriphCLKFreq>
 8003b88:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b92:	d125      	bne.n	8003be0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d010      	beq.n	8003bbe <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	461a      	mov	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb8:	3305      	adds	r3, #5
 8003bba:	613b      	str	r3, [r7, #16]
 8003bbc:	e01f      	b.n	8003bfe <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bc8:	4613      	mov	r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bda:	3305      	adds	r3, #5
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	e00e      	b.n	8003bfe <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003be0:	68fa      	ldr	r2, [r7, #12]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfa:	3305      	adds	r3, #5
 8003bfc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	4a5c      	ldr	r2, [pc, #368]	@ (8003d74 <HAL_I2S_Init+0x270>)
 8003c02:	fba2 2303 	umull	r2, r3, r2, r3
 8003c06:	08db      	lsrs	r3, r3, #3
 8003c08:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	085b      	lsrs	r3, r3, #1
 8003c1a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	021b      	lsls	r3, r3, #8
 8003c20:	61bb      	str	r3, [r7, #24]
 8003c22:	e003      	b.n	8003c2c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003c24:	2302      	movs	r3, #2
 8003c26:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d902      	bls.n	8003c38 <HAL_I2S_Init+0x134>
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	2bff      	cmp	r3, #255	@ 0xff
 8003c36:	d907      	bls.n	8003c48 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c3c:	f043 0210 	orr.w	r2, r3, #16
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e08f      	b.n	8003d68 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691a      	ldr	r2, [r3, #16]
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	ea42 0103 	orr.w	r1, r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69fa      	ldr	r2, [r7, #28]
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	69db      	ldr	r3, [r3, #28]
 8003c62:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c66:	f023 030f 	bic.w	r3, r3, #15
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	6851      	ldr	r1, [r2, #4]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6892      	ldr	r2, [r2, #8]
 8003c72:	4311      	orrs	r1, r2
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	68d2      	ldr	r2, [r2, #12]
 8003c78:	4311      	orrs	r1, r2
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6992      	ldr	r2, [r2, #24]
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	431a      	orrs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c8a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d161      	bne.n	8003d58 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a38      	ldr	r2, [pc, #224]	@ (8003d78 <HAL_I2S_Init+0x274>)
 8003c98:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a37      	ldr	r2, [pc, #220]	@ (8003d7c <HAL_I2S_Init+0x278>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d101      	bne.n	8003ca8 <HAL_I2S_Init+0x1a4>
 8003ca4:	4b36      	ldr	r3, [pc, #216]	@ (8003d80 <HAL_I2S_Init+0x27c>)
 8003ca6:	e001      	b.n	8003cac <HAL_I2S_Init+0x1a8>
 8003ca8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	6812      	ldr	r2, [r2, #0]
 8003cb2:	4932      	ldr	r1, [pc, #200]	@ (8003d7c <HAL_I2S_Init+0x278>)
 8003cb4:	428a      	cmp	r2, r1
 8003cb6:	d101      	bne.n	8003cbc <HAL_I2S_Init+0x1b8>
 8003cb8:	4a31      	ldr	r2, [pc, #196]	@ (8003d80 <HAL_I2S_Init+0x27c>)
 8003cba:	e001      	b.n	8003cc0 <HAL_I2S_Init+0x1bc>
 8003cbc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003cc0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003cc4:	f023 030f 	bic.w	r3, r3, #15
 8003cc8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a2b      	ldr	r2, [pc, #172]	@ (8003d7c <HAL_I2S_Init+0x278>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d101      	bne.n	8003cd8 <HAL_I2S_Init+0x1d4>
 8003cd4:	4b2a      	ldr	r3, [pc, #168]	@ (8003d80 <HAL_I2S_Init+0x27c>)
 8003cd6:	e001      	b.n	8003cdc <HAL_I2S_Init+0x1d8>
 8003cd8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cdc:	2202      	movs	r2, #2
 8003cde:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a25      	ldr	r2, [pc, #148]	@ (8003d7c <HAL_I2S_Init+0x278>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d101      	bne.n	8003cee <HAL_I2S_Init+0x1ea>
 8003cea:	4b25      	ldr	r3, [pc, #148]	@ (8003d80 <HAL_I2S_Init+0x27c>)
 8003cec:	e001      	b.n	8003cf2 <HAL_I2S_Init+0x1ee>
 8003cee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cf2:	69db      	ldr	r3, [r3, #28]
 8003cf4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cfe:	d003      	beq.n	8003d08 <HAL_I2S_Init+0x204>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d103      	bne.n	8003d10 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003d08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d0c:	613b      	str	r3, [r7, #16]
 8003d0e:	e001      	b.n	8003d14 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003d10:	2300      	movs	r3, #0
 8003d12:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d32:	4313      	orrs	r3, r2
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	897b      	ldrh	r3, [r7, #10]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003d40:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a0d      	ldr	r2, [pc, #52]	@ (8003d7c <HAL_I2S_Init+0x278>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d101      	bne.n	8003d50 <HAL_I2S_Init+0x24c>
 8003d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d80 <HAL_I2S_Init+0x27c>)
 8003d4e:	e001      	b.n	8003d54 <HAL_I2S_Init+0x250>
 8003d50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d54:	897a      	ldrh	r2, [r7, #10]
 8003d56:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3720      	adds	r7, #32
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	08003e7b 	.word	0x08003e7b
 8003d74:	cccccccd 	.word	0xcccccccd
 8003d78:	08003f91 	.word	0x08003f91
 8003d7c:	40003800 	.word	0x40003800
 8003d80:	40003400 	.word	0x40003400

08003d84 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dcc:	881a      	ldrh	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd8:	1c9a      	adds	r2, r3, #2
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10e      	bne.n	8003e14 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e04:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7ff ffb8 	bl	8003d84 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e14:	bf00      	nop
 8003e16:	3708      	adds	r7, #8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68da      	ldr	r2, [r3, #12]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2e:	b292      	uxth	r2, r2
 8003e30:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e36:	1c9a      	adds	r2, r3, #2
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	3b01      	subs	r3, #1
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10e      	bne.n	8003e72 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685a      	ldr	r2, [r3, #4]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e62:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f7ff ff93 	bl	8003d98 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e72:	bf00      	nop
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b086      	sub	sp, #24
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d13a      	bne.n	8003f0c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d109      	bne.n	8003eb4 <I2S_IRQHandler+0x3a>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eaa:	2b40      	cmp	r3, #64	@ 0x40
 8003eac:	d102      	bne.n	8003eb4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff ffb4 	bl	8003e1c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eba:	2b40      	cmp	r3, #64	@ 0x40
 8003ebc:	d126      	bne.n	8003f0c <I2S_IRQHandler+0x92>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f003 0320 	and.w	r3, r3, #32
 8003ec8:	2b20      	cmp	r3, #32
 8003eca:	d11f      	bne.n	8003f0c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003eda:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003edc:	2300      	movs	r3, #0
 8003ede:	613b      	str	r3, [r7, #16]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	613b      	str	r3, [r7, #16]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	613b      	str	r3, [r7, #16]
 8003ef0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efe:	f043 0202 	orr.w	r2, r3, #2
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff ff50 	bl	8003dac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	2b03      	cmp	r3, #3
 8003f16:	d136      	bne.n	8003f86 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d109      	bne.n	8003f36 <I2S_IRQHandler+0xbc>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f2c:	2b80      	cmp	r3, #128	@ 0x80
 8003f2e:	d102      	bne.n	8003f36 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7ff ff45 	bl	8003dc0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	f003 0308 	and.w	r3, r3, #8
 8003f3c:	2b08      	cmp	r3, #8
 8003f3e:	d122      	bne.n	8003f86 <I2S_IRQHandler+0x10c>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f003 0320 	and.w	r3, r3, #32
 8003f4a:	2b20      	cmp	r3, #32
 8003f4c:	d11b      	bne.n	8003f86 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f5c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003f5e:	2300      	movs	r3, #0
 8003f60:	60fb      	str	r3, [r7, #12]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	60fb      	str	r3, [r7, #12]
 8003f6a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f78:	f043 0204 	orr.w	r2, r3, #4
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7ff ff13 	bl	8003dac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f86:	bf00      	nop
 8003f88:	3718      	adds	r7, #24
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
	...

08003f90 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b088      	sub	sp, #32
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a92      	ldr	r2, [pc, #584]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d101      	bne.n	8003fae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003faa:	4b92      	ldr	r3, [pc, #584]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fac:	e001      	b.n	8003fb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003fae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a8b      	ldr	r2, [pc, #556]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d101      	bne.n	8003fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003fc8:	4b8a      	ldr	r3, [pc, #552]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fca:	e001      	b.n	8003fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003fcc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fdc:	d004      	beq.n	8003fe8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f040 8099 	bne.w	800411a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d107      	bne.n	8004002 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d002      	beq.n	8004002 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f000 f925 	bl	800424c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	f003 0301 	and.w	r3, r3, #1
 8004008:	2b01      	cmp	r3, #1
 800400a:	d107      	bne.n	800401c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004012:	2b00      	cmp	r3, #0
 8004014:	d002      	beq.n	800401c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f9c8 	bl	80043ac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004022:	2b40      	cmp	r3, #64	@ 0x40
 8004024:	d13a      	bne.n	800409c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	f003 0320 	and.w	r3, r3, #32
 800402c:	2b00      	cmp	r3, #0
 800402e:	d035      	beq.n	800409c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a6e      	ldr	r2, [pc, #440]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d101      	bne.n	800403e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800403a:	4b6e      	ldr	r3, [pc, #440]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800403c:	e001      	b.n	8004042 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800403e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4969      	ldr	r1, [pc, #420]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800404a:	428b      	cmp	r3, r1
 800404c:	d101      	bne.n	8004052 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800404e:	4b69      	ldr	r3, [pc, #420]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004050:	e001      	b.n	8004056 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004052:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004056:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800405a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	685a      	ldr	r2, [r3, #4]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800406a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800406c:	2300      	movs	r3, #0
 800406e:	60fb      	str	r3, [r7, #12]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	60fb      	str	r3, [r7, #12]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800408e:	f043 0202 	orr.w	r2, r3, #2
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7ff fe88 	bl	8003dac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	2b08      	cmp	r3, #8
 80040a4:	f040 80c3 	bne.w	800422e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f003 0320 	and.w	r3, r3, #32
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 80bd 	beq.w	800422e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040c2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a49      	ldr	r2, [pc, #292]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d101      	bne.n	80040d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80040ce:	4b49      	ldr	r3, [pc, #292]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040d0:	e001      	b.n	80040d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80040d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4944      	ldr	r1, [pc, #272]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040de:	428b      	cmp	r3, r1
 80040e0:	d101      	bne.n	80040e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80040e2:	4b44      	ldr	r3, [pc, #272]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040e4:	e001      	b.n	80040ea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80040e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040ea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040ee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80040f0:	2300      	movs	r3, #0
 80040f2:	60bb      	str	r3, [r7, #8]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	60bb      	str	r3, [r7, #8]
 80040fc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410a:	f043 0204 	orr.w	r2, r3, #4
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7ff fe4a 	bl	8003dac <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004118:	e089      	b.n	800422e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b02      	cmp	r3, #2
 8004122:	d107      	bne.n	8004134 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800412a:	2b00      	cmp	r3, #0
 800412c:	d002      	beq.n	8004134 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f8be 	bl	80042b0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b01      	cmp	r3, #1
 800413c:	d107      	bne.n	800414e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004144:	2b00      	cmp	r3, #0
 8004146:	d002      	beq.n	800414e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f8fd 	bl	8004348 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004154:	2b40      	cmp	r3, #64	@ 0x40
 8004156:	d12f      	bne.n	80041b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	f003 0320 	and.w	r3, r3, #32
 800415e:	2b00      	cmp	r3, #0
 8004160:	d02a      	beq.n	80041b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004170:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a1e      	ldr	r2, [pc, #120]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d101      	bne.n	8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800417c:	4b1d      	ldr	r3, [pc, #116]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800417e:	e001      	b.n	8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004180:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004184:	685a      	ldr	r2, [r3, #4]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4919      	ldr	r1, [pc, #100]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800418c:	428b      	cmp	r3, r1
 800418e:	d101      	bne.n	8004194 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004190:	4b18      	ldr	r3, [pc, #96]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004192:	e001      	b.n	8004198 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004194:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004198:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800419c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041aa:	f043 0202 	orr.w	r2, r3, #2
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7ff fdfa 	bl	8003dac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	f003 0308 	and.w	r3, r3, #8
 80041be:	2b08      	cmp	r3, #8
 80041c0:	d136      	bne.n	8004230 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f003 0320 	and.w	r3, r3, #32
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d031      	beq.n	8004230 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a07      	ldr	r2, [pc, #28]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d101      	bne.n	80041da <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80041d6:	4b07      	ldr	r3, [pc, #28]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041d8:	e001      	b.n	80041de <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80041da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4902      	ldr	r1, [pc, #8]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041e6:	428b      	cmp	r3, r1
 80041e8:	d106      	bne.n	80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80041ea:	4b02      	ldr	r3, [pc, #8]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041ec:	e006      	b.n	80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80041ee:	bf00      	nop
 80041f0:	40003800 	.word	0x40003800
 80041f4:	40003400 	.word	0x40003400
 80041f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004200:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	685a      	ldr	r2, [r3, #4]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004210:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421e:	f043 0204 	orr.w	r2, r3, #4
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff fdc0 	bl	8003dac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800422c:	e000      	b.n	8004230 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800422e:	bf00      	nop
}
 8004230:	bf00      	nop
 8004232:	3720      	adds	r7, #32
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004258:	1c99      	adds	r1, r3, #2
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	6251      	str	r1, [r2, #36]	@ 0x24
 800425e:	881a      	ldrh	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800426a:	b29b      	uxth	r3, r3
 800426c:	3b01      	subs	r3, #1
 800426e:	b29a      	uxth	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004278:	b29b      	uxth	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d113      	bne.n	80042a6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800428c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004292:	b29b      	uxth	r3, r3
 8004294:	2b00      	cmp	r3, #0
 8004296:	d106      	bne.n	80042a6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f7ff ffc9 	bl	8004238 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042a6:	bf00      	nop
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
	...

080042b0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b082      	sub	sp, #8
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	1c99      	adds	r1, r3, #2
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	6251      	str	r1, [r2, #36]	@ 0x24
 80042c2:	8819      	ldrh	r1, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a1d      	ldr	r2, [pc, #116]	@ (8004340 <I2SEx_TxISR_I2SExt+0x90>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d101      	bne.n	80042d2 <I2SEx_TxISR_I2SExt+0x22>
 80042ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004344 <I2SEx_TxISR_I2SExt+0x94>)
 80042d0:	e001      	b.n	80042d6 <I2SEx_TxISR_I2SExt+0x26>
 80042d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042d6:	460a      	mov	r2, r1
 80042d8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042de:	b29b      	uxth	r3, r3
 80042e0:	3b01      	subs	r3, #1
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d121      	bne.n	8004336 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a12      	ldr	r2, [pc, #72]	@ (8004340 <I2SEx_TxISR_I2SExt+0x90>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d101      	bne.n	8004300 <I2SEx_TxISR_I2SExt+0x50>
 80042fc:	4b11      	ldr	r3, [pc, #68]	@ (8004344 <I2SEx_TxISR_I2SExt+0x94>)
 80042fe:	e001      	b.n	8004304 <I2SEx_TxISR_I2SExt+0x54>
 8004300:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	490d      	ldr	r1, [pc, #52]	@ (8004340 <I2SEx_TxISR_I2SExt+0x90>)
 800430c:	428b      	cmp	r3, r1
 800430e:	d101      	bne.n	8004314 <I2SEx_TxISR_I2SExt+0x64>
 8004310:	4b0c      	ldr	r3, [pc, #48]	@ (8004344 <I2SEx_TxISR_I2SExt+0x94>)
 8004312:	e001      	b.n	8004318 <I2SEx_TxISR_I2SExt+0x68>
 8004314:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004318:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800431c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004322:	b29b      	uxth	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	d106      	bne.n	8004336 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f7ff ff81 	bl	8004238 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004336:	bf00      	nop
 8004338:	3708      	adds	r7, #8
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	40003800 	.word	0x40003800
 8004344:	40003400 	.word	0x40003400

08004348 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68d8      	ldr	r0, [r3, #12]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435a:	1c99      	adds	r1, r3, #2
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004360:	b282      	uxth	r2, r0
 8004362:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004368:	b29b      	uxth	r3, r3
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	d113      	bne.n	80043a4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800438a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004390:	b29b      	uxth	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f7ff ff4a 	bl	8004238 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043a4:	bf00      	nop
 80043a6:	3708      	adds	r7, #8
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a20      	ldr	r2, [pc, #128]	@ (800443c <I2SEx_RxISR_I2SExt+0x90>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d101      	bne.n	80043c2 <I2SEx_RxISR_I2SExt+0x16>
 80043be:	4b20      	ldr	r3, [pc, #128]	@ (8004440 <I2SEx_RxISR_I2SExt+0x94>)
 80043c0:	e001      	b.n	80043c6 <I2SEx_RxISR_I2SExt+0x1a>
 80043c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043c6:	68d8      	ldr	r0, [r3, #12]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043cc:	1c99      	adds	r1, r3, #2
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80043d2:	b282      	uxth	r2, r0
 80043d4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d121      	bne.n	8004432 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a12      	ldr	r2, [pc, #72]	@ (800443c <I2SEx_RxISR_I2SExt+0x90>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d101      	bne.n	80043fc <I2SEx_RxISR_I2SExt+0x50>
 80043f8:	4b11      	ldr	r3, [pc, #68]	@ (8004440 <I2SEx_RxISR_I2SExt+0x94>)
 80043fa:	e001      	b.n	8004400 <I2SEx_RxISR_I2SExt+0x54>
 80043fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004400:	685a      	ldr	r2, [r3, #4]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	490d      	ldr	r1, [pc, #52]	@ (800443c <I2SEx_RxISR_I2SExt+0x90>)
 8004408:	428b      	cmp	r3, r1
 800440a:	d101      	bne.n	8004410 <I2SEx_RxISR_I2SExt+0x64>
 800440c:	4b0c      	ldr	r3, [pc, #48]	@ (8004440 <I2SEx_RxISR_I2SExt+0x94>)
 800440e:	e001      	b.n	8004414 <I2SEx_RxISR_I2SExt+0x68>
 8004410:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004414:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004418:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800441e:	b29b      	uxth	r3, r3
 8004420:	2b00      	cmp	r3, #0
 8004422:	d106      	bne.n	8004432 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f7ff ff03 	bl	8004238 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004432:	bf00      	nop
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	40003800 	.word	0x40003800
 8004440:	40003400 	.word	0x40003400

08004444 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e267      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b00      	cmp	r3, #0
 8004460:	d075      	beq.n	800454e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004462:	4b88      	ldr	r3, [pc, #544]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 030c 	and.w	r3, r3, #12
 800446a:	2b04      	cmp	r3, #4
 800446c:	d00c      	beq.n	8004488 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800446e:	4b85      	ldr	r3, [pc, #532]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004476:	2b08      	cmp	r3, #8
 8004478:	d112      	bne.n	80044a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800447a:	4b82      	ldr	r3, [pc, #520]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004482:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004486:	d10b      	bne.n	80044a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004488:	4b7e      	ldr	r3, [pc, #504]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d05b      	beq.n	800454c <HAL_RCC_OscConfig+0x108>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d157      	bne.n	800454c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e242      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044a8:	d106      	bne.n	80044b8 <HAL_RCC_OscConfig+0x74>
 80044aa:	4b76      	ldr	r3, [pc, #472]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a75      	ldr	r2, [pc, #468]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044b4:	6013      	str	r3, [r2, #0]
 80044b6:	e01d      	b.n	80044f4 <HAL_RCC_OscConfig+0xb0>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044c0:	d10c      	bne.n	80044dc <HAL_RCC_OscConfig+0x98>
 80044c2:	4b70      	ldr	r3, [pc, #448]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a6f      	ldr	r2, [pc, #444]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044cc:	6013      	str	r3, [r2, #0]
 80044ce:	4b6d      	ldr	r3, [pc, #436]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a6c      	ldr	r2, [pc, #432]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044d8:	6013      	str	r3, [r2, #0]
 80044da:	e00b      	b.n	80044f4 <HAL_RCC_OscConfig+0xb0>
 80044dc:	4b69      	ldr	r3, [pc, #420]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a68      	ldr	r2, [pc, #416]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044e6:	6013      	str	r3, [r2, #0]
 80044e8:	4b66      	ldr	r3, [pc, #408]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a65      	ldr	r2, [pc, #404]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d013      	beq.n	8004524 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044fc:	f7fc fdce 	bl	800109c <HAL_GetTick>
 8004500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004504:	f7fc fdca 	bl	800109c <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b64      	cmp	r3, #100	@ 0x64
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e207      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004516:	4b5b      	ldr	r3, [pc, #364]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d0f0      	beq.n	8004504 <HAL_RCC_OscConfig+0xc0>
 8004522:	e014      	b.n	800454e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004524:	f7fc fdba 	bl	800109c <HAL_GetTick>
 8004528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800452a:	e008      	b.n	800453e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800452c:	f7fc fdb6 	bl	800109c <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b64      	cmp	r3, #100	@ 0x64
 8004538:	d901      	bls.n	800453e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e1f3      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800453e:	4b51      	ldr	r3, [pc, #324]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1f0      	bne.n	800452c <HAL_RCC_OscConfig+0xe8>
 800454a:	e000      	b.n	800454e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800454c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d063      	beq.n	8004622 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800455a:	4b4a      	ldr	r3, [pc, #296]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f003 030c 	and.w	r3, r3, #12
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00b      	beq.n	800457e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004566:	4b47      	ldr	r3, [pc, #284]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800456e:	2b08      	cmp	r3, #8
 8004570:	d11c      	bne.n	80045ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004572:	4b44      	ldr	r3, [pc, #272]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d116      	bne.n	80045ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800457e:	4b41      	ldr	r3, [pc, #260]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d005      	beq.n	8004596 <HAL_RCC_OscConfig+0x152>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d001      	beq.n	8004596 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e1c7      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004596:	4b3b      	ldr	r3, [pc, #236]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	4937      	ldr	r1, [pc, #220]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045aa:	e03a      	b.n	8004622 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d020      	beq.n	80045f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045b4:	4b34      	ldr	r3, [pc, #208]	@ (8004688 <HAL_RCC_OscConfig+0x244>)
 80045b6:	2201      	movs	r2, #1
 80045b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ba:	f7fc fd6f 	bl	800109c <HAL_GetTick>
 80045be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c0:	e008      	b.n	80045d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045c2:	f7fc fd6b 	bl	800109c <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e1a8      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d0f0      	beq.n	80045c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e0:	4b28      	ldr	r3, [pc, #160]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	691b      	ldr	r3, [r3, #16]
 80045ec:	00db      	lsls	r3, r3, #3
 80045ee:	4925      	ldr	r1, [pc, #148]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	600b      	str	r3, [r1, #0]
 80045f4:	e015      	b.n	8004622 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045f6:	4b24      	ldr	r3, [pc, #144]	@ (8004688 <HAL_RCC_OscConfig+0x244>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045fc:	f7fc fd4e 	bl	800109c <HAL_GetTick>
 8004600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004602:	e008      	b.n	8004616 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004604:	f7fc fd4a 	bl	800109c <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b02      	cmp	r3, #2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e187      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004616:	4b1b      	ldr	r3, [pc, #108]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1f0      	bne.n	8004604 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0308 	and.w	r3, r3, #8
 800462a:	2b00      	cmp	r3, #0
 800462c:	d036      	beq.n	800469c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d016      	beq.n	8004664 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004636:	4b15      	ldr	r3, [pc, #84]	@ (800468c <HAL_RCC_OscConfig+0x248>)
 8004638:	2201      	movs	r2, #1
 800463a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800463c:	f7fc fd2e 	bl	800109c <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004644:	f7fc fd2a 	bl	800109c <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b02      	cmp	r3, #2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e167      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004656:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0f0      	beq.n	8004644 <HAL_RCC_OscConfig+0x200>
 8004662:	e01b      	b.n	800469c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004664:	4b09      	ldr	r3, [pc, #36]	@ (800468c <HAL_RCC_OscConfig+0x248>)
 8004666:	2200      	movs	r2, #0
 8004668:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800466a:	f7fc fd17 	bl	800109c <HAL_GetTick>
 800466e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004670:	e00e      	b.n	8004690 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004672:	f7fc fd13 	bl	800109c <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d907      	bls.n	8004690 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e150      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
 8004684:	40023800 	.word	0x40023800
 8004688:	42470000 	.word	0x42470000
 800468c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004690:	4b88      	ldr	r3, [pc, #544]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004692:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004694:	f003 0302 	and.w	r3, r3, #2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1ea      	bne.n	8004672 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0304 	and.w	r3, r3, #4
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f000 8097 	beq.w	80047d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046aa:	2300      	movs	r3, #0
 80046ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ae:	4b81      	ldr	r3, [pc, #516]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80046b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10f      	bne.n	80046da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ba:	2300      	movs	r3, #0
 80046bc:	60bb      	str	r3, [r7, #8]
 80046be:	4b7d      	ldr	r3, [pc, #500]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80046c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c2:	4a7c      	ldr	r2, [pc, #496]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80046c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80046ca:	4b7a      	ldr	r3, [pc, #488]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80046cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046d2:	60bb      	str	r3, [r7, #8]
 80046d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046d6:	2301      	movs	r3, #1
 80046d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046da:	4b77      	ldr	r3, [pc, #476]	@ (80048b8 <HAL_RCC_OscConfig+0x474>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d118      	bne.n	8004718 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046e6:	4b74      	ldr	r3, [pc, #464]	@ (80048b8 <HAL_RCC_OscConfig+0x474>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a73      	ldr	r2, [pc, #460]	@ (80048b8 <HAL_RCC_OscConfig+0x474>)
 80046ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046f2:	f7fc fcd3 	bl	800109c <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046f8:	e008      	b.n	800470c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046fa:	f7fc fccf 	bl	800109c <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	2b02      	cmp	r3, #2
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e10c      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800470c:	4b6a      	ldr	r3, [pc, #424]	@ (80048b8 <HAL_RCC_OscConfig+0x474>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004714:	2b00      	cmp	r3, #0
 8004716:	d0f0      	beq.n	80046fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d106      	bne.n	800472e <HAL_RCC_OscConfig+0x2ea>
 8004720:	4b64      	ldr	r3, [pc, #400]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004724:	4a63      	ldr	r2, [pc, #396]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004726:	f043 0301 	orr.w	r3, r3, #1
 800472a:	6713      	str	r3, [r2, #112]	@ 0x70
 800472c:	e01c      	b.n	8004768 <HAL_RCC_OscConfig+0x324>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	2b05      	cmp	r3, #5
 8004734:	d10c      	bne.n	8004750 <HAL_RCC_OscConfig+0x30c>
 8004736:	4b5f      	ldr	r3, [pc, #380]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473a:	4a5e      	ldr	r2, [pc, #376]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 800473c:	f043 0304 	orr.w	r3, r3, #4
 8004740:	6713      	str	r3, [r2, #112]	@ 0x70
 8004742:	4b5c      	ldr	r3, [pc, #368]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004746:	4a5b      	ldr	r2, [pc, #364]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004748:	f043 0301 	orr.w	r3, r3, #1
 800474c:	6713      	str	r3, [r2, #112]	@ 0x70
 800474e:	e00b      	b.n	8004768 <HAL_RCC_OscConfig+0x324>
 8004750:	4b58      	ldr	r3, [pc, #352]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004754:	4a57      	ldr	r2, [pc, #348]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004756:	f023 0301 	bic.w	r3, r3, #1
 800475a:	6713      	str	r3, [r2, #112]	@ 0x70
 800475c:	4b55      	ldr	r3, [pc, #340]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 800475e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004760:	4a54      	ldr	r2, [pc, #336]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004762:	f023 0304 	bic.w	r3, r3, #4
 8004766:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d015      	beq.n	800479c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004770:	f7fc fc94 	bl	800109c <HAL_GetTick>
 8004774:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004776:	e00a      	b.n	800478e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004778:	f7fc fc90 	bl	800109c <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004786:	4293      	cmp	r3, r2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e0cb      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800478e:	4b49      	ldr	r3, [pc, #292]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0ee      	beq.n	8004778 <HAL_RCC_OscConfig+0x334>
 800479a:	e014      	b.n	80047c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800479c:	f7fc fc7e 	bl	800109c <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047a2:	e00a      	b.n	80047ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047a4:	f7fc fc7a 	bl	800109c <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e0b5      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ba:	4b3e      	ldr	r3, [pc, #248]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80047bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1ee      	bne.n	80047a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047c6:	7dfb      	ldrb	r3, [r7, #23]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d105      	bne.n	80047d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047cc:	4b39      	ldr	r3, [pc, #228]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80047ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d0:	4a38      	ldr	r2, [pc, #224]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80047d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 80a1 	beq.w	8004924 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047e2:	4b34      	ldr	r3, [pc, #208]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 030c 	and.w	r3, r3, #12
 80047ea:	2b08      	cmp	r3, #8
 80047ec:	d05c      	beq.n	80048a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d141      	bne.n	800487a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047f6:	4b31      	ldr	r3, [pc, #196]	@ (80048bc <HAL_RCC_OscConfig+0x478>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047fc:	f7fc fc4e 	bl	800109c <HAL_GetTick>
 8004800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004802:	e008      	b.n	8004816 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004804:	f7fc fc4a 	bl	800109c <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	2b02      	cmp	r3, #2
 8004810:	d901      	bls.n	8004816 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e087      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004816:	4b27      	ldr	r3, [pc, #156]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1f0      	bne.n	8004804 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	69da      	ldr	r2, [r3, #28]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004830:	019b      	lsls	r3, r3, #6
 8004832:	431a      	orrs	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004838:	085b      	lsrs	r3, r3, #1
 800483a:	3b01      	subs	r3, #1
 800483c:	041b      	lsls	r3, r3, #16
 800483e:	431a      	orrs	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004844:	061b      	lsls	r3, r3, #24
 8004846:	491b      	ldr	r1, [pc, #108]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004848:	4313      	orrs	r3, r2
 800484a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800484c:	4b1b      	ldr	r3, [pc, #108]	@ (80048bc <HAL_RCC_OscConfig+0x478>)
 800484e:	2201      	movs	r2, #1
 8004850:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004852:	f7fc fc23 	bl	800109c <HAL_GetTick>
 8004856:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004858:	e008      	b.n	800486c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800485a:	f7fc fc1f 	bl	800109c <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b02      	cmp	r3, #2
 8004866:	d901      	bls.n	800486c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e05c      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800486c:	4b11      	ldr	r3, [pc, #68]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d0f0      	beq.n	800485a <HAL_RCC_OscConfig+0x416>
 8004878:	e054      	b.n	8004924 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800487a:	4b10      	ldr	r3, [pc, #64]	@ (80048bc <HAL_RCC_OscConfig+0x478>)
 800487c:	2200      	movs	r2, #0
 800487e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004880:	f7fc fc0c 	bl	800109c <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004886:	e008      	b.n	800489a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004888:	f7fc fc08 	bl	800109c <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b02      	cmp	r3, #2
 8004894:	d901      	bls.n	800489a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e045      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800489a:	4b06      	ldr	r3, [pc, #24]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1f0      	bne.n	8004888 <HAL_RCC_OscConfig+0x444>
 80048a6:	e03d      	b.n	8004924 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d107      	bne.n	80048c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e038      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
 80048b4:	40023800 	.word	0x40023800
 80048b8:	40007000 	.word	0x40007000
 80048bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004930 <HAL_RCC_OscConfig+0x4ec>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d028      	beq.n	8004920 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048d8:	429a      	cmp	r2, r3
 80048da:	d121      	bne.n	8004920 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d11a      	bne.n	8004920 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048f0:	4013      	ands	r3, r2
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d111      	bne.n	8004920 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004906:	085b      	lsrs	r3, r3, #1
 8004908:	3b01      	subs	r3, #1
 800490a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800490c:	429a      	cmp	r2, r3
 800490e:	d107      	bne.n	8004920 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800491c:	429a      	cmp	r2, r3
 800491e:	d001      	beq.n	8004924 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e000      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	40023800 	.word	0x40023800

08004934 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e0cc      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004948:	4b68      	ldr	r3, [pc, #416]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0307 	and.w	r3, r3, #7
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d90c      	bls.n	8004970 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004956:	4b65      	ldr	r3, [pc, #404]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	b2d2      	uxtb	r2, r2
 800495c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800495e:	4b63      	ldr	r3, [pc, #396]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	429a      	cmp	r2, r3
 800496a:	d001      	beq.n	8004970 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e0b8      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d020      	beq.n	80049be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004988:	4b59      	ldr	r3, [pc, #356]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	4a58      	ldr	r2, [pc, #352]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 800498e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004992:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0308 	and.w	r3, r3, #8
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049a0:	4b53      	ldr	r3, [pc, #332]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	4a52      	ldr	r2, [pc, #328]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049ac:	4b50      	ldr	r3, [pc, #320]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	494d      	ldr	r1, [pc, #308]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d044      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d107      	bne.n	80049e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049d2:	4b47      	ldr	r3, [pc, #284]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d119      	bne.n	8004a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e07f      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d003      	beq.n	80049f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049ee:	2b03      	cmp	r3, #3
 80049f0:	d107      	bne.n	8004a02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049f2:	4b3f      	ldr	r3, [pc, #252]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d109      	bne.n	8004a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e06f      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a02:	4b3b      	ldr	r3, [pc, #236]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e067      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a12:	4b37      	ldr	r3, [pc, #220]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f023 0203 	bic.w	r2, r3, #3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	4934      	ldr	r1, [pc, #208]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a24:	f7fc fb3a 	bl	800109c <HAL_GetTick>
 8004a28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a2a:	e00a      	b.n	8004a42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a2c:	f7fc fb36 	bl	800109c <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e04f      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a42:	4b2b      	ldr	r3, [pc, #172]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f003 020c 	and.w	r2, r3, #12
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d1eb      	bne.n	8004a2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a54:	4b25      	ldr	r3, [pc, #148]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0307 	and.w	r3, r3, #7
 8004a5c:	683a      	ldr	r2, [r7, #0]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d20c      	bcs.n	8004a7c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a62:	4b22      	ldr	r3, [pc, #136]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a6a:	4b20      	ldr	r3, [pc, #128]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d001      	beq.n	8004a7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e032      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0304 	and.w	r3, r3, #4
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d008      	beq.n	8004a9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a88:	4b19      	ldr	r3, [pc, #100]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	4916      	ldr	r1, [pc, #88]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0308 	and.w	r3, r3, #8
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d009      	beq.n	8004aba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004aa6:	4b12      	ldr	r3, [pc, #72]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	00db      	lsls	r3, r3, #3
 8004ab4:	490e      	ldr	r1, [pc, #56]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004aba:	f000 f821 	bl	8004b00 <HAL_RCC_GetSysClockFreq>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	091b      	lsrs	r3, r3, #4
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	490a      	ldr	r1, [pc, #40]	@ (8004af4 <HAL_RCC_ClockConfig+0x1c0>)
 8004acc:	5ccb      	ldrb	r3, [r1, r3]
 8004ace:	fa22 f303 	lsr.w	r3, r2, r3
 8004ad2:	4a09      	ldr	r2, [pc, #36]	@ (8004af8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ad4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004ad6:	4b09      	ldr	r3, [pc, #36]	@ (8004afc <HAL_RCC_ClockConfig+0x1c8>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fc f922 	bl	8000d24 <HAL_InitTick>

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	40023c00 	.word	0x40023c00
 8004af0:	40023800 	.word	0x40023800
 8004af4:	0800c828 	.word	0x0800c828
 8004af8:	20000000 	.word	0x20000000
 8004afc:	20000004 	.word	0x20000004

08004b00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b04:	b094      	sub	sp, #80	@ 0x50
 8004b06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b14:	2300      	movs	r3, #0
 8004b16:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b18:	4b79      	ldr	r3, [pc, #484]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 030c 	and.w	r3, r3, #12
 8004b20:	2b08      	cmp	r3, #8
 8004b22:	d00d      	beq.n	8004b40 <HAL_RCC_GetSysClockFreq+0x40>
 8004b24:	2b08      	cmp	r3, #8
 8004b26:	f200 80e1 	bhi.w	8004cec <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d002      	beq.n	8004b34 <HAL_RCC_GetSysClockFreq+0x34>
 8004b2e:	2b04      	cmp	r3, #4
 8004b30:	d003      	beq.n	8004b3a <HAL_RCC_GetSysClockFreq+0x3a>
 8004b32:	e0db      	b.n	8004cec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b34:	4b73      	ldr	r3, [pc, #460]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b38:	e0db      	b.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b3a:	4b73      	ldr	r3, [pc, #460]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b3e:	e0d8      	b.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b40:	4b6f      	ldr	r3, [pc, #444]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b48:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b4a:	4b6d      	ldr	r3, [pc, #436]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d063      	beq.n	8004c1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b56:	4b6a      	ldr	r3, [pc, #424]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	099b      	lsrs	r3, r3, #6
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b60:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b68:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b72:	4622      	mov	r2, r4
 8004b74:	462b      	mov	r3, r5
 8004b76:	f04f 0000 	mov.w	r0, #0
 8004b7a:	f04f 0100 	mov.w	r1, #0
 8004b7e:	0159      	lsls	r1, r3, #5
 8004b80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b84:	0150      	lsls	r0, r2, #5
 8004b86:	4602      	mov	r2, r0
 8004b88:	460b      	mov	r3, r1
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	1a51      	subs	r1, r2, r1
 8004b8e:	6139      	str	r1, [r7, #16]
 8004b90:	4629      	mov	r1, r5
 8004b92:	eb63 0301 	sbc.w	r3, r3, r1
 8004b96:	617b      	str	r3, [r7, #20]
 8004b98:	f04f 0200 	mov.w	r2, #0
 8004b9c:	f04f 0300 	mov.w	r3, #0
 8004ba0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ba4:	4659      	mov	r1, fp
 8004ba6:	018b      	lsls	r3, r1, #6
 8004ba8:	4651      	mov	r1, sl
 8004baa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bae:	4651      	mov	r1, sl
 8004bb0:	018a      	lsls	r2, r1, #6
 8004bb2:	4651      	mov	r1, sl
 8004bb4:	ebb2 0801 	subs.w	r8, r2, r1
 8004bb8:	4659      	mov	r1, fp
 8004bba:	eb63 0901 	sbc.w	r9, r3, r1
 8004bbe:	f04f 0200 	mov.w	r2, #0
 8004bc2:	f04f 0300 	mov.w	r3, #0
 8004bc6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bd2:	4690      	mov	r8, r2
 8004bd4:	4699      	mov	r9, r3
 8004bd6:	4623      	mov	r3, r4
 8004bd8:	eb18 0303 	adds.w	r3, r8, r3
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	462b      	mov	r3, r5
 8004be0:	eb49 0303 	adc.w	r3, r9, r3
 8004be4:	60fb      	str	r3, [r7, #12]
 8004be6:	f04f 0200 	mov.w	r2, #0
 8004bea:	f04f 0300 	mov.w	r3, #0
 8004bee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bf2:	4629      	mov	r1, r5
 8004bf4:	024b      	lsls	r3, r1, #9
 8004bf6:	4621      	mov	r1, r4
 8004bf8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	024a      	lsls	r2, r1, #9
 8004c00:	4610      	mov	r0, r2
 8004c02:	4619      	mov	r1, r3
 8004c04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c06:	2200      	movs	r2, #0
 8004c08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c10:	f7fb fade 	bl	80001d0 <__aeabi_uldivmod>
 8004c14:	4602      	mov	r2, r0
 8004c16:	460b      	mov	r3, r1
 8004c18:	4613      	mov	r3, r2
 8004c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c1c:	e058      	b.n	8004cd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c1e:	4b38      	ldr	r3, [pc, #224]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	099b      	lsrs	r3, r3, #6
 8004c24:	2200      	movs	r2, #0
 8004c26:	4618      	mov	r0, r3
 8004c28:	4611      	mov	r1, r2
 8004c2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c2e:	623b      	str	r3, [r7, #32]
 8004c30:	2300      	movs	r3, #0
 8004c32:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c38:	4642      	mov	r2, r8
 8004c3a:	464b      	mov	r3, r9
 8004c3c:	f04f 0000 	mov.w	r0, #0
 8004c40:	f04f 0100 	mov.w	r1, #0
 8004c44:	0159      	lsls	r1, r3, #5
 8004c46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c4a:	0150      	lsls	r0, r2, #5
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4641      	mov	r1, r8
 8004c52:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c56:	4649      	mov	r1, r9
 8004c58:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c5c:	f04f 0200 	mov.w	r2, #0
 8004c60:	f04f 0300 	mov.w	r3, #0
 8004c64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c70:	ebb2 040a 	subs.w	r4, r2, sl
 8004c74:	eb63 050b 	sbc.w	r5, r3, fp
 8004c78:	f04f 0200 	mov.w	r2, #0
 8004c7c:	f04f 0300 	mov.w	r3, #0
 8004c80:	00eb      	lsls	r3, r5, #3
 8004c82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c86:	00e2      	lsls	r2, r4, #3
 8004c88:	4614      	mov	r4, r2
 8004c8a:	461d      	mov	r5, r3
 8004c8c:	4643      	mov	r3, r8
 8004c8e:	18e3      	adds	r3, r4, r3
 8004c90:	603b      	str	r3, [r7, #0]
 8004c92:	464b      	mov	r3, r9
 8004c94:	eb45 0303 	adc.w	r3, r5, r3
 8004c98:	607b      	str	r3, [r7, #4]
 8004c9a:	f04f 0200 	mov.w	r2, #0
 8004c9e:	f04f 0300 	mov.w	r3, #0
 8004ca2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ca6:	4629      	mov	r1, r5
 8004ca8:	028b      	lsls	r3, r1, #10
 8004caa:	4621      	mov	r1, r4
 8004cac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cb0:	4621      	mov	r1, r4
 8004cb2:	028a      	lsls	r2, r1, #10
 8004cb4:	4610      	mov	r0, r2
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cba:	2200      	movs	r2, #0
 8004cbc:	61bb      	str	r3, [r7, #24]
 8004cbe:	61fa      	str	r2, [r7, #28]
 8004cc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cc4:	f7fb fa84 	bl	80001d0 <__aeabi_uldivmod>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4613      	mov	r3, r2
 8004cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	0c1b      	lsrs	r3, r3, #16
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	3301      	adds	r3, #1
 8004cdc:	005b      	lsls	r3, r3, #1
 8004cde:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004ce0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ce2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cea:	e002      	b.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cec:	4b05      	ldr	r3, [pc, #20]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x204>)
 8004cee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3750      	adds	r7, #80	@ 0x50
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cfe:	bf00      	nop
 8004d00:	40023800 	.word	0x40023800
 8004d04:	00f42400 	.word	0x00f42400
 8004d08:	007a1200 	.word	0x007a1200

08004d0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d10:	4b03      	ldr	r3, [pc, #12]	@ (8004d20 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d12:	681b      	ldr	r3, [r3, #0]
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	20000000 	.word	0x20000000

08004d24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d28:	f7ff fff0 	bl	8004d0c <HAL_RCC_GetHCLKFreq>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	4b05      	ldr	r3, [pc, #20]	@ (8004d44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	0a9b      	lsrs	r3, r3, #10
 8004d34:	f003 0307 	and.w	r3, r3, #7
 8004d38:	4903      	ldr	r1, [pc, #12]	@ (8004d48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d3a:	5ccb      	ldrb	r3, [r1, r3]
 8004d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	40023800 	.word	0x40023800
 8004d48:	0800c838 	.word	0x0800c838

08004d4c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	220f      	movs	r2, #15
 8004d5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d5c:	4b12      	ldr	r3, [pc, #72]	@ (8004da8 <HAL_RCC_GetClockConfig+0x5c>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f003 0203 	and.w	r2, r3, #3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004d68:	4b0f      	ldr	r3, [pc, #60]	@ (8004da8 <HAL_RCC_GetClockConfig+0x5c>)
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004d74:	4b0c      	ldr	r3, [pc, #48]	@ (8004da8 <HAL_RCC_GetClockConfig+0x5c>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004d80:	4b09      	ldr	r3, [pc, #36]	@ (8004da8 <HAL_RCC_GetClockConfig+0x5c>)
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	08db      	lsrs	r3, r3, #3
 8004d86:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004d8e:	4b07      	ldr	r3, [pc, #28]	@ (8004dac <HAL_RCC_GetClockConfig+0x60>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0207 	and.w	r2, r3, #7
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	601a      	str	r2, [r3, #0]
}
 8004d9a:	bf00      	nop
 8004d9c:	370c      	adds	r7, #12
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	40023800 	.word	0x40023800
 8004dac:	40023c00 	.word	0x40023c00

08004db0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004db8:	2300      	movs	r3, #0
 8004dba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0301 	and.w	r3, r3, #1
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d105      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d035      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004dd8:	4b62      	ldr	r3, [pc, #392]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004dda:	2200      	movs	r2, #0
 8004ddc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004dde:	f7fc f95d 	bl	800109c <HAL_GetTick>
 8004de2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004de4:	e008      	b.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004de6:	f7fc f959 	bl	800109c <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d901      	bls.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e0b0      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004df8:	4b5b      	ldr	r3, [pc, #364]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1f0      	bne.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	019a      	lsls	r2, r3, #6
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	071b      	lsls	r3, r3, #28
 8004e10:	4955      	ldr	r1, [pc, #340]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e18:	4b52      	ldr	r3, [pc, #328]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e1e:	f7fc f93d 	bl	800109c <HAL_GetTick>
 8004e22:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e24:	e008      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e26:	f7fc f939 	bl	800109c <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e090      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e38:	4b4b      	ldr	r3, [pc, #300]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d0f0      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0302 	and.w	r3, r3, #2
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	f000 8083 	beq.w	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e52:	2300      	movs	r3, #0
 8004e54:	60fb      	str	r3, [r7, #12]
 8004e56:	4b44      	ldr	r3, [pc, #272]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5a:	4a43      	ldr	r2, [pc, #268]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e62:	4b41      	ldr	r3, [pc, #260]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e6a:	60fb      	str	r3, [r7, #12]
 8004e6c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004e6e:	4b3f      	ldr	r3, [pc, #252]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a3e      	ldr	r2, [pc, #248]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e78:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e7a:	f7fc f90f 	bl	800109c <HAL_GetTick>
 8004e7e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e80:	e008      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e82:	f7fc f90b 	bl	800109c <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d901      	bls.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	e062      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e94:	4b35      	ldr	r3, [pc, #212]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d0f0      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ea0:	4b31      	ldr	r3, [pc, #196]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ea8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d02f      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d028      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ebe:	4b2a      	ldr	r3, [pc, #168]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ec2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ec6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ec8:	4b29      	ldr	r3, [pc, #164]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004eca:	2201      	movs	r2, #1
 8004ecc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ece:	4b28      	ldr	r3, [pc, #160]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004ed4:	4a24      	ldr	r2, [pc, #144]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004eda:	4b23      	ldr	r3, [pc, #140]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d114      	bne.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004ee6:	f7fc f8d9 	bl	800109c <HAL_GetTick>
 8004eea:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eec:	e00a      	b.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eee:	f7fc f8d5 	bl	800109c <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d901      	bls.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e02a      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f04:	4b18      	ldr	r3, [pc, #96]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d0ee      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f1c:	d10d      	bne.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004f1e:	4b12      	ldr	r3, [pc, #72]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004f2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f32:	490d      	ldr	r1, [pc, #52]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f34:	4313      	orrs	r3, r2
 8004f36:	608b      	str	r3, [r1, #8]
 8004f38:	e005      	b.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f40:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004f44:	6093      	str	r3, [r2, #8]
 8004f46:	4b08      	ldr	r3, [pc, #32]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f48:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f52:	4905      	ldr	r1, [pc, #20]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f54:	4313      	orrs	r3, r2
 8004f56:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3718      	adds	r7, #24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	42470068 	.word	0x42470068
 8004f68:	40023800 	.word	0x40023800
 8004f6c:	40007000 	.word	0x40007000
 8004f70:	42470e40 	.word	0x42470e40

08004f74 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b087      	sub	sp, #28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004f84:	2300      	movs	r3, #0
 8004f86:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d13f      	bne.n	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004f92:	4b24      	ldr	r3, [pc, #144]	@ (8005024 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f9a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d006      	beq.n	8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fa8:	d12f      	bne.n	800500a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004faa:	4b1f      	ldr	r3, [pc, #124]	@ (8005028 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004fac:	617b      	str	r3, [r7, #20]
          break;
 8004fae:	e02f      	b.n	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004fb0:	4b1c      	ldr	r3, [pc, #112]	@ (8005024 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fbc:	d108      	bne.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004fbe:	4b19      	ldr	r3, [pc, #100]	@ (8005024 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fc6:	4a19      	ldr	r2, [pc, #100]	@ (800502c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fcc:	613b      	str	r3, [r7, #16]
 8004fce:	e007      	b.n	8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004fd0:	4b14      	ldr	r3, [pc, #80]	@ (8005024 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fd8:	4a15      	ldr	r2, [pc, #84]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fde:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004fe0:	4b10      	ldr	r3, [pc, #64]	@ (8005024 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fe6:	099b      	lsrs	r3, r3, #6
 8004fe8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	fb02 f303 	mul.w	r3, r2, r3
 8004ff2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8005024 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ff6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ffa:	0f1b      	lsrs	r3, r3, #28
 8004ffc:	f003 0307 	and.w	r3, r3, #7
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	fbb2 f3f3 	udiv	r3, r2, r3
 8005006:	617b      	str	r3, [r7, #20]
          break;
 8005008:	e002      	b.n	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800500a:	2300      	movs	r3, #0
 800500c:	617b      	str	r3, [r7, #20]
          break;
 800500e:	bf00      	nop
        }
      }
      break;
 8005010:	e000      	b.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005012:	bf00      	nop
    }
  }
  return frequency;
 8005014:	697b      	ldr	r3, [r7, #20]
}
 8005016:	4618      	mov	r0, r3
 8005018:	371c      	adds	r7, #28
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	40023800 	.word	0x40023800
 8005028:	00bb8000 	.word	0x00bb8000
 800502c:	007a1200 	.word	0x007a1200
 8005030:	00f42400 	.word	0x00f42400

08005034 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e07b      	b.n	800513e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504a:	2b00      	cmp	r3, #0
 800504c:	d108      	bne.n	8005060 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005056:	d009      	beq.n	800506c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	61da      	str	r2, [r3, #28]
 800505e:	e005      	b.n	800506c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b00      	cmp	r3, #0
 800507c:	d106      	bne.n	800508c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f7fb fdd8 	bl	8000c3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80050b4:	431a      	orrs	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050be:	431a      	orrs	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	431a      	orrs	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	431a      	orrs	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050dc:	431a      	orrs	r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	69db      	ldr	r3, [r3, #28]
 80050e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a1b      	ldr	r3, [r3, #32]
 80050ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f0:	ea42 0103 	orr.w	r1, r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	430a      	orrs	r2, r1
 8005102:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	0c1b      	lsrs	r3, r3, #16
 800510a:	f003 0104 	and.w	r1, r3, #4
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005112:	f003 0210 	and.w	r2, r3, #16
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	69da      	ldr	r2, [r3, #28]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800512c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	3708      	adds	r7, #8
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b082      	sub	sp, #8
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e041      	b.n	80051dc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800515e:	b2db      	uxtb	r3, r3
 8005160:	2b00      	cmp	r3, #0
 8005162:	d106      	bne.n	8005172 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f000 f839 	bl	80051e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2202      	movs	r2, #2
 8005176:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	3304      	adds	r3, #4
 8005182:	4619      	mov	r1, r3
 8005184:	4610      	mov	r0, r2
 8005186:	f000 f9bf 	bl	8005508 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2201      	movs	r2, #1
 800518e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2201      	movs	r2, #1
 80051ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2201      	movs	r2, #1
 80051c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2201      	movs	r2, #1
 80051d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3708      	adds	r7, #8
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80051ec:	bf00      	nop
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b01      	cmp	r3, #1
 800520a:	d001      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e04e      	b.n	80052ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68da      	ldr	r2, [r3, #12]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f042 0201 	orr.w	r2, r2, #1
 8005226:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a23      	ldr	r2, [pc, #140]	@ (80052bc <HAL_TIM_Base_Start_IT+0xc4>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d022      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800523a:	d01d      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a1f      	ldr	r2, [pc, #124]	@ (80052c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d018      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a1e      	ldr	r2, [pc, #120]	@ (80052c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d013      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a1c      	ldr	r2, [pc, #112]	@ (80052c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d00e      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a1b      	ldr	r2, [pc, #108]	@ (80052cc <HAL_TIM_Base_Start_IT+0xd4>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d009      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a19      	ldr	r2, [pc, #100]	@ (80052d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d004      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a18      	ldr	r2, [pc, #96]	@ (80052d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d111      	bne.n	800529c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f003 0307 	and.w	r3, r3, #7
 8005282:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b06      	cmp	r3, #6
 8005288:	d010      	beq.n	80052ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f042 0201 	orr.w	r2, r2, #1
 8005298:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800529a:	e007      	b.n	80052ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0201 	orr.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	40010000 	.word	0x40010000
 80052c0:	40000400 	.word	0x40000400
 80052c4:	40000800 	.word	0x40000800
 80052c8:	40000c00 	.word	0x40000c00
 80052cc:	40010400 	.word	0x40010400
 80052d0:	40014000 	.word	0x40014000
 80052d4:	40001800 	.word	0x40001800

080052d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d020      	beq.n	800533c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d01b      	beq.n	800533c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f06f 0202 	mvn.w	r2, #2
 800530c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2201      	movs	r2, #1
 8005312:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	f003 0303 	and.w	r3, r3, #3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d003      	beq.n	800532a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f8d2 	bl	80054cc <HAL_TIM_IC_CaptureCallback>
 8005328:	e005      	b.n	8005336 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f8c4 	bl	80054b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f8d5 	bl	80054e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f003 0304 	and.w	r3, r3, #4
 8005342:	2b00      	cmp	r3, #0
 8005344:	d020      	beq.n	8005388 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f003 0304 	and.w	r3, r3, #4
 800534c:	2b00      	cmp	r3, #0
 800534e:	d01b      	beq.n	8005388 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f06f 0204 	mvn.w	r2, #4
 8005358:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2202      	movs	r2, #2
 800535e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800536a:	2b00      	cmp	r3, #0
 800536c:	d003      	beq.n	8005376 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 f8ac 	bl	80054cc <HAL_TIM_IC_CaptureCallback>
 8005374:	e005      	b.n	8005382 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 f89e 	bl	80054b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 f8af 	bl	80054e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	f003 0308 	and.w	r3, r3, #8
 800538e:	2b00      	cmp	r3, #0
 8005390:	d020      	beq.n	80053d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f003 0308 	and.w	r3, r3, #8
 8005398:	2b00      	cmp	r3, #0
 800539a:	d01b      	beq.n	80053d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f06f 0208 	mvn.w	r2, #8
 80053a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2204      	movs	r2, #4
 80053aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	f003 0303 	and.w	r3, r3, #3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d003      	beq.n	80053c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f886 	bl	80054cc <HAL_TIM_IC_CaptureCallback>
 80053c0:	e005      	b.n	80053ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 f878 	bl	80054b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 f889 	bl	80054e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	f003 0310 	and.w	r3, r3, #16
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d020      	beq.n	8005420 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f003 0310 	and.w	r3, r3, #16
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d01b      	beq.n	8005420 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f06f 0210 	mvn.w	r2, #16
 80053f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2208      	movs	r2, #8
 80053f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f860 	bl	80054cc <HAL_TIM_IC_CaptureCallback>
 800540c:	e005      	b.n	800541a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f852 	bl	80054b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f863 	bl	80054e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00c      	beq.n	8005444 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	2b00      	cmp	r3, #0
 8005432:	d007      	beq.n	8005444 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0201 	mvn.w	r2, #1
 800543c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7fb fbae 	bl	8000ba0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00c      	beq.n	8005468 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005454:	2b00      	cmp	r3, #0
 8005456:	d007      	beq.n	8005468 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f900 	bl	8005668 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00c      	beq.n	800548c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005478:	2b00      	cmp	r3, #0
 800547a:	d007      	beq.n	800548c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 f834 	bl	80054f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	f003 0320 	and.w	r3, r3, #32
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00c      	beq.n	80054b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f003 0320 	and.w	r3, r3, #32
 800549c:	2b00      	cmp	r3, #0
 800549e:	d007      	beq.n	80054b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f06f 0220 	mvn.w	r2, #32
 80054a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f8d2 	bl	8005654 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054b0:	bf00      	nop
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054fc:	bf00      	nop
 80054fe:	370c      	adds	r7, #12
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a43      	ldr	r2, [pc, #268]	@ (8005628 <TIM_Base_SetConfig+0x120>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d013      	beq.n	8005548 <TIM_Base_SetConfig+0x40>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005526:	d00f      	beq.n	8005548 <TIM_Base_SetConfig+0x40>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a40      	ldr	r2, [pc, #256]	@ (800562c <TIM_Base_SetConfig+0x124>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d00b      	beq.n	8005548 <TIM_Base_SetConfig+0x40>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a3f      	ldr	r2, [pc, #252]	@ (8005630 <TIM_Base_SetConfig+0x128>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d007      	beq.n	8005548 <TIM_Base_SetConfig+0x40>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a3e      	ldr	r2, [pc, #248]	@ (8005634 <TIM_Base_SetConfig+0x12c>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d003      	beq.n	8005548 <TIM_Base_SetConfig+0x40>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a3d      	ldr	r2, [pc, #244]	@ (8005638 <TIM_Base_SetConfig+0x130>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d108      	bne.n	800555a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800554e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	4313      	orrs	r3, r2
 8005558:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a32      	ldr	r2, [pc, #200]	@ (8005628 <TIM_Base_SetConfig+0x120>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d02b      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005568:	d027      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a2f      	ldr	r2, [pc, #188]	@ (800562c <TIM_Base_SetConfig+0x124>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d023      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a2e      	ldr	r2, [pc, #184]	@ (8005630 <TIM_Base_SetConfig+0x128>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d01f      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a2d      	ldr	r2, [pc, #180]	@ (8005634 <TIM_Base_SetConfig+0x12c>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d01b      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a2c      	ldr	r2, [pc, #176]	@ (8005638 <TIM_Base_SetConfig+0x130>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d017      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a2b      	ldr	r2, [pc, #172]	@ (800563c <TIM_Base_SetConfig+0x134>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d013      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a2a      	ldr	r2, [pc, #168]	@ (8005640 <TIM_Base_SetConfig+0x138>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d00f      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a29      	ldr	r2, [pc, #164]	@ (8005644 <TIM_Base_SetConfig+0x13c>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d00b      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a28      	ldr	r2, [pc, #160]	@ (8005648 <TIM_Base_SetConfig+0x140>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d007      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a27      	ldr	r2, [pc, #156]	@ (800564c <TIM_Base_SetConfig+0x144>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d003      	beq.n	80055ba <TIM_Base_SetConfig+0xb2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a26      	ldr	r2, [pc, #152]	@ (8005650 <TIM_Base_SetConfig+0x148>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d108      	bne.n	80055cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	689a      	ldr	r2, [r3, #8]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a0e      	ldr	r2, [pc, #56]	@ (8005628 <TIM_Base_SetConfig+0x120>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d003      	beq.n	80055fa <TIM_Base_SetConfig+0xf2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a10      	ldr	r2, [pc, #64]	@ (8005638 <TIM_Base_SetConfig+0x130>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d103      	bne.n	8005602 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	691a      	ldr	r2, [r3, #16]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f043 0204 	orr.w	r2, r3, #4
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2201      	movs	r2, #1
 8005612:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	601a      	str	r2, [r3, #0]
}
 800561a:	bf00      	nop
 800561c:	3714      	adds	r7, #20
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	40010000 	.word	0x40010000
 800562c:	40000400 	.word	0x40000400
 8005630:	40000800 	.word	0x40000800
 8005634:	40000c00 	.word	0x40000c00
 8005638:	40010400 	.word	0x40010400
 800563c:	40014000 	.word	0x40014000
 8005640:	40014400 	.word	0x40014400
 8005644:	40014800 	.word	0x40014800
 8005648:	40001800 	.word	0x40001800
 800564c:	40001c00 	.word	0x40001c00
 8005650:	40002000 	.word	0x40002000

08005654 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800567c:	b084      	sub	sp, #16
 800567e:	b580      	push	{r7, lr}
 8005680:	b084      	sub	sp, #16
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	f107 001c 	add.w	r0, r7, #28
 800568a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800568e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005692:	2b01      	cmp	r3, #1
 8005694:	d123      	bne.n	80056de <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80056aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80056be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d105      	bne.n	80056d2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f9dc 	bl	8005a90 <USB_CoreReset>
 80056d8:	4603      	mov	r3, r0
 80056da:	73fb      	strb	r3, [r7, #15]
 80056dc:	e01b      	b.n	8005716 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 f9d0 	bl	8005a90 <USB_CoreReset>
 80056f0:	4603      	mov	r3, r0
 80056f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80056f4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d106      	bne.n	800570a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005700:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	639a      	str	r2, [r3, #56]	@ 0x38
 8005708:	e005      	b.n	8005716 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800570e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005716:	7fbb      	ldrb	r3, [r7, #30]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d10b      	bne.n	8005734 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f043 0206 	orr.w	r2, r3, #6
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	f043 0220 	orr.w	r2, r3, #32
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005734:	7bfb      	ldrb	r3, [r7, #15]
}
 8005736:	4618      	mov	r0, r3
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005740:	b004      	add	sp, #16
 8005742:	4770      	bx	lr

08005744 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f043 0201 	orr.w	r2, r3, #1
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	370c      	adds	r7, #12
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005766:	b480      	push	{r7}
 8005768:	b083      	sub	sp, #12
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	f023 0201 	bic.w	r2, r3, #1
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	460b      	mov	r3, r1
 8005792:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005794:	2300      	movs	r3, #0
 8005796:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80057a4:	78fb      	ldrb	r3, [r7, #3]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d115      	bne.n	80057d6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80057b6:	200a      	movs	r0, #10
 80057b8:	f7fb fc7c 	bl	80010b4 <HAL_Delay>
      ms += 10U;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	330a      	adds	r3, #10
 80057c0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f956 	bl	8005a74 <USB_GetMode>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d01e      	beq.n	800580c <USB_SetCurrentMode+0x84>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2bc7      	cmp	r3, #199	@ 0xc7
 80057d2:	d9f0      	bls.n	80057b6 <USB_SetCurrentMode+0x2e>
 80057d4:	e01a      	b.n	800580c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80057d6:	78fb      	ldrb	r3, [r7, #3]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d115      	bne.n	8005808 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80057e8:	200a      	movs	r0, #10
 80057ea:	f7fb fc63 	bl	80010b4 <HAL_Delay>
      ms += 10U;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	330a      	adds	r3, #10
 80057f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f93d 	bl	8005a74 <USB_GetMode>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d005      	beq.n	800580c <USB_SetCurrentMode+0x84>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2bc7      	cmp	r3, #199	@ 0xc7
 8005804:	d9f0      	bls.n	80057e8 <USB_SetCurrentMode+0x60>
 8005806:	e001      	b.n	800580c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e005      	b.n	8005818 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005810:	d101      	bne.n	8005816 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e000      	b.n	8005818 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3710      	adds	r7, #16
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005820:	b480      	push	{r7}
 8005822:	b085      	sub	sp, #20
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	3301      	adds	r3, #1
 8005832:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800583a:	d901      	bls.n	8005840 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800583c:	2303      	movs	r3, #3
 800583e:	e01b      	b.n	8005878 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	2b00      	cmp	r3, #0
 8005846:	daf2      	bge.n	800582e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005848:	2300      	movs	r3, #0
 800584a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	019b      	lsls	r3, r3, #6
 8005850:	f043 0220 	orr.w	r2, r3, #32
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	3301      	adds	r3, #1
 800585c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005864:	d901      	bls.n	800586a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e006      	b.n	8005878 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	f003 0320 	and.w	r3, r3, #32
 8005872:	2b20      	cmp	r3, #32
 8005874:	d0f0      	beq.n	8005858 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005876:	2300      	movs	r3, #0
}
 8005878:	4618      	mov	r0, r3
 800587a:	3714      	adds	r7, #20
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005884:	b480      	push	{r7}
 8005886:	b085      	sub	sp, #20
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800588c:	2300      	movs	r3, #0
 800588e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	3301      	adds	r3, #1
 8005894:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800589c:	d901      	bls.n	80058a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e018      	b.n	80058d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	daf2      	bge.n	8005890 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80058aa:	2300      	movs	r3, #0
 80058ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2210      	movs	r2, #16
 80058b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	3301      	adds	r3, #1
 80058b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058c0:	d901      	bls.n	80058c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e006      	b.n	80058d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	f003 0310 	and.w	r3, r3, #16
 80058ce:	2b10      	cmp	r3, #16
 80058d0:	d0f0      	beq.n	80058b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3714      	adds	r7, #20
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b089      	sub	sp, #36	@ 0x24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	4611      	mov	r1, r2
 80058ec:	461a      	mov	r2, r3
 80058ee:	460b      	mov	r3, r1
 80058f0:	71fb      	strb	r3, [r7, #7]
 80058f2:	4613      	mov	r3, r2
 80058f4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80058fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005902:	2b00      	cmp	r3, #0
 8005904:	d123      	bne.n	800594e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005906:	88bb      	ldrh	r3, [r7, #4]
 8005908:	3303      	adds	r3, #3
 800590a:	089b      	lsrs	r3, r3, #2
 800590c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800590e:	2300      	movs	r3, #0
 8005910:	61bb      	str	r3, [r7, #24]
 8005912:	e018      	b.n	8005946 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005914:	79fb      	ldrb	r3, [r7, #7]
 8005916:	031a      	lsls	r2, r3, #12
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	4413      	add	r3, r2
 800591c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005920:	461a      	mov	r2, r3
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	3301      	adds	r3, #1
 800592c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	3301      	adds	r3, #1
 8005932:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	3301      	adds	r3, #1
 8005938:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	3301      	adds	r3, #1
 800593e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	3301      	adds	r3, #1
 8005944:	61bb      	str	r3, [r7, #24]
 8005946:	69ba      	ldr	r2, [r7, #24]
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	429a      	cmp	r2, r3
 800594c:	d3e2      	bcc.n	8005914 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3724      	adds	r7, #36	@ 0x24
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800595c:	b480      	push	{r7}
 800595e:	b08b      	sub	sp, #44	@ 0x2c
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	4613      	mov	r3, r2
 8005968:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005972:	88fb      	ldrh	r3, [r7, #6]
 8005974:	089b      	lsrs	r3, r3, #2
 8005976:	b29b      	uxth	r3, r3
 8005978:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800597a:	88fb      	ldrh	r3, [r7, #6]
 800597c:	f003 0303 	and.w	r3, r3, #3
 8005980:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005982:	2300      	movs	r3, #0
 8005984:	623b      	str	r3, [r7, #32]
 8005986:	e014      	b.n	80059b2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005992:	601a      	str	r2, [r3, #0]
    pDest++;
 8005994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005996:	3301      	adds	r3, #1
 8005998:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800599a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800599c:	3301      	adds	r3, #1
 800599e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a2:	3301      	adds	r3, #1
 80059a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a8:	3301      	adds	r3, #1
 80059aa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	3301      	adds	r3, #1
 80059b0:	623b      	str	r3, [r7, #32]
 80059b2:	6a3a      	ldr	r2, [r7, #32]
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d3e6      	bcc.n	8005988 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80059ba:	8bfb      	ldrh	r3, [r7, #30]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d01e      	beq.n	80059fe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80059c0:	2300      	movs	r3, #0
 80059c2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059ca:	461a      	mov	r2, r3
 80059cc:	f107 0310 	add.w	r3, r7, #16
 80059d0:	6812      	ldr	r2, [r2, #0]
 80059d2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	6a3b      	ldr	r3, [r7, #32]
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	00db      	lsls	r3, r3, #3
 80059dc:	fa22 f303 	lsr.w	r3, r2, r3
 80059e0:	b2da      	uxtb	r2, r3
 80059e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e4:	701a      	strb	r2, [r3, #0]
      i++;
 80059e6:	6a3b      	ldr	r3, [r7, #32]
 80059e8:	3301      	adds	r3, #1
 80059ea:	623b      	str	r3, [r7, #32]
      pDest++;
 80059ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ee:	3301      	adds	r3, #1
 80059f0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80059f2:	8bfb      	ldrh	r3, [r7, #30]
 80059f4:	3b01      	subs	r3, #1
 80059f6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80059f8:	8bfb      	ldrh	r3, [r7, #30]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1ea      	bne.n	80059d4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80059fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	372c      	adds	r7, #44	@ 0x2c
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	695b      	ldr	r3, [r3, #20]
 8005a18:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	4013      	ands	r3, r2
 8005a22:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005a24:	68fb      	ldr	r3, [r7, #12]
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3714      	adds	r7, #20
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr

08005a32 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005a32:	b480      	push	{r7}
 8005a34:	b085      	sub	sp, #20
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005a42:	78fb      	ldrb	r3, [r7, #3]
 8005a44:	015a      	lsls	r2, r3, #5
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	4413      	add	r3, r2
 8005a4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005a52:	78fb      	ldrb	r3, [r7, #3]
 8005a54:	015a      	lsls	r2, r3, #5
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	4413      	add	r3, r2
 8005a5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	68ba      	ldr	r2, [r7, #8]
 8005a62:	4013      	ands	r3, r2
 8005a64:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005a66:	68bb      	ldr	r3, [r7, #8]
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3714      	adds	r7, #20
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	695b      	ldr	r3, [r3, #20]
 8005a80:	f003 0301 	and.w	r3, r3, #1
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b085      	sub	sp, #20
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005aa8:	d901      	bls.n	8005aae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e022      	b.n	8005af4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	691b      	ldr	r3, [r3, #16]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	daf2      	bge.n	8005a9c <USB_CoreReset+0xc>

  count = 10U;
 8005ab6:	230a      	movs	r3, #10
 8005ab8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005aba:	e002      	b.n	8005ac2 <USB_CoreReset+0x32>
  {
    count--;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1f9      	bne.n	8005abc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	f043 0201 	orr.w	r2, r3, #1
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ae0:	d901      	bls.n	8005ae6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e006      	b.n	8005af4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d0f0      	beq.n	8005ad4 <USB_CoreReset+0x44>

  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3714      	adds	r7, #20
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b00:	b084      	sub	sp, #16
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b086      	sub	sp, #24
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
 8005b0a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005b0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005b12:	2300      	movs	r3, #0
 8005b14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005b20:	461a      	mov	r2, r3
 8005b22:	2300      	movs	r3, #0
 8005b24:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b2a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b36:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b42:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d119      	bne.n	8005b8a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005b56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d10a      	bne.n	8005b74 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b6c:	f043 0304 	orr.w	r3, r3, #4
 8005b70:	6013      	str	r3, [r2, #0]
 8005b72:	e014      	b.n	8005b9e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68fa      	ldr	r2, [r7, #12]
 8005b7e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b82:	f023 0304 	bic.w	r3, r3, #4
 8005b86:	6013      	str	r3, [r2, #0]
 8005b88:	e009      	b.n	8005b9e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b98:	f023 0304 	bic.w	r3, r3, #4
 8005b9c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b9e:	2110      	movs	r1, #16
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f7ff fe3d 	bl	8005820 <USB_FlushTxFifo>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d001      	beq.n	8005bb0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f7ff fe67 	bl	8005884 <USB_FlushRxFifo>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d001      	beq.n	8005bc0 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	613b      	str	r3, [r7, #16]
 8005bc4:	e015      	b.n	8005bf2 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	015a      	lsls	r2, r3, #5
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	015a      	lsls	r2, r3, #5
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	4413      	add	r3, r2
 8005be2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005be6:	461a      	mov	r2, r3
 8005be8:	2300      	movs	r3, #0
 8005bea:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	3301      	adds	r3, #1
 8005bf0:	613b      	str	r3, [r7, #16]
 8005bf2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d3e3      	bcc.n	8005bc6 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f04f 32ff 	mov.w	r2, #4294967295
 8005c0a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a18      	ldr	r2, [pc, #96]	@ (8005c70 <USB_HostInit+0x170>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d10b      	bne.n	8005c2c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c1a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a15      	ldr	r2, [pc, #84]	@ (8005c74 <USB_HostInit+0x174>)
 8005c20:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a14      	ldr	r2, [pc, #80]	@ (8005c78 <USB_HostInit+0x178>)
 8005c26:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005c2a:	e009      	b.n	8005c40 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2280      	movs	r2, #128	@ 0x80
 8005c30:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a11      	ldr	r2, [pc, #68]	@ (8005c7c <USB_HostInit+0x17c>)
 8005c36:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a11      	ldr	r2, [pc, #68]	@ (8005c80 <USB_HostInit+0x180>)
 8005c3c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005c40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d105      	bne.n	8005c54 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	f043 0210 	orr.w	r2, r3, #16
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	699a      	ldr	r2, [r3, #24]
 8005c58:	4b0a      	ldr	r3, [pc, #40]	@ (8005c84 <USB_HostInit+0x184>)
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3718      	adds	r7, #24
 8005c66:	46bd      	mov	sp, r7
 8005c68:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c6c:	b004      	add	sp, #16
 8005c6e:	4770      	bx	lr
 8005c70:	40040000 	.word	0x40040000
 8005c74:	01000200 	.word	0x01000200
 8005c78:	00e00300 	.word	0x00e00300
 8005c7c:	00600080 	.word	0x00600080
 8005c80:	004000e0 	.word	0x004000e0
 8005c84:	a3200008 	.word	0xa3200008

08005c88 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	460b      	mov	r3, r1
 8005c92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005ca6:	f023 0303 	bic.w	r3, r3, #3
 8005caa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	78fb      	ldrb	r3, [r7, #3]
 8005cb6:	f003 0303 	and.w	r3, r3, #3
 8005cba:	68f9      	ldr	r1, [r7, #12]
 8005cbc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005cc4:	78fb      	ldrb	r3, [r7, #3]
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d107      	bne.n	8005cda <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005cd6:	6053      	str	r3, [r2, #4]
 8005cd8:	e00c      	b.n	8005cf4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005cda:	78fb      	ldrb	r3, [r7, #3]
 8005cdc:	2b02      	cmp	r3, #2
 8005cde:	d107      	bne.n	8005cf0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005cec:	6053      	str	r3, [r2, #4]
 8005cee:	e001      	b.n	8005cf4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e000      	b.n	8005cf6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3714      	adds	r7, #20
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr

08005d02 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d02:	b580      	push	{r7, lr}
 8005d04:	b084      	sub	sp, #16
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005d22:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d30:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005d32:	2064      	movs	r0, #100	@ 0x64
 8005d34:	f7fb f9be 	bl	80010b4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d44:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005d46:	200a      	movs	r0, #10
 8005d48:	f7fb f9b4 	bl	80010b4 <HAL_Delay>

  return HAL_OK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b085      	sub	sp, #20
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
 8005d5e:	460b      	mov	r3, r1
 8005d60:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005d7a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d109      	bne.n	8005d9a <USB_DriveVbus+0x44>
 8005d86:	78fb      	ldrb	r3, [r7, #3]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d106      	bne.n	8005d9a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005d98:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005da0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005da4:	d109      	bne.n	8005dba <USB_DriveVbus+0x64>
 8005da6:	78fb      	ldrb	r3, [r7, #3]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d106      	bne.n	8005dba <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005db4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005db8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3714      	adds	r7, #20
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	0c5b      	lsrs	r3, r3, #17
 8005de6:	f003 0303 	and.w	r3, r3, #3
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3714      	adds	r7, #20
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr

08005df6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8005df6:	b480      	push	{r7}
 8005df8:	b085      	sub	sp, #20
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	b29b      	uxth	r3, r3
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3714      	adds	r7, #20
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b088      	sub	sp, #32
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	4608      	mov	r0, r1
 8005e22:	4611      	mov	r1, r2
 8005e24:	461a      	mov	r2, r3
 8005e26:	4603      	mov	r3, r0
 8005e28:	70fb      	strb	r3, [r7, #3]
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	70bb      	strb	r3, [r7, #2]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e32:	2300      	movs	r3, #0
 8005e34:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005e3a:	78fb      	ldrb	r3, [r7, #3]
 8005e3c:	015a      	lsls	r2, r3, #5
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	4413      	add	r3, r2
 8005e42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e46:	461a      	mov	r2, r3
 8005e48:	f04f 33ff 	mov.w	r3, #4294967295
 8005e4c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005e4e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005e52:	2b03      	cmp	r3, #3
 8005e54:	d87c      	bhi.n	8005f50 <USB_HC_Init+0x138>
 8005e56:	a201      	add	r2, pc, #4	@ (adr r2, 8005e5c <USB_HC_Init+0x44>)
 8005e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e5c:	08005e6d 	.word	0x08005e6d
 8005e60:	08005f13 	.word	0x08005f13
 8005e64:	08005e6d 	.word	0x08005e6d
 8005e68:	08005ed5 	.word	0x08005ed5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005e6c:	78fb      	ldrb	r3, [r7, #3]
 8005e6e:	015a      	lsls	r2, r3, #5
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	4413      	add	r3, r2
 8005e74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e78:	461a      	mov	r2, r3
 8005e7a:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005e7e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005e80:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	da10      	bge.n	8005eaa <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005e88:	78fb      	ldrb	r3, [r7, #3]
 8005e8a:	015a      	lsls	r2, r3, #5
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	4413      	add	r3, r2
 8005e90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	78fa      	ldrb	r2, [r7, #3]
 8005e98:	0151      	lsls	r1, r2, #5
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	440a      	add	r2, r1
 8005e9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ea2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ea6:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005ea8:	e055      	b.n	8005f56 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a6f      	ldr	r2, [pc, #444]	@ (800606c <USB_HC_Init+0x254>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d151      	bne.n	8005f56 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005eb2:	78fb      	ldrb	r3, [r7, #3]
 8005eb4:	015a      	lsls	r2, r3, #5
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	4413      	add	r3, r2
 8005eba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	78fa      	ldrb	r2, [r7, #3]
 8005ec2:	0151      	lsls	r1, r2, #5
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	440a      	add	r2, r1
 8005ec8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ecc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005ed0:	60d3      	str	r3, [r2, #12]
      break;
 8005ed2:	e040      	b.n	8005f56 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005ed4:	78fb      	ldrb	r3, [r7, #3]
 8005ed6:	015a      	lsls	r2, r3, #5
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	4413      	add	r3, r2
 8005edc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	f240 639d 	movw	r3, #1693	@ 0x69d
 8005ee6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005ee8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	da34      	bge.n	8005f5a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005ef0:	78fb      	ldrb	r3, [r7, #3]
 8005ef2:	015a      	lsls	r2, r3, #5
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	78fa      	ldrb	r2, [r7, #3]
 8005f00:	0151      	lsls	r1, r2, #5
 8005f02:	693a      	ldr	r2, [r7, #16]
 8005f04:	440a      	add	r2, r1
 8005f06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f0e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005f10:	e023      	b.n	8005f5a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005f12:	78fb      	ldrb	r3, [r7, #3]
 8005f14:	015a      	lsls	r2, r3, #5
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	4413      	add	r3, r2
 8005f1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f1e:	461a      	mov	r2, r3
 8005f20:	f240 2325 	movw	r3, #549	@ 0x225
 8005f24:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005f26:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	da17      	bge.n	8005f5e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005f2e:	78fb      	ldrb	r3, [r7, #3]
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	78fa      	ldrb	r2, [r7, #3]
 8005f3e:	0151      	lsls	r1, r2, #5
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	440a      	add	r2, r1
 8005f44:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f48:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005f4c:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005f4e:	e006      	b.n	8005f5e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	77fb      	strb	r3, [r7, #31]
      break;
 8005f54:	e004      	b.n	8005f60 <USB_HC_Init+0x148>
      break;
 8005f56:	bf00      	nop
 8005f58:	e002      	b.n	8005f60 <USB_HC_Init+0x148>
      break;
 8005f5a:	bf00      	nop
 8005f5c:	e000      	b.n	8005f60 <USB_HC_Init+0x148>
      break;
 8005f5e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005f60:	78fb      	ldrb	r3, [r7, #3]
 8005f62:	015a      	lsls	r2, r3, #5
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	4413      	add	r3, r2
 8005f68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	2300      	movs	r3, #0
 8005f70:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005f72:	78fb      	ldrb	r3, [r7, #3]
 8005f74:	015a      	lsls	r2, r3, #5
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	4413      	add	r3, r2
 8005f7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f7e:	68db      	ldr	r3, [r3, #12]
 8005f80:	78fa      	ldrb	r2, [r7, #3]
 8005f82:	0151      	lsls	r1, r2, #5
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	440a      	add	r2, r1
 8005f88:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f8c:	f043 0302 	orr.w	r3, r3, #2
 8005f90:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f98:	699a      	ldr	r2, [r3, #24]
 8005f9a:	78fb      	ldrb	r3, [r7, #3]
 8005f9c:	f003 030f 	and.w	r3, r3, #15
 8005fa0:	2101      	movs	r1, #1
 8005fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa6:	6939      	ldr	r1, [r7, #16]
 8005fa8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005fac:	4313      	orrs	r3, r2
 8005fae:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005fbc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	da03      	bge.n	8005fcc <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005fc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fc8:	61bb      	str	r3, [r7, #24]
 8005fca:	e001      	b.n	8005fd0 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f7ff fef9 	bl	8005dc8 <USB_GetHostSpeed>
 8005fd6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005fd8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005fdc:	2b02      	cmp	r3, #2
 8005fde:	d106      	bne.n	8005fee <USB_HC_Init+0x1d6>
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d003      	beq.n	8005fee <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005fe6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005fea:	617b      	str	r3, [r7, #20]
 8005fec:	e001      	b.n	8005ff2 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005ff2:	787b      	ldrb	r3, [r7, #1]
 8005ff4:	059b      	lsls	r3, r3, #22
 8005ff6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005ffa:	78bb      	ldrb	r3, [r7, #2]
 8005ffc:	02db      	lsls	r3, r3, #11
 8005ffe:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006002:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006004:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006008:	049b      	lsls	r3, r3, #18
 800600a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800600e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006010:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006012:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006016:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	431a      	orrs	r2, r3
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006020:	78fa      	ldrb	r2, [r7, #3]
 8006022:	0151      	lsls	r1, r2, #5
 8006024:	693a      	ldr	r2, [r7, #16]
 8006026:	440a      	add	r2, r1
 8006028:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800602c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006030:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006032:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006036:	2b03      	cmp	r3, #3
 8006038:	d003      	beq.n	8006042 <USB_HC_Init+0x22a>
 800603a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800603e:	2b01      	cmp	r3, #1
 8006040:	d10f      	bne.n	8006062 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006042:	78fb      	ldrb	r3, [r7, #3]
 8006044:	015a      	lsls	r2, r3, #5
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	4413      	add	r3, r2
 800604a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	78fa      	ldrb	r2, [r7, #3]
 8006052:	0151      	lsls	r1, r2, #5
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	440a      	add	r2, r1
 8006058:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800605c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006060:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006062:	7ffb      	ldrb	r3, [r7, #31]
}
 8006064:	4618      	mov	r0, r3
 8006066:	3720      	adds	r7, #32
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}
 800606c:	40040000 	.word	0x40040000

08006070 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b08c      	sub	sp, #48	@ 0x30
 8006074:	af02      	add	r7, sp, #8
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	4613      	mov	r3, r2
 800607c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	785b      	ldrb	r3, [r3, #1]
 8006086:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006088:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800608c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	4a5d      	ldr	r2, [pc, #372]	@ (8006208 <USB_HC_StartXfer+0x198>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d12f      	bne.n	80060f6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006096:	79fb      	ldrb	r3, [r7, #7]
 8006098:	2b01      	cmp	r3, #1
 800609a:	d11c      	bne.n	80060d6 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	7c9b      	ldrb	r3, [r3, #18]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d003      	beq.n	80060ac <USB_HC_StartXfer+0x3c>
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	7c9b      	ldrb	r3, [r3, #18]
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d124      	bne.n	80060f6 <USB_HC_StartXfer+0x86>
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	799b      	ldrb	r3, [r3, #6]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d120      	bne.n	80060f6 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	015a      	lsls	r2, r3, #5
 80060b8:	6a3b      	ldr	r3, [r7, #32]
 80060ba:	4413      	add	r3, r2
 80060bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	69fa      	ldr	r2, [r7, #28]
 80060c4:	0151      	lsls	r1, r2, #5
 80060c6:	6a3a      	ldr	r2, [r7, #32]
 80060c8:	440a      	add	r2, r1
 80060ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060d2:	60d3      	str	r3, [r2, #12]
 80060d4:	e00f      	b.n	80060f6 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	791b      	ldrb	r3, [r3, #4]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d10b      	bne.n	80060f6 <USB_HC_StartXfer+0x86>
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	795b      	ldrb	r3, [r3, #5]
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d107      	bne.n	80060f6 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	785b      	ldrb	r3, [r3, #1]
 80060ea:	4619      	mov	r1, r3
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f000 fb6b 	bl	80067c8 <USB_DoPing>
        return HAL_OK;
 80060f2:	2300      	movs	r3, #0
 80060f4:	e232      	b.n	800655c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	799b      	ldrb	r3, [r3, #6]
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d158      	bne.n	80061b0 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80060fe:	2301      	movs	r3, #1
 8006100:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	78db      	ldrb	r3, [r3, #3]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d007      	beq.n	800611a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800610a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	8a92      	ldrh	r2, [r2, #20]
 8006110:	fb03 f202 	mul.w	r2, r3, r2
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	61da      	str	r2, [r3, #28]
 8006118:	e07c      	b.n	8006214 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	7c9b      	ldrb	r3, [r3, #18]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d130      	bne.n	8006184 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	6a1b      	ldr	r3, [r3, #32]
 8006126:	2bbc      	cmp	r3, #188	@ 0xbc
 8006128:	d918      	bls.n	800615c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	8a9b      	ldrh	r3, [r3, #20]
 800612e:	461a      	mov	r2, r3
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	69da      	ldr	r2, [r3, #28]
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	2b01      	cmp	r3, #1
 8006142:	d003      	beq.n	800614c <USB_HC_StartXfer+0xdc>
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	2b02      	cmp	r3, #2
 800614a:	d103      	bne.n	8006154 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	2202      	movs	r2, #2
 8006150:	60da      	str	r2, [r3, #12]
 8006152:	e05f      	b.n	8006214 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	2201      	movs	r2, #1
 8006158:	60da      	str	r2, [r3, #12]
 800615a:	e05b      	b.n	8006214 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	6a1a      	ldr	r2, [r3, #32]
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	2b01      	cmp	r3, #1
 800616a:	d007      	beq.n	800617c <USB_HC_StartXfer+0x10c>
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	2b02      	cmp	r3, #2
 8006172:	d003      	beq.n	800617c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	2204      	movs	r2, #4
 8006178:	60da      	str	r2, [r3, #12]
 800617a:	e04b      	b.n	8006214 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	2203      	movs	r2, #3
 8006180:	60da      	str	r2, [r3, #12]
 8006182:	e047      	b.n	8006214 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006184:	79fb      	ldrb	r3, [r7, #7]
 8006186:	2b01      	cmp	r3, #1
 8006188:	d10d      	bne.n	80061a6 <USB_HC_StartXfer+0x136>
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	68ba      	ldr	r2, [r7, #8]
 8006190:	8a92      	ldrh	r2, [r2, #20]
 8006192:	4293      	cmp	r3, r2
 8006194:	d907      	bls.n	80061a6 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006196:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	8a92      	ldrh	r2, [r2, #20]
 800619c:	fb03 f202 	mul.w	r2, r3, r2
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	61da      	str	r2, [r3, #28]
 80061a4:	e036      	b.n	8006214 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	6a1a      	ldr	r2, [r3, #32]
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	61da      	str	r2, [r3, #28]
 80061ae:	e031      	b.n	8006214 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	6a1b      	ldr	r3, [r3, #32]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d018      	beq.n	80061ea <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	6a1b      	ldr	r3, [r3, #32]
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	8a92      	ldrh	r2, [r2, #20]
 80061c0:	4413      	add	r3, r2
 80061c2:	3b01      	subs	r3, #1
 80061c4:	68ba      	ldr	r2, [r7, #8]
 80061c6:	8a92      	ldrh	r2, [r2, #20]
 80061c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80061cc:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80061ce:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80061d0:	8b7b      	ldrh	r3, [r7, #26]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d90b      	bls.n	80061ee <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80061d6:	8b7b      	ldrh	r3, [r7, #26]
 80061d8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80061da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80061dc:	68ba      	ldr	r2, [r7, #8]
 80061de:	8a92      	ldrh	r2, [r2, #20]
 80061e0:	fb03 f202 	mul.w	r2, r3, r2
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	61da      	str	r2, [r3, #28]
 80061e8:	e001      	b.n	80061ee <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80061ea:	2301      	movs	r3, #1
 80061ec:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	78db      	ldrb	r3, [r3, #3]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00a      	beq.n	800620c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80061f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	8a92      	ldrh	r2, [r2, #20]
 80061fc:	fb03 f202 	mul.w	r2, r3, r2
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	61da      	str	r2, [r3, #28]
 8006204:	e006      	b.n	8006214 <USB_HC_StartXfer+0x1a4>
 8006206:	bf00      	nop
 8006208:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	6a1a      	ldr	r2, [r3, #32]
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	69db      	ldr	r3, [r3, #28]
 8006218:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800621c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800621e:	04d9      	lsls	r1, r3, #19
 8006220:	4ba3      	ldr	r3, [pc, #652]	@ (80064b0 <USB_HC_StartXfer+0x440>)
 8006222:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006224:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	7d9b      	ldrb	r3, [r3, #22]
 800622a:	075b      	lsls	r3, r3, #29
 800622c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006230:	69f9      	ldr	r1, [r7, #28]
 8006232:	0148      	lsls	r0, r1, #5
 8006234:	6a39      	ldr	r1, [r7, #32]
 8006236:	4401      	add	r1, r0
 8006238:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800623c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800623e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006240:	79fb      	ldrb	r3, [r7, #7]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d009      	beq.n	800625a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	6999      	ldr	r1, [r3, #24]
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	015a      	lsls	r2, r3, #5
 800624e:	6a3b      	ldr	r3, [r7, #32]
 8006250:	4413      	add	r3, r2
 8006252:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006256:	460a      	mov	r2, r1
 8006258:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800625a:	6a3b      	ldr	r3, [r7, #32]
 800625c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	2b00      	cmp	r3, #0
 8006268:	bf0c      	ite	eq
 800626a:	2301      	moveq	r3, #1
 800626c:	2300      	movne	r3, #0
 800626e:	b2db      	uxtb	r3, r3
 8006270:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	015a      	lsls	r2, r3, #5
 8006276:	6a3b      	ldr	r3, [r7, #32]
 8006278:	4413      	add	r3, r2
 800627a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	69fa      	ldr	r2, [r7, #28]
 8006282:	0151      	lsls	r1, r2, #5
 8006284:	6a3a      	ldr	r2, [r7, #32]
 8006286:	440a      	add	r2, r1
 8006288:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800628c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006290:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	6a3b      	ldr	r3, [r7, #32]
 8006298:	4413      	add	r3, r2
 800629a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	7e7b      	ldrb	r3, [r7, #25]
 80062a2:	075b      	lsls	r3, r3, #29
 80062a4:	69f9      	ldr	r1, [r7, #28]
 80062a6:	0148      	lsls	r0, r1, #5
 80062a8:	6a39      	ldr	r1, [r7, #32]
 80062aa:	4401      	add	r1, r0
 80062ac:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80062b0:	4313      	orrs	r3, r2
 80062b2:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	799b      	ldrb	r3, [r3, #6]
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	f040 80c3 	bne.w	8006444 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	7c5b      	ldrb	r3, [r3, #17]
 80062c2:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80062c4:	68ba      	ldr	r2, [r7, #8]
 80062c6:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80062c8:	4313      	orrs	r3, r2
 80062ca:	69fa      	ldr	r2, [r7, #28]
 80062cc:	0151      	lsls	r1, r2, #5
 80062ce:	6a3a      	ldr	r2, [r7, #32]
 80062d0:	440a      	add	r2, r1
 80062d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80062d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80062da:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	015a      	lsls	r2, r3, #5
 80062e0:	6a3b      	ldr	r3, [r7, #32]
 80062e2:	4413      	add	r3, r2
 80062e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	69fa      	ldr	r2, [r7, #28]
 80062ec:	0151      	lsls	r1, r2, #5
 80062ee:	6a3a      	ldr	r2, [r7, #32]
 80062f0:	440a      	add	r2, r1
 80062f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062f6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80062fa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	79db      	ldrb	r3, [r3, #7]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d123      	bne.n	800634c <USB_HC_StartXfer+0x2dc>
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	78db      	ldrb	r3, [r3, #3]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d11f      	bne.n	800634c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	015a      	lsls	r2, r3, #5
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	4413      	add	r3, r2
 8006314:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	69fa      	ldr	r2, [r7, #28]
 800631c:	0151      	lsls	r1, r2, #5
 800631e:	6a3a      	ldr	r2, [r7, #32]
 8006320:	440a      	add	r2, r1
 8006322:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800632a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	015a      	lsls	r2, r3, #5
 8006330:	6a3b      	ldr	r3, [r7, #32]
 8006332:	4413      	add	r3, r2
 8006334:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	69fa      	ldr	r2, [r7, #28]
 800633c:	0151      	lsls	r1, r2, #5
 800633e:	6a3a      	ldr	r2, [r7, #32]
 8006340:	440a      	add	r2, r1
 8006342:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006346:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800634a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	7c9b      	ldrb	r3, [r3, #18]
 8006350:	2b01      	cmp	r3, #1
 8006352:	d003      	beq.n	800635c <USB_HC_StartXfer+0x2ec>
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	7c9b      	ldrb	r3, [r3, #18]
 8006358:	2b03      	cmp	r3, #3
 800635a:	d117      	bne.n	800638c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006360:	2b01      	cmp	r3, #1
 8006362:	d113      	bne.n	800638c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	78db      	ldrb	r3, [r3, #3]
 8006368:	2b01      	cmp	r3, #1
 800636a:	d10f      	bne.n	800638c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	015a      	lsls	r2, r3, #5
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	4413      	add	r3, r2
 8006374:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	69fa      	ldr	r2, [r7, #28]
 800637c:	0151      	lsls	r1, r2, #5
 800637e:	6a3a      	ldr	r2, [r7, #32]
 8006380:	440a      	add	r2, r1
 8006382:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006386:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800638a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	7c9b      	ldrb	r3, [r3, #18]
 8006390:	2b01      	cmp	r3, #1
 8006392:	d162      	bne.n	800645a <USB_HC_StartXfer+0x3ea>
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	78db      	ldrb	r3, [r3, #3]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d15e      	bne.n	800645a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	3b01      	subs	r3, #1
 80063a2:	2b03      	cmp	r3, #3
 80063a4:	d858      	bhi.n	8006458 <USB_HC_StartXfer+0x3e8>
 80063a6:	a201      	add	r2, pc, #4	@ (adr r2, 80063ac <USB_HC_StartXfer+0x33c>)
 80063a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ac:	080063bd 	.word	0x080063bd
 80063b0:	080063df 	.word	0x080063df
 80063b4:	08006401 	.word	0x08006401
 80063b8:	08006423 	.word	0x08006423
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	015a      	lsls	r2, r3, #5
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	4413      	add	r3, r2
 80063c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	69fa      	ldr	r2, [r7, #28]
 80063cc:	0151      	lsls	r1, r2, #5
 80063ce:	6a3a      	ldr	r2, [r7, #32]
 80063d0:	440a      	add	r2, r1
 80063d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80063d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063da:	6053      	str	r3, [r2, #4]
          break;
 80063dc:	e03d      	b.n	800645a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	015a      	lsls	r2, r3, #5
 80063e2:	6a3b      	ldr	r3, [r7, #32]
 80063e4:	4413      	add	r3, r2
 80063e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	69fa      	ldr	r2, [r7, #28]
 80063ee:	0151      	lsls	r1, r2, #5
 80063f0:	6a3a      	ldr	r2, [r7, #32]
 80063f2:	440a      	add	r2, r1
 80063f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80063f8:	f043 030e 	orr.w	r3, r3, #14
 80063fc:	6053      	str	r3, [r2, #4]
          break;
 80063fe:	e02c      	b.n	800645a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	015a      	lsls	r2, r3, #5
 8006404:	6a3b      	ldr	r3, [r7, #32]
 8006406:	4413      	add	r3, r2
 8006408:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	69fa      	ldr	r2, [r7, #28]
 8006410:	0151      	lsls	r1, r2, #5
 8006412:	6a3a      	ldr	r2, [r7, #32]
 8006414:	440a      	add	r2, r1
 8006416:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800641a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800641e:	6053      	str	r3, [r2, #4]
          break;
 8006420:	e01b      	b.n	800645a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	015a      	lsls	r2, r3, #5
 8006426:	6a3b      	ldr	r3, [r7, #32]
 8006428:	4413      	add	r3, r2
 800642a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	69fa      	ldr	r2, [r7, #28]
 8006432:	0151      	lsls	r1, r2, #5
 8006434:	6a3a      	ldr	r2, [r7, #32]
 8006436:	440a      	add	r2, r1
 8006438:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800643c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006440:	6053      	str	r3, [r2, #4]
          break;
 8006442:	e00a      	b.n	800645a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	015a      	lsls	r2, r3, #5
 8006448:	6a3b      	ldr	r3, [r7, #32]
 800644a:	4413      	add	r3, r2
 800644c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006450:	461a      	mov	r2, r3
 8006452:	2300      	movs	r3, #0
 8006454:	6053      	str	r3, [r2, #4]
 8006456:	e000      	b.n	800645a <USB_HC_StartXfer+0x3ea>
          break;
 8006458:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	015a      	lsls	r2, r3, #5
 800645e:	6a3b      	ldr	r3, [r7, #32]
 8006460:	4413      	add	r3, r2
 8006462:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006470:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	78db      	ldrb	r3, [r3, #3]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d004      	beq.n	8006484 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006480:	613b      	str	r3, [r7, #16]
 8006482:	e003      	b.n	800648c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800648a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006492:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	015a      	lsls	r2, r3, #5
 8006498:	6a3b      	ldr	r3, [r7, #32]
 800649a:	4413      	add	r3, r2
 800649c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064a0:	461a      	mov	r2, r3
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80064a6:	79fb      	ldrb	r3, [r7, #7]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d003      	beq.n	80064b4 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80064ac:	2300      	movs	r3, #0
 80064ae:	e055      	b.n	800655c <USB_HC_StartXfer+0x4ec>
 80064b0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	78db      	ldrb	r3, [r3, #3]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d14e      	bne.n	800655a <USB_HC_StartXfer+0x4ea>
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	6a1b      	ldr	r3, [r3, #32]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d04a      	beq.n	800655a <USB_HC_StartXfer+0x4ea>
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	79db      	ldrb	r3, [r3, #7]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d146      	bne.n	800655a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	7c9b      	ldrb	r3, [r3, #18]
 80064d0:	2b03      	cmp	r3, #3
 80064d2:	d831      	bhi.n	8006538 <USB_HC_StartXfer+0x4c8>
 80064d4:	a201      	add	r2, pc, #4	@ (adr r2, 80064dc <USB_HC_StartXfer+0x46c>)
 80064d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064da:	bf00      	nop
 80064dc:	080064ed 	.word	0x080064ed
 80064e0:	08006511 	.word	0x08006511
 80064e4:	080064ed 	.word	0x080064ed
 80064e8:	08006511 	.word	0x08006511
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	6a1b      	ldr	r3, [r3, #32]
 80064f0:	3303      	adds	r3, #3
 80064f2:	089b      	lsrs	r3, r3, #2
 80064f4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80064f6:	8afa      	ldrh	r2, [r7, #22]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	429a      	cmp	r2, r3
 8006500:	d91c      	bls.n	800653c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	699b      	ldr	r3, [r3, #24]
 8006506:	f043 0220 	orr.w	r2, r3, #32
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	619a      	str	r2, [r3, #24]
        }
        break;
 800650e:	e015      	b.n	800653c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	6a1b      	ldr	r3, [r3, #32]
 8006514:	3303      	adds	r3, #3
 8006516:	089b      	lsrs	r3, r3, #2
 8006518:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800651a:	8afa      	ldrh	r2, [r7, #22]
 800651c:	6a3b      	ldr	r3, [r7, #32]
 800651e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006522:	691b      	ldr	r3, [r3, #16]
 8006524:	b29b      	uxth	r3, r3
 8006526:	429a      	cmp	r2, r3
 8006528:	d90a      	bls.n	8006540 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	619a      	str	r2, [r3, #24]
        }
        break;
 8006536:	e003      	b.n	8006540 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006538:	bf00      	nop
 800653a:	e002      	b.n	8006542 <USB_HC_StartXfer+0x4d2>
        break;
 800653c:	bf00      	nop
 800653e:	e000      	b.n	8006542 <USB_HC_StartXfer+0x4d2>
        break;
 8006540:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	6999      	ldr	r1, [r3, #24]
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	785a      	ldrb	r2, [r3, #1]
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	6a1b      	ldr	r3, [r3, #32]
 800654e:	b29b      	uxth	r3, r3
 8006550:	2000      	movs	r0, #0
 8006552:	9000      	str	r0, [sp, #0]
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f7ff f9c3 	bl	80058e0 <USB_WritePacket>
  }

  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3728      	adds	r7, #40	@ 0x28
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006576:	695b      	ldr	r3, [r3, #20]
 8006578:	b29b      	uxth	r3, r3
}
 800657a:	4618      	mov	r0, r3
 800657c:	3714      	adds	r7, #20
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr

08006586 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006586:	b480      	push	{r7}
 8006588:	b089      	sub	sp, #36	@ 0x24
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
 800658e:	460b      	mov	r3, r1
 8006590:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006596:	78fb      	ldrb	r3, [r7, #3]
 8006598:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800659a:	2300      	movs	r3, #0
 800659c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	015a      	lsls	r2, r3, #5
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	4413      	add	r3, r2
 80065a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	0c9b      	lsrs	r3, r3, #18
 80065ae:	f003 0303 	and.w	r3, r3, #3
 80065b2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	0fdb      	lsrs	r3, r3, #31
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	015a      	lsls	r2, r3, #5
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	4413      	add	r3, r2
 80065d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	0fdb      	lsrs	r3, r3, #31
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f003 0320 	and.w	r3, r3, #32
 80065e8:	2b20      	cmp	r3, #32
 80065ea:	d10d      	bne.n	8006608 <USB_HC_Halt+0x82>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d10a      	bne.n	8006608 <USB_HC_Halt+0x82>
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d005      	beq.n	8006604 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d002      	beq.n	8006604 <USB_HC_Halt+0x7e>
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	2b03      	cmp	r3, #3
 8006602:	d101      	bne.n	8006608 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006604:	2300      	movs	r3, #0
 8006606:	e0d8      	b.n	80067ba <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d002      	beq.n	8006614 <USB_HC_Halt+0x8e>
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	2b02      	cmp	r3, #2
 8006612:	d173      	bne.n	80066fc <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	015a      	lsls	r2, r3, #5
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	4413      	add	r3, r2
 800661c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	69ba      	ldr	r2, [r7, #24]
 8006624:	0151      	lsls	r1, r2, #5
 8006626:	69fa      	ldr	r2, [r7, #28]
 8006628:	440a      	add	r2, r1
 800662a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800662e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006632:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f003 0320 	and.w	r3, r3, #32
 800663c:	2b00      	cmp	r3, #0
 800663e:	d14a      	bne.n	80066d6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006644:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006648:	2b00      	cmp	r3, #0
 800664a:	d133      	bne.n	80066b4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	015a      	lsls	r2, r3, #5
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	4413      	add	r3, r2
 8006654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	69ba      	ldr	r2, [r7, #24]
 800665c:	0151      	lsls	r1, r2, #5
 800665e:	69fa      	ldr	r2, [r7, #28]
 8006660:	440a      	add	r2, r1
 8006662:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006666:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800666a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800666c:	69bb      	ldr	r3, [r7, #24]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	4413      	add	r3, r2
 8006674:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	69ba      	ldr	r2, [r7, #24]
 800667c:	0151      	lsls	r1, r2, #5
 800667e:	69fa      	ldr	r2, [r7, #28]
 8006680:	440a      	add	r2, r1
 8006682:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006686:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800668a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	3301      	adds	r3, #1
 8006690:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006698:	d82e      	bhi.n	80066f8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	015a      	lsls	r2, r3, #5
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	4413      	add	r3, r2
 80066a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066b0:	d0ec      	beq.n	800668c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80066b2:	e081      	b.n	80067b8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	015a      	lsls	r2, r3, #5
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	4413      	add	r3, r2
 80066bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	69ba      	ldr	r2, [r7, #24]
 80066c4:	0151      	lsls	r1, r2, #5
 80066c6:	69fa      	ldr	r2, [r7, #28]
 80066c8:	440a      	add	r2, r1
 80066ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80066d2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80066d4:	e070      	b.n	80067b8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80066d6:	69bb      	ldr	r3, [r7, #24]
 80066d8:	015a      	lsls	r2, r3, #5
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	4413      	add	r3, r2
 80066de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	69ba      	ldr	r2, [r7, #24]
 80066e6:	0151      	lsls	r1, r2, #5
 80066e8:	69fa      	ldr	r2, [r7, #28]
 80066ea:	440a      	add	r2, r1
 80066ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80066f4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80066f6:	e05f      	b.n	80067b8 <USB_HC_Halt+0x232>
            break;
 80066f8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80066fa:	e05d      	b.n	80067b8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80066fc:	69bb      	ldr	r3, [r7, #24]
 80066fe:	015a      	lsls	r2, r3, #5
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	4413      	add	r3, r2
 8006704:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	69ba      	ldr	r2, [r7, #24]
 800670c:	0151      	lsls	r1, r2, #5
 800670e:	69fa      	ldr	r2, [r7, #28]
 8006710:	440a      	add	r2, r1
 8006712:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006716:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800671a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d133      	bne.n	8006794 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800672c:	69bb      	ldr	r3, [r7, #24]
 800672e:	015a      	lsls	r2, r3, #5
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	4413      	add	r3, r2
 8006734:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	69ba      	ldr	r2, [r7, #24]
 800673c:	0151      	lsls	r1, r2, #5
 800673e:	69fa      	ldr	r2, [r7, #28]
 8006740:	440a      	add	r2, r1
 8006742:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006746:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800674a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800674c:	69bb      	ldr	r3, [r7, #24]
 800674e:	015a      	lsls	r2, r3, #5
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	4413      	add	r3, r2
 8006754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	69ba      	ldr	r2, [r7, #24]
 800675c:	0151      	lsls	r1, r2, #5
 800675e:	69fa      	ldr	r2, [r7, #28]
 8006760:	440a      	add	r2, r1
 8006762:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006766:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800676a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	3301      	adds	r3, #1
 8006770:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006778:	d81d      	bhi.n	80067b6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	015a      	lsls	r2, r3, #5
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	4413      	add	r3, r2
 8006782:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800678c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006790:	d0ec      	beq.n	800676c <USB_HC_Halt+0x1e6>
 8006792:	e011      	b.n	80067b8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	015a      	lsls	r2, r3, #5
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	4413      	add	r3, r2
 800679c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69ba      	ldr	r2, [r7, #24]
 80067a4:	0151      	lsls	r1, r2, #5
 80067a6:	69fa      	ldr	r2, [r7, #28]
 80067a8:	440a      	add	r2, r1
 80067aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80067b2:	6013      	str	r3, [r2, #0]
 80067b4:	e000      	b.n	80067b8 <USB_HC_Halt+0x232>
          break;
 80067b6:	bf00      	nop
    }
  }

  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3724      	adds	r7, #36	@ 0x24
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
	...

080067c8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b087      	sub	sp, #28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	460b      	mov	r3, r1
 80067d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80067d8:	78fb      	ldrb	r3, [r7, #3]
 80067da:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80067dc:	2301      	movs	r3, #1
 80067de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	04da      	lsls	r2, r3, #19
 80067e4:	4b15      	ldr	r3, [pc, #84]	@ (800683c <USB_DoPing+0x74>)
 80067e6:	4013      	ands	r3, r2
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	0151      	lsls	r1, r2, #5
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	440a      	add	r2, r1
 80067f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80067f8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	015a      	lsls	r2, r3, #5
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	4413      	add	r3, r2
 8006802:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006810:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006818:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	015a      	lsls	r2, r3, #5
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	4413      	add	r3, r2
 8006822:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006826:	461a      	mov	r2, r3
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	371c      	adds	r7, #28
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop
 800683c:	1ff80000 	.word	0x1ff80000

08006840 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b088      	sub	sp, #32
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006848:	2300      	movs	r3, #0
 800684a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006850:	2300      	movs	r3, #0
 8006852:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f7fe ff86 	bl	8005766 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800685a:	2110      	movs	r1, #16
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f7fe ffdf 	bl	8005820 <USB_FlushTxFifo>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d001      	beq.n	800686c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f7ff f809 	bl	8005884 <USB_FlushRxFifo>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d001      	beq.n	800687c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800687c:	2300      	movs	r3, #0
 800687e:	61bb      	str	r3, [r7, #24]
 8006880:	e01f      	b.n	80068c2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	015a      	lsls	r2, r3, #5
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	4413      	add	r3, r2
 800688a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006898:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80068a0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80068a8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80068aa:	69bb      	ldr	r3, [r7, #24]
 80068ac:	015a      	lsls	r2, r3, #5
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	4413      	add	r3, r2
 80068b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068b6:	461a      	mov	r2, r3
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	3301      	adds	r3, #1
 80068c0:	61bb      	str	r3, [r7, #24]
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	2b0f      	cmp	r3, #15
 80068c6:	d9dc      	bls.n	8006882 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80068c8:	2300      	movs	r3, #0
 80068ca:	61bb      	str	r3, [r7, #24]
 80068cc:	e034      	b.n	8006938 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	015a      	lsls	r2, r3, #5
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	4413      	add	r3, r2
 80068d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80068e4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80068ec:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80068f4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	015a      	lsls	r2, r3, #5
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	4413      	add	r3, r2
 80068fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006902:	461a      	mov	r2, r3
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	3301      	adds	r3, #1
 800690c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006914:	d80c      	bhi.n	8006930 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	015a      	lsls	r2, r3, #5
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	4413      	add	r3, r2
 800691e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006928:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800692c:	d0ec      	beq.n	8006908 <USB_StopHost+0xc8>
 800692e:	e000      	b.n	8006932 <USB_StopHost+0xf2>
        break;
 8006930:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	3301      	adds	r3, #1
 8006936:	61bb      	str	r3, [r7, #24]
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	2b0f      	cmp	r3, #15
 800693c:	d9c7      	bls.n	80068ce <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006944:	461a      	mov	r2, r3
 8006946:	f04f 33ff 	mov.w	r3, #4294967295
 800694a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f04f 32ff 	mov.w	r2, #4294967295
 8006952:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f7fe fef5 	bl	8005744 <USB_EnableGlobalInt>

  return ret;
 800695a:	7ffb      	ldrb	r3, [r7, #31]
}
 800695c:	4618      	mov	r0, r3
 800695e:	3720      	adds	r7, #32
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006964:	b590      	push	{r4, r7, lr}
 8006966:	b089      	sub	sp, #36	@ 0x24
 8006968:	af04      	add	r7, sp, #16
 800696a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800696c:	2301      	movs	r3, #1
 800696e:	2202      	movs	r2, #2
 8006970:	2102      	movs	r1, #2
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 fcb7 	bl	80072e6 <USBH_FindInterface>
 8006978:	4603      	mov	r3, r0
 800697a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800697c:	7bfb      	ldrb	r3, [r7, #15]
 800697e:	2bff      	cmp	r3, #255	@ 0xff
 8006980:	d002      	beq.n	8006988 <USBH_CDC_InterfaceInit+0x24>
 8006982:	7bfb      	ldrb	r3, [r7, #15]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d901      	bls.n	800698c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006988:	2302      	movs	r3, #2
 800698a:	e13d      	b.n	8006c08 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800698c:	7bfb      	ldrb	r3, [r7, #15]
 800698e:	4619      	mov	r1, r3
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 fc8c 	bl	80072ae <USBH_SelectInterface>
 8006996:	4603      	mov	r3, r0
 8006998:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800699a:	7bbb      	ldrb	r3, [r7, #14]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d001      	beq.n	80069a4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80069a0:	2302      	movs	r3, #2
 80069a2:	e131      	b.n	8006c08 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80069aa:	2050      	movs	r0, #80	@ 0x50
 80069ac:	f005 fd36 	bl	800c41c <malloc>
 80069b0:	4603      	mov	r3, r0
 80069b2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80069ba:	69db      	ldr	r3, [r3, #28]
 80069bc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d101      	bne.n	80069c8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80069c4:	2302      	movs	r3, #2
 80069c6:	e11f      	b.n	8006c08 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80069c8:	2250      	movs	r2, #80	@ 0x50
 80069ca:	2100      	movs	r1, #0
 80069cc:	68b8      	ldr	r0, [r7, #8]
 80069ce:	f005 fde3 	bl	800c598 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80069d2:	7bfb      	ldrb	r3, [r7, #15]
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	211a      	movs	r1, #26
 80069d8:	fb01 f303 	mul.w	r3, r1, r3
 80069dc:	4413      	add	r3, r2
 80069de:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	b25b      	sxtb	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	da15      	bge.n	8006a16 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80069ea:	7bfb      	ldrb	r3, [r7, #15]
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	211a      	movs	r1, #26
 80069f0:	fb01 f303 	mul.w	r3, r1, r3
 80069f4:	4413      	add	r3, r2
 80069f6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80069fa:	781a      	ldrb	r2, [r3, #0]
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006a00:	7bfb      	ldrb	r3, [r7, #15]
 8006a02:	687a      	ldr	r2, [r7, #4]
 8006a04:	211a      	movs	r1, #26
 8006a06:	fb01 f303 	mul.w	r3, r1, r3
 8006a0a:	4413      	add	r3, r2
 8006a0c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006a10:	881a      	ldrh	r2, [r3, #0]
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	785b      	ldrb	r3, [r3, #1]
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f002 f904 	bl	8008c2a <USBH_AllocPipe>
 8006a22:	4603      	mov	r3, r0
 8006a24:	461a      	mov	r2, r3
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	7819      	ldrb	r1, [r3, #0]
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	7858      	ldrb	r0, [r3, #1]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	8952      	ldrh	r2, [r2, #10]
 8006a42:	9202      	str	r2, [sp, #8]
 8006a44:	2203      	movs	r2, #3
 8006a46:	9201      	str	r2, [sp, #4]
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	4623      	mov	r3, r4
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f002 f8bc 	bl	8008bcc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f005 fc57 	bl	800c310 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006a62:	2300      	movs	r3, #0
 8006a64:	2200      	movs	r2, #0
 8006a66:	210a      	movs	r1, #10
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 fc3c 	bl	80072e6 <USBH_FindInterface>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006a72:	7bfb      	ldrb	r3, [r7, #15]
 8006a74:	2bff      	cmp	r3, #255	@ 0xff
 8006a76:	d002      	beq.n	8006a7e <USBH_CDC_InterfaceInit+0x11a>
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d901      	bls.n	8006a82 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006a7e:	2302      	movs	r3, #2
 8006a80:	e0c2      	b.n	8006c08 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006a82:	7bfb      	ldrb	r3, [r7, #15]
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	211a      	movs	r1, #26
 8006a88:	fb01 f303 	mul.w	r3, r1, r3
 8006a8c:	4413      	add	r3, r2
 8006a8e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	b25b      	sxtb	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	da16      	bge.n	8006ac8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006a9a:	7bfb      	ldrb	r3, [r7, #15]
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	211a      	movs	r1, #26
 8006aa0:	fb01 f303 	mul.w	r3, r1, r3
 8006aa4:	4413      	add	r3, r2
 8006aa6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006aaa:	781a      	ldrb	r2, [r3, #0]
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006ab0:	7bfb      	ldrb	r3, [r7, #15]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	211a      	movs	r1, #26
 8006ab6:	fb01 f303 	mul.w	r3, r1, r3
 8006aba:	4413      	add	r3, r2
 8006abc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006ac0:	881a      	ldrh	r2, [r3, #0]
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	835a      	strh	r2, [r3, #26]
 8006ac6:	e015      	b.n	8006af4 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006ac8:	7bfb      	ldrb	r3, [r7, #15]
 8006aca:	687a      	ldr	r2, [r7, #4]
 8006acc:	211a      	movs	r1, #26
 8006ace:	fb01 f303 	mul.w	r3, r1, r3
 8006ad2:	4413      	add	r3, r2
 8006ad4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006ad8:	781a      	ldrb	r2, [r3, #0]
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006ade:	7bfb      	ldrb	r3, [r7, #15]
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	211a      	movs	r1, #26
 8006ae4:	fb01 f303 	mul.w	r3, r1, r3
 8006ae8:	4413      	add	r3, r2
 8006aea:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006aee:	881a      	ldrh	r2, [r3, #0]
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006af4:	7bfb      	ldrb	r3, [r7, #15]
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	211a      	movs	r1, #26
 8006afa:	fb01 f303 	mul.w	r3, r1, r3
 8006afe:	4413      	add	r3, r2
 8006b00:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	b25b      	sxtb	r3, r3
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	da16      	bge.n	8006b3a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006b0c:	7bfb      	ldrb	r3, [r7, #15]
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	211a      	movs	r1, #26
 8006b12:	fb01 f303 	mul.w	r3, r1, r3
 8006b16:	4413      	add	r3, r2
 8006b18:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006b1c:	781a      	ldrb	r2, [r3, #0]
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006b22:	7bfb      	ldrb	r3, [r7, #15]
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	211a      	movs	r1, #26
 8006b28:	fb01 f303 	mul.w	r3, r1, r3
 8006b2c:	4413      	add	r3, r2
 8006b2e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006b32:	881a      	ldrh	r2, [r3, #0]
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	835a      	strh	r2, [r3, #26]
 8006b38:	e015      	b.n	8006b66 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006b3a:	7bfb      	ldrb	r3, [r7, #15]
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	211a      	movs	r1, #26
 8006b40:	fb01 f303 	mul.w	r3, r1, r3
 8006b44:	4413      	add	r3, r2
 8006b46:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006b4a:	781a      	ldrb	r2, [r3, #0]
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006b50:	7bfb      	ldrb	r3, [r7, #15]
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	211a      	movs	r1, #26
 8006b56:	fb01 f303 	mul.w	r3, r1, r3
 8006b5a:	4413      	add	r3, r2
 8006b5c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006b60:	881a      	ldrh	r2, [r3, #0]
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	7b9b      	ldrb	r3, [r3, #14]
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f002 f85c 	bl	8008c2a <USBH_AllocPipe>
 8006b72:	4603      	mov	r3, r0
 8006b74:	461a      	mov	r2, r3
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	7bdb      	ldrb	r3, [r3, #15]
 8006b7e:	4619      	mov	r1, r3
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f002 f852 	bl	8008c2a <USBH_AllocPipe>
 8006b86:	4603      	mov	r3, r0
 8006b88:	461a      	mov	r2, r3
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	7b59      	ldrb	r1, [r3, #13]
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	7b98      	ldrb	r0, [r3, #14]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006ba2:	68ba      	ldr	r2, [r7, #8]
 8006ba4:	8b12      	ldrh	r2, [r2, #24]
 8006ba6:	9202      	str	r2, [sp, #8]
 8006ba8:	2202      	movs	r2, #2
 8006baa:	9201      	str	r2, [sp, #4]
 8006bac:	9300      	str	r3, [sp, #0]
 8006bae:	4623      	mov	r3, r4
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f002 f80a 	bl	8008bcc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	7b19      	ldrb	r1, [r3, #12]
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	7bd8      	ldrb	r0, [r3, #15]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006bcc:	68ba      	ldr	r2, [r7, #8]
 8006bce:	8b52      	ldrh	r2, [r2, #26]
 8006bd0:	9202      	str	r2, [sp, #8]
 8006bd2:	2202      	movs	r2, #2
 8006bd4:	9201      	str	r2, [sp, #4]
 8006bd6:	9300      	str	r3, [sp, #0]
 8006bd8:	4623      	mov	r3, r4
 8006bda:	4602      	mov	r2, r0
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f001 fff5 	bl	8008bcc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	7b5b      	ldrb	r3, [r3, #13]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f005 fb8c 	bl	800c310 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	7b1b      	ldrb	r3, [r3, #12]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	4619      	mov	r1, r3
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f005 fb85 	bl	800c310 <USBH_LL_SetToggle>

  return USBH_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3714      	adds	r7, #20
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd90      	pop	{r4, r7, pc}

08006c10 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b084      	sub	sp, #16
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c1e:	69db      	ldr	r3, [r3, #28]
 8006c20:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d00e      	beq.n	8006c48 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	4619      	mov	r1, r3
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f001 ffea 	bl	8008c0a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f002 f815 	bl	8008c6c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	7b1b      	ldrb	r3, [r3, #12]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d00e      	beq.n	8006c6e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	7b1b      	ldrb	r3, [r3, #12]
 8006c54:	4619      	mov	r1, r3
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f001 ffd7 	bl	8008c0a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	7b1b      	ldrb	r3, [r3, #12]
 8006c60:	4619      	mov	r1, r3
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f002 f802 	bl	8008c6c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	7b5b      	ldrb	r3, [r3, #13]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00e      	beq.n	8006c94 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	7b5b      	ldrb	r3, [r3, #13]
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f001 ffc4 	bl	8008c0a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	7b5b      	ldrb	r3, [r3, #13]
 8006c86:	4619      	mov	r1, r3
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f001 ffef 	bl	8008c6c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2200      	movs	r2, #0
 8006c92:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c9a:	69db      	ldr	r3, [r3, #28]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d00b      	beq.n	8006cb8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006ca6:	69db      	ldr	r3, [r3, #28]
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f005 fbbf 	bl	800c42c <free>
    phost->pActiveClass->pData = 0U;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3710      	adds	r7, #16
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}

08006cc2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006cc2:	b580      	push	{r7, lr}
 8006cc4:	b084      	sub	sp, #16
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006cd0:	69db      	ldr	r3, [r3, #28]
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	3340      	adds	r3, #64	@ 0x40
 8006cd8:	4619      	mov	r1, r3
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f000 f8b1 	bl	8006e42 <GetLineCoding>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006ce4:	7afb      	ldrb	r3, [r7, #11]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d105      	bne.n	8006cf6 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006cf0:	2102      	movs	r1, #2
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006cf6:	7afb      	ldrb	r3, [r7, #11]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3710      	adds	r7, #16
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006d16:	69db      	ldr	r3, [r3, #28]
 8006d18:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006d20:	2b04      	cmp	r3, #4
 8006d22:	d877      	bhi.n	8006e14 <USBH_CDC_Process+0x114>
 8006d24:	a201      	add	r2, pc, #4	@ (adr r2, 8006d2c <USBH_CDC_Process+0x2c>)
 8006d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d2a:	bf00      	nop
 8006d2c:	08006d41 	.word	0x08006d41
 8006d30:	08006d47 	.word	0x08006d47
 8006d34:	08006d77 	.word	0x08006d77
 8006d38:	08006deb 	.word	0x08006deb
 8006d3c:	08006df9 	.word	0x08006df9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006d40:	2300      	movs	r3, #0
 8006d42:	73fb      	strb	r3, [r7, #15]
      break;
 8006d44:	e06d      	b.n	8006e22 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f000 f897 	bl	8006e80 <SetLineCoding>
 8006d52:	4603      	mov	r3, r0
 8006d54:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006d56:	7bbb      	ldrb	r3, [r7, #14]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d104      	bne.n	8006d66 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	2202      	movs	r2, #2
 8006d60:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006d64:	e058      	b.n	8006e18 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006d66:	7bbb      	ldrb	r3, [r7, #14]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d055      	beq.n	8006e18 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	2204      	movs	r2, #4
 8006d70:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8006d74:	e050      	b.n	8006e18 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	3340      	adds	r3, #64	@ 0x40
 8006d7a:	4619      	mov	r1, r3
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f000 f860 	bl	8006e42 <GetLineCoding>
 8006d82:	4603      	mov	r3, r0
 8006d84:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006d86:	7bbb      	ldrb	r3, [r7, #14]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d126      	bne.n	8006dda <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d9e:	791b      	ldrb	r3, [r3, #4]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d13b      	bne.n	8006e1c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dae:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d133      	bne.n	8006e1c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dbe:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d12b      	bne.n	8006e1c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dcc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d124      	bne.n	8006e1c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 f96a 	bl	80070ac <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006dd8:	e020      	b.n	8006e1c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006dda:	7bbb      	ldrb	r3, [r7, #14]
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d01d      	beq.n	8006e1c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	2204      	movs	r2, #4
 8006de4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8006de8:	e018      	b.n	8006e1c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 f867 	bl	8006ebe <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 f8e6 	bl	8006fc2 <CDC_ProcessReception>
      break;
 8006df6:	e014      	b.n	8006e22 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006df8:	2100      	movs	r1, #0
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f001 f8f8 	bl	8007ff0 <USBH_ClrFeature>
 8006e00:	4603      	mov	r3, r0
 8006e02:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006e04:	7bbb      	ldrb	r3, [r7, #14]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d10a      	bne.n	8006e20 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8006e12:	e005      	b.n	8006e20 <USBH_CDC_Process+0x120>

    default:
      break;
 8006e14:	bf00      	nop
 8006e16:	e004      	b.n	8006e22 <USBH_CDC_Process+0x122>
      break;
 8006e18:	bf00      	nop
 8006e1a:	e002      	b.n	8006e22 <USBH_CDC_Process+0x122>
      break;
 8006e1c:	bf00      	nop
 8006e1e:	e000      	b.n	8006e22 <USBH_CDC_Process+0x122>
      break;
 8006e20:	bf00      	nop

  }

  return status;
 8006e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006e34:	2300      	movs	r3, #0
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	370c      	adds	r7, #12
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr

08006e42 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006e42:	b580      	push	{r7, lr}
 8006e44:	b082      	sub	sp, #8
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
 8006e4a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	22a1      	movs	r2, #161	@ 0xa1
 8006e50:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2221      	movs	r2, #33	@ 0x21
 8006e56:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2207      	movs	r2, #7
 8006e68:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2207      	movs	r2, #7
 8006e6e:	4619      	mov	r1, r3
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f001 fbf1 	bl	8008658 <USBH_CtlReq>
 8006e76:	4603      	mov	r3, r0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3708      	adds	r7, #8
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}

08006e80 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b082      	sub	sp, #8
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2221      	movs	r2, #33	@ 0x21
 8006e8e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2220      	movs	r2, #32
 8006e94:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2207      	movs	r2, #7
 8006ea6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	2207      	movs	r2, #7
 8006eac:	4619      	mov	r1, r3
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f001 fbd2 	bl	8008658 <USBH_CtlReq>
 8006eb4:	4603      	mov	r3, r0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3708      	adds	r7, #8
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}

08006ebe <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006ebe:	b580      	push	{r7, lr}
 8006ec0:	b086      	sub	sp, #24
 8006ec2:	af02      	add	r7, sp, #8
 8006ec4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006ecc:	69db      	ldr	r3, [r3, #28]
 8006ece:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d002      	beq.n	8006ee4 <CDC_ProcessTransmission+0x26>
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d023      	beq.n	8006f2a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006ee2:	e06a      	b.n	8006fba <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	8b12      	ldrh	r2, [r2, #24]
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d90b      	bls.n	8006f08 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	69d9      	ldr	r1, [r3, #28]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	8b1a      	ldrh	r2, [r3, #24]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	7b5b      	ldrb	r3, [r3, #13]
 8006efc:	2001      	movs	r0, #1
 8006efe:	9000      	str	r0, [sp, #0]
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f001 fe20 	bl	8008b46 <USBH_BulkSendData>
 8006f06:	e00b      	b.n	8006f20 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8006f10:	b29a      	uxth	r2, r3
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	7b5b      	ldrb	r3, [r3, #13]
 8006f16:	2001      	movs	r0, #1
 8006f18:	9000      	str	r0, [sp, #0]
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f001 fe13 	bl	8008b46 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2202      	movs	r2, #2
 8006f24:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006f28:	e047      	b.n	8006fba <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	7b5b      	ldrb	r3, [r3, #13]
 8006f2e:	4619      	mov	r1, r3
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f005 f9c3 	bl	800c2bc <USBH_LL_GetURBState>
 8006f36:	4603      	mov	r3, r0
 8006f38:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006f3a:	7afb      	ldrb	r3, [r7, #11]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d12e      	bne.n	8006f9e <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f44:	68fa      	ldr	r2, [r7, #12]
 8006f46:	8b12      	ldrh	r2, [r2, #24]
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d90e      	bls.n	8006f6a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f50:	68fa      	ldr	r2, [r7, #12]
 8006f52:	8b12      	ldrh	r2, [r2, #24]
 8006f54:	1a9a      	subs	r2, r3, r2
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	69db      	ldr	r3, [r3, #28]
 8006f5e:	68fa      	ldr	r2, [r7, #12]
 8006f60:	8b12      	ldrh	r2, [r2, #24]
 8006f62:	441a      	add	r2, r3
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	61da      	str	r2, [r3, #28]
 8006f68:	e002      	b.n	8006f70 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d004      	beq.n	8006f82 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8006f80:	e006      	b.n	8006f90 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2200      	movs	r2, #0
 8006f86:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 f87a 	bl	8007084 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8006f90:	2300      	movs	r3, #0
 8006f92:	2200      	movs	r2, #0
 8006f94:	2104      	movs	r1, #4
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 feb6 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 8006f9c:	e00c      	b.n	8006fb8 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8006f9e:	7afb      	ldrb	r3, [r7, #11]
 8006fa0:	2b02      	cmp	r3, #2
 8006fa2:	d109      	bne.n	8006fb8 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8006fac:	2300      	movs	r3, #0
 8006fae:	2200      	movs	r2, #0
 8006fb0:	2104      	movs	r1, #4
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 fea8 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 8006fb8:	bf00      	nop
  }
}
 8006fba:	bf00      	nop
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}

08006fc2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006fc2:	b580      	push	{r7, lr}
 8006fc4:	b086      	sub	sp, #24
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006fd0:	69db      	ldr	r3, [r3, #28]
 8006fd2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8006fde:	2b03      	cmp	r3, #3
 8006fe0:	d002      	beq.n	8006fe8 <CDC_ProcessReception+0x26>
 8006fe2:	2b04      	cmp	r3, #4
 8006fe4:	d00e      	beq.n	8007004 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8006fe6:	e049      	b.n	800707c <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	6a19      	ldr	r1, [r3, #32]
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	8b5a      	ldrh	r2, [r3, #26]
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	7b1b      	ldrb	r3, [r3, #12]
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f001 fdcb 	bl	8008b90 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	2204      	movs	r2, #4
 8006ffe:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007002:	e03b      	b.n	800707c <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	7b1b      	ldrb	r3, [r3, #12]
 8007008:	4619      	mov	r1, r3
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f005 f956 	bl	800c2bc <USBH_LL_GetURBState>
 8007010:	4603      	mov	r3, r0
 8007012:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007014:	7cfb      	ldrb	r3, [r7, #19]
 8007016:	2b01      	cmp	r3, #1
 8007018:	d12f      	bne.n	800707a <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	7b1b      	ldrb	r3, [r3, #12]
 800701e:	4619      	mov	r1, r3
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f005 f8cb 	bl	800c1bc <USBH_LL_GetLastXferSize>
 8007026:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800702c:	68fa      	ldr	r2, [r7, #12]
 800702e:	429a      	cmp	r2, r3
 8007030:	d016      	beq.n	8007060 <CDC_ProcessReception+0x9e>
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	8b5b      	ldrh	r3, [r3, #26]
 8007036:	461a      	mov	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	4293      	cmp	r3, r2
 800703c:	d110      	bne.n	8007060 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	1ad2      	subs	r2, r2, r3
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	6a1a      	ldr	r2, [r3, #32]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	441a      	add	r2, r3
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	2203      	movs	r2, #3
 800705a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 800705e:	e006      	b.n	800706e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 f815 	bl	8007098 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800706e:	2300      	movs	r3, #0
 8007070:	2200      	movs	r2, #0
 8007072:	2104      	movs	r1, #4
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 fe47 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 800707a:	bf00      	nop
  }
}
 800707c:	bf00      	nop
 800707e:	3718      	adds	r7, #24
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	4613      	mov	r3, r2
 80070cc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d101      	bne.n	80070d8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80070d4:	2302      	movs	r3, #2
 80070d6:	e044      	b.n	8007162 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	79fa      	ldrb	r2, [r7, #7]
 80070dc:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f000 f841 	bl	8007178 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2200      	movs	r2, #0
 80070fa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2200      	movs	r2, #0
 800710a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2200      	movs	r2, #0
 8007112:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d003      	beq.n	8007124 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	68ba      	ldr	r2, [r7, #8]
 8007120:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 8007124:	2200      	movs	r2, #0
 8007126:	2104      	movs	r1, #4
 8007128:	2010      	movs	r0, #16
 800712a:	f001 ff01 	bl	8008f30 <osMessageQueueNew>
 800712e:	4602      	mov	r2, r0
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 8007136:	4b0d      	ldr	r3, [pc, #52]	@ (800716c <USBH_Init+0xac>)
 8007138:	4a0d      	ldr	r2, [pc, #52]	@ (8007170 <USBH_Init+0xb0>)
 800713a:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 800713c:	4b0b      	ldr	r3, [pc, #44]	@ (800716c <USBH_Init+0xac>)
 800713e:	2280      	movs	r2, #128	@ 0x80
 8007140:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 8007142:	4b0a      	ldr	r3, [pc, #40]	@ (800716c <USBH_Init+0xac>)
 8007144:	2218      	movs	r2, #24
 8007146:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 8007148:	4a08      	ldr	r2, [pc, #32]	@ (800716c <USBH_Init+0xac>)
 800714a:	68f9      	ldr	r1, [r7, #12]
 800714c:	4809      	ldr	r0, [pc, #36]	@ (8007174 <USBH_Init+0xb4>)
 800714e:	f001 fe5d 	bl	8008e0c <osThreadNew>
 8007152:	4602      	mov	r2, r0
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f004 ff7a 	bl	800c054 <USBH_LL_Init>

  return USBH_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3710      	adds	r7, #16
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	200001ec 	.word	0x200001ec
 8007170:	0800c7bc 	.word	0x0800c7bc
 8007174:	08007d51 	.word	0x08007d51

08007178 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007180:	2300      	movs	r3, #0
 8007182:	60fb      	str	r3, [r7, #12]
 8007184:	e009      	b.n	800719a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8007186:	687a      	ldr	r2, [r7, #4]
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	33e0      	adds	r3, #224	@ 0xe0
 800718c:	009b      	lsls	r3, r3, #2
 800718e:	4413      	add	r3, r2
 8007190:	2200      	movs	r2, #0
 8007192:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	3301      	adds	r3, #1
 8007198:	60fb      	str	r3, [r7, #12]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2b0f      	cmp	r3, #15
 800719e:	d9f2      	bls.n	8007186 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80071a0:	2300      	movs	r3, #0
 80071a2:	60fb      	str	r3, [r7, #12]
 80071a4:	e009      	b.n	80071ba <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	4413      	add	r3, r2
 80071ac:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80071b0:	2200      	movs	r2, #0
 80071b2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	3301      	adds	r3, #1
 80071b8:	60fb      	str	r3, [r7, #12]
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071c0:	d3f1      	bcc.n	80071a6 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2201      	movs	r2, #1
 80071d2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2240      	movs	r2, #64	@ 0x40
 80071e6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2200      	movs	r2, #0
 80071ec:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	331c      	adds	r3, #28
 8007212:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007216:	2100      	movs	r1, #0
 8007218:	4618      	mov	r0, r3
 800721a:	f005 f9bd 	bl	800c598 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007224:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007228:	2100      	movs	r1, #0
 800722a:	4618      	mov	r0, r3
 800722c:	f005 f9b4 	bl	800c598 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007236:	2212      	movs	r2, #18
 8007238:	2100      	movs	r1, #0
 800723a:	4618      	mov	r0, r3
 800723c:	f005 f9ac 	bl	800c598 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007246:	223e      	movs	r2, #62	@ 0x3e
 8007248:	2100      	movs	r1, #0
 800724a:	4618      	mov	r0, r3
 800724c:	f005 f9a4 	bl	800c598 <memset>

  return USBH_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3710      	adds	r7, #16
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800725a:	b480      	push	{r7}
 800725c:	b085      	sub	sp, #20
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
 8007262:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007264:	2300      	movs	r3, #0
 8007266:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d016      	beq.n	800729c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10e      	bne.n	8007296 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800727e:	1c59      	adds	r1, r3, #1
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	33de      	adds	r3, #222	@ 0xde
 800728a:	6839      	ldr	r1, [r7, #0]
 800728c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007290:	2300      	movs	r3, #0
 8007292:	73fb      	strb	r3, [r7, #15]
 8007294:	e004      	b.n	80072a0 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007296:	2302      	movs	r3, #2
 8007298:	73fb      	strb	r3, [r7, #15]
 800729a:	e001      	b.n	80072a0 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800729c:	2302      	movs	r3, #2
 800729e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80072a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3714      	adds	r7, #20
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr

080072ae <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80072ae:	b480      	push	{r7}
 80072b0:	b085      	sub	sp, #20
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
 80072b6:	460b      	mov	r3, r1
 80072b8:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80072ba:	2300      	movs	r3, #0
 80072bc:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80072c4:	78fa      	ldrb	r2, [r7, #3]
 80072c6:	429a      	cmp	r2, r3
 80072c8:	d204      	bcs.n	80072d4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	78fa      	ldrb	r2, [r7, #3]
 80072ce:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80072d2:	e001      	b.n	80072d8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80072d4:	2302      	movs	r3, #2
 80072d6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3714      	adds	r7, #20
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr

080072e6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80072e6:	b480      	push	{r7}
 80072e8:	b087      	sub	sp, #28
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
 80072ee:	4608      	mov	r0, r1
 80072f0:	4611      	mov	r1, r2
 80072f2:	461a      	mov	r2, r3
 80072f4:	4603      	mov	r3, r0
 80072f6:	70fb      	strb	r3, [r7, #3]
 80072f8:	460b      	mov	r3, r1
 80072fa:	70bb      	strb	r3, [r7, #2]
 80072fc:	4613      	mov	r3, r2
 80072fe:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007300:	2300      	movs	r3, #0
 8007302:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007304:	2300      	movs	r3, #0
 8007306:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800730e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007310:	e025      	b.n	800735e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007312:	7dfb      	ldrb	r3, [r7, #23]
 8007314:	221a      	movs	r2, #26
 8007316:	fb02 f303 	mul.w	r3, r2, r3
 800731a:	3308      	adds	r3, #8
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	4413      	add	r3, r2
 8007320:	3302      	adds	r3, #2
 8007322:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	795b      	ldrb	r3, [r3, #5]
 8007328:	78fa      	ldrb	r2, [r7, #3]
 800732a:	429a      	cmp	r2, r3
 800732c:	d002      	beq.n	8007334 <USBH_FindInterface+0x4e>
 800732e:	78fb      	ldrb	r3, [r7, #3]
 8007330:	2bff      	cmp	r3, #255	@ 0xff
 8007332:	d111      	bne.n	8007358 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007338:	78ba      	ldrb	r2, [r7, #2]
 800733a:	429a      	cmp	r2, r3
 800733c:	d002      	beq.n	8007344 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800733e:	78bb      	ldrb	r3, [r7, #2]
 8007340:	2bff      	cmp	r3, #255	@ 0xff
 8007342:	d109      	bne.n	8007358 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007348:	787a      	ldrb	r2, [r7, #1]
 800734a:	429a      	cmp	r2, r3
 800734c:	d002      	beq.n	8007354 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800734e:	787b      	ldrb	r3, [r7, #1]
 8007350:	2bff      	cmp	r3, #255	@ 0xff
 8007352:	d101      	bne.n	8007358 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007354:	7dfb      	ldrb	r3, [r7, #23]
 8007356:	e006      	b.n	8007366 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007358:	7dfb      	ldrb	r3, [r7, #23]
 800735a:	3301      	adds	r3, #1
 800735c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800735e:	7dfb      	ldrb	r3, [r7, #23]
 8007360:	2b01      	cmp	r3, #1
 8007362:	d9d6      	bls.n	8007312 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007364:	23ff      	movs	r3, #255	@ 0xff
}
 8007366:	4618      	mov	r0, r3
 8007368:	371c      	adds	r7, #28
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr

08007372 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007372:	b580      	push	{r7, lr}
 8007374:	b082      	sub	sp, #8
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f004 fea6 	bl	800c0cc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007380:	2101      	movs	r1, #1
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f004 ffad 	bl	800c2e2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	4618      	mov	r0, r3
 800738c:	3708      	adds	r7, #8
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}
	...

08007394 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b088      	sub	sp, #32
 8007398:	af04      	add	r7, sp, #16
 800739a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800739c:	2302      	movs	r3, #2
 800739e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80073a0:	2300      	movs	r3, #0
 80073a2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d102      	bne.n	80073b6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2203      	movs	r2, #3
 80073b4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	2b0b      	cmp	r3, #11
 80073be:	f200 81f5 	bhi.w	80077ac <USBH_Process+0x418>
 80073c2:	a201      	add	r2, pc, #4	@ (adr r2, 80073c8 <USBH_Process+0x34>)
 80073c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c8:	080073f9 	.word	0x080073f9
 80073cc:	08007437 	.word	0x08007437
 80073d0:	080074ad 	.word	0x080074ad
 80073d4:	0800773b 	.word	0x0800773b
 80073d8:	080077ad 	.word	0x080077ad
 80073dc:	08007559 	.word	0x08007559
 80073e0:	080076d5 	.word	0x080076d5
 80073e4:	0800759b 	.word	0x0800759b
 80073e8:	080075c7 	.word	0x080075c7
 80073ec:	080075ef 	.word	0x080075ef
 80073f0:	0800763d 	.word	0x0800763d
 80073f4:	08007723 	.word	0x08007723
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 81d5 	beq.w	80077b0 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2201      	movs	r2, #1
 800740a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800740c:	20c8      	movs	r0, #200	@ 0xc8
 800740e:	f004 ffb2 	bl	800c376 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f004 feb7 	bl	800c186 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2200      	movs	r2, #0
 8007424:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007428:	2300      	movs	r3, #0
 800742a:	2200      	movs	r2, #0
 800742c:	2101      	movs	r1, #1
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 fc6a 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007434:	e1bc      	b.n	80077b0 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800743c:	b2db      	uxtb	r3, r3
 800743e:	2b01      	cmp	r3, #1
 8007440:	d107      	bne.n	8007452 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2202      	movs	r2, #2
 800744e:	701a      	strb	r2, [r3, #0]
 8007450:	e025      	b.n	800749e <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007458:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800745c:	d914      	bls.n	8007488 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007464:	3301      	adds	r3, #1
 8007466:	b2da      	uxtb	r2, r3
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007474:	2b03      	cmp	r3, #3
 8007476:	d903      	bls.n	8007480 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	220d      	movs	r2, #13
 800747c:	701a      	strb	r2, [r3, #0]
 800747e:	e00e      	b.n	800749e <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	701a      	strb	r2, [r3, #0]
 8007486:	e00a      	b.n	800749e <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800748e:	f103 020a 	add.w	r2, r3, #10
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007498:	200a      	movs	r0, #10
 800749a:	f004 ff6c 	bl	800c376 <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800749e:	2300      	movs	r3, #0
 80074a0:	2200      	movs	r2, #0
 80074a2:	2101      	movs	r1, #1
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f000 fc2f 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80074aa:	e188      	b.n	80077be <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d005      	beq.n	80074c2 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80074bc:	2104      	movs	r1, #4
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80074c2:	2064      	movs	r0, #100	@ 0x64
 80074c4:	f004 ff57 	bl	800c376 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f004 fe35 	bl	800c138 <USBH_LL_GetSpeed>
 80074ce:	4603      	mov	r3, r0
 80074d0:	461a      	mov	r2, r3
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2205      	movs	r2, #5
 80074dc:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80074de:	2100      	movs	r1, #0
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f001 fba2 	bl	8008c2a <USBH_AllocPipe>
 80074e6:	4603      	mov	r3, r0
 80074e8:	461a      	mov	r2, r3
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80074ee:	2180      	movs	r1, #128	@ 0x80
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f001 fb9a 	bl	8008c2a <USBH_AllocPipe>
 80074f6:	4603      	mov	r3, r0
 80074f8:	461a      	mov	r2, r3
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	7919      	ldrb	r1, [r3, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007512:	9202      	str	r2, [sp, #8]
 8007514:	2200      	movs	r2, #0
 8007516:	9201      	str	r2, [sp, #4]
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	4603      	mov	r3, r0
 800751c:	2280      	movs	r2, #128	@ 0x80
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f001 fb54 	bl	8008bcc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	7959      	ldrb	r1, [r3, #5]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007538:	9202      	str	r2, [sp, #8]
 800753a:	2200      	movs	r2, #0
 800753c:	9201      	str	r2, [sp, #4]
 800753e:	9300      	str	r3, [sp, #0]
 8007540:	4603      	mov	r3, r0
 8007542:	2200      	movs	r2, #0
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f001 fb41 	bl	8008bcc <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800754a:	2300      	movs	r3, #0
 800754c:	2200      	movs	r2, #0
 800754e:	2101      	movs	r1, #1
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f000 fbd9 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007556:	e132      	b.n	80077be <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 f935 	bl	80077c8 <USBH_HandleEnum>
 800755e:	4603      	mov	r3, r0
 8007560:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007562:	7bbb      	ldrb	r3, [r7, #14]
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b00      	cmp	r3, #0
 8007568:	f040 8124 	bne.w	80077b4 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800757a:	2b01      	cmp	r3, #1
 800757c:	d103      	bne.n	8007586 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2208      	movs	r2, #8
 8007582:	701a      	strb	r2, [r3, #0]
 8007584:	e002      	b.n	800758c <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2207      	movs	r2, #7
 800758a:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800758c:	2300      	movs	r3, #0
 800758e:	2200      	movs	r2, #0
 8007590:	2105      	movs	r1, #5
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 fbb8 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007598:	e10c      	b.n	80077b4 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	f000 8109 	beq.w	80077b8 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80075ac:	2101      	movs	r1, #1
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2208      	movs	r2, #8
 80075b6:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80075b8:	2300      	movs	r3, #0
 80075ba:	2200      	movs	r2, #0
 80075bc:	2105      	movs	r1, #5
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 fba2 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80075c4:	e0f8      	b.n	80077b8 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80075cc:	4619      	mov	r1, r3
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 fcc7 	bl	8007f62 <USBH_SetCfg>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d102      	bne.n	80075e0 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2209      	movs	r2, #9
 80075de:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80075e0:	2300      	movs	r3, #0
 80075e2:	2200      	movs	r2, #0
 80075e4:	2101      	movs	r1, #1
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 fb8e 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80075ec:	e0e7      	b.n	80077be <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80075f4:	f003 0320 	and.w	r3, r3, #32
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d015      	beq.n	8007628 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80075fc:	2101      	movs	r1, #1
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 fcd2 	bl	8007fa8 <USBH_SetFeature>
 8007604:	4603      	mov	r3, r0
 8007606:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007608:	7bbb      	ldrb	r3, [r7, #14]
 800760a:	b2db      	uxtb	r3, r3
 800760c:	2b00      	cmp	r3, #0
 800760e:	d103      	bne.n	8007618 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	220a      	movs	r2, #10
 8007614:	701a      	strb	r2, [r3, #0]
 8007616:	e00a      	b.n	800762e <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8007618:	7bbb      	ldrb	r3, [r7, #14]
 800761a:	b2db      	uxtb	r3, r3
 800761c:	2b03      	cmp	r3, #3
 800761e:	d106      	bne.n	800762e <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	220a      	movs	r2, #10
 8007624:	701a      	strb	r2, [r3, #0]
 8007626:	e002      	b.n	800762e <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	220a      	movs	r2, #10
 800762c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800762e:	2300      	movs	r3, #0
 8007630:	2200      	movs	r2, #0
 8007632:	2101      	movs	r1, #1
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 fb67 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800763a:	e0c0      	b.n	80077be <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007642:	2b00      	cmp	r3, #0
 8007644:	d03f      	beq.n	80076c6 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2200      	movs	r2, #0
 800764a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800764e:	2300      	movs	r3, #0
 8007650:	73fb      	strb	r3, [r7, #15]
 8007652:	e016      	b.n	8007682 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007654:	7bfa      	ldrb	r2, [r7, #15]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	32de      	adds	r2, #222	@ 0xde
 800765a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800765e:	791a      	ldrb	r2, [r3, #4]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007666:	429a      	cmp	r2, r3
 8007668:	d108      	bne.n	800767c <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 800766a:	7bfa      	ldrb	r2, [r7, #15]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	32de      	adds	r2, #222	@ 0xde
 8007670:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800767a:	e005      	b.n	8007688 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800767c:	7bfb      	ldrb	r3, [r7, #15]
 800767e:	3301      	adds	r3, #1
 8007680:	73fb      	strb	r3, [r7, #15]
 8007682:	7bfb      	ldrb	r3, [r7, #15]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d0e5      	beq.n	8007654 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800768e:	2b00      	cmp	r3, #0
 8007690:	d016      	beq.n	80076c0 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	4798      	blx	r3
 800769e:	4603      	mov	r3, r0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d109      	bne.n	80076b8 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2206      	movs	r2, #6
 80076a8:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80076b0:	2103      	movs	r1, #3
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	4798      	blx	r3
 80076b6:	e006      	b.n	80076c6 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	220d      	movs	r2, #13
 80076bc:	701a      	strb	r2, [r3, #0]
 80076be:	e002      	b.n	80076c6 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	220d      	movs	r2, #13
 80076c4:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80076c6:	2300      	movs	r3, #0
 80076c8:	2200      	movs	r2, #0
 80076ca:	2105      	movs	r1, #5
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f000 fb1b 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80076d2:	e074      	b.n	80077be <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d017      	beq.n	800770e <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076e4:	691b      	ldr	r3, [r3, #16]
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	4798      	blx	r3
 80076ea:	4603      	mov	r3, r0
 80076ec:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80076ee:	7bbb      	ldrb	r3, [r7, #14]
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d103      	bne.n	80076fe <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	220b      	movs	r2, #11
 80076fa:	701a      	strb	r2, [r3, #0]
 80076fc:	e00a      	b.n	8007714 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 80076fe:	7bbb      	ldrb	r3, [r7, #14]
 8007700:	b2db      	uxtb	r3, r3
 8007702:	2b02      	cmp	r3, #2
 8007704:	d106      	bne.n	8007714 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	220d      	movs	r2, #13
 800770a:	701a      	strb	r2, [r3, #0]
 800770c:	e002      	b.n	8007714 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	220d      	movs	r2, #13
 8007712:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007714:	2300      	movs	r3, #0
 8007716:	2200      	movs	r2, #0
 8007718:	2105      	movs	r1, #5
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 faf4 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007720:	e04d      	b.n	80077be <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007728:	2b00      	cmp	r3, #0
 800772a:	d047      	beq.n	80077bc <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007732:	695b      	ldr	r3, [r3, #20]
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	4798      	blx	r3
      }
      break;
 8007738:	e040      	b.n	80077bc <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7ff fd18 	bl	8007178 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800774e:	2b00      	cmp	r3, #0
 8007750:	d009      	beq.n	8007766 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800776c:	2b00      	cmp	r3, #0
 800776e:	d005      	beq.n	800777c <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007776:	2105      	movs	r1, #5
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007782:	b2db      	uxtb	r3, r3
 8007784:	2b01      	cmp	r3, #1
 8007786:	d107      	bne.n	8007798 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f7ff fdee 	bl	8007372 <USBH_Start>
 8007796:	e002      	b.n	800779e <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f004 fc97 	bl	800c0cc <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800779e:	2300      	movs	r3, #0
 80077a0:	2200      	movs	r2, #0
 80077a2:	2101      	movs	r1, #1
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 faaf 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80077aa:	e008      	b.n	80077be <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 80077ac:	bf00      	nop
 80077ae:	e006      	b.n	80077be <USBH_Process+0x42a>
      break;
 80077b0:	bf00      	nop
 80077b2:	e004      	b.n	80077be <USBH_Process+0x42a>
      break;
 80077b4:	bf00      	nop
 80077b6:	e002      	b.n	80077be <USBH_Process+0x42a>
    break;
 80077b8:	bf00      	nop
 80077ba:	e000      	b.n	80077be <USBH_Process+0x42a>
      break;
 80077bc:	bf00      	nop
  }
  return USBH_OK;
 80077be:	2300      	movs	r3, #0
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3710      	adds	r7, #16
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b088      	sub	sp, #32
 80077cc:	af04      	add	r7, sp, #16
 80077ce:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80077d0:	2301      	movs	r3, #1
 80077d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80077d4:	2301      	movs	r3, #1
 80077d6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	785b      	ldrb	r3, [r3, #1]
 80077dc:	2b07      	cmp	r3, #7
 80077de:	f200 81db 	bhi.w	8007b98 <USBH_HandleEnum+0x3d0>
 80077e2:	a201      	add	r2, pc, #4	@ (adr r2, 80077e8 <USBH_HandleEnum+0x20>)
 80077e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e8:	08007809 	.word	0x08007809
 80077ec:	080078c3 	.word	0x080078c3
 80077f0:	0800792d 	.word	0x0800792d
 80077f4:	080079b7 	.word	0x080079b7
 80077f8:	08007a21 	.word	0x08007a21
 80077fc:	08007a91 	.word	0x08007a91
 8007800:	08007afb 	.word	0x08007afb
 8007804:	08007b59 	.word	0x08007b59
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007808:	2108      	movs	r1, #8
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 fac6 	bl	8007d9c <USBH_Get_DevDesc>
 8007810:	4603      	mov	r3, r0
 8007812:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007814:	7bbb      	ldrb	r3, [r7, #14]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d12e      	bne.n	8007878 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	7919      	ldrb	r1, [r3, #4]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800783e:	9202      	str	r2, [sp, #8]
 8007840:	2200      	movs	r2, #0
 8007842:	9201      	str	r2, [sp, #4]
 8007844:	9300      	str	r3, [sp, #0]
 8007846:	4603      	mov	r3, r0
 8007848:	2280      	movs	r2, #128	@ 0x80
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f001 f9be 	bl	8008bcc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	7959      	ldrb	r1, [r3, #5]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007860:	687a      	ldr	r2, [r7, #4]
 8007862:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007864:	9202      	str	r2, [sp, #8]
 8007866:	2200      	movs	r2, #0
 8007868:	9201      	str	r2, [sp, #4]
 800786a:	9300      	str	r3, [sp, #0]
 800786c:	4603      	mov	r3, r0
 800786e:	2200      	movs	r2, #0
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f001 f9ab 	bl	8008bcc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007876:	e191      	b.n	8007b9c <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007878:	7bbb      	ldrb	r3, [r7, #14]
 800787a:	2b03      	cmp	r3, #3
 800787c:	f040 818e 	bne.w	8007b9c <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007886:	3301      	adds	r3, #1
 8007888:	b2da      	uxtb	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007896:	2b03      	cmp	r3, #3
 8007898:	d903      	bls.n	80078a2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	220d      	movs	r2, #13
 800789e:	701a      	strb	r2, [r3, #0]
      break;
 80078a0:	e17c      	b.n	8007b9c <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	795b      	ldrb	r3, [r3, #5]
 80078a6:	4619      	mov	r1, r3
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f001 f9df 	bl	8008c6c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	791b      	ldrb	r3, [r3, #4]
 80078b2:	4619      	mov	r1, r3
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f001 f9d9 	bl	8008c6c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	701a      	strb	r2, [r3, #0]
      break;
 80078c0:	e16c      	b.n	8007b9c <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80078c2:	2112      	movs	r1, #18
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f000 fa69 	bl	8007d9c <USBH_Get_DevDesc>
 80078ca:	4603      	mov	r3, r0
 80078cc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80078ce:	7bbb      	ldrb	r3, [r7, #14]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d103      	bne.n	80078dc <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2202      	movs	r2, #2
 80078d8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80078da:	e161      	b.n	8007ba0 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80078dc:	7bbb      	ldrb	r3, [r7, #14]
 80078de:	2b03      	cmp	r3, #3
 80078e0:	f040 815e 	bne.w	8007ba0 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80078ea:	3301      	adds	r3, #1
 80078ec:	b2da      	uxtb	r2, r3
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80078fa:	2b03      	cmp	r3, #3
 80078fc:	d903      	bls.n	8007906 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	220d      	movs	r2, #13
 8007902:	701a      	strb	r2, [r3, #0]
      break;
 8007904:	e14c      	b.n	8007ba0 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	795b      	ldrb	r3, [r3, #5]
 800790a:	4619      	mov	r1, r3
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f001 f9ad 	bl	8008c6c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	791b      	ldrb	r3, [r3, #4]
 8007916:	4619      	mov	r1, r3
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f001 f9a7 	bl	8008c6c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	701a      	strb	r2, [r3, #0]
      break;
 800792a:	e139      	b.n	8007ba0 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800792c:	2101      	movs	r1, #1
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 faf3 	bl	8007f1a <USBH_SetAddress>
 8007934:	4603      	mov	r3, r0
 8007936:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007938:	7bbb      	ldrb	r3, [r7, #14]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d130      	bne.n	80079a0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800793e:	2002      	movs	r0, #2
 8007940:	f004 fd19 	bl	800c376 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2201      	movs	r2, #1
 8007948:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2203      	movs	r2, #3
 8007950:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	7919      	ldrb	r1, [r3, #4]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007966:	9202      	str	r2, [sp, #8]
 8007968:	2200      	movs	r2, #0
 800796a:	9201      	str	r2, [sp, #4]
 800796c:	9300      	str	r3, [sp, #0]
 800796e:	4603      	mov	r3, r0
 8007970:	2280      	movs	r2, #128	@ 0x80
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f001 f92a 	bl	8008bcc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	7959      	ldrb	r1, [r3, #5]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800798c:	9202      	str	r2, [sp, #8]
 800798e:	2200      	movs	r2, #0
 8007990:	9201      	str	r2, [sp, #4]
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	4603      	mov	r3, r0
 8007996:	2200      	movs	r2, #0
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f001 f917 	bl	8008bcc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800799e:	e101      	b.n	8007ba4 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079a0:	7bbb      	ldrb	r3, [r7, #14]
 80079a2:	2b03      	cmp	r3, #3
 80079a4:	f040 80fe 	bne.w	8007ba4 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	220d      	movs	r2, #13
 80079ac:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	705a      	strb	r2, [r3, #1]
      break;
 80079b4:	e0f6      	b.n	8007ba4 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80079b6:	2109      	movs	r1, #9
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 fa1b 	bl	8007df4 <USBH_Get_CfgDesc>
 80079be:	4603      	mov	r3, r0
 80079c0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80079c2:	7bbb      	ldrb	r3, [r7, #14]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d103      	bne.n	80079d0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2204      	movs	r2, #4
 80079cc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80079ce:	e0eb      	b.n	8007ba8 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079d0:	7bbb      	ldrb	r3, [r7, #14]
 80079d2:	2b03      	cmp	r3, #3
 80079d4:	f040 80e8 	bne.w	8007ba8 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80079de:	3301      	adds	r3, #1
 80079e0:	b2da      	uxtb	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80079ee:	2b03      	cmp	r3, #3
 80079f0:	d903      	bls.n	80079fa <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	220d      	movs	r2, #13
 80079f6:	701a      	strb	r2, [r3, #0]
      break;
 80079f8:	e0d6      	b.n	8007ba8 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	795b      	ldrb	r3, [r3, #5]
 80079fe:	4619      	mov	r1, r3
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f001 f933 	bl	8008c6c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	791b      	ldrb	r3, [r3, #4]
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f001 f92d 	bl	8008c6c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	701a      	strb	r2, [r3, #0]
      break;
 8007a1e:	e0c3      	b.n	8007ba8 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8007a26:	4619      	mov	r1, r3
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 f9e3 	bl	8007df4 <USBH_Get_CfgDesc>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007a32:	7bbb      	ldrb	r3, [r7, #14]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d103      	bne.n	8007a40 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2205      	movs	r2, #5
 8007a3c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007a3e:	e0b5      	b.n	8007bac <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007a40:	7bbb      	ldrb	r3, [r7, #14]
 8007a42:	2b03      	cmp	r3, #3
 8007a44:	f040 80b2 	bne.w	8007bac <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007a4e:	3301      	adds	r3, #1
 8007a50:	b2da      	uxtb	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007a5e:	2b03      	cmp	r3, #3
 8007a60:	d903      	bls.n	8007a6a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	220d      	movs	r2, #13
 8007a66:	701a      	strb	r2, [r3, #0]
      break;
 8007a68:	e0a0      	b.n	8007bac <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	795b      	ldrb	r3, [r3, #5]
 8007a6e:	4619      	mov	r1, r3
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f001 f8fb 	bl	8008c6c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	791b      	ldrb	r3, [r3, #4]
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f001 f8f5 	bl	8008c6c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2200      	movs	r2, #0
 8007a86:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	701a      	strb	r2, [r3, #0]
      break;
 8007a8e:	e08d      	b.n	8007bac <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d025      	beq.n	8007ae6 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007aa6:	23ff      	movs	r3, #255	@ 0xff
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 f9cd 	bl	8007e48 <USBH_Get_StringDesc>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007ab2:	7bbb      	ldrb	r3, [r7, #14]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d109      	bne.n	8007acc <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2206      	movs	r2, #6
 8007abc:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007abe:	2300      	movs	r3, #0
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	2105      	movs	r1, #5
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f000 f91f 	bl	8007d08 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007aca:	e071      	b.n	8007bb0 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007acc:	7bbb      	ldrb	r3, [r7, #14]
 8007ace:	2b03      	cmp	r3, #3
 8007ad0:	d16e      	bne.n	8007bb0 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2206      	movs	r2, #6
 8007ad6:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007ad8:	2300      	movs	r3, #0
 8007ada:	2200      	movs	r2, #0
 8007adc:	2105      	movs	r1, #5
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 f912 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 8007ae4:	e064      	b.n	8007bb0 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2206      	movs	r2, #6
 8007aea:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007aec:	2300      	movs	r3, #0
 8007aee:	2200      	movs	r2, #0
 8007af0:	2105      	movs	r1, #5
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 f908 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 8007af8:	e05a      	b.n	8007bb0 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d01f      	beq.n	8007b44 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007b10:	23ff      	movs	r3, #255	@ 0xff
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f000 f998 	bl	8007e48 <USBH_Get_StringDesc>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007b1c:	7bbb      	ldrb	r3, [r7, #14]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d103      	bne.n	8007b2a <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2207      	movs	r2, #7
 8007b26:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007b28:	e044      	b.n	8007bb4 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007b2a:	7bbb      	ldrb	r3, [r7, #14]
 8007b2c:	2b03      	cmp	r3, #3
 8007b2e:	d141      	bne.n	8007bb4 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2207      	movs	r2, #7
 8007b34:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007b36:	2300      	movs	r3, #0
 8007b38:	2200      	movs	r2, #0
 8007b3a:	2105      	movs	r1, #5
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f000 f8e3 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 8007b42:	e037      	b.n	8007bb4 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2207      	movs	r2, #7
 8007b48:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	2105      	movs	r1, #5
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f000 f8d9 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 8007b56:	e02d      	b.n	8007bb4 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d017      	beq.n	8007b92 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007b6e:	23ff      	movs	r3, #255	@ 0xff
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 f969 	bl	8007e48 <USBH_Get_StringDesc>
 8007b76:	4603      	mov	r3, r0
 8007b78:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007b7a:	7bbb      	ldrb	r3, [r7, #14]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d102      	bne.n	8007b86 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007b80:	2300      	movs	r3, #0
 8007b82:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007b84:	e018      	b.n	8007bb8 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007b86:	7bbb      	ldrb	r3, [r7, #14]
 8007b88:	2b03      	cmp	r3, #3
 8007b8a:	d115      	bne.n	8007bb8 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	73fb      	strb	r3, [r7, #15]
      break;
 8007b90:	e012      	b.n	8007bb8 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8007b92:	2300      	movs	r3, #0
 8007b94:	73fb      	strb	r3, [r7, #15]
      break;
 8007b96:	e00f      	b.n	8007bb8 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8007b98:	bf00      	nop
 8007b9a:	e00e      	b.n	8007bba <USBH_HandleEnum+0x3f2>
      break;
 8007b9c:	bf00      	nop
 8007b9e:	e00c      	b.n	8007bba <USBH_HandleEnum+0x3f2>
      break;
 8007ba0:	bf00      	nop
 8007ba2:	e00a      	b.n	8007bba <USBH_HandleEnum+0x3f2>
      break;
 8007ba4:	bf00      	nop
 8007ba6:	e008      	b.n	8007bba <USBH_HandleEnum+0x3f2>
      break;
 8007ba8:	bf00      	nop
 8007baa:	e006      	b.n	8007bba <USBH_HandleEnum+0x3f2>
      break;
 8007bac:	bf00      	nop
 8007bae:	e004      	b.n	8007bba <USBH_HandleEnum+0x3f2>
      break;
 8007bb0:	bf00      	nop
 8007bb2:	e002      	b.n	8007bba <USBH_HandleEnum+0x3f2>
      break;
 8007bb4:	bf00      	nop
 8007bb6:	e000      	b.n	8007bba <USBH_HandleEnum+0x3f2>
      break;
 8007bb8:	bf00      	nop
  }
  return Status;
 8007bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b083      	sub	sp, #12
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	683a      	ldr	r2, [r7, #0]
 8007bd2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8007bd6:	bf00      	nop
 8007bd8:	370c      	adds	r7, #12
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr

08007be2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b082      	sub	sp, #8
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007bf0:	1c5a      	adds	r2, r3, #1
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 f804 	bl	8007c06 <USBH_HandleSof>
}
 8007bfe:	bf00      	nop
 8007c00:	3708      	adds	r7, #8
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b082      	sub	sp, #8
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	2b0b      	cmp	r3, #11
 8007c16:	d10a      	bne.n	8007c2e <USBH_HandleSof+0x28>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d005      	beq.n	8007c2e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c28:	699b      	ldr	r3, [r3, #24]
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	4798      	blx	r3
  }
}
 8007c2e:	bf00      	nop
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007c36:	b580      	push	{r7, lr}
 8007c38:	b082      	sub	sp, #8
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007c46:	2300      	movs	r3, #0
 8007c48:	2200      	movs	r2, #0
 8007c4a:	2101      	movs	r1, #1
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f000 f85b 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8007c52:	bf00      	nop
}
 8007c54:	3708      	adds	r7, #8
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007c5a:	b480      	push	{r7}
 8007c5c:	b083      	sub	sp, #12
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8007c72:	bf00      	nop
}
 8007c74:	370c      	adds	r7, #12
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007c7e:	b580      	push	{r7, lr}
 8007c80:	b082      	sub	sp, #8
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2201      	movs	r2, #1
 8007c8a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	2101      	movs	r1, #1
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f000 f82f 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3708      	adds	r7, #8
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b082      	sub	sp, #8
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f004 fa14 	bl	800c102 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	791b      	ldrb	r3, [r3, #4]
 8007cde:	4619      	mov	r1, r3
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 ffc3 	bl	8008c6c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	795b      	ldrb	r3, [r3, #5]
 8007cea:	4619      	mov	r1, r3
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 ffbd 	bl	8008c6c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	2101      	movs	r1, #1
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f000 f805 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007cfe:	2300      	movs	r3, #0
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3708      	adds	r7, #8
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	60f8      	str	r0, [r7, #12]
 8007d10:	607a      	str	r2, [r7, #4]
 8007d12:	603b      	str	r3, [r7, #0]
 8007d14:	460b      	mov	r3, r1
 8007d16:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8007d18:	7afa      	ldrb	r2, [r7, #11]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
  if (available_spaces != 0U)
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
  }
#else
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8007d26:	4618      	mov	r0, r3
 8007d28:	f001 fa34 	bl	8009194 <osMessageQueueGetSpace>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d00a      	beq.n	8007d48 <USBH_OS_PutMessage+0x40>
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	b2da      	uxtb	r2, r3
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f001 f968 	bl	8009018 <osMessageQueuePut>
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8007d48:	bf00      	nop
 8007d4a:	3710      	adds	r7, #16
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8007d64:	f04f 33ff 	mov.w	r3, #4294967295
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f001 f9b5 	bl	80090d8 <osMessageQueueGet>
 8007d6e:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d1f0      	bne.n	8007d58 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f7ff fb0c 	bl	8007394 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8007d7c:	e7ec      	b.n	8007d58 <USBH_Process_OS+0x8>

08007d7e <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8007d7e:	b580      	push	{r7, lr}
 8007d80:	b082      	sub	sp, #8
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007d86:	2300      	movs	r3, #0
 8007d88:	2200      	movs	r2, #0
 8007d8a:	2101      	movs	r1, #1
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f7ff ffbb 	bl	8007d08 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007d92:	2300      	movs	r3, #0
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3708      	adds	r7, #8
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b086      	sub	sp, #24
 8007da0:	af02      	add	r7, sp, #8
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	460b      	mov	r3, r1
 8007da6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007da8:	887b      	ldrh	r3, [r7, #2]
 8007daa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dae:	d901      	bls.n	8007db4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007db0:	2303      	movs	r3, #3
 8007db2:	e01b      	b.n	8007dec <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007dba:	887b      	ldrh	r3, [r7, #2]
 8007dbc:	9300      	str	r3, [sp, #0]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007dc4:	2100      	movs	r1, #0
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f000 f872 	bl	8007eb0 <USBH_GetDescriptor>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8007dd0:	7bfb      	ldrb	r3, [r7, #15]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d109      	bne.n	8007dea <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007ddc:	887a      	ldrh	r2, [r7, #2]
 8007dde:	4619      	mov	r1, r3
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f000 f929 	bl	8008038 <USBH_ParseDevDesc>
 8007de6:	4603      	mov	r3, r0
 8007de8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3710      	adds	r7, #16
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b086      	sub	sp, #24
 8007df8:	af02      	add	r7, sp, #8
 8007dfa:	6078      	str	r0, [r7, #4]
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	331c      	adds	r3, #28
 8007e04:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8007e06:	887b      	ldrh	r3, [r7, #2]
 8007e08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e0c:	d901      	bls.n	8007e12 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007e0e:	2303      	movs	r3, #3
 8007e10:	e016      	b.n	8007e40 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007e12:	887b      	ldrh	r3, [r7, #2]
 8007e14:	9300      	str	r3, [sp, #0]
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e1c:	2100      	movs	r1, #0
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 f846 	bl	8007eb0 <USBH_GetDescriptor>
 8007e24:	4603      	mov	r3, r0
 8007e26:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007e28:	7bfb      	ldrb	r3, [r7, #15]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d107      	bne.n	8007e3e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8007e2e:	887b      	ldrh	r3, [r7, #2]
 8007e30:	461a      	mov	r2, r3
 8007e32:	68b9      	ldr	r1, [r7, #8]
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 f9af 	bl	8008198 <USBH_ParseCfgDesc>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3710      	adds	r7, #16
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b088      	sub	sp, #32
 8007e4c:	af02      	add	r7, sp, #8
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	607a      	str	r2, [r7, #4]
 8007e52:	461a      	mov	r2, r3
 8007e54:	460b      	mov	r3, r1
 8007e56:	72fb      	strb	r3, [r7, #11]
 8007e58:	4613      	mov	r3, r2
 8007e5a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8007e5c:	893b      	ldrh	r3, [r7, #8]
 8007e5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e62:	d802      	bhi.n	8007e6a <USBH_Get_StringDesc+0x22>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d101      	bne.n	8007e6e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007e6a:	2303      	movs	r3, #3
 8007e6c:	e01c      	b.n	8007ea8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8007e6e:	7afb      	ldrb	r3, [r7, #11]
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007e76:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007e7e:	893b      	ldrh	r3, [r7, #8]
 8007e80:	9300      	str	r3, [sp, #0]
 8007e82:	460b      	mov	r3, r1
 8007e84:	2100      	movs	r1, #0
 8007e86:	68f8      	ldr	r0, [r7, #12]
 8007e88:	f000 f812 	bl	8007eb0 <USBH_GetDescriptor>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007e90:	7dfb      	ldrb	r3, [r7, #23]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d107      	bne.n	8007ea6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007e9c:	893a      	ldrh	r2, [r7, #8]
 8007e9e:	6879      	ldr	r1, [r7, #4]
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f000 fb8c 	bl	80085be <USBH_ParseStringDesc>
  }

  return status;
 8007ea6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3718      	adds	r7, #24
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	607b      	str	r3, [r7, #4]
 8007eba:	460b      	mov	r3, r1
 8007ebc:	72fb      	strb	r3, [r7, #11]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	789b      	ldrb	r3, [r3, #2]
 8007ec6:	2b01      	cmp	r3, #1
 8007ec8:	d11c      	bne.n	8007f04 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007eca:	7afb      	ldrb	r3, [r7, #11]
 8007ecc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007ed0:	b2da      	uxtb	r2, r3
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2206      	movs	r2, #6
 8007eda:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	893a      	ldrh	r2, [r7, #8]
 8007ee0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007ee2:	893b      	ldrh	r3, [r7, #8]
 8007ee4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007ee8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007eec:	d104      	bne.n	8007ef8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f240 4209 	movw	r2, #1033	@ 0x409
 8007ef4:	829a      	strh	r2, [r3, #20]
 8007ef6:	e002      	b.n	8007efe <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2200      	movs	r2, #0
 8007efc:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	8b3a      	ldrh	r2, [r7, #24]
 8007f02:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007f04:	8b3b      	ldrh	r3, [r7, #24]
 8007f06:	461a      	mov	r2, r3
 8007f08:	6879      	ldr	r1, [r7, #4]
 8007f0a:	68f8      	ldr	r0, [r7, #12]
 8007f0c:	f000 fba4 	bl	8008658 <USBH_CtlReq>
 8007f10:	4603      	mov	r3, r0
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3710      	adds	r7, #16
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}

08007f1a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007f1a:	b580      	push	{r7, lr}
 8007f1c:	b082      	sub	sp, #8
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	6078      	str	r0, [r7, #4]
 8007f22:	460b      	mov	r3, r1
 8007f24:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	789b      	ldrb	r3, [r3, #2]
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d10f      	bne.n	8007f4e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2205      	movs	r2, #5
 8007f38:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007f3a:	78fb      	ldrb	r3, [r7, #3]
 8007f3c:	b29a      	uxth	r2, r3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007f4e:	2200      	movs	r2, #0
 8007f50:	2100      	movs	r1, #0
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 fb80 	bl	8008658 <USBH_CtlReq>
 8007f58:	4603      	mov	r3, r0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3708      	adds	r7, #8
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}

08007f62 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007f62:	b580      	push	{r7, lr}
 8007f64:	b082      	sub	sp, #8
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	6078      	str	r0, [r7, #4]
 8007f6a:	460b      	mov	r3, r1
 8007f6c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	789b      	ldrb	r3, [r3, #2]
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d10e      	bne.n	8007f94 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2209      	movs	r2, #9
 8007f80:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	887a      	ldrh	r2, [r7, #2]
 8007f86:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007f94:	2200      	movs	r2, #0
 8007f96:	2100      	movs	r1, #0
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 fb5d 	bl	8008658 <USBH_CtlReq>
 8007f9e:	4603      	mov	r3, r0
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3708      	adds	r7, #8
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}

08007fa8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b082      	sub	sp, #8
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	789b      	ldrb	r3, [r3, #2]
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d10f      	bne.n	8007fdc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2203      	movs	r2, #3
 8007fc6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007fc8:	78fb      	ldrb	r3, [r7, #3]
 8007fca:	b29a      	uxth	r2, r3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007fdc:	2200      	movs	r2, #0
 8007fde:	2100      	movs	r1, #0
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f000 fb39 	bl	8008658 <USBH_CtlReq>
 8007fe6:	4603      	mov	r3, r0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3708      	adds	r7, #8
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	789b      	ldrb	r3, [r3, #2]
 8008000:	2b01      	cmp	r3, #1
 8008002:	d10f      	bne.n	8008024 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2202      	movs	r2, #2
 8008008:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2201      	movs	r2, #1
 800800e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2200      	movs	r2, #0
 8008014:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008016:	78fb      	ldrb	r3, [r7, #3]
 8008018:	b29a      	uxth	r2, r3
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008024:	2200      	movs	r2, #0
 8008026:	2100      	movs	r1, #0
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f000 fb15 	bl	8008658 <USBH_CtlReq>
 800802e:	4603      	mov	r3, r0
}
 8008030:	4618      	mov	r0, r3
 8008032:	3708      	adds	r7, #8
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008038:	b480      	push	{r7}
 800803a:	b087      	sub	sp, #28
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	4613      	mov	r3, r2
 8008044:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800804c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800804e:	2300      	movs	r3, #0
 8008050:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d101      	bne.n	800805c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008058:	2302      	movs	r3, #2
 800805a:	e094      	b.n	8008186 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	781a      	ldrb	r2, [r3, #0]
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	785a      	ldrb	r2, [r3, #1]
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	3302      	adds	r3, #2
 8008070:	781b      	ldrb	r3, [r3, #0]
 8008072:	461a      	mov	r2, r3
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	3303      	adds	r3, #3
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	021b      	lsls	r3, r3, #8
 800807c:	b29b      	uxth	r3, r3
 800807e:	4313      	orrs	r3, r2
 8008080:	b29a      	uxth	r2, r3
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	791a      	ldrb	r2, [r3, #4]
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	795a      	ldrb	r2, [r3, #5]
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	799a      	ldrb	r2, [r3, #6]
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	79da      	ldrb	r2, [r3, #7]
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d004      	beq.n	80080ba <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d11b      	bne.n	80080f2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	79db      	ldrb	r3, [r3, #7]
 80080be:	2b20      	cmp	r3, #32
 80080c0:	dc0f      	bgt.n	80080e2 <USBH_ParseDevDesc+0xaa>
 80080c2:	2b08      	cmp	r3, #8
 80080c4:	db0f      	blt.n	80080e6 <USBH_ParseDevDesc+0xae>
 80080c6:	3b08      	subs	r3, #8
 80080c8:	4a32      	ldr	r2, [pc, #200]	@ (8008194 <USBH_ParseDevDesc+0x15c>)
 80080ca:	fa22 f303 	lsr.w	r3, r2, r3
 80080ce:	f003 0301 	and.w	r3, r3, #1
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	bf14      	ite	ne
 80080d6:	2301      	movne	r3, #1
 80080d8:	2300      	moveq	r3, #0
 80080da:	b2db      	uxtb	r3, r3
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d106      	bne.n	80080ee <USBH_ParseDevDesc+0xb6>
 80080e0:	e001      	b.n	80080e6 <USBH_ParseDevDesc+0xae>
 80080e2:	2b40      	cmp	r3, #64	@ 0x40
 80080e4:	d003      	beq.n	80080ee <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	2208      	movs	r2, #8
 80080ea:	71da      	strb	r2, [r3, #7]
        break;
 80080ec:	e000      	b.n	80080f0 <USBH_ParseDevDesc+0xb8>
        break;
 80080ee:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80080f0:	e00e      	b.n	8008110 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80080f8:	2b02      	cmp	r3, #2
 80080fa:	d107      	bne.n	800810c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	79db      	ldrb	r3, [r3, #7]
 8008100:	2b08      	cmp	r3, #8
 8008102:	d005      	beq.n	8008110 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	2208      	movs	r2, #8
 8008108:	71da      	strb	r2, [r3, #7]
 800810a:	e001      	b.n	8008110 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800810c:	2303      	movs	r3, #3
 800810e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008110:	88fb      	ldrh	r3, [r7, #6]
 8008112:	2b08      	cmp	r3, #8
 8008114:	d936      	bls.n	8008184 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	3308      	adds	r3, #8
 800811a:	781b      	ldrb	r3, [r3, #0]
 800811c:	461a      	mov	r2, r3
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	3309      	adds	r3, #9
 8008122:	781b      	ldrb	r3, [r3, #0]
 8008124:	021b      	lsls	r3, r3, #8
 8008126:	b29b      	uxth	r3, r3
 8008128:	4313      	orrs	r3, r2
 800812a:	b29a      	uxth	r2, r3
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	330a      	adds	r3, #10
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	461a      	mov	r2, r3
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	330b      	adds	r3, #11
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	021b      	lsls	r3, r3, #8
 8008140:	b29b      	uxth	r3, r3
 8008142:	4313      	orrs	r3, r2
 8008144:	b29a      	uxth	r2, r3
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	330c      	adds	r3, #12
 800814e:	781b      	ldrb	r3, [r3, #0]
 8008150:	461a      	mov	r2, r3
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	330d      	adds	r3, #13
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	021b      	lsls	r3, r3, #8
 800815a:	b29b      	uxth	r3, r3
 800815c:	4313      	orrs	r3, r2
 800815e:	b29a      	uxth	r2, r3
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	7b9a      	ldrb	r2, [r3, #14]
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	7bda      	ldrb	r2, [r3, #15]
 8008170:	693b      	ldr	r3, [r7, #16]
 8008172:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	7c1a      	ldrb	r2, [r3, #16]
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	7c5a      	ldrb	r2, [r3, #17]
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008184:	7dfb      	ldrb	r3, [r7, #23]
}
 8008186:	4618      	mov	r0, r3
 8008188:	371c      	adds	r7, #28
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop
 8008194:	01000101 	.word	0x01000101

08008198 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b08c      	sub	sp, #48	@ 0x30
 800819c:	af00      	add	r7, sp, #0
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	60b9      	str	r1, [r7, #8]
 80081a2:	4613      	mov	r3, r2
 80081a4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80081ac:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80081ae:	2300      	movs	r3, #0
 80081b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80081b4:	2300      	movs	r3, #0
 80081b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80081ba:	2300      	movs	r3, #0
 80081bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d101      	bne.n	80081ca <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80081c6:	2302      	movs	r3, #2
 80081c8:	e0de      	b.n	8008388 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80081ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d0:	781b      	ldrb	r3, [r3, #0]
 80081d2:	2b09      	cmp	r3, #9
 80081d4:	d002      	beq.n	80081dc <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80081d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d8:	2209      	movs	r2, #9
 80081da:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	781a      	ldrb	r2, [r3, #0]
 80081e0:	6a3b      	ldr	r3, [r7, #32]
 80081e2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	785a      	ldrb	r2, [r3, #1]
 80081e8:	6a3b      	ldr	r3, [r7, #32]
 80081ea:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	3302      	adds	r3, #2
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	461a      	mov	r2, r3
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	3303      	adds	r3, #3
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	021b      	lsls	r3, r3, #8
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	4313      	orrs	r3, r2
 8008200:	b29b      	uxth	r3, r3
 8008202:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008206:	bf28      	it	cs
 8008208:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800820c:	b29a      	uxth	r2, r3
 800820e:	6a3b      	ldr	r3, [r7, #32]
 8008210:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	791a      	ldrb	r2, [r3, #4]
 8008216:	6a3b      	ldr	r3, [r7, #32]
 8008218:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	795a      	ldrb	r2, [r3, #5]
 800821e:	6a3b      	ldr	r3, [r7, #32]
 8008220:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	799a      	ldrb	r2, [r3, #6]
 8008226:	6a3b      	ldr	r3, [r7, #32]
 8008228:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	79da      	ldrb	r2, [r3, #7]
 800822e:	6a3b      	ldr	r3, [r7, #32]
 8008230:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	7a1a      	ldrb	r2, [r3, #8]
 8008236:	6a3b      	ldr	r3, [r7, #32]
 8008238:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800823a:	88fb      	ldrh	r3, [r7, #6]
 800823c:	2b09      	cmp	r3, #9
 800823e:	f240 80a1 	bls.w	8008384 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8008242:	2309      	movs	r3, #9
 8008244:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008246:	2300      	movs	r3, #0
 8008248:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800824a:	e085      	b.n	8008358 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800824c:	f107 0316 	add.w	r3, r7, #22
 8008250:	4619      	mov	r1, r3
 8008252:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008254:	f000 f9e6 	bl	8008624 <USBH_GetNextDesc>
 8008258:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800825a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800825c:	785b      	ldrb	r3, [r3, #1]
 800825e:	2b04      	cmp	r3, #4
 8008260:	d17a      	bne.n	8008358 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	2b09      	cmp	r3, #9
 8008268:	d002      	beq.n	8008270 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800826a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800826c:	2209      	movs	r2, #9
 800826e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008270:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008274:	221a      	movs	r2, #26
 8008276:	fb02 f303 	mul.w	r3, r2, r3
 800827a:	3308      	adds	r3, #8
 800827c:	6a3a      	ldr	r2, [r7, #32]
 800827e:	4413      	add	r3, r2
 8008280:	3302      	adds	r3, #2
 8008282:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008284:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008286:	69f8      	ldr	r0, [r7, #28]
 8008288:	f000 f882 	bl	8008390 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800828c:	2300      	movs	r3, #0
 800828e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8008292:	2300      	movs	r3, #0
 8008294:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008296:	e043      	b.n	8008320 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008298:	f107 0316 	add.w	r3, r7, #22
 800829c:	4619      	mov	r1, r3
 800829e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80082a0:	f000 f9c0 	bl	8008624 <USBH_GetNextDesc>
 80082a4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80082a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a8:	785b      	ldrb	r3, [r3, #1]
 80082aa:	2b05      	cmp	r3, #5
 80082ac:	d138      	bne.n	8008320 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	795b      	ldrb	r3, [r3, #5]
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d113      	bne.n	80082de <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80082ba:	2b02      	cmp	r3, #2
 80082bc:	d003      	beq.n	80082c6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	799b      	ldrb	r3, [r3, #6]
 80082c2:	2b03      	cmp	r3, #3
 80082c4:	d10b      	bne.n	80082de <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80082c6:	69fb      	ldr	r3, [r7, #28]
 80082c8:	79db      	ldrb	r3, [r3, #7]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d10b      	bne.n	80082e6 <USBH_ParseCfgDesc+0x14e>
 80082ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	2b09      	cmp	r3, #9
 80082d4:	d007      	beq.n	80082e6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80082d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d8:	2209      	movs	r2, #9
 80082da:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80082dc:	e003      	b.n	80082e6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80082de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082e0:	2207      	movs	r2, #7
 80082e2:	701a      	strb	r2, [r3, #0]
 80082e4:	e000      	b.n	80082e8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80082e6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80082e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082ec:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80082f0:	3201      	adds	r2, #1
 80082f2:	00d2      	lsls	r2, r2, #3
 80082f4:	211a      	movs	r1, #26
 80082f6:	fb01 f303 	mul.w	r3, r1, r3
 80082fa:	4413      	add	r3, r2
 80082fc:	3308      	adds	r3, #8
 80082fe:	6a3a      	ldr	r2, [r7, #32]
 8008300:	4413      	add	r3, r2
 8008302:	3304      	adds	r3, #4
 8008304:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008306:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008308:	69b9      	ldr	r1, [r7, #24]
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f000 f86f 	bl	80083ee <USBH_ParseEPDesc>
 8008310:	4603      	mov	r3, r0
 8008312:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008316:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800831a:	3301      	adds	r3, #1
 800831c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008320:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008324:	2b01      	cmp	r3, #1
 8008326:	d80a      	bhi.n	800833e <USBH_ParseCfgDesc+0x1a6>
 8008328:	69fb      	ldr	r3, [r7, #28]
 800832a:	791b      	ldrb	r3, [r3, #4]
 800832c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008330:	429a      	cmp	r2, r3
 8008332:	d204      	bcs.n	800833e <USBH_ParseCfgDesc+0x1a6>
 8008334:	6a3b      	ldr	r3, [r7, #32]
 8008336:	885a      	ldrh	r2, [r3, #2]
 8008338:	8afb      	ldrh	r3, [r7, #22]
 800833a:	429a      	cmp	r2, r3
 800833c:	d8ac      	bhi.n	8008298 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800833e:	69fb      	ldr	r3, [r7, #28]
 8008340:	791b      	ldrb	r3, [r3, #4]
 8008342:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008346:	429a      	cmp	r2, r3
 8008348:	d201      	bcs.n	800834e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800834a:	2303      	movs	r3, #3
 800834c:	e01c      	b.n	8008388 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800834e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008352:	3301      	adds	r3, #1
 8008354:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008358:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800835c:	2b01      	cmp	r3, #1
 800835e:	d805      	bhi.n	800836c <USBH_ParseCfgDesc+0x1d4>
 8008360:	6a3b      	ldr	r3, [r7, #32]
 8008362:	885a      	ldrh	r2, [r3, #2]
 8008364:	8afb      	ldrh	r3, [r7, #22]
 8008366:	429a      	cmp	r2, r3
 8008368:	f63f af70 	bhi.w	800824c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800836c:	6a3b      	ldr	r3, [r7, #32]
 800836e:	791b      	ldrb	r3, [r3, #4]
 8008370:	2b02      	cmp	r3, #2
 8008372:	bf28      	it	cs
 8008374:	2302      	movcs	r3, #2
 8008376:	b2db      	uxtb	r3, r3
 8008378:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800837c:	429a      	cmp	r2, r3
 800837e:	d201      	bcs.n	8008384 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8008380:	2303      	movs	r3, #3
 8008382:	e001      	b.n	8008388 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8008384:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008388:	4618      	mov	r0, r3
 800838a:	3730      	adds	r7, #48	@ 0x30
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}

08008390 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
 8008398:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	781a      	ldrb	r2, [r3, #0]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	785a      	ldrb	r2, [r3, #1]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	789a      	ldrb	r2, [r3, #2]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	78da      	ldrb	r2, [r3, #3]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	791a      	ldrb	r2, [r3, #4]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	795a      	ldrb	r2, [r3, #5]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	799a      	ldrb	r2, [r3, #6]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	79da      	ldrb	r2, [r3, #7]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	7a1a      	ldrb	r2, [r3, #8]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	721a      	strb	r2, [r3, #8]
}
 80083e2:	bf00      	nop
 80083e4:	370c      	adds	r7, #12
 80083e6:	46bd      	mov	sp, r7
 80083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ec:	4770      	bx	lr

080083ee <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80083ee:	b480      	push	{r7}
 80083f0:	b087      	sub	sp, #28
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	60f8      	str	r0, [r7, #12]
 80083f6:	60b9      	str	r1, [r7, #8]
 80083f8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80083fa:	2300      	movs	r3, #0
 80083fc:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	781a      	ldrb	r2, [r3, #0]
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	785a      	ldrb	r2, [r3, #1]
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	789a      	ldrb	r2, [r3, #2]
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	78da      	ldrb	r2, [r3, #3]
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	3304      	adds	r3, #4
 8008422:	781b      	ldrb	r3, [r3, #0]
 8008424:	461a      	mov	r2, r3
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	3305      	adds	r3, #5
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	021b      	lsls	r3, r3, #8
 800842e:	b29b      	uxth	r3, r3
 8008430:	4313      	orrs	r3, r2
 8008432:	b29a      	uxth	r2, r3
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	799a      	ldrb	r2, [r3, #6]
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	889b      	ldrh	r3, [r3, #4]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d009      	beq.n	800845c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800844c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008450:	d804      	bhi.n	800845c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008456:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800845a:	d901      	bls.n	8008460 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800845c:	2303      	movs	r3, #3
 800845e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008466:	2b00      	cmp	r3, #0
 8008468:	d136      	bne.n	80084d8 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	78db      	ldrb	r3, [r3, #3]
 800846e:	f003 0303 	and.w	r3, r3, #3
 8008472:	2b02      	cmp	r3, #2
 8008474:	d108      	bne.n	8008488 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	889b      	ldrh	r3, [r3, #4]
 800847a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800847e:	f240 8097 	bls.w	80085b0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008482:	2303      	movs	r3, #3
 8008484:	75fb      	strb	r3, [r7, #23]
 8008486:	e093      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	78db      	ldrb	r3, [r3, #3]
 800848c:	f003 0303 	and.w	r3, r3, #3
 8008490:	2b00      	cmp	r3, #0
 8008492:	d107      	bne.n	80084a4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	889b      	ldrh	r3, [r3, #4]
 8008498:	2b40      	cmp	r3, #64	@ 0x40
 800849a:	f240 8089 	bls.w	80085b0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800849e:	2303      	movs	r3, #3
 80084a0:	75fb      	strb	r3, [r7, #23]
 80084a2:	e085      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	78db      	ldrb	r3, [r3, #3]
 80084a8:	f003 0303 	and.w	r3, r3, #3
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d005      	beq.n	80084bc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	78db      	ldrb	r3, [r3, #3]
 80084b4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80084b8:	2b03      	cmp	r3, #3
 80084ba:	d10a      	bne.n	80084d2 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	799b      	ldrb	r3, [r3, #6]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d003      	beq.n	80084cc <USBH_ParseEPDesc+0xde>
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	799b      	ldrb	r3, [r3, #6]
 80084c8:	2b10      	cmp	r3, #16
 80084ca:	d970      	bls.n	80085ae <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80084cc:	2303      	movs	r3, #3
 80084ce:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80084d0:	e06d      	b.n	80085ae <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80084d2:	2303      	movs	r3, #3
 80084d4:	75fb      	strb	r3, [r7, #23]
 80084d6:	e06b      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d13c      	bne.n	800855c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	78db      	ldrb	r3, [r3, #3]
 80084e6:	f003 0303 	and.w	r3, r3, #3
 80084ea:	2b02      	cmp	r3, #2
 80084ec:	d005      	beq.n	80084fa <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	78db      	ldrb	r3, [r3, #3]
 80084f2:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d106      	bne.n	8008508 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	889b      	ldrh	r3, [r3, #4]
 80084fe:	2b40      	cmp	r3, #64	@ 0x40
 8008500:	d956      	bls.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008502:	2303      	movs	r3, #3
 8008504:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008506:	e053      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	78db      	ldrb	r3, [r3, #3]
 800850c:	f003 0303 	and.w	r3, r3, #3
 8008510:	2b01      	cmp	r3, #1
 8008512:	d10e      	bne.n	8008532 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	799b      	ldrb	r3, [r3, #6]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d007      	beq.n	800852c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008520:	2b10      	cmp	r3, #16
 8008522:	d803      	bhi.n	800852c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008528:	2b40      	cmp	r3, #64	@ 0x40
 800852a:	d941      	bls.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800852c:	2303      	movs	r3, #3
 800852e:	75fb      	strb	r3, [r7, #23]
 8008530:	e03e      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	78db      	ldrb	r3, [r3, #3]
 8008536:	f003 0303 	and.w	r3, r3, #3
 800853a:	2b03      	cmp	r3, #3
 800853c:	d10b      	bne.n	8008556 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	799b      	ldrb	r3, [r3, #6]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d004      	beq.n	8008550 <USBH_ParseEPDesc+0x162>
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	889b      	ldrh	r3, [r3, #4]
 800854a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800854e:	d32f      	bcc.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008550:	2303      	movs	r3, #3
 8008552:	75fb      	strb	r3, [r7, #23]
 8008554:	e02c      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008556:	2303      	movs	r3, #3
 8008558:	75fb      	strb	r3, [r7, #23]
 800855a:	e029      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008562:	2b02      	cmp	r3, #2
 8008564:	d120      	bne.n	80085a8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	78db      	ldrb	r3, [r3, #3]
 800856a:	f003 0303 	and.w	r3, r3, #3
 800856e:	2b00      	cmp	r3, #0
 8008570:	d106      	bne.n	8008580 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	889b      	ldrh	r3, [r3, #4]
 8008576:	2b08      	cmp	r3, #8
 8008578:	d01a      	beq.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800857a:	2303      	movs	r3, #3
 800857c:	75fb      	strb	r3, [r7, #23]
 800857e:	e017      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	78db      	ldrb	r3, [r3, #3]
 8008584:	f003 0303 	and.w	r3, r3, #3
 8008588:	2b03      	cmp	r3, #3
 800858a:	d10a      	bne.n	80085a2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	799b      	ldrb	r3, [r3, #6]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d003      	beq.n	800859c <USBH_ParseEPDesc+0x1ae>
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	889b      	ldrh	r3, [r3, #4]
 8008598:	2b08      	cmp	r3, #8
 800859a:	d909      	bls.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800859c:	2303      	movs	r3, #3
 800859e:	75fb      	strb	r3, [r7, #23]
 80085a0:	e006      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80085a2:	2303      	movs	r3, #3
 80085a4:	75fb      	strb	r3, [r7, #23]
 80085a6:	e003      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80085a8:	2303      	movs	r3, #3
 80085aa:	75fb      	strb	r3, [r7, #23]
 80085ac:	e000      	b.n	80085b0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80085ae:	bf00      	nop
  }

  return status;
 80085b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	371c      	adds	r7, #28
 80085b6:	46bd      	mov	sp, r7
 80085b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085bc:	4770      	bx	lr

080085be <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80085be:	b480      	push	{r7}
 80085c0:	b087      	sub	sp, #28
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	60f8      	str	r0, [r7, #12]
 80085c6:	60b9      	str	r1, [r7, #8]
 80085c8:	4613      	mov	r3, r2
 80085ca:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	3301      	adds	r3, #1
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	2b03      	cmp	r3, #3
 80085d4:	d120      	bne.n	8008618 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	1e9a      	subs	r2, r3, #2
 80085dc:	88fb      	ldrh	r3, [r7, #6]
 80085de:	4293      	cmp	r3, r2
 80085e0:	bf28      	it	cs
 80085e2:	4613      	movcs	r3, r2
 80085e4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	3302      	adds	r3, #2
 80085ea:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80085ec:	2300      	movs	r3, #0
 80085ee:	82fb      	strh	r3, [r7, #22]
 80085f0:	e00b      	b.n	800860a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80085f2:	8afb      	ldrh	r3, [r7, #22]
 80085f4:	68fa      	ldr	r2, [r7, #12]
 80085f6:	4413      	add	r3, r2
 80085f8:	781a      	ldrb	r2, [r3, #0]
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	701a      	strb	r2, [r3, #0]
      pdest++;
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	3301      	adds	r3, #1
 8008602:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008604:	8afb      	ldrh	r3, [r7, #22]
 8008606:	3302      	adds	r3, #2
 8008608:	82fb      	strh	r3, [r7, #22]
 800860a:	8afa      	ldrh	r2, [r7, #22]
 800860c:	8abb      	ldrh	r3, [r7, #20]
 800860e:	429a      	cmp	r2, r3
 8008610:	d3ef      	bcc.n	80085f2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	2200      	movs	r2, #0
 8008616:	701a      	strb	r2, [r3, #0]
  }
}
 8008618:	bf00      	nop
 800861a:	371c      	adds	r7, #28
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008624:	b480      	push	{r7}
 8008626:	b085      	sub	sp, #20
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	881b      	ldrh	r3, [r3, #0]
 8008632:	687a      	ldr	r2, [r7, #4]
 8008634:	7812      	ldrb	r2, [r2, #0]
 8008636:	4413      	add	r3, r2
 8008638:	b29a      	uxth	r2, r3
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	4413      	add	r3, r2
 8008648:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800864a:	68fb      	ldr	r3, [r7, #12]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3714      	adds	r7, #20
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr

08008658 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b086      	sub	sp, #24
 800865c:	af00      	add	r7, sp, #0
 800865e:	60f8      	str	r0, [r7, #12]
 8008660:	60b9      	str	r1, [r7, #8]
 8008662:	4613      	mov	r3, r2
 8008664:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008666:	2301      	movs	r3, #1
 8008668:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	789b      	ldrb	r3, [r3, #2]
 800866e:	2b01      	cmp	r3, #1
 8008670:	d002      	beq.n	8008678 <USBH_CtlReq+0x20>
 8008672:	2b02      	cmp	r3, #2
 8008674:	d015      	beq.n	80086a2 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8008676:	e033      	b.n	80086e0 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	68ba      	ldr	r2, [r7, #8]
 800867c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	88fa      	ldrh	r2, [r7, #6]
 8008682:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2201      	movs	r2, #1
 8008688:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	2202      	movs	r2, #2
 800868e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008690:	2301      	movs	r3, #1
 8008692:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008694:	2300      	movs	r3, #0
 8008696:	2200      	movs	r2, #0
 8008698:	2103      	movs	r1, #3
 800869a:	68f8      	ldr	r0, [r7, #12]
 800869c:	f7ff fb34 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 80086a0:	e01e      	b.n	80086e0 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 80086a2:	68f8      	ldr	r0, [r7, #12]
 80086a4:	f000 f822 	bl	80086ec <USBH_HandleControl>
 80086a8:	4603      	mov	r3, r0
 80086aa:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80086ac:	7dfb      	ldrb	r3, [r7, #23]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d002      	beq.n	80086b8 <USBH_CtlReq+0x60>
 80086b2:	7dfb      	ldrb	r3, [r7, #23]
 80086b4:	2b03      	cmp	r3, #3
 80086b6:	d106      	bne.n	80086c6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2201      	movs	r2, #1
 80086bc:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2200      	movs	r2, #0
 80086c2:	761a      	strb	r2, [r3, #24]
 80086c4:	e005      	b.n	80086d2 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 80086c6:	7dfb      	ldrb	r3, [r7, #23]
 80086c8:	2b02      	cmp	r3, #2
 80086ca:	d102      	bne.n	80086d2 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2201      	movs	r2, #1
 80086d0:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80086d2:	2300      	movs	r3, #0
 80086d4:	2200      	movs	r2, #0
 80086d6:	2103      	movs	r1, #3
 80086d8:	68f8      	ldr	r0, [r7, #12]
 80086da:	f7ff fb15 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 80086de:	bf00      	nop
  }
  return status;
 80086e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3718      	adds	r7, #24
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
	...

080086ec <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b086      	sub	sp, #24
 80086f0:	af02      	add	r7, sp, #8
 80086f2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80086f4:	2301      	movs	r3, #1
 80086f6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80086f8:	2300      	movs	r3, #0
 80086fa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	7e1b      	ldrb	r3, [r3, #24]
 8008700:	3b01      	subs	r3, #1
 8008702:	2b0a      	cmp	r3, #10
 8008704:	f200 81b2 	bhi.w	8008a6c <USBH_HandleControl+0x380>
 8008708:	a201      	add	r2, pc, #4	@ (adr r2, 8008710 <USBH_HandleControl+0x24>)
 800870a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800870e:	bf00      	nop
 8008710:	0800873d 	.word	0x0800873d
 8008714:	08008757 	.word	0x08008757
 8008718:	080087d9 	.word	0x080087d9
 800871c:	080087ff 	.word	0x080087ff
 8008720:	0800885d 	.word	0x0800885d
 8008724:	08008887 	.word	0x08008887
 8008728:	08008909 	.word	0x08008909
 800872c:	0800892b 	.word	0x0800892b
 8008730:	0800898d 	.word	0x0800898d
 8008734:	080089b3 	.word	0x080089b3
 8008738:	08008a15 	.word	0x08008a15
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f103 0110 	add.w	r1, r3, #16
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	795b      	ldrb	r3, [r3, #5]
 8008746:	461a      	mov	r2, r3
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 f99f 	bl	8008a8c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2202      	movs	r2, #2
 8008752:	761a      	strb	r2, [r3, #24]
      break;
 8008754:	e195      	b.n	8008a82 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	795b      	ldrb	r3, [r3, #5]
 800875a:	4619      	mov	r1, r3
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f003 fdad 	bl	800c2bc <USBH_LL_GetURBState>
 8008762:	4603      	mov	r3, r0
 8008764:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008766:	7bbb      	ldrb	r3, [r7, #14]
 8008768:	2b01      	cmp	r3, #1
 800876a:	d124      	bne.n	80087b6 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	7c1b      	ldrb	r3, [r3, #16]
 8008770:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008774:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	8adb      	ldrh	r3, [r3, #22]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00a      	beq.n	8008794 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800877e:	7b7b      	ldrb	r3, [r7, #13]
 8008780:	2b80      	cmp	r3, #128	@ 0x80
 8008782:	d103      	bne.n	800878c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2203      	movs	r2, #3
 8008788:	761a      	strb	r2, [r3, #24]
 800878a:	e00d      	b.n	80087a8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2205      	movs	r2, #5
 8008790:	761a      	strb	r2, [r3, #24]
 8008792:	e009      	b.n	80087a8 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8008794:	7b7b      	ldrb	r3, [r7, #13]
 8008796:	2b80      	cmp	r3, #128	@ 0x80
 8008798:	d103      	bne.n	80087a2 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2209      	movs	r2, #9
 800879e:	761a      	strb	r2, [r3, #24]
 80087a0:	e002      	b.n	80087a8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2207      	movs	r2, #7
 80087a6:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80087a8:	2300      	movs	r3, #0
 80087aa:	2200      	movs	r2, #0
 80087ac:	2103      	movs	r1, #3
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f7ff faaa 	bl	8007d08 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80087b4:	e15c      	b.n	8008a70 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80087b6:	7bbb      	ldrb	r3, [r7, #14]
 80087b8:	2b04      	cmp	r3, #4
 80087ba:	d003      	beq.n	80087c4 <USBH_HandleControl+0xd8>
 80087bc:	7bbb      	ldrb	r3, [r7, #14]
 80087be:	2b02      	cmp	r3, #2
 80087c0:	f040 8156 	bne.w	8008a70 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	220b      	movs	r2, #11
 80087c8:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80087ca:	2300      	movs	r3, #0
 80087cc:	2200      	movs	r2, #0
 80087ce:	2103      	movs	r1, #3
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f7ff fa99 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 80087d6:	e14b      	b.n	8008a70 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80087de:	b29a      	uxth	r2, r3
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6899      	ldr	r1, [r3, #8]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	899a      	ldrh	r2, [r3, #12]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	791b      	ldrb	r3, [r3, #4]
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 f98a 	bl	8008b0a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2204      	movs	r2, #4
 80087fa:	761a      	strb	r2, [r3, #24]
      break;
 80087fc:	e141      	b.n	8008a82 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	791b      	ldrb	r3, [r3, #4]
 8008802:	4619      	mov	r1, r3
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f003 fd59 	bl	800c2bc <USBH_LL_GetURBState>
 800880a:	4603      	mov	r3, r0
 800880c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800880e:	7bbb      	ldrb	r3, [r7, #14]
 8008810:	2b01      	cmp	r3, #1
 8008812:	d109      	bne.n	8008828 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2209      	movs	r2, #9
 8008818:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800881a:	2300      	movs	r3, #0
 800881c:	2200      	movs	r2, #0
 800881e:	2103      	movs	r1, #3
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f7ff fa71 	bl	8007d08 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008826:	e125      	b.n	8008a74 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8008828:	7bbb      	ldrb	r3, [r7, #14]
 800882a:	2b05      	cmp	r3, #5
 800882c:	d108      	bne.n	8008840 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 800882e:	2303      	movs	r3, #3
 8008830:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008832:	2300      	movs	r3, #0
 8008834:	2200      	movs	r2, #0
 8008836:	2103      	movs	r1, #3
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f7ff fa65 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 800883e:	e119      	b.n	8008a74 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8008840:	7bbb      	ldrb	r3, [r7, #14]
 8008842:	2b04      	cmp	r3, #4
 8008844:	f040 8116 	bne.w	8008a74 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	220b      	movs	r2, #11
 800884c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800884e:	2300      	movs	r3, #0
 8008850:	2200      	movs	r2, #0
 8008852:	2103      	movs	r1, #3
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f7ff fa57 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 800885a:	e10b      	b.n	8008a74 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6899      	ldr	r1, [r3, #8]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	899a      	ldrh	r2, [r3, #12]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	795b      	ldrb	r3, [r3, #5]
 8008868:	2001      	movs	r0, #1
 800886a:	9000      	str	r0, [sp, #0]
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 f927 	bl	8008ac0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008878:	b29a      	uxth	r2, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2206      	movs	r2, #6
 8008882:	761a      	strb	r2, [r3, #24]
      break;
 8008884:	e0fd      	b.n	8008a82 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	795b      	ldrb	r3, [r3, #5]
 800888a:	4619      	mov	r1, r3
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f003 fd15 	bl	800c2bc <USBH_LL_GetURBState>
 8008892:	4603      	mov	r3, r0
 8008894:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008896:	7bbb      	ldrb	r3, [r7, #14]
 8008898:	2b01      	cmp	r3, #1
 800889a:	d109      	bne.n	80088b0 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2207      	movs	r2, #7
 80088a0:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80088a2:	2300      	movs	r3, #0
 80088a4:	2200      	movs	r2, #0
 80088a6:	2103      	movs	r1, #3
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f7ff fa2d 	bl	8007d08 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80088ae:	e0e3      	b.n	8008a78 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 80088b0:	7bbb      	ldrb	r3, [r7, #14]
 80088b2:	2b05      	cmp	r3, #5
 80088b4:	d10b      	bne.n	80088ce <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	220c      	movs	r2, #12
 80088ba:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80088bc:	2303      	movs	r3, #3
 80088be:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80088c0:	2300      	movs	r3, #0
 80088c2:	2200      	movs	r2, #0
 80088c4:	2103      	movs	r1, #3
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f7ff fa1e 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 80088cc:	e0d4      	b.n	8008a78 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 80088ce:	7bbb      	ldrb	r3, [r7, #14]
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	d109      	bne.n	80088e8 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2205      	movs	r2, #5
 80088d8:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80088da:	2300      	movs	r3, #0
 80088dc:	2200      	movs	r2, #0
 80088de:	2103      	movs	r1, #3
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f7ff fa11 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 80088e6:	e0c7      	b.n	8008a78 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 80088e8:	7bbb      	ldrb	r3, [r7, #14]
 80088ea:	2b04      	cmp	r3, #4
 80088ec:	f040 80c4 	bne.w	8008a78 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	220b      	movs	r2, #11
 80088f4:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80088f6:	2302      	movs	r3, #2
 80088f8:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80088fa:	2300      	movs	r3, #0
 80088fc:	2200      	movs	r2, #0
 80088fe:	2103      	movs	r1, #3
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f7ff fa01 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 8008906:	e0b7      	b.n	8008a78 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	791b      	ldrb	r3, [r3, #4]
 800890c:	2200      	movs	r2, #0
 800890e:	2100      	movs	r1, #0
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 f8fa 	bl	8008b0a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800891c:	b29a      	uxth	r2, r3
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2208      	movs	r2, #8
 8008926:	761a      	strb	r2, [r3, #24]

      break;
 8008928:	e0ab      	b.n	8008a82 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	791b      	ldrb	r3, [r3, #4]
 800892e:	4619      	mov	r1, r3
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f003 fcc3 	bl	800c2bc <USBH_LL_GetURBState>
 8008936:	4603      	mov	r3, r0
 8008938:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800893a:	7bbb      	ldrb	r3, [r7, #14]
 800893c:	2b01      	cmp	r3, #1
 800893e:	d10b      	bne.n	8008958 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	220d      	movs	r2, #13
 8008944:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008946:	2300      	movs	r3, #0
 8008948:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800894a:	2300      	movs	r3, #0
 800894c:	2200      	movs	r2, #0
 800894e:	2103      	movs	r1, #3
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f7ff f9d9 	bl	8007d08 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008956:	e091      	b.n	8008a7c <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8008958:	7bbb      	ldrb	r3, [r7, #14]
 800895a:	2b04      	cmp	r3, #4
 800895c:	d109      	bne.n	8008972 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	220b      	movs	r2, #11
 8008962:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008964:	2300      	movs	r3, #0
 8008966:	2200      	movs	r2, #0
 8008968:	2103      	movs	r1, #3
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f7ff f9cc 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 8008970:	e084      	b.n	8008a7c <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 8008972:	7bbb      	ldrb	r3, [r7, #14]
 8008974:	2b05      	cmp	r3, #5
 8008976:	f040 8081 	bne.w	8008a7c <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 800897a:	2303      	movs	r3, #3
 800897c:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800897e:	2300      	movs	r3, #0
 8008980:	2200      	movs	r2, #0
 8008982:	2103      	movs	r1, #3
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f7ff f9bf 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 800898a:	e077      	b.n	8008a7c <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	795b      	ldrb	r3, [r3, #5]
 8008990:	2201      	movs	r2, #1
 8008992:	9200      	str	r2, [sp, #0]
 8008994:	2200      	movs	r2, #0
 8008996:	2100      	movs	r1, #0
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f000 f891 	bl	8008ac0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80089a4:	b29a      	uxth	r2, r3
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	220a      	movs	r2, #10
 80089ae:	761a      	strb	r2, [r3, #24]
      break;
 80089b0:	e067      	b.n	8008a82 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	795b      	ldrb	r3, [r3, #5]
 80089b6:	4619      	mov	r1, r3
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f003 fc7f 	bl	800c2bc <USBH_LL_GetURBState>
 80089be:	4603      	mov	r3, r0
 80089c0:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80089c2:	7bbb      	ldrb	r3, [r7, #14]
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d10b      	bne.n	80089e0 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 80089c8:	2300      	movs	r3, #0
 80089ca:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	220d      	movs	r2, #13
 80089d0:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80089d2:	2300      	movs	r3, #0
 80089d4:	2200      	movs	r2, #0
 80089d6:	2103      	movs	r1, #3
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f7ff f995 	bl	8007d08 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80089de:	e04f      	b.n	8008a80 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 80089e0:	7bbb      	ldrb	r3, [r7, #14]
 80089e2:	2b02      	cmp	r3, #2
 80089e4:	d109      	bne.n	80089fa <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2209      	movs	r2, #9
 80089ea:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80089ec:	2300      	movs	r3, #0
 80089ee:	2200      	movs	r2, #0
 80089f0:	2103      	movs	r1, #3
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7ff f988 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 80089f8:	e042      	b.n	8008a80 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 80089fa:	7bbb      	ldrb	r3, [r7, #14]
 80089fc:	2b04      	cmp	r3, #4
 80089fe:	d13f      	bne.n	8008a80 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	220b      	movs	r2, #11
 8008a04:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008a06:	2300      	movs	r3, #0
 8008a08:	2200      	movs	r2, #0
 8008a0a:	2103      	movs	r1, #3
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f7ff f97b 	bl	8007d08 <USBH_OS_PutMessage>
      break;
 8008a12:	e035      	b.n	8008a80 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	7e5b      	ldrb	r3, [r3, #25]
 8008a18:	3301      	adds	r3, #1
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	765a      	strb	r2, [r3, #25]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	7e5b      	ldrb	r3, [r3, #25]
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d806      	bhi.n	8008a36 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2201      	movs	r2, #1
 8008a32:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008a34:	e025      	b.n	8008a82 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a3c:	2106      	movs	r1, #6
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2200      	movs	r2, #0
 8008a46:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	795b      	ldrb	r3, [r3, #5]
 8008a4c:	4619      	mov	r1, r3
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f000 f90c 	bl	8008c6c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	791b      	ldrb	r3, [r3, #4]
 8008a58:	4619      	mov	r1, r3
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 f906 	bl	8008c6c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2200      	movs	r2, #0
 8008a64:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008a66:	2302      	movs	r3, #2
 8008a68:	73fb      	strb	r3, [r7, #15]
      break;
 8008a6a:	e00a      	b.n	8008a82 <USBH_HandleControl+0x396>

    default:
      break;
 8008a6c:	bf00      	nop
 8008a6e:	e008      	b.n	8008a82 <USBH_HandleControl+0x396>
      break;
 8008a70:	bf00      	nop
 8008a72:	e006      	b.n	8008a82 <USBH_HandleControl+0x396>
      break;
 8008a74:	bf00      	nop
 8008a76:	e004      	b.n	8008a82 <USBH_HandleControl+0x396>
      break;
 8008a78:	bf00      	nop
 8008a7a:	e002      	b.n	8008a82 <USBH_HandleControl+0x396>
      break;
 8008a7c:	bf00      	nop
 8008a7e:	e000      	b.n	8008a82 <USBH_HandleControl+0x396>
      break;
 8008a80:	bf00      	nop
  }

  return status;
 8008a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3710      	adds	r7, #16
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b088      	sub	sp, #32
 8008a90:	af04      	add	r7, sp, #16
 8008a92:	60f8      	str	r0, [r7, #12]
 8008a94:	60b9      	str	r1, [r7, #8]
 8008a96:	4613      	mov	r3, r2
 8008a98:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008a9a:	79f9      	ldrb	r1, [r7, #7]
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	9303      	str	r3, [sp, #12]
 8008aa0:	2308      	movs	r3, #8
 8008aa2:	9302      	str	r3, [sp, #8]
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	9301      	str	r3, [sp, #4]
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	9300      	str	r3, [sp, #0]
 8008aac:	2300      	movs	r3, #0
 8008aae:	2200      	movs	r2, #0
 8008ab0:	68f8      	ldr	r0, [r7, #12]
 8008ab2:	f003 fbd2 	bl	800c25a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008ab6:	2300      	movs	r3, #0
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3710      	adds	r7, #16
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}

08008ac0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b088      	sub	sp, #32
 8008ac4:	af04      	add	r7, sp, #16
 8008ac6:	60f8      	str	r0, [r7, #12]
 8008ac8:	60b9      	str	r1, [r7, #8]
 8008aca:	4611      	mov	r1, r2
 8008acc:	461a      	mov	r2, r3
 8008ace:	460b      	mov	r3, r1
 8008ad0:	80fb      	strh	r3, [r7, #6]
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d001      	beq.n	8008ae4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008ae4:	7979      	ldrb	r1, [r7, #5]
 8008ae6:	7e3b      	ldrb	r3, [r7, #24]
 8008ae8:	9303      	str	r3, [sp, #12]
 8008aea:	88fb      	ldrh	r3, [r7, #6]
 8008aec:	9302      	str	r3, [sp, #8]
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	9301      	str	r3, [sp, #4]
 8008af2:	2301      	movs	r3, #1
 8008af4:	9300      	str	r3, [sp, #0]
 8008af6:	2300      	movs	r3, #0
 8008af8:	2200      	movs	r2, #0
 8008afa:	68f8      	ldr	r0, [r7, #12]
 8008afc:	f003 fbad 	bl	800c25a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3710      	adds	r7, #16
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}

08008b0a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b088      	sub	sp, #32
 8008b0e:	af04      	add	r7, sp, #16
 8008b10:	60f8      	str	r0, [r7, #12]
 8008b12:	60b9      	str	r1, [r7, #8]
 8008b14:	4611      	mov	r1, r2
 8008b16:	461a      	mov	r2, r3
 8008b18:	460b      	mov	r3, r1
 8008b1a:	80fb      	strh	r3, [r7, #6]
 8008b1c:	4613      	mov	r3, r2
 8008b1e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008b20:	7979      	ldrb	r1, [r7, #5]
 8008b22:	2300      	movs	r3, #0
 8008b24:	9303      	str	r3, [sp, #12]
 8008b26:	88fb      	ldrh	r3, [r7, #6]
 8008b28:	9302      	str	r3, [sp, #8]
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	9301      	str	r3, [sp, #4]
 8008b2e:	2301      	movs	r3, #1
 8008b30:	9300      	str	r3, [sp, #0]
 8008b32:	2300      	movs	r3, #0
 8008b34:	2201      	movs	r2, #1
 8008b36:	68f8      	ldr	r0, [r7, #12]
 8008b38:	f003 fb8f 	bl	800c25a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008b3c:	2300      	movs	r3, #0

}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	3710      	adds	r7, #16
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}

08008b46 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008b46:	b580      	push	{r7, lr}
 8008b48:	b088      	sub	sp, #32
 8008b4a:	af04      	add	r7, sp, #16
 8008b4c:	60f8      	str	r0, [r7, #12]
 8008b4e:	60b9      	str	r1, [r7, #8]
 8008b50:	4611      	mov	r1, r2
 8008b52:	461a      	mov	r2, r3
 8008b54:	460b      	mov	r3, r1
 8008b56:	80fb      	strh	r3, [r7, #6]
 8008b58:	4613      	mov	r3, r2
 8008b5a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d001      	beq.n	8008b6a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008b66:	2300      	movs	r3, #0
 8008b68:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008b6a:	7979      	ldrb	r1, [r7, #5]
 8008b6c:	7e3b      	ldrb	r3, [r7, #24]
 8008b6e:	9303      	str	r3, [sp, #12]
 8008b70:	88fb      	ldrh	r3, [r7, #6]
 8008b72:	9302      	str	r3, [sp, #8]
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	9301      	str	r3, [sp, #4]
 8008b78:	2301      	movs	r3, #1
 8008b7a:	9300      	str	r3, [sp, #0]
 8008b7c:	2302      	movs	r3, #2
 8008b7e:	2200      	movs	r2, #0
 8008b80:	68f8      	ldr	r0, [r7, #12]
 8008b82:	f003 fb6a 	bl	800c25a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b088      	sub	sp, #32
 8008b94:	af04      	add	r7, sp, #16
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	80fb      	strh	r3, [r7, #6]
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008ba6:	7979      	ldrb	r1, [r7, #5]
 8008ba8:	2300      	movs	r3, #0
 8008baa:	9303      	str	r3, [sp, #12]
 8008bac:	88fb      	ldrh	r3, [r7, #6]
 8008bae:	9302      	str	r3, [sp, #8]
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	9301      	str	r3, [sp, #4]
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	2302      	movs	r3, #2
 8008bba:	2201      	movs	r2, #1
 8008bbc:	68f8      	ldr	r0, [r7, #12]
 8008bbe:	f003 fb4c 	bl	800c25a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008bc2:	2300      	movs	r3, #0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3710      	adds	r7, #16
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}

08008bcc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b086      	sub	sp, #24
 8008bd0:	af04      	add	r7, sp, #16
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	4608      	mov	r0, r1
 8008bd6:	4611      	mov	r1, r2
 8008bd8:	461a      	mov	r2, r3
 8008bda:	4603      	mov	r3, r0
 8008bdc:	70fb      	strb	r3, [r7, #3]
 8008bde:	460b      	mov	r3, r1
 8008be0:	70bb      	strb	r3, [r7, #2]
 8008be2:	4613      	mov	r3, r2
 8008be4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008be6:	7878      	ldrb	r0, [r7, #1]
 8008be8:	78ba      	ldrb	r2, [r7, #2]
 8008bea:	78f9      	ldrb	r1, [r7, #3]
 8008bec:	8b3b      	ldrh	r3, [r7, #24]
 8008bee:	9302      	str	r3, [sp, #8]
 8008bf0:	7d3b      	ldrb	r3, [r7, #20]
 8008bf2:	9301      	str	r3, [sp, #4]
 8008bf4:	7c3b      	ldrb	r3, [r7, #16]
 8008bf6:	9300      	str	r3, [sp, #0]
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f003 faf1 	bl	800c1e2 <USBH_LL_OpenPipe>

  return USBH_OK;
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3708      	adds	r7, #8
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}

08008c0a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b082      	sub	sp, #8
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	6078      	str	r0, [r7, #4]
 8008c12:	460b      	mov	r3, r1
 8008c14:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008c16:	78fb      	ldrb	r3, [r7, #3]
 8008c18:	4619      	mov	r1, r3
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f003 fb10 	bl	800c240 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008c20:	2300      	movs	r3, #0
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3708      	adds	r7, #8
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}

08008c2a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008c2a:	b580      	push	{r7, lr}
 8008c2c:	b084      	sub	sp, #16
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
 8008c32:	460b      	mov	r3, r1
 8008c34:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 f836 	bl	8008ca8 <USBH_GetFreePipe>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008c40:	89fb      	ldrh	r3, [r7, #14]
 8008c42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d00a      	beq.n	8008c60 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008c4a:	78fa      	ldrb	r2, [r7, #3]
 8008c4c:	89fb      	ldrh	r3, [r7, #14]
 8008c4e:	f003 030f 	and.w	r3, r3, #15
 8008c52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008c56:	6879      	ldr	r1, [r7, #4]
 8008c58:	33e0      	adds	r3, #224	@ 0xe0
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	440b      	add	r3, r1
 8008c5e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008c60:	89fb      	ldrh	r3, [r7, #14]
 8008c62:	b2db      	uxtb	r3, r3
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3710      	adds	r7, #16
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b083      	sub	sp, #12
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	460b      	mov	r3, r1
 8008c76:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008c78:	78fb      	ldrb	r3, [r7, #3]
 8008c7a:	2b0f      	cmp	r3, #15
 8008c7c:	d80d      	bhi.n	8008c9a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008c7e:	78fb      	ldrb	r3, [r7, #3]
 8008c80:	687a      	ldr	r2, [r7, #4]
 8008c82:	33e0      	adds	r3, #224	@ 0xe0
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	4413      	add	r3, r2
 8008c88:	685a      	ldr	r2, [r3, #4]
 8008c8a:	78fb      	ldrb	r3, [r7, #3]
 8008c8c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008c90:	6879      	ldr	r1, [r7, #4]
 8008c92:	33e0      	adds	r3, #224	@ 0xe0
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	440b      	add	r3, r1
 8008c98:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008c9a:	2300      	movs	r3, #0
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	370c      	adds	r7, #12
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b085      	sub	sp, #20
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	73fb      	strb	r3, [r7, #15]
 8008cb8:	e00f      	b.n	8008cda <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008cba:	7bfb      	ldrb	r3, [r7, #15]
 8008cbc:	687a      	ldr	r2, [r7, #4]
 8008cbe:	33e0      	adds	r3, #224	@ 0xe0
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	4413      	add	r3, r2
 8008cc4:	685b      	ldr	r3, [r3, #4]
 8008cc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d102      	bne.n	8008cd4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008cce:	7bfb      	ldrb	r3, [r7, #15]
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	e007      	b.n	8008ce4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008cd4:	7bfb      	ldrb	r3, [r7, #15]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	73fb      	strb	r3, [r7, #15]
 8008cda:	7bfb      	ldrb	r3, [r7, #15]
 8008cdc:	2b0f      	cmp	r3, #15
 8008cde:	d9ec      	bls.n	8008cba <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008ce0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3714      	adds	r7, #20
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <__NVIC_SetPriority>:
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	6039      	str	r1, [r7, #0]
 8008cfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	db0a      	blt.n	8008d1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	b2da      	uxtb	r2, r3
 8008d08:	490c      	ldr	r1, [pc, #48]	@ (8008d3c <__NVIC_SetPriority+0x4c>)
 8008d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d0e:	0112      	lsls	r2, r2, #4
 8008d10:	b2d2      	uxtb	r2, r2
 8008d12:	440b      	add	r3, r1
 8008d14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008d18:	e00a      	b.n	8008d30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	b2da      	uxtb	r2, r3
 8008d1e:	4908      	ldr	r1, [pc, #32]	@ (8008d40 <__NVIC_SetPriority+0x50>)
 8008d20:	79fb      	ldrb	r3, [r7, #7]
 8008d22:	f003 030f 	and.w	r3, r3, #15
 8008d26:	3b04      	subs	r3, #4
 8008d28:	0112      	lsls	r2, r2, #4
 8008d2a:	b2d2      	uxtb	r2, r2
 8008d2c:	440b      	add	r3, r1
 8008d2e:	761a      	strb	r2, [r3, #24]
}
 8008d30:	bf00      	nop
 8008d32:	370c      	adds	r7, #12
 8008d34:	46bd      	mov	sp, r7
 8008d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3a:	4770      	bx	lr
 8008d3c:	e000e100 	.word	0xe000e100
 8008d40:	e000ed00 	.word	0xe000ed00

08008d44 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008d44:	b580      	push	{r7, lr}
 8008d46:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008d48:	4b05      	ldr	r3, [pc, #20]	@ (8008d60 <SysTick_Handler+0x1c>)
 8008d4a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008d4c:	f001 fff4 	bl	800ad38 <xTaskGetSchedulerState>
 8008d50:	4603      	mov	r3, r0
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d001      	beq.n	8008d5a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008d56:	f002 fdef 	bl	800b938 <xPortSysTickHandler>
  }
}
 8008d5a:	bf00      	nop
 8008d5c:	bd80      	pop	{r7, pc}
 8008d5e:	bf00      	nop
 8008d60:	e000e010 	.word	0xe000e010

08008d64 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008d64:	b580      	push	{r7, lr}
 8008d66:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008d68:	2100      	movs	r1, #0
 8008d6a:	f06f 0004 	mvn.w	r0, #4
 8008d6e:	f7ff ffbf 	bl	8008cf0 <__NVIC_SetPriority>
#endif
}
 8008d72:	bf00      	nop
 8008d74:	bd80      	pop	{r7, pc}
	...

08008d78 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d7e:	f3ef 8305 	mrs	r3, IPSR
 8008d82:	603b      	str	r3, [r7, #0]
  return(result);
 8008d84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d003      	beq.n	8008d92 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008d8a:	f06f 0305 	mvn.w	r3, #5
 8008d8e:	607b      	str	r3, [r7, #4]
 8008d90:	e00c      	b.n	8008dac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008d92:	4b0a      	ldr	r3, [pc, #40]	@ (8008dbc <osKernelInitialize+0x44>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d105      	bne.n	8008da6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008d9a:	4b08      	ldr	r3, [pc, #32]	@ (8008dbc <osKernelInitialize+0x44>)
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008da0:	2300      	movs	r3, #0
 8008da2:	607b      	str	r3, [r7, #4]
 8008da4:	e002      	b.n	8008dac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008da6:	f04f 33ff 	mov.w	r3, #4294967295
 8008daa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008dac:	687b      	ldr	r3, [r7, #4]
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	370c      	adds	r7, #12
 8008db2:	46bd      	mov	sp, r7
 8008db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db8:	4770      	bx	lr
 8008dba:	bf00      	nop
 8008dbc:	20000210 	.word	0x20000210

08008dc0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b082      	sub	sp, #8
 8008dc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008dc6:	f3ef 8305 	mrs	r3, IPSR
 8008dca:	603b      	str	r3, [r7, #0]
  return(result);
 8008dcc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d003      	beq.n	8008dda <osKernelStart+0x1a>
    stat = osErrorISR;
 8008dd2:	f06f 0305 	mvn.w	r3, #5
 8008dd6:	607b      	str	r3, [r7, #4]
 8008dd8:	e010      	b.n	8008dfc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008dda:	4b0b      	ldr	r3, [pc, #44]	@ (8008e08 <osKernelStart+0x48>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d109      	bne.n	8008df6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008de2:	f7ff ffbf 	bl	8008d64 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008de6:	4b08      	ldr	r3, [pc, #32]	@ (8008e08 <osKernelStart+0x48>)
 8008de8:	2202      	movs	r2, #2
 8008dea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008dec:	f001 fb40 	bl	800a470 <vTaskStartScheduler>
      stat = osOK;
 8008df0:	2300      	movs	r3, #0
 8008df2:	607b      	str	r3, [r7, #4]
 8008df4:	e002      	b.n	8008dfc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008df6:	f04f 33ff 	mov.w	r3, #4294967295
 8008dfa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008dfc:	687b      	ldr	r3, [r7, #4]
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3708      	adds	r7, #8
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	20000210 	.word	0x20000210

08008e0c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b08e      	sub	sp, #56	@ 0x38
 8008e10:	af04      	add	r7, sp, #16
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e1c:	f3ef 8305 	mrs	r3, IPSR
 8008e20:	617b      	str	r3, [r7, #20]
  return(result);
 8008e22:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d17e      	bne.n	8008f26 <osThreadNew+0x11a>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d07b      	beq.n	8008f26 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008e2e:	2380      	movs	r3, #128	@ 0x80
 8008e30:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008e32:	2318      	movs	r3, #24
 8008e34:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008e36:	2300      	movs	r3, #0
 8008e38:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8008e3e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d045      	beq.n	8008ed2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d002      	beq.n	8008e54 <osThreadNew+0x48>
        name = attr->name;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	699b      	ldr	r3, [r3, #24]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d002      	beq.n	8008e62 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	699b      	ldr	r3, [r3, #24]
 8008e60:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d008      	beq.n	8008e7a <osThreadNew+0x6e>
 8008e68:	69fb      	ldr	r3, [r7, #28]
 8008e6a:	2b38      	cmp	r3, #56	@ 0x38
 8008e6c:	d805      	bhi.n	8008e7a <osThreadNew+0x6e>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	f003 0301 	and.w	r3, r3, #1
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d001      	beq.n	8008e7e <osThreadNew+0x72>
        return (NULL);
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	e054      	b.n	8008f28 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	695b      	ldr	r3, [r3, #20]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d003      	beq.n	8008e8e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	695b      	ldr	r3, [r3, #20]
 8008e8a:	089b      	lsrs	r3, r3, #2
 8008e8c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d00e      	beq.n	8008eb4 <osThreadNew+0xa8>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	2ba7      	cmp	r3, #167	@ 0xa7
 8008e9c:	d90a      	bls.n	8008eb4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d006      	beq.n	8008eb4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	695b      	ldr	r3, [r3, #20]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d002      	beq.n	8008eb4 <osThreadNew+0xa8>
        mem = 1;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	61bb      	str	r3, [r7, #24]
 8008eb2:	e010      	b.n	8008ed6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d10c      	bne.n	8008ed6 <osThreadNew+0xca>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	68db      	ldr	r3, [r3, #12]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d108      	bne.n	8008ed6 <osThreadNew+0xca>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	691b      	ldr	r3, [r3, #16]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d104      	bne.n	8008ed6 <osThreadNew+0xca>
          mem = 0;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	61bb      	str	r3, [r7, #24]
 8008ed0:	e001      	b.n	8008ed6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d110      	bne.n	8008efe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008ee0:	687a      	ldr	r2, [r7, #4]
 8008ee2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008ee4:	9202      	str	r2, [sp, #8]
 8008ee6:	9301      	str	r3, [sp, #4]
 8008ee8:	69fb      	ldr	r3, [r7, #28]
 8008eea:	9300      	str	r3, [sp, #0]
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	6a3a      	ldr	r2, [r7, #32]
 8008ef0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008ef2:	68f8      	ldr	r0, [r7, #12]
 8008ef4:	f001 f848 	bl	8009f88 <xTaskCreateStatic>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	613b      	str	r3, [r7, #16]
 8008efc:	e013      	b.n	8008f26 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008efe:	69bb      	ldr	r3, [r7, #24]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d110      	bne.n	8008f26 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008f04:	6a3b      	ldr	r3, [r7, #32]
 8008f06:	b29a      	uxth	r2, r3
 8008f08:	f107 0310 	add.w	r3, r7, #16
 8008f0c:	9301      	str	r3, [sp, #4]
 8008f0e:	69fb      	ldr	r3, [r7, #28]
 8008f10:	9300      	str	r3, [sp, #0]
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f16:	68f8      	ldr	r0, [r7, #12]
 8008f18:	f001 f896 	bl	800a048 <xTaskCreate>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d001      	beq.n	8008f26 <osThreadNew+0x11a>
            hTask = NULL;
 8008f22:	2300      	movs	r3, #0
 8008f24:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008f26:	693b      	ldr	r3, [r7, #16]
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3728      	adds	r7, #40	@ 0x28
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b08a      	sub	sp, #40	@ 0x28
 8008f34:	af02      	add	r7, sp, #8
 8008f36:	60f8      	str	r0, [r7, #12]
 8008f38:	60b9      	str	r1, [r7, #8]
 8008f3a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f40:	f3ef 8305 	mrs	r3, IPSR
 8008f44:	613b      	str	r3, [r7, #16]
  return(result);
 8008f46:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d15f      	bne.n	800900c <osMessageQueueNew+0xdc>
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d05c      	beq.n	800900c <osMessageQueueNew+0xdc>
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d059      	beq.n	800900c <osMessageQueueNew+0xdc>
    mem = -1;
 8008f58:	f04f 33ff 	mov.w	r3, #4294967295
 8008f5c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d029      	beq.n	8008fb8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	689b      	ldr	r3, [r3, #8]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d012      	beq.n	8008f92 <osMessageQueueNew+0x62>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	2b4f      	cmp	r3, #79	@ 0x4f
 8008f72:	d90e      	bls.n	8008f92 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d00a      	beq.n	8008f92 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	695a      	ldr	r2, [r3, #20]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	68b9      	ldr	r1, [r7, #8]
 8008f84:	fb01 f303 	mul.w	r3, r1, r3
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d302      	bcc.n	8008f92 <osMessageQueueNew+0x62>
        mem = 1;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	61bb      	str	r3, [r7, #24]
 8008f90:	e014      	b.n	8008fbc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	689b      	ldr	r3, [r3, #8]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d110      	bne.n	8008fbc <osMessageQueueNew+0x8c>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d10c      	bne.n	8008fbc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d108      	bne.n	8008fbc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	695b      	ldr	r3, [r3, #20]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d104      	bne.n	8008fbc <osMessageQueueNew+0x8c>
          mem = 0;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	61bb      	str	r3, [r7, #24]
 8008fb6:	e001      	b.n	8008fbc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	2b01      	cmp	r3, #1
 8008fc0:	d10b      	bne.n	8008fda <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	691a      	ldr	r2, [r3, #16]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	2100      	movs	r1, #0
 8008fcc:	9100      	str	r1, [sp, #0]
 8008fce:	68b9      	ldr	r1, [r7, #8]
 8008fd0:	68f8      	ldr	r0, [r7, #12]
 8008fd2:	f000 fa67 	bl	80094a4 <xQueueGenericCreateStatic>
 8008fd6:	61f8      	str	r0, [r7, #28]
 8008fd8:	e008      	b.n	8008fec <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008fda:	69bb      	ldr	r3, [r7, #24]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d105      	bne.n	8008fec <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	68b9      	ldr	r1, [r7, #8]
 8008fe4:	68f8      	ldr	r0, [r7, #12]
 8008fe6:	f000 fada 	bl	800959e <xQueueGenericCreate>
 8008fea:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008fec:	69fb      	ldr	r3, [r7, #28]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d00c      	beq.n	800900c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d003      	beq.n	8009000 <osMessageQueueNew+0xd0>
        name = attr->name;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	617b      	str	r3, [r7, #20]
 8008ffe:	e001      	b.n	8009004 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009000:	2300      	movs	r3, #0
 8009002:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009004:	6979      	ldr	r1, [r7, #20]
 8009006:	69f8      	ldr	r0, [r7, #28]
 8009008:	f000 ff60 	bl	8009ecc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800900c:	69fb      	ldr	r3, [r7, #28]
}
 800900e:	4618      	mov	r0, r3
 8009010:	3720      	adds	r7, #32
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
	...

08009018 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009018:	b580      	push	{r7, lr}
 800901a:	b088      	sub	sp, #32
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	603b      	str	r3, [r7, #0]
 8009024:	4613      	mov	r3, r2
 8009026:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800902c:	2300      	movs	r3, #0
 800902e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009030:	f3ef 8305 	mrs	r3, IPSR
 8009034:	617b      	str	r3, [r7, #20]
  return(result);
 8009036:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009038:	2b00      	cmp	r3, #0
 800903a:	d028      	beq.n	800908e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800903c:	69bb      	ldr	r3, [r7, #24]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d005      	beq.n	800904e <osMessageQueuePut+0x36>
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d002      	beq.n	800904e <osMessageQueuePut+0x36>
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d003      	beq.n	8009056 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800904e:	f06f 0303 	mvn.w	r3, #3
 8009052:	61fb      	str	r3, [r7, #28]
 8009054:	e038      	b.n	80090c8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8009056:	2300      	movs	r3, #0
 8009058:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800905a:	f107 0210 	add.w	r2, r7, #16
 800905e:	2300      	movs	r3, #0
 8009060:	68b9      	ldr	r1, [r7, #8]
 8009062:	69b8      	ldr	r0, [r7, #24]
 8009064:	f000 fbfc 	bl	8009860 <xQueueGenericSendFromISR>
 8009068:	4603      	mov	r3, r0
 800906a:	2b01      	cmp	r3, #1
 800906c:	d003      	beq.n	8009076 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800906e:	f06f 0302 	mvn.w	r3, #2
 8009072:	61fb      	str	r3, [r7, #28]
 8009074:	e028      	b.n	80090c8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d025      	beq.n	80090c8 <osMessageQueuePut+0xb0>
 800907c:	4b15      	ldr	r3, [pc, #84]	@ (80090d4 <osMessageQueuePut+0xbc>)
 800907e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009082:	601a      	str	r2, [r3, #0]
 8009084:	f3bf 8f4f 	dsb	sy
 8009088:	f3bf 8f6f 	isb	sy
 800908c:	e01c      	b.n	80090c8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800908e:	69bb      	ldr	r3, [r7, #24]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d002      	beq.n	800909a <osMessageQueuePut+0x82>
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d103      	bne.n	80090a2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800909a:	f06f 0303 	mvn.w	r3, #3
 800909e:	61fb      	str	r3, [r7, #28]
 80090a0:	e012      	b.n	80090c8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80090a2:	2300      	movs	r3, #0
 80090a4:	683a      	ldr	r2, [r7, #0]
 80090a6:	68b9      	ldr	r1, [r7, #8]
 80090a8:	69b8      	ldr	r0, [r7, #24]
 80090aa:	f000 fad7 	bl	800965c <xQueueGenericSend>
 80090ae:	4603      	mov	r3, r0
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d009      	beq.n	80090c8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d003      	beq.n	80090c2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80090ba:	f06f 0301 	mvn.w	r3, #1
 80090be:	61fb      	str	r3, [r7, #28]
 80090c0:	e002      	b.n	80090c8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80090c2:	f06f 0302 	mvn.w	r3, #2
 80090c6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80090c8:	69fb      	ldr	r3, [r7, #28]
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3720      	adds	r7, #32
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}
 80090d2:	bf00      	nop
 80090d4:	e000ed04 	.word	0xe000ed04

080090d8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80090d8:	b580      	push	{r7, lr}
 80090da:	b088      	sub	sp, #32
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	60b9      	str	r1, [r7, #8]
 80090e2:	607a      	str	r2, [r7, #4]
 80090e4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80090ea:	2300      	movs	r3, #0
 80090ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090ee:	f3ef 8305 	mrs	r3, IPSR
 80090f2:	617b      	str	r3, [r7, #20]
  return(result);
 80090f4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d028      	beq.n	800914c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80090fa:	69bb      	ldr	r3, [r7, #24]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d005      	beq.n	800910c <osMessageQueueGet+0x34>
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d002      	beq.n	800910c <osMessageQueueGet+0x34>
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d003      	beq.n	8009114 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800910c:	f06f 0303 	mvn.w	r3, #3
 8009110:	61fb      	str	r3, [r7, #28]
 8009112:	e037      	b.n	8009184 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009114:	2300      	movs	r3, #0
 8009116:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009118:	f107 0310 	add.w	r3, r7, #16
 800911c:	461a      	mov	r2, r3
 800911e:	68b9      	ldr	r1, [r7, #8]
 8009120:	69b8      	ldr	r0, [r7, #24]
 8009122:	f000 fd1d 	bl	8009b60 <xQueueReceiveFromISR>
 8009126:	4603      	mov	r3, r0
 8009128:	2b01      	cmp	r3, #1
 800912a:	d003      	beq.n	8009134 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800912c:	f06f 0302 	mvn.w	r3, #2
 8009130:	61fb      	str	r3, [r7, #28]
 8009132:	e027      	b.n	8009184 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d024      	beq.n	8009184 <osMessageQueueGet+0xac>
 800913a:	4b15      	ldr	r3, [pc, #84]	@ (8009190 <osMessageQueueGet+0xb8>)
 800913c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009140:	601a      	str	r2, [r3, #0]
 8009142:	f3bf 8f4f 	dsb	sy
 8009146:	f3bf 8f6f 	isb	sy
 800914a:	e01b      	b.n	8009184 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800914c:	69bb      	ldr	r3, [r7, #24]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d002      	beq.n	8009158 <osMessageQueueGet+0x80>
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d103      	bne.n	8009160 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009158:	f06f 0303 	mvn.w	r3, #3
 800915c:	61fb      	str	r3, [r7, #28]
 800915e:	e011      	b.n	8009184 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009160:	683a      	ldr	r2, [r7, #0]
 8009162:	68b9      	ldr	r1, [r7, #8]
 8009164:	69b8      	ldr	r0, [r7, #24]
 8009166:	f000 fc19 	bl	800999c <xQueueReceive>
 800916a:	4603      	mov	r3, r0
 800916c:	2b01      	cmp	r3, #1
 800916e:	d009      	beq.n	8009184 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d003      	beq.n	800917e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8009176:	f06f 0301 	mvn.w	r3, #1
 800917a:	61fb      	str	r3, [r7, #28]
 800917c:	e002      	b.n	8009184 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800917e:	f06f 0302 	mvn.w	r3, #2
 8009182:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009184:	69fb      	ldr	r3, [r7, #28]
}
 8009186:	4618      	mov	r0, r3
 8009188:	3720      	adds	r7, #32
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
 800918e:	bf00      	nop
 8009190:	e000ed04 	.word	0xe000ed04

08009194 <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 8009194:	b580      	push	{r7, lr}
 8009196:	b08a      	sub	sp, #40	@ 0x28
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 80091a0:	6a3b      	ldr	r3, [r7, #32]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d102      	bne.n	80091ac <osMessageQueueGetSpace+0x18>
    space = 0U;
 80091a6:	2300      	movs	r3, #0
 80091a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80091aa:	e023      	b.n	80091f4 <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091ac:	f3ef 8305 	mrs	r3, IPSR
 80091b0:	61bb      	str	r3, [r7, #24]
  return(result);
 80091b2:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d019      	beq.n	80091ec <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80091b8:	f3ef 8211 	mrs	r2, BASEPRI
 80091bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091c0:	f383 8811 	msr	BASEPRI, r3
 80091c4:	f3bf 8f6f 	isb	sy
 80091c8:	f3bf 8f4f 	dsb	sy
 80091cc:	613a      	str	r2, [r7, #16]
 80091ce:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80091d0:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 80091d2:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80091d8:	6a3b      	ldr	r3, [r7, #32]
 80091da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091dc:	1ad3      	subs	r3, r2, r3
 80091de:	627b      	str	r3, [r7, #36]	@ 0x24
 80091e0:	69fb      	ldr	r3, [r7, #28]
 80091e2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80091ea:	e003      	b.n	80091f4 <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 80091ec:	6a38      	ldr	r0, [r7, #32]
 80091ee:	f000 fd39 	bl	8009c64 <uxQueueSpacesAvailable>
 80091f2:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 80091f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3728      	adds	r7, #40	@ 0x28
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
	...

08009200 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
 8009206:	60f8      	str	r0, [r7, #12]
 8009208:	60b9      	str	r1, [r7, #8]
 800920a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	4a07      	ldr	r2, [pc, #28]	@ (800922c <vApplicationGetIdleTaskMemory+0x2c>)
 8009210:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	4a06      	ldr	r2, [pc, #24]	@ (8009230 <vApplicationGetIdleTaskMemory+0x30>)
 8009216:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2280      	movs	r2, #128	@ 0x80
 800921c:	601a      	str	r2, [r3, #0]
}
 800921e:	bf00      	nop
 8009220:	3714      	adds	r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	20000214 	.word	0x20000214
 8009230:	200002bc 	.word	0x200002bc

08009234 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009234:	b480      	push	{r7}
 8009236:	b085      	sub	sp, #20
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	4a07      	ldr	r2, [pc, #28]	@ (8009260 <vApplicationGetTimerTaskMemory+0x2c>)
 8009244:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	4a06      	ldr	r2, [pc, #24]	@ (8009264 <vApplicationGetTimerTaskMemory+0x30>)
 800924a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009252:	601a      	str	r2, [r3, #0]
}
 8009254:	bf00      	nop
 8009256:	3714      	adds	r7, #20
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr
 8009260:	200004bc 	.word	0x200004bc
 8009264:	20000564 	.word	0x20000564

08009268 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009268:	b480      	push	{r7}
 800926a:	b083      	sub	sp, #12
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f103 0208 	add.w	r2, r3, #8
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f04f 32ff 	mov.w	r2, #4294967295
 8009280:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f103 0208 	add.w	r2, r3, #8
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f103 0208 	add.w	r2, r3, #8
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800929c:	bf00      	nop
 800929e:	370c      	adds	r7, #12
 80092a0:	46bd      	mov	sp, r7
 80092a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a6:	4770      	bx	lr

080092a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80092a8:	b480      	push	{r7}
 80092aa:	b083      	sub	sp, #12
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2200      	movs	r2, #0
 80092b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80092b6:	bf00      	nop
 80092b8:	370c      	adds	r7, #12
 80092ba:	46bd      	mov	sp, r7
 80092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c0:	4770      	bx	lr

080092c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80092c2:	b480      	push	{r7}
 80092c4:	b085      	sub	sp, #20
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
 80092ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	689a      	ldr	r2, [r3, #8]
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	683a      	ldr	r2, [r7, #0]
 80092e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	683a      	ldr	r2, [r7, #0]
 80092ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	1c5a      	adds	r2, r3, #1
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	601a      	str	r2, [r3, #0]
}
 80092fe:	bf00      	nop
 8009300:	3714      	adds	r7, #20
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr

0800930a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800930a:	b480      	push	{r7}
 800930c:	b085      	sub	sp, #20
 800930e:	af00      	add	r7, sp, #0
 8009310:	6078      	str	r0, [r7, #4]
 8009312:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009320:	d103      	bne.n	800932a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	691b      	ldr	r3, [r3, #16]
 8009326:	60fb      	str	r3, [r7, #12]
 8009328:	e00c      	b.n	8009344 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	3308      	adds	r3, #8
 800932e:	60fb      	str	r3, [r7, #12]
 8009330:	e002      	b.n	8009338 <vListInsert+0x2e>
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	60fb      	str	r3, [r7, #12]
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	685b      	ldr	r3, [r3, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	68ba      	ldr	r2, [r7, #8]
 8009340:	429a      	cmp	r2, r3
 8009342:	d2f6      	bcs.n	8009332 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	685a      	ldr	r2, [r3, #4]
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	683a      	ldr	r2, [r7, #0]
 8009352:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	68fa      	ldr	r2, [r7, #12]
 8009358:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	683a      	ldr	r2, [r7, #0]
 800935e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	687a      	ldr	r2, [r7, #4]
 8009364:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	1c5a      	adds	r2, r3, #1
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	601a      	str	r2, [r3, #0]
}
 8009370:	bf00      	nop
 8009372:	3714      	adds	r7, #20
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800937c:	b480      	push	{r7}
 800937e:	b085      	sub	sp, #20
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	691b      	ldr	r3, [r3, #16]
 8009388:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	687a      	ldr	r2, [r7, #4]
 8009390:	6892      	ldr	r2, [r2, #8]
 8009392:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	6852      	ldr	r2, [r2, #4]
 800939c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d103      	bne.n	80093b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	689a      	ldr	r2, [r3, #8]
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	1e5a      	subs	r2, r3, #1
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3714      	adds	r7, #20
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr

080093d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b084      	sub	sp, #16
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d10b      	bne.n	80093fc <xQueueGenericReset+0x2c>
	__asm volatile
 80093e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e8:	f383 8811 	msr	BASEPRI, r3
 80093ec:	f3bf 8f6f 	isb	sy
 80093f0:	f3bf 8f4f 	dsb	sy
 80093f4:	60bb      	str	r3, [r7, #8]
}
 80093f6:	bf00      	nop
 80093f8:	bf00      	nop
 80093fa:	e7fd      	b.n	80093f8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80093fc:	f002 fa0c 	bl	800b818 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681a      	ldr	r2, [r3, #0]
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009408:	68f9      	ldr	r1, [r7, #12]
 800940a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800940c:	fb01 f303 	mul.w	r3, r1, r3
 8009410:	441a      	add	r2, r3
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2200      	movs	r2, #0
 800941a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681a      	ldr	r2, [r3, #0]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	681a      	ldr	r2, [r3, #0]
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800942c:	3b01      	subs	r3, #1
 800942e:	68f9      	ldr	r1, [r7, #12]
 8009430:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009432:	fb01 f303 	mul.w	r3, r1, r3
 8009436:	441a      	add	r2, r3
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	22ff      	movs	r2, #255	@ 0xff
 8009440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	22ff      	movs	r2, #255	@ 0xff
 8009448:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d114      	bne.n	800947c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	691b      	ldr	r3, [r3, #16]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d01a      	beq.n	8009490 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	3310      	adds	r3, #16
 800945e:	4618      	mov	r0, r3
 8009460:	f001 faa4 	bl	800a9ac <xTaskRemoveFromEventList>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d012      	beq.n	8009490 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800946a:	4b0d      	ldr	r3, [pc, #52]	@ (80094a0 <xQueueGenericReset+0xd0>)
 800946c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009470:	601a      	str	r2, [r3, #0]
 8009472:	f3bf 8f4f 	dsb	sy
 8009476:	f3bf 8f6f 	isb	sy
 800947a:	e009      	b.n	8009490 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	3310      	adds	r3, #16
 8009480:	4618      	mov	r0, r3
 8009482:	f7ff fef1 	bl	8009268 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	3324      	adds	r3, #36	@ 0x24
 800948a:	4618      	mov	r0, r3
 800948c:	f7ff feec 	bl	8009268 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009490:	f002 f9f4 	bl	800b87c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009494:	2301      	movs	r3, #1
}
 8009496:	4618      	mov	r0, r3
 8009498:	3710      	adds	r7, #16
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
 800949e:	bf00      	nop
 80094a0:	e000ed04 	.word	0xe000ed04

080094a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b08e      	sub	sp, #56	@ 0x38
 80094a8:	af02      	add	r7, sp, #8
 80094aa:	60f8      	str	r0, [r7, #12]
 80094ac:	60b9      	str	r1, [r7, #8]
 80094ae:	607a      	str	r2, [r7, #4]
 80094b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d10b      	bne.n	80094d0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80094b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094bc:	f383 8811 	msr	BASEPRI, r3
 80094c0:	f3bf 8f6f 	isb	sy
 80094c4:	f3bf 8f4f 	dsb	sy
 80094c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80094ca:	bf00      	nop
 80094cc:	bf00      	nop
 80094ce:	e7fd      	b.n	80094cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d10b      	bne.n	80094ee <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80094d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094da:	f383 8811 	msr	BASEPRI, r3
 80094de:	f3bf 8f6f 	isb	sy
 80094e2:	f3bf 8f4f 	dsb	sy
 80094e6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80094e8:	bf00      	nop
 80094ea:	bf00      	nop
 80094ec:	e7fd      	b.n	80094ea <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d002      	beq.n	80094fa <xQueueGenericCreateStatic+0x56>
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d001      	beq.n	80094fe <xQueueGenericCreateStatic+0x5a>
 80094fa:	2301      	movs	r3, #1
 80094fc:	e000      	b.n	8009500 <xQueueGenericCreateStatic+0x5c>
 80094fe:	2300      	movs	r3, #0
 8009500:	2b00      	cmp	r3, #0
 8009502:	d10b      	bne.n	800951c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009508:	f383 8811 	msr	BASEPRI, r3
 800950c:	f3bf 8f6f 	isb	sy
 8009510:	f3bf 8f4f 	dsb	sy
 8009514:	623b      	str	r3, [r7, #32]
}
 8009516:	bf00      	nop
 8009518:	bf00      	nop
 800951a:	e7fd      	b.n	8009518 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d102      	bne.n	8009528 <xQueueGenericCreateStatic+0x84>
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d101      	bne.n	800952c <xQueueGenericCreateStatic+0x88>
 8009528:	2301      	movs	r3, #1
 800952a:	e000      	b.n	800952e <xQueueGenericCreateStatic+0x8a>
 800952c:	2300      	movs	r3, #0
 800952e:	2b00      	cmp	r3, #0
 8009530:	d10b      	bne.n	800954a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009536:	f383 8811 	msr	BASEPRI, r3
 800953a:	f3bf 8f6f 	isb	sy
 800953e:	f3bf 8f4f 	dsb	sy
 8009542:	61fb      	str	r3, [r7, #28]
}
 8009544:	bf00      	nop
 8009546:	bf00      	nop
 8009548:	e7fd      	b.n	8009546 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800954a:	2350      	movs	r3, #80	@ 0x50
 800954c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800954e:	697b      	ldr	r3, [r7, #20]
 8009550:	2b50      	cmp	r3, #80	@ 0x50
 8009552:	d00b      	beq.n	800956c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009558:	f383 8811 	msr	BASEPRI, r3
 800955c:	f3bf 8f6f 	isb	sy
 8009560:	f3bf 8f4f 	dsb	sy
 8009564:	61bb      	str	r3, [r7, #24]
}
 8009566:	bf00      	nop
 8009568:	bf00      	nop
 800956a:	e7fd      	b.n	8009568 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800956c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009574:	2b00      	cmp	r3, #0
 8009576:	d00d      	beq.n	8009594 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800957a:	2201      	movs	r2, #1
 800957c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009580:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009586:	9300      	str	r3, [sp, #0]
 8009588:	4613      	mov	r3, r2
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	68b9      	ldr	r1, [r7, #8]
 800958e:	68f8      	ldr	r0, [r7, #12]
 8009590:	f000 f840 	bl	8009614 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009596:	4618      	mov	r0, r3
 8009598:	3730      	adds	r7, #48	@ 0x30
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}

0800959e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800959e:	b580      	push	{r7, lr}
 80095a0:	b08a      	sub	sp, #40	@ 0x28
 80095a2:	af02      	add	r7, sp, #8
 80095a4:	60f8      	str	r0, [r7, #12]
 80095a6:	60b9      	str	r1, [r7, #8]
 80095a8:	4613      	mov	r3, r2
 80095aa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d10b      	bne.n	80095ca <xQueueGenericCreate+0x2c>
	__asm volatile
 80095b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b6:	f383 8811 	msr	BASEPRI, r3
 80095ba:	f3bf 8f6f 	isb	sy
 80095be:	f3bf 8f4f 	dsb	sy
 80095c2:	613b      	str	r3, [r7, #16]
}
 80095c4:	bf00      	nop
 80095c6:	bf00      	nop
 80095c8:	e7fd      	b.n	80095c6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	68ba      	ldr	r2, [r7, #8]
 80095ce:	fb02 f303 	mul.w	r3, r2, r3
 80095d2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80095d4:	69fb      	ldr	r3, [r7, #28]
 80095d6:	3350      	adds	r3, #80	@ 0x50
 80095d8:	4618      	mov	r0, r3
 80095da:	f002 fa3f 	bl	800ba5c <pvPortMalloc>
 80095de:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80095e0:	69bb      	ldr	r3, [r7, #24]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d011      	beq.n	800960a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	3350      	adds	r3, #80	@ 0x50
 80095ee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	2200      	movs	r2, #0
 80095f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80095f8:	79fa      	ldrb	r2, [r7, #7]
 80095fa:	69bb      	ldr	r3, [r7, #24]
 80095fc:	9300      	str	r3, [sp, #0]
 80095fe:	4613      	mov	r3, r2
 8009600:	697a      	ldr	r2, [r7, #20]
 8009602:	68b9      	ldr	r1, [r7, #8]
 8009604:	68f8      	ldr	r0, [r7, #12]
 8009606:	f000 f805 	bl	8009614 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800960a:	69bb      	ldr	r3, [r7, #24]
	}
 800960c:	4618      	mov	r0, r3
 800960e:	3720      	adds	r7, #32
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	60b9      	str	r1, [r7, #8]
 800961e:	607a      	str	r2, [r7, #4]
 8009620:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d103      	bne.n	8009630 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009628:	69bb      	ldr	r3, [r7, #24]
 800962a:	69ba      	ldr	r2, [r7, #24]
 800962c:	601a      	str	r2, [r3, #0]
 800962e:	e002      	b.n	8009636 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009630:	69bb      	ldr	r3, [r7, #24]
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	68fa      	ldr	r2, [r7, #12]
 800963a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800963c:	69bb      	ldr	r3, [r7, #24]
 800963e:	68ba      	ldr	r2, [r7, #8]
 8009640:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009642:	2101      	movs	r1, #1
 8009644:	69b8      	ldr	r0, [r7, #24]
 8009646:	f7ff fec3 	bl	80093d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	78fa      	ldrb	r2, [r7, #3]
 800964e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009652:	bf00      	nop
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
	...

0800965c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b08e      	sub	sp, #56	@ 0x38
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	60b9      	str	r1, [r7, #8]
 8009666:	607a      	str	r2, [r7, #4]
 8009668:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800966a:	2300      	movs	r3, #0
 800966c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009674:	2b00      	cmp	r3, #0
 8009676:	d10b      	bne.n	8009690 <xQueueGenericSend+0x34>
	__asm volatile
 8009678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800967c:	f383 8811 	msr	BASEPRI, r3
 8009680:	f3bf 8f6f 	isb	sy
 8009684:	f3bf 8f4f 	dsb	sy
 8009688:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800968a:	bf00      	nop
 800968c:	bf00      	nop
 800968e:	e7fd      	b.n	800968c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d103      	bne.n	800969e <xQueueGenericSend+0x42>
 8009696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800969a:	2b00      	cmp	r3, #0
 800969c:	d101      	bne.n	80096a2 <xQueueGenericSend+0x46>
 800969e:	2301      	movs	r3, #1
 80096a0:	e000      	b.n	80096a4 <xQueueGenericSend+0x48>
 80096a2:	2300      	movs	r3, #0
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d10b      	bne.n	80096c0 <xQueueGenericSend+0x64>
	__asm volatile
 80096a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ac:	f383 8811 	msr	BASEPRI, r3
 80096b0:	f3bf 8f6f 	isb	sy
 80096b4:	f3bf 8f4f 	dsb	sy
 80096b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80096ba:	bf00      	nop
 80096bc:	bf00      	nop
 80096be:	e7fd      	b.n	80096bc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	2b02      	cmp	r3, #2
 80096c4:	d103      	bne.n	80096ce <xQueueGenericSend+0x72>
 80096c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	d101      	bne.n	80096d2 <xQueueGenericSend+0x76>
 80096ce:	2301      	movs	r3, #1
 80096d0:	e000      	b.n	80096d4 <xQueueGenericSend+0x78>
 80096d2:	2300      	movs	r3, #0
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d10b      	bne.n	80096f0 <xQueueGenericSend+0x94>
	__asm volatile
 80096d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096dc:	f383 8811 	msr	BASEPRI, r3
 80096e0:	f3bf 8f6f 	isb	sy
 80096e4:	f3bf 8f4f 	dsb	sy
 80096e8:	623b      	str	r3, [r7, #32]
}
 80096ea:	bf00      	nop
 80096ec:	bf00      	nop
 80096ee:	e7fd      	b.n	80096ec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80096f0:	f001 fb22 	bl	800ad38 <xTaskGetSchedulerState>
 80096f4:	4603      	mov	r3, r0
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d102      	bne.n	8009700 <xQueueGenericSend+0xa4>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d101      	bne.n	8009704 <xQueueGenericSend+0xa8>
 8009700:	2301      	movs	r3, #1
 8009702:	e000      	b.n	8009706 <xQueueGenericSend+0xaa>
 8009704:	2300      	movs	r3, #0
 8009706:	2b00      	cmp	r3, #0
 8009708:	d10b      	bne.n	8009722 <xQueueGenericSend+0xc6>
	__asm volatile
 800970a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800970e:	f383 8811 	msr	BASEPRI, r3
 8009712:	f3bf 8f6f 	isb	sy
 8009716:	f3bf 8f4f 	dsb	sy
 800971a:	61fb      	str	r3, [r7, #28]
}
 800971c:	bf00      	nop
 800971e:	bf00      	nop
 8009720:	e7fd      	b.n	800971e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009722:	f002 f879 	bl	800b818 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009728:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800972a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800972c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800972e:	429a      	cmp	r2, r3
 8009730:	d302      	bcc.n	8009738 <xQueueGenericSend+0xdc>
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	2b02      	cmp	r3, #2
 8009736:	d129      	bne.n	800978c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009738:	683a      	ldr	r2, [r7, #0]
 800973a:	68b9      	ldr	r1, [r7, #8]
 800973c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800973e:	f000 fab5 	bl	8009cac <prvCopyDataToQueue>
 8009742:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009748:	2b00      	cmp	r3, #0
 800974a:	d010      	beq.n	800976e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800974c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800974e:	3324      	adds	r3, #36	@ 0x24
 8009750:	4618      	mov	r0, r3
 8009752:	f001 f92b 	bl	800a9ac <xTaskRemoveFromEventList>
 8009756:	4603      	mov	r3, r0
 8009758:	2b00      	cmp	r3, #0
 800975a:	d013      	beq.n	8009784 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800975c:	4b3f      	ldr	r3, [pc, #252]	@ (800985c <xQueueGenericSend+0x200>)
 800975e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009762:	601a      	str	r2, [r3, #0]
 8009764:	f3bf 8f4f 	dsb	sy
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	e00a      	b.n	8009784 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800976e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009770:	2b00      	cmp	r3, #0
 8009772:	d007      	beq.n	8009784 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009774:	4b39      	ldr	r3, [pc, #228]	@ (800985c <xQueueGenericSend+0x200>)
 8009776:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800977a:	601a      	str	r2, [r3, #0]
 800977c:	f3bf 8f4f 	dsb	sy
 8009780:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009784:	f002 f87a 	bl	800b87c <vPortExitCritical>
				return pdPASS;
 8009788:	2301      	movs	r3, #1
 800978a:	e063      	b.n	8009854 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d103      	bne.n	800979a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009792:	f002 f873 	bl	800b87c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009796:	2300      	movs	r3, #0
 8009798:	e05c      	b.n	8009854 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800979a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800979c:	2b00      	cmp	r3, #0
 800979e:	d106      	bne.n	80097ae <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80097a0:	f107 0314 	add.w	r3, r7, #20
 80097a4:	4618      	mov	r0, r3
 80097a6:	f001 f965 	bl	800aa74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80097aa:	2301      	movs	r3, #1
 80097ac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80097ae:	f002 f865 	bl	800b87c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80097b2:	f000 fecd 	bl	800a550 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80097b6:	f002 f82f 	bl	800b818 <vPortEnterCritical>
 80097ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80097c0:	b25b      	sxtb	r3, r3
 80097c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097c6:	d103      	bne.n	80097d0 <xQueueGenericSend+0x174>
 80097c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ca:	2200      	movs	r2, #0
 80097cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80097d6:	b25b      	sxtb	r3, r3
 80097d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097dc:	d103      	bne.n	80097e6 <xQueueGenericSend+0x18a>
 80097de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80097e6:	f002 f849 	bl	800b87c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097ea:	1d3a      	adds	r2, r7, #4
 80097ec:	f107 0314 	add.w	r3, r7, #20
 80097f0:	4611      	mov	r1, r2
 80097f2:	4618      	mov	r0, r3
 80097f4:	f001 f954 	bl	800aaa0 <xTaskCheckForTimeOut>
 80097f8:	4603      	mov	r3, r0
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d124      	bne.n	8009848 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80097fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009800:	f000 fb4c 	bl	8009e9c <prvIsQueueFull>
 8009804:	4603      	mov	r3, r0
 8009806:	2b00      	cmp	r3, #0
 8009808:	d018      	beq.n	800983c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800980a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800980c:	3310      	adds	r3, #16
 800980e:	687a      	ldr	r2, [r7, #4]
 8009810:	4611      	mov	r1, r2
 8009812:	4618      	mov	r0, r3
 8009814:	f001 f878 	bl	800a908 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009818:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800981a:	f000 fad7 	bl	8009dcc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800981e:	f000 fea5 	bl	800a56c <xTaskResumeAll>
 8009822:	4603      	mov	r3, r0
 8009824:	2b00      	cmp	r3, #0
 8009826:	f47f af7c 	bne.w	8009722 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800982a:	4b0c      	ldr	r3, [pc, #48]	@ (800985c <xQueueGenericSend+0x200>)
 800982c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009830:	601a      	str	r2, [r3, #0]
 8009832:	f3bf 8f4f 	dsb	sy
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	e772      	b.n	8009722 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800983c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800983e:	f000 fac5 	bl	8009dcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009842:	f000 fe93 	bl	800a56c <xTaskResumeAll>
 8009846:	e76c      	b.n	8009722 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009848:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800984a:	f000 fabf 	bl	8009dcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800984e:	f000 fe8d 	bl	800a56c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009852:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009854:	4618      	mov	r0, r3
 8009856:	3738      	adds	r7, #56	@ 0x38
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}
 800985c:	e000ed04 	.word	0xe000ed04

08009860 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b090      	sub	sp, #64	@ 0x40
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	607a      	str	r2, [r7, #4]
 800986c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009874:	2b00      	cmp	r3, #0
 8009876:	d10b      	bne.n	8009890 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800987c:	f383 8811 	msr	BASEPRI, r3
 8009880:	f3bf 8f6f 	isb	sy
 8009884:	f3bf 8f4f 	dsb	sy
 8009888:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800988a:	bf00      	nop
 800988c:	bf00      	nop
 800988e:	e7fd      	b.n	800988c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d103      	bne.n	800989e <xQueueGenericSendFromISR+0x3e>
 8009896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800989a:	2b00      	cmp	r3, #0
 800989c:	d101      	bne.n	80098a2 <xQueueGenericSendFromISR+0x42>
 800989e:	2301      	movs	r3, #1
 80098a0:	e000      	b.n	80098a4 <xQueueGenericSendFromISR+0x44>
 80098a2:	2300      	movs	r3, #0
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d10b      	bne.n	80098c0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80098a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ac:	f383 8811 	msr	BASEPRI, r3
 80098b0:	f3bf 8f6f 	isb	sy
 80098b4:	f3bf 8f4f 	dsb	sy
 80098b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80098ba:	bf00      	nop
 80098bc:	bf00      	nop
 80098be:	e7fd      	b.n	80098bc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	2b02      	cmp	r3, #2
 80098c4:	d103      	bne.n	80098ce <xQueueGenericSendFromISR+0x6e>
 80098c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098ca:	2b01      	cmp	r3, #1
 80098cc:	d101      	bne.n	80098d2 <xQueueGenericSendFromISR+0x72>
 80098ce:	2301      	movs	r3, #1
 80098d0:	e000      	b.n	80098d4 <xQueueGenericSendFromISR+0x74>
 80098d2:	2300      	movs	r3, #0
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d10b      	bne.n	80098f0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80098d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098dc:	f383 8811 	msr	BASEPRI, r3
 80098e0:	f3bf 8f6f 	isb	sy
 80098e4:	f3bf 8f4f 	dsb	sy
 80098e8:	623b      	str	r3, [r7, #32]
}
 80098ea:	bf00      	nop
 80098ec:	bf00      	nop
 80098ee:	e7fd      	b.n	80098ec <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80098f0:	f002 f872 	bl	800b9d8 <vPortValidateInterruptPriority>
	__asm volatile
 80098f4:	f3ef 8211 	mrs	r2, BASEPRI
 80098f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098fc:	f383 8811 	msr	BASEPRI, r3
 8009900:	f3bf 8f6f 	isb	sy
 8009904:	f3bf 8f4f 	dsb	sy
 8009908:	61fa      	str	r2, [r7, #28]
 800990a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800990c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800990e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009912:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009918:	429a      	cmp	r2, r3
 800991a:	d302      	bcc.n	8009922 <xQueueGenericSendFromISR+0xc2>
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	2b02      	cmp	r3, #2
 8009920:	d12f      	bne.n	8009982 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009924:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009928:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800992c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800992e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009930:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009932:	683a      	ldr	r2, [r7, #0]
 8009934:	68b9      	ldr	r1, [r7, #8]
 8009936:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009938:	f000 f9b8 	bl	8009cac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800993c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009944:	d112      	bne.n	800996c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800994a:	2b00      	cmp	r3, #0
 800994c:	d016      	beq.n	800997c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800994e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009950:	3324      	adds	r3, #36	@ 0x24
 8009952:	4618      	mov	r0, r3
 8009954:	f001 f82a 	bl	800a9ac <xTaskRemoveFromEventList>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	d00e      	beq.n	800997c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d00b      	beq.n	800997c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	601a      	str	r2, [r3, #0]
 800996a:	e007      	b.n	800997c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800996c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009970:	3301      	adds	r3, #1
 8009972:	b2db      	uxtb	r3, r3
 8009974:	b25a      	sxtb	r2, r3
 8009976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009978:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800997c:	2301      	movs	r3, #1
 800997e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009980:	e001      	b.n	8009986 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009982:	2300      	movs	r3, #0
 8009984:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009988:	617b      	str	r3, [r7, #20]
	__asm volatile
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f383 8811 	msr	BASEPRI, r3
}
 8009990:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009994:	4618      	mov	r0, r3
 8009996:	3740      	adds	r7, #64	@ 0x40
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}

0800999c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b08c      	sub	sp, #48	@ 0x30
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80099a8:	2300      	movs	r3, #0
 80099aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80099b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d10b      	bne.n	80099ce <xQueueReceive+0x32>
	__asm volatile
 80099b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ba:	f383 8811 	msr	BASEPRI, r3
 80099be:	f3bf 8f6f 	isb	sy
 80099c2:	f3bf 8f4f 	dsb	sy
 80099c6:	623b      	str	r3, [r7, #32]
}
 80099c8:	bf00      	nop
 80099ca:	bf00      	nop
 80099cc:	e7fd      	b.n	80099ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d103      	bne.n	80099dc <xQueueReceive+0x40>
 80099d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d101      	bne.n	80099e0 <xQueueReceive+0x44>
 80099dc:	2301      	movs	r3, #1
 80099de:	e000      	b.n	80099e2 <xQueueReceive+0x46>
 80099e0:	2300      	movs	r3, #0
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d10b      	bne.n	80099fe <xQueueReceive+0x62>
	__asm volatile
 80099e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ea:	f383 8811 	msr	BASEPRI, r3
 80099ee:	f3bf 8f6f 	isb	sy
 80099f2:	f3bf 8f4f 	dsb	sy
 80099f6:	61fb      	str	r3, [r7, #28]
}
 80099f8:	bf00      	nop
 80099fa:	bf00      	nop
 80099fc:	e7fd      	b.n	80099fa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80099fe:	f001 f99b 	bl	800ad38 <xTaskGetSchedulerState>
 8009a02:	4603      	mov	r3, r0
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d102      	bne.n	8009a0e <xQueueReceive+0x72>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d101      	bne.n	8009a12 <xQueueReceive+0x76>
 8009a0e:	2301      	movs	r3, #1
 8009a10:	e000      	b.n	8009a14 <xQueueReceive+0x78>
 8009a12:	2300      	movs	r3, #0
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d10b      	bne.n	8009a30 <xQueueReceive+0x94>
	__asm volatile
 8009a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a1c:	f383 8811 	msr	BASEPRI, r3
 8009a20:	f3bf 8f6f 	isb	sy
 8009a24:	f3bf 8f4f 	dsb	sy
 8009a28:	61bb      	str	r3, [r7, #24]
}
 8009a2a:	bf00      	nop
 8009a2c:	bf00      	nop
 8009a2e:	e7fd      	b.n	8009a2c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a30:	f001 fef2 	bl	800b818 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a38:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d01f      	beq.n	8009a80 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a40:	68b9      	ldr	r1, [r7, #8]
 8009a42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a44:	f000 f99c 	bl	8009d80 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a4a:	1e5a      	subs	r2, r3, #1
 8009a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a4e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a52:	691b      	ldr	r3, [r3, #16]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d00f      	beq.n	8009a78 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a5a:	3310      	adds	r3, #16
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f000 ffa5 	bl	800a9ac <xTaskRemoveFromEventList>
 8009a62:	4603      	mov	r3, r0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d007      	beq.n	8009a78 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009a68:	4b3c      	ldr	r3, [pc, #240]	@ (8009b5c <xQueueReceive+0x1c0>)
 8009a6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a6e:	601a      	str	r2, [r3, #0]
 8009a70:	f3bf 8f4f 	dsb	sy
 8009a74:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009a78:	f001 ff00 	bl	800b87c <vPortExitCritical>
				return pdPASS;
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	e069      	b.n	8009b54 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d103      	bne.n	8009a8e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009a86:	f001 fef9 	bl	800b87c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	e062      	b.n	8009b54 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d106      	bne.n	8009aa2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009a94:	f107 0310 	add.w	r3, r7, #16
 8009a98:	4618      	mov	r0, r3
 8009a9a:	f000 ffeb 	bl	800aa74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009aa2:	f001 feeb 	bl	800b87c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009aa6:	f000 fd53 	bl	800a550 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009aaa:	f001 feb5 	bl	800b818 <vPortEnterCritical>
 8009aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009ab4:	b25b      	sxtb	r3, r3
 8009ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aba:	d103      	bne.n	8009ac4 <xQueueReceive+0x128>
 8009abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009aca:	b25b      	sxtb	r3, r3
 8009acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ad0:	d103      	bne.n	8009ada <xQueueReceive+0x13e>
 8009ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ada:	f001 fecf 	bl	800b87c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ade:	1d3a      	adds	r2, r7, #4
 8009ae0:	f107 0310 	add.w	r3, r7, #16
 8009ae4:	4611      	mov	r1, r2
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f000 ffda 	bl	800aaa0 <xTaskCheckForTimeOut>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d123      	bne.n	8009b3a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009af2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009af4:	f000 f9bc 	bl	8009e70 <prvIsQueueEmpty>
 8009af8:	4603      	mov	r3, r0
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d017      	beq.n	8009b2e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b00:	3324      	adds	r3, #36	@ 0x24
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	4611      	mov	r1, r2
 8009b06:	4618      	mov	r0, r3
 8009b08:	f000 fefe 	bl	800a908 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b0e:	f000 f95d 	bl	8009dcc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b12:	f000 fd2b 	bl	800a56c <xTaskResumeAll>
 8009b16:	4603      	mov	r3, r0
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d189      	bne.n	8009a30 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8009b5c <xQueueReceive+0x1c0>)
 8009b1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b22:	601a      	str	r2, [r3, #0]
 8009b24:	f3bf 8f4f 	dsb	sy
 8009b28:	f3bf 8f6f 	isb	sy
 8009b2c:	e780      	b.n	8009a30 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009b2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b30:	f000 f94c 	bl	8009dcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b34:	f000 fd1a 	bl	800a56c <xTaskResumeAll>
 8009b38:	e77a      	b.n	8009a30 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009b3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b3c:	f000 f946 	bl	8009dcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b40:	f000 fd14 	bl	800a56c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b46:	f000 f993 	bl	8009e70 <prvIsQueueEmpty>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	f43f af6f 	beq.w	8009a30 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b52:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3730      	adds	r7, #48	@ 0x30
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}
 8009b5c:	e000ed04 	.word	0xe000ed04

08009b60 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b08e      	sub	sp, #56	@ 0x38
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	60f8      	str	r0, [r7, #12]
 8009b68:	60b9      	str	r1, [r7, #8]
 8009b6a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d10b      	bne.n	8009b8e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b7a:	f383 8811 	msr	BASEPRI, r3
 8009b7e:	f3bf 8f6f 	isb	sy
 8009b82:	f3bf 8f4f 	dsb	sy
 8009b86:	623b      	str	r3, [r7, #32]
}
 8009b88:	bf00      	nop
 8009b8a:	bf00      	nop
 8009b8c:	e7fd      	b.n	8009b8a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d103      	bne.n	8009b9c <xQueueReceiveFromISR+0x3c>
 8009b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d101      	bne.n	8009ba0 <xQueueReceiveFromISR+0x40>
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	e000      	b.n	8009ba2 <xQueueReceiveFromISR+0x42>
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d10b      	bne.n	8009bbe <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009baa:	f383 8811 	msr	BASEPRI, r3
 8009bae:	f3bf 8f6f 	isb	sy
 8009bb2:	f3bf 8f4f 	dsb	sy
 8009bb6:	61fb      	str	r3, [r7, #28]
}
 8009bb8:	bf00      	nop
 8009bba:	bf00      	nop
 8009bbc:	e7fd      	b.n	8009bba <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009bbe:	f001 ff0b 	bl	800b9d8 <vPortValidateInterruptPriority>
	__asm volatile
 8009bc2:	f3ef 8211 	mrs	r2, BASEPRI
 8009bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bca:	f383 8811 	msr	BASEPRI, r3
 8009bce:	f3bf 8f6f 	isb	sy
 8009bd2:	f3bf 8f4f 	dsb	sy
 8009bd6:	61ba      	str	r2, [r7, #24]
 8009bd8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009bda:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d02f      	beq.n	8009c4a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009bf0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009bf4:	68b9      	ldr	r1, [r7, #8]
 8009bf6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009bf8:	f000 f8c2 	bl	8009d80 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfe:	1e5a      	subs	r2, r3, #1
 8009c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c02:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009c04:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c0c:	d112      	bne.n	8009c34 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c10:	691b      	ldr	r3, [r3, #16]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d016      	beq.n	8009c44 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c18:	3310      	adds	r3, #16
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f000 fec6 	bl	800a9ac <xTaskRemoveFromEventList>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d00e      	beq.n	8009c44 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d00b      	beq.n	8009c44 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	601a      	str	r2, [r3, #0]
 8009c32:	e007      	b.n	8009c44 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009c34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c38:	3301      	adds	r3, #1
 8009c3a:	b2db      	uxtb	r3, r3
 8009c3c:	b25a      	sxtb	r2, r3
 8009c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009c44:	2301      	movs	r3, #1
 8009c46:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c48:	e001      	b.n	8009c4e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c50:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	f383 8811 	msr	BASEPRI, r3
}
 8009c58:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3738      	adds	r7, #56	@ 0x38
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}

08009c64 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b086      	sub	sp, #24
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d10b      	bne.n	8009c8e <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 8009c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c7a:	f383 8811 	msr	BASEPRI, r3
 8009c7e:	f3bf 8f6f 	isb	sy
 8009c82:	f3bf 8f4f 	dsb	sy
 8009c86:	60fb      	str	r3, [r7, #12]
}
 8009c88:	bf00      	nop
 8009c8a:	bf00      	nop
 8009c8c:	e7fd      	b.n	8009c8a <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 8009c8e:	f001 fdc3 	bl	800b818 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c9a:	1ad3      	subs	r3, r2, r3
 8009c9c:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8009c9e:	f001 fded 	bl	800b87c <vPortExitCritical>

	return uxReturn;
 8009ca2:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3718      	adds	r7, #24
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b086      	sub	sp, #24
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	60f8      	str	r0, [r7, #12]
 8009cb4:	60b9      	str	r1, [r7, #8]
 8009cb6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cc0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d10d      	bne.n	8009ce6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d14d      	bne.n	8009d6e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f001 f84c 	bl	800ad74 <xTaskPriorityDisinherit>
 8009cdc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	609a      	str	r2, [r3, #8]
 8009ce4:	e043      	b.n	8009d6e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d119      	bne.n	8009d20 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	6858      	ldr	r0, [r3, #4]
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cf4:	461a      	mov	r2, r3
 8009cf6:	68b9      	ldr	r1, [r7, #8]
 8009cf8:	f002 fcee 	bl	800c6d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	685a      	ldr	r2, [r3, #4]
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d04:	441a      	add	r2, r3
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	685a      	ldr	r2, [r3, #4]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	689b      	ldr	r3, [r3, #8]
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d32b      	bcc.n	8009d6e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681a      	ldr	r2, [r3, #0]
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	605a      	str	r2, [r3, #4]
 8009d1e:	e026      	b.n	8009d6e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	68d8      	ldr	r0, [r3, #12]
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d28:	461a      	mov	r2, r3
 8009d2a:	68b9      	ldr	r1, [r7, #8]
 8009d2c:	f002 fcd4 	bl	800c6d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	68da      	ldr	r2, [r3, #12]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d38:	425b      	negs	r3, r3
 8009d3a:	441a      	add	r2, r3
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	68da      	ldr	r2, [r3, #12]
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d207      	bcs.n	8009d5c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	689a      	ldr	r2, [r3, #8]
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d54:	425b      	negs	r3, r3
 8009d56:	441a      	add	r2, r3
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2b02      	cmp	r3, #2
 8009d60:	d105      	bne.n	8009d6e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d002      	beq.n	8009d6e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009d68:	693b      	ldr	r3, [r7, #16]
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	1c5a      	adds	r2, r3, #1
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009d76:	697b      	ldr	r3, [r7, #20]
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3718      	adds	r7, #24
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}

08009d80 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d018      	beq.n	8009dc4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	68da      	ldr	r2, [r3, #12]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d9a:	441a      	add	r2, r3
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	68da      	ldr	r2, [r3, #12]
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	689b      	ldr	r3, [r3, #8]
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d303      	bcc.n	8009db4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681a      	ldr	r2, [r3, #0]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	68d9      	ldr	r1, [r3, #12]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	6838      	ldr	r0, [r7, #0]
 8009dc0:	f002 fc8a 	bl	800c6d8 <memcpy>
	}
}
 8009dc4:	bf00      	nop
 8009dc6:	3708      	adds	r7, #8
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}

08009dcc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b084      	sub	sp, #16
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009dd4:	f001 fd20 	bl	800b818 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009dde:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009de0:	e011      	b.n	8009e06 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d012      	beq.n	8009e10 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	3324      	adds	r3, #36	@ 0x24
 8009dee:	4618      	mov	r0, r3
 8009df0:	f000 fddc 	bl	800a9ac <xTaskRemoveFromEventList>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d001      	beq.n	8009dfe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009dfa:	f000 feb5 	bl	800ab68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009dfe:	7bfb      	ldrb	r3, [r7, #15]
 8009e00:	3b01      	subs	r3, #1
 8009e02:	b2db      	uxtb	r3, r3
 8009e04:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	dce9      	bgt.n	8009de2 <prvUnlockQueue+0x16>
 8009e0e:	e000      	b.n	8009e12 <prvUnlockQueue+0x46>
					break;
 8009e10:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	22ff      	movs	r2, #255	@ 0xff
 8009e16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009e1a:	f001 fd2f 	bl	800b87c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009e1e:	f001 fcfb 	bl	800b818 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009e28:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009e2a:	e011      	b.n	8009e50 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	691b      	ldr	r3, [r3, #16]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d012      	beq.n	8009e5a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	3310      	adds	r3, #16
 8009e38:	4618      	mov	r0, r3
 8009e3a:	f000 fdb7 	bl	800a9ac <xTaskRemoveFromEventList>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d001      	beq.n	8009e48 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009e44:	f000 fe90 	bl	800ab68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009e48:	7bbb      	ldrb	r3, [r7, #14]
 8009e4a:	3b01      	subs	r3, #1
 8009e4c:	b2db      	uxtb	r3, r3
 8009e4e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009e50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	dce9      	bgt.n	8009e2c <prvUnlockQueue+0x60>
 8009e58:	e000      	b.n	8009e5c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009e5a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	22ff      	movs	r2, #255	@ 0xff
 8009e60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009e64:	f001 fd0a 	bl	800b87c <vPortExitCritical>
}
 8009e68:	bf00      	nop
 8009e6a:	3710      	adds	r7, #16
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}

08009e70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b084      	sub	sp, #16
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009e78:	f001 fcce 	bl	800b818 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d102      	bne.n	8009e8a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009e84:	2301      	movs	r3, #1
 8009e86:	60fb      	str	r3, [r7, #12]
 8009e88:	e001      	b.n	8009e8e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009e8e:	f001 fcf5 	bl	800b87c <vPortExitCritical>

	return xReturn;
 8009e92:	68fb      	ldr	r3, [r7, #12]
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3710      	adds	r7, #16
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009ea4:	f001 fcb8 	bl	800b818 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	d102      	bne.n	8009eba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	60fb      	str	r3, [r7, #12]
 8009eb8:	e001      	b.n	8009ebe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009ebe:	f001 fcdd 	bl	800b87c <vPortExitCritical>

	return xReturn;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3710      	adds	r7, #16
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}

08009ecc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009ecc:	b480      	push	{r7}
 8009ece:	b085      	sub	sp, #20
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
 8009ed4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	60fb      	str	r3, [r7, #12]
 8009eda:	e014      	b.n	8009f06 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009edc:	4a0f      	ldr	r2, [pc, #60]	@ (8009f1c <vQueueAddToRegistry+0x50>)
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d10b      	bne.n	8009f00 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009ee8:	490c      	ldr	r1, [pc, #48]	@ (8009f1c <vQueueAddToRegistry+0x50>)
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	683a      	ldr	r2, [r7, #0]
 8009eee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8009f1c <vQueueAddToRegistry+0x50>)
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	00db      	lsls	r3, r3, #3
 8009ef8:	4413      	add	r3, r2
 8009efa:	687a      	ldr	r2, [r7, #4]
 8009efc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009efe:	e006      	b.n	8009f0e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	3301      	adds	r3, #1
 8009f04:	60fb      	str	r3, [r7, #12]
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2b07      	cmp	r3, #7
 8009f0a:	d9e7      	bls.n	8009edc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009f0c:	bf00      	nop
 8009f0e:	bf00      	nop
 8009f10:	3714      	adds	r7, #20
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr
 8009f1a:	bf00      	nop
 8009f1c:	20000964 	.word	0x20000964

08009f20 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b086      	sub	sp, #24
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	60f8      	str	r0, [r7, #12]
 8009f28:	60b9      	str	r1, [r7, #8]
 8009f2a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009f30:	f001 fc72 	bl	800b818 <vPortEnterCritical>
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009f3a:	b25b      	sxtb	r3, r3
 8009f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f40:	d103      	bne.n	8009f4a <vQueueWaitForMessageRestricted+0x2a>
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	2200      	movs	r2, #0
 8009f46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f50:	b25b      	sxtb	r3, r3
 8009f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f56:	d103      	bne.n	8009f60 <vQueueWaitForMessageRestricted+0x40>
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f60:	f001 fc8c 	bl	800b87c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d106      	bne.n	8009f7a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	3324      	adds	r3, #36	@ 0x24
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	68b9      	ldr	r1, [r7, #8]
 8009f74:	4618      	mov	r0, r3
 8009f76:	f000 fced 	bl	800a954 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009f7a:	6978      	ldr	r0, [r7, #20]
 8009f7c:	f7ff ff26 	bl	8009dcc <prvUnlockQueue>
	}
 8009f80:	bf00      	nop
 8009f82:	3718      	adds	r7, #24
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b08e      	sub	sp, #56	@ 0x38
 8009f8c:	af04      	add	r7, sp, #16
 8009f8e:	60f8      	str	r0, [r7, #12]
 8009f90:	60b9      	str	r1, [r7, #8]
 8009f92:	607a      	str	r2, [r7, #4]
 8009f94:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d10b      	bne.n	8009fb4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa0:	f383 8811 	msr	BASEPRI, r3
 8009fa4:	f3bf 8f6f 	isb	sy
 8009fa8:	f3bf 8f4f 	dsb	sy
 8009fac:	623b      	str	r3, [r7, #32]
}
 8009fae:	bf00      	nop
 8009fb0:	bf00      	nop
 8009fb2:	e7fd      	b.n	8009fb0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d10b      	bne.n	8009fd2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8009fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fbe:	f383 8811 	msr	BASEPRI, r3
 8009fc2:	f3bf 8f6f 	isb	sy
 8009fc6:	f3bf 8f4f 	dsb	sy
 8009fca:	61fb      	str	r3, [r7, #28]
}
 8009fcc:	bf00      	nop
 8009fce:	bf00      	nop
 8009fd0:	e7fd      	b.n	8009fce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009fd2:	23a8      	movs	r3, #168	@ 0xa8
 8009fd4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	2ba8      	cmp	r3, #168	@ 0xa8
 8009fda:	d00b      	beq.n	8009ff4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe0:	f383 8811 	msr	BASEPRI, r3
 8009fe4:	f3bf 8f6f 	isb	sy
 8009fe8:	f3bf 8f4f 	dsb	sy
 8009fec:	61bb      	str	r3, [r7, #24]
}
 8009fee:	bf00      	nop
 8009ff0:	bf00      	nop
 8009ff2:	e7fd      	b.n	8009ff0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ff4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d01e      	beq.n	800a03a <xTaskCreateStatic+0xb2>
 8009ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d01b      	beq.n	800a03a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a004:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a008:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a00a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a00c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a00e:	2202      	movs	r2, #2
 800a010:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a014:	2300      	movs	r3, #0
 800a016:	9303      	str	r3, [sp, #12]
 800a018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01a:	9302      	str	r3, [sp, #8]
 800a01c:	f107 0314 	add.w	r3, r7, #20
 800a020:	9301      	str	r3, [sp, #4]
 800a022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a024:	9300      	str	r3, [sp, #0]
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	687a      	ldr	r2, [r7, #4]
 800a02a:	68b9      	ldr	r1, [r7, #8]
 800a02c:	68f8      	ldr	r0, [r7, #12]
 800a02e:	f000 f851 	bl	800a0d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a032:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a034:	f000 f8f6 	bl	800a224 <prvAddNewTaskToReadyList>
 800a038:	e001      	b.n	800a03e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a03a:	2300      	movs	r3, #0
 800a03c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a03e:	697b      	ldr	r3, [r7, #20]
	}
 800a040:	4618      	mov	r0, r3
 800a042:	3728      	adds	r7, #40	@ 0x28
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}

0800a048 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b08c      	sub	sp, #48	@ 0x30
 800a04c:	af04      	add	r7, sp, #16
 800a04e:	60f8      	str	r0, [r7, #12]
 800a050:	60b9      	str	r1, [r7, #8]
 800a052:	603b      	str	r3, [r7, #0]
 800a054:	4613      	mov	r3, r2
 800a056:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a058:	88fb      	ldrh	r3, [r7, #6]
 800a05a:	009b      	lsls	r3, r3, #2
 800a05c:	4618      	mov	r0, r3
 800a05e:	f001 fcfd 	bl	800ba5c <pvPortMalloc>
 800a062:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d00e      	beq.n	800a088 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a06a:	20a8      	movs	r0, #168	@ 0xa8
 800a06c:	f001 fcf6 	bl	800ba5c <pvPortMalloc>
 800a070:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a072:	69fb      	ldr	r3, [r7, #28]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d003      	beq.n	800a080 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a078:	69fb      	ldr	r3, [r7, #28]
 800a07a:	697a      	ldr	r2, [r7, #20]
 800a07c:	631a      	str	r2, [r3, #48]	@ 0x30
 800a07e:	e005      	b.n	800a08c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a080:	6978      	ldr	r0, [r7, #20]
 800a082:	f001 fdb9 	bl	800bbf8 <vPortFree>
 800a086:	e001      	b.n	800a08c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a088:	2300      	movs	r3, #0
 800a08a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a08c:	69fb      	ldr	r3, [r7, #28]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d017      	beq.n	800a0c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a092:	69fb      	ldr	r3, [r7, #28]
 800a094:	2200      	movs	r2, #0
 800a096:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a09a:	88fa      	ldrh	r2, [r7, #6]
 800a09c:	2300      	movs	r3, #0
 800a09e:	9303      	str	r3, [sp, #12]
 800a0a0:	69fb      	ldr	r3, [r7, #28]
 800a0a2:	9302      	str	r3, [sp, #8]
 800a0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0a6:	9301      	str	r3, [sp, #4]
 800a0a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0aa:	9300      	str	r3, [sp, #0]
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	68b9      	ldr	r1, [r7, #8]
 800a0b0:	68f8      	ldr	r0, [r7, #12]
 800a0b2:	f000 f80f 	bl	800a0d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a0b6:	69f8      	ldr	r0, [r7, #28]
 800a0b8:	f000 f8b4 	bl	800a224 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a0bc:	2301      	movs	r3, #1
 800a0be:	61bb      	str	r3, [r7, #24]
 800a0c0:	e002      	b.n	800a0c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a0c2:	f04f 33ff 	mov.w	r3, #4294967295
 800a0c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a0c8:	69bb      	ldr	r3, [r7, #24]
	}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3720      	adds	r7, #32
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
	...

0800a0d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b088      	sub	sp, #32
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	60b9      	str	r1, [r7, #8]
 800a0de:	607a      	str	r2, [r7, #4]
 800a0e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	009b      	lsls	r3, r3, #2
 800a0ea:	461a      	mov	r2, r3
 800a0ec:	21a5      	movs	r1, #165	@ 0xa5
 800a0ee:	f002 fa53 	bl	800c598 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a0fc:	3b01      	subs	r3, #1
 800a0fe:	009b      	lsls	r3, r3, #2
 800a100:	4413      	add	r3, r2
 800a102:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a104:	69bb      	ldr	r3, [r7, #24]
 800a106:	f023 0307 	bic.w	r3, r3, #7
 800a10a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a10c:	69bb      	ldr	r3, [r7, #24]
 800a10e:	f003 0307 	and.w	r3, r3, #7
 800a112:	2b00      	cmp	r3, #0
 800a114:	d00b      	beq.n	800a12e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a11a:	f383 8811 	msr	BASEPRI, r3
 800a11e:	f3bf 8f6f 	isb	sy
 800a122:	f3bf 8f4f 	dsb	sy
 800a126:	617b      	str	r3, [r7, #20]
}
 800a128:	bf00      	nop
 800a12a:	bf00      	nop
 800a12c:	e7fd      	b.n	800a12a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d01f      	beq.n	800a174 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a134:	2300      	movs	r3, #0
 800a136:	61fb      	str	r3, [r7, #28]
 800a138:	e012      	b.n	800a160 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a13a:	68ba      	ldr	r2, [r7, #8]
 800a13c:	69fb      	ldr	r3, [r7, #28]
 800a13e:	4413      	add	r3, r2
 800a140:	7819      	ldrb	r1, [r3, #0]
 800a142:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a144:	69fb      	ldr	r3, [r7, #28]
 800a146:	4413      	add	r3, r2
 800a148:	3334      	adds	r3, #52	@ 0x34
 800a14a:	460a      	mov	r2, r1
 800a14c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a14e:	68ba      	ldr	r2, [r7, #8]
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	4413      	add	r3, r2
 800a154:	781b      	ldrb	r3, [r3, #0]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d006      	beq.n	800a168 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a15a:	69fb      	ldr	r3, [r7, #28]
 800a15c:	3301      	adds	r3, #1
 800a15e:	61fb      	str	r3, [r7, #28]
 800a160:	69fb      	ldr	r3, [r7, #28]
 800a162:	2b0f      	cmp	r3, #15
 800a164:	d9e9      	bls.n	800a13a <prvInitialiseNewTask+0x66>
 800a166:	e000      	b.n	800a16a <prvInitialiseNewTask+0x96>
			{
				break;
 800a168:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a16c:	2200      	movs	r2, #0
 800a16e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a172:	e003      	b.n	800a17c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a176:	2200      	movs	r2, #0
 800a178:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a17c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17e:	2b37      	cmp	r3, #55	@ 0x37
 800a180:	d901      	bls.n	800a186 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a182:	2337      	movs	r3, #55	@ 0x37
 800a184:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a188:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a18a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a18c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a18e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a190:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a194:	2200      	movs	r2, #0
 800a196:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a19a:	3304      	adds	r3, #4
 800a19c:	4618      	mov	r0, r3
 800a19e:	f7ff f883 	bl	80092a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a4:	3318      	adds	r3, #24
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f7ff f87e 	bl	80092a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a1ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1b0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1b4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a1b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1c0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d4:	3354      	adds	r3, #84	@ 0x54
 800a1d6:	224c      	movs	r2, #76	@ 0x4c
 800a1d8:	2100      	movs	r1, #0
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f002 f9dc 	bl	800c598 <memset>
 800a1e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1e2:	4a0d      	ldr	r2, [pc, #52]	@ (800a218 <prvInitialiseNewTask+0x144>)
 800a1e4:	659a      	str	r2, [r3, #88]	@ 0x58
 800a1e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1e8:	4a0c      	ldr	r2, [pc, #48]	@ (800a21c <prvInitialiseNewTask+0x148>)
 800a1ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a1ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ee:	4a0c      	ldr	r2, [pc, #48]	@ (800a220 <prvInitialiseNewTask+0x14c>)
 800a1f0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a1f2:	683a      	ldr	r2, [r7, #0]
 800a1f4:	68f9      	ldr	r1, [r7, #12]
 800a1f6:	69b8      	ldr	r0, [r7, #24]
 800a1f8:	f001 f9da 	bl	800b5b0 <pxPortInitialiseStack>
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a200:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a204:	2b00      	cmp	r3, #0
 800a206:	d002      	beq.n	800a20e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a20a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a20c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a20e:	bf00      	nop
 800a210:	3720      	adds	r7, #32
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}
 800a216:	bf00      	nop
 800a218:	200053c8 	.word	0x200053c8
 800a21c:	20005430 	.word	0x20005430
 800a220:	20005498 	.word	0x20005498

0800a224 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b082      	sub	sp, #8
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a22c:	f001 faf4 	bl	800b818 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a230:	4b2d      	ldr	r3, [pc, #180]	@ (800a2e8 <prvAddNewTaskToReadyList+0xc4>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	3301      	adds	r3, #1
 800a236:	4a2c      	ldr	r2, [pc, #176]	@ (800a2e8 <prvAddNewTaskToReadyList+0xc4>)
 800a238:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a23a:	4b2c      	ldr	r3, [pc, #176]	@ (800a2ec <prvAddNewTaskToReadyList+0xc8>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d109      	bne.n	800a256 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a242:	4a2a      	ldr	r2, [pc, #168]	@ (800a2ec <prvAddNewTaskToReadyList+0xc8>)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a248:	4b27      	ldr	r3, [pc, #156]	@ (800a2e8 <prvAddNewTaskToReadyList+0xc4>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d110      	bne.n	800a272 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a250:	f000 fcae 	bl	800abb0 <prvInitialiseTaskLists>
 800a254:	e00d      	b.n	800a272 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a256:	4b26      	ldr	r3, [pc, #152]	@ (800a2f0 <prvAddNewTaskToReadyList+0xcc>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d109      	bne.n	800a272 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a25e:	4b23      	ldr	r3, [pc, #140]	@ (800a2ec <prvAddNewTaskToReadyList+0xc8>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a268:	429a      	cmp	r2, r3
 800a26a:	d802      	bhi.n	800a272 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a26c:	4a1f      	ldr	r2, [pc, #124]	@ (800a2ec <prvAddNewTaskToReadyList+0xc8>)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a272:	4b20      	ldr	r3, [pc, #128]	@ (800a2f4 <prvAddNewTaskToReadyList+0xd0>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	3301      	adds	r3, #1
 800a278:	4a1e      	ldr	r2, [pc, #120]	@ (800a2f4 <prvAddNewTaskToReadyList+0xd0>)
 800a27a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a27c:	4b1d      	ldr	r3, [pc, #116]	@ (800a2f4 <prvAddNewTaskToReadyList+0xd0>)
 800a27e:	681a      	ldr	r2, [r3, #0]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a288:	4b1b      	ldr	r3, [pc, #108]	@ (800a2f8 <prvAddNewTaskToReadyList+0xd4>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	429a      	cmp	r2, r3
 800a28e:	d903      	bls.n	800a298 <prvAddNewTaskToReadyList+0x74>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a294:	4a18      	ldr	r2, [pc, #96]	@ (800a2f8 <prvAddNewTaskToReadyList+0xd4>)
 800a296:	6013      	str	r3, [r2, #0]
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a29c:	4613      	mov	r3, r2
 800a29e:	009b      	lsls	r3, r3, #2
 800a2a0:	4413      	add	r3, r2
 800a2a2:	009b      	lsls	r3, r3, #2
 800a2a4:	4a15      	ldr	r2, [pc, #84]	@ (800a2fc <prvAddNewTaskToReadyList+0xd8>)
 800a2a6:	441a      	add	r2, r3
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	3304      	adds	r3, #4
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	4610      	mov	r0, r2
 800a2b0:	f7ff f807 	bl	80092c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a2b4:	f001 fae2 	bl	800b87c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a2b8:	4b0d      	ldr	r3, [pc, #52]	@ (800a2f0 <prvAddNewTaskToReadyList+0xcc>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d00e      	beq.n	800a2de <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a2c0:	4b0a      	ldr	r3, [pc, #40]	@ (800a2ec <prvAddNewTaskToReadyList+0xc8>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d207      	bcs.n	800a2de <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a2ce:	4b0c      	ldr	r3, [pc, #48]	@ (800a300 <prvAddNewTaskToReadyList+0xdc>)
 800a2d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2d4:	601a      	str	r2, [r3, #0]
 800a2d6:	f3bf 8f4f 	dsb	sy
 800a2da:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a2de:	bf00      	nop
 800a2e0:	3708      	adds	r7, #8
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	20000e78 	.word	0x20000e78
 800a2ec:	200009a4 	.word	0x200009a4
 800a2f0:	20000e84 	.word	0x20000e84
 800a2f4:	20000e94 	.word	0x20000e94
 800a2f8:	20000e80 	.word	0x20000e80
 800a2fc:	200009a8 	.word	0x200009a8
 800a300:	e000ed04 	.word	0xe000ed04

0800a304 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a304:	b580      	push	{r7, lr}
 800a306:	b08a      	sub	sp, #40	@ 0x28
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a30e:	2300      	movs	r3, #0
 800a310:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d10b      	bne.n	800a330 <vTaskDelayUntil+0x2c>
	__asm volatile
 800a318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a31c:	f383 8811 	msr	BASEPRI, r3
 800a320:	f3bf 8f6f 	isb	sy
 800a324:	f3bf 8f4f 	dsb	sy
 800a328:	617b      	str	r3, [r7, #20]
}
 800a32a:	bf00      	nop
 800a32c:	bf00      	nop
 800a32e:	e7fd      	b.n	800a32c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d10b      	bne.n	800a34e <vTaskDelayUntil+0x4a>
	__asm volatile
 800a336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a33a:	f383 8811 	msr	BASEPRI, r3
 800a33e:	f3bf 8f6f 	isb	sy
 800a342:	f3bf 8f4f 	dsb	sy
 800a346:	613b      	str	r3, [r7, #16]
}
 800a348:	bf00      	nop
 800a34a:	bf00      	nop
 800a34c:	e7fd      	b.n	800a34a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800a34e:	4b2a      	ldr	r3, [pc, #168]	@ (800a3f8 <vTaskDelayUntil+0xf4>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d00b      	beq.n	800a36e <vTaskDelayUntil+0x6a>
	__asm volatile
 800a356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a35a:	f383 8811 	msr	BASEPRI, r3
 800a35e:	f3bf 8f6f 	isb	sy
 800a362:	f3bf 8f4f 	dsb	sy
 800a366:	60fb      	str	r3, [r7, #12]
}
 800a368:	bf00      	nop
 800a36a:	bf00      	nop
 800a36c:	e7fd      	b.n	800a36a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800a36e:	f000 f8ef 	bl	800a550 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a372:	4b22      	ldr	r3, [pc, #136]	@ (800a3fc <vTaskDelayUntil+0xf8>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	683a      	ldr	r2, [r7, #0]
 800a37e:	4413      	add	r3, r2
 800a380:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	6a3a      	ldr	r2, [r7, #32]
 800a388:	429a      	cmp	r2, r3
 800a38a:	d20b      	bcs.n	800a3a4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	69fa      	ldr	r2, [r7, #28]
 800a392:	429a      	cmp	r2, r3
 800a394:	d211      	bcs.n	800a3ba <vTaskDelayUntil+0xb6>
 800a396:	69fa      	ldr	r2, [r7, #28]
 800a398:	6a3b      	ldr	r3, [r7, #32]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d90d      	bls.n	800a3ba <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a3a2:	e00a      	b.n	800a3ba <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	69fa      	ldr	r2, [r7, #28]
 800a3aa:	429a      	cmp	r2, r3
 800a3ac:	d303      	bcc.n	800a3b6 <vTaskDelayUntil+0xb2>
 800a3ae:	69fa      	ldr	r2, [r7, #28]
 800a3b0:	6a3b      	ldr	r3, [r7, #32]
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	d901      	bls.n	800a3ba <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	69fa      	ldr	r2, [r7, #28]
 800a3be:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d006      	beq.n	800a3d4 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a3c6:	69fa      	ldr	r2, [r7, #28]
 800a3c8:	6a3b      	ldr	r3, [r7, #32]
 800a3ca:	1ad3      	subs	r3, r2, r3
 800a3cc:	2100      	movs	r1, #0
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f000 fd40 	bl	800ae54 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a3d4:	f000 f8ca 	bl	800a56c <xTaskResumeAll>
 800a3d8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d107      	bne.n	800a3f0 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800a3e0:	4b07      	ldr	r3, [pc, #28]	@ (800a400 <vTaskDelayUntil+0xfc>)
 800a3e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3e6:	601a      	str	r2, [r3, #0]
 800a3e8:	f3bf 8f4f 	dsb	sy
 800a3ec:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a3f0:	bf00      	nop
 800a3f2:	3728      	adds	r7, #40	@ 0x28
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	20000ea0 	.word	0x20000ea0
 800a3fc:	20000e7c 	.word	0x20000e7c
 800a400:	e000ed04 	.word	0xe000ed04

0800a404 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a404:	b580      	push	{r7, lr}
 800a406:	b084      	sub	sp, #16
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a40c:	2300      	movs	r3, #0
 800a40e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d018      	beq.n	800a448 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a416:	4b14      	ldr	r3, [pc, #80]	@ (800a468 <vTaskDelay+0x64>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d00b      	beq.n	800a436 <vTaskDelay+0x32>
	__asm volatile
 800a41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a422:	f383 8811 	msr	BASEPRI, r3
 800a426:	f3bf 8f6f 	isb	sy
 800a42a:	f3bf 8f4f 	dsb	sy
 800a42e:	60bb      	str	r3, [r7, #8]
}
 800a430:	bf00      	nop
 800a432:	bf00      	nop
 800a434:	e7fd      	b.n	800a432 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a436:	f000 f88b 	bl	800a550 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a43a:	2100      	movs	r1, #0
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f000 fd09 	bl	800ae54 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a442:	f000 f893 	bl	800a56c <xTaskResumeAll>
 800a446:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d107      	bne.n	800a45e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a44e:	4b07      	ldr	r3, [pc, #28]	@ (800a46c <vTaskDelay+0x68>)
 800a450:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a454:	601a      	str	r2, [r3, #0]
 800a456:	f3bf 8f4f 	dsb	sy
 800a45a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a45e:	bf00      	nop
 800a460:	3710      	adds	r7, #16
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}
 800a466:	bf00      	nop
 800a468:	20000ea0 	.word	0x20000ea0
 800a46c:	e000ed04 	.word	0xe000ed04

0800a470 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b08a      	sub	sp, #40	@ 0x28
 800a474:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a476:	2300      	movs	r3, #0
 800a478:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a47a:	2300      	movs	r3, #0
 800a47c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a47e:	463a      	mov	r2, r7
 800a480:	1d39      	adds	r1, r7, #4
 800a482:	f107 0308 	add.w	r3, r7, #8
 800a486:	4618      	mov	r0, r3
 800a488:	f7fe feba 	bl	8009200 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a48c:	6839      	ldr	r1, [r7, #0]
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	68ba      	ldr	r2, [r7, #8]
 800a492:	9202      	str	r2, [sp, #8]
 800a494:	9301      	str	r3, [sp, #4]
 800a496:	2300      	movs	r3, #0
 800a498:	9300      	str	r3, [sp, #0]
 800a49a:	2300      	movs	r3, #0
 800a49c:	460a      	mov	r2, r1
 800a49e:	4924      	ldr	r1, [pc, #144]	@ (800a530 <vTaskStartScheduler+0xc0>)
 800a4a0:	4824      	ldr	r0, [pc, #144]	@ (800a534 <vTaskStartScheduler+0xc4>)
 800a4a2:	f7ff fd71 	bl	8009f88 <xTaskCreateStatic>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	4a23      	ldr	r2, [pc, #140]	@ (800a538 <vTaskStartScheduler+0xc8>)
 800a4aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a4ac:	4b22      	ldr	r3, [pc, #136]	@ (800a538 <vTaskStartScheduler+0xc8>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d002      	beq.n	800a4ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	617b      	str	r3, [r7, #20]
 800a4b8:	e001      	b.n	800a4be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a4be:	697b      	ldr	r3, [r7, #20]
 800a4c0:	2b01      	cmp	r3, #1
 800a4c2:	d102      	bne.n	800a4ca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a4c4:	f000 fd1a 	bl	800aefc <xTimerCreateTimerTask>
 800a4c8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	2b01      	cmp	r3, #1
 800a4ce:	d11b      	bne.n	800a508 <vTaskStartScheduler+0x98>
	__asm volatile
 800a4d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4d4:	f383 8811 	msr	BASEPRI, r3
 800a4d8:	f3bf 8f6f 	isb	sy
 800a4dc:	f3bf 8f4f 	dsb	sy
 800a4e0:	613b      	str	r3, [r7, #16]
}
 800a4e2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a4e4:	4b15      	ldr	r3, [pc, #84]	@ (800a53c <vTaskStartScheduler+0xcc>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	3354      	adds	r3, #84	@ 0x54
 800a4ea:	4a15      	ldr	r2, [pc, #84]	@ (800a540 <vTaskStartScheduler+0xd0>)
 800a4ec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a4ee:	4b15      	ldr	r3, [pc, #84]	@ (800a544 <vTaskStartScheduler+0xd4>)
 800a4f0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a4f6:	4b14      	ldr	r3, [pc, #80]	@ (800a548 <vTaskStartScheduler+0xd8>)
 800a4f8:	2201      	movs	r2, #1
 800a4fa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a4fc:	4b13      	ldr	r3, [pc, #76]	@ (800a54c <vTaskStartScheduler+0xdc>)
 800a4fe:	2200      	movs	r2, #0
 800a500:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a502:	f001 f8e5 	bl	800b6d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a506:	e00f      	b.n	800a528 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a50e:	d10b      	bne.n	800a528 <vTaskStartScheduler+0xb8>
	__asm volatile
 800a510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a514:	f383 8811 	msr	BASEPRI, r3
 800a518:	f3bf 8f6f 	isb	sy
 800a51c:	f3bf 8f4f 	dsb	sy
 800a520:	60fb      	str	r3, [r7, #12]
}
 800a522:	bf00      	nop
 800a524:	bf00      	nop
 800a526:	e7fd      	b.n	800a524 <vTaskStartScheduler+0xb4>
}
 800a528:	bf00      	nop
 800a52a:	3718      	adds	r7, #24
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}
 800a530:	0800c7c8 	.word	0x0800c7c8
 800a534:	0800ab81 	.word	0x0800ab81
 800a538:	20000e9c 	.word	0x20000e9c
 800a53c:	200009a4 	.word	0x200009a4
 800a540:	20000030 	.word	0x20000030
 800a544:	20000e98 	.word	0x20000e98
 800a548:	20000e84 	.word	0x20000e84
 800a54c:	20000e7c 	.word	0x20000e7c

0800a550 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a550:	b480      	push	{r7}
 800a552:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a554:	4b04      	ldr	r3, [pc, #16]	@ (800a568 <vTaskSuspendAll+0x18>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	3301      	adds	r3, #1
 800a55a:	4a03      	ldr	r2, [pc, #12]	@ (800a568 <vTaskSuspendAll+0x18>)
 800a55c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a55e:	bf00      	nop
 800a560:	46bd      	mov	sp, r7
 800a562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a566:	4770      	bx	lr
 800a568:	20000ea0 	.word	0x20000ea0

0800a56c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b084      	sub	sp, #16
 800a570:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a572:	2300      	movs	r3, #0
 800a574:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a576:	2300      	movs	r3, #0
 800a578:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a57a:	4b42      	ldr	r3, [pc, #264]	@ (800a684 <xTaskResumeAll+0x118>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d10b      	bne.n	800a59a <xTaskResumeAll+0x2e>
	__asm volatile
 800a582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a586:	f383 8811 	msr	BASEPRI, r3
 800a58a:	f3bf 8f6f 	isb	sy
 800a58e:	f3bf 8f4f 	dsb	sy
 800a592:	603b      	str	r3, [r7, #0]
}
 800a594:	bf00      	nop
 800a596:	bf00      	nop
 800a598:	e7fd      	b.n	800a596 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a59a:	f001 f93d 	bl	800b818 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a59e:	4b39      	ldr	r3, [pc, #228]	@ (800a684 <xTaskResumeAll+0x118>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	3b01      	subs	r3, #1
 800a5a4:	4a37      	ldr	r2, [pc, #220]	@ (800a684 <xTaskResumeAll+0x118>)
 800a5a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a5a8:	4b36      	ldr	r3, [pc, #216]	@ (800a684 <xTaskResumeAll+0x118>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d162      	bne.n	800a676 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a5b0:	4b35      	ldr	r3, [pc, #212]	@ (800a688 <xTaskResumeAll+0x11c>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d05e      	beq.n	800a676 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a5b8:	e02f      	b.n	800a61a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5ba:	4b34      	ldr	r3, [pc, #208]	@ (800a68c <xTaskResumeAll+0x120>)
 800a5bc:	68db      	ldr	r3, [r3, #12]
 800a5be:	68db      	ldr	r3, [r3, #12]
 800a5c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	3318      	adds	r3, #24
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f7fe fed8 	bl	800937c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	3304      	adds	r3, #4
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f7fe fed3 	bl	800937c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5da:	4b2d      	ldr	r3, [pc, #180]	@ (800a690 <xTaskResumeAll+0x124>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d903      	bls.n	800a5ea <xTaskResumeAll+0x7e>
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e6:	4a2a      	ldr	r2, [pc, #168]	@ (800a690 <xTaskResumeAll+0x124>)
 800a5e8:	6013      	str	r3, [r2, #0]
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5ee:	4613      	mov	r3, r2
 800a5f0:	009b      	lsls	r3, r3, #2
 800a5f2:	4413      	add	r3, r2
 800a5f4:	009b      	lsls	r3, r3, #2
 800a5f6:	4a27      	ldr	r2, [pc, #156]	@ (800a694 <xTaskResumeAll+0x128>)
 800a5f8:	441a      	add	r2, r3
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	3304      	adds	r3, #4
 800a5fe:	4619      	mov	r1, r3
 800a600:	4610      	mov	r0, r2
 800a602:	f7fe fe5e 	bl	80092c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a60a:	4b23      	ldr	r3, [pc, #140]	@ (800a698 <xTaskResumeAll+0x12c>)
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a610:	429a      	cmp	r2, r3
 800a612:	d302      	bcc.n	800a61a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a614:	4b21      	ldr	r3, [pc, #132]	@ (800a69c <xTaskResumeAll+0x130>)
 800a616:	2201      	movs	r2, #1
 800a618:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a61a:	4b1c      	ldr	r3, [pc, #112]	@ (800a68c <xTaskResumeAll+0x120>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d1cb      	bne.n	800a5ba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d001      	beq.n	800a62c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a628:	f000 fb66 	bl	800acf8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a62c:	4b1c      	ldr	r3, [pc, #112]	@ (800a6a0 <xTaskResumeAll+0x134>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d010      	beq.n	800a65a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a638:	f000 f846 	bl	800a6c8 <xTaskIncrementTick>
 800a63c:	4603      	mov	r3, r0
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d002      	beq.n	800a648 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a642:	4b16      	ldr	r3, [pc, #88]	@ (800a69c <xTaskResumeAll+0x130>)
 800a644:	2201      	movs	r2, #1
 800a646:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	3b01      	subs	r3, #1
 800a64c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d1f1      	bne.n	800a638 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a654:	4b12      	ldr	r3, [pc, #72]	@ (800a6a0 <xTaskResumeAll+0x134>)
 800a656:	2200      	movs	r2, #0
 800a658:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a65a:	4b10      	ldr	r3, [pc, #64]	@ (800a69c <xTaskResumeAll+0x130>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d009      	beq.n	800a676 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a662:	2301      	movs	r3, #1
 800a664:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a666:	4b0f      	ldr	r3, [pc, #60]	@ (800a6a4 <xTaskResumeAll+0x138>)
 800a668:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a66c:	601a      	str	r2, [r3, #0]
 800a66e:	f3bf 8f4f 	dsb	sy
 800a672:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a676:	f001 f901 	bl	800b87c <vPortExitCritical>

	return xAlreadyYielded;
 800a67a:	68bb      	ldr	r3, [r7, #8]
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3710      	adds	r7, #16
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}
 800a684:	20000ea0 	.word	0x20000ea0
 800a688:	20000e78 	.word	0x20000e78
 800a68c:	20000e38 	.word	0x20000e38
 800a690:	20000e80 	.word	0x20000e80
 800a694:	200009a8 	.word	0x200009a8
 800a698:	200009a4 	.word	0x200009a4
 800a69c:	20000e8c 	.word	0x20000e8c
 800a6a0:	20000e88 	.word	0x20000e88
 800a6a4:	e000ed04 	.word	0xe000ed04

0800a6a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b083      	sub	sp, #12
 800a6ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a6ae:	4b05      	ldr	r3, [pc, #20]	@ (800a6c4 <xTaskGetTickCount+0x1c>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a6b4:	687b      	ldr	r3, [r7, #4]
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	370c      	adds	r7, #12
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c0:	4770      	bx	lr
 800a6c2:	bf00      	nop
 800a6c4:	20000e7c 	.word	0x20000e7c

0800a6c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b086      	sub	sp, #24
 800a6cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a6d2:	4b4f      	ldr	r3, [pc, #316]	@ (800a810 <xTaskIncrementTick+0x148>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	f040 8090 	bne.w	800a7fc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a6dc:	4b4d      	ldr	r3, [pc, #308]	@ (800a814 <xTaskIncrementTick+0x14c>)
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a6e4:	4a4b      	ldr	r2, [pc, #300]	@ (800a814 <xTaskIncrementTick+0x14c>)
 800a6e6:	693b      	ldr	r3, [r7, #16]
 800a6e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d121      	bne.n	800a734 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a6f0:	4b49      	ldr	r3, [pc, #292]	@ (800a818 <xTaskIncrementTick+0x150>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d00b      	beq.n	800a712 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a6fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6fe:	f383 8811 	msr	BASEPRI, r3
 800a702:	f3bf 8f6f 	isb	sy
 800a706:	f3bf 8f4f 	dsb	sy
 800a70a:	603b      	str	r3, [r7, #0]
}
 800a70c:	bf00      	nop
 800a70e:	bf00      	nop
 800a710:	e7fd      	b.n	800a70e <xTaskIncrementTick+0x46>
 800a712:	4b41      	ldr	r3, [pc, #260]	@ (800a818 <xTaskIncrementTick+0x150>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	60fb      	str	r3, [r7, #12]
 800a718:	4b40      	ldr	r3, [pc, #256]	@ (800a81c <xTaskIncrementTick+0x154>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	4a3e      	ldr	r2, [pc, #248]	@ (800a818 <xTaskIncrementTick+0x150>)
 800a71e:	6013      	str	r3, [r2, #0]
 800a720:	4a3e      	ldr	r2, [pc, #248]	@ (800a81c <xTaskIncrementTick+0x154>)
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	6013      	str	r3, [r2, #0]
 800a726:	4b3e      	ldr	r3, [pc, #248]	@ (800a820 <xTaskIncrementTick+0x158>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	3301      	adds	r3, #1
 800a72c:	4a3c      	ldr	r2, [pc, #240]	@ (800a820 <xTaskIncrementTick+0x158>)
 800a72e:	6013      	str	r3, [r2, #0]
 800a730:	f000 fae2 	bl	800acf8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a734:	4b3b      	ldr	r3, [pc, #236]	@ (800a824 <xTaskIncrementTick+0x15c>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	693a      	ldr	r2, [r7, #16]
 800a73a:	429a      	cmp	r2, r3
 800a73c:	d349      	bcc.n	800a7d2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a73e:	4b36      	ldr	r3, [pc, #216]	@ (800a818 <xTaskIncrementTick+0x150>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d104      	bne.n	800a752 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a748:	4b36      	ldr	r3, [pc, #216]	@ (800a824 <xTaskIncrementTick+0x15c>)
 800a74a:	f04f 32ff 	mov.w	r2, #4294967295
 800a74e:	601a      	str	r2, [r3, #0]
					break;
 800a750:	e03f      	b.n	800a7d2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a752:	4b31      	ldr	r3, [pc, #196]	@ (800a818 <xTaskIncrementTick+0x150>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	68db      	ldr	r3, [r3, #12]
 800a758:	68db      	ldr	r3, [r3, #12]
 800a75a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	685b      	ldr	r3, [r3, #4]
 800a760:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a762:	693a      	ldr	r2, [r7, #16]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	429a      	cmp	r2, r3
 800a768:	d203      	bcs.n	800a772 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a76a:	4a2e      	ldr	r2, [pc, #184]	@ (800a824 <xTaskIncrementTick+0x15c>)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a770:	e02f      	b.n	800a7d2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	3304      	adds	r3, #4
 800a776:	4618      	mov	r0, r3
 800a778:	f7fe fe00 	bl	800937c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a780:	2b00      	cmp	r3, #0
 800a782:	d004      	beq.n	800a78e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	3318      	adds	r3, #24
 800a788:	4618      	mov	r0, r3
 800a78a:	f7fe fdf7 	bl	800937c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a792:	4b25      	ldr	r3, [pc, #148]	@ (800a828 <xTaskIncrementTick+0x160>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	429a      	cmp	r2, r3
 800a798:	d903      	bls.n	800a7a2 <xTaskIncrementTick+0xda>
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a79e:	4a22      	ldr	r2, [pc, #136]	@ (800a828 <xTaskIncrementTick+0x160>)
 800a7a0:	6013      	str	r3, [r2, #0]
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7a6:	4613      	mov	r3, r2
 800a7a8:	009b      	lsls	r3, r3, #2
 800a7aa:	4413      	add	r3, r2
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	4a1f      	ldr	r2, [pc, #124]	@ (800a82c <xTaskIncrementTick+0x164>)
 800a7b0:	441a      	add	r2, r3
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	3304      	adds	r3, #4
 800a7b6:	4619      	mov	r1, r3
 800a7b8:	4610      	mov	r0, r2
 800a7ba:	f7fe fd82 	bl	80092c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7c2:	4b1b      	ldr	r3, [pc, #108]	@ (800a830 <xTaskIncrementTick+0x168>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d3b8      	bcc.n	800a73e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a7d0:	e7b5      	b.n	800a73e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a7d2:	4b17      	ldr	r3, [pc, #92]	@ (800a830 <xTaskIncrementTick+0x168>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7d8:	4914      	ldr	r1, [pc, #80]	@ (800a82c <xTaskIncrementTick+0x164>)
 800a7da:	4613      	mov	r3, r2
 800a7dc:	009b      	lsls	r3, r3, #2
 800a7de:	4413      	add	r3, r2
 800a7e0:	009b      	lsls	r3, r3, #2
 800a7e2:	440b      	add	r3, r1
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	2b01      	cmp	r3, #1
 800a7e8:	d901      	bls.n	800a7ee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a7ee:	4b11      	ldr	r3, [pc, #68]	@ (800a834 <xTaskIncrementTick+0x16c>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d007      	beq.n	800a806 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	617b      	str	r3, [r7, #20]
 800a7fa:	e004      	b.n	800a806 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a7fc:	4b0e      	ldr	r3, [pc, #56]	@ (800a838 <xTaskIncrementTick+0x170>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	3301      	adds	r3, #1
 800a802:	4a0d      	ldr	r2, [pc, #52]	@ (800a838 <xTaskIncrementTick+0x170>)
 800a804:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a806:	697b      	ldr	r3, [r7, #20]
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3718      	adds	r7, #24
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}
 800a810:	20000ea0 	.word	0x20000ea0
 800a814:	20000e7c 	.word	0x20000e7c
 800a818:	20000e30 	.word	0x20000e30
 800a81c:	20000e34 	.word	0x20000e34
 800a820:	20000e90 	.word	0x20000e90
 800a824:	20000e98 	.word	0x20000e98
 800a828:	20000e80 	.word	0x20000e80
 800a82c:	200009a8 	.word	0x200009a8
 800a830:	200009a4 	.word	0x200009a4
 800a834:	20000e8c 	.word	0x20000e8c
 800a838:	20000e88 	.word	0x20000e88

0800a83c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a83c:	b480      	push	{r7}
 800a83e:	b085      	sub	sp, #20
 800a840:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a842:	4b2b      	ldr	r3, [pc, #172]	@ (800a8f0 <vTaskSwitchContext+0xb4>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d003      	beq.n	800a852 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a84a:	4b2a      	ldr	r3, [pc, #168]	@ (800a8f4 <vTaskSwitchContext+0xb8>)
 800a84c:	2201      	movs	r2, #1
 800a84e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a850:	e047      	b.n	800a8e2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a852:	4b28      	ldr	r3, [pc, #160]	@ (800a8f4 <vTaskSwitchContext+0xb8>)
 800a854:	2200      	movs	r2, #0
 800a856:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a858:	4b27      	ldr	r3, [pc, #156]	@ (800a8f8 <vTaskSwitchContext+0xbc>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	60fb      	str	r3, [r7, #12]
 800a85e:	e011      	b.n	800a884 <vTaskSwitchContext+0x48>
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d10b      	bne.n	800a87e <vTaskSwitchContext+0x42>
	__asm volatile
 800a866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a86a:	f383 8811 	msr	BASEPRI, r3
 800a86e:	f3bf 8f6f 	isb	sy
 800a872:	f3bf 8f4f 	dsb	sy
 800a876:	607b      	str	r3, [r7, #4]
}
 800a878:	bf00      	nop
 800a87a:	bf00      	nop
 800a87c:	e7fd      	b.n	800a87a <vTaskSwitchContext+0x3e>
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	3b01      	subs	r3, #1
 800a882:	60fb      	str	r3, [r7, #12]
 800a884:	491d      	ldr	r1, [pc, #116]	@ (800a8fc <vTaskSwitchContext+0xc0>)
 800a886:	68fa      	ldr	r2, [r7, #12]
 800a888:	4613      	mov	r3, r2
 800a88a:	009b      	lsls	r3, r3, #2
 800a88c:	4413      	add	r3, r2
 800a88e:	009b      	lsls	r3, r3, #2
 800a890:	440b      	add	r3, r1
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d0e3      	beq.n	800a860 <vTaskSwitchContext+0x24>
 800a898:	68fa      	ldr	r2, [r7, #12]
 800a89a:	4613      	mov	r3, r2
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	4413      	add	r3, r2
 800a8a0:	009b      	lsls	r3, r3, #2
 800a8a2:	4a16      	ldr	r2, [pc, #88]	@ (800a8fc <vTaskSwitchContext+0xc0>)
 800a8a4:	4413      	add	r3, r2
 800a8a6:	60bb      	str	r3, [r7, #8]
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	685b      	ldr	r3, [r3, #4]
 800a8ac:	685a      	ldr	r2, [r3, #4]
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	605a      	str	r2, [r3, #4]
 800a8b2:	68bb      	ldr	r3, [r7, #8]
 800a8b4:	685a      	ldr	r2, [r3, #4]
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	3308      	adds	r3, #8
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d104      	bne.n	800a8c8 <vTaskSwitchContext+0x8c>
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	685b      	ldr	r3, [r3, #4]
 800a8c2:	685a      	ldr	r2, [r3, #4]
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	605a      	str	r2, [r3, #4]
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	68db      	ldr	r3, [r3, #12]
 800a8ce:	4a0c      	ldr	r2, [pc, #48]	@ (800a900 <vTaskSwitchContext+0xc4>)
 800a8d0:	6013      	str	r3, [r2, #0]
 800a8d2:	4a09      	ldr	r2, [pc, #36]	@ (800a8f8 <vTaskSwitchContext+0xbc>)
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a8d8:	4b09      	ldr	r3, [pc, #36]	@ (800a900 <vTaskSwitchContext+0xc4>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	3354      	adds	r3, #84	@ 0x54
 800a8de:	4a09      	ldr	r2, [pc, #36]	@ (800a904 <vTaskSwitchContext+0xc8>)
 800a8e0:	6013      	str	r3, [r2, #0]
}
 800a8e2:	bf00      	nop
 800a8e4:	3714      	adds	r7, #20
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr
 800a8ee:	bf00      	nop
 800a8f0:	20000ea0 	.word	0x20000ea0
 800a8f4:	20000e8c 	.word	0x20000e8c
 800a8f8:	20000e80 	.word	0x20000e80
 800a8fc:	200009a8 	.word	0x200009a8
 800a900:	200009a4 	.word	0x200009a4
 800a904:	20000030 	.word	0x20000030

0800a908 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d10b      	bne.n	800a930 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a91c:	f383 8811 	msr	BASEPRI, r3
 800a920:	f3bf 8f6f 	isb	sy
 800a924:	f3bf 8f4f 	dsb	sy
 800a928:	60fb      	str	r3, [r7, #12]
}
 800a92a:	bf00      	nop
 800a92c:	bf00      	nop
 800a92e:	e7fd      	b.n	800a92c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a930:	4b07      	ldr	r3, [pc, #28]	@ (800a950 <vTaskPlaceOnEventList+0x48>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	3318      	adds	r3, #24
 800a936:	4619      	mov	r1, r3
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f7fe fce6 	bl	800930a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a93e:	2101      	movs	r1, #1
 800a940:	6838      	ldr	r0, [r7, #0]
 800a942:	f000 fa87 	bl	800ae54 <prvAddCurrentTaskToDelayedList>
}
 800a946:	bf00      	nop
 800a948:	3710      	adds	r7, #16
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}
 800a94e:	bf00      	nop
 800a950:	200009a4 	.word	0x200009a4

0800a954 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a954:	b580      	push	{r7, lr}
 800a956:	b086      	sub	sp, #24
 800a958:	af00      	add	r7, sp, #0
 800a95a:	60f8      	str	r0, [r7, #12]
 800a95c:	60b9      	str	r1, [r7, #8]
 800a95e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d10b      	bne.n	800a97e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a96a:	f383 8811 	msr	BASEPRI, r3
 800a96e:	f3bf 8f6f 	isb	sy
 800a972:	f3bf 8f4f 	dsb	sy
 800a976:	617b      	str	r3, [r7, #20]
}
 800a978:	bf00      	nop
 800a97a:	bf00      	nop
 800a97c:	e7fd      	b.n	800a97a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a97e:	4b0a      	ldr	r3, [pc, #40]	@ (800a9a8 <vTaskPlaceOnEventListRestricted+0x54>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	3318      	adds	r3, #24
 800a984:	4619      	mov	r1, r3
 800a986:	68f8      	ldr	r0, [r7, #12]
 800a988:	f7fe fc9b 	bl	80092c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d002      	beq.n	800a998 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a992:	f04f 33ff 	mov.w	r3, #4294967295
 800a996:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a998:	6879      	ldr	r1, [r7, #4]
 800a99a:	68b8      	ldr	r0, [r7, #8]
 800a99c:	f000 fa5a 	bl	800ae54 <prvAddCurrentTaskToDelayedList>
	}
 800a9a0:	bf00      	nop
 800a9a2:	3718      	adds	r7, #24
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bd80      	pop	{r7, pc}
 800a9a8:	200009a4 	.word	0x200009a4

0800a9ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b086      	sub	sp, #24
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	68db      	ldr	r3, [r3, #12]
 800a9b8:	68db      	ldr	r3, [r3, #12]
 800a9ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a9bc:	693b      	ldr	r3, [r7, #16]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d10b      	bne.n	800a9da <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a9c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9c6:	f383 8811 	msr	BASEPRI, r3
 800a9ca:	f3bf 8f6f 	isb	sy
 800a9ce:	f3bf 8f4f 	dsb	sy
 800a9d2:	60fb      	str	r3, [r7, #12]
}
 800a9d4:	bf00      	nop
 800a9d6:	bf00      	nop
 800a9d8:	e7fd      	b.n	800a9d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a9da:	693b      	ldr	r3, [r7, #16]
 800a9dc:	3318      	adds	r3, #24
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f7fe fccc 	bl	800937c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9e4:	4b1d      	ldr	r3, [pc, #116]	@ (800aa5c <xTaskRemoveFromEventList+0xb0>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d11d      	bne.n	800aa28 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	3304      	adds	r3, #4
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	f7fe fcc3 	bl	800937c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9fa:	4b19      	ldr	r3, [pc, #100]	@ (800aa60 <xTaskRemoveFromEventList+0xb4>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d903      	bls.n	800aa0a <xTaskRemoveFromEventList+0x5e>
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa06:	4a16      	ldr	r2, [pc, #88]	@ (800aa60 <xTaskRemoveFromEventList+0xb4>)
 800aa08:	6013      	str	r3, [r2, #0]
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa0e:	4613      	mov	r3, r2
 800aa10:	009b      	lsls	r3, r3, #2
 800aa12:	4413      	add	r3, r2
 800aa14:	009b      	lsls	r3, r3, #2
 800aa16:	4a13      	ldr	r2, [pc, #76]	@ (800aa64 <xTaskRemoveFromEventList+0xb8>)
 800aa18:	441a      	add	r2, r3
 800aa1a:	693b      	ldr	r3, [r7, #16]
 800aa1c:	3304      	adds	r3, #4
 800aa1e:	4619      	mov	r1, r3
 800aa20:	4610      	mov	r0, r2
 800aa22:	f7fe fc4e 	bl	80092c2 <vListInsertEnd>
 800aa26:	e005      	b.n	800aa34 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	3318      	adds	r3, #24
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	480e      	ldr	r0, [pc, #56]	@ (800aa68 <xTaskRemoveFromEventList+0xbc>)
 800aa30:	f7fe fc47 	bl	80092c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa38:	4b0c      	ldr	r3, [pc, #48]	@ (800aa6c <xTaskRemoveFromEventList+0xc0>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	d905      	bls.n	800aa4e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800aa42:	2301      	movs	r3, #1
 800aa44:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800aa46:	4b0a      	ldr	r3, [pc, #40]	@ (800aa70 <xTaskRemoveFromEventList+0xc4>)
 800aa48:	2201      	movs	r2, #1
 800aa4a:	601a      	str	r2, [r3, #0]
 800aa4c:	e001      	b.n	800aa52 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800aa52:	697b      	ldr	r3, [r7, #20]
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3718      	adds	r7, #24
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}
 800aa5c:	20000ea0 	.word	0x20000ea0
 800aa60:	20000e80 	.word	0x20000e80
 800aa64:	200009a8 	.word	0x200009a8
 800aa68:	20000e38 	.word	0x20000e38
 800aa6c:	200009a4 	.word	0x200009a4
 800aa70:	20000e8c 	.word	0x20000e8c

0800aa74 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800aa74:	b480      	push	{r7}
 800aa76:	b083      	sub	sp, #12
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800aa7c:	4b06      	ldr	r3, [pc, #24]	@ (800aa98 <vTaskInternalSetTimeOutState+0x24>)
 800aa7e:	681a      	ldr	r2, [r3, #0]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800aa84:	4b05      	ldr	r3, [pc, #20]	@ (800aa9c <vTaskInternalSetTimeOutState+0x28>)
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	605a      	str	r2, [r3, #4]
}
 800aa8c:	bf00      	nop
 800aa8e:	370c      	adds	r7, #12
 800aa90:	46bd      	mov	sp, r7
 800aa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa96:	4770      	bx	lr
 800aa98:	20000e90 	.word	0x20000e90
 800aa9c:	20000e7c 	.word	0x20000e7c

0800aaa0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b088      	sub	sp, #32
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
 800aaa8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d10b      	bne.n	800aac8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800aab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aab4:	f383 8811 	msr	BASEPRI, r3
 800aab8:	f3bf 8f6f 	isb	sy
 800aabc:	f3bf 8f4f 	dsb	sy
 800aac0:	613b      	str	r3, [r7, #16]
}
 800aac2:	bf00      	nop
 800aac4:	bf00      	nop
 800aac6:	e7fd      	b.n	800aac4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d10b      	bne.n	800aae6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800aace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad2:	f383 8811 	msr	BASEPRI, r3
 800aad6:	f3bf 8f6f 	isb	sy
 800aada:	f3bf 8f4f 	dsb	sy
 800aade:	60fb      	str	r3, [r7, #12]
}
 800aae0:	bf00      	nop
 800aae2:	bf00      	nop
 800aae4:	e7fd      	b.n	800aae2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800aae6:	f000 fe97 	bl	800b818 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800aaea:	4b1d      	ldr	r3, [pc, #116]	@ (800ab60 <xTaskCheckForTimeOut+0xc0>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	69ba      	ldr	r2, [r7, #24]
 800aaf6:	1ad3      	subs	r3, r2, r3
 800aaf8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab02:	d102      	bne.n	800ab0a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ab04:	2300      	movs	r3, #0
 800ab06:	61fb      	str	r3, [r7, #28]
 800ab08:	e023      	b.n	800ab52 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	4b15      	ldr	r3, [pc, #84]	@ (800ab64 <xTaskCheckForTimeOut+0xc4>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d007      	beq.n	800ab26 <xTaskCheckForTimeOut+0x86>
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	685b      	ldr	r3, [r3, #4]
 800ab1a:	69ba      	ldr	r2, [r7, #24]
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d302      	bcc.n	800ab26 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ab20:	2301      	movs	r3, #1
 800ab22:	61fb      	str	r3, [r7, #28]
 800ab24:	e015      	b.n	800ab52 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	697a      	ldr	r2, [r7, #20]
 800ab2c:	429a      	cmp	r2, r3
 800ab2e:	d20b      	bcs.n	800ab48 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	681a      	ldr	r2, [r3, #0]
 800ab34:	697b      	ldr	r3, [r7, #20]
 800ab36:	1ad2      	subs	r2, r2, r3
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f7ff ff99 	bl	800aa74 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ab42:	2300      	movs	r3, #0
 800ab44:	61fb      	str	r3, [r7, #28]
 800ab46:	e004      	b.n	800ab52 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ab52:	f000 fe93 	bl	800b87c <vPortExitCritical>

	return xReturn;
 800ab56:	69fb      	ldr	r3, [r7, #28]
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	3720      	adds	r7, #32
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	20000e7c 	.word	0x20000e7c
 800ab64:	20000e90 	.word	0x20000e90

0800ab68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ab68:	b480      	push	{r7}
 800ab6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ab6c:	4b03      	ldr	r3, [pc, #12]	@ (800ab7c <vTaskMissedYield+0x14>)
 800ab6e:	2201      	movs	r2, #1
 800ab70:	601a      	str	r2, [r3, #0]
}
 800ab72:	bf00      	nop
 800ab74:	46bd      	mov	sp, r7
 800ab76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7a:	4770      	bx	lr
 800ab7c:	20000e8c 	.word	0x20000e8c

0800ab80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b082      	sub	sp, #8
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ab88:	f000 f852 	bl	800ac30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ab8c:	4b06      	ldr	r3, [pc, #24]	@ (800aba8 <prvIdleTask+0x28>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	d9f9      	bls.n	800ab88 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ab94:	4b05      	ldr	r3, [pc, #20]	@ (800abac <prvIdleTask+0x2c>)
 800ab96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab9a:	601a      	str	r2, [r3, #0]
 800ab9c:	f3bf 8f4f 	dsb	sy
 800aba0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aba4:	e7f0      	b.n	800ab88 <prvIdleTask+0x8>
 800aba6:	bf00      	nop
 800aba8:	200009a8 	.word	0x200009a8
 800abac:	e000ed04 	.word	0xe000ed04

0800abb0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b082      	sub	sp, #8
 800abb4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800abb6:	2300      	movs	r3, #0
 800abb8:	607b      	str	r3, [r7, #4]
 800abba:	e00c      	b.n	800abd6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	4613      	mov	r3, r2
 800abc0:	009b      	lsls	r3, r3, #2
 800abc2:	4413      	add	r3, r2
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	4a12      	ldr	r2, [pc, #72]	@ (800ac10 <prvInitialiseTaskLists+0x60>)
 800abc8:	4413      	add	r3, r2
 800abca:	4618      	mov	r0, r3
 800abcc:	f7fe fb4c 	bl	8009268 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	3301      	adds	r3, #1
 800abd4:	607b      	str	r3, [r7, #4]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2b37      	cmp	r3, #55	@ 0x37
 800abda:	d9ef      	bls.n	800abbc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800abdc:	480d      	ldr	r0, [pc, #52]	@ (800ac14 <prvInitialiseTaskLists+0x64>)
 800abde:	f7fe fb43 	bl	8009268 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800abe2:	480d      	ldr	r0, [pc, #52]	@ (800ac18 <prvInitialiseTaskLists+0x68>)
 800abe4:	f7fe fb40 	bl	8009268 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800abe8:	480c      	ldr	r0, [pc, #48]	@ (800ac1c <prvInitialiseTaskLists+0x6c>)
 800abea:	f7fe fb3d 	bl	8009268 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800abee:	480c      	ldr	r0, [pc, #48]	@ (800ac20 <prvInitialiseTaskLists+0x70>)
 800abf0:	f7fe fb3a 	bl	8009268 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800abf4:	480b      	ldr	r0, [pc, #44]	@ (800ac24 <prvInitialiseTaskLists+0x74>)
 800abf6:	f7fe fb37 	bl	8009268 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800abfa:	4b0b      	ldr	r3, [pc, #44]	@ (800ac28 <prvInitialiseTaskLists+0x78>)
 800abfc:	4a05      	ldr	r2, [pc, #20]	@ (800ac14 <prvInitialiseTaskLists+0x64>)
 800abfe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ac00:	4b0a      	ldr	r3, [pc, #40]	@ (800ac2c <prvInitialiseTaskLists+0x7c>)
 800ac02:	4a05      	ldr	r2, [pc, #20]	@ (800ac18 <prvInitialiseTaskLists+0x68>)
 800ac04:	601a      	str	r2, [r3, #0]
}
 800ac06:	bf00      	nop
 800ac08:	3708      	adds	r7, #8
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}
 800ac0e:	bf00      	nop
 800ac10:	200009a8 	.word	0x200009a8
 800ac14:	20000e08 	.word	0x20000e08
 800ac18:	20000e1c 	.word	0x20000e1c
 800ac1c:	20000e38 	.word	0x20000e38
 800ac20:	20000e4c 	.word	0x20000e4c
 800ac24:	20000e64 	.word	0x20000e64
 800ac28:	20000e30 	.word	0x20000e30
 800ac2c:	20000e34 	.word	0x20000e34

0800ac30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b082      	sub	sp, #8
 800ac34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ac36:	e019      	b.n	800ac6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ac38:	f000 fdee 	bl	800b818 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac3c:	4b10      	ldr	r3, [pc, #64]	@ (800ac80 <prvCheckTasksWaitingTermination+0x50>)
 800ac3e:	68db      	ldr	r3, [r3, #12]
 800ac40:	68db      	ldr	r3, [r3, #12]
 800ac42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	3304      	adds	r3, #4
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f7fe fb97 	bl	800937c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ac4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac84 <prvCheckTasksWaitingTermination+0x54>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	3b01      	subs	r3, #1
 800ac54:	4a0b      	ldr	r2, [pc, #44]	@ (800ac84 <prvCheckTasksWaitingTermination+0x54>)
 800ac56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ac58:	4b0b      	ldr	r3, [pc, #44]	@ (800ac88 <prvCheckTasksWaitingTermination+0x58>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	3b01      	subs	r3, #1
 800ac5e:	4a0a      	ldr	r2, [pc, #40]	@ (800ac88 <prvCheckTasksWaitingTermination+0x58>)
 800ac60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ac62:	f000 fe0b 	bl	800b87c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ac66:	6878      	ldr	r0, [r7, #4]
 800ac68:	f000 f810 	bl	800ac8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ac6c:	4b06      	ldr	r3, [pc, #24]	@ (800ac88 <prvCheckTasksWaitingTermination+0x58>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d1e1      	bne.n	800ac38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ac74:	bf00      	nop
 800ac76:	bf00      	nop
 800ac78:	3708      	adds	r7, #8
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}
 800ac7e:	bf00      	nop
 800ac80:	20000e4c 	.word	0x20000e4c
 800ac84:	20000e78 	.word	0x20000e78
 800ac88:	20000e60 	.word	0x20000e60

0800ac8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b084      	sub	sp, #16
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	3354      	adds	r3, #84	@ 0x54
 800ac98:	4618      	mov	r0, r3
 800ac9a:	f001 fc85 	bl	800c5a8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d108      	bne.n	800acba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acac:	4618      	mov	r0, r3
 800acae:	f000 ffa3 	bl	800bbf8 <vPortFree>
				vPortFree( pxTCB );
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f000 ffa0 	bl	800bbf8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800acb8:	e019      	b.n	800acee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800acc0:	2b01      	cmp	r3, #1
 800acc2:	d103      	bne.n	800accc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 ff97 	bl	800bbf8 <vPortFree>
	}
 800acca:	e010      	b.n	800acee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800acd2:	2b02      	cmp	r3, #2
 800acd4:	d00b      	beq.n	800acee <prvDeleteTCB+0x62>
	__asm volatile
 800acd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acda:	f383 8811 	msr	BASEPRI, r3
 800acde:	f3bf 8f6f 	isb	sy
 800ace2:	f3bf 8f4f 	dsb	sy
 800ace6:	60fb      	str	r3, [r7, #12]
}
 800ace8:	bf00      	nop
 800acea:	bf00      	nop
 800acec:	e7fd      	b.n	800acea <prvDeleteTCB+0x5e>
	}
 800acee:	bf00      	nop
 800acf0:	3710      	adds	r7, #16
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}
	...

0800acf8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800acf8:	b480      	push	{r7}
 800acfa:	b083      	sub	sp, #12
 800acfc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800acfe:	4b0c      	ldr	r3, [pc, #48]	@ (800ad30 <prvResetNextTaskUnblockTime+0x38>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d104      	bne.n	800ad12 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ad08:	4b0a      	ldr	r3, [pc, #40]	@ (800ad34 <prvResetNextTaskUnblockTime+0x3c>)
 800ad0a:	f04f 32ff 	mov.w	r2, #4294967295
 800ad0e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ad10:	e008      	b.n	800ad24 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad12:	4b07      	ldr	r3, [pc, #28]	@ (800ad30 <prvResetNextTaskUnblockTime+0x38>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	68db      	ldr	r3, [r3, #12]
 800ad18:	68db      	ldr	r3, [r3, #12]
 800ad1a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	685b      	ldr	r3, [r3, #4]
 800ad20:	4a04      	ldr	r2, [pc, #16]	@ (800ad34 <prvResetNextTaskUnblockTime+0x3c>)
 800ad22:	6013      	str	r3, [r2, #0]
}
 800ad24:	bf00      	nop
 800ad26:	370c      	adds	r7, #12
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr
 800ad30:	20000e30 	.word	0x20000e30
 800ad34:	20000e98 	.word	0x20000e98

0800ad38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ad38:	b480      	push	{r7}
 800ad3a:	b083      	sub	sp, #12
 800ad3c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ad3e:	4b0b      	ldr	r3, [pc, #44]	@ (800ad6c <xTaskGetSchedulerState+0x34>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d102      	bne.n	800ad4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ad46:	2301      	movs	r3, #1
 800ad48:	607b      	str	r3, [r7, #4]
 800ad4a:	e008      	b.n	800ad5e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad4c:	4b08      	ldr	r3, [pc, #32]	@ (800ad70 <xTaskGetSchedulerState+0x38>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d102      	bne.n	800ad5a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ad54:	2302      	movs	r3, #2
 800ad56:	607b      	str	r3, [r7, #4]
 800ad58:	e001      	b.n	800ad5e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ad5e:	687b      	ldr	r3, [r7, #4]
	}
 800ad60:	4618      	mov	r0, r3
 800ad62:	370c      	adds	r7, #12
 800ad64:	46bd      	mov	sp, r7
 800ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6a:	4770      	bx	lr
 800ad6c:	20000e84 	.word	0x20000e84
 800ad70:	20000ea0 	.word	0x20000ea0

0800ad74 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b086      	sub	sp, #24
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ad80:	2300      	movs	r3, #0
 800ad82:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d058      	beq.n	800ae3c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ad8a:	4b2f      	ldr	r3, [pc, #188]	@ (800ae48 <xTaskPriorityDisinherit+0xd4>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	693a      	ldr	r2, [r7, #16]
 800ad90:	429a      	cmp	r2, r3
 800ad92:	d00b      	beq.n	800adac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ad94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad98:	f383 8811 	msr	BASEPRI, r3
 800ad9c:	f3bf 8f6f 	isb	sy
 800ada0:	f3bf 8f4f 	dsb	sy
 800ada4:	60fb      	str	r3, [r7, #12]
}
 800ada6:	bf00      	nop
 800ada8:	bf00      	nop
 800adaa:	e7fd      	b.n	800ada8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d10b      	bne.n	800adcc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800adb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb8:	f383 8811 	msr	BASEPRI, r3
 800adbc:	f3bf 8f6f 	isb	sy
 800adc0:	f3bf 8f4f 	dsb	sy
 800adc4:	60bb      	str	r3, [r7, #8]
}
 800adc6:	bf00      	nop
 800adc8:	bf00      	nop
 800adca:	e7fd      	b.n	800adc8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800adcc:	693b      	ldr	r3, [r7, #16]
 800adce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800add0:	1e5a      	subs	r2, r3, #1
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adda:	693b      	ldr	r3, [r7, #16]
 800addc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800adde:	429a      	cmp	r2, r3
 800ade0:	d02c      	beq.n	800ae3c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d128      	bne.n	800ae3c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	3304      	adds	r3, #4
 800adee:	4618      	mov	r0, r3
 800adf0:	f7fe fac4 	bl	800937c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800adf8:	693b      	ldr	r3, [r7, #16]
 800adfa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae00:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ae08:	693b      	ldr	r3, [r7, #16]
 800ae0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae0c:	4b0f      	ldr	r3, [pc, #60]	@ (800ae4c <xTaskPriorityDisinherit+0xd8>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	429a      	cmp	r2, r3
 800ae12:	d903      	bls.n	800ae1c <xTaskPriorityDisinherit+0xa8>
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae18:	4a0c      	ldr	r2, [pc, #48]	@ (800ae4c <xTaskPriorityDisinherit+0xd8>)
 800ae1a:	6013      	str	r3, [r2, #0]
 800ae1c:	693b      	ldr	r3, [r7, #16]
 800ae1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae20:	4613      	mov	r3, r2
 800ae22:	009b      	lsls	r3, r3, #2
 800ae24:	4413      	add	r3, r2
 800ae26:	009b      	lsls	r3, r3, #2
 800ae28:	4a09      	ldr	r2, [pc, #36]	@ (800ae50 <xTaskPriorityDisinherit+0xdc>)
 800ae2a:	441a      	add	r2, r3
 800ae2c:	693b      	ldr	r3, [r7, #16]
 800ae2e:	3304      	adds	r3, #4
 800ae30:	4619      	mov	r1, r3
 800ae32:	4610      	mov	r0, r2
 800ae34:	f7fe fa45 	bl	80092c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ae38:	2301      	movs	r3, #1
 800ae3a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ae3c:	697b      	ldr	r3, [r7, #20]
	}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	3718      	adds	r7, #24
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bd80      	pop	{r7, pc}
 800ae46:	bf00      	nop
 800ae48:	200009a4 	.word	0x200009a4
 800ae4c:	20000e80 	.word	0x20000e80
 800ae50:	200009a8 	.word	0x200009a8

0800ae54 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b084      	sub	sp, #16
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
 800ae5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ae5e:	4b21      	ldr	r3, [pc, #132]	@ (800aee4 <prvAddCurrentTaskToDelayedList+0x90>)
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae64:	4b20      	ldr	r3, [pc, #128]	@ (800aee8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	3304      	adds	r3, #4
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f7fe fa86 	bl	800937c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae76:	d10a      	bne.n	800ae8e <prvAddCurrentTaskToDelayedList+0x3a>
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d007      	beq.n	800ae8e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae7e:	4b1a      	ldr	r3, [pc, #104]	@ (800aee8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	3304      	adds	r3, #4
 800ae84:	4619      	mov	r1, r3
 800ae86:	4819      	ldr	r0, [pc, #100]	@ (800aeec <prvAddCurrentTaskToDelayedList+0x98>)
 800ae88:	f7fe fa1b 	bl	80092c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ae8c:	e026      	b.n	800aedc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ae8e:	68fa      	ldr	r2, [r7, #12]
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	4413      	add	r3, r2
 800ae94:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ae96:	4b14      	ldr	r3, [pc, #80]	@ (800aee8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	68ba      	ldr	r2, [r7, #8]
 800ae9c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ae9e:	68ba      	ldr	r2, [r7, #8]
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	429a      	cmp	r2, r3
 800aea4:	d209      	bcs.n	800aeba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aea6:	4b12      	ldr	r3, [pc, #72]	@ (800aef0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800aea8:	681a      	ldr	r2, [r3, #0]
 800aeaa:	4b0f      	ldr	r3, [pc, #60]	@ (800aee8 <prvAddCurrentTaskToDelayedList+0x94>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	3304      	adds	r3, #4
 800aeb0:	4619      	mov	r1, r3
 800aeb2:	4610      	mov	r0, r2
 800aeb4:	f7fe fa29 	bl	800930a <vListInsert>
}
 800aeb8:	e010      	b.n	800aedc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aeba:	4b0e      	ldr	r3, [pc, #56]	@ (800aef4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800aebc:	681a      	ldr	r2, [r3, #0]
 800aebe:	4b0a      	ldr	r3, [pc, #40]	@ (800aee8 <prvAddCurrentTaskToDelayedList+0x94>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	3304      	adds	r3, #4
 800aec4:	4619      	mov	r1, r3
 800aec6:	4610      	mov	r0, r2
 800aec8:	f7fe fa1f 	bl	800930a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800aecc:	4b0a      	ldr	r3, [pc, #40]	@ (800aef8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	68ba      	ldr	r2, [r7, #8]
 800aed2:	429a      	cmp	r2, r3
 800aed4:	d202      	bcs.n	800aedc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800aed6:	4a08      	ldr	r2, [pc, #32]	@ (800aef8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	6013      	str	r3, [r2, #0]
}
 800aedc:	bf00      	nop
 800aede:	3710      	adds	r7, #16
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}
 800aee4:	20000e7c 	.word	0x20000e7c
 800aee8:	200009a4 	.word	0x200009a4
 800aeec:	20000e64 	.word	0x20000e64
 800aef0:	20000e34 	.word	0x20000e34
 800aef4:	20000e30 	.word	0x20000e30
 800aef8:	20000e98 	.word	0x20000e98

0800aefc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b08a      	sub	sp, #40	@ 0x28
 800af00:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800af02:	2300      	movs	r3, #0
 800af04:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800af06:	f000 fb13 	bl	800b530 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800af0a:	4b1d      	ldr	r3, [pc, #116]	@ (800af80 <xTimerCreateTimerTask+0x84>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d021      	beq.n	800af56 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800af12:	2300      	movs	r3, #0
 800af14:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800af16:	2300      	movs	r3, #0
 800af18:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800af1a:	1d3a      	adds	r2, r7, #4
 800af1c:	f107 0108 	add.w	r1, r7, #8
 800af20:	f107 030c 	add.w	r3, r7, #12
 800af24:	4618      	mov	r0, r3
 800af26:	f7fe f985 	bl	8009234 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800af2a:	6879      	ldr	r1, [r7, #4]
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	68fa      	ldr	r2, [r7, #12]
 800af30:	9202      	str	r2, [sp, #8]
 800af32:	9301      	str	r3, [sp, #4]
 800af34:	2302      	movs	r3, #2
 800af36:	9300      	str	r3, [sp, #0]
 800af38:	2300      	movs	r3, #0
 800af3a:	460a      	mov	r2, r1
 800af3c:	4911      	ldr	r1, [pc, #68]	@ (800af84 <xTimerCreateTimerTask+0x88>)
 800af3e:	4812      	ldr	r0, [pc, #72]	@ (800af88 <xTimerCreateTimerTask+0x8c>)
 800af40:	f7ff f822 	bl	8009f88 <xTaskCreateStatic>
 800af44:	4603      	mov	r3, r0
 800af46:	4a11      	ldr	r2, [pc, #68]	@ (800af8c <xTimerCreateTimerTask+0x90>)
 800af48:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800af4a:	4b10      	ldr	r3, [pc, #64]	@ (800af8c <xTimerCreateTimerTask+0x90>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d001      	beq.n	800af56 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800af52:	2301      	movs	r3, #1
 800af54:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d10b      	bne.n	800af74 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800af5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af60:	f383 8811 	msr	BASEPRI, r3
 800af64:	f3bf 8f6f 	isb	sy
 800af68:	f3bf 8f4f 	dsb	sy
 800af6c:	613b      	str	r3, [r7, #16]
}
 800af6e:	bf00      	nop
 800af70:	bf00      	nop
 800af72:	e7fd      	b.n	800af70 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800af74:	697b      	ldr	r3, [r7, #20]
}
 800af76:	4618      	mov	r0, r3
 800af78:	3718      	adds	r7, #24
 800af7a:	46bd      	mov	sp, r7
 800af7c:	bd80      	pop	{r7, pc}
 800af7e:	bf00      	nop
 800af80:	20000ed4 	.word	0x20000ed4
 800af84:	0800c7d0 	.word	0x0800c7d0
 800af88:	0800b0c9 	.word	0x0800b0c9
 800af8c:	20000ed8 	.word	0x20000ed8

0800af90 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b08a      	sub	sp, #40	@ 0x28
 800af94:	af00      	add	r7, sp, #0
 800af96:	60f8      	str	r0, [r7, #12]
 800af98:	60b9      	str	r1, [r7, #8]
 800af9a:	607a      	str	r2, [r7, #4]
 800af9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800af9e:	2300      	movs	r3, #0
 800afa0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d10b      	bne.n	800afc0 <xTimerGenericCommand+0x30>
	__asm volatile
 800afa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afac:	f383 8811 	msr	BASEPRI, r3
 800afb0:	f3bf 8f6f 	isb	sy
 800afb4:	f3bf 8f4f 	dsb	sy
 800afb8:	623b      	str	r3, [r7, #32]
}
 800afba:	bf00      	nop
 800afbc:	bf00      	nop
 800afbe:	e7fd      	b.n	800afbc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800afc0:	4b19      	ldr	r3, [pc, #100]	@ (800b028 <xTimerGenericCommand+0x98>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d02a      	beq.n	800b01e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	2b05      	cmp	r3, #5
 800afd8:	dc18      	bgt.n	800b00c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800afda:	f7ff fead 	bl	800ad38 <xTaskGetSchedulerState>
 800afde:	4603      	mov	r3, r0
 800afe0:	2b02      	cmp	r3, #2
 800afe2:	d109      	bne.n	800aff8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800afe4:	4b10      	ldr	r3, [pc, #64]	@ (800b028 <xTimerGenericCommand+0x98>)
 800afe6:	6818      	ldr	r0, [r3, #0]
 800afe8:	f107 0110 	add.w	r1, r7, #16
 800afec:	2300      	movs	r3, #0
 800afee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aff0:	f7fe fb34 	bl	800965c <xQueueGenericSend>
 800aff4:	6278      	str	r0, [r7, #36]	@ 0x24
 800aff6:	e012      	b.n	800b01e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aff8:	4b0b      	ldr	r3, [pc, #44]	@ (800b028 <xTimerGenericCommand+0x98>)
 800affa:	6818      	ldr	r0, [r3, #0]
 800affc:	f107 0110 	add.w	r1, r7, #16
 800b000:	2300      	movs	r3, #0
 800b002:	2200      	movs	r2, #0
 800b004:	f7fe fb2a 	bl	800965c <xQueueGenericSend>
 800b008:	6278      	str	r0, [r7, #36]	@ 0x24
 800b00a:	e008      	b.n	800b01e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b00c:	4b06      	ldr	r3, [pc, #24]	@ (800b028 <xTimerGenericCommand+0x98>)
 800b00e:	6818      	ldr	r0, [r3, #0]
 800b010:	f107 0110 	add.w	r1, r7, #16
 800b014:	2300      	movs	r3, #0
 800b016:	683a      	ldr	r2, [r7, #0]
 800b018:	f7fe fc22 	bl	8009860 <xQueueGenericSendFromISR>
 800b01c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b020:	4618      	mov	r0, r3
 800b022:	3728      	adds	r7, #40	@ 0x28
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}
 800b028:	20000ed4 	.word	0x20000ed4

0800b02c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b088      	sub	sp, #32
 800b030:	af02      	add	r7, sp, #8
 800b032:	6078      	str	r0, [r7, #4]
 800b034:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b036:	4b23      	ldr	r3, [pc, #140]	@ (800b0c4 <prvProcessExpiredTimer+0x98>)
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	68db      	ldr	r3, [r3, #12]
 800b03c:	68db      	ldr	r3, [r3, #12]
 800b03e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b040:	697b      	ldr	r3, [r7, #20]
 800b042:	3304      	adds	r3, #4
 800b044:	4618      	mov	r0, r3
 800b046:	f7fe f999 	bl	800937c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b04a:	697b      	ldr	r3, [r7, #20]
 800b04c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b050:	f003 0304 	and.w	r3, r3, #4
 800b054:	2b00      	cmp	r3, #0
 800b056:	d023      	beq.n	800b0a0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b058:	697b      	ldr	r3, [r7, #20]
 800b05a:	699a      	ldr	r2, [r3, #24]
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	18d1      	adds	r1, r2, r3
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	683a      	ldr	r2, [r7, #0]
 800b064:	6978      	ldr	r0, [r7, #20]
 800b066:	f000 f8d5 	bl	800b214 <prvInsertTimerInActiveList>
 800b06a:	4603      	mov	r3, r0
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d020      	beq.n	800b0b2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b070:	2300      	movs	r3, #0
 800b072:	9300      	str	r3, [sp, #0]
 800b074:	2300      	movs	r3, #0
 800b076:	687a      	ldr	r2, [r7, #4]
 800b078:	2100      	movs	r1, #0
 800b07a:	6978      	ldr	r0, [r7, #20]
 800b07c:	f7ff ff88 	bl	800af90 <xTimerGenericCommand>
 800b080:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d114      	bne.n	800b0b2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b08c:	f383 8811 	msr	BASEPRI, r3
 800b090:	f3bf 8f6f 	isb	sy
 800b094:	f3bf 8f4f 	dsb	sy
 800b098:	60fb      	str	r3, [r7, #12]
}
 800b09a:	bf00      	nop
 800b09c:	bf00      	nop
 800b09e:	e7fd      	b.n	800b09c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b0a0:	697b      	ldr	r3, [r7, #20]
 800b0a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b0a6:	f023 0301 	bic.w	r3, r3, #1
 800b0aa:	b2da      	uxtb	r2, r3
 800b0ac:	697b      	ldr	r3, [r7, #20]
 800b0ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b0b2:	697b      	ldr	r3, [r7, #20]
 800b0b4:	6a1b      	ldr	r3, [r3, #32]
 800b0b6:	6978      	ldr	r0, [r7, #20]
 800b0b8:	4798      	blx	r3
}
 800b0ba:	bf00      	nop
 800b0bc:	3718      	adds	r7, #24
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
 800b0c2:	bf00      	nop
 800b0c4:	20000ecc 	.word	0x20000ecc

0800b0c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b084      	sub	sp, #16
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b0d0:	f107 0308 	add.w	r3, r7, #8
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f000 f859 	bl	800b18c <prvGetNextExpireTime>
 800b0da:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	4619      	mov	r1, r3
 800b0e0:	68f8      	ldr	r0, [r7, #12]
 800b0e2:	f000 f805 	bl	800b0f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b0e6:	f000 f8d7 	bl	800b298 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b0ea:	bf00      	nop
 800b0ec:	e7f0      	b.n	800b0d0 <prvTimerTask+0x8>
	...

0800b0f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b0fa:	f7ff fa29 	bl	800a550 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b0fe:	f107 0308 	add.w	r3, r7, #8
 800b102:	4618      	mov	r0, r3
 800b104:	f000 f866 	bl	800b1d4 <prvSampleTimeNow>
 800b108:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d130      	bne.n	800b172 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d10a      	bne.n	800b12c <prvProcessTimerOrBlockTask+0x3c>
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	429a      	cmp	r2, r3
 800b11c:	d806      	bhi.n	800b12c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b11e:	f7ff fa25 	bl	800a56c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b122:	68f9      	ldr	r1, [r7, #12]
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f7ff ff81 	bl	800b02c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b12a:	e024      	b.n	800b176 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d008      	beq.n	800b144 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b132:	4b13      	ldr	r3, [pc, #76]	@ (800b180 <prvProcessTimerOrBlockTask+0x90>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d101      	bne.n	800b140 <prvProcessTimerOrBlockTask+0x50>
 800b13c:	2301      	movs	r3, #1
 800b13e:	e000      	b.n	800b142 <prvProcessTimerOrBlockTask+0x52>
 800b140:	2300      	movs	r3, #0
 800b142:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b144:	4b0f      	ldr	r3, [pc, #60]	@ (800b184 <prvProcessTimerOrBlockTask+0x94>)
 800b146:	6818      	ldr	r0, [r3, #0]
 800b148:	687a      	ldr	r2, [r7, #4]
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	1ad3      	subs	r3, r2, r3
 800b14e:	683a      	ldr	r2, [r7, #0]
 800b150:	4619      	mov	r1, r3
 800b152:	f7fe fee5 	bl	8009f20 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b156:	f7ff fa09 	bl	800a56c <xTaskResumeAll>
 800b15a:	4603      	mov	r3, r0
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d10a      	bne.n	800b176 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b160:	4b09      	ldr	r3, [pc, #36]	@ (800b188 <prvProcessTimerOrBlockTask+0x98>)
 800b162:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b166:	601a      	str	r2, [r3, #0]
 800b168:	f3bf 8f4f 	dsb	sy
 800b16c:	f3bf 8f6f 	isb	sy
}
 800b170:	e001      	b.n	800b176 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b172:	f7ff f9fb 	bl	800a56c <xTaskResumeAll>
}
 800b176:	bf00      	nop
 800b178:	3710      	adds	r7, #16
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
 800b17e:	bf00      	nop
 800b180:	20000ed0 	.word	0x20000ed0
 800b184:	20000ed4 	.word	0x20000ed4
 800b188:	e000ed04 	.word	0xe000ed04

0800b18c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b18c:	b480      	push	{r7}
 800b18e:	b085      	sub	sp, #20
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b194:	4b0e      	ldr	r3, [pc, #56]	@ (800b1d0 <prvGetNextExpireTime+0x44>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d101      	bne.n	800b1a2 <prvGetNextExpireTime+0x16>
 800b19e:	2201      	movs	r2, #1
 800b1a0:	e000      	b.n	800b1a4 <prvGetNextExpireTime+0x18>
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d105      	bne.n	800b1bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b1b0:	4b07      	ldr	r3, [pc, #28]	@ (800b1d0 <prvGetNextExpireTime+0x44>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	68db      	ldr	r3, [r3, #12]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	60fb      	str	r3, [r7, #12]
 800b1ba:	e001      	b.n	800b1c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3714      	adds	r7, #20
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1cc:	4770      	bx	lr
 800b1ce:	bf00      	nop
 800b1d0:	20000ecc 	.word	0x20000ecc

0800b1d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b084      	sub	sp, #16
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b1dc:	f7ff fa64 	bl	800a6a8 <xTaskGetTickCount>
 800b1e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b1e2:	4b0b      	ldr	r3, [pc, #44]	@ (800b210 <prvSampleTimeNow+0x3c>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	68fa      	ldr	r2, [r7, #12]
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	d205      	bcs.n	800b1f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b1ec:	f000 f93a 	bl	800b464 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2201      	movs	r2, #1
 800b1f4:	601a      	str	r2, [r3, #0]
 800b1f6:	e002      	b.n	800b1fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b1fe:	4a04      	ldr	r2, [pc, #16]	@ (800b210 <prvSampleTimeNow+0x3c>)
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b204:	68fb      	ldr	r3, [r7, #12]
}
 800b206:	4618      	mov	r0, r3
 800b208:	3710      	adds	r7, #16
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}
 800b20e:	bf00      	nop
 800b210:	20000edc 	.word	0x20000edc

0800b214 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b086      	sub	sp, #24
 800b218:	af00      	add	r7, sp, #0
 800b21a:	60f8      	str	r0, [r7, #12]
 800b21c:	60b9      	str	r1, [r7, #8]
 800b21e:	607a      	str	r2, [r7, #4]
 800b220:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b222:	2300      	movs	r3, #0
 800b224:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	68ba      	ldr	r2, [r7, #8]
 800b22a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	68fa      	ldr	r2, [r7, #12]
 800b230:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b232:	68ba      	ldr	r2, [r7, #8]
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	429a      	cmp	r2, r3
 800b238:	d812      	bhi.n	800b260 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b23a:	687a      	ldr	r2, [r7, #4]
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	1ad2      	subs	r2, r2, r3
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	699b      	ldr	r3, [r3, #24]
 800b244:	429a      	cmp	r2, r3
 800b246:	d302      	bcc.n	800b24e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b248:	2301      	movs	r3, #1
 800b24a:	617b      	str	r3, [r7, #20]
 800b24c:	e01b      	b.n	800b286 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b24e:	4b10      	ldr	r3, [pc, #64]	@ (800b290 <prvInsertTimerInActiveList+0x7c>)
 800b250:	681a      	ldr	r2, [r3, #0]
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	3304      	adds	r3, #4
 800b256:	4619      	mov	r1, r3
 800b258:	4610      	mov	r0, r2
 800b25a:	f7fe f856 	bl	800930a <vListInsert>
 800b25e:	e012      	b.n	800b286 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b260:	687a      	ldr	r2, [r7, #4]
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	429a      	cmp	r2, r3
 800b266:	d206      	bcs.n	800b276 <prvInsertTimerInActiveList+0x62>
 800b268:	68ba      	ldr	r2, [r7, #8]
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	429a      	cmp	r2, r3
 800b26e:	d302      	bcc.n	800b276 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b270:	2301      	movs	r3, #1
 800b272:	617b      	str	r3, [r7, #20]
 800b274:	e007      	b.n	800b286 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b276:	4b07      	ldr	r3, [pc, #28]	@ (800b294 <prvInsertTimerInActiveList+0x80>)
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	3304      	adds	r3, #4
 800b27e:	4619      	mov	r1, r3
 800b280:	4610      	mov	r0, r2
 800b282:	f7fe f842 	bl	800930a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b286:	697b      	ldr	r3, [r7, #20]
}
 800b288:	4618      	mov	r0, r3
 800b28a:	3718      	adds	r7, #24
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}
 800b290:	20000ed0 	.word	0x20000ed0
 800b294:	20000ecc 	.word	0x20000ecc

0800b298 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b08e      	sub	sp, #56	@ 0x38
 800b29c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b29e:	e0ce      	b.n	800b43e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	da19      	bge.n	800b2da <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b2a6:	1d3b      	adds	r3, r7, #4
 800b2a8:	3304      	adds	r3, #4
 800b2aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b2ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d10b      	bne.n	800b2ca <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b2b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2b6:	f383 8811 	msr	BASEPRI, r3
 800b2ba:	f3bf 8f6f 	isb	sy
 800b2be:	f3bf 8f4f 	dsb	sy
 800b2c2:	61fb      	str	r3, [r7, #28]
}
 800b2c4:	bf00      	nop
 800b2c6:	bf00      	nop
 800b2c8:	e7fd      	b.n	800b2c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b2ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2d0:	6850      	ldr	r0, [r2, #4]
 800b2d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2d4:	6892      	ldr	r2, [r2, #8]
 800b2d6:	4611      	mov	r1, r2
 800b2d8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	f2c0 80ae 	blt.w	800b43e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b2e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2e8:	695b      	ldr	r3, [r3, #20]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d004      	beq.n	800b2f8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b2ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2f0:	3304      	adds	r3, #4
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f7fe f842 	bl	800937c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b2f8:	463b      	mov	r3, r7
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f7ff ff6a 	bl	800b1d4 <prvSampleTimeNow>
 800b300:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2b09      	cmp	r3, #9
 800b306:	f200 8097 	bhi.w	800b438 <prvProcessReceivedCommands+0x1a0>
 800b30a:	a201      	add	r2, pc, #4	@ (adr r2, 800b310 <prvProcessReceivedCommands+0x78>)
 800b30c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b310:	0800b339 	.word	0x0800b339
 800b314:	0800b339 	.word	0x0800b339
 800b318:	0800b339 	.word	0x0800b339
 800b31c:	0800b3af 	.word	0x0800b3af
 800b320:	0800b3c3 	.word	0x0800b3c3
 800b324:	0800b40f 	.word	0x0800b40f
 800b328:	0800b339 	.word	0x0800b339
 800b32c:	0800b339 	.word	0x0800b339
 800b330:	0800b3af 	.word	0x0800b3af
 800b334:	0800b3c3 	.word	0x0800b3c3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b33a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b33e:	f043 0301 	orr.w	r3, r3, #1
 800b342:	b2da      	uxtb	r2, r3
 800b344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b346:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b34a:	68ba      	ldr	r2, [r7, #8]
 800b34c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b34e:	699b      	ldr	r3, [r3, #24]
 800b350:	18d1      	adds	r1, r2, r3
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b356:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b358:	f7ff ff5c 	bl	800b214 <prvInsertTimerInActiveList>
 800b35c:	4603      	mov	r3, r0
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d06c      	beq.n	800b43c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b364:	6a1b      	ldr	r3, [r3, #32]
 800b366:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b368:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b36a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b36c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b370:	f003 0304 	and.w	r3, r3, #4
 800b374:	2b00      	cmp	r3, #0
 800b376:	d061      	beq.n	800b43c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b378:	68ba      	ldr	r2, [r7, #8]
 800b37a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b37c:	699b      	ldr	r3, [r3, #24]
 800b37e:	441a      	add	r2, r3
 800b380:	2300      	movs	r3, #0
 800b382:	9300      	str	r3, [sp, #0]
 800b384:	2300      	movs	r3, #0
 800b386:	2100      	movs	r1, #0
 800b388:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b38a:	f7ff fe01 	bl	800af90 <xTimerGenericCommand>
 800b38e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b390:	6a3b      	ldr	r3, [r7, #32]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d152      	bne.n	800b43c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b39a:	f383 8811 	msr	BASEPRI, r3
 800b39e:	f3bf 8f6f 	isb	sy
 800b3a2:	f3bf 8f4f 	dsb	sy
 800b3a6:	61bb      	str	r3, [r7, #24]
}
 800b3a8:	bf00      	nop
 800b3aa:	bf00      	nop
 800b3ac:	e7fd      	b.n	800b3aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b3ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b3b4:	f023 0301 	bic.w	r3, r3, #1
 800b3b8:	b2da      	uxtb	r2, r3
 800b3ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b3c0:	e03d      	b.n	800b43e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b3c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b3c8:	f043 0301 	orr.w	r3, r3, #1
 800b3cc:	b2da      	uxtb	r2, r3
 800b3ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b3d4:	68ba      	ldr	r2, [r7, #8]
 800b3d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3d8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b3da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3dc:	699b      	ldr	r3, [r3, #24]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d10b      	bne.n	800b3fa <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b3e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3e6:	f383 8811 	msr	BASEPRI, r3
 800b3ea:	f3bf 8f6f 	isb	sy
 800b3ee:	f3bf 8f4f 	dsb	sy
 800b3f2:	617b      	str	r3, [r7, #20]
}
 800b3f4:	bf00      	nop
 800b3f6:	bf00      	nop
 800b3f8:	e7fd      	b.n	800b3f6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b3fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3fc:	699a      	ldr	r2, [r3, #24]
 800b3fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b400:	18d1      	adds	r1, r2, r3
 800b402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b404:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b406:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b408:	f7ff ff04 	bl	800b214 <prvInsertTimerInActiveList>
					break;
 800b40c:	e017      	b.n	800b43e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b40e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b410:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b414:	f003 0302 	and.w	r3, r3, #2
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d103      	bne.n	800b424 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b41c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b41e:	f000 fbeb 	bl	800bbf8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b422:	e00c      	b.n	800b43e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b426:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b42a:	f023 0301 	bic.w	r3, r3, #1
 800b42e:	b2da      	uxtb	r2, r3
 800b430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b432:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b436:	e002      	b.n	800b43e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b438:	bf00      	nop
 800b43a:	e000      	b.n	800b43e <prvProcessReceivedCommands+0x1a6>
					break;
 800b43c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b43e:	4b08      	ldr	r3, [pc, #32]	@ (800b460 <prvProcessReceivedCommands+0x1c8>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	1d39      	adds	r1, r7, #4
 800b444:	2200      	movs	r2, #0
 800b446:	4618      	mov	r0, r3
 800b448:	f7fe faa8 	bl	800999c <xQueueReceive>
 800b44c:	4603      	mov	r3, r0
 800b44e:	2b00      	cmp	r3, #0
 800b450:	f47f af26 	bne.w	800b2a0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b454:	bf00      	nop
 800b456:	bf00      	nop
 800b458:	3730      	adds	r7, #48	@ 0x30
 800b45a:	46bd      	mov	sp, r7
 800b45c:	bd80      	pop	{r7, pc}
 800b45e:	bf00      	nop
 800b460:	20000ed4 	.word	0x20000ed4

0800b464 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b088      	sub	sp, #32
 800b468:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b46a:	e049      	b.n	800b500 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b46c:	4b2e      	ldr	r3, [pc, #184]	@ (800b528 <prvSwitchTimerLists+0xc4>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	68db      	ldr	r3, [r3, #12]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b476:	4b2c      	ldr	r3, [pc, #176]	@ (800b528 <prvSwitchTimerLists+0xc4>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	68db      	ldr	r3, [r3, #12]
 800b47c:	68db      	ldr	r3, [r3, #12]
 800b47e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	3304      	adds	r3, #4
 800b484:	4618      	mov	r0, r3
 800b486:	f7fd ff79 	bl	800937c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	6a1b      	ldr	r3, [r3, #32]
 800b48e:	68f8      	ldr	r0, [r7, #12]
 800b490:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b498:	f003 0304 	and.w	r3, r3, #4
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d02f      	beq.n	800b500 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	699b      	ldr	r3, [r3, #24]
 800b4a4:	693a      	ldr	r2, [r7, #16]
 800b4a6:	4413      	add	r3, r2
 800b4a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b4aa:	68ba      	ldr	r2, [r7, #8]
 800b4ac:	693b      	ldr	r3, [r7, #16]
 800b4ae:	429a      	cmp	r2, r3
 800b4b0:	d90e      	bls.n	800b4d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	68ba      	ldr	r2, [r7, #8]
 800b4b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	68fa      	ldr	r2, [r7, #12]
 800b4bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b4be:	4b1a      	ldr	r3, [pc, #104]	@ (800b528 <prvSwitchTimerLists+0xc4>)
 800b4c0:	681a      	ldr	r2, [r3, #0]
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	3304      	adds	r3, #4
 800b4c6:	4619      	mov	r1, r3
 800b4c8:	4610      	mov	r0, r2
 800b4ca:	f7fd ff1e 	bl	800930a <vListInsert>
 800b4ce:	e017      	b.n	800b500 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	9300      	str	r3, [sp, #0]
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	693a      	ldr	r2, [r7, #16]
 800b4d8:	2100      	movs	r1, #0
 800b4da:	68f8      	ldr	r0, [r7, #12]
 800b4dc:	f7ff fd58 	bl	800af90 <xTimerGenericCommand>
 800b4e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d10b      	bne.n	800b500 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b4e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4ec:	f383 8811 	msr	BASEPRI, r3
 800b4f0:	f3bf 8f6f 	isb	sy
 800b4f4:	f3bf 8f4f 	dsb	sy
 800b4f8:	603b      	str	r3, [r7, #0]
}
 800b4fa:	bf00      	nop
 800b4fc:	bf00      	nop
 800b4fe:	e7fd      	b.n	800b4fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b500:	4b09      	ldr	r3, [pc, #36]	@ (800b528 <prvSwitchTimerLists+0xc4>)
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d1b0      	bne.n	800b46c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b50a:	4b07      	ldr	r3, [pc, #28]	@ (800b528 <prvSwitchTimerLists+0xc4>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b510:	4b06      	ldr	r3, [pc, #24]	@ (800b52c <prvSwitchTimerLists+0xc8>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	4a04      	ldr	r2, [pc, #16]	@ (800b528 <prvSwitchTimerLists+0xc4>)
 800b516:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b518:	4a04      	ldr	r2, [pc, #16]	@ (800b52c <prvSwitchTimerLists+0xc8>)
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	6013      	str	r3, [r2, #0]
}
 800b51e:	bf00      	nop
 800b520:	3718      	adds	r7, #24
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
 800b526:	bf00      	nop
 800b528:	20000ecc 	.word	0x20000ecc
 800b52c:	20000ed0 	.word	0x20000ed0

0800b530 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b082      	sub	sp, #8
 800b534:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b536:	f000 f96f 	bl	800b818 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b53a:	4b15      	ldr	r3, [pc, #84]	@ (800b590 <prvCheckForValidListAndQueue+0x60>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d120      	bne.n	800b584 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b542:	4814      	ldr	r0, [pc, #80]	@ (800b594 <prvCheckForValidListAndQueue+0x64>)
 800b544:	f7fd fe90 	bl	8009268 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b548:	4813      	ldr	r0, [pc, #76]	@ (800b598 <prvCheckForValidListAndQueue+0x68>)
 800b54a:	f7fd fe8d 	bl	8009268 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b54e:	4b13      	ldr	r3, [pc, #76]	@ (800b59c <prvCheckForValidListAndQueue+0x6c>)
 800b550:	4a10      	ldr	r2, [pc, #64]	@ (800b594 <prvCheckForValidListAndQueue+0x64>)
 800b552:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b554:	4b12      	ldr	r3, [pc, #72]	@ (800b5a0 <prvCheckForValidListAndQueue+0x70>)
 800b556:	4a10      	ldr	r2, [pc, #64]	@ (800b598 <prvCheckForValidListAndQueue+0x68>)
 800b558:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b55a:	2300      	movs	r3, #0
 800b55c:	9300      	str	r3, [sp, #0]
 800b55e:	4b11      	ldr	r3, [pc, #68]	@ (800b5a4 <prvCheckForValidListAndQueue+0x74>)
 800b560:	4a11      	ldr	r2, [pc, #68]	@ (800b5a8 <prvCheckForValidListAndQueue+0x78>)
 800b562:	2110      	movs	r1, #16
 800b564:	200a      	movs	r0, #10
 800b566:	f7fd ff9d 	bl	80094a4 <xQueueGenericCreateStatic>
 800b56a:	4603      	mov	r3, r0
 800b56c:	4a08      	ldr	r2, [pc, #32]	@ (800b590 <prvCheckForValidListAndQueue+0x60>)
 800b56e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b570:	4b07      	ldr	r3, [pc, #28]	@ (800b590 <prvCheckForValidListAndQueue+0x60>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d005      	beq.n	800b584 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b578:	4b05      	ldr	r3, [pc, #20]	@ (800b590 <prvCheckForValidListAndQueue+0x60>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	490b      	ldr	r1, [pc, #44]	@ (800b5ac <prvCheckForValidListAndQueue+0x7c>)
 800b57e:	4618      	mov	r0, r3
 800b580:	f7fe fca4 	bl	8009ecc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b584:	f000 f97a 	bl	800b87c <vPortExitCritical>
}
 800b588:	bf00      	nop
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}
 800b58e:	bf00      	nop
 800b590:	20000ed4 	.word	0x20000ed4
 800b594:	20000ea4 	.word	0x20000ea4
 800b598:	20000eb8 	.word	0x20000eb8
 800b59c:	20000ecc 	.word	0x20000ecc
 800b5a0:	20000ed0 	.word	0x20000ed0
 800b5a4:	20000f80 	.word	0x20000f80
 800b5a8:	20000ee0 	.word	0x20000ee0
 800b5ac:	0800c7d8 	.word	0x0800c7d8

0800b5b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b085      	sub	sp, #20
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	60f8      	str	r0, [r7, #12]
 800b5b8:	60b9      	str	r1, [r7, #8]
 800b5ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	3b04      	subs	r3, #4
 800b5c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b5c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	3b04      	subs	r3, #4
 800b5ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	f023 0201 	bic.w	r2, r3, #1
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	3b04      	subs	r3, #4
 800b5de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b5e0:	4a0c      	ldr	r2, [pc, #48]	@ (800b614 <pxPortInitialiseStack+0x64>)
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	3b14      	subs	r3, #20
 800b5ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b5ec:	687a      	ldr	r2, [r7, #4]
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	3b04      	subs	r3, #4
 800b5f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	f06f 0202 	mvn.w	r2, #2
 800b5fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	3b20      	subs	r3, #32
 800b604:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b606:	68fb      	ldr	r3, [r7, #12]
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3714      	adds	r7, #20
 800b60c:	46bd      	mov	sp, r7
 800b60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b612:	4770      	bx	lr
 800b614:	0800b619 	.word	0x0800b619

0800b618 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b618:	b480      	push	{r7}
 800b61a:	b085      	sub	sp, #20
 800b61c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b61e:	2300      	movs	r3, #0
 800b620:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b622:	4b13      	ldr	r3, [pc, #76]	@ (800b670 <prvTaskExitError+0x58>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b62a:	d00b      	beq.n	800b644 <prvTaskExitError+0x2c>
	__asm volatile
 800b62c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b630:	f383 8811 	msr	BASEPRI, r3
 800b634:	f3bf 8f6f 	isb	sy
 800b638:	f3bf 8f4f 	dsb	sy
 800b63c:	60fb      	str	r3, [r7, #12]
}
 800b63e:	bf00      	nop
 800b640:	bf00      	nop
 800b642:	e7fd      	b.n	800b640 <prvTaskExitError+0x28>
	__asm volatile
 800b644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b648:	f383 8811 	msr	BASEPRI, r3
 800b64c:	f3bf 8f6f 	isb	sy
 800b650:	f3bf 8f4f 	dsb	sy
 800b654:	60bb      	str	r3, [r7, #8]
}
 800b656:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b658:	bf00      	nop
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d0fc      	beq.n	800b65a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b660:	bf00      	nop
 800b662:	bf00      	nop
 800b664:	3714      	adds	r7, #20
 800b666:	46bd      	mov	sp, r7
 800b668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66c:	4770      	bx	lr
 800b66e:	bf00      	nop
 800b670:	2000002c 	.word	0x2000002c
	...

0800b680 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b680:	4b07      	ldr	r3, [pc, #28]	@ (800b6a0 <pxCurrentTCBConst2>)
 800b682:	6819      	ldr	r1, [r3, #0]
 800b684:	6808      	ldr	r0, [r1, #0]
 800b686:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b68a:	f380 8809 	msr	PSP, r0
 800b68e:	f3bf 8f6f 	isb	sy
 800b692:	f04f 0000 	mov.w	r0, #0
 800b696:	f380 8811 	msr	BASEPRI, r0
 800b69a:	4770      	bx	lr
 800b69c:	f3af 8000 	nop.w

0800b6a0 <pxCurrentTCBConst2>:
 800b6a0:	200009a4 	.word	0x200009a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b6a4:	bf00      	nop
 800b6a6:	bf00      	nop

0800b6a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b6a8:	4808      	ldr	r0, [pc, #32]	@ (800b6cc <prvPortStartFirstTask+0x24>)
 800b6aa:	6800      	ldr	r0, [r0, #0]
 800b6ac:	6800      	ldr	r0, [r0, #0]
 800b6ae:	f380 8808 	msr	MSP, r0
 800b6b2:	f04f 0000 	mov.w	r0, #0
 800b6b6:	f380 8814 	msr	CONTROL, r0
 800b6ba:	b662      	cpsie	i
 800b6bc:	b661      	cpsie	f
 800b6be:	f3bf 8f4f 	dsb	sy
 800b6c2:	f3bf 8f6f 	isb	sy
 800b6c6:	df00      	svc	0
 800b6c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b6ca:	bf00      	nop
 800b6cc:	e000ed08 	.word	0xe000ed08

0800b6d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b086      	sub	sp, #24
 800b6d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b6d6:	4b47      	ldr	r3, [pc, #284]	@ (800b7f4 <xPortStartScheduler+0x124>)
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4a47      	ldr	r2, [pc, #284]	@ (800b7f8 <xPortStartScheduler+0x128>)
 800b6dc:	4293      	cmp	r3, r2
 800b6de:	d10b      	bne.n	800b6f8 <xPortStartScheduler+0x28>
	__asm volatile
 800b6e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6e4:	f383 8811 	msr	BASEPRI, r3
 800b6e8:	f3bf 8f6f 	isb	sy
 800b6ec:	f3bf 8f4f 	dsb	sy
 800b6f0:	60fb      	str	r3, [r7, #12]
}
 800b6f2:	bf00      	nop
 800b6f4:	bf00      	nop
 800b6f6:	e7fd      	b.n	800b6f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b6f8:	4b3e      	ldr	r3, [pc, #248]	@ (800b7f4 <xPortStartScheduler+0x124>)
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4a3f      	ldr	r2, [pc, #252]	@ (800b7fc <xPortStartScheduler+0x12c>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d10b      	bne.n	800b71a <xPortStartScheduler+0x4a>
	__asm volatile
 800b702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b706:	f383 8811 	msr	BASEPRI, r3
 800b70a:	f3bf 8f6f 	isb	sy
 800b70e:	f3bf 8f4f 	dsb	sy
 800b712:	613b      	str	r3, [r7, #16]
}
 800b714:	bf00      	nop
 800b716:	bf00      	nop
 800b718:	e7fd      	b.n	800b716 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b71a:	4b39      	ldr	r3, [pc, #228]	@ (800b800 <xPortStartScheduler+0x130>)
 800b71c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	781b      	ldrb	r3, [r3, #0]
 800b722:	b2db      	uxtb	r3, r3
 800b724:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	22ff      	movs	r2, #255	@ 0xff
 800b72a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b72c:	697b      	ldr	r3, [r7, #20]
 800b72e:	781b      	ldrb	r3, [r3, #0]
 800b730:	b2db      	uxtb	r3, r3
 800b732:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b734:	78fb      	ldrb	r3, [r7, #3]
 800b736:	b2db      	uxtb	r3, r3
 800b738:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b73c:	b2da      	uxtb	r2, r3
 800b73e:	4b31      	ldr	r3, [pc, #196]	@ (800b804 <xPortStartScheduler+0x134>)
 800b740:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b742:	4b31      	ldr	r3, [pc, #196]	@ (800b808 <xPortStartScheduler+0x138>)
 800b744:	2207      	movs	r2, #7
 800b746:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b748:	e009      	b.n	800b75e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b74a:	4b2f      	ldr	r3, [pc, #188]	@ (800b808 <xPortStartScheduler+0x138>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	3b01      	subs	r3, #1
 800b750:	4a2d      	ldr	r2, [pc, #180]	@ (800b808 <xPortStartScheduler+0x138>)
 800b752:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b754:	78fb      	ldrb	r3, [r7, #3]
 800b756:	b2db      	uxtb	r3, r3
 800b758:	005b      	lsls	r3, r3, #1
 800b75a:	b2db      	uxtb	r3, r3
 800b75c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b75e:	78fb      	ldrb	r3, [r7, #3]
 800b760:	b2db      	uxtb	r3, r3
 800b762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b766:	2b80      	cmp	r3, #128	@ 0x80
 800b768:	d0ef      	beq.n	800b74a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b76a:	4b27      	ldr	r3, [pc, #156]	@ (800b808 <xPortStartScheduler+0x138>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	f1c3 0307 	rsb	r3, r3, #7
 800b772:	2b04      	cmp	r3, #4
 800b774:	d00b      	beq.n	800b78e <xPortStartScheduler+0xbe>
	__asm volatile
 800b776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b77a:	f383 8811 	msr	BASEPRI, r3
 800b77e:	f3bf 8f6f 	isb	sy
 800b782:	f3bf 8f4f 	dsb	sy
 800b786:	60bb      	str	r3, [r7, #8]
}
 800b788:	bf00      	nop
 800b78a:	bf00      	nop
 800b78c:	e7fd      	b.n	800b78a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b78e:	4b1e      	ldr	r3, [pc, #120]	@ (800b808 <xPortStartScheduler+0x138>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	021b      	lsls	r3, r3, #8
 800b794:	4a1c      	ldr	r2, [pc, #112]	@ (800b808 <xPortStartScheduler+0x138>)
 800b796:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b798:	4b1b      	ldr	r3, [pc, #108]	@ (800b808 <xPortStartScheduler+0x138>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b7a0:	4a19      	ldr	r2, [pc, #100]	@ (800b808 <xPortStartScheduler+0x138>)
 800b7a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	b2da      	uxtb	r2, r3
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b7ac:	4b17      	ldr	r3, [pc, #92]	@ (800b80c <xPortStartScheduler+0x13c>)
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	4a16      	ldr	r2, [pc, #88]	@ (800b80c <xPortStartScheduler+0x13c>)
 800b7b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b7b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b7b8:	4b14      	ldr	r3, [pc, #80]	@ (800b80c <xPortStartScheduler+0x13c>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	4a13      	ldr	r2, [pc, #76]	@ (800b80c <xPortStartScheduler+0x13c>)
 800b7be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b7c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b7c4:	f000 f8da 	bl	800b97c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b7c8:	4b11      	ldr	r3, [pc, #68]	@ (800b810 <xPortStartScheduler+0x140>)
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b7ce:	f000 f8f9 	bl	800b9c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b7d2:	4b10      	ldr	r3, [pc, #64]	@ (800b814 <xPortStartScheduler+0x144>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	4a0f      	ldr	r2, [pc, #60]	@ (800b814 <xPortStartScheduler+0x144>)
 800b7d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b7dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b7de:	f7ff ff63 	bl	800b6a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b7e2:	f7ff f82b 	bl	800a83c <vTaskSwitchContext>
	prvTaskExitError();
 800b7e6:	f7ff ff17 	bl	800b618 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b7ea:	2300      	movs	r3, #0
}
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	3718      	adds	r7, #24
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	bd80      	pop	{r7, pc}
 800b7f4:	e000ed00 	.word	0xe000ed00
 800b7f8:	410fc271 	.word	0x410fc271
 800b7fc:	410fc270 	.word	0x410fc270
 800b800:	e000e400 	.word	0xe000e400
 800b804:	20000fd0 	.word	0x20000fd0
 800b808:	20000fd4 	.word	0x20000fd4
 800b80c:	e000ed20 	.word	0xe000ed20
 800b810:	2000002c 	.word	0x2000002c
 800b814:	e000ef34 	.word	0xe000ef34

0800b818 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b818:	b480      	push	{r7}
 800b81a:	b083      	sub	sp, #12
 800b81c:	af00      	add	r7, sp, #0
	__asm volatile
 800b81e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b822:	f383 8811 	msr	BASEPRI, r3
 800b826:	f3bf 8f6f 	isb	sy
 800b82a:	f3bf 8f4f 	dsb	sy
 800b82e:	607b      	str	r3, [r7, #4]
}
 800b830:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b832:	4b10      	ldr	r3, [pc, #64]	@ (800b874 <vPortEnterCritical+0x5c>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	3301      	adds	r3, #1
 800b838:	4a0e      	ldr	r2, [pc, #56]	@ (800b874 <vPortEnterCritical+0x5c>)
 800b83a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b83c:	4b0d      	ldr	r3, [pc, #52]	@ (800b874 <vPortEnterCritical+0x5c>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2b01      	cmp	r3, #1
 800b842:	d110      	bne.n	800b866 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b844:	4b0c      	ldr	r3, [pc, #48]	@ (800b878 <vPortEnterCritical+0x60>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	b2db      	uxtb	r3, r3
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00b      	beq.n	800b866 <vPortEnterCritical+0x4e>
	__asm volatile
 800b84e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b852:	f383 8811 	msr	BASEPRI, r3
 800b856:	f3bf 8f6f 	isb	sy
 800b85a:	f3bf 8f4f 	dsb	sy
 800b85e:	603b      	str	r3, [r7, #0]
}
 800b860:	bf00      	nop
 800b862:	bf00      	nop
 800b864:	e7fd      	b.n	800b862 <vPortEnterCritical+0x4a>
	}
}
 800b866:	bf00      	nop
 800b868:	370c      	adds	r7, #12
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr
 800b872:	bf00      	nop
 800b874:	2000002c 	.word	0x2000002c
 800b878:	e000ed04 	.word	0xe000ed04

0800b87c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b87c:	b480      	push	{r7}
 800b87e:	b083      	sub	sp, #12
 800b880:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b882:	4b12      	ldr	r3, [pc, #72]	@ (800b8cc <vPortExitCritical+0x50>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d10b      	bne.n	800b8a2 <vPortExitCritical+0x26>
	__asm volatile
 800b88a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b88e:	f383 8811 	msr	BASEPRI, r3
 800b892:	f3bf 8f6f 	isb	sy
 800b896:	f3bf 8f4f 	dsb	sy
 800b89a:	607b      	str	r3, [r7, #4]
}
 800b89c:	bf00      	nop
 800b89e:	bf00      	nop
 800b8a0:	e7fd      	b.n	800b89e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b8a2:	4b0a      	ldr	r3, [pc, #40]	@ (800b8cc <vPortExitCritical+0x50>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	3b01      	subs	r3, #1
 800b8a8:	4a08      	ldr	r2, [pc, #32]	@ (800b8cc <vPortExitCritical+0x50>)
 800b8aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b8ac:	4b07      	ldr	r3, [pc, #28]	@ (800b8cc <vPortExitCritical+0x50>)
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d105      	bne.n	800b8c0 <vPortExitCritical+0x44>
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	f383 8811 	msr	BASEPRI, r3
}
 800b8be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b8c0:	bf00      	nop
 800b8c2:	370c      	adds	r7, #12
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr
 800b8cc:	2000002c 	.word	0x2000002c

0800b8d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b8d0:	f3ef 8009 	mrs	r0, PSP
 800b8d4:	f3bf 8f6f 	isb	sy
 800b8d8:	4b15      	ldr	r3, [pc, #84]	@ (800b930 <pxCurrentTCBConst>)
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	f01e 0f10 	tst.w	lr, #16
 800b8e0:	bf08      	it	eq
 800b8e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b8e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8ea:	6010      	str	r0, [r2, #0]
 800b8ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b8f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b8f4:	f380 8811 	msr	BASEPRI, r0
 800b8f8:	f3bf 8f4f 	dsb	sy
 800b8fc:	f3bf 8f6f 	isb	sy
 800b900:	f7fe ff9c 	bl	800a83c <vTaskSwitchContext>
 800b904:	f04f 0000 	mov.w	r0, #0
 800b908:	f380 8811 	msr	BASEPRI, r0
 800b90c:	bc09      	pop	{r0, r3}
 800b90e:	6819      	ldr	r1, [r3, #0]
 800b910:	6808      	ldr	r0, [r1, #0]
 800b912:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b916:	f01e 0f10 	tst.w	lr, #16
 800b91a:	bf08      	it	eq
 800b91c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b920:	f380 8809 	msr	PSP, r0
 800b924:	f3bf 8f6f 	isb	sy
 800b928:	4770      	bx	lr
 800b92a:	bf00      	nop
 800b92c:	f3af 8000 	nop.w

0800b930 <pxCurrentTCBConst>:
 800b930:	200009a4 	.word	0x200009a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b934:	bf00      	nop
 800b936:	bf00      	nop

0800b938 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
	__asm volatile
 800b93e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b942:	f383 8811 	msr	BASEPRI, r3
 800b946:	f3bf 8f6f 	isb	sy
 800b94a:	f3bf 8f4f 	dsb	sy
 800b94e:	607b      	str	r3, [r7, #4]
}
 800b950:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b952:	f7fe feb9 	bl	800a6c8 <xTaskIncrementTick>
 800b956:	4603      	mov	r3, r0
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d003      	beq.n	800b964 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b95c:	4b06      	ldr	r3, [pc, #24]	@ (800b978 <xPortSysTickHandler+0x40>)
 800b95e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b962:	601a      	str	r2, [r3, #0]
 800b964:	2300      	movs	r3, #0
 800b966:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	f383 8811 	msr	BASEPRI, r3
}
 800b96e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b970:	bf00      	nop
 800b972:	3708      	adds	r7, #8
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}
 800b978:	e000ed04 	.word	0xe000ed04

0800b97c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b97c:	b480      	push	{r7}
 800b97e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b980:	4b0b      	ldr	r3, [pc, #44]	@ (800b9b0 <vPortSetupTimerInterrupt+0x34>)
 800b982:	2200      	movs	r2, #0
 800b984:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b986:	4b0b      	ldr	r3, [pc, #44]	@ (800b9b4 <vPortSetupTimerInterrupt+0x38>)
 800b988:	2200      	movs	r2, #0
 800b98a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b98c:	4b0a      	ldr	r3, [pc, #40]	@ (800b9b8 <vPortSetupTimerInterrupt+0x3c>)
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	4a0a      	ldr	r2, [pc, #40]	@ (800b9bc <vPortSetupTimerInterrupt+0x40>)
 800b992:	fba2 2303 	umull	r2, r3, r2, r3
 800b996:	099b      	lsrs	r3, r3, #6
 800b998:	4a09      	ldr	r2, [pc, #36]	@ (800b9c0 <vPortSetupTimerInterrupt+0x44>)
 800b99a:	3b01      	subs	r3, #1
 800b99c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b99e:	4b04      	ldr	r3, [pc, #16]	@ (800b9b0 <vPortSetupTimerInterrupt+0x34>)
 800b9a0:	2207      	movs	r2, #7
 800b9a2:	601a      	str	r2, [r3, #0]
}
 800b9a4:	bf00      	nop
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ac:	4770      	bx	lr
 800b9ae:	bf00      	nop
 800b9b0:	e000e010 	.word	0xe000e010
 800b9b4:	e000e018 	.word	0xe000e018
 800b9b8:	20000000 	.word	0x20000000
 800b9bc:	10624dd3 	.word	0x10624dd3
 800b9c0:	e000e014 	.word	0xe000e014

0800b9c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b9c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b9d4 <vPortEnableVFP+0x10>
 800b9c8:	6801      	ldr	r1, [r0, #0]
 800b9ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b9ce:	6001      	str	r1, [r0, #0]
 800b9d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b9d2:	bf00      	nop
 800b9d4:	e000ed88 	.word	0xe000ed88

0800b9d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b9d8:	b480      	push	{r7}
 800b9da:	b085      	sub	sp, #20
 800b9dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b9de:	f3ef 8305 	mrs	r3, IPSR
 800b9e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	2b0f      	cmp	r3, #15
 800b9e8:	d915      	bls.n	800ba16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b9ea:	4a18      	ldr	r2, [pc, #96]	@ (800ba4c <vPortValidateInterruptPriority+0x74>)
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	4413      	add	r3, r2
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b9f4:	4b16      	ldr	r3, [pc, #88]	@ (800ba50 <vPortValidateInterruptPriority+0x78>)
 800b9f6:	781b      	ldrb	r3, [r3, #0]
 800b9f8:	7afa      	ldrb	r2, [r7, #11]
 800b9fa:	429a      	cmp	r2, r3
 800b9fc:	d20b      	bcs.n	800ba16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b9fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba02:	f383 8811 	msr	BASEPRI, r3
 800ba06:	f3bf 8f6f 	isb	sy
 800ba0a:	f3bf 8f4f 	dsb	sy
 800ba0e:	607b      	str	r3, [r7, #4]
}
 800ba10:	bf00      	nop
 800ba12:	bf00      	nop
 800ba14:	e7fd      	b.n	800ba12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ba16:	4b0f      	ldr	r3, [pc, #60]	@ (800ba54 <vPortValidateInterruptPriority+0x7c>)
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ba1e:	4b0e      	ldr	r3, [pc, #56]	@ (800ba58 <vPortValidateInterruptPriority+0x80>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d90b      	bls.n	800ba3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ba26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba2a:	f383 8811 	msr	BASEPRI, r3
 800ba2e:	f3bf 8f6f 	isb	sy
 800ba32:	f3bf 8f4f 	dsb	sy
 800ba36:	603b      	str	r3, [r7, #0]
}
 800ba38:	bf00      	nop
 800ba3a:	bf00      	nop
 800ba3c:	e7fd      	b.n	800ba3a <vPortValidateInterruptPriority+0x62>
	}
 800ba3e:	bf00      	nop
 800ba40:	3714      	adds	r7, #20
 800ba42:	46bd      	mov	sp, r7
 800ba44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba48:	4770      	bx	lr
 800ba4a:	bf00      	nop
 800ba4c:	e000e3f0 	.word	0xe000e3f0
 800ba50:	20000fd0 	.word	0x20000fd0
 800ba54:	e000ed0c 	.word	0xe000ed0c
 800ba58:	20000fd4 	.word	0x20000fd4

0800ba5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b08a      	sub	sp, #40	@ 0x28
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ba64:	2300      	movs	r3, #0
 800ba66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ba68:	f7fe fd72 	bl	800a550 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ba6c:	4b5c      	ldr	r3, [pc, #368]	@ (800bbe0 <pvPortMalloc+0x184>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d101      	bne.n	800ba78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ba74:	f000 f924 	bl	800bcc0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ba78:	4b5a      	ldr	r3, [pc, #360]	@ (800bbe4 <pvPortMalloc+0x188>)
 800ba7a:	681a      	ldr	r2, [r3, #0]
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	4013      	ands	r3, r2
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	f040 8095 	bne.w	800bbb0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d01e      	beq.n	800baca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ba8c:	2208      	movs	r2, #8
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	4413      	add	r3, r2
 800ba92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f003 0307 	and.w	r3, r3, #7
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d015      	beq.n	800baca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f023 0307 	bic.w	r3, r3, #7
 800baa4:	3308      	adds	r3, #8
 800baa6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f003 0307 	and.w	r3, r3, #7
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d00b      	beq.n	800baca <pvPortMalloc+0x6e>
	__asm volatile
 800bab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bab6:	f383 8811 	msr	BASEPRI, r3
 800baba:	f3bf 8f6f 	isb	sy
 800babe:	f3bf 8f4f 	dsb	sy
 800bac2:	617b      	str	r3, [r7, #20]
}
 800bac4:	bf00      	nop
 800bac6:	bf00      	nop
 800bac8:	e7fd      	b.n	800bac6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d06f      	beq.n	800bbb0 <pvPortMalloc+0x154>
 800bad0:	4b45      	ldr	r3, [pc, #276]	@ (800bbe8 <pvPortMalloc+0x18c>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	429a      	cmp	r2, r3
 800bad8:	d86a      	bhi.n	800bbb0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bada:	4b44      	ldr	r3, [pc, #272]	@ (800bbec <pvPortMalloc+0x190>)
 800badc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bade:	4b43      	ldr	r3, [pc, #268]	@ (800bbec <pvPortMalloc+0x190>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bae4:	e004      	b.n	800baf0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800baea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800baf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	687a      	ldr	r2, [r7, #4]
 800baf6:	429a      	cmp	r2, r3
 800baf8:	d903      	bls.n	800bb02 <pvPortMalloc+0xa6>
 800bafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d1f1      	bne.n	800bae6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bb02:	4b37      	ldr	r3, [pc, #220]	@ (800bbe0 <pvPortMalloc+0x184>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb08:	429a      	cmp	r2, r3
 800bb0a:	d051      	beq.n	800bbb0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bb0c:	6a3b      	ldr	r3, [r7, #32]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	2208      	movs	r2, #8
 800bb12:	4413      	add	r3, r2
 800bb14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bb16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb18:	681a      	ldr	r2, [r3, #0]
 800bb1a:	6a3b      	ldr	r3, [r7, #32]
 800bb1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bb1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb20:	685a      	ldr	r2, [r3, #4]
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	1ad2      	subs	r2, r2, r3
 800bb26:	2308      	movs	r3, #8
 800bb28:	005b      	lsls	r3, r3, #1
 800bb2a:	429a      	cmp	r2, r3
 800bb2c:	d920      	bls.n	800bb70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bb2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	4413      	add	r3, r2
 800bb34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bb36:	69bb      	ldr	r3, [r7, #24]
 800bb38:	f003 0307 	and.w	r3, r3, #7
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d00b      	beq.n	800bb58 <pvPortMalloc+0xfc>
	__asm volatile
 800bb40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb44:	f383 8811 	msr	BASEPRI, r3
 800bb48:	f3bf 8f6f 	isb	sy
 800bb4c:	f3bf 8f4f 	dsb	sy
 800bb50:	613b      	str	r3, [r7, #16]
}
 800bb52:	bf00      	nop
 800bb54:	bf00      	nop
 800bb56:	e7fd      	b.n	800bb54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bb58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb5a:	685a      	ldr	r2, [r3, #4]
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	1ad2      	subs	r2, r2, r3
 800bb60:	69bb      	ldr	r3, [r7, #24]
 800bb62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bb64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb66:	687a      	ldr	r2, [r7, #4]
 800bb68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bb6a:	69b8      	ldr	r0, [r7, #24]
 800bb6c:	f000 f90a 	bl	800bd84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bb70:	4b1d      	ldr	r3, [pc, #116]	@ (800bbe8 <pvPortMalloc+0x18c>)
 800bb72:	681a      	ldr	r2, [r3, #0]
 800bb74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb76:	685b      	ldr	r3, [r3, #4]
 800bb78:	1ad3      	subs	r3, r2, r3
 800bb7a:	4a1b      	ldr	r2, [pc, #108]	@ (800bbe8 <pvPortMalloc+0x18c>)
 800bb7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bb7e:	4b1a      	ldr	r3, [pc, #104]	@ (800bbe8 <pvPortMalloc+0x18c>)
 800bb80:	681a      	ldr	r2, [r3, #0]
 800bb82:	4b1b      	ldr	r3, [pc, #108]	@ (800bbf0 <pvPortMalloc+0x194>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d203      	bcs.n	800bb92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bb8a:	4b17      	ldr	r3, [pc, #92]	@ (800bbe8 <pvPortMalloc+0x18c>)
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	4a18      	ldr	r2, [pc, #96]	@ (800bbf0 <pvPortMalloc+0x194>)
 800bb90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bb92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb94:	685a      	ldr	r2, [r3, #4]
 800bb96:	4b13      	ldr	r3, [pc, #76]	@ (800bbe4 <pvPortMalloc+0x188>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	431a      	orrs	r2, r3
 800bb9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba2:	2200      	movs	r2, #0
 800bba4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bba6:	4b13      	ldr	r3, [pc, #76]	@ (800bbf4 <pvPortMalloc+0x198>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	3301      	adds	r3, #1
 800bbac:	4a11      	ldr	r2, [pc, #68]	@ (800bbf4 <pvPortMalloc+0x198>)
 800bbae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bbb0:	f7fe fcdc 	bl	800a56c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bbb4:	69fb      	ldr	r3, [r7, #28]
 800bbb6:	f003 0307 	and.w	r3, r3, #7
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d00b      	beq.n	800bbd6 <pvPortMalloc+0x17a>
	__asm volatile
 800bbbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbc2:	f383 8811 	msr	BASEPRI, r3
 800bbc6:	f3bf 8f6f 	isb	sy
 800bbca:	f3bf 8f4f 	dsb	sy
 800bbce:	60fb      	str	r3, [r7, #12]
}
 800bbd0:	bf00      	nop
 800bbd2:	bf00      	nop
 800bbd4:	e7fd      	b.n	800bbd2 <pvPortMalloc+0x176>
	return pvReturn;
 800bbd6:	69fb      	ldr	r3, [r7, #28]
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	3728      	adds	r7, #40	@ 0x28
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}
 800bbe0:	20004be0 	.word	0x20004be0
 800bbe4:	20004bf4 	.word	0x20004bf4
 800bbe8:	20004be4 	.word	0x20004be4
 800bbec:	20004bd8 	.word	0x20004bd8
 800bbf0:	20004be8 	.word	0x20004be8
 800bbf4:	20004bec 	.word	0x20004bec

0800bbf8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b086      	sub	sp, #24
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d04f      	beq.n	800bcaa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bc0a:	2308      	movs	r3, #8
 800bc0c:	425b      	negs	r3, r3
 800bc0e:	697a      	ldr	r2, [r7, #20]
 800bc10:	4413      	add	r3, r2
 800bc12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bc14:	697b      	ldr	r3, [r7, #20]
 800bc16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bc18:	693b      	ldr	r3, [r7, #16]
 800bc1a:	685a      	ldr	r2, [r3, #4]
 800bc1c:	4b25      	ldr	r3, [pc, #148]	@ (800bcb4 <vPortFree+0xbc>)
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	4013      	ands	r3, r2
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d10b      	bne.n	800bc3e <vPortFree+0x46>
	__asm volatile
 800bc26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc2a:	f383 8811 	msr	BASEPRI, r3
 800bc2e:	f3bf 8f6f 	isb	sy
 800bc32:	f3bf 8f4f 	dsb	sy
 800bc36:	60fb      	str	r3, [r7, #12]
}
 800bc38:	bf00      	nop
 800bc3a:	bf00      	nop
 800bc3c:	e7fd      	b.n	800bc3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bc3e:	693b      	ldr	r3, [r7, #16]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d00b      	beq.n	800bc5e <vPortFree+0x66>
	__asm volatile
 800bc46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc4a:	f383 8811 	msr	BASEPRI, r3
 800bc4e:	f3bf 8f6f 	isb	sy
 800bc52:	f3bf 8f4f 	dsb	sy
 800bc56:	60bb      	str	r3, [r7, #8]
}
 800bc58:	bf00      	nop
 800bc5a:	bf00      	nop
 800bc5c:	e7fd      	b.n	800bc5a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bc5e:	693b      	ldr	r3, [r7, #16]
 800bc60:	685a      	ldr	r2, [r3, #4]
 800bc62:	4b14      	ldr	r3, [pc, #80]	@ (800bcb4 <vPortFree+0xbc>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4013      	ands	r3, r2
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d01e      	beq.n	800bcaa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d11a      	bne.n	800bcaa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bc74:	693b      	ldr	r3, [r7, #16]
 800bc76:	685a      	ldr	r2, [r3, #4]
 800bc78:	4b0e      	ldr	r3, [pc, #56]	@ (800bcb4 <vPortFree+0xbc>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	43db      	mvns	r3, r3
 800bc7e:	401a      	ands	r2, r3
 800bc80:	693b      	ldr	r3, [r7, #16]
 800bc82:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bc84:	f7fe fc64 	bl	800a550 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	685a      	ldr	r2, [r3, #4]
 800bc8c:	4b0a      	ldr	r3, [pc, #40]	@ (800bcb8 <vPortFree+0xc0>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	4413      	add	r3, r2
 800bc92:	4a09      	ldr	r2, [pc, #36]	@ (800bcb8 <vPortFree+0xc0>)
 800bc94:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bc96:	6938      	ldr	r0, [r7, #16]
 800bc98:	f000 f874 	bl	800bd84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bc9c:	4b07      	ldr	r3, [pc, #28]	@ (800bcbc <vPortFree+0xc4>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	3301      	adds	r3, #1
 800bca2:	4a06      	ldr	r2, [pc, #24]	@ (800bcbc <vPortFree+0xc4>)
 800bca4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bca6:	f7fe fc61 	bl	800a56c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bcaa:	bf00      	nop
 800bcac:	3718      	adds	r7, #24
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}
 800bcb2:	bf00      	nop
 800bcb4:	20004bf4 	.word	0x20004bf4
 800bcb8:	20004be4 	.word	0x20004be4
 800bcbc:	20004bf0 	.word	0x20004bf0

0800bcc0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bcc0:	b480      	push	{r7}
 800bcc2:	b085      	sub	sp, #20
 800bcc4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bcc6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800bcca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bccc:	4b27      	ldr	r3, [pc, #156]	@ (800bd6c <prvHeapInit+0xac>)
 800bcce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	f003 0307 	and.w	r3, r3, #7
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d00c      	beq.n	800bcf4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	3307      	adds	r3, #7
 800bcde:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	f023 0307 	bic.w	r3, r3, #7
 800bce6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bce8:	68ba      	ldr	r2, [r7, #8]
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	1ad3      	subs	r3, r2, r3
 800bcee:	4a1f      	ldr	r2, [pc, #124]	@ (800bd6c <prvHeapInit+0xac>)
 800bcf0:	4413      	add	r3, r2
 800bcf2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bcf8:	4a1d      	ldr	r2, [pc, #116]	@ (800bd70 <prvHeapInit+0xb0>)
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bcfe:	4b1c      	ldr	r3, [pc, #112]	@ (800bd70 <prvHeapInit+0xb0>)
 800bd00:	2200      	movs	r2, #0
 800bd02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	68ba      	ldr	r2, [r7, #8]
 800bd08:	4413      	add	r3, r2
 800bd0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bd0c:	2208      	movs	r2, #8
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	1a9b      	subs	r3, r3, r2
 800bd12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	f023 0307 	bic.w	r3, r3, #7
 800bd1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	4a15      	ldr	r2, [pc, #84]	@ (800bd74 <prvHeapInit+0xb4>)
 800bd20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bd22:	4b14      	ldr	r3, [pc, #80]	@ (800bd74 <prvHeapInit+0xb4>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	2200      	movs	r2, #0
 800bd28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bd2a:	4b12      	ldr	r3, [pc, #72]	@ (800bd74 <prvHeapInit+0xb4>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	2200      	movs	r2, #0
 800bd30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	68fa      	ldr	r2, [r7, #12]
 800bd3a:	1ad2      	subs	r2, r2, r3
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bd40:	4b0c      	ldr	r3, [pc, #48]	@ (800bd74 <prvHeapInit+0xb4>)
 800bd42:	681a      	ldr	r2, [r3, #0]
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	685b      	ldr	r3, [r3, #4]
 800bd4c:	4a0a      	ldr	r2, [pc, #40]	@ (800bd78 <prvHeapInit+0xb8>)
 800bd4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	685b      	ldr	r3, [r3, #4]
 800bd54:	4a09      	ldr	r2, [pc, #36]	@ (800bd7c <prvHeapInit+0xbc>)
 800bd56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bd58:	4b09      	ldr	r3, [pc, #36]	@ (800bd80 <prvHeapInit+0xc0>)
 800bd5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bd5e:	601a      	str	r2, [r3, #0]
}
 800bd60:	bf00      	nop
 800bd62:	3714      	adds	r7, #20
 800bd64:	46bd      	mov	sp, r7
 800bd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6a:	4770      	bx	lr
 800bd6c:	20000fd8 	.word	0x20000fd8
 800bd70:	20004bd8 	.word	0x20004bd8
 800bd74:	20004be0 	.word	0x20004be0
 800bd78:	20004be8 	.word	0x20004be8
 800bd7c:	20004be4 	.word	0x20004be4
 800bd80:	20004bf4 	.word	0x20004bf4

0800bd84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bd84:	b480      	push	{r7}
 800bd86:	b085      	sub	sp, #20
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bd8c:	4b28      	ldr	r3, [pc, #160]	@ (800be30 <prvInsertBlockIntoFreeList+0xac>)
 800bd8e:	60fb      	str	r3, [r7, #12]
 800bd90:	e002      	b.n	800bd98 <prvInsertBlockIntoFreeList+0x14>
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	60fb      	str	r3, [r7, #12]
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	687a      	ldr	r2, [r7, #4]
 800bd9e:	429a      	cmp	r2, r3
 800bda0:	d8f7      	bhi.n	800bd92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	685b      	ldr	r3, [r3, #4]
 800bdaa:	68ba      	ldr	r2, [r7, #8]
 800bdac:	4413      	add	r3, r2
 800bdae:	687a      	ldr	r2, [r7, #4]
 800bdb0:	429a      	cmp	r2, r3
 800bdb2:	d108      	bne.n	800bdc6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	685a      	ldr	r2, [r3, #4]
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	685b      	ldr	r3, [r3, #4]
 800bdbc:	441a      	add	r2, r3
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	685b      	ldr	r3, [r3, #4]
 800bdce:	68ba      	ldr	r2, [r7, #8]
 800bdd0:	441a      	add	r2, r3
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	429a      	cmp	r2, r3
 800bdd8:	d118      	bne.n	800be0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681a      	ldr	r2, [r3, #0]
 800bdde:	4b15      	ldr	r3, [pc, #84]	@ (800be34 <prvInsertBlockIntoFreeList+0xb0>)
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d00d      	beq.n	800be02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	685a      	ldr	r2, [r3, #4]
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	685b      	ldr	r3, [r3, #4]
 800bdf0:	441a      	add	r2, r3
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	681a      	ldr	r2, [r3, #0]
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	601a      	str	r2, [r3, #0]
 800be00:	e008      	b.n	800be14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800be02:	4b0c      	ldr	r3, [pc, #48]	@ (800be34 <prvInsertBlockIntoFreeList+0xb0>)
 800be04:	681a      	ldr	r2, [r3, #0]
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	601a      	str	r2, [r3, #0]
 800be0a:	e003      	b.n	800be14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681a      	ldr	r2, [r3, #0]
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800be14:	68fa      	ldr	r2, [r7, #12]
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	429a      	cmp	r2, r3
 800be1a:	d002      	beq.n	800be22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	687a      	ldr	r2, [r7, #4]
 800be20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be22:	bf00      	nop
 800be24:	3714      	adds	r7, #20
 800be26:	46bd      	mov	sp, r7
 800be28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2c:	4770      	bx	lr
 800be2e:	bf00      	nop
 800be30:	20004bd8 	.word	0x20004bd8
 800be34:	20004be0 	.word	0x20004be0

0800be38 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800be3c:	2201      	movs	r2, #1
 800be3e:	490e      	ldr	r1, [pc, #56]	@ (800be78 <MX_USB_HOST_Init+0x40>)
 800be40:	480e      	ldr	r0, [pc, #56]	@ (800be7c <MX_USB_HOST_Init+0x44>)
 800be42:	f7fb f93d 	bl	80070c0 <USBH_Init>
 800be46:	4603      	mov	r3, r0
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d001      	beq.n	800be50 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800be4c:	f7f4 feba 	bl	8000bc4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800be50:	490b      	ldr	r1, [pc, #44]	@ (800be80 <MX_USB_HOST_Init+0x48>)
 800be52:	480a      	ldr	r0, [pc, #40]	@ (800be7c <MX_USB_HOST_Init+0x44>)
 800be54:	f7fb fa01 	bl	800725a <USBH_RegisterClass>
 800be58:	4603      	mov	r3, r0
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d001      	beq.n	800be62 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800be5e:	f7f4 feb1 	bl	8000bc4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800be62:	4806      	ldr	r0, [pc, #24]	@ (800be7c <MX_USB_HOST_Init+0x44>)
 800be64:	f7fb fa85 	bl	8007372 <USBH_Start>
 800be68:	4603      	mov	r3, r0
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d001      	beq.n	800be72 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800be6e:	f7f4 fea9 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800be72:	bf00      	nop
 800be74:	bd80      	pop	{r7, pc}
 800be76:	bf00      	nop
 800be78:	0800be85 	.word	0x0800be85
 800be7c:	20004bf8 	.word	0x20004bf8
 800be80:	2000000c 	.word	0x2000000c

0800be84 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800be84:	b480      	push	{r7}
 800be86:	b083      	sub	sp, #12
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
 800be8c:	460b      	mov	r3, r1
 800be8e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800be90:	78fb      	ldrb	r3, [r7, #3]
 800be92:	3b01      	subs	r3, #1
 800be94:	2b04      	cmp	r3, #4
 800be96:	d819      	bhi.n	800becc <USBH_UserProcess+0x48>
 800be98:	a201      	add	r2, pc, #4	@ (adr r2, 800bea0 <USBH_UserProcess+0x1c>)
 800be9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be9e:	bf00      	nop
 800bea0:	0800becd 	.word	0x0800becd
 800bea4:	0800bebd 	.word	0x0800bebd
 800bea8:	0800becd 	.word	0x0800becd
 800beac:	0800bec5 	.word	0x0800bec5
 800beb0:	0800beb5 	.word	0x0800beb5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800beb4:	4b09      	ldr	r3, [pc, #36]	@ (800bedc <USBH_UserProcess+0x58>)
 800beb6:	2203      	movs	r2, #3
 800beb8:	701a      	strb	r2, [r3, #0]
  break;
 800beba:	e008      	b.n	800bece <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800bebc:	4b07      	ldr	r3, [pc, #28]	@ (800bedc <USBH_UserProcess+0x58>)
 800bebe:	2202      	movs	r2, #2
 800bec0:	701a      	strb	r2, [r3, #0]
  break;
 800bec2:	e004      	b.n	800bece <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800bec4:	4b05      	ldr	r3, [pc, #20]	@ (800bedc <USBH_UserProcess+0x58>)
 800bec6:	2201      	movs	r2, #1
 800bec8:	701a      	strb	r2, [r3, #0]
  break;
 800beca:	e000      	b.n	800bece <USBH_UserProcess+0x4a>

  default:
  break;
 800becc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800bece:	bf00      	nop
 800bed0:	370c      	adds	r7, #12
 800bed2:	46bd      	mov	sp, r7
 800bed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed8:	4770      	bx	lr
 800beda:	bf00      	nop
 800bedc:	20004fdc 	.word	0x20004fdc

0800bee0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b08a      	sub	sp, #40	@ 0x28
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bee8:	f107 0314 	add.w	r3, r7, #20
 800beec:	2200      	movs	r2, #0
 800beee:	601a      	str	r2, [r3, #0]
 800bef0:	605a      	str	r2, [r3, #4]
 800bef2:	609a      	str	r2, [r3, #8]
 800bef4:	60da      	str	r2, [r3, #12]
 800bef6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf00:	d147      	bne.n	800bf92 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bf02:	2300      	movs	r3, #0
 800bf04:	613b      	str	r3, [r7, #16]
 800bf06:	4b25      	ldr	r3, [pc, #148]	@ (800bf9c <HAL_HCD_MspInit+0xbc>)
 800bf08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf0a:	4a24      	ldr	r2, [pc, #144]	@ (800bf9c <HAL_HCD_MspInit+0xbc>)
 800bf0c:	f043 0301 	orr.w	r3, r3, #1
 800bf10:	6313      	str	r3, [r2, #48]	@ 0x30
 800bf12:	4b22      	ldr	r3, [pc, #136]	@ (800bf9c <HAL_HCD_MspInit+0xbc>)
 800bf14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf16:	f003 0301 	and.w	r3, r3, #1
 800bf1a:	613b      	str	r3, [r7, #16]
 800bf1c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800bf1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bf22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bf24:	2300      	movs	r3, #0
 800bf26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800bf2c:	f107 0314 	add.w	r3, r7, #20
 800bf30:	4619      	mov	r1, r3
 800bf32:	481b      	ldr	r0, [pc, #108]	@ (800bfa0 <HAL_HCD_MspInit+0xc0>)
 800bf34:	f7f5 f9c4 	bl	80012c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800bf38:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800bf3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf3e:	2302      	movs	r3, #2
 800bf40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf42:	2300      	movs	r3, #0
 800bf44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bf46:	2300      	movs	r3, #0
 800bf48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bf4a:	230a      	movs	r3, #10
 800bf4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bf4e:	f107 0314 	add.w	r3, r7, #20
 800bf52:	4619      	mov	r1, r3
 800bf54:	4812      	ldr	r0, [pc, #72]	@ (800bfa0 <HAL_HCD_MspInit+0xc0>)
 800bf56:	f7f5 f9b3 	bl	80012c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bf5a:	4b10      	ldr	r3, [pc, #64]	@ (800bf9c <HAL_HCD_MspInit+0xbc>)
 800bf5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf5e:	4a0f      	ldr	r2, [pc, #60]	@ (800bf9c <HAL_HCD_MspInit+0xbc>)
 800bf60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf64:	6353      	str	r3, [r2, #52]	@ 0x34
 800bf66:	2300      	movs	r3, #0
 800bf68:	60fb      	str	r3, [r7, #12]
 800bf6a:	4b0c      	ldr	r3, [pc, #48]	@ (800bf9c <HAL_HCD_MspInit+0xbc>)
 800bf6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf6e:	4a0b      	ldr	r2, [pc, #44]	@ (800bf9c <HAL_HCD_MspInit+0xbc>)
 800bf70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bf74:	6453      	str	r3, [r2, #68]	@ 0x44
 800bf76:	4b09      	ldr	r3, [pc, #36]	@ (800bf9c <HAL_HCD_MspInit+0xbc>)
 800bf78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bf7e:	60fb      	str	r3, [r7, #12]
 800bf80:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800bf82:	2200      	movs	r2, #0
 800bf84:	2105      	movs	r1, #5
 800bf86:	2043      	movs	r0, #67	@ 0x43
 800bf88:	f7f5 f970 	bl	800126c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bf8c:	2043      	movs	r0, #67	@ 0x43
 800bf8e:	f7f5 f989 	bl	80012a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bf92:	bf00      	nop
 800bf94:	3728      	adds	r7, #40	@ 0x28
 800bf96:	46bd      	mov	sp, r7
 800bf98:	bd80      	pop	{r7, pc}
 800bf9a:	bf00      	nop
 800bf9c:	40023800 	.word	0x40023800
 800bfa0:	40020000 	.word	0x40020000

0800bfa4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b082      	sub	sp, #8
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7fb fe15 	bl	8007be2 <USBH_LL_IncTimer>
}
 800bfb8:	bf00      	nop
 800bfba:	3708      	adds	r7, #8
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}

0800bfc0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b082      	sub	sp, #8
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bfce:	4618      	mov	r0, r3
 800bfd0:	f7fb fe55 	bl	8007c7e <USBH_LL_Connect>
}
 800bfd4:	bf00      	nop
 800bfd6:	3708      	adds	r7, #8
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	bd80      	pop	{r7, pc}

0800bfdc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b082      	sub	sp, #8
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bfea:	4618      	mov	r0, r3
 800bfec:	f7fb fe62 	bl	8007cb4 <USBH_LL_Disconnect>
}
 800bff0:	bf00      	nop
 800bff2:	3708      	adds	r7, #8
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bd80      	pop	{r7, pc}

0800bff8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b082      	sub	sp, #8
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
 800c000:	460b      	mov	r3, r1
 800c002:	70fb      	strb	r3, [r7, #3]
 800c004:	4613      	mov	r3, r2
 800c006:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c00e:	4618      	mov	r0, r3
 800c010:	f7fb feb5 	bl	8007d7e <USBH_LL_NotifyURBChange>
#endif
}
 800c014:	bf00      	nop
 800c016:	3708      	adds	r7, #8
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}

0800c01c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b082      	sub	sp, #8
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c02a:	4618      	mov	r0, r3
 800c02c:	f7fb fe03 	bl	8007c36 <USBH_LL_PortEnabled>
}
 800c030:	bf00      	nop
 800c032:	3708      	adds	r7, #8
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}

0800c038 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b082      	sub	sp, #8
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c046:	4618      	mov	r0, r3
 800c048:	f7fb fe07 	bl	8007c5a <USBH_LL_PortDisabled>
}
 800c04c:	bf00      	nop
 800c04e:	3708      	adds	r7, #8
 800c050:	46bd      	mov	sp, r7
 800c052:	bd80      	pop	{r7, pc}

0800c054 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b082      	sub	sp, #8
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c062:	2b01      	cmp	r3, #1
 800c064:	d12a      	bne.n	800c0bc <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c066:	4a18      	ldr	r2, [pc, #96]	@ (800c0c8 <USBH_LL_Init+0x74>)
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	4a15      	ldr	r2, [pc, #84]	@ (800c0c8 <USBH_LL_Init+0x74>)
 800c072:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c076:	4b14      	ldr	r3, [pc, #80]	@ (800c0c8 <USBH_LL_Init+0x74>)
 800c078:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c07c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c07e:	4b12      	ldr	r3, [pc, #72]	@ (800c0c8 <USBH_LL_Init+0x74>)
 800c080:	2208      	movs	r2, #8
 800c082:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c084:	4b10      	ldr	r3, [pc, #64]	@ (800c0c8 <USBH_LL_Init+0x74>)
 800c086:	2201      	movs	r2, #1
 800c088:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c08a:	4b0f      	ldr	r3, [pc, #60]	@ (800c0c8 <USBH_LL_Init+0x74>)
 800c08c:	2200      	movs	r2, #0
 800c08e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c090:	4b0d      	ldr	r3, [pc, #52]	@ (800c0c8 <USBH_LL_Init+0x74>)
 800c092:	2202      	movs	r2, #2
 800c094:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c096:	4b0c      	ldr	r3, [pc, #48]	@ (800c0c8 <USBH_LL_Init+0x74>)
 800c098:	2200      	movs	r2, #0
 800c09a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c09c:	480a      	ldr	r0, [pc, #40]	@ (800c0c8 <USBH_LL_Init+0x74>)
 800c09e:	f7f5 fadc 	bl	800165a <HAL_HCD_Init>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d001      	beq.n	800c0ac <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c0a8:	f7f4 fd8c 	bl	8000bc4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c0ac:	4806      	ldr	r0, [pc, #24]	@ (800c0c8 <USBH_LL_Init+0x74>)
 800c0ae:	f7f5 ff19 	bl	8001ee4 <HAL_HCD_GetCurrentFrame>
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	4619      	mov	r1, r3
 800c0b6:	6878      	ldr	r0, [r7, #4]
 800c0b8:	f7fb fd84 	bl	8007bc4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c0bc:	2300      	movs	r3, #0
}
 800c0be:	4618      	mov	r0, r3
 800c0c0:	3708      	adds	r7, #8
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}
 800c0c6:	bf00      	nop
 800c0c8:	20004fe0 	.word	0x20004fe0

0800c0cc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b084      	sub	sp, #16
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c0d8:	2300      	movs	r3, #0
 800c0da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	f7f5 fe86 	bl	8001df4 <HAL_HCD_Start>
 800c0e8:	4603      	mov	r3, r0
 800c0ea:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c0ec:	7bfb      	ldrb	r3, [r7, #15]
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	f000 f94c 	bl	800c38c <USBH_Get_USB_Status>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c0f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	3710      	adds	r7, #16
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}

0800c102 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c102:	b580      	push	{r7, lr}
 800c104:	b084      	sub	sp, #16
 800c106:	af00      	add	r7, sp, #0
 800c108:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c10a:	2300      	movs	r3, #0
 800c10c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c10e:	2300      	movs	r3, #0
 800c110:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c118:	4618      	mov	r0, r3
 800c11a:	f7f5 fe8e 	bl	8001e3a <HAL_HCD_Stop>
 800c11e:	4603      	mov	r3, r0
 800c120:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c122:	7bfb      	ldrb	r3, [r7, #15]
 800c124:	4618      	mov	r0, r3
 800c126:	f000 f931 	bl	800c38c <USBH_Get_USB_Status>
 800c12a:	4603      	mov	r3, r0
 800c12c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c12e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c130:	4618      	mov	r0, r3
 800c132:	3710      	adds	r7, #16
 800c134:	46bd      	mov	sp, r7
 800c136:	bd80      	pop	{r7, pc}

0800c138 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b084      	sub	sp, #16
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c140:	2301      	movs	r3, #1
 800c142:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c14a:	4618      	mov	r0, r3
 800c14c:	f7f5 fed8 	bl	8001f00 <HAL_HCD_GetCurrentSpeed>
 800c150:	4603      	mov	r3, r0
 800c152:	2b02      	cmp	r3, #2
 800c154:	d00c      	beq.n	800c170 <USBH_LL_GetSpeed+0x38>
 800c156:	2b02      	cmp	r3, #2
 800c158:	d80d      	bhi.n	800c176 <USBH_LL_GetSpeed+0x3e>
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d002      	beq.n	800c164 <USBH_LL_GetSpeed+0x2c>
 800c15e:	2b01      	cmp	r3, #1
 800c160:	d003      	beq.n	800c16a <USBH_LL_GetSpeed+0x32>
 800c162:	e008      	b.n	800c176 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c164:	2300      	movs	r3, #0
 800c166:	73fb      	strb	r3, [r7, #15]
    break;
 800c168:	e008      	b.n	800c17c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c16a:	2301      	movs	r3, #1
 800c16c:	73fb      	strb	r3, [r7, #15]
    break;
 800c16e:	e005      	b.n	800c17c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c170:	2302      	movs	r3, #2
 800c172:	73fb      	strb	r3, [r7, #15]
    break;
 800c174:	e002      	b.n	800c17c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800c176:	2301      	movs	r3, #1
 800c178:	73fb      	strb	r3, [r7, #15]
    break;
 800c17a:	bf00      	nop
  }
  return  speed;
 800c17c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3710      	adds	r7, #16
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}

0800c186 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c186:	b580      	push	{r7, lr}
 800c188:	b084      	sub	sp, #16
 800c18a:	af00      	add	r7, sp, #0
 800c18c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c18e:	2300      	movs	r3, #0
 800c190:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c192:	2300      	movs	r3, #0
 800c194:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c19c:	4618      	mov	r0, r3
 800c19e:	f7f5 fe69 	bl	8001e74 <HAL_HCD_ResetPort>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c1a6:	7bfb      	ldrb	r3, [r7, #15]
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	f000 f8ef 	bl	800c38c <USBH_Get_USB_Status>
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c1b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	3710      	adds	r7, #16
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	bd80      	pop	{r7, pc}

0800c1bc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b082      	sub	sp, #8
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
 800c1c4:	460b      	mov	r3, r1
 800c1c6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c1ce:	78fa      	ldrb	r2, [r7, #3]
 800c1d0:	4611      	mov	r1, r2
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	f7f5 fe71 	bl	8001eba <HAL_HCD_HC_GetXferCount>
 800c1d8:	4603      	mov	r3, r0
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3708      	adds	r7, #8
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}

0800c1e2 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800c1e2:	b590      	push	{r4, r7, lr}
 800c1e4:	b089      	sub	sp, #36	@ 0x24
 800c1e6:	af04      	add	r7, sp, #16
 800c1e8:	6078      	str	r0, [r7, #4]
 800c1ea:	4608      	mov	r0, r1
 800c1ec:	4611      	mov	r1, r2
 800c1ee:	461a      	mov	r2, r3
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	70fb      	strb	r3, [r7, #3]
 800c1f4:	460b      	mov	r3, r1
 800c1f6:	70bb      	strb	r3, [r7, #2]
 800c1f8:	4613      	mov	r3, r2
 800c1fa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c200:	2300      	movs	r3, #0
 800c202:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c20a:	787c      	ldrb	r4, [r7, #1]
 800c20c:	78ba      	ldrb	r2, [r7, #2]
 800c20e:	78f9      	ldrb	r1, [r7, #3]
 800c210:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c212:	9302      	str	r3, [sp, #8]
 800c214:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c218:	9301      	str	r3, [sp, #4]
 800c21a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c21e:	9300      	str	r3, [sp, #0]
 800c220:	4623      	mov	r3, r4
 800c222:	f7f5 fa81 	bl	8001728 <HAL_HCD_HC_Init>
 800c226:	4603      	mov	r3, r0
 800c228:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c22a:	7bfb      	ldrb	r3, [r7, #15]
 800c22c:	4618      	mov	r0, r3
 800c22e:	f000 f8ad 	bl	800c38c <USBH_Get_USB_Status>
 800c232:	4603      	mov	r3, r0
 800c234:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c236:	7bbb      	ldrb	r3, [r7, #14]
}
 800c238:	4618      	mov	r0, r3
 800c23a:	3714      	adds	r7, #20
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd90      	pop	{r4, r7, pc}

0800c240 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c240:	b480      	push	{r7}
 800c242:	b083      	sub	sp, #12
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	460b      	mov	r3, r1
 800c24a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800c24c:	2300      	movs	r3, #0
}
 800c24e:	4618      	mov	r0, r3
 800c250:	370c      	adds	r7, #12
 800c252:	46bd      	mov	sp, r7
 800c254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c258:	4770      	bx	lr

0800c25a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c25a:	b590      	push	{r4, r7, lr}
 800c25c:	b089      	sub	sp, #36	@ 0x24
 800c25e:	af04      	add	r7, sp, #16
 800c260:	6078      	str	r0, [r7, #4]
 800c262:	4608      	mov	r0, r1
 800c264:	4611      	mov	r1, r2
 800c266:	461a      	mov	r2, r3
 800c268:	4603      	mov	r3, r0
 800c26a:	70fb      	strb	r3, [r7, #3]
 800c26c:	460b      	mov	r3, r1
 800c26e:	70bb      	strb	r3, [r7, #2]
 800c270:	4613      	mov	r3, r2
 800c272:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c274:	2300      	movs	r3, #0
 800c276:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c278:	2300      	movs	r3, #0
 800c27a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c282:	787c      	ldrb	r4, [r7, #1]
 800c284:	78ba      	ldrb	r2, [r7, #2]
 800c286:	78f9      	ldrb	r1, [r7, #3]
 800c288:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800c28c:	9303      	str	r3, [sp, #12]
 800c28e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c290:	9302      	str	r3, [sp, #8]
 800c292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c294:	9301      	str	r3, [sp, #4]
 800c296:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c29a:	9300      	str	r3, [sp, #0]
 800c29c:	4623      	mov	r3, r4
 800c29e:	f7f5 fafb 	bl	8001898 <HAL_HCD_HC_SubmitRequest>
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c2a6:	7bfb      	ldrb	r3, [r7, #15]
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f000 f86f 	bl	800c38c <USBH_Get_USB_Status>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	3714      	adds	r7, #20
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	bd90      	pop	{r4, r7, pc}

0800c2bc <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b082      	sub	sp, #8
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c2ce:	78fa      	ldrb	r2, [r7, #3]
 800c2d0:	4611      	mov	r1, r2
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f7f5 fddc 	bl	8001e90 <HAL_HCD_HC_GetURBState>
 800c2d8:	4603      	mov	r3, r0
}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	3708      	adds	r7, #8
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}

0800c2e2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c2e2:	b580      	push	{r7, lr}
 800c2e4:	b082      	sub	sp, #8
 800c2e6:	af00      	add	r7, sp, #0
 800c2e8:	6078      	str	r0, [r7, #4]
 800c2ea:	460b      	mov	r3, r1
 800c2ec:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c2f4:	2b01      	cmp	r3, #1
 800c2f6:	d103      	bne.n	800c300 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c2f8:	78fb      	ldrb	r3, [r7, #3]
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f000 f872 	bl	800c3e4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c300:	20c8      	movs	r0, #200	@ 0xc8
 800c302:	f7f4 fed7 	bl	80010b4 <HAL_Delay>
  return USBH_OK;
 800c306:	2300      	movs	r3, #0
}
 800c308:	4618      	mov	r0, r3
 800c30a:	3708      	adds	r7, #8
 800c30c:	46bd      	mov	sp, r7
 800c30e:	bd80      	pop	{r7, pc}

0800c310 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c310:	b480      	push	{r7}
 800c312:	b085      	sub	sp, #20
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
 800c318:	460b      	mov	r3, r1
 800c31a:	70fb      	strb	r3, [r7, #3]
 800c31c:	4613      	mov	r3, r2
 800c31e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c326:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c328:	78fa      	ldrb	r2, [r7, #3]
 800c32a:	68f9      	ldr	r1, [r7, #12]
 800c32c:	4613      	mov	r3, r2
 800c32e:	011b      	lsls	r3, r3, #4
 800c330:	1a9b      	subs	r3, r3, r2
 800c332:	009b      	lsls	r3, r3, #2
 800c334:	440b      	add	r3, r1
 800c336:	3317      	adds	r3, #23
 800c338:	781b      	ldrb	r3, [r3, #0]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d00a      	beq.n	800c354 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c33e:	78fa      	ldrb	r2, [r7, #3]
 800c340:	68f9      	ldr	r1, [r7, #12]
 800c342:	4613      	mov	r3, r2
 800c344:	011b      	lsls	r3, r3, #4
 800c346:	1a9b      	subs	r3, r3, r2
 800c348:	009b      	lsls	r3, r3, #2
 800c34a:	440b      	add	r3, r1
 800c34c:	333c      	adds	r3, #60	@ 0x3c
 800c34e:	78ba      	ldrb	r2, [r7, #2]
 800c350:	701a      	strb	r2, [r3, #0]
 800c352:	e009      	b.n	800c368 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c354:	78fa      	ldrb	r2, [r7, #3]
 800c356:	68f9      	ldr	r1, [r7, #12]
 800c358:	4613      	mov	r3, r2
 800c35a:	011b      	lsls	r3, r3, #4
 800c35c:	1a9b      	subs	r3, r3, r2
 800c35e:	009b      	lsls	r3, r3, #2
 800c360:	440b      	add	r3, r1
 800c362:	333d      	adds	r3, #61	@ 0x3d
 800c364:	78ba      	ldrb	r2, [r7, #2]
 800c366:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c368:	2300      	movs	r3, #0
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	3714      	adds	r7, #20
 800c36e:	46bd      	mov	sp, r7
 800c370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c374:	4770      	bx	lr

0800c376 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c376:	b580      	push	{r7, lr}
 800c378:	b082      	sub	sp, #8
 800c37a:	af00      	add	r7, sp, #0
 800c37c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c37e:	6878      	ldr	r0, [r7, #4]
 800c380:	f7f4 fe98 	bl	80010b4 <HAL_Delay>
}
 800c384:	bf00      	nop
 800c386:	3708      	adds	r7, #8
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}

0800c38c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c38c:	b480      	push	{r7}
 800c38e:	b085      	sub	sp, #20
 800c390:	af00      	add	r7, sp, #0
 800c392:	4603      	mov	r3, r0
 800c394:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c396:	2300      	movs	r3, #0
 800c398:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c39a:	79fb      	ldrb	r3, [r7, #7]
 800c39c:	2b03      	cmp	r3, #3
 800c39e:	d817      	bhi.n	800c3d0 <USBH_Get_USB_Status+0x44>
 800c3a0:	a201      	add	r2, pc, #4	@ (adr r2, 800c3a8 <USBH_Get_USB_Status+0x1c>)
 800c3a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3a6:	bf00      	nop
 800c3a8:	0800c3b9 	.word	0x0800c3b9
 800c3ac:	0800c3bf 	.word	0x0800c3bf
 800c3b0:	0800c3c5 	.word	0x0800c3c5
 800c3b4:	0800c3cb 	.word	0x0800c3cb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	73fb      	strb	r3, [r7, #15]
    break;
 800c3bc:	e00b      	b.n	800c3d6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c3be:	2302      	movs	r3, #2
 800c3c0:	73fb      	strb	r3, [r7, #15]
    break;
 800c3c2:	e008      	b.n	800c3d6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c3c4:	2301      	movs	r3, #1
 800c3c6:	73fb      	strb	r3, [r7, #15]
    break;
 800c3c8:	e005      	b.n	800c3d6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c3ca:	2302      	movs	r3, #2
 800c3cc:	73fb      	strb	r3, [r7, #15]
    break;
 800c3ce:	e002      	b.n	800c3d6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c3d0:	2302      	movs	r3, #2
 800c3d2:	73fb      	strb	r3, [r7, #15]
    break;
 800c3d4:	bf00      	nop
  }
  return usb_status;
 800c3d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3d8:	4618      	mov	r0, r3
 800c3da:	3714      	adds	r7, #20
 800c3dc:	46bd      	mov	sp, r7
 800c3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e2:	4770      	bx	lr

0800c3e4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b084      	sub	sp, #16
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800c3ee:	79fb      	ldrb	r3, [r7, #7]
 800c3f0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c3f2:	79fb      	ldrb	r3, [r7, #7]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d102      	bne.n	800c3fe <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800c3f8:	2300      	movs	r3, #0
 800c3fa:	73fb      	strb	r3, [r7, #15]
 800c3fc:	e001      	b.n	800c402 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800c3fe:	2301      	movs	r3, #1
 800c400:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800c402:	7bfb      	ldrb	r3, [r7, #15]
 800c404:	461a      	mov	r2, r3
 800c406:	2101      	movs	r1, #1
 800c408:	4803      	ldr	r0, [pc, #12]	@ (800c418 <MX_DriverVbusFS+0x34>)
 800c40a:	f7f5 f90d 	bl	8001628 <HAL_GPIO_WritePin>
}
 800c40e:	bf00      	nop
 800c410:	3710      	adds	r7, #16
 800c412:	46bd      	mov	sp, r7
 800c414:	bd80      	pop	{r7, pc}
 800c416:	bf00      	nop
 800c418:	40020800 	.word	0x40020800

0800c41c <malloc>:
 800c41c:	4b02      	ldr	r3, [pc, #8]	@ (800c428 <malloc+0xc>)
 800c41e:	4601      	mov	r1, r0
 800c420:	6818      	ldr	r0, [r3, #0]
 800c422:	f000 b82d 	b.w	800c480 <_malloc_r>
 800c426:	bf00      	nop
 800c428:	20000030 	.word	0x20000030

0800c42c <free>:
 800c42c:	4b02      	ldr	r3, [pc, #8]	@ (800c438 <free+0xc>)
 800c42e:	4601      	mov	r1, r0
 800c430:	6818      	ldr	r0, [r3, #0]
 800c432:	f000 b95f 	b.w	800c6f4 <_free_r>
 800c436:	bf00      	nop
 800c438:	20000030 	.word	0x20000030

0800c43c <sbrk_aligned>:
 800c43c:	b570      	push	{r4, r5, r6, lr}
 800c43e:	4e0f      	ldr	r6, [pc, #60]	@ (800c47c <sbrk_aligned+0x40>)
 800c440:	460c      	mov	r4, r1
 800c442:	6831      	ldr	r1, [r6, #0]
 800c444:	4605      	mov	r5, r0
 800c446:	b911      	cbnz	r1, 800c44e <sbrk_aligned+0x12>
 800c448:	f000 f90c 	bl	800c664 <_sbrk_r>
 800c44c:	6030      	str	r0, [r6, #0]
 800c44e:	4621      	mov	r1, r4
 800c450:	4628      	mov	r0, r5
 800c452:	f000 f907 	bl	800c664 <_sbrk_r>
 800c456:	1c43      	adds	r3, r0, #1
 800c458:	d103      	bne.n	800c462 <sbrk_aligned+0x26>
 800c45a:	f04f 34ff 	mov.w	r4, #4294967295
 800c45e:	4620      	mov	r0, r4
 800c460:	bd70      	pop	{r4, r5, r6, pc}
 800c462:	1cc4      	adds	r4, r0, #3
 800c464:	f024 0403 	bic.w	r4, r4, #3
 800c468:	42a0      	cmp	r0, r4
 800c46a:	d0f8      	beq.n	800c45e <sbrk_aligned+0x22>
 800c46c:	1a21      	subs	r1, r4, r0
 800c46e:	4628      	mov	r0, r5
 800c470:	f000 f8f8 	bl	800c664 <_sbrk_r>
 800c474:	3001      	adds	r0, #1
 800c476:	d1f2      	bne.n	800c45e <sbrk_aligned+0x22>
 800c478:	e7ef      	b.n	800c45a <sbrk_aligned+0x1e>
 800c47a:	bf00      	nop
 800c47c:	200053c0 	.word	0x200053c0

0800c480 <_malloc_r>:
 800c480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c484:	1ccd      	adds	r5, r1, #3
 800c486:	f025 0503 	bic.w	r5, r5, #3
 800c48a:	3508      	adds	r5, #8
 800c48c:	2d0c      	cmp	r5, #12
 800c48e:	bf38      	it	cc
 800c490:	250c      	movcc	r5, #12
 800c492:	2d00      	cmp	r5, #0
 800c494:	4606      	mov	r6, r0
 800c496:	db01      	blt.n	800c49c <_malloc_r+0x1c>
 800c498:	42a9      	cmp	r1, r5
 800c49a:	d904      	bls.n	800c4a6 <_malloc_r+0x26>
 800c49c:	230c      	movs	r3, #12
 800c49e:	6033      	str	r3, [r6, #0]
 800c4a0:	2000      	movs	r0, #0
 800c4a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c57c <_malloc_r+0xfc>
 800c4aa:	f000 f869 	bl	800c580 <__malloc_lock>
 800c4ae:	f8d8 3000 	ldr.w	r3, [r8]
 800c4b2:	461c      	mov	r4, r3
 800c4b4:	bb44      	cbnz	r4, 800c508 <_malloc_r+0x88>
 800c4b6:	4629      	mov	r1, r5
 800c4b8:	4630      	mov	r0, r6
 800c4ba:	f7ff ffbf 	bl	800c43c <sbrk_aligned>
 800c4be:	1c43      	adds	r3, r0, #1
 800c4c0:	4604      	mov	r4, r0
 800c4c2:	d158      	bne.n	800c576 <_malloc_r+0xf6>
 800c4c4:	f8d8 4000 	ldr.w	r4, [r8]
 800c4c8:	4627      	mov	r7, r4
 800c4ca:	2f00      	cmp	r7, #0
 800c4cc:	d143      	bne.n	800c556 <_malloc_r+0xd6>
 800c4ce:	2c00      	cmp	r4, #0
 800c4d0:	d04b      	beq.n	800c56a <_malloc_r+0xea>
 800c4d2:	6823      	ldr	r3, [r4, #0]
 800c4d4:	4639      	mov	r1, r7
 800c4d6:	4630      	mov	r0, r6
 800c4d8:	eb04 0903 	add.w	r9, r4, r3
 800c4dc:	f000 f8c2 	bl	800c664 <_sbrk_r>
 800c4e0:	4581      	cmp	r9, r0
 800c4e2:	d142      	bne.n	800c56a <_malloc_r+0xea>
 800c4e4:	6821      	ldr	r1, [r4, #0]
 800c4e6:	1a6d      	subs	r5, r5, r1
 800c4e8:	4629      	mov	r1, r5
 800c4ea:	4630      	mov	r0, r6
 800c4ec:	f7ff ffa6 	bl	800c43c <sbrk_aligned>
 800c4f0:	3001      	adds	r0, #1
 800c4f2:	d03a      	beq.n	800c56a <_malloc_r+0xea>
 800c4f4:	6823      	ldr	r3, [r4, #0]
 800c4f6:	442b      	add	r3, r5
 800c4f8:	6023      	str	r3, [r4, #0]
 800c4fa:	f8d8 3000 	ldr.w	r3, [r8]
 800c4fe:	685a      	ldr	r2, [r3, #4]
 800c500:	bb62      	cbnz	r2, 800c55c <_malloc_r+0xdc>
 800c502:	f8c8 7000 	str.w	r7, [r8]
 800c506:	e00f      	b.n	800c528 <_malloc_r+0xa8>
 800c508:	6822      	ldr	r2, [r4, #0]
 800c50a:	1b52      	subs	r2, r2, r5
 800c50c:	d420      	bmi.n	800c550 <_malloc_r+0xd0>
 800c50e:	2a0b      	cmp	r2, #11
 800c510:	d917      	bls.n	800c542 <_malloc_r+0xc2>
 800c512:	1961      	adds	r1, r4, r5
 800c514:	42a3      	cmp	r3, r4
 800c516:	6025      	str	r5, [r4, #0]
 800c518:	bf18      	it	ne
 800c51a:	6059      	strne	r1, [r3, #4]
 800c51c:	6863      	ldr	r3, [r4, #4]
 800c51e:	bf08      	it	eq
 800c520:	f8c8 1000 	streq.w	r1, [r8]
 800c524:	5162      	str	r2, [r4, r5]
 800c526:	604b      	str	r3, [r1, #4]
 800c528:	4630      	mov	r0, r6
 800c52a:	f000 f82f 	bl	800c58c <__malloc_unlock>
 800c52e:	f104 000b 	add.w	r0, r4, #11
 800c532:	1d23      	adds	r3, r4, #4
 800c534:	f020 0007 	bic.w	r0, r0, #7
 800c538:	1ac2      	subs	r2, r0, r3
 800c53a:	bf1c      	itt	ne
 800c53c:	1a1b      	subne	r3, r3, r0
 800c53e:	50a3      	strne	r3, [r4, r2]
 800c540:	e7af      	b.n	800c4a2 <_malloc_r+0x22>
 800c542:	6862      	ldr	r2, [r4, #4]
 800c544:	42a3      	cmp	r3, r4
 800c546:	bf0c      	ite	eq
 800c548:	f8c8 2000 	streq.w	r2, [r8]
 800c54c:	605a      	strne	r2, [r3, #4]
 800c54e:	e7eb      	b.n	800c528 <_malloc_r+0xa8>
 800c550:	4623      	mov	r3, r4
 800c552:	6864      	ldr	r4, [r4, #4]
 800c554:	e7ae      	b.n	800c4b4 <_malloc_r+0x34>
 800c556:	463c      	mov	r4, r7
 800c558:	687f      	ldr	r7, [r7, #4]
 800c55a:	e7b6      	b.n	800c4ca <_malloc_r+0x4a>
 800c55c:	461a      	mov	r2, r3
 800c55e:	685b      	ldr	r3, [r3, #4]
 800c560:	42a3      	cmp	r3, r4
 800c562:	d1fb      	bne.n	800c55c <_malloc_r+0xdc>
 800c564:	2300      	movs	r3, #0
 800c566:	6053      	str	r3, [r2, #4]
 800c568:	e7de      	b.n	800c528 <_malloc_r+0xa8>
 800c56a:	230c      	movs	r3, #12
 800c56c:	6033      	str	r3, [r6, #0]
 800c56e:	4630      	mov	r0, r6
 800c570:	f000 f80c 	bl	800c58c <__malloc_unlock>
 800c574:	e794      	b.n	800c4a0 <_malloc_r+0x20>
 800c576:	6005      	str	r5, [r0, #0]
 800c578:	e7d6      	b.n	800c528 <_malloc_r+0xa8>
 800c57a:	bf00      	nop
 800c57c:	200053c4 	.word	0x200053c4

0800c580 <__malloc_lock>:
 800c580:	4801      	ldr	r0, [pc, #4]	@ (800c588 <__malloc_lock+0x8>)
 800c582:	f7f4 bd2a 	b.w	8000fda <__retarget_lock_acquire_recursive>
 800c586:	bf00      	nop
 800c588:	200001e4 	.word	0x200001e4

0800c58c <__malloc_unlock>:
 800c58c:	4801      	ldr	r0, [pc, #4]	@ (800c594 <__malloc_unlock+0x8>)
 800c58e:	f7f4 bd39 	b.w	8001004 <__retarget_lock_release_recursive>
 800c592:	bf00      	nop
 800c594:	200001e4 	.word	0x200001e4

0800c598 <memset>:
 800c598:	4402      	add	r2, r0
 800c59a:	4603      	mov	r3, r0
 800c59c:	4293      	cmp	r3, r2
 800c59e:	d100      	bne.n	800c5a2 <memset+0xa>
 800c5a0:	4770      	bx	lr
 800c5a2:	f803 1b01 	strb.w	r1, [r3], #1
 800c5a6:	e7f9      	b.n	800c59c <memset+0x4>

0800c5a8 <_reclaim_reent>:
 800c5a8:	4b2d      	ldr	r3, [pc, #180]	@ (800c660 <_reclaim_reent+0xb8>)
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	4283      	cmp	r3, r0
 800c5ae:	b570      	push	{r4, r5, r6, lr}
 800c5b0:	4604      	mov	r4, r0
 800c5b2:	d053      	beq.n	800c65c <_reclaim_reent+0xb4>
 800c5b4:	69c3      	ldr	r3, [r0, #28]
 800c5b6:	b31b      	cbz	r3, 800c600 <_reclaim_reent+0x58>
 800c5b8:	68db      	ldr	r3, [r3, #12]
 800c5ba:	b163      	cbz	r3, 800c5d6 <_reclaim_reent+0x2e>
 800c5bc:	2500      	movs	r5, #0
 800c5be:	69e3      	ldr	r3, [r4, #28]
 800c5c0:	68db      	ldr	r3, [r3, #12]
 800c5c2:	5959      	ldr	r1, [r3, r5]
 800c5c4:	b9b1      	cbnz	r1, 800c5f4 <_reclaim_reent+0x4c>
 800c5c6:	3504      	adds	r5, #4
 800c5c8:	2d80      	cmp	r5, #128	@ 0x80
 800c5ca:	d1f8      	bne.n	800c5be <_reclaim_reent+0x16>
 800c5cc:	69e3      	ldr	r3, [r4, #28]
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	68d9      	ldr	r1, [r3, #12]
 800c5d2:	f000 f88f 	bl	800c6f4 <_free_r>
 800c5d6:	69e3      	ldr	r3, [r4, #28]
 800c5d8:	6819      	ldr	r1, [r3, #0]
 800c5da:	b111      	cbz	r1, 800c5e2 <_reclaim_reent+0x3a>
 800c5dc:	4620      	mov	r0, r4
 800c5de:	f000 f889 	bl	800c6f4 <_free_r>
 800c5e2:	69e3      	ldr	r3, [r4, #28]
 800c5e4:	689d      	ldr	r5, [r3, #8]
 800c5e6:	b15d      	cbz	r5, 800c600 <_reclaim_reent+0x58>
 800c5e8:	4629      	mov	r1, r5
 800c5ea:	4620      	mov	r0, r4
 800c5ec:	682d      	ldr	r5, [r5, #0]
 800c5ee:	f000 f881 	bl	800c6f4 <_free_r>
 800c5f2:	e7f8      	b.n	800c5e6 <_reclaim_reent+0x3e>
 800c5f4:	680e      	ldr	r6, [r1, #0]
 800c5f6:	4620      	mov	r0, r4
 800c5f8:	f000 f87c 	bl	800c6f4 <_free_r>
 800c5fc:	4631      	mov	r1, r6
 800c5fe:	e7e1      	b.n	800c5c4 <_reclaim_reent+0x1c>
 800c600:	6961      	ldr	r1, [r4, #20]
 800c602:	b111      	cbz	r1, 800c60a <_reclaim_reent+0x62>
 800c604:	4620      	mov	r0, r4
 800c606:	f000 f875 	bl	800c6f4 <_free_r>
 800c60a:	69e1      	ldr	r1, [r4, #28]
 800c60c:	b111      	cbz	r1, 800c614 <_reclaim_reent+0x6c>
 800c60e:	4620      	mov	r0, r4
 800c610:	f000 f870 	bl	800c6f4 <_free_r>
 800c614:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c616:	b111      	cbz	r1, 800c61e <_reclaim_reent+0x76>
 800c618:	4620      	mov	r0, r4
 800c61a:	f000 f86b 	bl	800c6f4 <_free_r>
 800c61e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c620:	b111      	cbz	r1, 800c628 <_reclaim_reent+0x80>
 800c622:	4620      	mov	r0, r4
 800c624:	f000 f866 	bl	800c6f4 <_free_r>
 800c628:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c62a:	b111      	cbz	r1, 800c632 <_reclaim_reent+0x8a>
 800c62c:	4620      	mov	r0, r4
 800c62e:	f000 f861 	bl	800c6f4 <_free_r>
 800c632:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c634:	b111      	cbz	r1, 800c63c <_reclaim_reent+0x94>
 800c636:	4620      	mov	r0, r4
 800c638:	f000 f85c 	bl	800c6f4 <_free_r>
 800c63c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c63e:	b111      	cbz	r1, 800c646 <_reclaim_reent+0x9e>
 800c640:	4620      	mov	r0, r4
 800c642:	f000 f857 	bl	800c6f4 <_free_r>
 800c646:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c648:	b111      	cbz	r1, 800c650 <_reclaim_reent+0xa8>
 800c64a:	4620      	mov	r0, r4
 800c64c:	f000 f852 	bl	800c6f4 <_free_r>
 800c650:	6a23      	ldr	r3, [r4, #32]
 800c652:	b11b      	cbz	r3, 800c65c <_reclaim_reent+0xb4>
 800c654:	4620      	mov	r0, r4
 800c656:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c65a:	4718      	bx	r3
 800c65c:	bd70      	pop	{r4, r5, r6, pc}
 800c65e:	bf00      	nop
 800c660:	20000030 	.word	0x20000030

0800c664 <_sbrk_r>:
 800c664:	b538      	push	{r3, r4, r5, lr}
 800c666:	4d06      	ldr	r5, [pc, #24]	@ (800c680 <_sbrk_r+0x1c>)
 800c668:	2300      	movs	r3, #0
 800c66a:	4604      	mov	r4, r0
 800c66c:	4608      	mov	r0, r1
 800c66e:	602b      	str	r3, [r5, #0]
 800c670:	f7f4 fc04 	bl	8000e7c <_sbrk>
 800c674:	1c43      	adds	r3, r0, #1
 800c676:	d102      	bne.n	800c67e <_sbrk_r+0x1a>
 800c678:	682b      	ldr	r3, [r5, #0]
 800c67a:	b103      	cbz	r3, 800c67e <_sbrk_r+0x1a>
 800c67c:	6023      	str	r3, [r4, #0]
 800c67e:	bd38      	pop	{r3, r4, r5, pc}
 800c680:	20005500 	.word	0x20005500

0800c684 <__errno>:
 800c684:	4b01      	ldr	r3, [pc, #4]	@ (800c68c <__errno+0x8>)
 800c686:	6818      	ldr	r0, [r3, #0]
 800c688:	4770      	bx	lr
 800c68a:	bf00      	nop
 800c68c:	20000030 	.word	0x20000030

0800c690 <__libc_init_array>:
 800c690:	b570      	push	{r4, r5, r6, lr}
 800c692:	4d0d      	ldr	r5, [pc, #52]	@ (800c6c8 <__libc_init_array+0x38>)
 800c694:	4c0d      	ldr	r4, [pc, #52]	@ (800c6cc <__libc_init_array+0x3c>)
 800c696:	1b64      	subs	r4, r4, r5
 800c698:	10a4      	asrs	r4, r4, #2
 800c69a:	2600      	movs	r6, #0
 800c69c:	42a6      	cmp	r6, r4
 800c69e:	d109      	bne.n	800c6b4 <__libc_init_array+0x24>
 800c6a0:	4d0b      	ldr	r5, [pc, #44]	@ (800c6d0 <__libc_init_array+0x40>)
 800c6a2:	4c0c      	ldr	r4, [pc, #48]	@ (800c6d4 <__libc_init_array+0x44>)
 800c6a4:	f000 f870 	bl	800c788 <_init>
 800c6a8:	1b64      	subs	r4, r4, r5
 800c6aa:	10a4      	asrs	r4, r4, #2
 800c6ac:	2600      	movs	r6, #0
 800c6ae:	42a6      	cmp	r6, r4
 800c6b0:	d105      	bne.n	800c6be <__libc_init_array+0x2e>
 800c6b2:	bd70      	pop	{r4, r5, r6, pc}
 800c6b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6b8:	4798      	blx	r3
 800c6ba:	3601      	adds	r6, #1
 800c6bc:	e7ee      	b.n	800c69c <__libc_init_array+0xc>
 800c6be:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6c2:	4798      	blx	r3
 800c6c4:	3601      	adds	r6, #1
 800c6c6:	e7f2      	b.n	800c6ae <__libc_init_array+0x1e>
 800c6c8:	0800c848 	.word	0x0800c848
 800c6cc:	0800c848 	.word	0x0800c848
 800c6d0:	0800c848 	.word	0x0800c848
 800c6d4:	0800c84c 	.word	0x0800c84c

0800c6d8 <memcpy>:
 800c6d8:	440a      	add	r2, r1
 800c6da:	4291      	cmp	r1, r2
 800c6dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800c6e0:	d100      	bne.n	800c6e4 <memcpy+0xc>
 800c6e2:	4770      	bx	lr
 800c6e4:	b510      	push	{r4, lr}
 800c6e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c6ee:	4291      	cmp	r1, r2
 800c6f0:	d1f9      	bne.n	800c6e6 <memcpy+0xe>
 800c6f2:	bd10      	pop	{r4, pc}

0800c6f4 <_free_r>:
 800c6f4:	b538      	push	{r3, r4, r5, lr}
 800c6f6:	4605      	mov	r5, r0
 800c6f8:	2900      	cmp	r1, #0
 800c6fa:	d041      	beq.n	800c780 <_free_r+0x8c>
 800c6fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c700:	1f0c      	subs	r4, r1, #4
 800c702:	2b00      	cmp	r3, #0
 800c704:	bfb8      	it	lt
 800c706:	18e4      	addlt	r4, r4, r3
 800c708:	f7ff ff3a 	bl	800c580 <__malloc_lock>
 800c70c:	4a1d      	ldr	r2, [pc, #116]	@ (800c784 <_free_r+0x90>)
 800c70e:	6813      	ldr	r3, [r2, #0]
 800c710:	b933      	cbnz	r3, 800c720 <_free_r+0x2c>
 800c712:	6063      	str	r3, [r4, #4]
 800c714:	6014      	str	r4, [r2, #0]
 800c716:	4628      	mov	r0, r5
 800c718:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c71c:	f7ff bf36 	b.w	800c58c <__malloc_unlock>
 800c720:	42a3      	cmp	r3, r4
 800c722:	d908      	bls.n	800c736 <_free_r+0x42>
 800c724:	6820      	ldr	r0, [r4, #0]
 800c726:	1821      	adds	r1, r4, r0
 800c728:	428b      	cmp	r3, r1
 800c72a:	bf01      	itttt	eq
 800c72c:	6819      	ldreq	r1, [r3, #0]
 800c72e:	685b      	ldreq	r3, [r3, #4]
 800c730:	1809      	addeq	r1, r1, r0
 800c732:	6021      	streq	r1, [r4, #0]
 800c734:	e7ed      	b.n	800c712 <_free_r+0x1e>
 800c736:	461a      	mov	r2, r3
 800c738:	685b      	ldr	r3, [r3, #4]
 800c73a:	b10b      	cbz	r3, 800c740 <_free_r+0x4c>
 800c73c:	42a3      	cmp	r3, r4
 800c73e:	d9fa      	bls.n	800c736 <_free_r+0x42>
 800c740:	6811      	ldr	r1, [r2, #0]
 800c742:	1850      	adds	r0, r2, r1
 800c744:	42a0      	cmp	r0, r4
 800c746:	d10b      	bne.n	800c760 <_free_r+0x6c>
 800c748:	6820      	ldr	r0, [r4, #0]
 800c74a:	4401      	add	r1, r0
 800c74c:	1850      	adds	r0, r2, r1
 800c74e:	4283      	cmp	r3, r0
 800c750:	6011      	str	r1, [r2, #0]
 800c752:	d1e0      	bne.n	800c716 <_free_r+0x22>
 800c754:	6818      	ldr	r0, [r3, #0]
 800c756:	685b      	ldr	r3, [r3, #4]
 800c758:	6053      	str	r3, [r2, #4]
 800c75a:	4408      	add	r0, r1
 800c75c:	6010      	str	r0, [r2, #0]
 800c75e:	e7da      	b.n	800c716 <_free_r+0x22>
 800c760:	d902      	bls.n	800c768 <_free_r+0x74>
 800c762:	230c      	movs	r3, #12
 800c764:	602b      	str	r3, [r5, #0]
 800c766:	e7d6      	b.n	800c716 <_free_r+0x22>
 800c768:	6820      	ldr	r0, [r4, #0]
 800c76a:	1821      	adds	r1, r4, r0
 800c76c:	428b      	cmp	r3, r1
 800c76e:	bf04      	itt	eq
 800c770:	6819      	ldreq	r1, [r3, #0]
 800c772:	685b      	ldreq	r3, [r3, #4]
 800c774:	6063      	str	r3, [r4, #4]
 800c776:	bf04      	itt	eq
 800c778:	1809      	addeq	r1, r1, r0
 800c77a:	6021      	streq	r1, [r4, #0]
 800c77c:	6054      	str	r4, [r2, #4]
 800c77e:	e7ca      	b.n	800c716 <_free_r+0x22>
 800c780:	bd38      	pop	{r3, r4, r5, pc}
 800c782:	bf00      	nop
 800c784:	200053c4 	.word	0x200053c4

0800c788 <_init>:
 800c788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c78a:	bf00      	nop
 800c78c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c78e:	bc08      	pop	{r3}
 800c790:	469e      	mov	lr, r3
 800c792:	4770      	bx	lr

0800c794 <_fini>:
 800c794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c796:	bf00      	nop
 800c798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c79a:	bc08      	pop	{r3}
 800c79c:	469e      	mov	lr, r3
 800c79e:	4770      	bx	lr
