{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620887603031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620887603047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 15:33:22 2021 " "Processing started: Thu May 13 15:33:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620887603047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887603047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_test -c simple_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_test -c simple_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887603047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620887604476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620887604476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 1 1 " "Found 1 design units, including 1 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Found entity 1: simple" {  } { { "simple.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.v 1 1 " "Found 1 design units, including 1 entities, in source file write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_back " "Found entity 1: write_back" {  } { { "write_back.v" "" { Text "C:/Users/momon/le3hw/simple_test/write_back.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_access.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_access " "Found entity 1: reg_access" {  } { { "reg_access.v" "" { Text "C:/Users/momon/le3hw/simple_test/reg_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/momon/le3hw/simple_test/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/momon/le3hw/simple_test/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/momon/le3hw/simple_test/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/momon/le3hw/simple_test/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_for_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file display_for_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_for_16bit " "Found entity 1: display_for_16bit" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_display.v 1 1 " "Found 1 design units, including 1 entities, in source file character_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 character_display " "Found entity 1: character_display" {  } { { "character_display.v" "" { Text "C:/Users/momon/le3hw/simple_test/character_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630606 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(143) " "Verilog HDL information at alu.v(143): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/momon/le3hw/simple_test/alu.v" 143 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620887630625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/momon/le3hw/simple_test/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630630 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "simple_test.v(65) " "Verilog HDL Module Instantiation warning at simple_test.v(65): ignored dangling comma in List of Port Connections" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1620887630646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_test.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_test " "Found entity 1: simple_test" {  } { { "simple_test.v" "" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_memory " "Found entity 1: main_memory" {  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_test/main_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/momon/le3hw/simple_test/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mem_access.v(18) " "Verilog HDL Module Instantiation warning at mem_access.v(18): ignored dangling comma in List of Port Connections" {  } { { "mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_test/mem_access.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1620887630715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_access.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_access " "Found entity 1: mem_access" {  } { { "mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_test/mem_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887630716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887630716 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inp execute.v(25) " "Verilog HDL Implicit Net warning at execute.v(25): created implicit net for \"inp\"" {  } { { "execute.v" "" { Text "C:/Users/momon/le3hw/simple_test/execute.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887630716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_test " "Elaborating entity \"simple_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620887631011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple simple:simple " "Elaborating entity \"simple\" for hierarchy \"simple:simple\"" {  } { { "simple_test.v" "simple" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887631074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 simple:simple\|mux2:mem_address_mux " "Elaborating entity \"mux2\" for hierarchy \"simple:simple\|mux2:mem_address_mux\"" {  } { { "simple.v" "mem_address_mux" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887631132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_memory simple:simple\|main_memory:main_memory " "Elaborating entity \"main_memory\" for hierarchy \"simple:simple\|main_memory:main_memory\"" {  } { { "simple.v" "main_memory" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887631174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "main_memory.v" "altsyncram_component" { Text "C:/Users/momon/le3hw/simple_test/main_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887631497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_test/main_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887631542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../simple-team25/simple_sample-master/BubbleSort/BubbleSort.mif " "Parameter \"init_file\" = \"../simple-team25/simple_sample-master/BubbleSort/BubbleSort.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887631543 ""}  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_test/main_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620887631543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_obp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_obp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_obp1 " "Found entity 1: altsyncram_obp1" {  } { { "db/altsyncram_obp1.tdf" "" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_obp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887631713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887631713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_obp1 simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated " "Elaborating entity \"altsyncram_obp1\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887631718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mlf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mlf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mlf2 " "Found entity 1: altsyncram_mlf2" {  } { { "db/altsyncram_mlf2.tdf" "" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_mlf2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620887631941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887631941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mlf2 simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|altsyncram_mlf2:altsyncram1 " "Elaborating entity \"altsyncram_mlf2\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|altsyncram_mlf2:altsyncram1\"" {  } { { "db/altsyncram_obp1.tdf" "altsyncram1" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_obp1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887631952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_obp1.tdf" "mgl_prim2" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_obp1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887634450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_obp1.tdf" "" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_obp1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887634486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887634486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887634486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887634486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887634486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887634486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887634486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887634486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620887634486 ""}  } { { "db/altsyncram_obp1.tdf" "" { Text "C:/Users/momon/le3hw/simple_test/db/altsyncram_obp1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620887634486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887634757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"simple:simple\|main_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_obp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit simple:simple\|control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"simple:simple\|control_unit:control_unit\"" {  } { { "simple.v" "control_unit" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(64) " "Verilog HDL assignment warning at control_unit.v(64): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620887635533 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(70) " "Verilog HDL assignment warning at control_unit.v(70): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620887635534 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(76) " "Verilog HDL assignment warning at control_unit.v(76): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620887635534 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(82) " "Verilog HDL assignment warning at control_unit.v(82): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620887635534 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(88) " "Verilog HDL assignment warning at control_unit.v(88): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620887635534 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(264) " "Verilog HDL Case Statement warning at control_unit.v(264): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 264 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1620887635535 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu_src_a control_unit.v(126) " "Verilog HDL Always Construct warning at control_unit.v(126): inferring latch(es) for variable \"op_alu_src_a\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635535 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu_src_b control_unit.v(126) " "Verilog HDL Always Construct warning at control_unit.v(126): inferring latch(es) for variable \"op_alu_src_b\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635535 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu control_unit.v(126) " "Verilog HDL Always Construct warning at control_unit.v(126): inferring latch(es) for variable \"op_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635539 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_data_for_output_update control_unit.v(126) " "Verilog HDL Always Construct warning at control_unit.v(126): inferring latch(es) for variable \"op_data_for_output_update\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635539 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_branch control_unit.v(126) " "Verilog HDL Always Construct warning at control_unit.v(126): inferring latch(es) for variable \"op_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635539 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_reg_write control_unit.v(126) " "Verilog HDL Always Construct warning at control_unit.v(126): inferring latch(es) for variable \"op_reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635540 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_reg_write_address control_unit.v(126) " "Verilog HDL Always Construct warning at control_unit.v(126): inferring latch(es) for variable \"op_reg_write_address\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635540 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_mdr control_unit.v(126) " "Verilog HDL Always Construct warning at control_unit.v(126): inferring latch(es) for variable \"op_mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635540 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_res control_unit.v(126) " "Verilog HDL Always Construct warning at control_unit.v(126): inferring latch(es) for variable \"op_res\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635540 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_res control_unit.v(215) " "Inferred latch for \"op_res\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635541 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_mdr control_unit.v(215) " "Inferred latch for \"op_mdr\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635541 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_reg_write_address control_unit.v(215) " "Inferred latch for \"op_reg_write_address\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635541 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_reg_write control_unit.v(215) " "Inferred latch for \"op_reg_write\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635545 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_branch control_unit.v(215) " "Inferred latch for \"op_branch\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635545 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_for_output_update control_unit.v(215) " "Inferred latch for \"op_data_for_output_update\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635545 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] control_unit.v(215) " "Inferred latch for \"op_alu\[0\]\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635545 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] control_unit.v(215) " "Inferred latch for \"op_alu\[1\]\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635546 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] control_unit.v(215) " "Inferred latch for \"op_alu\[2\]\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635546 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[3\] control_unit.v(215) " "Inferred latch for \"op_alu\[3\]\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635546 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_b\[0\] control_unit.v(215) " "Inferred latch for \"op_alu_src_b\[0\]\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635546 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_b\[1\] control_unit.v(215) " "Inferred latch for \"op_alu_src_b\[1\]\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635547 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_a\[0\] control_unit.v(215) " "Inferred latch for \"op_alu_src_a\[0\]\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635547 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_a\[1\] control_unit.v(215) " "Inferred latch for \"op_alu_src_a\[1\]\" at control_unit.v(215)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_test/control_unit.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635547 "|simple_test|simple:simple|control_unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch simple:simple\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"simple:simple\|fetch:fetch\"" {  } { { "simple.v" "fetch" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_access simple:simple\|reg_access:reg_access " "Elaborating entity \"reg_access\" for hierarchy \"simple:simple\|reg_access:reg_access\"" {  } { { "simple.v" "reg_access" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 simple:simple\|reg_access:reg_access\|mux2:address_for_write_mux " "Elaborating entity \"mux2\" for hierarchy \"simple:simple\|reg_access:reg_access\|mux2:address_for_write_mux\"" {  } { { "reg_access.v" "address_for_write_mux" { Text "C:/Users/momon/le3hw/simple_test/reg_access.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute simple:simple\|execute:execute " "Elaborating entity \"execute\" for hierarchy \"simple:simple\|execute:execute\"" {  } { { "simple.v" "execute" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 simple:simple\|execute:execute\|mux4:alu_src_mux_a " "Elaborating entity \"mux4\" for hierarchy \"simple:simple\|execute:execute\|mux4:alu_src_mux_a\"" {  } { { "execute.v" "alu_src_mux_a" { Text "C:/Users/momon/le3hw/simple_test/execute.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu simple:simple\|execute:execute\|alu:a " "Elaborating entity \"alu\" for hierarchy \"simple:simple\|execute:execute\|alu:a\"" {  } { { "execute.v" "a" { Text "C:/Users/momon/le3hw/simple_test/execute.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_access simple:simple\|mem_access:mem_access " "Elaborating entity \"mem_access\" for hierarchy \"simple:simple\|mem_access:mem_access\"" {  } { { "simple.v" "mem_access" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back simple:simple\|write_back:write_back " "Elaborating entity \"write_back\" for hierarchy \"simple:simple\|write_back:write_back\"" {  } { { "simple.v" "write_back" { Text "C:/Users/momon/le3hw/simple_test/simple.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_for_16bit display_for_16bit:display_for_16bit " "Elaborating entity \"display_for_16bit\" for hierarchy \"display_for_16bit:display_for_16bit\"" {  } { { "simple_test.v" "display_for_16bit" { Text "C:/Users/momon/le3hw/simple_test/simple_test.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635894 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a0 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"a0\", which holds its previous value in one or more paths through the always construct" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635897 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a1 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"a1\", which holds its previous value in one or more paths through the always construct" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635897 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a2 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"a2\", which holds its previous value in one or more paths through the always construct" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635897 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a3 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"a3\", which holds its previous value in one or more paths through the always construct" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635900 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b0 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"b0\", which holds its previous value in one or more paths through the always construct" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635900 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b1 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"b1\", which holds its previous value in one or more paths through the always construct" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635900 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b2 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"b2\", which holds its previous value in one or more paths through the always construct" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635900 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b3 display_for_16bit.v(44) " "Verilog HDL Always Construct warning at display_for_16bit.v(44): inferring latch(es) for variable \"b3\", which holds its previous value in one or more paths through the always construct" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620887635900 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3\[0\] display_for_16bit.v(44) " "Inferred latch for \"b3\[0\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635902 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3\[1\] display_for_16bit.v(44) " "Inferred latch for \"b3\[1\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635902 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3\[2\] display_for_16bit.v(44) " "Inferred latch for \"b3\[2\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635902 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3\[3\] display_for_16bit.v(44) " "Inferred latch for \"b3\[3\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635902 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2\[0\] display_for_16bit.v(44) " "Inferred latch for \"b2\[0\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635902 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2\[1\] display_for_16bit.v(44) " "Inferred latch for \"b2\[1\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635902 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2\[2\] display_for_16bit.v(44) " "Inferred latch for \"b2\[2\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635902 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2\[3\] display_for_16bit.v(44) " "Inferred latch for \"b2\[3\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635903 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[0\] display_for_16bit.v(44) " "Inferred latch for \"b1\[0\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635903 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[1\] display_for_16bit.v(44) " "Inferred latch for \"b1\[1\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635903 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[2\] display_for_16bit.v(44) " "Inferred latch for \"b1\[2\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635903 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[3\] display_for_16bit.v(44) " "Inferred latch for \"b1\[3\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635903 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[0\] display_for_16bit.v(44) " "Inferred latch for \"b0\[0\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635903 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[1\] display_for_16bit.v(44) " "Inferred latch for \"b0\[1\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635903 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[2\] display_for_16bit.v(44) " "Inferred latch for \"b0\[2\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635903 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0\[3\] display_for_16bit.v(44) " "Inferred latch for \"b0\[3\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635904 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] display_for_16bit.v(44) " "Inferred latch for \"a3\[0\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635904 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] display_for_16bit.v(44) " "Inferred latch for \"a3\[1\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635904 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] display_for_16bit.v(44) " "Inferred latch for \"a3\[2\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635904 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[3\] display_for_16bit.v(44) " "Inferred latch for \"a3\[3\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635904 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[0\] display_for_16bit.v(44) " "Inferred latch for \"a2\[0\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635904 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[1\] display_for_16bit.v(44) " "Inferred latch for \"a2\[1\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635904 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[2\] display_for_16bit.v(44) " "Inferred latch for \"a2\[2\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635904 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[3\] display_for_16bit.v(44) " "Inferred latch for \"a2\[3\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635905 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] display_for_16bit.v(44) " "Inferred latch for \"a1\[0\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635905 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] display_for_16bit.v(44) " "Inferred latch for \"a1\[1\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635905 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] display_for_16bit.v(44) " "Inferred latch for \"a1\[2\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635905 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[3\] display_for_16bit.v(44) " "Inferred latch for \"a1\[3\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635905 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[0\] display_for_16bit.v(44) " "Inferred latch for \"a0\[0\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635905 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[1\] display_for_16bit.v(44) " "Inferred latch for \"a0\[1\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635905 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[2\] display_for_16bit.v(44) " "Inferred latch for \"a0\[2\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635905 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0\[3\] display_for_16bit.v(44) " "Inferred latch for \"a0\[3\]\" at display_for_16bit.v(44)" {  } { { "display_for_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620887635905 "|simple_test|display_for_16bit:display_for_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_display display_for_16bit:display_for_16bit\|character_display:l_display0 " "Elaborating entity \"character_display\" for hierarchy \"display_for_16bit:display_for_16bit\|character_display:l_display0\"" {  } { { "display_for_16bit.v" "l_display0" { Text "C:/Users/momon/le3hw/simple_test/display_for_16bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620887635937 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620887636443 ""}
