#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x127ee30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x127efc0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x12702d0 .functor NOT 1, L_0x12dc720, C4<0>, C4<0>, C4<0>;
L_0x12dc500 .functor XOR 2, L_0x12dc3c0, L_0x12dc460, C4<00>, C4<00>;
L_0x12dc610 .functor XOR 2, L_0x12dc500, L_0x12dc570, C4<00>, C4<00>;
v0x12d3ce0_0 .net *"_ivl_10", 1 0, L_0x12dc570;  1 drivers
v0x12d3de0_0 .net *"_ivl_12", 1 0, L_0x12dc610;  1 drivers
v0x12d3ec0_0 .net *"_ivl_2", 1 0, L_0x12d7000;  1 drivers
v0x12d3f80_0 .net *"_ivl_4", 1 0, L_0x12dc3c0;  1 drivers
v0x12d4060_0 .net *"_ivl_6", 1 0, L_0x12dc460;  1 drivers
v0x12d4190_0 .net *"_ivl_8", 1 0, L_0x12dc500;  1 drivers
v0x12d4270_0 .net "a", 0 0, v0x12ce7e0_0;  1 drivers
v0x12d4310_0 .net "b", 0 0, v0x12ce880_0;  1 drivers
v0x12d43b0_0 .net "c", 0 0, v0x12ce920_0;  1 drivers
v0x12d4450_0 .var "clk", 0 0;
v0x12d44f0_0 .net "d", 0 0, v0x12cea60_0;  1 drivers
v0x12d4590_0 .net "out_pos_dut", 0 0, L_0x12dc020;  1 drivers
v0x12d4630_0 .net "out_pos_ref", 0 0, L_0x12d5b60;  1 drivers
v0x12d46d0_0 .net "out_sop_dut", 0 0, L_0x12d8ee0;  1 drivers
v0x12d4770_0 .net "out_sop_ref", 0 0, L_0x12a8f90;  1 drivers
v0x12d4810_0 .var/2u "stats1", 223 0;
v0x12d48b0_0 .var/2u "strobe", 0 0;
v0x12d4950_0 .net "tb_match", 0 0, L_0x12dc720;  1 drivers
v0x12d4a20_0 .net "tb_mismatch", 0 0, L_0x12702d0;  1 drivers
v0x12d4ac0_0 .net "wavedrom_enable", 0 0, v0x12ced30_0;  1 drivers
v0x12d4b90_0 .net "wavedrom_title", 511 0, v0x12cedd0_0;  1 drivers
L_0x12d7000 .concat [ 1 1 0 0], L_0x12d5b60, L_0x12a8f90;
L_0x12dc3c0 .concat [ 1 1 0 0], L_0x12d5b60, L_0x12a8f90;
L_0x12dc460 .concat [ 1 1 0 0], L_0x12dc020, L_0x12d8ee0;
L_0x12dc570 .concat [ 1 1 0 0], L_0x12d5b60, L_0x12a8f90;
L_0x12dc720 .cmp/eeq 2, L_0x12d7000, L_0x12dc610;
S_0x127f150 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x127efc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12706b0 .functor AND 1, v0x12ce920_0, v0x12cea60_0, C4<1>, C4<1>;
L_0x1270a90 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x1270e70 .functor NOT 1, v0x12ce880_0, C4<0>, C4<0>, C4<0>;
L_0x12710f0 .functor AND 1, L_0x1270a90, L_0x1270e70, C4<1>, C4<1>;
L_0x12899c0 .functor AND 1, L_0x12710f0, v0x12ce920_0, C4<1>, C4<1>;
L_0x12a8f90 .functor OR 1, L_0x12706b0, L_0x12899c0, C4<0>, C4<0>;
L_0x12d4fe0 .functor NOT 1, v0x12ce880_0, C4<0>, C4<0>, C4<0>;
L_0x12d5050 .functor OR 1, L_0x12d4fe0, v0x12cea60_0, C4<0>, C4<0>;
L_0x12d5160 .functor AND 1, v0x12ce920_0, L_0x12d5050, C4<1>, C4<1>;
L_0x12d5220 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12d52f0 .functor OR 1, L_0x12d5220, v0x12ce880_0, C4<0>, C4<0>;
L_0x12d5360 .functor AND 1, L_0x12d5160, L_0x12d52f0, C4<1>, C4<1>;
L_0x12d54e0 .functor NOT 1, v0x12ce880_0, C4<0>, C4<0>, C4<0>;
L_0x12d5550 .functor OR 1, L_0x12d54e0, v0x12cea60_0, C4<0>, C4<0>;
L_0x12d5470 .functor AND 1, v0x12ce920_0, L_0x12d5550, C4<1>, C4<1>;
L_0x12d56e0 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12d57e0 .functor OR 1, L_0x12d56e0, v0x12cea60_0, C4<0>, C4<0>;
L_0x12d58a0 .functor AND 1, L_0x12d5470, L_0x12d57e0, C4<1>, C4<1>;
L_0x12d5a50 .functor XNOR 1, L_0x12d5360, L_0x12d58a0, C4<0>, C4<0>;
v0x126fc00_0 .net *"_ivl_0", 0 0, L_0x12706b0;  1 drivers
v0x1270000_0 .net *"_ivl_12", 0 0, L_0x12d4fe0;  1 drivers
v0x12703e0_0 .net *"_ivl_14", 0 0, L_0x12d5050;  1 drivers
v0x12707c0_0 .net *"_ivl_16", 0 0, L_0x12d5160;  1 drivers
v0x1270ba0_0 .net *"_ivl_18", 0 0, L_0x12d5220;  1 drivers
v0x1270f80_0 .net *"_ivl_2", 0 0, L_0x1270a90;  1 drivers
v0x1271200_0 .net *"_ivl_20", 0 0, L_0x12d52f0;  1 drivers
v0x12ccd50_0 .net *"_ivl_24", 0 0, L_0x12d54e0;  1 drivers
v0x12cce30_0 .net *"_ivl_26", 0 0, L_0x12d5550;  1 drivers
v0x12ccf10_0 .net *"_ivl_28", 0 0, L_0x12d5470;  1 drivers
v0x12ccff0_0 .net *"_ivl_30", 0 0, L_0x12d56e0;  1 drivers
v0x12cd0d0_0 .net *"_ivl_32", 0 0, L_0x12d57e0;  1 drivers
v0x12cd1b0_0 .net *"_ivl_36", 0 0, L_0x12d5a50;  1 drivers
L_0x7fcb56ecd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12cd270_0 .net *"_ivl_38", 0 0, L_0x7fcb56ecd018;  1 drivers
v0x12cd350_0 .net *"_ivl_4", 0 0, L_0x1270e70;  1 drivers
v0x12cd430_0 .net *"_ivl_6", 0 0, L_0x12710f0;  1 drivers
v0x12cd510_0 .net *"_ivl_8", 0 0, L_0x12899c0;  1 drivers
v0x12cd5f0_0 .net "a", 0 0, v0x12ce7e0_0;  alias, 1 drivers
v0x12cd6b0_0 .net "b", 0 0, v0x12ce880_0;  alias, 1 drivers
v0x12cd770_0 .net "c", 0 0, v0x12ce920_0;  alias, 1 drivers
v0x12cd830_0 .net "d", 0 0, v0x12cea60_0;  alias, 1 drivers
v0x12cd8f0_0 .net "out_pos", 0 0, L_0x12d5b60;  alias, 1 drivers
v0x12cd9b0_0 .net "out_sop", 0 0, L_0x12a8f90;  alias, 1 drivers
v0x12cda70_0 .net "pos0", 0 0, L_0x12d5360;  1 drivers
v0x12cdb30_0 .net "pos1", 0 0, L_0x12d58a0;  1 drivers
L_0x12d5b60 .functor MUXZ 1, L_0x7fcb56ecd018, L_0x12d5360, L_0x12d5a50, C4<>;
S_0x12cdcb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x127efc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12ce7e0_0 .var "a", 0 0;
v0x12ce880_0 .var "b", 0 0;
v0x12ce920_0 .var "c", 0 0;
v0x12ce9c0_0 .net "clk", 0 0, v0x12d4450_0;  1 drivers
v0x12cea60_0 .var "d", 0 0;
v0x12ceb50_0 .var/2u "fail", 0 0;
v0x12cebf0_0 .var/2u "fail1", 0 0;
v0x12cec90_0 .net "tb_match", 0 0, L_0x12dc720;  alias, 1 drivers
v0x12ced30_0 .var "wavedrom_enable", 0 0;
v0x12cedd0_0 .var "wavedrom_title", 511 0;
E_0x127d7a0/0 .event negedge, v0x12ce9c0_0;
E_0x127d7a0/1 .event posedge, v0x12ce9c0_0;
E_0x127d7a0 .event/or E_0x127d7a0/0, E_0x127d7a0/1;
S_0x12cdfe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12cdcb0;
 .timescale -12 -12;
v0x12ce220_0 .var/2s "i", 31 0;
E_0x127d640 .event posedge, v0x12ce9c0_0;
S_0x12ce320 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12cdcb0;
 .timescale -12 -12;
v0x12ce520_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12ce600 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12cdcb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12cefb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x127efc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12d5d10 .functor NOT 1, v0x12ce880_0, C4<0>, C4<0>, C4<0>;
L_0x12d5eb0 .functor AND 1, v0x12ce7e0_0, L_0x12d5d10, C4<1>, C4<1>;
L_0x12d5f90 .functor NOT 1, v0x12ce920_0, C4<0>, C4<0>, C4<0>;
L_0x12d6110 .functor AND 1, L_0x12d5eb0, L_0x12d5f90, C4<1>, C4<1>;
L_0x12d6250 .functor NOT 1, v0x12cea60_0, C4<0>, C4<0>, C4<0>;
L_0x12d63d0 .functor AND 1, L_0x12d6110, L_0x12d6250, C4<1>, C4<1>;
L_0x12d6520 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12d66a0 .functor AND 1, L_0x12d6520, v0x12ce880_0, C4<1>, C4<1>;
L_0x12d67b0 .functor NOT 1, v0x12ce920_0, C4<0>, C4<0>, C4<0>;
L_0x12d6820 .functor AND 1, L_0x12d66a0, L_0x12d67b0, C4<1>, C4<1>;
L_0x12d6990 .functor NOT 1, v0x12cea60_0, C4<0>, C4<0>, C4<0>;
L_0x12d6a00 .functor AND 1, L_0x12d6820, L_0x12d6990, C4<1>, C4<1>;
L_0x12d6b30 .functor OR 1, L_0x12d63d0, L_0x12d6a00, C4<0>, C4<0>;
L_0x12d6c40 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12d6ac0 .functor NOT 1, v0x12ce880_0, C4<0>, C4<0>, C4<0>;
L_0x12d6d30 .functor AND 1, L_0x12d6c40, L_0x12d6ac0, C4<1>, C4<1>;
L_0x12d6ed0 .functor AND 1, L_0x12d6d30, v0x12ce920_0, C4<1>, C4<1>;
L_0x12d6f90 .functor NOT 1, v0x12cea60_0, C4<0>, C4<0>, C4<0>;
L_0x12d70a0 .functor AND 1, L_0x12d6ed0, L_0x12d6f90, C4<1>, C4<1>;
L_0x12d71b0 .functor OR 1, L_0x12d6b30, L_0x12d70a0, C4<0>, C4<0>;
L_0x12d7370 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12d73e0 .functor NOT 1, v0x12ce880_0, C4<0>, C4<0>, C4<0>;
L_0x12d7510 .functor AND 1, L_0x12d7370, L_0x12d73e0, C4<1>, C4<1>;
L_0x12d7620 .functor NOT 1, v0x12ce920_0, C4<0>, C4<0>, C4<0>;
L_0x12d7760 .functor AND 1, L_0x12d7510, L_0x12d7620, C4<1>, C4<1>;
L_0x12d7870 .functor AND 1, L_0x12d7760, v0x12cea60_0, C4<1>, C4<1>;
L_0x12d7a10 .functor OR 1, L_0x12d71b0, L_0x12d7870, C4<0>, C4<0>;
L_0x12d7b20 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12d7c80 .functor NOT 1, v0x12ce880_0, C4<0>, C4<0>, C4<0>;
L_0x12d7cf0 .functor AND 1, L_0x12d7b20, L_0x12d7c80, C4<1>, C4<1>;
L_0x12d7f00 .functor NOT 1, v0x12ce920_0, C4<0>, C4<0>, C4<0>;
L_0x12d7f70 .functor AND 1, L_0x12d7cf0, L_0x12d7f00, C4<1>, C4<1>;
L_0x12d8190 .functor NOT 1, v0x12cea60_0, C4<0>, C4<0>, C4<0>;
L_0x12d8200 .functor AND 1, L_0x12d7f70, L_0x12d8190, C4<1>, C4<1>;
L_0x12d8430 .functor OR 1, L_0x12d7a10, L_0x12d8200, C4<0>, C4<0>;
L_0x12d8540 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12d86e0 .functor AND 1, L_0x12d8540, v0x12ce880_0, C4<1>, C4<1>;
L_0x12d87a0 .functor AND 1, L_0x12d86e0, v0x12ce920_0, C4<1>, C4<1>;
L_0x12d85b0 .functor AND 1, L_0x12d87a0, v0x12cea60_0, C4<1>, C4<1>;
L_0x12d8670 .functor OR 1, L_0x12d8430, L_0x12d85b0, C4<0>, C4<0>;
L_0x12d8b90 .functor AND 1, v0x12ce7e0_0, v0x12ce880_0, C4<1>, C4<1>;
L_0x12d8c00 .functor AND 1, L_0x12d8b90, v0x12ce920_0, C4<1>, C4<1>;
L_0x12d8e20 .functor AND 1, L_0x12d8c00, v0x12cea60_0, C4<1>, C4<1>;
L_0x12d8ee0 .functor OR 1, L_0x12d8670, L_0x12d8e20, C4<0>, C4<0>;
L_0x12d91b0 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12d9220 .functor NOT 1, v0x12ce880_0, C4<0>, C4<0>, C4<0>;
L_0x12d9410 .functor OR 1, L_0x12d91b0, L_0x12d9220, C4<0>, C4<0>;
L_0x12d9520 .functor OR 1, L_0x12d9410, v0x12ce920_0, C4<0>, C4<0>;
L_0x12d9770 .functor OR 1, L_0x12d9520, v0x12cea60_0, C4<0>, C4<0>;
L_0x12d9830 .functor NOT 1, v0x12ce880_0, C4<0>, C4<0>, C4<0>;
L_0x12d9a40 .functor OR 1, v0x12ce7e0_0, L_0x12d9830, C4<0>, C4<0>;
L_0x12d9b00 .functor NOT 1, v0x12ce920_0, C4<0>, C4<0>, C4<0>;
L_0x12d9f30 .functor OR 1, L_0x12d9a40, L_0x12d9b00, C4<0>, C4<0>;
L_0x12da040 .functor NOT 1, v0x12cea60_0, C4<0>, C4<0>, C4<0>;
L_0x12da480 .functor OR 1, L_0x12d9f30, L_0x12da040, C4<0>, C4<0>;
L_0x12da590 .functor AND 1, L_0x12d9770, L_0x12da480, C4<1>, C4<1>;
L_0x12da870 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12daaf0 .functor OR 1, L_0x12da870, v0x12ce880_0, C4<0>, C4<0>;
L_0x12dad90 .functor NOT 1, v0x12ce920_0, C4<0>, C4<0>, C4<0>;
L_0x12dae00 .functor OR 1, L_0x12daaf0, L_0x12dad90, C4<0>, C4<0>;
L_0x12db100 .functor NOT 1, v0x12cea60_0, C4<0>, C4<0>, C4<0>;
L_0x12db170 .functor OR 1, L_0x12dae00, L_0x12db100, C4<0>, C4<0>;
L_0x12db480 .functor AND 1, L_0x12da590, L_0x12db170, C4<1>, C4<1>;
L_0x12db590 .functor NOT 1, v0x12ce7e0_0, C4<0>, C4<0>, C4<0>;
L_0x12db810 .functor NOT 1, v0x12ce880_0, C4<0>, C4<0>, C4<0>;
L_0x12db880 .functor OR 1, L_0x12db590, L_0x12db810, C4<0>, C4<0>;
L_0x12dbbb0 .functor NOT 1, v0x12ce920_0, C4<0>, C4<0>, C4<0>;
L_0x12dbc20 .functor OR 1, L_0x12db880, L_0x12dbbb0, C4<0>, C4<0>;
L_0x12dbf60 .functor OR 1, L_0x12dbc20, v0x12cea60_0, C4<0>, C4<0>;
L_0x12dc020 .functor AND 1, L_0x12db480, L_0x12dbf60, C4<1>, C4<1>;
v0x12cf170_0 .net *"_ivl_0", 0 0, L_0x12d5d10;  1 drivers
v0x12cf250_0 .net *"_ivl_10", 0 0, L_0x12d63d0;  1 drivers
v0x12cf330_0 .net *"_ivl_100", 0 0, L_0x12d9a40;  1 drivers
v0x12cf420_0 .net *"_ivl_102", 0 0, L_0x12d9b00;  1 drivers
v0x12cf500_0 .net *"_ivl_104", 0 0, L_0x12d9f30;  1 drivers
v0x12cf630_0 .net *"_ivl_106", 0 0, L_0x12da040;  1 drivers
v0x12cf710_0 .net *"_ivl_108", 0 0, L_0x12da480;  1 drivers
v0x12cf7f0_0 .net *"_ivl_110", 0 0, L_0x12da590;  1 drivers
v0x12cf8d0_0 .net *"_ivl_112", 0 0, L_0x12da870;  1 drivers
v0x12cfa40_0 .net *"_ivl_114", 0 0, L_0x12daaf0;  1 drivers
v0x12cfb20_0 .net *"_ivl_116", 0 0, L_0x12dad90;  1 drivers
v0x12cfc00_0 .net *"_ivl_118", 0 0, L_0x12dae00;  1 drivers
v0x12cfce0_0 .net *"_ivl_12", 0 0, L_0x12d6520;  1 drivers
v0x12cfdc0_0 .net *"_ivl_120", 0 0, L_0x12db100;  1 drivers
v0x12cfea0_0 .net *"_ivl_122", 0 0, L_0x12db170;  1 drivers
v0x12cff80_0 .net *"_ivl_124", 0 0, L_0x12db480;  1 drivers
v0x12d0060_0 .net *"_ivl_126", 0 0, L_0x12db590;  1 drivers
v0x12d0250_0 .net *"_ivl_128", 0 0, L_0x12db810;  1 drivers
v0x12d0330_0 .net *"_ivl_130", 0 0, L_0x12db880;  1 drivers
v0x12d0410_0 .net *"_ivl_132", 0 0, L_0x12dbbb0;  1 drivers
v0x12d04f0_0 .net *"_ivl_134", 0 0, L_0x12dbc20;  1 drivers
v0x12d05d0_0 .net *"_ivl_136", 0 0, L_0x12dbf60;  1 drivers
v0x12d06b0_0 .net *"_ivl_14", 0 0, L_0x12d66a0;  1 drivers
v0x12d0790_0 .net *"_ivl_16", 0 0, L_0x12d67b0;  1 drivers
v0x12d0870_0 .net *"_ivl_18", 0 0, L_0x12d6820;  1 drivers
v0x12d0950_0 .net *"_ivl_2", 0 0, L_0x12d5eb0;  1 drivers
v0x12d0a30_0 .net *"_ivl_20", 0 0, L_0x12d6990;  1 drivers
v0x12d0b10_0 .net *"_ivl_22", 0 0, L_0x12d6a00;  1 drivers
v0x12d0bf0_0 .net *"_ivl_24", 0 0, L_0x12d6b30;  1 drivers
v0x12d0cd0_0 .net *"_ivl_26", 0 0, L_0x12d6c40;  1 drivers
v0x12d0db0_0 .net *"_ivl_28", 0 0, L_0x12d6ac0;  1 drivers
v0x12d0e90_0 .net *"_ivl_30", 0 0, L_0x12d6d30;  1 drivers
v0x12d0f70_0 .net *"_ivl_32", 0 0, L_0x12d6ed0;  1 drivers
v0x12d1260_0 .net *"_ivl_34", 0 0, L_0x12d6f90;  1 drivers
v0x12d1340_0 .net *"_ivl_36", 0 0, L_0x12d70a0;  1 drivers
v0x12d1420_0 .net *"_ivl_38", 0 0, L_0x12d71b0;  1 drivers
v0x12d1500_0 .net *"_ivl_4", 0 0, L_0x12d5f90;  1 drivers
v0x12d15e0_0 .net *"_ivl_40", 0 0, L_0x12d7370;  1 drivers
v0x12d16c0_0 .net *"_ivl_42", 0 0, L_0x12d73e0;  1 drivers
v0x12d17a0_0 .net *"_ivl_44", 0 0, L_0x12d7510;  1 drivers
v0x12d1880_0 .net *"_ivl_46", 0 0, L_0x12d7620;  1 drivers
v0x12d1960_0 .net *"_ivl_48", 0 0, L_0x12d7760;  1 drivers
v0x12d1a40_0 .net *"_ivl_50", 0 0, L_0x12d7870;  1 drivers
v0x12d1b20_0 .net *"_ivl_52", 0 0, L_0x12d7a10;  1 drivers
v0x12d1c00_0 .net *"_ivl_54", 0 0, L_0x12d7b20;  1 drivers
v0x12d1ce0_0 .net *"_ivl_56", 0 0, L_0x12d7c80;  1 drivers
v0x12d1dc0_0 .net *"_ivl_58", 0 0, L_0x12d7cf0;  1 drivers
v0x12d1ea0_0 .net *"_ivl_6", 0 0, L_0x12d6110;  1 drivers
v0x12d1f80_0 .net *"_ivl_60", 0 0, L_0x12d7f00;  1 drivers
v0x12d2060_0 .net *"_ivl_62", 0 0, L_0x12d7f70;  1 drivers
v0x12d2140_0 .net *"_ivl_64", 0 0, L_0x12d8190;  1 drivers
v0x12d2220_0 .net *"_ivl_66", 0 0, L_0x12d8200;  1 drivers
v0x12d2300_0 .net *"_ivl_68", 0 0, L_0x12d8430;  1 drivers
v0x12d23e0_0 .net *"_ivl_70", 0 0, L_0x12d8540;  1 drivers
v0x12d24c0_0 .net *"_ivl_72", 0 0, L_0x12d86e0;  1 drivers
v0x12d25a0_0 .net *"_ivl_74", 0 0, L_0x12d87a0;  1 drivers
v0x12d2680_0 .net *"_ivl_76", 0 0, L_0x12d85b0;  1 drivers
v0x12d2760_0 .net *"_ivl_78", 0 0, L_0x12d8670;  1 drivers
v0x12d2840_0 .net *"_ivl_8", 0 0, L_0x12d6250;  1 drivers
v0x12d2920_0 .net *"_ivl_80", 0 0, L_0x12d8b90;  1 drivers
v0x12d2a00_0 .net *"_ivl_82", 0 0, L_0x12d8c00;  1 drivers
v0x12d2ae0_0 .net *"_ivl_84", 0 0, L_0x12d8e20;  1 drivers
v0x12d2bc0_0 .net *"_ivl_88", 0 0, L_0x12d91b0;  1 drivers
v0x12d2ca0_0 .net *"_ivl_90", 0 0, L_0x12d9220;  1 drivers
v0x12d2d80_0 .net *"_ivl_92", 0 0, L_0x12d9410;  1 drivers
v0x12d3270_0 .net *"_ivl_94", 0 0, L_0x12d9520;  1 drivers
v0x12d3350_0 .net *"_ivl_96", 0 0, L_0x12d9770;  1 drivers
v0x12d3430_0 .net *"_ivl_98", 0 0, L_0x12d9830;  1 drivers
v0x12d3510_0 .net "a", 0 0, v0x12ce7e0_0;  alias, 1 drivers
v0x12d35b0_0 .net "b", 0 0, v0x12ce880_0;  alias, 1 drivers
v0x12d36a0_0 .net "c", 0 0, v0x12ce920_0;  alias, 1 drivers
v0x12d3790_0 .net "d", 0 0, v0x12cea60_0;  alias, 1 drivers
v0x12d3880_0 .net "out_pos", 0 0, L_0x12dc020;  alias, 1 drivers
v0x12d3940_0 .net "out_sop", 0 0, L_0x12d8ee0;  alias, 1 drivers
S_0x12d3ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x127efc0;
 .timescale -12 -12;
E_0x12659f0 .event anyedge, v0x12d48b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12d48b0_0;
    %nor/r;
    %assign/vec4 v0x12d48b0_0, 0;
    %wait E_0x12659f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12cdcb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ceb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cebf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12cdcb0;
T_4 ;
    %wait E_0x127d7a0;
    %load/vec4 v0x12cec90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ceb50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12cdcb0;
T_5 ;
    %wait E_0x127d640;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %wait E_0x127d640;
    %load/vec4 v0x12ceb50_0;
    %store/vec4 v0x12cebf0_0, 0, 1;
    %fork t_1, S_0x12cdfe0;
    %jmp t_0;
    .scope S_0x12cdfe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce220_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12ce220_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x127d640;
    %load/vec4 v0x12ce220_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ce220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12ce220_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12cdcb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x127d7a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12cea60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ce880_0, 0;
    %assign/vec4 v0x12ce7e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12ceb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12cebf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x127efc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d4450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d48b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x127efc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x12d4450_0;
    %inv;
    %store/vec4 v0x12d4450_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x127efc0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12ce9c0_0, v0x12d4a20_0, v0x12d4270_0, v0x12d4310_0, v0x12d43b0_0, v0x12d44f0_0, v0x12d4770_0, v0x12d46d0_0, v0x12d4630_0, v0x12d4590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x127efc0;
T_9 ;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x127efc0;
T_10 ;
    %wait E_0x127d7a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12d4810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d4810_0, 4, 32;
    %load/vec4 v0x12d4950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d4810_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12d4810_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d4810_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x12d4770_0;
    %load/vec4 v0x12d4770_0;
    %load/vec4 v0x12d46d0_0;
    %xor;
    %load/vec4 v0x12d4770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d4810_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d4810_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x12d4630_0;
    %load/vec4 v0x12d4630_0;
    %load/vec4 v0x12d4590_0;
    %xor;
    %load/vec4 v0x12d4630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d4810_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x12d4810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d4810_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter0/response1/top_module.sv";
