// Seed: 2545634472
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input wor  id_2,
    input wand id_3
);
  always @(negedge {id_3,
    id_2,
    id_3,
    id_2
  })
  begin : LABEL_0
    $unsigned(88);
    ;
  end
  assign module_1.id_9 = 0;
endmodule
program module_1 #(
    parameter id_21 = 32'd93,
    parameter id_9  = 32'd37
) (
    input supply1 id_0,
    input tri0 id_1,
    output wire id_2,
    output wire id_3,
    output tri0 id_4,
    input tri1 id_5,
    output wand id_6,
    output supply0 id_7,
    output wire id_8,
    output tri _id_9,
    input wire id_10,
    output wand id_11,
    input supply1 id_12,
    output supply0 id_13,
    input uwire id_14,
    input tri0 id_15,
    input wor id_16,
    output wand id_17,
    input tri id_18,
    input supply1 id_19,
    input uwire id_20,
    input tri0 _id_21,
    input tri0 id_22,
    output wor id_23,
    output supply0 id_24,
    output tri1 id_25
);
  logic [id_9 : {  id_21  ,  -1 'h0 }] id_27 = -1, id_28 = 1;
  logic id_29, id_30;
  wire [1 : -1] id_31;
  logic id_32, id_33, id_34;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_10,
      id_5
  );
endprogram
