// Seed: 1582330414
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_12 :
  assert property (@(posedge 1 & -1) -1 ==? id_7[-1])
  else $clog2(6);
  ;
endmodule
