{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1658225651290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1658225651290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 19 15:44:10 2022 " "Processing started: Tue Jul 19 15:44:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1658225651290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1658225651290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1658225651290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1658225651861 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_display.v(176) " "Verilog HDL warning at lcd_display.v(176): extended using \"x\" or \"z\"" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 176 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1658225651935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/debug_modules/lcd_module/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/debug_modules/lcd_module/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/debug_modules/lcd_module/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/debug_modules/lcd_module/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "cpu/debug_modules/LCD_Module/lcd_controller.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/debug_modules/lcd_module/hex2_char.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/debug_modules/lcd_module/hex2_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2_char " "Found entity 1: hex2_char" {  } { { "cpu/debug_modules/LCD_Module/hex2_char.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/hex2_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/debug_modules/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/debug_modules/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "cpu/debug_modules/seven_segment.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/clock/freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/clock/freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "cpu/clock/freq_divider.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/testbench/testbenchcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/testbench/testbenchcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchCPU " "Found entity 1: testbenchCPU" {  } { { "cpu/testbench/testbenchCPU.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/testbench/testbenchCPU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/twoscomp.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/twoscomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twosComp " "Found entity 1: twosComp" {  } { { "cpu/supported_modules/twosComp.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux16to1_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_128bit " "Found entity 1: mux16to1_128bit" {  } { { "cpu/supported_modules/mux16to1_128bit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux16to1_28bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_28bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_28bit " "Found entity 1: mux16to1_28bit" {  } { { "cpu/supported_modules/mux16to1_28bit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux4to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux4to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_32bit " "Found entity 1: mux4to1_32bit" {  } { { "cpu/supported_modules/mux4to1_32bit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "cpu/supported_modules/mux2to1_32bit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux2to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bit " "Found entity 1: mux2to1_3bit" {  } { { "cpu/supported_modules/mux2to1_3bit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "cpu/supported_modules/adder.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/register_file_module/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/register_file_module/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "cpu/register_file_module/reg_file.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/instruction_memory_module/ins_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/instruction_memory_module/ins_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_memory " "Found entity 1: ins_memory" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immediate_select_module/immediate_select.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/immediate_select_module/immediate_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_select " "Found entity 1: immediate_select" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forward_unit_modules/stage4_forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage4_forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage4_forward_unit " "Found entity 1: stage4_forward_unit" {  } { { "cpu/forward_unit_modules/stage4_forward_unit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225651996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225651996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forward_unit_modules/stage3_forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage3_forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage3_forward_unit " "Found entity 1: stage3_forward_unit" {  } { { "cpu/forward_unit_modules/stage3_forward_unit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225652001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225652001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/data_memory_module/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/data_memory_module/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225652006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225652006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_module/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu_module/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225652011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225652011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_unit_module/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_unit_module/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "cpu/control_unit_module/control_unit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225652011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225652011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_select_module/branch_select.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_select_module/branch_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_select " "Found entity 1: branch_select" {  } { { "cpu/branch_select_module/branch_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225652016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225652016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu_module/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu_module/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu_module/alu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225652021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225652021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225652021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225652021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1658225652076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:inst3 " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:inst3\"" {  } { { "system.bdf" "inst3" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 208 128 280 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:inst5 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:inst5\"" {  } { { "system.bdf" "inst5" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { -48 1216 1440 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst6 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst6\"" {  } { { "system.bdf" "inst6" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 192 528 952 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652081 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC cpu.v(381) " "Verilog HDL Always Construct warning at cpu.v(381): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 381 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "insReadEn cpu.v(381) " "Verilog HDL Always Construct warning at cpu.v(381): inferring latch(es) for variable \"insReadEn\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 381 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "insReadEn cpu.v(390) " "Inferred latch for \"insReadEn\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] cpu.v(390) " "Inferred latch for \"PC\[0\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] cpu.v(390) " "Inferred latch for \"PC\[1\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] cpu.v(390) " "Inferred latch for \"PC\[2\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] cpu.v(390) " "Inferred latch for \"PC\[3\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] cpu.v(390) " "Inferred latch for \"PC\[4\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] cpu.v(390) " "Inferred latch for \"PC\[5\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] cpu.v(390) " "Inferred latch for \"PC\[6\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] cpu.v(390) " "Inferred latch for \"PC\[7\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] cpu.v(390) " "Inferred latch for \"PC\[8\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] cpu.v(390) " "Inferred latch for \"PC\[9\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] cpu.v(390) " "Inferred latch for \"PC\[10\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] cpu.v(390) " "Inferred latch for \"PC\[11\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] cpu.v(390) " "Inferred latch for \"PC\[12\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] cpu.v(390) " "Inferred latch for \"PC\[13\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] cpu.v(390) " "Inferred latch for \"PC\[14\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] cpu.v(390) " "Inferred latch for \"PC\[15\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[16\] cpu.v(390) " "Inferred latch for \"PC\[16\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[17\] cpu.v(390) " "Inferred latch for \"PC\[17\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[18\] cpu.v(390) " "Inferred latch for \"PC\[18\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[19\] cpu.v(390) " "Inferred latch for \"PC\[19\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[20\] cpu.v(390) " "Inferred latch for \"PC\[20\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[21\] cpu.v(390) " "Inferred latch for \"PC\[21\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[22\] cpu.v(390) " "Inferred latch for \"PC\[22\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[23\] cpu.v(390) " "Inferred latch for \"PC\[23\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[24\] cpu.v(390) " "Inferred latch for \"PC\[24\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[25\] cpu.v(390) " "Inferred latch for \"PC\[25\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[26\] cpu.v(390) " "Inferred latch for \"PC\[26\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[27\] cpu.v(390) " "Inferred latch for \"PC\[27\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[28\] cpu.v(390) " "Inferred latch for \"PC\[28\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[29\] cpu.v(390) " "Inferred latch for \"PC\[29\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[30\] cpu.v(390) " "Inferred latch for \"PC\[30\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[31\] cpu.v(390) " "Inferred latch for \"PC\[31\]\" at cpu.v(390)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652091 "|system|cpu:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit cpu:inst6\|mux2to1_32bit:muxjump " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"cpu:inst6\|mux2to1_32bit:muxjump\"" {  } { { "cpu/cpu_module/cpu.v" "muxjump" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:inst6\|reg_file:myreg " "Elaborating entity \"reg_file\" for hierarchy \"cpu:inst6\|reg_file:myreg\"" {  } { { "cpu/cpu_module/cpu.v" "myreg" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_select cpu:inst6\|immediate_select:myImmediate " "Elaborating entity \"immediate_select\" for hierarchy \"cpu:inst6\|immediate_select:myImmediate\"" {  } { { "cpu/cpu_module/cpu.v" "myImmediate" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TYPE4 immediate_select.v(8) " "Verilog HDL or VHDL warning at immediate_select.v(8): object \"TYPE4\" assigned a value but never read" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 immediate_select.v(42) " "Verilog HDL assignment warning at immediate_select.v(42): truncated value with size 33 to match size of target (32)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 immediate_select.v(44) " "Verilog HDL assignment warning at immediate_select.v(44): truncated value with size 33 to match size of target (32)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "immediate_select.v(21) " "Verilog HDL Case Statement warning at immediate_select.v(21): incomplete case statement has no default case item" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT immediate_select.v(21) " "Verilog HDL Always Construct warning at immediate_select.v(21): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] immediate_select.v(21) " "Inferred latch for \"OUT\[0\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] immediate_select.v(21) " "Inferred latch for \"OUT\[1\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] immediate_select.v(21) " "Inferred latch for \"OUT\[2\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] immediate_select.v(21) " "Inferred latch for \"OUT\[3\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] immediate_select.v(21) " "Inferred latch for \"OUT\[4\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] immediate_select.v(21) " "Inferred latch for \"OUT\[5\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] immediate_select.v(21) " "Inferred latch for \"OUT\[6\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] immediate_select.v(21) " "Inferred latch for \"OUT\[7\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[8\] immediate_select.v(21) " "Inferred latch for \"OUT\[8\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[9\] immediate_select.v(21) " "Inferred latch for \"OUT\[9\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[10\] immediate_select.v(21) " "Inferred latch for \"OUT\[10\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[11\] immediate_select.v(21) " "Inferred latch for \"OUT\[11\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[12\] immediate_select.v(21) " "Inferred latch for \"OUT\[12\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[13\] immediate_select.v(21) " "Inferred latch for \"OUT\[13\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[14\] immediate_select.v(21) " "Inferred latch for \"OUT\[14\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[15\] immediate_select.v(21) " "Inferred latch for \"OUT\[15\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[16\] immediate_select.v(21) " "Inferred latch for \"OUT\[16\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[17\] immediate_select.v(21) " "Inferred latch for \"OUT\[17\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[18\] immediate_select.v(21) " "Inferred latch for \"OUT\[18\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[19\] immediate_select.v(21) " "Inferred latch for \"OUT\[19\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[20\] immediate_select.v(21) " "Inferred latch for \"OUT\[20\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[21\] immediate_select.v(21) " "Inferred latch for \"OUT\[21\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[22\] immediate_select.v(21) " "Inferred latch for \"OUT\[22\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[23\] immediate_select.v(21) " "Inferred latch for \"OUT\[23\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[24\] immediate_select.v(21) " "Inferred latch for \"OUT\[24\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652116 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[25\] immediate_select.v(21) " "Inferred latch for \"OUT\[25\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652121 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[26\] immediate_select.v(21) " "Inferred latch for \"OUT\[26\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652121 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[27\] immediate_select.v(21) " "Inferred latch for \"OUT\[27\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652121 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[28\] immediate_select.v(21) " "Inferred latch for \"OUT\[28\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652121 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[29\] immediate_select.v(21) " "Inferred latch for \"OUT\[29\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652121 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[30\] immediate_select.v(21) " "Inferred latch for \"OUT\[30\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652121 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[31\] immediate_select.v(21) " "Inferred latch for \"OUT\[31\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658225652121 "|system|cpu:inst6|immediate_select:myImmediate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:inst6\|control_unit:myControl " "Elaborating entity \"control_unit\" for hierarchy \"cpu:inst6\|control_unit:myControl\"" {  } { { "cpu/cpu_module/cpu.v" "myControl" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_3bit cpu:inst6\|control_unit:myControl\|mux2to1_3bit:funct3_mux " "Elaborating entity \"mux2to1_3bit\" for hierarchy \"cpu:inst6\|control_unit:myControl\|mux2to1_3bit:funct3_mux\"" {  } { { "cpu/control_unit_module/control_unit.v" "funct3_mux" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_32bit cpu:inst6\|mux4to1_32bit:oparand1_mux_haz " "Elaborating entity \"mux4to1_32bit\" for hierarchy \"cpu:inst6\|mux4to1_32bit:oparand1_mux_haz\"" {  } { { "cpu/cpu_module/cpu.v" "oparand1_mux_haz" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:inst6\|alu:myAlu " "Elaborating entity \"alu\" for hierarchy \"cpu:inst6\|alu:myAlu\"" {  } { { "cpu/cpu_module/cpu.v" "myAlu" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652131 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "alu.v(98) " "Verilog HDL Case Statement warning at alu.v(98): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "cpu/alu_module/alu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v" 98 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "" 0 -1 1658225652131 "|system|cpu:inst6|alu:myAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_select cpu:inst6\|branch_select:myBranchSelect " "Elaborating entity \"branch_select\" for hierarchy \"cpu:inst6\|branch_select:myBranchSelect\"" {  } { { "cpu/cpu_module/cpu.v" "myBranchSelect" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3_forward_unit cpu:inst6\|stage3_forward_unit:myStage3Fowarding " "Elaborating entity \"stage3_forward_unit\" for hierarchy \"cpu:inst6\|stage3_forward_unit:myStage3Fowarding\"" {  } { { "cpu/cpu_module/cpu.v" "myStage3Fowarding" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage4_forward_unit cpu:inst6\|stage4_forward_unit:stage4_forward_unit " "Elaborating entity \"stage4_forward_unit\" for hierarchy \"cpu:inst6\|stage4_forward_unit:stage4_forward_unit\"" {  } { { "cpu/cpu_module/cpu.v" "stage4_forward_unit" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst2 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst2\"" {  } { { "system.bdf" "inst2" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { -72 528 792 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_memory.v(50) " "Verilog HDL assignment warning at data_memory.v(50): truncated value with size 32 to match size of target (1)" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652166 "|system|data_memory:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_memory.v(51) " "Verilog HDL assignment warning at data_memory.v(51): truncated value with size 32 to match size of target (1)" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652166 "|system|data_memory:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_memory ins_memory:inst1 " "Elaborating entity \"ins_memory\" for hierarchy \"ins_memory:inst1\"" {  } { { "system.bdf" "inst1" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 528 544 760 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ins_memory.v(75) " "Verilog HDL assignment warning at ins_memory.v(75): truncated value with size 32 to match size of target (1)" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652176 "|system|ins_memory:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_display:inst " "Elaborating entity \"lcd_display\" for hierarchy \"lcd_display:inst\"" {  } { { "system.bdf" "inst" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { -200 1208 1456 -88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(143) " "Verilog HDL assignment warning at lcd_display.v(143): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(144) " "Verilog HDL assignment warning at lcd_display.v(144): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(148) " "Verilog HDL assignment warning at lcd_display.v(148): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(149) " "Verilog HDL assignment warning at lcd_display.v(149): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(153) " "Verilog HDL assignment warning at lcd_display.v(153): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(154) " "Verilog HDL assignment warning at lcd_display.v(154): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(162) " "Verilog HDL assignment warning at lcd_display.v(162): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(163) " "Verilog HDL assignment warning at lcd_display.v(163): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(167) " "Verilog HDL assignment warning at lcd_display.v(167): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(168) " "Verilog HDL assignment warning at lcd_display.v(168): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(172) " "Verilog HDL assignment warning at lcd_display.v(172): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(173) " "Verilog HDL assignment warning at lcd_display.v(173): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658225652250 "|system|lcd_display:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2_char lcd_display:inst\|hex2_char:hex1c " "Elaborating entity \"hex2_char\" for hierarchy \"lcd_display:inst\|hex2_char:hex1c\"" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "hex1c" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_display:inst\|lcd_controller:u0 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_display:inst\|lcd_controller:u0\"" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "u0" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658225652266 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[31\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[31\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[30\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[30\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[29\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[29\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[28\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[28\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[27\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[27\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[26\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[26\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[25\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[25\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[24\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[24\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[23\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[23\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[22\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[22\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[21\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[21\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[20\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[20\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[19\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[19\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[18\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[18\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[17\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[17\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[16\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[16\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[15\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[15\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[14\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[14\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[13\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[13\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[12\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[12\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[11\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[11\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[10\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[10\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[9\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[9\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[8\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[8\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[7\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[7\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[6\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[6\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[5\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[5\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[4\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[4\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[3\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[3\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[2\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[2\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[1\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[1\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[0\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[0\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658225656219 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ins_memory:inst1\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ins_memory:inst1\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658225657459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658225657459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658225657459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658225657459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658225657459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658225657459 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RV32IM_pipeline.system0.rtl.mif " "Parameter INIT_FILE set to RV32IM_pipeline.system0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658225657459 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1658225657459 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1658225657459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ins_memory:inst1\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ins_memory:inst1\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1658225657529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ins_memory:inst1\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ins_memory:inst1\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658225657529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658225657529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658225657529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658225657529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658225657529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658225657529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RV32IM_pipeline.system0.rtl.mif " "Parameter \"INIT_FILE\" = \"RV32IM_pipeline.system0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658225657529 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1658225657529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c311.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c311.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c311 " "Found entity 1: altsyncram_c311" {  } { { "db/altsyncram_c311.tdf" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_c311.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658225657569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658225657569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { -160 1480 1656 -144 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1658225659964 "|system|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1658225659964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1658225660314 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1658225664404 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/output_files/RV32IM_pipeline.map.smsg " "Generated suppressed messages file C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/output_files/RV32IM_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1658225664574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1658225664888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1658225664888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5746 " "Implemented 5746 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1658225665299 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1658225665299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5661 " "Implemented 5661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1658225665299 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1658225665299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1658225665299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1658225665339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 19 15:44:25 2022 " "Processing ended: Tue Jul 19 15:44:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1658225665339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1658225665339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1658225665339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1658225665339 ""}
