Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 25 13:35:20 2023
| Host         : patrick-Blade running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file counterPeripheralController_control_sets_placed.rpt
| Design       : counterPeripheralController
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      5 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              28 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+----------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                      |                      |                1 |              1 |
|  clk_IBUF_BUFG | debouncer_unit/button_out[4]_i_1_n_0 | reset_IBUF           |                2 |              5 |
|  clk_IBUF_BUFG | debouncer_unit/E[0]                  | debouncer_unit/SR[0] |                3 |              8 |
|  clk_IBUF_BUFG |                                      | reset_IBUF           |                7 |             28 |
+----------------+--------------------------------------+----------------------+------------------+----------------+


