  **** HLS Build v2025.1 6135595
Sourcing Tcl script 'C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/script.tcl'
INFO: [HLS 200-1510] Running: open_project trace_cntrl_32 
WARNING: [HLS 200-2182] The 'trace_cntrl_32' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32'.
INFO: [HLS 200-1510] Running: set_top trace_cntrl_32 
INFO: [HLS 200-1510] Running: add_files trace_cntrl_32/trace_cntrl_32.cpp 
INFO: [HLS 200-10] Adding design file 'trace_cntrl_32/trace_cntrl_32.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 138.820 MB.
INFO: [HLS 200-10] Analyzing design file 'trace_cntrl_32/trace_cntrl_32.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.527 seconds; current allocated memory: 141.676 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 203 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'trace_32' (trace_cntrl_32/trace_cntrl_32.cpp:16:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'capture_32' (trace_cntrl_32/trace_cntrl_32.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.816 seconds; current allocated memory: 143.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 143.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 147.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 149.375 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 170.500 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 173.508 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'trace_cntrl_32' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trace_cntrl_32_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'trace_cntrl_32_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'icmp' operation 1 bit ('icmp_ln31', trace_cntrl_32/trace_cntrl_32.cpp:31) and 'icmp' operation 1 bit ('icmp_ln28', trace_cntrl_32/trace_cntrl_32.cpp:28).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 177.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 178.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trace_cntrl_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 178.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trace_cntrl_32_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'trace_cntrl_32_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'trace_cntrl_32_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.385 seconds; current allocated memory: 179.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trace_cntrl_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trigger' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'trace_cntrl_32' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'trigger', 'length_r' and 'return' to AXI-Lite port trace_cntrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trace_cntrl_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 181.043 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 184.930 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.987 seconds; current allocated memory: 188.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for trace_cntrl_32.
INFO: [VLOG 209-307] Generating Verilog RTL for trace_cntrl_32.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 151.52 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:17; Allocated memory: 49.797 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -description Controller for the trace analyzer with 32-bit data -version 1.4 -display_name Trace Analyzer Controller with 32 Bits Data 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Aug 19 23:12:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/solution1_data.json outdir=C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/impl/ip srcdir=C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1 ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/impl/ip/misc
INFO: Copied 8 verilog file(s) to C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/impl/ip/hdl/verilog
INFO: Copied 5 vhdl file(s) to C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/impl/ip/drivers
INFO: Import ports from HDL: C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/impl/ip/hdl/vhdl/trace_cntrl_32.vhd (trace_cntrl_32)
INFO: Add axi4lite interface s_axi_trace_cntrl
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: Add axi4stream interface trace_32
INFO: Add axi4stream interface capture_32
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/impl/ip/component.xml
INFO: Created IP archive C:/Users/blaza/PYNQ/boards/ip/hls/trace_cntrl_32/solution1/impl/ip/xilinx_com_hls_trace_cntrl_32_1_4.zip
INFO: [Common 17-206] Exiting Vivado at Tue Aug 19 23:12:33 2025...
INFO: [HLS 200-802] Generated output file trace_cntrl_32/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:10; Allocated memory: 4.699 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 29.632 seconds; peak allocated memory: 193.023 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 31s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
