==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 14:57:54 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 15:20:11 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 15:21:17 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 15:55:32 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 15:57:15 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 15:59:07 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:02:31 . Memory (MB): peak = 165.887 ; gain = 76.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:02:31 . Memory (MB): peak = 165.887 ; gain = 76.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:35 . Memory (MB): peak = 169.586 ; gain = 79.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:35 . Memory (MB): peak = 188.957 ; gain = 99.250
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:38 . Memory (MB): peak = 233.551 ; gain = 143.844
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:26:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:40 . Memory (MB): peak = 334.809 ; gain = 245.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 160.674 seconds; current allocated memory: 278.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 278.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 278.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 278.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.564ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	'phi' operation ('digit_histogram_15_3', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [157]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.73 ns)
	multiplexor before 'phi' operation ('digit_histogram[15].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [223]  (1.77 ns)
	'phi' operation ('digit_histogram[15].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:38->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [223]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 279.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 283.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.124 seconds; current allocated memory: 283.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 283.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (7.683ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('intermediate_freq.V', huffman_create_tree.cpp:25->huffman_encoding.cpp:39) on array 'frequency.V', huffman_create_tree.cpp:9->huffman_encoding.cpp:39 [30]  (3.25 ns)
	'icmp' operation ('icmp_ln27_1', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [37]  (2.47 ns)
	'xor' operation ('xor_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [38]  (0 ns)
	'and' operation ('and_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [39]  (0 ns)
	'or' operation ('or_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 283.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 283.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.9805ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.9 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 284.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 284.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 284.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 284.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 285.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 285.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 285.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 285.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 285.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 285.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 285.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.013 seconds; current allocated memory: 286.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 286.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 286.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_10_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 290.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.995 seconds; current allocated memory: 290.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 291.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 291.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 292.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 292.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 293.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 293.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 1.026 seconds; current allocated memory: 295.704 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.16 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w10_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w10_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:03:13 . Memory (MB): peak = 382.680 ; gain = 292.973
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-112] Total elapsed time: 406.453 seconds; peak allocated memory: 295.704 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 12 16:08:33 2020...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:02:01 . Memory (MB): peak = 186.699 ; gain = 99.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:02:01 . Memory (MB): peak = 186.699 ; gain = 99.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:02:04 . Memory (MB): peak = 186.699 ; gain = 99.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:05 . Memory (MB): peak = 189.277 ; gain = 102.434
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:08 . Memory (MB): peak = 237.574 ; gain = 150.730
WARNING: [XFORM 203-561] Updating loop upper bound from 256 to 255 for loop 'copy_in_to_sorting' in function 'sort'.
WARNING: [XFORM 203-561] Updating loop upper bound from 256 to 255 for loop 'compute_histogram' in function 'sort'.
WARNING: [XFORM 203-561] Updating loop upper bound from 256 to 255 for loop 're_sort' in function 'sort'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 254 for loop 'Loop-0' in function 'create_tree'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:40:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:11 . Memory (MB): peak = 335.836 ; gain = 248.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 131.803 seconds; current allocated memory: 279.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 279.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 279.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 279.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.748ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[4].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:41->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [234]  (1.77 ns)
	'phi' operation ('digit_histogram[4].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:41->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [234]  (0 ns)
	'phi' operation ('digit_histogram_4_V_3', huffman_sort.cpp:41->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:41->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [168]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:41->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:41->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.92 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.719 seconds; current allocated memory: 280.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 284.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 284.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 284.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (7.683ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('intermediate_freq.V', huffman_create_tree.cpp:25->huffman_encoding.cpp:39) on array 'frequency.V', huffman_create_tree.cpp:9->huffman_encoding.cpp:39 [30]  (3.25 ns)
	'icmp' operation ('icmp_ln27_1', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [37]  (2.47 ns)
	'xor' operation ('xor_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [38]  (0 ns)
	'and' operation ('and_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [39]  (0 ns)
	'or' operation ('or_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 284.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 284.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.761ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.68 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 285.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 285.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 285.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 285.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 286.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 286.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 286.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 286.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 286.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 286.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 286.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 287.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 287.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 287.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_8_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 291.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.417 seconds; current allocated memory: 291.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 292.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 293.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 293.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 293.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 294.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 294.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 296.774 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.16 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:02:41 . Memory (MB): peak = 383.668 ; gain = 296.824
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 161.56 seconds; peak allocated memory: 296.774 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:50 . Memory (MB): peak = 186.230 ; gain = 96.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:50 . Memory (MB): peak = 186.230 ; gain = 96.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:53 . Memory (MB): peak = 186.230 ; gain = 96.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:54 . Memory (MB): peak = 200.473 ; gain = 110.277
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:57 . Memory (MB): peak = 247.645 ; gain = 157.449
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:59 . Memory (MB): peak = 345.871 ; gain = 255.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.352 seconds; current allocated memory: 289.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 289.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 289.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 289.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[6].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [232]  (1.77 ns)
	'phi' operation ('digit_histogram[6].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [232]  (0 ns)
	'phi' operation ('digit_histogram_6_V_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [166]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 290.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 293.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 294.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 294.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (7.683ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('intermediate_freq.V', huffman_create_tree.cpp:25->huffman_encoding.cpp:39) on array 'frequency.V', huffman_create_tree.cpp:9->huffman_encoding.cpp:39 [30]  (3.25 ns)
	'icmp' operation ('icmp_ln27_1', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [37]  (2.47 ns)
	'xor' operation ('xor_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [38]  (0 ns)
	'and' operation ('and_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [39]  (0 ns)
	'or' operation ('or_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 294.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 294.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 295.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 295.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 295.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 295.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 295.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 296.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 296.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 296.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 296.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 296.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 296.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 297.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 297.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 297.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 301.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.385 seconds; current allocated memory: 301.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 302.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 302.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 303.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 303.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 304.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 304.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 306.623 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.16 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:25 . Memory (MB): peak = 393.258 ; gain = 303.063
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 144.764 seconds; peak allocated memory: 306.623 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:44 . Memory (MB): peak = 186.254 ; gain = 95.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:44 . Memory (MB): peak = 186.254 ; gain = 95.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:46 . Memory (MB): peak = 186.254 ; gain = 95.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:46 . Memory (MB): peak = 200.563 ; gain = 109.852
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:48 . Memory (MB): peak = 246.883 ; gain = 156.172
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:50 . Memory (MB): peak = 346.121 ; gain = 255.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.805 seconds; current allocated memory: 289.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 289.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 289.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 289.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[0].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [238]  (1.77 ns)
	'phi' operation ('digit_histogram[0].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [238]  (0 ns)
	'phi' operation ('digit_histogram_0_V_4', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [172]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 290.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 293.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 294.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 294.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (7.683ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('intermediate_freq.V', huffman_create_tree.cpp:25->huffman_encoding.cpp:39) on array 'frequency.V', huffman_create_tree.cpp:9->huffman_encoding.cpp:39 [30]  (3.25 ns)
	'icmp' operation ('icmp_ln27_1', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [37]  (2.47 ns)
	'xor' operation ('xor_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [38]  (0 ns)
	'and' operation ('and_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [39]  (0 ns)
	'or' operation ('or_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 294.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 294.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 295.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 295.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 295.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 295.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 295.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 296.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 296.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 296.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 296.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 296.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 296.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 297.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 297.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 297.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 301.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.302 seconds; current allocated memory: 301.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 302.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 302.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 303.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 303.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 304.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 304.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 306.623 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.16 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:02:12 . Memory (MB): peak = 393.602 ; gain = 302.891
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 132.434 seconds; peak allocated memory: 306.623 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:59 . Memory (MB): peak = 186.480 ; gain = 95.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:59 . Memory (MB): peak = 186.480 ; gain = 95.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:02 . Memory (MB): peak = 186.480 ; gain = 95.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:03 . Memory (MB): peak = 201.301 ; gain = 110.773
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:06 . Memory (MB): peak = 247.465 ; gain = 156.938
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:36:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.symbol.value.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.symbol.frequ.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.digit.V.i' (huffman_sort.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.digit.V.i' (huffman_sort.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.sym.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.sym.1.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.dig.i' (huffman_sort.cpp:7:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.symbol.value.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.symbol.frequ.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.digit.V.i' (huffman_sort.cpp:7:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:08 . Memory (MB): peak = 346.309 ; gain = 255.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 128.848 seconds; current allocated memory: 289.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 289.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 289.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 289.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[8].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:53->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [235]  (1.77 ns)
	'phi' operation ('digit_histogram[8].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:53->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [235]  (0 ns)
	'phi' operation ('digit_histogram_8_V_3', huffman_sort.cpp:53->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:53->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [167]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:53->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [194]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:53->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [195]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.998 seconds; current allocated memory: 290.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 294.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 294.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 294.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (7.683ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('intermediate_freq.V', huffman_create_tree.cpp:25->huffman_encoding.cpp:39) on array 'frequency.V', huffman_create_tree.cpp:9->huffman_encoding.cpp:39 [30]  (3.25 ns)
	'icmp' operation ('icmp_ln27_1', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [37]  (2.47 ns)
	'xor' operation ('xor_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [38]  (0 ns)
	'and' operation ('and_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [39]  (0 ns)
	'or' operation ('or_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 294.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 295.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 295.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 295.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 295.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 296.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 296.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 296.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 296.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 296.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 296.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 296.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 297.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.088 seconds; current allocated memory: 297.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 297.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 298.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_sym' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_sym_1' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_dig' to 'sort_previous_sordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_symbol_value' to 'sort_sorting_symbeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_symbol_frequ' to 'sort_sorting_symbfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_digit_V' to 'sort_sorting_digig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_ibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 301.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 302.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 302.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 303.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 303.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 304.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 304.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 304.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 306.979 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.16 MHz
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sordEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_sorting_digig8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digihbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_udo_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_yd2_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_Aem_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_Aem_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cBew_U(start_for_Block_cBew)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pCeG_U(start_for_Block_pCeG)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_yd2_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_Aem_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_yd2_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_Aem_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:02:40 . Memory (MB): peak = 394.031 ; gain = 303.504
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 160.32 seconds; peak allocated memory: 306.979 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:55 . Memory (MB): peak = 186.289 ; gain = 96.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:55 . Memory (MB): peak = 186.289 ; gain = 96.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:58 . Memory (MB): peak = 186.289 ; gain = 96.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:58 . Memory (MB): peak = 200.219 ; gain = 110.098
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:01 . Memory (MB): peak = 247.363 ; gain = 157.242
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:03 . Memory (MB): peak = 346.195 ; gain = 256.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 123.304 seconds; current allocated memory: 289.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 289.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 289.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 289.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_location[13].V') with incoming values : ('digit_location[1].V', huffman_sort.cpp:51->huffman_encoding.cpp:19->huffman_encoding.cpp:19) ('digit_location[0].V', huffman_sort.cpp:60->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [435]  (1.77 ns)
	'phi' operation ('digit_location[13].V') with incoming values : ('digit_location[1].V', huffman_sort.cpp:51->huffman_encoding.cpp:19->huffman_encoding.cpp:19) ('digit_location[0].V', huffman_sort.cpp:60->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [435]  (0 ns)
	'phi' operation ('digit_location_13_V_3', huffman_sort.cpp:60->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_location[1].V', huffman_sort.cpp:51->huffman_encoding.cpp:19->huffman_encoding.cpp:19) ('digit_location[0].V', huffman_sort.cpp:60->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [360]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:58->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [386]  (2.06 ns)
	'add' operation ('digit_location[0].V', huffman_sort.cpp:60->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [400]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.739 seconds; current allocated memory: 290.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 293.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 294.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 294.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (7.683ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('intermediate_freq.V', huffman_create_tree.cpp:25->huffman_encoding.cpp:39) on array 'frequency.V', huffman_create_tree.cpp:9->huffman_encoding.cpp:39 [30]  (3.25 ns)
	'icmp' operation ('icmp_ln27_1', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [37]  (2.47 ns)
	'xor' operation ('xor_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [38]  (0 ns)
	'and' operation ('and_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [39]  (0 ns)
	'or' operation ('or_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 294.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 294.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 295.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 295.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 295.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 295.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 295.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 296.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 296.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 296.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 296.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 296.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 296.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 297.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 297.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 297.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 301.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.422 seconds; current allocated memory: 301.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 302.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 302.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 303.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 303.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 304.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 304.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 1.008 seconds; current allocated memory: 306.599 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.16 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:28 . Memory (MB): peak = 393.477 ; gain = 303.355
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 148.448 seconds; peak allocated memory: 306.599 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:57 . Memory (MB): peak = 185.645 ; gain = 95.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:57 . Memory (MB): peak = 185.645 ; gain = 95.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:59 . Memory (MB): peak = 185.645 ; gain = 95.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:00 . Memory (MB): peak = 200.793 ; gain = 110.551
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:02 . Memory (MB): peak = 247.398 ; gain = 157.156
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:05 . Memory (MB): peak = 346.574 ; gain = 256.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 125.169 seconds; current allocated memory: 289.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 289.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 289.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 289.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 290.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 294.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 294.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 294.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (7.683ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('intermediate_freq.V', huffman_create_tree.cpp:25->huffman_encoding.cpp:39) on array 'frequency.V', huffman_create_tree.cpp:9->huffman_encoding.cpp:39 [30]  (3.25 ns)
	'icmp' operation ('icmp_ln27_1', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [37]  (2.47 ns)
	'xor' operation ('xor_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [38]  (0 ns)
	'and' operation ('and_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [39]  (0 ns)
	'or' operation ('or_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 294.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 294.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 295.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 295.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 295.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 295.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 295.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 296.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 4, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 296.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 296.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 296.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 296.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 296.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 297.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 297.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 297.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 300.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.389 seconds; current allocated memory: 301.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 301.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 302.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 302.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 303.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 303.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 303.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 305.960 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.16 MHz
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fkbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_lbW_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_lbW_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pAem_U(start_for_Block_pAem)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_lbW_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_lbW_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:02:32 . Memory (MB): peak = 392.219 ; gain = 301.977
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 152.614 seconds; peak allocated memory: 305.960 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 185.754 ; gain = 97.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 185.754 ; gain = 97.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:55 . Memory (MB): peak = 185.754 ; gain = 97.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:56 . Memory (MB): peak = 200.875 ; gain = 112.563
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:58 . Memory (MB): peak = 247.402 ; gain = 159.090
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:00 . Memory (MB): peak = 346.320 ; gain = 258.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 121.134 seconds; current allocated memory: 289.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 289.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 289.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 289.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[3].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [235]  (1.77 ns)
	'phi' operation ('digit_histogram[3].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [235]  (0 ns)
	'phi' operation ('digit_histogram_3_V_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [169]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.874 seconds; current allocated memory: 290.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 294.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 294.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 294.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (7.683ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('intermediate_freq.V', huffman_create_tree.cpp:25->huffman_encoding.cpp:39) on array 'frequency.V', huffman_create_tree.cpp:9->huffman_encoding.cpp:39 [30]  (3.25 ns)
	'icmp' operation ('icmp_ln27_1', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [37]  (2.47 ns)
	'xor' operation ('xor_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [38]  (0 ns)
	'and' operation ('and_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [39]  (0 ns)
	'or' operation ('or_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 294.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 294.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 295.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 295.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 295.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 295.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 296.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 296.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 296.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 296.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 296.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 296.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 296.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.947 seconds; current allocated memory: 297.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 297.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 301.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.424 seconds; current allocated memory: 301.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 302.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 302.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 303.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 303.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 304.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 304.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 1.008 seconds; current allocated memory: 306.755 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.16 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:27 . Memory (MB): peak = 394.008 ; gain = 305.695
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 147.032 seconds; peak allocated memory: 306.755 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:49 . Memory (MB): peak = 186.164 ; gain = 95.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:49 . Memory (MB): peak = 186.164 ; gain = 95.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 186.164 ; gain = 95.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:52 . Memory (MB): peak = 200.570 ; gain = 110.031
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'sorting.value.V' (huffman_sort.cpp:15) accessed through non-constant indices on dimension 1 (./huffman.h:30:8), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sorting.value.V' (huffman_sort.cpp:15) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'sorting.frequency.V' (huffman_sort.cpp:15) accessed through non-constant indices on dimension 1 (./huffman.h:30:8), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sorting.frequency.V' (huffman_sort.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:02:07 . Memory (MB): peak = 273.508 ; gain = 182.969
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:30:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:42:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:02:30 . Memory (MB): peak = 420.418 ; gain = 329.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 152.83 seconds; current allocated memory: 354.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 354.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 354.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 355.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[6].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:43->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [3557]  (1.77 ns)
	'phi' operation ('digit_histogram[6].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:43->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [3557]  (0 ns)
	'phi' operation ('digit_histogram_6_V_3', huffman_sort.cpp:43->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:43->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [3235]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:43->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [3514]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:43->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [3515]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.038 seconds; current allocated memory: 364.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.415 seconds; current allocated memory: 380.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.407 seconds; current allocated memory: 381.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 382.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (7.683ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('intermediate_freq.V', huffman_create_tree.cpp:25->huffman_encoding.cpp:39) on array 'frequency.V', huffman_create_tree.cpp:9->huffman_encoding.cpp:39 [30]  (3.25 ns)
	'icmp' operation ('icmp_ln27_1', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [37]  (2.47 ns)
	'xor' operation ('xor_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [38]  (0 ns)
	'and' operation ('and_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [39]  (0 ns)
	'or' operation ('or_ln27', huffman_create_tree.cpp:27->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 382.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 382.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 382.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 383.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 383.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 383.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 383.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 383.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 384.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 384.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 384.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 384.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 384.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.283 seconds; current allocated memory: 384.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 1.125 seconds; current allocated memory: 385.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 385.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_2568_32_2_1' to 'huffman_encoding_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_2568_9_2_1' to 'huffman_encoding_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sort' is 10502 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 3.694 seconds; current allocated memory: 401.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 11.55 seconds; current allocated memory: 406.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 406.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 407.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 407.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 408.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 408.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 408.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.998 seconds; current allocated memory: 410.873 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.16 MHz
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'huffman_encoding_eOg'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'huffman_encoding_fYi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digidEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:03:35 . Memory (MB): peak = 567.906 ; gain = 477.367
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 215.173 seconds; peak allocated memory: 410.873 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:53 . Memory (MB): peak = 186.828 ; gain = 96.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:53 . Memory (MB): peak = 186.828 ; gain = 96.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:55 . Memory (MB): peak = 186.828 ; gain = 96.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:56 . Memory (MB): peak = 200.789 ; gain = 110.492
WARNING: [XFORM 203-104] Completely partitioning array 'frequency.V' (huffman_create_tree.cpp:10) accessed through non-constant indices on dimension 1 (huffman_create_tree.cpp:58:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:58:9) to (huffman_create_tree.cpp:18:41) in function 'create_tree'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:05 . Memory (MB): peak = 262.207 ; gain = 171.910
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:38:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:54:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:61:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:02:38 . Memory (MB): peak = 683.082 ; gain = 592.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 158.775 seconds; current allocated memory: 556.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 556.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 556.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 556.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[14].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [224]  (1.77 ns)
	'phi' operation ('digit_histogram[14].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [224]  (0 ns)
	'phi' operation ('digit_histogram_14_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [158]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.164 seconds; current allocated memory: 557.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 561.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.092 seconds; current allocated memory: 561.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds;==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:56 . Memory (MB): peak = 187.332 ; gain = 97.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:56 . Memory (MB): peak = 187.332 ; gain = 97.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:59 . Memory (MB): peak = 187.332 ; gain = 97.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:00 . Memory (MB): peak = 201.355 ; gain = 111.961
WARNING: [XFORM 203-104] Completely partitioning array 'frequency.V' (huffman_create_tree.cpp:10) accessed through non-constant indices on dimension 1 (huffman_create_tree.cpp:58:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:58:9) to (huffman_create_tree.cpp:18:41) in function 'create_tree'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:09 . Memory (MB): peak = 263.582 ; gain = 174.188
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:38:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:54:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:61:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:02:40 . Memory (MB): peak = 684.695 ; gain = 595.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 161.229 seconds; current allocated memory: 556.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 556.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 556.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 556.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[11].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [227]  (1.77 ns)
	'phi' operation ('digit_histogram[11].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [227]  (0 ns)
	'phi' operation ('digit_histogram_11_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [161]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.949 seconds; current allocated memory: 557.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 561.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 561.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 561.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.661ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('node_freq.V', huffman_create_tree.cpp:28->huffman_encoding.cpp:39) on array 'in_frequency_V' [290]  (3.25 ns)
	'icmp' operation ('icmp_ln29', huffman_create_tree.cpp:29->huffman_encoding.cpp:39) [296]  (2.47 ns)
	'and' operation ('and_ln29', huffman_create_tree.cpp:29->huffman_encoding.cpp:39) [298]  (0.978 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 679.368 seconds; current allocated memory: 574.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 115.773 seconds; current allocated memory: 782.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 191.709 seconds; current allocated memory: 782.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 782.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 783.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 783.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.998 seconds; current allocated memory: 783.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 783.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.131 seconds; current allocated memory: 783.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 784.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.938 seconds; current allocated memory: 784.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 784.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 784.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.924 seconds; current allocated memory: 784.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 1.727 seconds; current allocated memory: 785.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 1.233 seconds; current allocated memory: 785.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 1.352 seconds; current allocated memory: 788.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 2.341 seconds; current allocated memory: 789.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_2558_32_2_1' to 'huffman_encoding_ibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'create_tree' is 16320 from HDL expression: ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 267.693 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 201.086 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 1.584 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 1.479 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 1.516 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.491 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 1.675 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.46 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'huffman_encoding_ibs'
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:24:33 ; elapsed = 00:27:59 . Memory (MB): peak = 2571.297 ; gain = 2481.902
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 1681.3 seconds; peak allocated memory: 1.417 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:02:00 . Memory (MB): peak = 186.969 ; gain = 119.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:02:00 . Memory (MB): peak = 186.969 ; gain = 119.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:03 . Memory (MB): peak = 186.969 ; gain = 119.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:03 . Memory (MB): peak = 201.055 ; gain = 133.910
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:10) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
ERROR: [XFORM 203-123] Cannot stream  'sorted_copy1.value.V': Array streaming shall only be appiled to top function's argument.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
ERROR: [HLS 200-70] pragma 'INTERFACE axis variable=&in' has unknown option 'variable'
ERROR: [HLS 200-70] '#pragma HLS INTERFACE axis variable=&in' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 186.465 ; gain = 97.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 186.465 ; gain = 97.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:34 . Memory (MB): peak = 186.465 ; gain = 97.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:35 . Memory (MB): peak = 201.355 ; gain = 111.934
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (huffman_create_tree.cpp:9:1) on argument 'in.value.V' (huffman_create_tree.cpp:4). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (huffman_create_tree.cpp:9:1) on argument 'in.frequency.V' (huffman_create_tree.cpp:4). This interface directive will be discarded. Please apply it on an argument of top module.
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:19:47) to (huffman_create_tree.cpp:30:13) in function 'create_tree'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:43:21) to (huffman_create_tree.cpp:46:13) in function 'create_tree'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:37 . Memory (MB): peak = 247.227 ; gain = 157.805
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:39:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:54:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:49:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:62:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:39 . Memory (MB): peak = 346.762 ; gain = 257.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.019 seconds; current allocated memory: 289.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 289.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 289.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 289.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[14].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [224]  (1.77 ns)
	'phi' operation ('digit_histogram[14].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [224]  (0 ns)
	'phi' operation ('digit_histogram_14_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [158]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.828 seconds; current allocated memory: 290.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 294.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 294.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 294.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (8.381ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('frequency_1_V_load', huffman_create_tree.cpp:28->huffman_encoding.cpp:39) on array 'frequency[1].V', huffman_create_tree.cpp:11->huffman_encoding.cpp:39 [35]  (3.25 ns)
	'select' operation ('intermediate_freq.V', huffman_create_tree.cpp:28->huffman_encoding.cpp:39) [37]  (0.698 ns)
	'icmp' operation ('icmp_ln30_1', huffman_create_tree.cpp:30->huffman_encoding.cpp:39) [44]  (2.47 ns)
	'xor' operation ('xor_ln30', huffman_create_tree.cpp:30->huffman_encoding.cpp:39) [45]  (0 ns)
	'and' operation ('and_ln30', huffman_create_tree.cpp:30->huffman_encoding.cpp:39) [46]  (0 ns)
	'or' operation ('or_ln30', huffman_create_tree.cpp:30->huffman_encoding.cpp:39) [48]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 294.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 295.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 295.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 295.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 296.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 296.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 296.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 296.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 296.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 297.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 297.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 297.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 297.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 297.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 298.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 298.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 301.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 302.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 302.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 303.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 304.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 304.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 305.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 305.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 307.320 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.32 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_udo_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_yd2_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_Aem_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_Aem_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cBew_U(start_for_Block_cBew)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pCeG_U(start_for_Block_pCeG)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_yd2_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_Aem_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_yd2_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_Aem_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:02:06 . Memory (MB): peak = 395.363 ; gain = 305.941
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 126.374 seconds; peak allocated memory: 307.320 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:44 . Memory (MB): peak = 186.270 ; gain = 96.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:44 . Memory (MB): peak = 186.270 ; gain = 96.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:47 . Memory (MB): peak = 186.270 ; gain = 96.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:48 . Memory (MB): peak = 201.129 ; gain = 111.422
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (huffman_create_tree.cpp:9:1) on argument 'in.value.V' (huffman_create_tree.cpp:4). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (huffman_create_tree.cpp:9:1) on argument 'in.frequency.V' (huffman_create_tree.cpp:4). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-104] Completely partitioning array 'frequency.V' (huffman_create_tree.cpp:11) accessed through non-constant indices on dimension 1 (huffman_create_tree.cpp:59:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:59:9) to (huffman_create_tree.cpp:19:41) in function 'create_tree'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:01:57 . Memory (MB): peak = 262.273 ; gain = 172.566
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:39:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:62:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:02:28 . Memory (MB): peak = 682.105 ; gain = 592.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 149.047 seconds; current allocated memory: 556.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 556.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 556.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 556.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[10].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [228]  (1.77 ns)
	'phi' operation ('digit_histogram[10].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [228]  (0 ns)
	'phi' operation ('digit_histogram_10_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [162]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.035 seconds; current allocated memory: 557.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 561.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.144 seconds; current allocated memory: 561.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 561.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.661ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'load' operation ('node_freq.V', huffman_create_tree.cpp:29->huffman_encoding.cpp:39) on array 'in_frequency_V' [290]  (3.25 ns)
	'icmp' operation ('icmp_ln30', huffman_create_tree.cpp:30->huffman_encoding.cpp:39) [296]  (2.47 ns)
	'and' operation ('and_ln30', huffman_create_tree.cpp:30->huffman_encoding.cpp:39) [298]  (0.978 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 674.152 seconds; current allocated memory: 574.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 111.202 seconds; current allocated memory: 782.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 177.285 seconds; current allocated memory: 782.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 783.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 783.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 783.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 783.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 783.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.083 seconds; current allocated memory: 784.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 784.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 784.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 784.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 784.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.997 seconds; current allocated memory: 784.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 785.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 785.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 1.245 seconds; current allocated memory: 788.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 2.244 seconds; current allocated memory: 789.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_2558_32_2_1' to 'huffman_encoding_ibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'create_tree' is 16320 from HDL expression: ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 267.255 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 210.467 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 1.321 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 1.281 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 1.315 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.356 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 1.629 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.46 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'huffman_encoding_ibs'
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:24:15 ; elapsed = 00:27:23 . Memory (MB): peak = 2571.211 ; gain = 2481.504
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 1644.86 seconds; peak allocated memory: 1.417 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:45 . Memory (MB): peak = 186.453 ; gain = 95.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:45 . Memory (MB): peak = 186.453 ; gain = 95.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:47 . Memory (MB): peak = 186.453 ; gain = 95.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:48 . Memory (MB): peak = 200.988 ; gain = 110.434
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:50 . Memory (MB): peak = 247.648 ; gain = 157.094
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:43:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:52:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:56:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:57:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:58:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:65:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:52 . Memory (MB): peak = 347.121 ; gain = 256.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 112.597 seconds; current allocated memory: 289.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 289.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 289.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[15].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [223]  (1.77 ns)
	'phi' operation ('digit_histogram[15].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [223]  (0 ns)
	'phi' operation ('digit_histogram_15_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [157]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.661 seconds; current allocated memory: 290.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 294.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 294.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 294.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln32_1', huffman_create_tree.cpp:32->huffman_encoding.cpp:39) [49]  (2.47 ns)
	'xor' operation ('xor_ln32', huffman_create_tree.cpp:32->huffman_encoding.cpp:39) [50]  (0 ns)
	'and' operation ('and_ln32', huffman_create_tree.cpp:32->huffman_encoding.cpp:39) [51]  (0 ns)
	'or' operation ('or_ln32', huffman_create_tree.cpp:32->huffman_encoding.cpp:39) [53]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 294.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 295.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 295.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 295.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 295.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 296.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 296.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 296.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 296.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 296.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 296.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 296.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 297.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 297.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 297.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 298.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 301.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 302.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 302.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 303.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 303.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 304.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 304.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 305.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 307.183 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.49 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:02:17 . Memory (MB): peak = 394.859 ; gain = 304.305
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 137.017 seconds; peak allocated memory: 307.183 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:28 . Memory (MB): peak = 186.848 ; gain = 97.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:28 . Memory (MB): peak = 186.848 ; gain = 97.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:29 . Memory (MB): peak = 186.848 ; gain = 97.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:29 . Memory (MB): peak = 201.148 ; gain = 111.438
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:17:47) to (huffman_create_tree.cpp:33:9) in function 'create_tree'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:31 . Memory (MB): peak = 248.129 ; gain = 158.418
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:35:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:42:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:44:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:53:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:57:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:58:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:59:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:66:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:33 . Memory (MB): peak = 347.195 ; gain = 257.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.088 seconds; current allocated memory: 289.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 289.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 289.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 289.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[7].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [231]  (1.77 ns)
	'phi' operation ('digit_histogram[7].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [231]  (0 ns)
	'phi' operation ('digit_histogram_7_V_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [165]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 290.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 294.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 294.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 294.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln29_1', huffman_create_tree.cpp:29->huffman_encoding.cpp:39) [38]  (2.47 ns)
	'xor' operation ('xor_ln29', huffman_create_tree.cpp:29->huffman_encoding.cpp:39) [39]  (0 ns)
	'and' operation ('and_ln29', huffman_create_tree.cpp:29->huffman_encoding.cpp:39) [40]  (0 ns)
	'or' operation ('condition', huffman_create_tree.cpp:29->huffman_encoding.cpp:39) [41]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 294.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 295.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 295.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 295.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 295.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 296.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 296.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 296.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 296.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 296.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 296.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 296.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 297.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 297.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 297.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 298.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 301.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 302.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 302.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 303.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 303.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 304.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 304.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 305.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 307.189 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.49 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:55 . Memory (MB): peak = 394.738 ; gain = 305.027
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 115.333 seconds; peak allocated memory: 307.189 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:29 . Memory (MB): peak = 187.270 ; gain = 96.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:29 . Memory (MB): peak = 187.270 ; gain = 96.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:31 . Memory (MB): peak = 187.270 ; gain = 96.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:31 . Memory (MB): peak = 201.129 ; gain = 110.805
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:33 . Memory (MB): peak = 247.793 ; gain = 157.469
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:43:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:52:28)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:56:13)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (huffman_create_tree.cpp:57:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:58:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:65:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:35 . Memory (MB): peak = 346.793 ; gain = 256.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 94.921 seconds; current allocated memory: 289.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 289.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 289.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[8].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [230]  (1.77 ns)
	'phi' operation ('digit_histogram[8].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [230]  (0 ns)
	'phi' operation ('digit_histogram_8_V_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [164]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.661 seconds; current allocated memory: 290.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 294.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 294.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 294.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln32_1', huffman_create_tree.cpp:32->huffman_encoding.cpp:39) [49]  (2.47 ns)
	'xor' operation ('xor_ln32', huffman_create_tree.cpp:32->huffman_encoding.cpp:39) [50]  (0 ns)
	'and' operation ('and_ln32', huffman_create_tree.cpp:32->huffman_encoding.cpp:39) [51]  (0 ns)
	'or' operation ('or_ln32', huffman_create_tree.cpp:32->huffman_encoding.cpp:39) [53]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 294.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 295.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 295.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 295.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 295.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 296.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 296.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 296.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 296.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 296.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 296.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 296.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 297.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 297.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 297.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 298.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 301.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.257 seconds; current allocated memory: 302.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 302.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 303.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 303.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 304.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 304.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 305.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 307.183 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.49 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_tde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:58 . Memory (MB): peak = 394.531 ; gain = 304.207
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 118.224 seconds; peak allocated memory: 307.183 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:30 . Memory (MB): peak = 187.234 ; gain = 96.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:30 . Memory (MB): peak = 187.234 ; gain = 96.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:31 . Memory (MB): peak = 187.234 ; gain = 96.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:32 . Memory (MB): peak = 201.609 ; gain = 111.090
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.frequency.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:19:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:34 . Memory (MB): peak = 248.512 ; gain = 157.992
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:43:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:58:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:60:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:59:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:54:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:67:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.value.V' (huffman_encoding.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy1.frequency.V' (huffman_encoding.cpp:31:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:36 . Memory (MB): peak = 347.125 ; gain = 256.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 96.001 seconds; current allocated memory: 289.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 289.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 289.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 289.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[4].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [234]  (1.77 ns)
	'phi' operation ('digit_histogram[4].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [234]  (0 ns)
	'phi' operation ('digit_histogram_4_V_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [168]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 291.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 294.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 294.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 294.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [64]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [67]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 295.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 295.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 295.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 296.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 296.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 296.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 296.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 296.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 297.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 297.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 297.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 297.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 297.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 297.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 298.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 298.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 302.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.237 seconds; current allocated memory: 302.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 303.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 304.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 304.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 304.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 305.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 305.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy1_frequen' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 307.773 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.49 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_udo_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_yd2_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_Aem_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_Aem_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cBew_U(start_for_Block_cBew)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pCeG_U(start_for_Block_pCeG)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_yd2_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_Aem_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_yd2_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_Aem_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:02:00 . Memory (MB): peak = 395.813 ; gain = 305.293
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 120.006 seconds; peak allocated memory: 307.773 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 187.184 ; gain = 97.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 187.184 ; gain = 97.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:56 . Memory (MB): peak = 187.184 ; gain = 97.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:57 . Memory (MB): peak = 201.410 ; gain = 111.953
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:59 . Memory (MB): peak = 247.848 ; gain = 158.391
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:01 . Memory (MB): peak = 347.547 ; gain = 258.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 122.036 seconds; current allocated memory: 290.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 290.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 290.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 290.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[0].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [238]  (1.77 ns)
	'phi' operation ('digit_histogram[0].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [238]  (0 ns)
	'phi' operation ('digit_histogram_0_V_4', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [172]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.816 seconds; current allocated memory: 291.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 295.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 295.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 295.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 295.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 296.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 296.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 296.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 296.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 297.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 297.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 297.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 297.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 297.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 297.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 297.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 298.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 298.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 299.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 299.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 302.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.417 seconds; current allocated memory: 303.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 304.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 1.025 seconds; current allocated memory: 304.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 305.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 305.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 306.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 306.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 308.417 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.49 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:29 . Memory (MB): peak = 396.738 ; gain = 307.281
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 148.746 seconds; peak allocated memory: 308.417 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:02:00 . Memory (MB): peak = 187.164 ; gain = 96.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:02:00 . Memory (MB): peak = 187.164 ; gain = 96.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:02:05 . Memory (MB): peak = 187.164 ; gain = 96.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:06 . Memory (MB): peak = 201.969 ; gain = 111.258
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:08 . Memory (MB): peak = 248.508 ; gain = 157.797
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:11 . Memory (MB): peak = 347.676 ; gain = 256.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 131.216 seconds; current allocated memory: 290.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 290.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 290.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 290.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[14].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [224]  (1.77 ns)
	'phi' operation ('digit_histogram[14].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [224]  (0 ns)
	'phi' operation ('digit_histogram_14_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [158]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.656 seconds; current allocated memory: 291.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 295.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 295.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 295.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 295.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 296.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 296.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 296.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 296.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 297.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 297.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 297.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 297.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 297.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 297.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 297.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 298.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 298.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 299.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 299.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 302.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.479 seconds; current allocated memory: 303.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 304.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 304.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 305.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 305.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 306.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 306.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 1.035 seconds; current allocated memory: 308.417 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.49 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:02:40 . Memory (MB): peak = 397.492 ; gain = 306.781
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 160.355 seconds; peak allocated memory: 308.417 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:53 . Memory (MB): peak = 186.527 ; gain = 97.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:53 . Memory (MB): peak = 186.527 ; gain = 97.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:56 . Memory (MB): peak = 186.527 ; gain = 97.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:56 . Memory (MB): peak = 201.539 ; gain = 112.246
WARNING: [XFORM 203-104] Completely partitioning array 'frequency.V' (huffman_create_tree.cpp:11) accessed through non-constant indices on dimension 1 (huffman_create_tree.cpp:66:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:66:9) to (huffman_create_tree.cpp:21:41) in function 'create_tree'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:02:07 . Memory (MB): peak = 264.297 ; gain = 175.004
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:35:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:43:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:60:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:62:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:69:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:02:49 . Memory (MB): peak = 684.879 ; gain = 595.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 170.029 seconds; current allocated memory: 556.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 556.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 556.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 556.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[13].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [225]  (1.77 ns)
	'phi' operation ('digit_histogram[13].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [225]  (0 ns)
	'phi' operation ('digit_histogram_13_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [159]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.993 seconds; current allocated memory: 558.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.947 seconds; current allocated memory: 561.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.006 seconds; current allocated memory: 561.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 561.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (8.979ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'mux' operation ('intermediate_freq.V', huffman_create_tree.cpp:48->huffman_encoding.cpp:39) [313]  (2.78 ns)
	multiplexor before 'phi' operation ('intermediate_freq.V') with incoming values : ('intermediate_freq.V', huffman_create_tree.cpp:31->huffman_encoding.cpp:39) ('intermediate_freq.V', huffman_create_tree.cpp:48->huffman_encoding.cpp:39) [329]  (1.77 ns)
	'phi' operation ('intermediate_freq.V') with incoming values : ('intermediate_freq.V', huffman_create_tree.cpp:31->huffman_encoding.cpp:39) ('intermediate_freq.V', huffman_create_tree.cpp:48->huffman_encoding.cpp:39) [329]  (0 ns)
	'icmp' operation ('icmp_ln51_1', huffman_create_tree.cpp:51->huffman_encoding.cpp:39) [331]  (2.47 ns)
	'xor' operation ('xor_ln51', huffman_create_tree.cpp:51->huffman_encoding.cpp:39) [332]  (0 ns)
	'and' operation ('and_ln51', huffman_create_tree.cpp:51->huffman_encoding.cpp:39) [333]  (0 ns)
	'or' operation ('or_ln51', huffman_create_tree.cpp:51->huffman_encoding.cpp:39) [335]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2016.69 seconds; current allocated memory: 574.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 129.081 seconds; current allocated memory: 762.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 167.134 seconds; current allocated memory: 763.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 763.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 764.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 764.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 764.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 764.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 764.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 765.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 765.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 765.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 765.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.899 seconds; current allocated memory: 765.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 1.507 seconds; current allocated memory: 766.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 1.204 seconds; current allocated memory: 766.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 1.232 seconds; current allocated memory: 769.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 2.261 seconds; current allocated memory: 770.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_2558_32_2_1' to 'huffman_encoding_ibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'create_tree' is 8269 from HDL expression: (~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op1368_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op1367_read_state7 == 1'b1))) & (icmp_ln21_reg_400746 == 1'd1) & (1'b1 == ap_CS_fsm_state7))
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 298.793 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 180.095 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 1.374 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 1.439 seconds; current allocated memory: 1.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_flbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 1.367 seconds; current allocated memory: 1.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 1.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 1.711 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.37 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'huffman_encoding_ibs'
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_flbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_mb6_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_rcU_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_rcU_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_udo_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_vdy_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cyd2_U(start_for_Block_cyd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_zec_U(start_for_create_zec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pAem_U(start_for_Block_pAem)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_rcU_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_vdy_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_mb6_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_rcU_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_udo_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_vdy_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_xdS_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:46:51 ; elapsed = 00:50:10 . Memory (MB): peak = 2747.262 ; gain = 2657.969
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 3012.12 seconds; peak allocated memory: 1.958 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:51 . Memory (MB): peak = 186.363 ; gain = 96.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:51 . Memory (MB): peak = 186.363 ; gain = 96.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:53 . Memory (MB): peak = 186.363 ; gain = 96.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:54 . Memory (MB): peak = 201.836 ; gain = 112.332
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:29:50) to (huffman_create_codeword.cpp:35:7) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:56 . Memory (MB): peak = 248.508 ; gain = 159.004
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:12:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:34:26)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:58 . Memory (MB): peak = 347.680 ; gain = 258.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.132 seconds; current allocated memory: 290.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 290.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 290.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 290.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[12].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [226]  (1.77 ns)
	'phi' operation ('digit_histogram[12].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [226]  (0 ns)
	'phi' operation ('digit_histogram_12_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [160]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.664 seconds; current allocated memory: 291.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 295.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 295.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 295.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 295.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 296.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 296.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 296.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 296.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 297.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 297.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 297.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:16) on array 'first_codeword.V', huffman_create_codeword.cpp:9 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:16) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln16', huffman_create_codeword.cpp:16) of variable 'shl_ln', huffman_create_codeword.cpp:16 on array 'first_codeword.V', huffman_create_codeword.cpp:9 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 297.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 297.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 297.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 297.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 298.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 298.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 299.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 299.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 302.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 303.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 304.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 304.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 305.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 305.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 306.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 306.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 308.417 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.49 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:25 . Memory (MB): peak = 396.746 ; gain = 307.242
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 145.443 seconds; peak allocated memory: 308.417 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 186.102 ; gain = 96.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 186.102 ; gain = 96.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:55 . Memory (MB): peak = 186.102 ; gain = 96.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:56 . Memory (MB): peak = 202.020 ; gain = 111.922
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits'  should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'symbol_bits' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'encoding.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:36:52) to (huffman_create_codeword.cpp:42:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:59 . Memory (MB): peak = 248.703 ; gain = 158.605
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:16:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:22:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:41:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:02:01 . Memory (MB): peak = 348.125 ; gain = 258.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 121.794 seconds; current allocated memory: 290.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 290.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 290.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 290.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[13].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [225]  (1.77 ns)
	'phi' operation ('digit_histogram[13].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [225]  (0 ns)
	'phi' operation ('digit_histogram_13_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [159]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.652 seconds; current allocated memory: 291.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 295.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 295.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 295.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 295.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 296.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 296.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 296.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 296.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 297.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 297.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 297.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln22', huffman_create_codeword.cpp:22) of variable 'shl_ln', huffman_create_codeword.cpp:22 on array 'first_codeword.V', huffman_create_codeword.cpp:13 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:22) on array 'first_codeword.V', huffman_create_codeword.cpp:13.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:22) on array 'first_codeword.V', huffman_create_codeword.cpp:13 [26]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:22) [30]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln22', huffman_create_codeword.cpp:22) of variable 'shl_ln', huffman_create_codeword.cpp:22 on array 'first_codeword.V', huffman_create_codeword.cpp:13 [33]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 297.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 297.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 298.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 298.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 298.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 298.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 299.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 299.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 302.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.359 seconds; current allocated memory: 303.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 304.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 304.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 305.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 305.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 306.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 306.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_2' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_codeword_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 308.365 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.49 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_rcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'truncated_length_his_3_U(fifo_w9_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'symbol_bits_channel_U(fifo_w5_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cxdS_U(start_for_Block_cxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_yd2_U(start_for_create_yd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pzec_U(start_for_Block_pzec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:02:27 . Memory (MB): peak = 396.898 ; gain = 306.801
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 147.299 seconds; peak allocated memory: 308.365 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:51 . Memory (MB): peak = 186.574 ; gain = 96.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 186.574 ; gain = 96.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:54 . Memory (MB): peak = 186.574 ; gain = 96.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:55 . Memory (MB): peak = 201.578 ; gain = 111.508
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits'  should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
ERROR: [XFORM 203-123] Cannot stream  'first_codeword_fifo.V': a local variable is streamable only if it is in a dataflow region.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:37 . Memory (MB): peak = 186.387 ; gain = 95.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:37 . Memory (MB): peak = 186.387 ; gain = 95.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:39 . Memory (MB): peak = 186.387 ; gain = 95.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:39 . Memory (MB): peak = 200.984 ; gain = 110.523
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:33:52) to (huffman_create_codeword.cpp:39:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:42 . Memory (MB): peak = 247.207 ; gain = 156.746
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:13:5)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:23)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:38:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:44 . Memory (MB): peak = 347.965 ; gain = 257.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.45 seconds; current allocated memory: 290.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 290.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 290.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 290.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[6].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [232]  (1.77 ns)
	'phi' operation ('digit_histogram[6].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [232]  (0 ns)
	'phi' operation ('digit_histogram_6_V_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [166]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.656 seconds; current allocated memory: 291.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 295.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 295.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 295.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 295.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 296.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 296.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 296.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 296.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 297.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 297.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 297.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
WARNING: [SCHED 204-68] The II Violation in module 'create_codeword' (Loop: first_codewords): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('first_codeword_V_add_2_write_ln19', huffman_create_codeword.cpp:19) of variable 'shl_ln', huffman_create_codeword.cpp:19 on array 'first_codeword.V', huffman_create_codeword.cpp:10 and 'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:19) on array 'first_codeword.V', huffman_create_codeword.cpp:10.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.01788ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_codeword' consists of the following:
	'load' operation ('first_codeword_V_loa', huffman_create_codeword.cpp:19) on array 'first_codeword.V', huffman_create_codeword.cpp:10 [21]  (2.32 ns)
	'add' operation ('add_ln1503', huffman_create_codeword.cpp:19) [26]  (2.37 ns)
	'store' operation ('first_codeword_V_add_2_write_ln19', huffman_create_codeword.cpp:19) of variable 'shl_ln', huffman_create_codeword.cpp:19 on array 'first_codeword.V', huffman_create_codeword.cpp:10 [29]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 297.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 297.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 297.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 297.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 298.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 298.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 299.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 299.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 302.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 303.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 304.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 304.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 305.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 305.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 306.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 306.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 308.414 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.49 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:10 . Memory (MB): peak = 397.539 ; gain = 307.078
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 129.711 seconds; peak allocated memory: 308.414 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:45 . Memory (MB): peak = 187.059 ; gain = 96.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:45 . Memory (MB): peak = 187.059 ; gain = 96.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:48 . Memory (MB): peak = 187.059 ; gain = 96.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:48 . Memory (MB): peak = 201.719 ; gain = 111.461
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:35:52) to (huffman_create_codeword.cpp:41:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:51 . Memory (MB): peak = 248.082 ; gain = 157.824
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:18:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:19:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:22:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:40:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:41:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:53 . Memory (MB): peak = 347.961 ; gain = 257.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 113.2 seconds; current allocated memory: 290.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 290.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 290.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 290.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[7].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [231]  (1.77 ns)
	'phi' operation ('digit_histogram[7].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [231]  (0 ns)
	'phi' operation ('digit_histogram_7_V_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [165]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.763 seconds; current allocated memory: 291.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 294.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 295.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 295.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 295.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 296.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln28', huffman_compute_bit_length.cpp:28->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:27->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:12->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 296.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 296.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 296.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 297.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 297.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 297.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 297.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 297.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 297.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 297.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 297.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 298.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 298.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 299.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.977 seconds; current allocated memory: 302.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.683 seconds; current allocated memory: 303.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 303.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 304.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 305.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 305.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 306.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 306.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 308.301 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.54 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:02:18 . Memory (MB): peak = 397.473 ; gain = 307.215
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 138.323 seconds; peak allocated memory: 308.301 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:51 . Memory (MB): peak = 186.547 ; gain = 96.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:51 . Memory (MB): peak = 186.547 ; gain = 96.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:53 . Memory (MB): peak = 186.547 ; gain = 96.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:54 . Memory (MB): peak = 202.527 ; gain = 112.352
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:56 . Memory (MB): peak = 248.105 ; gain = 157.930
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:30:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:42:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:43:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:58 . Memory (MB): peak = 347.344 ; gain = 257.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.004 seconds; current allocated memory: 290.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 290.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 290.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 290.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[13].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [225]  (1.77 ns)
	'phi' operation ('digit_histogram[13].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [225]  (0 ns)
	'phi' operation ('digit_histogram_13_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [159]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.662 seconds; current allocated memory: 291.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 294.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 295.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 295.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 295.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 296.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.87075ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:29->huffman_encoding.cpp:40) [51]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln30', huffman_compute_bit_length.cpp:30->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:29->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:13->huffman_encoding.cpp:40 [53]  (3.25 ns)
	blocking operation 1.79 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 296.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 296.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 296.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 297.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 297.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 297.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 297.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 297.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 297.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 297.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 297.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 298.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 298.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 299.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 302.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.419 seconds; current allocated memory: 303.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 303.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 304.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 305.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 305.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 306.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 306.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 308.285 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.54 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_sc4_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:24 . Memory (MB): peak = 396.813 ; gain = 306.637
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 143.902 seconds; peak allocated memory: 308.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:43 . Memory (MB): peak = 186.367 ; gain = 95.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:43 . Memory (MB): peak = 186.367 ; gain = 95.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:46 . Memory (MB): peak = 186.367 ; gain = 95.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:47 . Memory (MB): peak = 201.777 ; gain = 110.414
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:49 . Memory (MB): peak = 248.367 ; gain = 157.004
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:37:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:50:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:51 . Memory (MB): peak = 348.004 ; gain = 256.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.76 seconds; current allocated memory: 290.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 290.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 290.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 290.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[13].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [225]  (1.77 ns)
	'phi' operation ('digit_histogram[13].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [225]  (0 ns)
	'phi' operation ('digit_histogram_13_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [159]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.719 seconds; current allocated memory: 291.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 295.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 295.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 295.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 295.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 296.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (5.079ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_bit_length' consists of the following:
	'add' operation ('length.V', huffman_compute_bit_length.cpp:36->huffman_encoding.cpp:40) [69]  (1.83 ns)
	'store' operation ('child_depth_V_addr_2_write_ln37', huffman_compute_bit_length.cpp:37->huffman_encoding.cpp:40) of variable 'length.V', huffman_compute_bit_length.cpp:36->huffman_encoding.cpp:40 on array 'child_depth.V', huffman_compute_bit_length.cpp:13->huffman_encoding.cpp:40 [72]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 296.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 296.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 297.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 297.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 297.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 297.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 297.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 298.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 298.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 298.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 298.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 298.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 299.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 299.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 302.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 303.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 304.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 305.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 305.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 306.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 306.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 306.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 308.943 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 176.80 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:02:17 . Memory (MB): peak = 397.785 ; gain = 306.422
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 137.305 seconds; peak allocated memory: 308.943 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:48 . Memory (MB): peak = 186.988 ; gain = 97.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:48 . Memory (MB): peak = 186.988 ; gain = 97.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:50 . Memory (MB): peak = 186.988 ; gain = 97.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:51 . Memory (MB): peak = 202.512 ; gain = 112.660
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:53 . Memory (MB): peak = 249.102 ; gain = 159.250
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:40:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:53:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:55 . Memory (MB): peak = 348.250 ; gain = 258.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 116.001 seconds; current allocated memory: 290.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 290.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 290.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 290.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[4].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [234]  (1.77 ns)
	'phi' operation ('digit_histogram[4].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [234]  (0 ns)
	'phi' operation ('digit_histogram_4_V_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [168]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [189]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [190]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.646 seconds; current allocated memory: 291.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 295.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 295.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 295.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 295.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 296.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 296.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 297.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 297.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 297.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 297.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 297.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 298.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 298.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 298.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 298.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 298.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 299.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 299.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 299.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 303.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 303.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 304.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 305.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 305.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 306.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 306.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 307.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 309.227 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 176.80 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:21 . Memory (MB): peak = 398.805 ; gain = 308.953
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 141.251 seconds; peak allocated memory: 309.227 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:51 . Memory (MB): peak = 186.176 ; gain = 96.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:51 . Memory (MB): peak = 186.176 ; gain = 96.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:55 . Memory (MB): peak = 186.176 ; gain = 96.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:56 . Memory (MB): peak = 202.098 ; gain = 112.652
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:58 . Memory (MB): peak = 248.516 ; gain = 159.070
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:40:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:53:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:43:2)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:00 . Memory (MB): peak = 348.527 ; gain = 259.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 120.594 seconds; current allocated memory: 290.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 290.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 290.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 290.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[14].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:44->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [229]  (1.77 ns)
	'phi' operation ('digit_histogram[14].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:44->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [229]  (0 ns)
	'phi' operation ('digit_histogram_14_3', huffman_sort.cpp:44->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:44->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [162]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:44->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [194]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:44->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [195]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.635 seconds; current allocated memory: 292.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 295.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 295.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 295.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 296.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 296.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 297.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 297.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 297.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 297.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 298.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 298.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 298.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 298.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 298.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 298.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 298.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.155 seconds; current allocated memory: 299.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 299.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 299.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 303.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 303.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 304.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 305.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 306.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 306.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 307.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 307.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 309.585 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 176.80 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_sorting_freqeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:02:26 . Memory (MB): peak = 398.750 ; gain = 309.305
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 146.024 seconds; peak allocated memory: 309.585 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:39 . Memory (MB): peak = 186.832 ; gain = 95.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:39 . Memory (MB): peak = 186.832 ; gain = 95.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:40 . Memory (MB): peak = 186.832 ; gain = 95.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:41 . Memory (MB): peak = 202.016 ; gain = 110.840
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:43 . Memory (MB): peak = 248.520 ; gain = 157.344
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:40:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:53:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'digit_histogram.V.i' (huffman_sort.cpp:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'digit_histogram.V.i' (huffman_sort.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:45 . Memory (MB): peak = 346.348 ; gain = 255.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.725 seconds; current allocated memory: 288.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 288.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 288.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 288.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
WARNING: [SCHED 204-68] The II Violation in module 'sort' (Loop: compute_histogram): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('digit_histogram_V_ad_1_write_ln42', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) of variable 'add_ln700', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19 on array 'digit_histogram.V', huffman_sort.cpp:16->huffman_encoding.cpp:19->huffman_encoding.cpp:19 and 'load' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) on array 'digit_histogram.V', huffman_sort.cpp:16->huffman_encoding.cpp:19->huffman_encoding.cpp:19.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (6.467ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	'load' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) on array 'digit_histogram.V', huffman_sort.cpp:16->huffman_encoding.cpp:19->huffman_encoding.cpp:19 [98]  (2.32 ns)
	'add' operation ('add_ln700', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [99]  (1.82 ns)
	'store' operation ('digit_histogram_V_ad_1_write_ln42', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) of variable 'add_ln700', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19 on array 'digit_histogram.V', huffman_sort.cpp:16->huffman_encoding.cpp:19->huffman_encoding.cpp:19 [100]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 289.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 291.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 291.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 291.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 291.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 292.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 292.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 292.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 293.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 293.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 293.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 293.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 293.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 294.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 294.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 294.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 294.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 294.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 295.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 295.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_digit_histogram_V' to 'sort_digit_histogfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 297.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 298.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 299.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 299.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 300.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 300.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 301.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 301.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 303.766 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.63 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_hbi'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_digit_histogfYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digig8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtmb6_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fncg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_pcA_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_pcA_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_tde_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Bew_U(start_for_create_Bew)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pCeG_U(start_for_Block_pCeG)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_pcA_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_tde_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_pcA_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_tde_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:02:08 . Memory (MB): peak = 389.145 ; gain = 297.969
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 127.739 seconds; peak allocated memory: 303.766 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:32 . Memory (MB): peak = 187.180 ; gain = 97.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:32 . Memory (MB): peak = 187.180 ; gain = 97.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:34 . Memory (MB): peak = 187.180 ; gain = 97.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:34 . Memory (MB): peak = 201.496 ; gain = 112.012
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:36 . Memory (MB): peak = 248.859 ; gain = 159.375
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:40:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:53:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:38 . Memory (MB): peak = 347.918 ; gain = 258.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.331 seconds; current allocated memory: 290.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 290.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 290.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 290.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_location[15].V') with incoming values : ('digit_location[1].V', huffman_sort.cpp:51->huffman_encoding.cpp:19->huffman_encoding.cpp:19) ('digit_location[0].V', huffman_sort.cpp:60->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [433]  (1.77 ns)
	'phi' operation ('digit_location[15].V') with incoming values : ('digit_location[1].V', huffman_sort.cpp:51->huffman_encoding.cpp:19->huffman_encoding.cpp:19) ('digit_location[0].V', huffman_sort.cpp:60->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [433]  (0 ns)
	'phi' operation ('digit_location_15_V_3', huffman_sort.cpp:60->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_location[1].V', huffman_sort.cpp:51->huffman_encoding.cpp:19->huffman_encoding.cpp:19) ('digit_location[0].V', huffman_sort.cpp:60->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [358]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:58->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [386]  (2.06 ns)
	'add' operation ('digit_location[0].V', huffman_sort.cpp:60->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [400]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.523 seconds; current allocated memory: 291.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 295.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 295.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 295.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 295.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 296.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 296.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 297.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 297.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 297.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 297.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 297.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 298.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 298.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 298.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 298.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 298.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 299.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 299.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 299.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 303.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.237 seconds; current allocated memory: 303.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 304.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 305.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 305.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 306.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 306.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 307.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 309.172 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 176.80 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:01 . Memory (MB): peak = 398.207 ; gain = 308.723
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 121.427 seconds; peak allocated memory: 309.172 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:58 . Memory (MB): peak = 187.008 ; gain = 100.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:58 . Memory (MB): peak = 187.008 ; gain = 100.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:02 . Memory (MB): peak = 187.008 ; gain = 100.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:03 . Memory (MB): peak = 201.973 ; gain = 115.473
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:06 . Memory (MB): peak = 248.668 ; gain = 162.168
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:40:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:53:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:08 . Memory (MB): peak = 347.613 ; gain = 261.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 129.027 seconds; current allocated memory: 290.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 290.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 290.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 290.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.518 seconds; current allocated memory: 291.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 295.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 295.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 295.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 295.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 296.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 296.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 296.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 297.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 297.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 297.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 297.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 297.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 298.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 298.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 298.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 298.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 298.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 299.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 299.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 302.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.341 seconds; current allocated memory: 303.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 304.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 305.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 305.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 306.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 306.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 306.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 308.913 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 225.78 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:35 . Memory (MB): peak = 398.012 ; gain = 311.512
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 155.142 seconds; peak allocated memory: 308.913 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:59 . Memory (MB): peak = 186.992 ; gain = 97.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:59 . Memory (MB): peak = 186.992 ; gain = 97.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:02:02 . Memory (MB): peak = 186.992 ; gain = 97.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:02 . Memory (MB): peak = 202.957 ; gain = 113.395
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_sort.cpp:58:47) to (huffman_sort.cpp:67:13) in function 'sort'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:05 . Memory (MB): peak = 250.121 ; gain = 160.559
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:40:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:53:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:02:07 . Memory (MB): peak = 349.184 ; gain = 259.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 127.922 seconds; current allocated memory: 291.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 291.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 291.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 291.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.688 seconds; current allocated memory: 292.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 296.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 296.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 296.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 297.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 297.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 297.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 298.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 298.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 298.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 298.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 299.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 299.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 299.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 299.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 299.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 299.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 300.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 300.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 300.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 304.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.442 seconds; current allocated memory: 304.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 305.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 306.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 307.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 307.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 308.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 308.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 1.095 seconds; current allocated memory: 310.393 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 225.78 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:02:35 . Memory (MB): peak = 401.078 ; gain = 311.516
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 154.676 seconds; peak allocated memory: 310.393 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:45 . Memory (MB): peak = 186.855 ; gain = 96.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:45 . Memory (MB): peak = 186.855 ; gain = 96.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:47 . Memory (MB): peak = 186.855 ; gain = 96.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:47 . Memory (MB): peak = 202.695 ; gain = 111.977
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_sort.cpp:58:47) to (huffman_sort.cpp:67:13) in function 'sort'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:50 . Memory (MB): peak = 249.809 ; gain = 159.090
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:40:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:53:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:52 . Memory (MB): peak = 349.137 ; gain = 258.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 112.113 seconds; current allocated memory: 291.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 291.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 291.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 291.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.656ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	multiplexor before 'phi' operation ('digit_histogram[2].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [238]  (1.77 ns)
	'phi' operation ('digit_histogram[2].V') with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [238]  (0 ns)
	'phi' operation ('digit_histogram_2_V_3', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) with incoming values : ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [172]  (0 ns)
	'mux' operation ('t.V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [191]  (2.06 ns)
	'add' operation ('digit_histogram[0].V', huffman_sort.cpp:42->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [192]  (1.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.876 seconds; current allocated memory: 292.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 296.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 296.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 296.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 297.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 297.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 297.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 298.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 298.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 298.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 298.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 299.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 299.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 299.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 299.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 299.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 299.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 300.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 300.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 300.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 304.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.451 seconds; current allocated memory: 304.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 305.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 306.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 307.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 307.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 308.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 308.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 310.421 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 176.80 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:02:18 . Memory (MB): peak = 400.512 ; gain = 309.793
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 137.87 seconds; peak allocated memory: 310.421 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:54 . Memory (MB): peak = 186.336 ; gain = 95.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:54 . Memory (MB): peak = 186.336 ; gain = 95.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:56 . Memory (MB): peak = 186.336 ; gain = 95.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:57 . Memory (MB): peak = 203.027 ; gain = 112.543
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_sort.cpp:66:47) to (huffman_sort.cpp:66:41) in function 'sort'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:00 . Memory (MB): peak = 249.039 ; gain = 158.555
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:40:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:53:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'digit_location.V.i' (huffman_sort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'digit_location.V.i' (huffman_sort.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'digit_location.V.i' (huffman_sort.cpp:75:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:02:02 . Memory (MB): peak = 346.840 ; gain = 256.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 122.67 seconds; current allocated memory: 289.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 289.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 289.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 289.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
WARNING: [SCHED 204-68] The II Violation in module 'sort' (Loop: find_digit_location): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('digit_location_V_add_3_write_ln59', huffman_sort.cpp:59->huffman_encoding.cpp:19->huffman_encoding.cpp:19) of variable 'add_ln209', huffman_sort.cpp:59->huffman_encoding.cpp:19->huffman_encoding.cpp:19 on array 'digit_location.V', huffman_sort.cpp:16->huffman_encoding.cpp:19->huffman_encoding.cpp:19 and 'load' operation ('digit_location_V_loa', huffman_sort.cpp:59->huffman_encoding.cpp:19->huffman_encoding.cpp:19) on array 'digit_location.V', huffman_sort.cpp:16->huffman_encoding.cpp:19->huffman_encoding.cpp:19.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (7.4345ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	'load' operation ('digit_location_V_loa_1', huffman_sort.cpp:69->huffman_encoding.cpp:19->huffman_encoding.cpp:19) on array 'digit_location.V', huffman_sort.cpp:16->huffman_encoding.cpp:19->huffman_encoding.cpp:19 [311]  (2.32 ns)
	'select' operation ('location_curr.V', huffman_sort.cpp:69->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [312]  (0.968 ns)
	'add' operation ('symbol_bits_temp.V', huffman_sort.cpp:76->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [329]  (1.82 ns)
	'phi' operation ('symbol_bits_temp.V') with incoming values : ('symbol_bits_temp.V', huffman_sort.cpp:63->huffman_encoding.cpp:19->huffman_encoding.cpp:19) ('symbol_bits_temp.V', huffman_sort.cpp:76->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [294]  (0 ns)
	'store' operation ('digit_location_V_add_5_write_ln75', huffman_sort.cpp:75->huffman_encoding.cpp:19->huffman_encoding.cpp:19) of variable 'symbol_bits_temp.V' on array 'digit_location.V', huffman_sort.cpp:16->huffman_encoding.cpp:19->huffman_encoding.cpp:19 [328]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 290.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 292.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 292.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 293.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 293.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 293.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 294.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 294.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 294.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 295.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 295.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 295.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 295.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 295.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 295.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 295.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 296.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 296.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 296.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 297.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_digit_location_V' to 'sort_digit_locatifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 299.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.135 seconds; current allocated memory: 299.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 300.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 301.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 301.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 302.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 302.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 303.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 305.225 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.51 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_hbi'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_digit_locatifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digig8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtmb6_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fncg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_pcA_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_pcA_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_tde_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_tde_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_xdS_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_zec_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Bew_U(start_for_create_Bew)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pCeG_U(start_for_Block_pCeG)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_pcA_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_tde_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_pcA_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_tde_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_wdI_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_xdS_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_zec_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:02:28 . Memory (MB): peak = 390.523 ; gain = 300.039
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 148.697 seconds; peak allocated memory: 305.225 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'huffman_canonize_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_compute_bit_length.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_encoding.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:28:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: huffman_encoding.cpp:62:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file huffman_encoding.cpp
INFO: [HLS 200-10] Analyzing design file 'huffman_sort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_create_codeword.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'huffman_truncate_tree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:38 . Memory (MB): peak = 186.680 ; gain = 95.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:38 . Memory (MB): peak = 186.680 ; gain = 95.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:39 . Memory (MB): peak = 186.680 ; gain = 95.813
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:40 . Memory (MB): peak = 202.574 ; gain = 111.707
INFO: [XFORM 203-101] Partitioning array 'frequency.V' (huffman_create_tree.cpp:11) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'digit_location.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digit_histogram.V' (huffman_sort.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_copy_sorted_proc' (huffman_encoding.cpp:29) to a process function for dataflow in function 'huffman_encoding'.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.value.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'filtered.frequency.V' should be updated in process function 'filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.0'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted.1'  should be updated in process function 'sort', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.0'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy1.1'  should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sorted_copy2.value.V' should be updated in process function 'Loop_copy_sorted_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'parent.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'left.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'right.V' should be updated in process function 'create_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'length_histogram.V' should be updated in process function 'compute_bit_length', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'truncated_length_histogram1.V' should be updated in process function 'truncate_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'symbol_bits.V' should be updated in process function 'canonize_tree', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'encoding.V' should be updated in process function 'create_codeword', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'huffman_encoding', detected/extracted 10 process function(s): 
	 'filter'
	 'Block_codeRepl1012_proc'
	 'sort'
	 'Loop_copy_sorted_proc'
	 'create_tree'
	 'compute_bit_length'
	 'truncate_tree'
	 'canonize_tree'
	 'create_codeword'
	 'Block__proc'.
WARNING: [XFORM 203-124] Array  'sorted_copy1.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'sorted_copy1.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_sort.cpp:40:47) to (huffman_sort.cpp:49:29) in function 'sort'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_sort.cpp:67:47) to (huffman_sort.cpp:76:28) in function 'sort'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_tree.cpp:21:47) to (huffman_create_tree.cpp:34:13) in function 'create_tree'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (huffman_create_codeword.cpp:32:52) to (huffman_create_codeword.cpp:38:9) in function 'create_codeword'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:42 . Memory (MB): peak = 248.500 ; gain = 157.633
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'radix_sort' (huffman_sort.cpp:29:61) in function 'sort' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Loop_copy_sorted_proc' to 'Loop_copy_sorted_pro' (huffman_encoding.cpp:29:27)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1012_proc' to 'Block_codeRepl1012_p' (huffman_encoding.cpp:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:30:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:31:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram1.V' (huffman_truncate_tree.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output_length_histogram2.V' (huffman_truncate_tree.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.frequency.V' (huffman_filter.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out.value.V' (huffman_filter.cpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'left.V' (huffman_create_tree.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'right.V' (huffman_create_tree.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:63:20)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:62:28)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency[0].V' (huffman_create_tree.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.V' (huffman_create_tree.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'first_codeword.V' (huffman_create_codeword.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:20:9)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:23:5)
INFO: [HLS 200-472] Inferring partial write operation for 'child_depth.V' (huffman_compute_bit_length.cpp:40:9)
INFO: [HLS 200-472] Inferring partial write operation for 'internal_length_hist' (huffman_compute_bit_length.cpp:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'length_histogram.V' (huffman_compute_bit_length.cpp:53:30)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'symbol_bits.V' (huffman_canonize_tree.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_copy2.value.V' (huffman_encoding.cpp:32:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'current_digit.V.i' (huffman_sort.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.val.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'previous_sorting.fre.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.value.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorting.frequency.V.i' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.0' (./huffman.h:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted.1' (./huffman.h:30:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:44 . Memory (MB): peak = 349.906 ; gain = 259.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_encoding' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.056 seconds; current allocated memory: 292.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 292.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 292.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 292.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_in_to_sorting'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'compute_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'find_digit_location'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 're_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.5595ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'sort' consists of the following:
	'select' operation ('histogram_curr.V', huffman_sort.cpp:48->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [199]  (0.968 ns)
	'add' operation ('symbol_bits_temp.V', huffman_sort.cpp:50->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [248]  (1.82 ns)
	'phi' operation ('symbol_bits_temp.V') with incoming values : ('symbol_bits_temp.V', huffman_sort.cpp:50->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [173]  (0 ns)
	multiplexor before 'phi' operation ('digit_histogram[15].V') with incoming values : ('symbol_bits_temp.V', huffman_sort.cpp:50->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [232]  (1.77 ns)
	'phi' operation ('digit_histogram[15].V') with incoming values : ('symbol_bits_temp.V', huffman_sort.cpp:50->huffman_encoding.cpp:19->huffman_encoding.cpp:19) [232]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.251 seconds; current allocated memory: 293.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 298.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 298.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 298.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'create_tree' consists of the following:
	'icmp' operation ('icmp_ln34_1', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [61]  (2.47 ns)
	'xor' operation ('xor_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [62]  (0 ns)
	'and' operation ('and_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [63]  (0 ns)
	'or' operation ('or_ln34', huffman_create_tree.cpp:34->huffman_encoding.cpp:39) [65]  (0.978 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 298.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 299.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_histogram'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'traverse_tree'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 299.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 299.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 300.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 300.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 300.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 300.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'assign_codewords'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 300.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 301.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 301.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 301.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 301.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 301.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 302.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1012_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1012_p'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 302.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_val' to 'sort_previous_sorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_previous_sorting_fre' to 'sort_previous_sorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_value_V' to 'sort_sorting_valudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_sorting_frequency_V' to 'sort_sorting_freqeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sort_current_digit_V' to 'sort_current_digifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_lshr_32ns_6ns_32_2_1' to 'huffman_encoding_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_mux_164_9_1_1' to 'huffman_encoding_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'huffman_encoding_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 306.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_copy_sorted_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_copy_sorted_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 307.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_0_V' to 'create_tree_frequibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'create_tree_frequency_1_V' to 'create_tree_frequjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 308.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bit_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_child_depth_V' to 'compute_bit_lengtkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_bit_length_internal_length_hist' to 'compute_bit_lengtlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bit_length'.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 308.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncate_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncate_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 309.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canonize_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'canonize_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 309.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_codeword' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'create_codeword_first_codeword_V' to 'create_codeword_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_codeword'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 310.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 310.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_value_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/symbol_histogram_frequency_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/encoding_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_encoding/num_nonzero_symbols' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_encoding' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_value_V' to 'huffman_encoding_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_filtered_frequency_V' to 'huffman_encoding_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_0' to 'huffman_encoding_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_1' to 'huffman_encoding_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_sorted_copy2_value_V' to 'huffman_encoding_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_parent_V' to 'huffman_encoding_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_left_V' to 'huffman_encoding_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_right_V' to 'huffman_encoding_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_length_histogram_V' to 'huffman_encoding_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his' to 'huffman_encoding_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_truncated_length_his_1' to 'huffman_encoding_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'huffman_encoding_symbol_bits_V' to 'huffman_encoding_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl1012_p_U0' to 'start_for_Block_czec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_create_tree_U0' to 'start_for_create_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_encoding'.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 312.733 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 219.32 MHz
INFO: [RTMG 210-286] Generating pipelined shifter : 'huffman_encoding_g8j'
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_previous_sorcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_current_digifYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_tree_frequjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_bit_lengtlbW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'create_codeword_fmb6_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ncg_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_sc4_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_vdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_wdI_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'huffman_encoding_yd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_c20_U(fifo_w9_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd9_loc_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_0_chann_U(fifo_w9_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sorted_copy1_1_chann_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign7_loc_c_U(fifo_w9_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c21_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_c22_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_czec_U(start_for_Block_czec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_Aem_U(start_for_create_Aem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pBew_U(start_for_Block_pBew)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ncg_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_ocq_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_sc4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_vdy_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO huffman_encoding_wdI_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO huffman_encoding_yd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:02:09 . Memory (MB): peak = 405.340 ; gain = 314.473
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_encoding.
INFO: [HLS 200-112] Total elapsed time: 129.515 seconds; peak allocated memory: 312.733 MB.
