{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529720823942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529720823943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 02:27:03 2018 " "Processing started: Sat Jun 23 02:27:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529720823943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720823943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720823943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1529720824285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_onchip_memory2_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_onchip_memory2_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "3 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "4 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "5 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "6 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "7 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "8 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "9 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "10 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "11 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "12 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "13 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "14 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "15 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "16 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "17 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "18 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "19 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "20 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""} { "Info" "ISGN_ENTITY_NAME" "21 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu " "Found entity 21: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529720836115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529720836115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836116 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005 " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529720836117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529720836117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836118 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002 " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529720836118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529720836118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836119 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001 " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529720836119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529720836120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836120 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836137 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w " "Found entity 2: LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836137 ""} { "Info" "ISGN_ENTITY_NAME" "3 LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836137 ""} { "Info" "ISGN_ENTITY_NAME" "4 LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r " "Found entity 4: LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836137 ""} { "Info" "ISGN_ENTITY_NAME" "5 LVDS_echo_FPGA12_qsys_jtag_uart_0 " "Found entity 5: LVDS_echo_FPGA12_qsys_jtag_uart_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_irq_mapper " "Found entity 1: LVDS_echo_FPGA12_qsys_irq_mapper" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836150 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "src_files/tb.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SyncFIFO1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SyncFIFO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncFIFO1 " "Found entity 1: SyncFIFO1" {  } { { "src_files/SyncFIFO1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SyncFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SyncFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncFIFO " "Found entity 1: SyncFIFO" {  } { { "src_files/SyncFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SizedFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SizedFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SizedFIFO " "Found entity 1: SizedFIFO" {  } { { "src_files/SizedFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SizedFIFO.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RevertReg.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RevertReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RevertReg " "Found entity 1: RevertReg" {  } { { "src_files/RevertReg.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RevertReg.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFileLoadSyn.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFileLoadSyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFileLoadSyn " "Found entity 1: RegFileLoadSyn" {  } { { "src_files/RegFileLoadSyn.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836159 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "template src_files/RegFile_1port.v(50) " "Unrecognized synthesis attribute \"template\" at src_files/RegFile_1port.v(50)" {  } { { "src_files/RegFile_1port.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFile_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFile_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_1port " "Found entity 1: RegFile_1port" {  } { { "src_files/RegFile_1port.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836161 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/RegFile.v(71) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/RegFile.v(71)" {  } { { "src_files/RegFile.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile.v" 71 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFile.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "src_files/RegFile.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/module_outport_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/module_outport_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_outport_encoder " "Found entity 1: module_outport_encoder" {  } { { "src_files/module_outport_encoder.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/module_outport_encoder.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/module_gen_grant_carry.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/module_gen_grant_carry.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_gen_grant_carry " "Found entity 1: module_gen_grant_carry" {  } { { "src_files/module_gen_grant_carry.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/module_gen_grant_carry.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTop_fpga2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTop_fpga2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTop_fpga2 " "Found entity 1: mkTop_fpga2" {  } { { "src_files/mkTop_fpga2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga2.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTop_fpga1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTop_fpga1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTop_fpga1 " "Found entity 1: mkTop_fpga1" {  } { { "src_files/mkTop_fpga1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTb.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTb " "Found entity 1: mkTb" {  } { { "src_files/mkTb.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTb.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkSepRouterAllocator.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkSepRouterAllocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkSepRouterAllocator " "Found entity 1: mkSepRouterAllocator" {  } { { "src_files/mkSepRouterAllocator.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkSepRouterAllocator.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterOutputArbitersStatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterOutputArbitersStatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersStatic " "Found entity 1: mkRouterOutputArbitersStatic" {  } { { "src_files/mkRouterOutputArbitersStatic.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkRouterOutputArbitersStatic.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterOutputArbitersRoundRobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterOutputArbitersRoundRobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersRoundRobin " "Found entity 1: mkRouterOutputArbitersRoundRobin" {  } { { "src_files/mkRouterOutputArbitersRoundRobin.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkRouterOutputArbitersRoundRobin.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterInputArbitersStatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterInputArbitersStatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersStatic " "Found entity 1: mkRouterInputArbitersStatic" {  } { { "src_files/mkRouterInputArbitersStatic.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkRouterInputArbitersStatic.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterInputArbitersRoundRobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterInputArbitersRoundRobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersRoundRobin " "Found entity 1: mkRouterInputArbitersRoundRobin" {  } { { "src_files/mkRouterInputArbitersRoundRobin.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkRouterInputArbitersRoundRobin.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkOutputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkOutputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutputArbiter " "Found entity 1: mkOutputArbiter" {  } { { "src_files/mkOutputArbiter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkOutputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkOutPortFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkOutPortFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutPortFIFO " "Found entity 1: mkOutPortFIFO" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkOutPortFIFO.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_host.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_host " "Found entity 1: mkNodeTask_host" {  } { { "src_files/mkNodeTask_host.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_host.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_fpga2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_fpga2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_fpga2_5 " "Found entity 1: mkNodeTask_fpga2_5" {  } { { "src_files/mkNodeTask_fpga2_5.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_fpga2_5.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_fpga1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_fpga1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_fpga1_4 " "Found entity 1: mkNodeTask_fpga1_4" {  } { { "src_files/mkNodeTask_fpga1_4.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_fpga1_4.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_echo2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_echo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_echo2 " "Found entity 1: mkNodeTask_echo2" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_echo1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_echo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_echo1 " "Found entity 1: mkNodeTask_echo1" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNetworkSimple2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNetworkSimple2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetworkSimple2 " "Found entity 1: mkNetworkSimple2" {  } { { "src_files/mkNetworkSimple2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple2.v" 2328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNetworkSimple1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNetworkSimple1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetworkSimple1 " "Found entity 1: mkNetworkSimple1" {  } { { "src_files/mkNetworkSimple1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 2328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkMFpgaTop.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkMFpgaTop.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkMFpgaTop " "Found entity 1: mkMFpgaTop" {  } { { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkMFpgaTop.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkIQRouterCoreSimple.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkIQRouterCoreSimple.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkIQRouterCoreSimple " "Found entity 1: mkIQRouterCoreSimple" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInterFPGA_LVDS.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInterFPGA_LVDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInterFPGA_LVDS " "Found entity 1: mkInterFPGA_LVDS" {  } { { "src_files/mkInterFPGA_LVDS.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkInterFPGA_LVDS.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInputQueue.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInputQueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputQueue " "Found entity 1: mkInputQueue" {  } { { "src_files/mkInputQueue.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkInputQueue.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputArbiter " "Found entity 1: mkInputArbiter" {  } { { "src_files/mkInputArbiter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkInputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkCnctBridge.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkCnctBridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkCnctBridge " "Found entity 1: mkCnctBridge" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/LVDS_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/LVDS_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_fpga " "Found entity 1: LVDS_fpga" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FPGA12_TopNiosInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FPGA12_TopNiosInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA12_TopNiosInterface " "Found entity 1: FPGA12_TopNiosInterface" {  } { { "src_files/FPGA12_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA12_TopNiosInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FPGA2_rst_TopInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FPGA2_rst_TopInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA2_rst_TopInterface " "Found entity 1: FPGA2_rst_TopInterface" {  } { { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA2_rst_TopInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FPGA1_TopNiosInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FPGA1_TopNiosInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA1_TopNiosInterface " "Found entity 1: FPGA1_TopNiosInterface" {  } { { "src_files/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO10.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO10.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO10 " "Found entity 1: FIFO10" {  } { { "src_files/FIFO10.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FIFO10.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2 " "Found entity 1: FIFO2" {  } { { "src_files/FIFO2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FIFO2.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "src_files/FIFO1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FIFO1.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/connect_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file src_files/connect_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/clk_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/clk_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_counter " "Found entity 1: clk_counter" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836227 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2Load.v(65) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2Load.v(65)" {  } { { "src_files/BRAM2Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2Load.v" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2Load.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2Load.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2Load " "Found entity 1: BRAM2Load" {  } { { "src_files/BRAM2Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2Load.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836229 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2BELoad.v(67) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2BELoad.v(67)" {  } { { "src_files/BRAM2BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2BELoad.v" 67 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2BELoad.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2BELoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2BELoad " "Found entity 1: BRAM2BELoad" {  } { { "src_files/BRAM2BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2BELoad.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836231 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2BE.v(65) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2BE.v(65)" {  } { { "src_files/BRAM2BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2BE.v" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2BE.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2BE.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2BE " "Found entity 1: BRAM2BE" {  } { { "src_files/BRAM2BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2BE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836233 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2.v(63) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2.v(63)" {  } { { "src_files/BRAM2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2.v" 63 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2 " "Found entity 1: BRAM2" {  } { { "src_files/BRAM2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836234 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1Load.v(52) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1Load.v(52)" {  } { { "src_files/BRAM1Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1Load.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1Load.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1Load.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1Load " "Found entity 1: BRAM1Load" {  } { { "src_files/BRAM1Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1Load.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836235 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1BELoad.v(54) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1BELoad.v(54)" {  } { { "src_files/BRAM1BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1BELoad.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1BELoad.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1BELoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1BELoad " "Found entity 1: BRAM1BELoad" {  } { { "src_files/BRAM1BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1BELoad.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1BE.v(52) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1BE.v(52)" {  } { { "src_files/BRAM1BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1BE.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1BE.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1BE.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1BE " "Found entity 1: BRAM1BE" {  } { { "src_files/BRAM1BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1BE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836237 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1.v(50) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1.v(50)" {  } { { "src_files/BRAM1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1 " "Found entity 1: BRAM1" {  } { { "src_files/BRAM1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836238 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style src_files/Bram.v(9) " "Unrecognized synthesis attribute \"ram_style\" at src_files/Bram.v(9)" {  } { { "src_files/Bram.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Bram.v" 9 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/Bram.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/Bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bram " "Found entity 1: Bram" {  } { { "src_files/Bram.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Bram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/Both_FPGA_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/Both_FPGA_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Both_FPGA_Top " "Found entity 1: Both_FPGA_Top" {  } { { "src_files/Both_FPGA_Top.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys " "Found entity 1: LVDS_echo_FPGA12_qsys" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720836241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720836241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LVDS_echo_FPGA12_qsys " "Elaborating entity \"LVDS_echo_FPGA12_qsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529720836411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Both_FPGA_Top Both_FPGA_Top:lvds_echo_fpga12_4bit_0 " "Elaborating entity \"Both_FPGA_Top\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_4bit_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA1_TopNiosInterface Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1 " "Elaborating entity \"FPGA1_TopNiosInterface\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\"" {  } { { "src_files/Both_FPGA_Top.v" "F1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkTop_fpga1 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1 " "Elaborating entity \"mkTop_fpga1\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\"" {  } { { "src_files/FPGA1_TopNiosInterface.v" "T1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f " "Elaborating entity \"SizedFIFO\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\"" {  } { { "src_files/mkTop_fpga1.v" "flitsr_port_in_0_f" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetworkSimple1 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc " "Elaborating entity \"mkNetworkSimple1\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\"" {  } { { "src_files/mkTop_fpga1.v" "noc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836562 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836563 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836563 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836572 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836573 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836574 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836574 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836585 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836586 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836586 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720836596 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkIQRouterCoreSimple Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core " "Elaborating entity \"mkIQRouterCoreSimple\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_router_core" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 3714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL mkIQRouterCoreSimple.v(1592) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1592): object \"inPortVL\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836609 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_1 mkIQRouterCoreSimple.v(1597) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1597): object \"inPortVL_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836609 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_2 mkIQRouterCoreSimple.v(1602) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1602): object \"inPortVL_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836609 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_3 mkIQRouterCoreSimple.v(1607) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1607): object \"inPortVL_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836609 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_4 mkIQRouterCoreSimple.v(1612) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1612): object \"inPortVL_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836609 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_5 mkIQRouterCoreSimple.v(1617) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1617): object \"inPortVL_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836609 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_6 mkIQRouterCoreSimple.v(1622) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1622): object \"inPortVL_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836609 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_7 mkIQRouterCoreSimple.v(1627) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1627): object \"inPortVL_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836609 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL mkIQRouterCoreSimple.v(1632) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1632): object \"lockedVL\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836609 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_1 mkIQRouterCoreSimple.v(1636) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1636): object \"lockedVL_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1636 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836609 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_2 mkIQRouterCoreSimple.v(1640) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1640): object \"lockedVL_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_3 mkIQRouterCoreSimple.v(1644) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1644): object \"lockedVL_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_4 mkIQRouterCoreSimple.v(1648) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1648): object \"lockedVL_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_5 mkIQRouterCoreSimple.v(1652) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1652): object \"lockedVL_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_6 mkIQRouterCoreSimple.v(1656) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1656): object \"lockedVL_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_7 mkIQRouterCoreSimple.v(1660) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1660): object \"lockedVL_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0 mkIQRouterCoreSimple.v(1664) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1664): object \"selectedIO_reg_0\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_1 mkIQRouterCoreSimple.v(1668) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1668): object \"selectedIO_reg_0_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1668 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_2 mkIQRouterCoreSimple.v(1672) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1672): object \"selectedIO_reg_0_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_3 mkIQRouterCoreSimple.v(1676) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1676): object \"selectedIO_reg_0_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1676 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_4 mkIQRouterCoreSimple.v(1680) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1680): object \"selectedIO_reg_0_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_5 mkIQRouterCoreSimple.v(1684) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1684): object \"selectedIO_reg_0_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1684 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_6 mkIQRouterCoreSimple.v(1688) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1688): object \"selectedIO_reg_0_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_7 mkIQRouterCoreSimple.v(1692) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1692): object \"selectedIO_reg_0_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1 mkIQRouterCoreSimple.v(1696) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1696): object \"selectedIO_reg_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_1 mkIQRouterCoreSimple.v(1700) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1700): object \"selectedIO_reg_1_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_2 mkIQRouterCoreSimple.v(1704) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1704): object \"selectedIO_reg_1_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_3 mkIQRouterCoreSimple.v(1708) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1708): object \"selectedIO_reg_1_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1708 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_4 mkIQRouterCoreSimple.v(1712) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1712): object \"selectedIO_reg_1_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1712 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836610 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_5 mkIQRouterCoreSimple.v(1716) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1716): object \"selectedIO_reg_1_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_6 mkIQRouterCoreSimple.v(1720) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1720): object \"selectedIO_reg_1_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1720 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_7 mkIQRouterCoreSimple.v(1724) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1724): object \"selectedIO_reg_1_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2 mkIQRouterCoreSimple.v(1728) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1728): object \"selectedIO_reg_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_1 mkIQRouterCoreSimple.v(1732) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1732): object \"selectedIO_reg_2_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_2 mkIQRouterCoreSimple.v(1736) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1736): object \"selectedIO_reg_2_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1736 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_3 mkIQRouterCoreSimple.v(1740) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1740): object \"selectedIO_reg_2_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1740 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_4 mkIQRouterCoreSimple.v(1744) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1744): object \"selectedIO_reg_2_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1744 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_5 mkIQRouterCoreSimple.v(1748) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1748): object \"selectedIO_reg_2_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_6 mkIQRouterCoreSimple.v(1752) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1752): object \"selectedIO_reg_2_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1752 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_7 mkIQRouterCoreSimple.v(1756) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1756): object \"selectedIO_reg_2_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3 mkIQRouterCoreSimple.v(1760) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1760): object \"selectedIO_reg_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_1 mkIQRouterCoreSimple.v(1764) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1764): object \"selectedIO_reg_3_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_2 mkIQRouterCoreSimple.v(1768) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1768): object \"selectedIO_reg_3_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_3 mkIQRouterCoreSimple.v(1772) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1772): object \"selectedIO_reg_3_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_4 mkIQRouterCoreSimple.v(1776) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1776): object \"selectedIO_reg_3_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_5 mkIQRouterCoreSimple.v(1780) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1780): object \"selectedIO_reg_3_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836611 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_6 mkIQRouterCoreSimple.v(1784) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1784): object \"selectedIO_reg_3_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1784 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_7 mkIQRouterCoreSimple.v(1788) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1788): object \"selectedIO_reg_3_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1788 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4 mkIQRouterCoreSimple.v(1792) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1792): object \"selectedIO_reg_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1792 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_1 mkIQRouterCoreSimple.v(1796) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1796): object \"selectedIO_reg_4_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_2 mkIQRouterCoreSimple.v(1800) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1800): object \"selectedIO_reg_4_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1800 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_3 mkIQRouterCoreSimple.v(1804) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1804): object \"selectedIO_reg_4_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_4 mkIQRouterCoreSimple.v(1808) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1808): object \"selectedIO_reg_4_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_5 mkIQRouterCoreSimple.v(1812) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1812): object \"selectedIO_reg_4_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1812 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_6 mkIQRouterCoreSimple.v(1816) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1816): object \"selectedIO_reg_4_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_7 mkIQRouterCoreSimple.v(1820) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1820): object \"selectedIO_reg_4_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5 mkIQRouterCoreSimple.v(1824) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1824): object \"selectedIO_reg_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_1 mkIQRouterCoreSimple.v(1828) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1828): object \"selectedIO_reg_5_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_2 mkIQRouterCoreSimple.v(1832) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1832): object \"selectedIO_reg_5_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1832 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_3 mkIQRouterCoreSimple.v(1836) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1836): object \"selectedIO_reg_5_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_4 mkIQRouterCoreSimple.v(1840) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1840): object \"selectedIO_reg_5_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1840 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_5 mkIQRouterCoreSimple.v(1844) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1844): object \"selectedIO_reg_5_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1844 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836612 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_6 mkIQRouterCoreSimple.v(1848) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1848): object \"selectedIO_reg_5_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1848 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_7 mkIQRouterCoreSimple.v(1852) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1852): object \"selectedIO_reg_5_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6 mkIQRouterCoreSimple.v(1856) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1856): object \"selectedIO_reg_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_1 mkIQRouterCoreSimple.v(1860) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1860): object \"selectedIO_reg_6_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_2 mkIQRouterCoreSimple.v(1864) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1864): object \"selectedIO_reg_6_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_3 mkIQRouterCoreSimple.v(1868) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1868): object \"selectedIO_reg_6_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1868 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_4 mkIQRouterCoreSimple.v(1872) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1872): object \"selectedIO_reg_6_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_5 mkIQRouterCoreSimple.v(1876) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1876): object \"selectedIO_reg_6_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_6 mkIQRouterCoreSimple.v(1880) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1880): object \"selectedIO_reg_6_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_7 mkIQRouterCoreSimple.v(1884) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1884): object \"selectedIO_reg_6_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1884 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7 mkIQRouterCoreSimple.v(1888) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1888): object \"selectedIO_reg_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1888 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_1 mkIQRouterCoreSimple.v(1892) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1892): object \"selectedIO_reg_7_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_2 mkIQRouterCoreSimple.v(1896) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1896): object \"selectedIO_reg_7_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1896 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_3 mkIQRouterCoreSimple.v(1900) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1900): object \"selectedIO_reg_7_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1900 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_4 mkIQRouterCoreSimple.v(1904) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1904): object \"selectedIO_reg_7_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1904 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_5 mkIQRouterCoreSimple.v(1908) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1908): object \"selectedIO_reg_7_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_6 mkIQRouterCoreSimple.v(1912) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1912): object \"selectedIO_reg_7_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1912 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_7 mkIQRouterCoreSimple.v(1916) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1916): object \"selectedIO_reg_7_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1916 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836613 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021 mkIQRouterCoreSimple.v(2025) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2025): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2025 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836614 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022 mkIQRouterCoreSimple.v(2026) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2026): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836614 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023 mkIQRouterCoreSimple.v(2027) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2027): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2027 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836614 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024 mkIQRouterCoreSimple.v(2028) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2028): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2028 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836614 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025 mkIQRouterCoreSimple.v(2029) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2029): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2029 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836614 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026 mkIQRouterCoreSimple.v(2030) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2030): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2030 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836615 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027 mkIQRouterCoreSimple.v(2031) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2031): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2031 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836615 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020 mkIQRouterCoreSimple.v(2101) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2101): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836615 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInputQueue Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers " "Elaborating entity \"mkInputQueue\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "flitBuffers" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_1port Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem " "Elaborating entity \"RegFile_1port\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\"" {  } { { "src_files/mkInputQueue.v" "inputQueue_ifc_mf_ifc_fifoMem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkInputQueue.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkOutPortFIFO Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs " "Elaborating entity \"mkOutPortFIFO\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "outPortFIFOs" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836720 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert mkOutPortFIFO.v(241) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(241): object \"WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert\" assigned a value but never read" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkOutPortFIFO.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836721 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82 mkOutPortFIFO.v(256) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(256): object \"outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82\" assigned a value but never read" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkOutPortFIFO.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720836721 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkSepRouterAllocator Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc " "Elaborating entity \"mkSepRouterAllocator\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "routerAlloc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterInputArbitersRoundRobin Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs " "Elaborating entity \"mkRouterInputArbitersRoundRobin\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\"" {  } { { "src_files/mkSepRouterAllocator.v" "inputArbs" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkSepRouterAllocator.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_gen_grant_carry Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_120 " "Elaborating entity \"module_gen_grant_carry\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_120\"" {  } { { "src_files/mkRouterInputArbitersRoundRobin.v" "instance_gen_grant_carry_120" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkRouterInputArbitersRoundRobin.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterOutputArbitersRoundRobin Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs " "Elaborating entity \"mkRouterOutputArbitersRoundRobin\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs\"" {  } { { "src_files/mkSepRouterAllocator.v" "outputArbs" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkSepRouterAllocator.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720836938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_outport_encoder Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_0 " "Elaborating entity \"module_outport_encoder\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_0\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "instance_outport_encoder_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720837117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_host Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0 " "Elaborating entity \"mkNodeTask_host\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_host.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_host.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838090 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\|FIFO2:flitsFromNw_0 " "Elaborating entity \"FIFO2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\|FIFO2:flitsFromNw_0\"" {  } { { "src_files/mkCnctBridge.v" "flitsFromNw_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_echo1 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1 " "Elaborating entity \"mkNodeTask_echo1\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_dlog mkNodeTask_echo1.v(142) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(142): object \"core_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838117 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_tlog mkNodeTask_echo1.v(151) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(151): object \"core_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838117 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_mergeF_m_notDeqPort mkNodeTask_echo1.v(156) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(156): object \"core_mergeF_m_notDeqPort\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838117 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_saved_source_address mkNodeTask_echo1.v(164) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(164): object \"core_saved_source_address\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838118 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_task_info mkNodeTask_echo1.v(190) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(190): object \"core_task_info\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838118 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_dlog mkNodeTask_echo1.v(210) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(210): object \"fromCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838118 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_tlog mkNodeTask_echo1.v(219) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(219): object \"fromCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838118 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_dlog mkNodeTask_echo1.v(348) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(348): object \"toCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838119 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_tlog mkNodeTask_echo1.v(357) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(357): object \"toCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838119 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d171 mkNodeTask_echo1.v(533) " "Verilog HDL warning at mkNodeTask_echo1.v(533): object TASK_fopen___d171 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 533 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720838120 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d172 mkNodeTask_echo1.v(534) " "Verilog HDL warning at mkNodeTask_echo1.v(534): object TASK_fopen___d172 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 534 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720838120 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d263 mkNodeTask_echo1.v(535) " "Verilog HDL warning at mkNodeTask_echo1.v(535): object TASK_fopen___d263 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 535 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720838120 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d264 mkNodeTask_echo1.v(536) " "Verilog HDL warning at mkNodeTask_echo1.v(536): object TASK_fopen___d264 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 536 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720838120 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d342 mkNodeTask_echo1.v(537) " "Verilog HDL warning at mkNodeTask_echo1.v(537): object TASK_fopen___d342 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 537 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720838120 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d343 mkNodeTask_echo1.v(538) " "Verilog HDL warning at mkNodeTask_echo1.v(538): object TASK_fopen___d343 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720838120 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mkNodeTask_echo1.v(1503) " "Verilog HDL Case Statement warning at mkNodeTask_echo1.v(1503): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 1503 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1529720838135 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_echo1.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838266 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:core_mergeF_dataQ " "Elaborating entity \"FIFO2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:core_mergeF_dataQ\"" {  } { { "src_files/mkNodeTask_echo1.v" "core_mergeF_dataQ" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:pkt_nw2c_0 " "Elaborating entity \"FIFO2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:pkt_nw2c_0\"" {  } { { "src_files/mkNodeTask_echo1.v" "pkt_nw2c_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:splf_c2nw_dataQ " "Elaborating entity \"FIFO2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:splf_c2nw_dataQ\"" {  } { { "src_files/mkNodeTask_echo1.v" "splf_c2nw_dataQ" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_fpga1_4 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_fpga1_4:nodes_4 " "Elaborating entity \"mkNodeTask_fpga1_4\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_fpga1_4:nodes_4\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_4" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_fpga1_4:nodes_4\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_fpga1_4:nodes_4\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_fpga1_4.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_fpga1_4.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838352 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInterFPGA_LVDS Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4 " "Elaborating entity \"mkInterFPGA_LVDS\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\"" {  } { { "src_files/mkTop_fpga1.v" "xfpga4" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncFIFO Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_ " "Elaborating entity \"SyncFIFO\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\"" {  } { { "src_files/mkInterFPGA_LVDS.v" "outin_" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkInterFPGA_LVDS.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_fpga Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1 " "Elaborating entity \"LVDS_fpga\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\"" {  } { { "src_files/FPGA1_TopNiosInterface.v" "fpga1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1 " "Elaborating entity \"tx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\"" {  } { { "src_files/LVDS_fpga.v" "tx1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "src_files/tx.v" "ALTLVDS_TX_component" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tx.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tx.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 200.0 Mbps " "Parameter \"data_rate\" = \"200.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 2 " "Parameter \"outclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 200 " "Parameter \"output_data_rate\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838504 ""}  } { { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tx.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529720838504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tx_lvds_tx.v 6 6 " "Found 6 design units, including 6 entities, in source file db/tx_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_ddio_out " "Found entity 1: tx_ddio_out" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838548 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_cmpr " "Found entity 2: tx_cmpr" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838548 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_cntr " "Found entity 3: tx_cntr" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838548 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_shift_reg " "Found entity 4: tx_shift_reg" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838548 ""} { "Info" "ISGN_ENTITY_NAME" "5 tx_shift_reg1 " "Found entity 5: tx_shift_reg1" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838548 ""} { "Info" "ISGN_ENTITY_NAME" "6 tx_lvds_tx " "Found entity 6: tx_lvds_tx" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720838548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_lvds_tx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated " "Elaborating entity \"tx_lvds_tx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838550 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dffe19a tx_lvds_tx.v(355) " "Verilog HDL or VHDL warning at tx_lvds_tx.v(355): object \"dffe19a\" assigned a value but never read" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 355 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720838551 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ddio_out Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out " "Elaborating entity \"tx_ddio_out\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\"" {  } { { "db/tx_lvds_tx.v" "ddio_out" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cmpr Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cmpr:cmpr10 " "Elaborating entity \"tx_cmpr\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cmpr:cmpr10\"" {  } { { "db/tx_lvds_tx.v" "cmpr10" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cntr Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cntr:cntr13 " "Elaborating entity \"tx_cntr\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cntr:cntr13\"" {  } { { "db/tx_lvds_tx.v" "cntr13" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_reg Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg:outclk_shift " "Elaborating entity \"tx_shift_reg\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg:outclk_shift\"" {  } { { "db/tx_lvds_tx.v" "outclk_shift" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_reg1 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg1:shift_reg23 " "Elaborating entity \"tx_shift_reg1\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg1:shift_reg23\"" {  } { { "db/tx_lvds_tx.v" "shift_reg23" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1 " "Elaborating entity \"rx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\"" {  } { { "src_files/LVDS_fpga.v" "rx1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "src_files/rx.v" "ALTLVDS_RX_component" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 200.0 Mbps " "Parameter \"data_rate\" = \"200.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 200 " "Parameter \"input_data_rate\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=rx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720838633 ""}  } { { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529720838633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/rx_lvds_rx.v 5 5 " "Found 5 design units, including 5 entities, in source file db/rx_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_lvds_ddio_in " "Found entity 1: rx_lvds_ddio_in" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838675 ""} { "Info" "ISGN_ENTITY_NAME" "2 rx_dffpipe " "Found entity 2: rx_dffpipe" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838675 ""} { "Info" "ISGN_ENTITY_NAME" "3 rx_cntr " "Found entity 3: rx_cntr" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838675 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_mux " "Found entity 4: rx_mux" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838675 ""} { "Info" "ISGN_ENTITY_NAME" "5 rx_lvds_rx " "Found entity 5: rx_lvds_rx" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720838675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720838675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_lvds_rx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated " "Elaborating entity \"rx_lvds_rx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_lvds_ddio_in Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in " "Elaborating entity \"rx_lvds_ddio_in\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\"" {  } { { "db/rx_lvds_rx.v" "ddio_in" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dffpipe Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_dffpipe:h_dffpipe " "Elaborating entity \"rx_dffpipe\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_dffpipe:h_dffpipe\"" {  } { { "db/rx_lvds_rx.v" "h_dffpipe" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cntr Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_cntr:bitslip_cntr " "Elaborating entity \"rx_cntr\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_cntr:bitslip_cntr\"" {  } { { "db/rx_lvds_rx.v" "bitslip_cntr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_mux Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_mux:h_mux5a " "Elaborating entity \"rx_mux\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_mux:h_mux5a\"" {  } { { "db/rx_lvds_rx.v" "h_mux5a" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA2_rst_TopInterface Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2 " "Elaborating entity \"FPGA2_rst_TopInterface\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\"" {  } { { "src_files/Both_FPGA_Top.v" "F2" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkTop_fpga2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1 " "Elaborating entity \"mkTop_fpga2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\"" {  } { { "src_files/FPGA2_rst_TopInterface.v" "T1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA2_rst_TopInterface.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetworkSimple2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc " "Elaborating entity \"mkNetworkSimple2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\"" {  } { { "src_files/mkTop_fpga2.v" "noc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga2.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple2.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838801 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838802 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838802 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838802 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple2.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838811 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838811 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838811 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838812 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple2.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838822 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838822 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838823 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple2.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720838832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838833 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838833 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838833 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838833 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529720838834 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_fpga2_5 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_fpga2_5:nodes_5 " "Elaborating entity \"mkNodeTask_fpga2_5\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_fpga2_5:nodes_5\"" {  } { { "src_files/mkTop_fpga2.v" "nodes_5" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga2.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_fpga2_5:nodes_5\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_fpga2_5:nodes_5\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_fpga2_5.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_fpga2_5.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840124 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_echo2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6 " "Elaborating entity \"mkNodeTask_echo2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\"" {  } { { "src_files/mkTop_fpga2.v" "nodes_6" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840141 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_dlog mkNodeTask_echo2.v(142) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(142): object \"core_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840143 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_tlog mkNodeTask_echo2.v(151) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(151): object \"core_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840143 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_mergeF_m_notDeqPort mkNodeTask_echo2.v(156) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(156): object \"core_mergeF_m_notDeqPort\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840143 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_saved_source_address mkNodeTask_echo2.v(164) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(164): object \"core_saved_source_address\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840143 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_task_info mkNodeTask_echo2.v(190) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(190): object \"core_task_info\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840143 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_dlog mkNodeTask_echo2.v(210) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(210): object \"fromCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840143 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_tlog mkNodeTask_echo2.v(219) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(219): object \"fromCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840143 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_dlog mkNodeTask_echo2.v(348) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(348): object \"toCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840144 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_tlog mkNodeTask_echo2.v(357) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(357): object \"toCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840144 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d171 mkNodeTask_echo2.v(533) " "Verilog HDL warning at mkNodeTask_echo2.v(533): object TASK_fopen___d171 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 533 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720840146 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d172 mkNodeTask_echo2.v(534) " "Verilog HDL warning at mkNodeTask_echo2.v(534): object TASK_fopen___d172 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 534 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720840146 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d263 mkNodeTask_echo2.v(535) " "Verilog HDL warning at mkNodeTask_echo2.v(535): object TASK_fopen___d263 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 535 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720840146 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d264 mkNodeTask_echo2.v(536) " "Verilog HDL warning at mkNodeTask_echo2.v(536): object TASK_fopen___d264 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 536 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720840146 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d342 mkNodeTask_echo2.v(537) " "Verilog HDL warning at mkNodeTask_echo2.v(537): object TASK_fopen___d342 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 537 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720840146 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d343 mkNodeTask_echo2.v(538) " "Verilog HDL warning at mkNodeTask_echo2.v(538): object TASK_fopen___d343 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529720840146 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mkNodeTask_echo2.v(1512) " "Verilog HDL Case Statement warning at mkNodeTask_echo2.v(1512): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 1512 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1529720840158 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_echo2.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840288 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529720840289 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_counter clk_counter:clk_counter_0 " "Elaborating entity \"clk_counter\" for hierarchy \"clk_counter:clk_counter_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "clk_counter_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_jtag_uart_0 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_jtag_uart_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "jtag_uart_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "wfifo" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720840558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720840558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720840558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720840558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720840558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720840558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720840558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720840558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720840558 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529720840558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720840597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720840597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720840602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720840602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720840607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720840607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720840649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720840649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720840693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720840693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720840739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720840739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720840746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841088 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529720841088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841521 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841529 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0 LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "nios2_gen2_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" "cpu" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 3534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841708 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529720841708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720841752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720841752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 4068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 4564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720841825 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529720841825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720841972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842102 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529720842102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720842145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720842145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842276 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529720842276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_onchip_memory2_0 LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_onchip_memory2_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "onchip_memory2_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LVDS_echo_FPGA12_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"LVDS_echo_FPGA12_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720842693 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529720842693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ee1 " "Found entity 1: altsyncram_3ee1" {  } { { "db/altsyncram_3ee1.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/altsyncram_3ee1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720842735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720842735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ee1 LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ee1:auto_generated " "Elaborating entity \"altsyncram_3ee1\" for hierarchy \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720842736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "mm_interconnect_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clk_counter_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clk_counter_0_avalon_slave_0_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "clk_counter_0_avalon_slave_0_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lvds_echo_fpga12_4bit_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lvds_echo_fpga12_4bit_0_avalon_slave_0_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "lvds_echo_fpga12_4bit_0_avalon_slave_0_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router_001" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router_002" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router_005" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005:router_005\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005:router_005\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_irq_mapper LVDS_echo_FPGA12_qsys_irq_mapper:irq_mapper " "Elaborating entity \"LVDS_echo_FPGA12_qsys_irq_mapper\" for hierarchy \"LVDS_echo_FPGA12_qsys_irq_mapper:irq_mapper\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "irq_mapper" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "rst_controller" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "rst_controller_001" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720843554 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529720846583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.23.02:27:31 Progress: Loading slda3ffa9be/alt_sld_fab_wrapper_hw.tcl " "2018.06.23.02:27:31 Progress: Loading slda3ffa9be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720851712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720853999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720854190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720855294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720855477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720855666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720855873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720855878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720855878 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529720857315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3ffa9be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda3ffa9be/alt_sld_fab.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720857659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720857659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720857803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720857803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720857804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720857804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720857921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720857921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720858060 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720858060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720858060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720858181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720858181 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0 " "Inferred RAM node \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529720869859 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0 " "Inferred RAM node \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529720869861 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "44 " "Found 44 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_4\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_4\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_5\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_5\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_3\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_3\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|fifoMem " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|fifoMem\" is uninferred due to inappropriate RAM size" {  } { { "src_files/SyncFIFO.v" "fifoMem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO.v" 89 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|fifoMem " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|fifoMem\" is uninferred due to inappropriate RAM size" {  } { { "src_files/SyncFIFO.v" "fifoMem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO.v" 89 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529720869861 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1529720869861 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 63 " "Parameter NUMWORDS_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 63 " "Parameter NUMWORDS_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 63 " "Parameter NUMWORDS_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 63 " "Parameter NUMWORDS_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529720878591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529720878591 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529720878591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0 " "Elaborated megafunction instantiation \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720878635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0 " "Instantiated megafunction \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 63 " "Parameter \"NUMWORDS_A\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 63 " "Parameter \"NUMWORDS_B\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720878635 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529720878635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osg1 " "Found entity 1: altsyncram_osg1" {  } { { "db/altsyncram_osg1.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/altsyncram_osg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529720878680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720878680 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1529720880524 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "src_files/SyncFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO.v" 145 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 393 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 3488 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "src_files/SyncFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO.v" 190 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 348 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2867 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 3867 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2084 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529720881018 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529720881019 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lvds_echo_fpga12_4bit_0_conduit_end_led_fpga2\[5\] GND " "Pin \"lvds_echo_fpga12_4bit_0_conduit_end_led_fpga2\[5\]\" is stuck at GND" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529720888756 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_led_fpga2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lvds_echo_fpga12_4bit_0_conduit_end_led_fpga1\[5\] GND " "Pin \"lvds_echo_fpga12_4bit_0_conduit_end_led_fpga1\[5\]\" is stuck at GND" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529720888756 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_led_fpga1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1529720888756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720889809 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "921 " "921 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529720903810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/output_files/LVDS_echo_FPGA1_4bit.map.smsg " "Generated suppressed messages file /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/output_files/LVDS_echo_FPGA1_4bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720904722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 4 4 0 0 " "Adding 16 node(s), including 4 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529720908047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529720908047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18919 " "Implemented 18919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529720909764 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529720909764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18666 " "Implemented 18666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529720909764 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1529720909764 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1529720909764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529720909764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 274 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1565 " "Peak virtual memory: 1565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529720909878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 02:28:29 2018 " "Processing ended: Sat Jun 23 02:28:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529720909878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529720909878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529720909878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529720909878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1529720910861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529720910862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 02:28:30 2018 " "Processing started: Sat Jun 23 02:28:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529720910862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529720910862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529720910862 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529720910908 ""}
{ "Info" "0" "" "Project  = LVDS_echo_FPGA1_4bit" {  } {  } 0 0 "Project  = LVDS_echo_FPGA1_4bit" 0 0 "Fitter" 0 0 1529720910909 ""}
{ "Info" "0" "" "Revision = LVDS_echo_FPGA1_4bit" {  } {  } 0 0 "Revision = LVDS_echo_FPGA1_4bit" 0 0 "Fitter" 0 0 1529720910910 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1529720911194 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LVDS_echo_FPGA1_4bit EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"LVDS_echo_FPGA1_4bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529720911297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529720911365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529720911365 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2 " "Input \"lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2\" that is fed by the compensated output clock of PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 17 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 122 0 0 } } { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA2_rst_TopInterface.v" 77 0 0 } } { "src_files/Both_FPGA_Top.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 104 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529720911417 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2 " "Input \"lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2\" that is fed by the compensated output clock of PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 17 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 122 0 0 } } { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA2_rst_TopInterface.v" 77 0 0 } } { "src_files/Both_FPGA_Top.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 104 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529720911417 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 122 0 0 } } { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA2_rst_TopInterface.v" 77 0 0 } } { "src_files/Both_FPGA_Top.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 104 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1529720911417 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll Cyclone IV E PLL " "Implemented PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6503 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529720911423 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 342 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6518 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529720911423 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6503 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529720911423 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 379 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6582 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529720911424 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 376 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6597 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529720911424 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 379 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6582 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529720911424 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1 " "Input \"lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1\" that is fed by the compensated output clock of PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 11 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 122 0 0 } } { "src_files/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 126 0 0 } } { "src_files/Both_FPGA_Top.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 88 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529720911424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1 " "Input \"lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1\" that is fed by the compensated output clock of PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 11 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 122 0 0 } } { "src_files/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 126 0 0 } } { "src_files/Both_FPGA_Top.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 88 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529720911424 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 122 0 0 } } { "src_files/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 126 0 0 } } { "src_files/Both_FPGA_Top.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 88 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1529720911424 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll Cyclone IV E PLL " "Implemented PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4871 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529720911425 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 342 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4864 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529720911425 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4871 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529720911425 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 379 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4936 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529720911426 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 376 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4929 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529720911426 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 379 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4936 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529720911426 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529720911865 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529720911873 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529720912322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529720912322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529720912322 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529720912322 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 31896 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529720912370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 31898 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529720912370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 31900 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529720912370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 31902 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529720912370 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529720912370 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529720912378 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1529720913345 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "4 " "Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1 lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1(n) " "Pin \"lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1(n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1 } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1" } { 0 "lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1(n)" } } } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 2688 14046 14942 0 0 ""} { 0 { 0 ""} 0 2770 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720914006 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2 lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2(n) " "Pin \"lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2(n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2 } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2" } { 0 "lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2(n)" } } } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 2694 14046 14942 0 0 ""} { 0 { 0 ""} 0 2771 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720914006 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2 lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2(n) " "Pin \"lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2(n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2 } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2" } { 0 "lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2(n)" } } } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 2697 14046 14942 0 0 ""} { 0 { 0 ""} 0 2769 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720914006 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1 lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1(n) " "Pin \"lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1(n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1 } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1" } { 0 "lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1(n)" } } } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 2691 14046 14942 0 0 ""} { 0 { 0 ""} 0 2768 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529720914006 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1529720914006 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 32 " "No exact pin location assignment(s) for 16 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1529720914378 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll 0 Pin_R8 " "PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 597 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6582 14046 14942 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1529720914596 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529720916527 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1529720916527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LVDS_echo_FPGA1_4bit.sdc " "Synopsys Design Constraints File file not found: 'LVDS_echo_FPGA1_4bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529720916790 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0~DFFLO clk_clk " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0~DFFLO is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720916835 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529720916835 "|LVDS_echo_FPGA12_qsys|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 " "Node: lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|sGEnqPtr\[3\] lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|sGEnqPtr\[3\] is being clocked by lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720916835 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529720916835 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 " "Node: lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|sGEnqPtr\[3\] lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|sGEnqPtr\[3\] is being clocked by lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720916835 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529720916835 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720917010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720917010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720917010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720917010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720917010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720917010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720917010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720917010 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1529720917010 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720917010 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720917010 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720917010 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1529720917010 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1529720917011 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529720917011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529720917011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529720917011 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1529720917011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3) " "Automatically promoted node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919763 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 476 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4871 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919763 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 476 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4871 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_2) " "Automatically promoted node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919763 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 597 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4936 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919763 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 597 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4936 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_4) " "Automatically promoted node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919763 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 476 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6503 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919763 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 476 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6503 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Automatically promoted node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919763 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 597 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6582 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919763 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 597 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6582 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919763 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 31853 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919763 ""}  } { { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 31385 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_counter:clk_counter_0\|counter\[0\] " "Destination node clk_counter:clk_counter_0\|counter\[0\]" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4390 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_counter:clk_counter_0\|counter\[1\] " "Destination node clk_counter:clk_counter_0\|counter\[1\]" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4391 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_counter:clk_counter_0\|counter\[2\] " "Destination node clk_counter:clk_counter_0\|counter\[2\]" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4392 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_counter:clk_counter_0\|counter\[3\] " "Destination node clk_counter:clk_counter_0\|counter\[3\]" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4393 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_counter:clk_counter_0\|counter\[4\] " "Destination node clk_counter:clk_counter_0\|counter\[4\]" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4394 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_counter:clk_counter_0\|counter\[5\] " "Destination node clk_counter:clk_counter_0\|counter\[5\]" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4395 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_counter:clk_counter_0\|counter\[6\] " "Destination node clk_counter:clk_counter_0\|counter\[6\]" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4396 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_counter:clk_counter_0\|counter\[7\] " "Destination node clk_counter:clk_counter_0\|counter\[7\]" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4397 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_counter:clk_counter_0\|counter\[8\] " "Destination node clk_counter:clk_counter_0\|counter\[8\]" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4398 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_counter:clk_counter_0\|counter\[9\] " "Destination node clk_counter:clk_counter_0\|counter\[9\]" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4399 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1529720919764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1529720919764 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 2782 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|RDY_for_trans " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|RDY_for_trans" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 5108 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|led_rx_state\[0\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|led_rx_state\[0\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 5032 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|led_rx_state\[1\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|led_rx_state\[1\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 5033 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|led_rx_state\[2\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|led_rx_state\[2\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 5034 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|led_tx_state\[0\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|led_tx_state\[0\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 4980 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|led_tx_state\[1\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|led_tx_state\[1\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 5069 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|count\[0\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|count\[0\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 5035 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|count\[1\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|count\[1\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 5036 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|count\[2\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|count\[2\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 5037 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|core_start_reg " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|core_start_reg" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 5725 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1529720919764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1529720919764 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 2789 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\|fromCore_flits2send\[0\]~30  " "Automatically promoted node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\|fromCore_flits2send\[0\]~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|RDY_for_trans " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|RDY_for_trans" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6664 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|led_rx_state\[0\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|led_rx_state\[0\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6810 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|led_rx_state\[1\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|led_rx_state\[1\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6811 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|led_rx_state\[2\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|led_rx_state\[2\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6812 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|led_tx_state\[0\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|led_tx_state\[0\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6659 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|led_tx_state\[1\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|led_tx_state\[1\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6856 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|state_rx.t2 " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|state_rx.t2" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6760 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|count\[0\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|count\[0\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6813 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|count\[1\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|count\[1\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6814 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|count\[2\] " "Destination node Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|LVDS_fpga:fpga2\|count\[2\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 6815 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529720919764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1529720919764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1529720919764 ""}  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 1661 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 16998 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529720919765 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 0 { 0 ""} 0 16999 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529720919765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529720921890 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529720921932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529720921935 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529720921988 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529720922072 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529720922154 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529720922154 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529720922195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529720922652 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1529720922695 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529720922695 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1529720922874 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1529720922874 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1529720922874 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529720922875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529720922875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529720922875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 19 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529720922875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 6 12 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529720922875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 8 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529720922875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529720922875 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 3 21 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529720922875 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1529720922875 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1529720922875 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll 0 " "PLL \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll driven by clk_clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk_clk~inputclkctrl " "Input port INCLK\[0\] of node \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" is driven by clk_clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk_clk~inputclkctrl" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 379 -1 0 } } { "altlvds_tx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tx.v" 74 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 110 0 0 } } { "src_files/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 126 0 0 } } { "src_files/Both_FPGA_Top.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 88 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 7 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1529720923094 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 379 -1 0 } } { "altlvds_tx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tx.v" 74 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 110 0 0 } } { "src_files/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 126 0 0 } } { "src_files/Both_FPGA_Top.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 88 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1529720923094 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529720924215 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1529720924246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529720926621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529720938310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529720938685 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529720955225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529720955225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529720958041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X10_Y0 X20_Y10 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10" {  } { { "loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10"} { { 12 { 0 ""} 10 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529720965603 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529720965603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1529720966923 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1529720966923 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529720966923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529720966925 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.81 " "Total time spent on timing analysis during the Fitter is 1.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529720967592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529720967779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529720970476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529720970489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529720973201 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529720976960 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1529720978719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/output_files/LVDS_echo_FPGA1_4bit.fit.smsg " "Generated suppressed messages file /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/output_files/LVDS_echo_FPGA1_4bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529720980247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1576 " "Peak virtual memory: 1576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529720983260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 02:29:43 2018 " "Processing ended: Sat Jun 23 02:29:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529720983260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529720983260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529720983260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529720983260 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529720984241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529720984242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 02:29:44 2018 " "Processing started: Sat Jun 23 02:29:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529720984242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529720984242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529720984242 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529720986777 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529720986819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1119 " "Peak virtual memory: 1119 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529720987051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 02:29:47 2018 " "Processing ended: Sat Jun 23 02:29:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529720987051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529720987051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529720987051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529720987051 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529720987288 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529720987963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529720987964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 02:29:47 2018 " "Processing started: Sat Jun 23 02:29:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529720987964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720987964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit " "Command: quartus_sta LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720987964 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1529720988034 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720988435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720988500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720988500 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529720989652 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720989652 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LVDS_echo_FPGA1_4bit.sdc " "Synopsys Design Constraints File file not found: 'LVDS_echo_FPGA1_4bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720989899 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0~DFFLO clk_clk " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0~DFFLO is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720989943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720989943 "|LVDS_echo_FPGA12_qsys|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 " "Node: lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|sGEnqPtr\[2\] lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|sGEnqPtr\[2\] is being clocked by lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720989943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720989943 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 " "Node: lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|sGEnqPtr\[4\] lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|sGEnqPtr\[4\] is being clocked by lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720989943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720989943 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720990058 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720990058 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720990058 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720990058 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720990058 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720990058 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720990058 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720990058 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720990058 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720990058 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720990058 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720990058 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720990058 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1529720990059 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529720990081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.226 " "Worst-case setup slack is 46.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.226               0.000 altera_reserved_tck  " "   46.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720990093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720990096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.216 " "Worst-case recovery slack is 48.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.216               0.000 altera_reserved_tck  " "   48.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720990097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.041 " "Worst-case removal slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 altera_reserved_tck  " "    1.041               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720990099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.625 " "Worst-case minimum pulse width slack is 49.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720990100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720990100 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720990241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720990241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720990241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720990241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.603 ns " "Worst Case Available Settling Time: 197.603 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720990241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720990241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720990241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720990241 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720990241 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529720990247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720990299 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993103 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0~DFFLO clk_clk " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0~DFFLO is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720993719 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993719 "|LVDS_echo_FPGA12_qsys|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 " "Node: lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|sGEnqPtr\[2\] lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|sGEnqPtr\[2\] is being clocked by lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720993719 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993719 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 " "Node: lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|sGEnqPtr\[4\] lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|sGEnqPtr\[4\] is being clocked by lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720993719 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993719 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720993748 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720993748 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720993748 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720993748 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720993748 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720993748 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720993748 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720993748 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993748 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720993748 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720993748 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720993748 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.666 " "Worst-case setup slack is 46.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.666               0.000 altera_reserved_tck  " "   46.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.442 " "Worst-case recovery slack is 48.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.442               0.000 altera_reserved_tck  " "   48.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.940 " "Worst-case removal slack is 0.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.940               0.000 altera_reserved_tck  " "    0.940               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.598 " "Worst-case minimum pulse width slack is 49.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.598               0.000 altera_reserved_tck  " "   49.598               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720993768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993768 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720993871 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720993871 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720993871 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720993871 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.861 ns " "Worst Case Available Settling Time: 197.861 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720993871 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720993871 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720993871 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720993871 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720993871 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529720993878 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0~DFFLO clk_clk " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0~DFFLO is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720994317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994317 "|LVDS_echo_FPGA12_qsys|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 " "Node: lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|sGEnqPtr\[2\] lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1 " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|sGEnqPtr\[2\] is being clocked by lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720994317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994317 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 " "Node: lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|sGEnqPtr\[4\] lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2 " "Register Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|sGEnqPtr\[4\] is being clocked by lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529720994318 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994318 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720994358 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720994358 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720994358 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F1\|fpga1\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720994358 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720994358 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720994358 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720994358 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: lvds_echo_fpga12_4bit_0\|F2\|fpga2\|rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1529720994358 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994358 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720994358 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720994358 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529720994358 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.979 " "Worst-case setup slack is 47.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.979               0.000 altera_reserved_tck  " "   47.979               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.161 " "Worst-case recovery slack is 49.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.161               0.000 altera_reserved_tck  " "   49.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.571 " "Worst-case removal slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 altera_reserved_tck  " "    0.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.486 " "Worst-case minimum pulse width slack is 49.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.486               0.000 altera_reserved_tck  " "   49.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529720994377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994377 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720994483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720994483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720994483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720994483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.688 ns " "Worst Case Available Settling Time: 198.688 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720994483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720994483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720994483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529720994483 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994483 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720994879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 50 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1236 " "Peak virtual memory: 1236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529720995021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 02:29:55 2018 " "Processing ended: Sat Jun 23 02:29:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529720995021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529720995021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529720995021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720995021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529720996042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529720996043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 02:29:55 2018 " "Processing started: Sat Jun 23 02:29:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529720996043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529720996043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529720996043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_4bit_6_1200mv_85c_slow.vo /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_4bit_6_1200mv_85c_slow.vo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529721000066 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_4bit_6_1200mv_0c_slow.vo /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_4bit_6_1200mv_0c_slow.vo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529721002667 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_4bit_min_1200mv_0c_fast.vo /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_4bit_min_1200mv_0c_fast.vo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529721004757 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_4bit.vo /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_4bit.vo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529721007083 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_4bit_6_1200mv_85c_v_slow.sdo /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_4bit_6_1200mv_85c_v_slow.sdo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529721008499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_4bit_6_1200mv_0c_v_slow.sdo /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_4bit_6_1200mv_0c_v_slow.sdo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529721009902 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_4bit_min_1200mv_0c_v_fast.sdo /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_4bit_min_1200mv_0c_v_fast.sdo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529721011290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_4bit_v.sdo /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_4bit_v.sdo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529721012691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1456 " "Peak virtual memory: 1456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529721014166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 02:30:14 2018 " "Processing ended: Sat Jun 23 02:30:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529721014166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529721014166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529721014166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529721014166 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 353 s " "Quartus Prime Full Compilation was successful. 0 errors, 353 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529721014397 ""}
