0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v,1574740442,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_1/sim/design_1_xup_and2_0_1.v,,design_1_xup_and2_0_0,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_1/sim/design_1_xup_and2_0_1.v,1574740442,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v,,design_1_xup_and2_0_1,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ip/design_1_xup_inv_0_0/sim/design_1_xup_inv_0_0.v,1574740442,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v,,design_1_xup_inv_0_0,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ip/design_1_xup_inv_1_0/sim/design_1_xup_inv_1_0.v,1574740442,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/sim/design_1.v,,design_1_xup_inv_1_0,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ip/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v,1574740442,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ip/design_1_xup_inv_1_0/sim/design_1_xup_inv_1_0.v,,design_1_xup_or2_0_0,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v,1574740442,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ip/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v,,xup_or2,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v,1574740442,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v,,xup_and2,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v,1574740442,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/ip/design_1_xup_inv_0_0/sim/design_1_xup_inv_0_0.v,,xup_inv,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.ip_user_files/bd/design_1/sim/design_1.v,1574740442,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/XUP_LIB/tutorial/tutorial.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1574740442,verilog,,C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/tutorial/tutorial_tb.v,,design_1_wrapper,,,,,,,,
C:/Users/17073/Desktop/FPGA/Integrator/2014_2_artix7_sources/tutorial/tutorial_tb.v,1574733674,verilog,,,,tutorial_tb,,,,,,,,
