	component nios is
		port (
			clk_clk                    : in  std_logic                    := 'X';             -- clk
			ir_ip_exp_en_exp           : in  std_logic                    := 'X';             -- en_exp
			ir_ip_exp_intr_en_exp      : in  std_logic_vector(2 downto 0) := (others => 'X'); -- intr_en_exp
			ir_ip_exp_intr_present_exp : out std_logic_vector(2 downto 0);                    -- intr_present_exp
			ir_ip_exp_intr_queue_exp   : out std_logic_vector(2 downto 0);                    -- intr_queue_exp
			key_pio_external_export    : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			reset_reset_n              : in  std_logic                    := 'X'              -- reset_n
		);
	end component nios;

