# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project3.1_VHDL.srcs/sources_1/new/majority_of_five_vhdl.vhd" \
"../../../../Project3.1_VHDL.srcs/sim_1/new/majority_of_five_vhdl_testbench.vhd" \

# Do not sort compile order
nosort
