
*** Running vivado
    with args -log Function_Unit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Function_Unit.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Function_Unit.tcl -notrace
Command: synth_design -top Function_Unit -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8808 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 361.652 ; gain = 100.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Function_Unit' [C:/Users/PikesPlace/Google Drive/TTU/Spring 2020/Microprocessor Arch/BradW_HW2_ECE_4375/BradW_HW2_ECE_4375.srcs/sources_1/new/Function_Unit.v:31]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/PikesPlace/Google Drive/TTU/Spring 2020/Microprocessor Arch/BradW_HW2_ECE_4375/BradW_HW2_ECE_4375.srcs/sources_1/new/ALU.v:30]
	Parameter TRAN_A_1 bound to: 4'b0000 
	Parameter INC_A bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter ADD_CARRY bound to: 4'b0011 
	Parameter ADD_1S bound to: 4'b0100 
	Parameter SUB bound to: 4'b0101 
	Parameter DEC_A bound to: 4'b0110 
	Parameter TRAN_A_2 bound to: 4'b0111 
	Parameter AND bound to: 3'b100 
	Parameter OR bound to: 3'b101 
	Parameter XOR bound to: 3'b110 
	Parameter NOT bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [C:/Users/PikesPlace/Google Drive/TTU/Spring 2020/Microprocessor Arch/BradW_HW2_ECE_4375/BradW_HW2_ECE_4375.srcs/sources_1/new/ALU.v:30]
INFO: [Synth 8-6157] synthesizing module 'Shifter' [C:/Users/PikesPlace/Google Drive/TTU/Spring 2020/Microprocessor Arch/BradW_HW2_ECE_4375/BradW_HW2_ECE_4375.srcs/sources_1/new/Shifter.v:31]
	Parameter shiftL bound to: 2'b01 
	Parameter shiftR bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Shifter' (2#1) [C:/Users/PikesPlace/Google Drive/TTU/Spring 2020/Microprocessor Arch/BradW_HW2_ECE_4375/BradW_HW2_ECE_4375.srcs/sources_1/new/Shifter.v:31]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/PikesPlace/Google Drive/TTU/Spring 2020/Microprocessor Arch/BradW_HW2_ECE_4375/BradW_HW2_ECE_4375.srcs/sources_1/new/MUX.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (3#1) [C:/Users/PikesPlace/Google Drive/TTU/Spring 2020/Microprocessor Arch/BradW_HW2_ECE_4375/BradW_HW2_ECE_4375.srcs/sources_1/new/MUX.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Function_Unit' (4#1) [C:/Users/PikesPlace/Google Drive/TTU/Spring 2020/Microprocessor Arch/BradW_HW2_ECE_4375/BradW_HW2_ECE_4375.srcs/sources_1/new/Function_Unit.v:31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.367 ; gain = 157.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.367 ; gain = 157.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.367 ; gain = 157.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.367 ; gain = 157.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 577.813 ; gain = 317.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 577.813 ; gain = 317.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 577.813 ; gain = 317.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 577.813 ; gain = 317.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 577.813 ; gain = 317.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 577.813 ; gain = 317.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 577.813 ; gain = 317.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 577.813 ; gain = 317.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 577.813 ; gain = 317.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    29|
|2     |LUT1   |    16|
|3     |LUT2   |    52|
|4     |LUT3   |    14|
|5     |LUT4   |     7|
|6     |LUT5   |    44|
|7     |LUT6   |    56|
|8     |IBUF   |    39|
|9     |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   277|
|2     |  a1     |ALU    |   131|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 577.813 ; gain = 317.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 577.813 ; gain = 317.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 577.813 ; gain = 317.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 657.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 657.504 ; gain = 409.371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 657.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/PikesPlace/Google Drive/TTU/Spring 2020/Microprocessor Arch/BradW_HW2_ECE_4375/BradW_HW2_ECE_4375.runs/synth_1/Function_Unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Function_Unit_utilization_synth.rpt -pb Function_Unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 02:57:19 2020...
