$date
	Thu May 19 14:15:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module LFSR_tb $end
$scope module LFSR_tb $end
$var wire 1 ! clk $end
$var wire 1 " set $end
$var reg 3 # out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
0"
0!
$end
#5000
b110 #
1"
1!
#10000
0!
#15000
b101 #
1!
0"
#20000
0!
#25000
b10 #
1!
#30000
0!
#35000
b100 #
1!
#40000
0!
#45000
b1 #
1!
#50000
0!
#55000
b11 #
1!
#60000
0!
#65000
b111 #
1!
#70000
0!
#75000
b110 #
1!
#80000
0!
#85000
b101 #
1!
#90000
0!
#95000
b10 #
1!
#100000
0!
#105000
b100 #
1!
#110000
0!
#115000
b1 #
1!
#120000
0!
#125000
b11 #
1!
#130000
0!
#135000
b111 #
1!
#140000
0!
#145000
b110 #
1!
#150000
0!
#155000
b101 #
1!
#160000
0!
#165000
b10 #
1!
#170000
0!
#175000
b100 #
1!
#180000
0!
#185000
b1 #
1!
#190000
0!
#195000
b11 #
1!
#200000
0!
