// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter6_fsm_state7 = 2'd2;
parameter    ap_ST_iter7_fsm_state8 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;
parameter    ap_ST_iter6_fsm_state0 = 2'd1;
parameter    ap_ST_iter7_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [31:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [23:0] out_V_TDATA;
output   out_V_TVALID;
input  [575:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
reg   [1:0] ap_CS_iter6_fsm;
wire    ap_CS_iter6_fsm_state0;
reg   [1:0] ap_CS_iter7_fsm;
wire    ap_CS_iter7_fsm_state0;
wire   [0:0] icmp_ln249_fu_1026_p2;
wire   [0:0] icmp_ln253_fu_1038_p2;
reg    ap_predicate_op75_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_CS_iter6_fsm_state7;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_CS_iter5_fsm_state6;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg   [0:0] icmp_ln249_reg_5523;
reg   [0:0] icmp_ln249_reg_5523_pp0_iter6_reg;
reg   [0:0] icmp_ln290_reg_5932;
reg   [0:0] icmp_ln290_reg_5932_pp0_iter6_reg;
reg    ap_predicate_op1018_write_state8;
reg    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_state8_io;
wire    ap_CS_iter7_fsm_state8;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln249_reg_5523_pp0_iter0_reg;
reg   [0:0] icmp_ln249_reg_5523_pp0_iter1_reg;
reg   [0:0] icmp_ln249_reg_5523_pp0_iter2_reg;
reg   [0:0] icmp_ln249_reg_5523_pp0_iter3_reg;
reg   [0:0] icmp_ln249_reg_5523_pp0_iter4_reg;
reg   [0:0] icmp_ln249_reg_5523_pp0_iter5_reg;
wire   [26:0] tmp_fu_1096_p18;
wire   [26:0] inElem_fu_1134_p1;
wire   [3:0] trunc_ln257_fu_1138_p1;
wire   [0:0] icmp_ln272_fu_1222_p2;
reg   [0:0] icmp_ln272_reg_5560;
reg   [0:0] icmp_ln272_reg_5560_pp0_iter1_reg;
reg   [0:0] icmp_ln272_reg_5560_pp0_iter2_reg;
reg   [0:0] icmp_ln272_reg_5560_pp0_iter3_reg;
reg   [0:0] icmp_ln272_reg_5560_pp0_iter4_reg;
wire   [7:0] local_temp_V_72_fu_1228_p1;
reg  signed [7:0] local_temp_V_72_reg_5572;
reg   [7:0] local_temp_V_73_reg_5577;
reg   [7:0] local_temp_V_73_reg_5577_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_73_reg_5577_pp0_iter2_reg;
reg   [7:0] local_temp_V_74_reg_5582;
reg  signed [7:0] local_temp_V_74_reg_5582_pp0_iter1_reg;
reg   [7:0] local_temp_V_75_reg_5587;
reg   [7:0] local_temp_V_75_reg_5587_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_75_reg_5587_pp0_iter2_reg;
reg  signed [7:0] local_temp_V_76_reg_5592;
reg   [7:0] local_temp_V_77_reg_5597;
reg   [7:0] local_temp_V_77_reg_5597_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_77_reg_5597_pp0_iter2_reg;
reg   [7:0] local_temp_V_78_reg_5602;
reg   [7:0] local_temp_V_78_reg_5602_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_78_reg_5602_pp0_iter2_reg;
reg   [7:0] local_temp_V_79_reg_5607;
reg  signed [7:0] local_temp_V_79_reg_5607_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_80_reg_5612;
reg  signed [7:0] local_temp_V_reg_5617;
reg   [7:0] local_temp_V_9_reg_5622;
reg   [7:0] local_temp_V_9_reg_5622_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_9_reg_5622_pp0_iter2_reg;
reg   [7:0] local_temp_V_11_reg_5627;
reg  signed [7:0] local_temp_V_11_reg_5627_pp0_iter1_reg;
reg   [7:0] local_temp_V_12_reg_5632;
reg   [7:0] local_temp_V_12_reg_5632_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_12_reg_5632_pp0_iter2_reg;
reg  signed [7:0] local_temp_V_13_reg_5637;
reg   [7:0] local_temp_V_14_reg_5642;
reg   [7:0] local_temp_V_14_reg_5642_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_14_reg_5642_pp0_iter2_reg;
reg   [7:0] local_temp_V_15_reg_5647;
reg   [7:0] local_temp_V_15_reg_5647_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_15_reg_5647_pp0_iter2_reg;
reg   [7:0] local_temp_V_16_reg_5652;
reg  signed [7:0] local_temp_V_16_reg_5652_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_17_reg_5657;
reg  signed [7:0] local_temp_V_18_reg_5662;
reg   [7:0] local_temp_V_19_reg_5667;
reg   [7:0] local_temp_V_19_reg_5667_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_19_reg_5667_pp0_iter2_reg;
reg   [7:0] local_temp_V_20_reg_5672;
reg  signed [7:0] local_temp_V_20_reg_5672_pp0_iter1_reg;
reg   [7:0] local_temp_V_21_reg_5677;
reg   [7:0] local_temp_V_21_reg_5677_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_21_reg_5677_pp0_iter2_reg;
reg  signed [7:0] local_temp_V_22_reg_5682;
reg   [7:0] local_temp_V_23_reg_5687;
reg   [7:0] local_temp_V_23_reg_5687_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_23_reg_5687_pp0_iter2_reg;
reg   [7:0] local_temp_V_24_reg_5692;
reg   [7:0] local_temp_V_24_reg_5692_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_24_reg_5692_pp0_iter2_reg;
reg   [7:0] local_temp_V_25_reg_5697;
reg  signed [7:0] local_temp_V_25_reg_5697_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_26_reg_5702;
reg  signed [7:0] local_temp_V_27_reg_5707;
reg   [7:0] local_temp_V_28_reg_5712;
reg   [7:0] local_temp_V_28_reg_5712_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_28_reg_5712_pp0_iter2_reg;
reg   [7:0] local_temp_V_29_reg_5717;
reg  signed [7:0] local_temp_V_29_reg_5717_pp0_iter1_reg;
reg   [7:0] local_temp_V_30_reg_5722;
reg   [7:0] local_temp_V_30_reg_5722_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_30_reg_5722_pp0_iter2_reg;
reg  signed [7:0] local_temp_V_31_reg_5727;
reg   [7:0] local_temp_V_32_reg_5732;
reg   [7:0] local_temp_V_32_reg_5732_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_32_reg_5732_pp0_iter2_reg;
reg   [7:0] local_temp_V_33_reg_5737;
reg   [7:0] local_temp_V_33_reg_5737_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_33_reg_5737_pp0_iter2_reg;
reg   [7:0] local_temp_V_34_reg_5742;
reg  signed [7:0] local_temp_V_34_reg_5742_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_35_reg_5747;
reg  signed [7:0] local_temp_V_36_reg_5752;
reg   [7:0] local_temp_V_37_reg_5757;
reg   [7:0] local_temp_V_37_reg_5757_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_37_reg_5757_pp0_iter2_reg;
reg   [7:0] local_temp_V_38_reg_5762;
reg  signed [7:0] local_temp_V_38_reg_5762_pp0_iter1_reg;
reg   [7:0] local_temp_V_39_reg_5767;
reg   [7:0] local_temp_V_39_reg_5767_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_39_reg_5767_pp0_iter2_reg;
reg  signed [7:0] local_temp_V_40_reg_5772;
reg   [7:0] local_temp_V_41_reg_5777;
reg   [7:0] local_temp_V_41_reg_5777_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_41_reg_5777_pp0_iter2_reg;
reg   [7:0] local_temp_V_42_reg_5782;
reg   [7:0] local_temp_V_42_reg_5782_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_42_reg_5782_pp0_iter2_reg;
reg   [7:0] local_temp_V_43_reg_5787;
reg  signed [7:0] local_temp_V_43_reg_5787_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_44_reg_5792;
reg  signed [7:0] local_temp_V_45_reg_5797;
reg   [7:0] local_temp_V_46_reg_5802;
reg   [7:0] local_temp_V_46_reg_5802_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_46_reg_5802_pp0_iter2_reg;
reg   [7:0] local_temp_V_47_reg_5807;
reg  signed [7:0] local_temp_V_47_reg_5807_pp0_iter1_reg;
reg   [7:0] local_temp_V_48_reg_5812;
reg   [7:0] local_temp_V_48_reg_5812_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_48_reg_5812_pp0_iter2_reg;
reg  signed [7:0] local_temp_V_49_reg_5817;
reg   [7:0] local_temp_V_50_reg_5822;
reg   [7:0] local_temp_V_50_reg_5822_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_50_reg_5822_pp0_iter2_reg;
reg   [7:0] local_temp_V_51_reg_5827;
reg   [7:0] local_temp_V_51_reg_5827_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_51_reg_5827_pp0_iter2_reg;
reg   [7:0] local_temp_V_52_reg_5832;
reg  signed [7:0] local_temp_V_52_reg_5832_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_53_reg_5837;
reg  signed [7:0] local_temp_V_54_reg_5842;
reg   [7:0] local_temp_V_55_reg_5847;
reg   [7:0] local_temp_V_55_reg_5847_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_55_reg_5847_pp0_iter2_reg;
reg   [7:0] local_temp_V_56_reg_5852;
reg  signed [7:0] local_temp_V_56_reg_5852_pp0_iter1_reg;
reg   [7:0] local_temp_V_57_reg_5857;
reg   [7:0] local_temp_V_57_reg_5857_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_57_reg_5857_pp0_iter2_reg;
reg  signed [7:0] local_temp_V_58_reg_5862;
reg   [7:0] local_temp_V_59_reg_5867;
reg   [7:0] local_temp_V_59_reg_5867_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_59_reg_5867_pp0_iter2_reg;
reg   [7:0] local_temp_V_60_reg_5872;
reg   [7:0] local_temp_V_60_reg_5872_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_60_reg_5872_pp0_iter2_reg;
reg   [7:0] local_temp_V_61_reg_5877;
reg  signed [7:0] local_temp_V_61_reg_5877_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_62_reg_5882;
reg  signed [7:0] local_temp_V_63_reg_5887;
reg   [7:0] local_temp_V_64_reg_5892;
reg   [7:0] local_temp_V_64_reg_5892_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_64_reg_5892_pp0_iter2_reg;
reg   [7:0] local_temp_V_65_reg_5897;
reg  signed [7:0] local_temp_V_65_reg_5897_pp0_iter1_reg;
reg   [7:0] local_temp_V_66_reg_5902;
reg   [7:0] local_temp_V_66_reg_5902_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_66_reg_5902_pp0_iter2_reg;
reg  signed [7:0] local_temp_V_67_reg_5907;
reg   [7:0] local_temp_V_68_reg_5912;
reg   [7:0] local_temp_V_68_reg_5912_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_68_reg_5912_pp0_iter2_reg;
reg   [7:0] local_temp_V_69_reg_5917;
reg   [7:0] local_temp_V_69_reg_5917_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_69_reg_5917_pp0_iter2_reg;
reg   [7:0] local_temp_V_70_reg_5922;
reg  signed [7:0] local_temp_V_70_reg_5922_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_71_reg_5927;
wire   [0:0] icmp_ln290_fu_1948_p2;
reg   [0:0] icmp_ln290_reg_5932_pp0_iter1_reg;
reg   [0:0] icmp_ln290_reg_5932_pp0_iter2_reg;
reg   [0:0] icmp_ln290_reg_5932_pp0_iter3_reg;
reg   [0:0] icmp_ln290_reg_5932_pp0_iter4_reg;
reg   [0:0] icmp_ln290_reg_5932_pp0_iter5_reg;
wire   [1:0] trunc_ln218_fu_1959_p1;
reg   [1:0] trunc_ln218_reg_5936;
reg   [1:0] trunc_ln218_reg_5936_pp0_iter1_reg;
reg   [1:0] trunc_ln218_reg_5936_pp0_iter2_reg;
reg   [1:0] trunc_ln218_reg_5936_pp0_iter3_reg;
reg   [1:0] trunc_ln218_reg_5936_pp0_iter4_reg;
reg   [1:0] trunc_ln218_reg_5936_pp0_iter5_reg;
reg   [1:0] trunc_ln218_reg_5936_pp0_iter6_reg;
wire   [10:0] zext_ln1494_fu_2005_p1;
reg   [2:0] r_V_1_reg_6013;
reg   [2:0] r_V_1_reg_6013_pp0_iter2_reg;
reg   [2:0] r_V_2_reg_6018;
reg   [2:0] r_V_3_reg_6023;
reg   [2:0] r_V_3_reg_6023_pp0_iter2_reg;
wire   [10:0] zext_ln1494_4_fu_2052_p1;
reg   [2:0] r_V_5_reg_6045;
reg   [2:0] r_V_5_reg_6045_pp0_iter2_reg;
reg   [2:0] r_V_6_reg_6050;
reg   [2:0] r_V_6_reg_6050_pp0_iter2_reg;
reg   [2:0] r_V_7_reg_6055;
wire   [10:0] zext_ln1494_8_fu_2099_p1;
wire   [10:0] zext_ln1494_2_fu_2169_p1;
wire   [10:0] zext_ln1494_7_fu_2175_p1;
wire   [10:0] zext_ln1494_6_fu_2271_p1;
wire  signed [11:0] grp_fu_4941_p3;
reg  signed [11:0] add_ln840_4_reg_6463;
wire  signed [11:0] grp_fu_4967_p3;
reg  signed [11:0] add_ln840_13_reg_6478;
wire  signed [11:0] grp_fu_4993_p3;
reg  signed [11:0] add_ln840_22_reg_6493;
wire  signed [11:0] grp_fu_5019_p3;
reg  signed [11:0] add_ln840_31_reg_6508;
wire  signed [11:0] grp_fu_5045_p3;
reg  signed [11:0] add_ln840_40_reg_6523;
wire  signed [11:0] grp_fu_5071_p3;
reg  signed [11:0] add_ln840_49_reg_6538;
wire  signed [11:0] grp_fu_5097_p3;
reg  signed [11:0] add_ln840_58_reg_6553;
wire  signed [11:0] grp_fu_5123_p3;
reg  signed [11:0] add_ln840_67_reg_6568;
wire  signed [12:0] grp_fu_5158_p3;
reg  signed [12:0] add_ln840_2_reg_6618;
wire   [13:0] add_ln840_7_fu_2702_p2;
reg   [13:0] add_ln840_7_reg_6623;
wire  signed [12:0] grp_fu_5175_p3;
reg  signed [12:0] add_ln840_11_reg_6628;
wire   [13:0] add_ln840_16_fu_2714_p2;
reg   [13:0] add_ln840_16_reg_6633;
wire  signed [12:0] grp_fu_5192_p3;
reg  signed [12:0] add_ln840_20_reg_6638;
wire   [13:0] add_ln840_25_fu_2726_p2;
reg   [13:0] add_ln840_25_reg_6643;
wire  signed [12:0] grp_fu_5209_p3;
reg  signed [12:0] add_ln840_29_reg_6648;
wire   [13:0] add_ln840_34_fu_2738_p2;
reg   [13:0] add_ln840_34_reg_6653;
wire  signed [12:0] grp_fu_5226_p3;
reg  signed [12:0] add_ln840_38_reg_6658;
wire   [13:0] add_ln840_43_fu_2750_p2;
reg   [13:0] add_ln840_43_reg_6663;
wire  signed [12:0] grp_fu_5243_p3;
reg  signed [12:0] add_ln840_47_reg_6668;
wire   [13:0] add_ln840_52_fu_2762_p2;
reg   [13:0] add_ln840_52_reg_6673;
wire  signed [12:0] grp_fu_5260_p3;
reg  signed [12:0] add_ln840_56_reg_6678;
wire   [13:0] add_ln840_61_fu_2774_p2;
reg   [13:0] add_ln840_61_reg_6683;
wire  signed [12:0] grp_fu_5277_p3;
reg  signed [12:0] add_ln840_65_reg_6688;
wire   [13:0] add_ln840_70_fu_2786_p2;
reg   [13:0] add_ln840_70_reg_6693;
wire   [15:0] accu_V_16_fu_2803_p2;
reg   [15:0] accu_V_16_reg_6698;
wire   [15:0] accu_V_17_fu_2820_p2;
reg   [15:0] accu_V_17_reg_6709;
wire   [15:0] accu_V_18_fu_2837_p2;
reg   [15:0] accu_V_18_reg_6720;
wire   [15:0] accu_V_19_fu_2854_p2;
reg   [15:0] accu_V_19_reg_6731;
wire   [15:0] accu_V_20_fu_2871_p2;
reg   [15:0] accu_V_20_reg_6742;
wire   [15:0] accu_V_21_fu_2888_p2;
reg   [15:0] accu_V_21_reg_6753;
wire   [15:0] accu_V_22_fu_2905_p2;
reg   [15:0] accu_V_22_reg_6764;
wire   [15:0] accu_V_23_fu_2922_p2;
reg   [15:0] accu_V_23_reg_6775;
wire   [26:0] ap_phi_reg_pp0_iter0_inElem_1_reg_963;
reg   [26:0] ap_phi_reg_pp0_iter1_inElem_1_reg_963;
reg   [31:0] sf_fu_836;
wire   [31:0] sf_2_fu_1942_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_1;
reg   [17:0] i_fu_840;
wire   [17:0] i_2_fu_1032_p2;
reg   [17:0] ap_sig_allocacmp_i_1;
reg   [15:0] accu_V_fu_844;
reg   [15:0] ap_sig_allocacmp_accu_V_load;
reg   [15:0] accu_V_1_fu_848;
reg   [15:0] ap_sig_allocacmp_accu_V_1_load;
reg   [15:0] accu_V_2_fu_852;
reg   [15:0] ap_sig_allocacmp_accu_V_2_load;
reg   [15:0] accu_V_3_fu_856;
reg   [15:0] ap_sig_allocacmp_accu_V_3_load;
reg   [15:0] accu_V_4_fu_860;
reg   [15:0] ap_sig_allocacmp_accu_V_4_load;
reg   [15:0] accu_V_5_fu_864;
reg   [15:0] ap_sig_allocacmp_accu_V_5_load;
reg   [15:0] accu_V_6_fu_868;
reg   [15:0] ap_sig_allocacmp_accu_V_6_load;
reg   [15:0] accu_V_7_fu_872;
reg   [15:0] ap_sig_allocacmp_accu_V_7_load;
reg   [26:0] inputBuf_V_fu_876;
reg   [26:0] inputBuf_V_1_fu_880;
reg   [26:0] inputBuf_V_2_fu_884;
reg   [26:0] inputBuf_V_3_fu_888;
reg   [26:0] inputBuf_V_4_fu_892;
reg   [26:0] inputBuf_V_5_fu_896;
reg   [26:0] inputBuf_V_6_fu_900;
reg   [26:0] inputBuf_V_7_fu_904;
reg   [26:0] inputBuf_V_8_fu_908;
reg   [26:0] inputBuf_V_9_fu_912;
reg   [26:0] inputBuf_V_10_fu_916;
reg   [26:0] inputBuf_V_11_fu_920;
reg   [26:0] inputBuf_V_12_fu_924;
reg   [26:0] inputBuf_V_13_fu_928;
reg   [26:0] inputBuf_V_14_fu_932;
reg   [26:0] inputBuf_V_15_fu_936;
reg   [31:0] nf_1_fu_940;
wire   [31:0] nf_3_fu_1975_p3;
reg   [31:0] ap_sig_allocacmp_nf_2;
wire   [3:0] tmp_fu_1096_p17;
wire   [31:0] nf_fu_1963_p2;
wire   [0:0] icmp_ln302_fu_1969_p2;
wire   [2:0] r_V_fu_1998_p1;
wire   [2:0] r_V_4_fu_2039_p4;
wire   [2:0] r_V_8_fu_2086_p4;
wire   [2:0] ret_V_1_fu_2226_p1;
wire   [10:0] zext_ln1494_1_fu_2223_p1;
wire  signed [10:0] ret_V_1_fu_2226_p2;
wire   [2:0] ret_V_3_fu_2242_p1;
wire   [10:0] zext_ln1494_3_fu_2239_p1;
wire  signed [10:0] ret_V_3_fu_2242_p2;
wire   [2:0] ret_V_5_fu_2258_p1;
wire   [10:0] zext_ln1494_5_fu_2255_p1;
wire  signed [10:0] ret_V_5_fu_2258_p2;
wire   [2:0] ret_V_10_fu_2277_p1;
wire  signed [10:0] ret_V_10_fu_2277_p2;
wire   [2:0] ret_V_12_fu_2290_p1;
wire  signed [10:0] ret_V_12_fu_2290_p2;
wire   [2:0] ret_V_14_fu_2303_p1;
wire  signed [10:0] ret_V_14_fu_2303_p2;
wire   [2:0] ret_V_19_fu_2319_p1;
wire  signed [10:0] ret_V_19_fu_2319_p2;
wire   [2:0] ret_V_21_fu_2332_p1;
wire  signed [10:0] ret_V_21_fu_2332_p2;
wire   [2:0] ret_V_23_fu_2345_p1;
wire  signed [10:0] ret_V_23_fu_2345_p2;
wire   [2:0] ret_V_28_fu_2361_p1;
wire  signed [10:0] ret_V_28_fu_2361_p2;
wire   [2:0] ret_V_30_fu_2374_p1;
wire  signed [10:0] ret_V_30_fu_2374_p2;
wire   [2:0] ret_V_32_fu_2387_p1;
wire  signed [10:0] ret_V_32_fu_2387_p2;
wire   [2:0] ret_V_37_fu_2403_p1;
wire  signed [10:0] ret_V_37_fu_2403_p2;
wire   [2:0] ret_V_39_fu_2416_p1;
wire  signed [10:0] ret_V_39_fu_2416_p2;
wire   [2:0] ret_V_41_fu_2429_p1;
wire  signed [10:0] ret_V_41_fu_2429_p2;
wire   [2:0] ret_V_46_fu_2445_p1;
wire  signed [10:0] ret_V_46_fu_2445_p2;
wire   [2:0] ret_V_48_fu_2458_p1;
wire  signed [10:0] ret_V_48_fu_2458_p2;
wire   [2:0] ret_V_50_fu_2471_p1;
wire  signed [10:0] ret_V_50_fu_2471_p2;
wire   [2:0] ret_V_55_fu_2487_p1;
wire  signed [10:0] ret_V_55_fu_2487_p2;
wire   [2:0] ret_V_57_fu_2500_p1;
wire  signed [10:0] ret_V_57_fu_2500_p2;
wire   [2:0] ret_V_59_fu_2513_p1;
wire  signed [10:0] ret_V_59_fu_2513_p2;
wire   [2:0] ret_V_64_fu_2529_p1;
wire  signed [10:0] ret_V_64_fu_2529_p2;
wire   [2:0] ret_V_66_fu_2542_p1;
wire  signed [10:0] ret_V_66_fu_2542_p2;
wire   [2:0] ret_V_68_fu_2555_p1;
wire  signed [10:0] ret_V_68_fu_2555_p2;
wire  signed [11:0] grp_fu_4949_p3;
wire  signed [11:0] grp_fu_4958_p3;
wire  signed [11:0] grp_fu_4975_p3;
wire  signed [11:0] grp_fu_4984_p3;
wire  signed [11:0] grp_fu_5001_p3;
wire  signed [11:0] grp_fu_5010_p3;
wire  signed [11:0] grp_fu_5027_p3;
wire  signed [11:0] grp_fu_5036_p3;
wire  signed [11:0] grp_fu_5053_p3;
wire  signed [11:0] grp_fu_5062_p3;
wire  signed [11:0] grp_fu_5079_p3;
wire  signed [11:0] grp_fu_5088_p3;
wire  signed [11:0] grp_fu_5105_p3;
wire  signed [11:0] grp_fu_5114_p3;
wire  signed [11:0] grp_fu_5131_p3;
wire  signed [11:0] grp_fu_5140_p3;
wire  signed [12:0] grp_fu_5149_p3;
wire  signed [13:0] sext_ln840_6_fu_2699_p1;
wire  signed [13:0] sext_ln840_4_fu_2696_p1;
wire  signed [12:0] grp_fu_5166_p3;
wire  signed [13:0] sext_ln840_14_fu_2711_p1;
wire  signed [13:0] sext_ln840_12_fu_2708_p1;
wire  signed [12:0] grp_fu_5183_p3;
wire  signed [13:0] sext_ln840_22_fu_2723_p1;
wire  signed [13:0] sext_ln840_20_fu_2720_p1;
wire  signed [12:0] grp_fu_5200_p3;
wire  signed [13:0] sext_ln840_30_fu_2735_p1;
wire  signed [13:0] sext_ln840_28_fu_2732_p1;
wire  signed [12:0] grp_fu_5217_p3;
wire  signed [13:0] sext_ln840_38_fu_2747_p1;
wire  signed [13:0] sext_ln840_36_fu_2744_p1;
wire  signed [12:0] grp_fu_5234_p3;
wire  signed [13:0] sext_ln840_46_fu_2759_p1;
wire  signed [13:0] sext_ln840_44_fu_2756_p1;
wire  signed [12:0] grp_fu_5251_p3;
wire  signed [13:0] sext_ln840_54_fu_2771_p1;
wire  signed [13:0] sext_ln840_52_fu_2768_p1;
wire  signed [12:0] grp_fu_5268_p3;
wire  signed [13:0] sext_ln840_62_fu_2783_p1;
wire  signed [13:0] sext_ln840_60_fu_2780_p1;
wire  signed [15:0] sext_ln840_3_fu_2792_p1;
wire  signed [15:0] grp_fu_5285_p3;
wire  signed [15:0] sext_ln840_7_fu_2800_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln840_3_fu_2795_p2;
wire  signed [15:0] sext_ln840_11_fu_2809_p1;
wire  signed [15:0] grp_fu_5294_p3;
wire  signed [15:0] sext_ln840_15_fu_2817_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln840_12_fu_2812_p2;
wire  signed [15:0] sext_ln840_19_fu_2826_p1;
wire  signed [15:0] grp_fu_5303_p3;
wire  signed [15:0] sext_ln840_23_fu_2834_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln840_21_fu_2829_p2;
wire  signed [15:0] sext_ln840_27_fu_2843_p1;
wire  signed [15:0] grp_fu_5312_p3;
wire  signed [15:0] sext_ln840_31_fu_2851_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln840_30_fu_2846_p2;
wire  signed [15:0] sext_ln840_35_fu_2860_p1;
wire  signed [15:0] grp_fu_5321_p3;
wire  signed [15:0] sext_ln840_39_fu_2868_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln840_39_fu_2863_p2;
wire  signed [15:0] sext_ln840_43_fu_2877_p1;
wire  signed [15:0] grp_fu_5330_p3;
wire  signed [15:0] sext_ln840_47_fu_2885_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln840_48_fu_2880_p2;
wire  signed [15:0] sext_ln840_51_fu_2894_p1;
wire  signed [15:0] grp_fu_5339_p3;
wire  signed [15:0] sext_ln840_55_fu_2902_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln840_57_fu_2897_p2;
wire  signed [15:0] sext_ln840_59_fu_2911_p1;
wire  signed [15:0] grp_fu_5348_p3;
wire  signed [15:0] sext_ln840_63_fu_2919_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln840_66_fu_2914_p2;
wire   [15:0] tmp_1_fu_2968_p6;
wire   [0:0] icmp_ln1039_fu_2981_p2;
wire   [0:0] result_V_fu_2986_p2;
wire   [15:0] tmp_2_fu_2996_p6;
wire   [0:0] icmp_ln1039_1_fu_3009_p2;
wire   [0:0] xor_ln1039_fu_3014_p2;
wire   [15:0] tmp_3_fu_3024_p6;
wire   [0:0] icmp_ln1039_2_fu_3037_p2;
wire   [0:0] xor_ln1039_1_fu_3042_p2;
wire   [15:0] tmp_4_fu_3052_p6;
wire   [0:0] icmp_ln1039_3_fu_3065_p2;
wire   [0:0] xor_ln1039_2_fu_3070_p2;
wire   [15:0] tmp_5_fu_3080_p6;
wire   [0:0] icmp_ln1039_4_fu_3093_p2;
wire   [0:0] xor_ln1039_3_fu_3098_p2;
wire   [15:0] tmp_6_fu_3108_p6;
wire   [0:0] icmp_ln1039_5_fu_3121_p2;
wire   [0:0] xor_ln1039_4_fu_3126_p2;
wire   [15:0] tmp_7_fu_3136_p6;
wire   [0:0] icmp_ln1039_6_fu_3149_p2;
wire   [0:0] xor_ln1039_5_fu_3154_p2;
wire   [1:0] zext_ln215_fu_2992_p1;
wire   [1:0] zext_ln1039_1_fu_3048_p1;
wire   [1:0] add_ln840_72_fu_3164_p2;
wire   [1:0] zext_ln1039_fu_3020_p1;
wire   [1:0] add_ln840_73_fu_3170_p2;
wire   [1:0] zext_ln1039_2_fu_3076_p1;
wire   [1:0] zext_ln1039_3_fu_3104_p1;
wire   [1:0] add_ln840_74_fu_3180_p2;
wire   [1:0] zext_ln1039_4_fu_3132_p1;
wire   [1:0] zext_ln840_fu_3160_p1;
wire   [1:0] add_ln840_75_fu_3190_p2;
wire   [2:0] zext_ln840_3_fu_3196_p1;
wire   [2:0] zext_ln840_2_fu_3186_p1;
wire   [2:0] add_ln840_76_fu_3200_p2;
wire   [2:0] zext_ln840_1_fu_3176_p1;
wire   [15:0] tmp_8_fu_3212_p6;
wire   [0:0] icmp_ln1039_7_fu_3225_p2;
wire   [0:0] result_V_2_fu_3230_p2;
wire   [15:0] tmp_9_fu_3240_p6;
wire   [0:0] icmp_ln1039_8_fu_3253_p2;
wire   [0:0] xor_ln1039_7_fu_3258_p2;
wire   [15:0] tmp_s_fu_3268_p6;
wire   [0:0] icmp_ln1039_9_fu_3281_p2;
wire   [0:0] xor_ln1039_8_fu_3286_p2;
wire   [15:0] tmp_10_fu_3296_p6;
wire   [0:0] icmp_ln1039_10_fu_3309_p2;
wire   [0:0] xor_ln1039_9_fu_3314_p2;
wire   [15:0] tmp_11_fu_3324_p6;
wire   [0:0] icmp_ln1039_11_fu_3337_p2;
wire   [0:0] xor_ln1039_10_fu_3342_p2;
wire   [15:0] tmp_12_fu_3352_p6;
wire   [0:0] icmp_ln1039_12_fu_3365_p2;
wire   [0:0] xor_ln1039_11_fu_3370_p2;
wire   [15:0] tmp_13_fu_3380_p6;
wire   [0:0] icmp_ln1039_13_fu_3393_p2;
wire   [0:0] xor_ln1039_12_fu_3398_p2;
wire   [1:0] zext_ln215_1_fu_3236_p1;
wire   [1:0] zext_ln1039_6_fu_3292_p1;
wire   [1:0] add_ln840_78_fu_3408_p2;
wire   [1:0] zext_ln1039_5_fu_3264_p1;
wire   [1:0] add_ln840_79_fu_3414_p2;
wire   [1:0] zext_ln1039_7_fu_3320_p1;
wire   [1:0] zext_ln1039_8_fu_3348_p1;
wire   [1:0] add_ln840_80_fu_3424_p2;
wire   [1:0] zext_ln1039_9_fu_3376_p1;
wire   [1:0] zext_ln840_4_fu_3404_p1;
wire   [1:0] add_ln840_81_fu_3434_p2;
wire   [2:0] zext_ln840_7_fu_3440_p1;
wire   [2:0] zext_ln840_6_fu_3430_p1;
wire   [2:0] add_ln840_82_fu_3444_p2;
wire   [2:0] zext_ln840_5_fu_3420_p1;
wire   [15:0] tmp_14_fu_3456_p6;
wire   [0:0] icmp_ln1039_14_fu_3469_p2;
wire   [0:0] result_V_4_fu_3474_p2;
wire   [15:0] tmp_15_fu_3484_p6;
wire   [0:0] icmp_ln1039_15_fu_3497_p2;
wire   [0:0] xor_ln1039_14_fu_3502_p2;
wire   [15:0] tmp_16_fu_3512_p6;
wire   [0:0] icmp_ln1039_16_fu_3525_p2;
wire   [0:0] xor_ln1039_15_fu_3530_p2;
wire   [15:0] tmp_17_fu_3540_p6;
wire   [0:0] icmp_ln1039_17_fu_3553_p2;
wire   [0:0] xor_ln1039_16_fu_3558_p2;
wire   [15:0] tmp_18_fu_3568_p6;
wire   [0:0] icmp_ln1039_18_fu_3581_p2;
wire   [0:0] xor_ln1039_17_fu_3586_p2;
wire   [15:0] tmp_19_fu_3596_p6;
wire   [0:0] icmp_ln1039_19_fu_3609_p2;
wire   [0:0] xor_ln1039_18_fu_3614_p2;
wire   [15:0] tmp_20_fu_3624_p6;
wire   [0:0] icmp_ln1039_20_fu_3637_p2;
wire   [0:0] xor_ln1039_19_fu_3642_p2;
wire   [1:0] zext_ln215_2_fu_3480_p1;
wire   [1:0] zext_ln1039_11_fu_3536_p1;
wire   [1:0] add_ln840_84_fu_3652_p2;
wire   [1:0] zext_ln1039_10_fu_3508_p1;
wire   [1:0] add_ln840_85_fu_3658_p2;
wire   [1:0] zext_ln1039_12_fu_3564_p1;
wire   [1:0] zext_ln1039_13_fu_3592_p1;
wire   [1:0] add_ln840_86_fu_3668_p2;
wire   [1:0] zext_ln1039_14_fu_3620_p1;
wire   [1:0] zext_ln840_8_fu_3648_p1;
wire   [1:0] add_ln840_87_fu_3678_p2;
wire   [2:0] zext_ln840_11_fu_3684_p1;
wire   [2:0] zext_ln840_10_fu_3674_p1;
wire   [2:0] add_ln840_88_fu_3688_p2;
wire   [2:0] zext_ln840_9_fu_3664_p1;
wire   [15:0] tmp_21_fu_3700_p6;
wire   [0:0] icmp_ln1039_21_fu_3713_p2;
wire   [0:0] result_V_6_fu_3718_p2;
wire   [15:0] tmp_22_fu_3728_p6;
wire   [0:0] icmp_ln1039_22_fu_3741_p2;
wire   [0:0] xor_ln1039_21_fu_3746_p2;
wire   [15:0] tmp_23_fu_3756_p6;
wire   [0:0] icmp_ln1039_23_fu_3769_p2;
wire   [0:0] xor_ln1039_22_fu_3774_p2;
wire   [15:0] tmp_24_fu_3784_p6;
wire   [0:0] icmp_ln1039_24_fu_3797_p2;
wire   [0:0] xor_ln1039_23_fu_3802_p2;
wire   [15:0] tmp_25_fu_3812_p6;
wire   [0:0] icmp_ln1039_25_fu_3825_p2;
wire   [0:0] xor_ln1039_24_fu_3830_p2;
wire   [15:0] tmp_26_fu_3840_p6;
wire   [0:0] icmp_ln1039_26_fu_3853_p2;
wire   [0:0] xor_ln1039_25_fu_3858_p2;
wire   [15:0] tmp_27_fu_3868_p6;
wire   [0:0] icmp_ln1039_27_fu_3881_p2;
wire   [0:0] xor_ln1039_26_fu_3886_p2;
wire   [1:0] zext_ln215_3_fu_3724_p1;
wire   [1:0] zext_ln1039_16_fu_3780_p1;
wire   [1:0] add_ln840_90_fu_3896_p2;
wire   [1:0] zext_ln1039_15_fu_3752_p1;
wire   [1:0] add_ln840_91_fu_3902_p2;
wire   [1:0] zext_ln1039_17_fu_3808_p1;
wire   [1:0] zext_ln1039_18_fu_3836_p1;
wire   [1:0] add_ln840_92_fu_3912_p2;
wire   [1:0] zext_ln1039_19_fu_3864_p1;
wire   [1:0] zext_ln840_12_fu_3892_p1;
wire   [1:0] add_ln840_93_fu_3922_p2;
wire   [2:0] zext_ln840_15_fu_3928_p1;
wire   [2:0] zext_ln840_14_fu_3918_p1;
wire   [2:0] add_ln840_94_fu_3932_p2;
wire   [2:0] zext_ln840_13_fu_3908_p1;
wire   [15:0] tmp_28_fu_3944_p6;
wire   [0:0] icmp_ln1039_28_fu_3957_p2;
wire   [0:0] result_V_8_fu_3962_p2;
wire   [15:0] tmp_29_fu_3972_p6;
wire   [0:0] icmp_ln1039_29_fu_3985_p2;
wire   [0:0] xor_ln1039_28_fu_3990_p2;
wire   [15:0] tmp_30_fu_4000_p6;
wire   [0:0] icmp_ln1039_30_fu_4013_p2;
wire   [0:0] xor_ln1039_29_fu_4018_p2;
wire   [15:0] tmp_31_fu_4028_p6;
wire   [0:0] icmp_ln1039_31_fu_4041_p2;
wire   [0:0] xor_ln1039_30_fu_4046_p2;
wire   [15:0] tmp_32_fu_4056_p6;
wire   [0:0] icmp_ln1039_32_fu_4069_p2;
wire   [0:0] xor_ln1039_31_fu_4074_p2;
wire   [15:0] tmp_33_fu_4084_p6;
wire   [0:0] icmp_ln1039_33_fu_4097_p2;
wire   [0:0] xor_ln1039_32_fu_4102_p2;
wire   [15:0] tmp_34_fu_4112_p6;
wire   [0:0] icmp_ln1039_34_fu_4125_p2;
wire   [0:0] xor_ln1039_33_fu_4130_p2;
wire   [1:0] zext_ln215_4_fu_3968_p1;
wire   [1:0] zext_ln1039_21_fu_4024_p1;
wire   [1:0] add_ln840_96_fu_4140_p2;
wire   [1:0] zext_ln1039_20_fu_3996_p1;
wire   [1:0] add_ln840_97_fu_4146_p2;
wire   [1:0] zext_ln1039_22_fu_4052_p1;
wire   [1:0] zext_ln1039_23_fu_4080_p1;
wire   [1:0] add_ln840_98_fu_4156_p2;
wire   [1:0] zext_ln1039_24_fu_4108_p1;
wire   [1:0] zext_ln840_16_fu_4136_p1;
wire   [1:0] add_ln840_99_fu_4166_p2;
wire   [2:0] zext_ln840_19_fu_4172_p1;
wire   [2:0] zext_ln840_18_fu_4162_p1;
wire   [2:0] add_ln840_100_fu_4176_p2;
wire   [2:0] zext_ln840_17_fu_4152_p1;
wire   [15:0] tmp_35_fu_4188_p6;
wire   [0:0] icmp_ln1039_35_fu_4201_p2;
wire   [0:0] result_V_10_fu_4206_p2;
wire   [15:0] tmp_36_fu_4216_p6;
wire   [0:0] icmp_ln1039_36_fu_4229_p2;
wire   [0:0] xor_ln1039_35_fu_4234_p2;
wire   [15:0] tmp_37_fu_4244_p6;
wire   [0:0] icmp_ln1039_37_fu_4257_p2;
wire   [0:0] xor_ln1039_36_fu_4262_p2;
wire   [15:0] tmp_38_fu_4272_p6;
wire   [0:0] icmp_ln1039_38_fu_4285_p2;
wire   [0:0] xor_ln1039_37_fu_4290_p2;
wire   [15:0] tmp_39_fu_4300_p6;
wire   [0:0] icmp_ln1039_39_fu_4313_p2;
wire   [0:0] xor_ln1039_38_fu_4318_p2;
wire   [15:0] tmp_40_fu_4328_p6;
wire   [0:0] icmp_ln1039_40_fu_4341_p2;
wire   [0:0] xor_ln1039_39_fu_4346_p2;
wire   [15:0] tmp_41_fu_4356_p6;
wire   [0:0] icmp_ln1039_41_fu_4369_p2;
wire   [0:0] xor_ln1039_40_fu_4374_p2;
wire   [1:0] zext_ln215_5_fu_4212_p1;
wire   [1:0] zext_ln1039_26_fu_4268_p1;
wire   [1:0] add_ln840_102_fu_4384_p2;
wire   [1:0] zext_ln1039_25_fu_4240_p1;
wire   [1:0] add_ln840_103_fu_4390_p2;
wire   [1:0] zext_ln1039_27_fu_4296_p1;
wire   [1:0] zext_ln1039_28_fu_4324_p1;
wire   [1:0] add_ln840_104_fu_4400_p2;
wire   [1:0] zext_ln1039_29_fu_4352_p1;
wire   [1:0] zext_ln840_20_fu_4380_p1;
wire   [1:0] add_ln840_105_fu_4410_p2;
wire   [2:0] zext_ln840_23_fu_4416_p1;
wire   [2:0] zext_ln840_22_fu_4406_p1;
wire   [2:0] add_ln840_106_fu_4420_p2;
wire   [2:0] zext_ln840_21_fu_4396_p1;
wire   [15:0] tmp_42_fu_4432_p6;
wire   [0:0] icmp_ln1039_42_fu_4445_p2;
wire   [0:0] result_V_12_fu_4450_p2;
wire   [15:0] tmp_43_fu_4460_p6;
wire   [0:0] icmp_ln1039_43_fu_4473_p2;
wire   [0:0] xor_ln1039_42_fu_4478_p2;
wire   [15:0] tmp_44_fu_4488_p6;
wire   [0:0] icmp_ln1039_44_fu_4501_p2;
wire   [0:0] xor_ln1039_43_fu_4506_p2;
wire   [15:0] tmp_45_fu_4516_p6;
wire   [0:0] icmp_ln1039_45_fu_4529_p2;
wire   [0:0] xor_ln1039_44_fu_4534_p2;
wire   [15:0] tmp_46_fu_4544_p6;
wire   [0:0] icmp_ln1039_46_fu_4557_p2;
wire   [0:0] xor_ln1039_45_fu_4562_p2;
wire   [15:0] tmp_47_fu_4572_p6;
wire   [0:0] icmp_ln1039_47_fu_4585_p2;
wire   [0:0] xor_ln1039_46_fu_4590_p2;
wire   [15:0] tmp_48_fu_4600_p6;
wire   [0:0] icmp_ln1039_48_fu_4613_p2;
wire   [0:0] xor_ln1039_47_fu_4618_p2;
wire   [1:0] zext_ln215_6_fu_4456_p1;
wire   [1:0] zext_ln1039_31_fu_4512_p1;
wire   [1:0] add_ln840_108_fu_4628_p2;
wire   [1:0] zext_ln1039_30_fu_4484_p1;
wire   [1:0] add_ln840_109_fu_4634_p2;
wire   [1:0] zext_ln1039_32_fu_4540_p1;
wire   [1:0] zext_ln1039_33_fu_4568_p1;
wire   [1:0] add_ln840_110_fu_4644_p2;
wire   [1:0] zext_ln1039_34_fu_4596_p1;
wire   [1:0] zext_ln840_24_fu_4624_p1;
wire   [1:0] add_ln840_111_fu_4654_p2;
wire   [2:0] zext_ln840_27_fu_4660_p1;
wire   [2:0] zext_ln840_26_fu_4650_p1;
wire   [2:0] add_ln840_112_fu_4664_p2;
wire   [2:0] zext_ln840_25_fu_4640_p1;
wire   [15:0] tmp_49_fu_4676_p6;
wire   [0:0] icmp_ln1039_49_fu_4689_p2;
wire   [0:0] result_V_14_fu_4694_p2;
wire   [15:0] tmp_50_fu_4704_p6;
wire   [0:0] icmp_ln1039_50_fu_4717_p2;
wire   [0:0] xor_ln1039_49_fu_4722_p2;
wire   [15:0] tmp_51_fu_4732_p6;
wire   [0:0] icmp_ln1039_51_fu_4745_p2;
wire   [0:0] xor_ln1039_50_fu_4750_p2;
wire   [15:0] tmp_52_fu_4760_p6;
wire   [0:0] icmp_ln1039_52_fu_4773_p2;
wire   [0:0] xor_ln1039_51_fu_4778_p2;
wire   [15:0] tmp_53_fu_4788_p6;
wire   [0:0] icmp_ln1039_53_fu_4801_p2;
wire   [0:0] xor_ln1039_52_fu_4806_p2;
wire   [15:0] tmp_54_fu_4816_p6;
wire   [0:0] icmp_ln1039_54_fu_4829_p2;
wire   [0:0] xor_ln1039_53_fu_4834_p2;
wire   [15:0] tmp_55_fu_4844_p6;
wire   [0:0] icmp_ln1039_55_fu_4857_p2;
wire   [0:0] xor_ln1039_54_fu_4862_p2;
wire   [1:0] zext_ln215_7_fu_4700_p1;
wire   [1:0] zext_ln1039_36_fu_4756_p1;
wire   [1:0] add_ln840_114_fu_4872_p2;
wire   [1:0] zext_ln1039_35_fu_4728_p1;
wire   [1:0] add_ln840_115_fu_4878_p2;
wire   [1:0] zext_ln1039_37_fu_4784_p1;
wire   [1:0] zext_ln1039_38_fu_4812_p1;
wire   [1:0] add_ln840_116_fu_4888_p2;
wire   [1:0] zext_ln1039_39_fu_4840_p1;
wire   [1:0] zext_ln840_28_fu_4868_p1;
wire   [1:0] add_ln840_117_fu_4898_p2;
wire   [2:0] zext_ln840_31_fu_4904_p1;
wire   [2:0] zext_ln840_30_fu_4894_p1;
wire   [2:0] add_ln840_118_fu_4908_p2;
wire   [2:0] zext_ln840_29_fu_4884_p1;
wire   [2:0] result_V_15_fu_4914_p2;
wire   [2:0] result_V_13_fu_4670_p2;
wire   [2:0] result_V_11_fu_4426_p2;
wire   [2:0] result_V_9_fu_4182_p2;
wire   [2:0] result_V_7_fu_3938_p2;
wire   [2:0] result_V_5_fu_3694_p2;
wire   [2:0] result_V_3_fu_3450_p2;
wire   [2:0] result_V_1_fu_3206_p2;
wire   [2:0] grp_fu_4941_p1;
wire   [2:0] grp_fu_4949_p1;
wire   [2:0] grp_fu_4958_p1;
wire   [2:0] grp_fu_4967_p1;
wire   [2:0] grp_fu_4975_p1;
wire   [2:0] grp_fu_4984_p1;
wire   [2:0] grp_fu_4993_p1;
wire   [2:0] grp_fu_5001_p1;
wire   [2:0] grp_fu_5010_p1;
wire   [2:0] grp_fu_5019_p1;
wire   [2:0] grp_fu_5027_p1;
wire   [2:0] grp_fu_5036_p1;
wire   [2:0] grp_fu_5045_p1;
wire   [2:0] grp_fu_5053_p1;
wire   [2:0] grp_fu_5062_p1;
wire   [2:0] grp_fu_5071_p1;
wire   [2:0] grp_fu_5079_p1;
wire   [2:0] grp_fu_5088_p1;
wire   [2:0] grp_fu_5097_p1;
wire   [2:0] grp_fu_5105_p1;
wire   [2:0] grp_fu_5114_p1;
wire   [2:0] grp_fu_5123_p1;
wire   [2:0] grp_fu_5131_p1;
wire   [2:0] grp_fu_5140_p1;
wire   [2:0] grp_fu_5149_p1;
wire   [2:0] grp_fu_5158_p1;
wire   [2:0] grp_fu_5166_p1;
wire   [2:0] grp_fu_5175_p1;
wire   [2:0] grp_fu_5183_p1;
wire   [2:0] grp_fu_5192_p1;
wire   [2:0] grp_fu_5200_p1;
wire   [2:0] grp_fu_5209_p1;
wire   [2:0] grp_fu_5217_p1;
wire   [2:0] grp_fu_5226_p1;
wire   [2:0] grp_fu_5234_p1;
wire   [2:0] grp_fu_5243_p1;
wire   [2:0] grp_fu_5251_p1;
wire   [2:0] grp_fu_5260_p1;
wire   [2:0] grp_fu_5268_p1;
wire   [2:0] grp_fu_5277_p1;
wire   [2:0] grp_fu_5285_p1;
wire  signed [15:0] grp_fu_5285_p2;
wire   [2:0] grp_fu_5294_p1;
wire  signed [15:0] grp_fu_5294_p2;
wire   [2:0] grp_fu_5303_p1;
wire  signed [15:0] grp_fu_5303_p2;
wire   [2:0] grp_fu_5312_p1;
wire  signed [15:0] grp_fu_5312_p2;
wire   [2:0] grp_fu_5321_p1;
wire  signed [15:0] grp_fu_5321_p2;
wire   [2:0] grp_fu_5330_p1;
wire  signed [15:0] grp_fu_5330_p2;
wire   [2:0] grp_fu_5339_p1;
wire  signed [15:0] grp_fu_5339_p2;
wire   [2:0] grp_fu_5348_p1;
wire  signed [15:0] grp_fu_5348_p2;
reg    grp_fu_4941_ce;
reg    grp_fu_4949_ce;
reg    grp_fu_4958_ce;
reg    grp_fu_4967_ce;
reg    grp_fu_4975_ce;
reg    grp_fu_4984_ce;
reg    grp_fu_4993_ce;
reg    grp_fu_5001_ce;
reg    grp_fu_5010_ce;
reg    grp_fu_5019_ce;
reg    grp_fu_5027_ce;
reg    grp_fu_5036_ce;
reg    grp_fu_5045_ce;
reg    grp_fu_5053_ce;
reg    grp_fu_5062_ce;
reg    grp_fu_5071_ce;
reg    grp_fu_5079_ce;
reg    grp_fu_5088_ce;
reg    grp_fu_5097_ce;
reg    grp_fu_5105_ce;
reg    grp_fu_5114_ce;
reg    grp_fu_5123_ce;
reg    grp_fu_5131_ce;
reg    grp_fu_5140_ce;
reg    grp_fu_5149_ce;
reg    grp_fu_5158_ce;
reg    grp_fu_5166_ce;
reg    grp_fu_5175_ce;
reg    grp_fu_5183_ce;
reg    grp_fu_5192_ce;
reg    grp_fu_5200_ce;
reg    grp_fu_5209_ce;
reg    grp_fu_5217_ce;
reg    grp_fu_5226_ce;
reg    grp_fu_5234_ce;
reg    grp_fu_5243_ce;
reg    grp_fu_5251_ce;
reg    grp_fu_5260_ce;
reg    grp_fu_5268_ce;
reg    grp_fu_5277_ce;
reg    grp_fu_5285_ce;
reg    grp_fu_5294_ce;
reg    grp_fu_5303_ce;
reg    grp_fu_5312_ce;
reg    grp_fu_5321_ce;
reg    grp_fu_5330_ce;
reg    grp_fu_5339_ce;
reg    grp_fu_5348_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg   [1:0] ap_NS_iter6_fsm;
reg   [1:0] ap_NS_iter7_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
wire    ap_ST_iter4_fsm_state5_blk;
wire    ap_ST_iter5_fsm_state6_blk;
wire    ap_ST_iter6_fsm_state7_blk;
reg    ap_ST_iter7_fsm_state8_blk;
wire    ap_start_int;
reg    ap_condition_4262;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 ap_CS_iter6_fsm = 2'd1;
#0 ap_CS_iter7_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

MVAU_hls_2_mux_164_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 27 ),
    .din9_WIDTH( 27 ),
    .din10_WIDTH( 27 ),
    .din11_WIDTH( 27 ),
    .din12_WIDTH( 27 ),
    .din13_WIDTH( 27 ),
    .din14_WIDTH( 27 ),
    .din15_WIDTH( 27 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 27 ))
mux_164_27_1_1_U1(
    .din0(inputBuf_V_fu_876),
    .din1(inputBuf_V_1_fu_880),
    .din2(inputBuf_V_2_fu_884),
    .din3(inputBuf_V_3_fu_888),
    .din4(inputBuf_V_4_fu_892),
    .din5(inputBuf_V_5_fu_896),
    .din6(inputBuf_V_6_fu_900),
    .din7(inputBuf_V_7_fu_904),
    .din8(inputBuf_V_8_fu_908),
    .din9(inputBuf_V_9_fu_912),
    .din10(inputBuf_V_10_fu_916),
    .din11(inputBuf_V_11_fu_920),
    .din12(inputBuf_V_12_fu_924),
    .din13(inputBuf_V_13_fu_928),
    .din14(inputBuf_V_14_fu_932),
    .din15(inputBuf_V_15_fu_936),
    .din16(tmp_fu_1096_p17),
    .dout(tmp_fu_1096_p18)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U2(
    .din0(local_temp_V_73_reg_5577_pp0_iter2_reg),
    .din1(ret_V_1_fu_2226_p1),
    .dout(ret_V_1_fu_2226_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U3(
    .din0(local_temp_V_75_reg_5587_pp0_iter2_reg),
    .din1(ret_V_3_fu_2242_p1),
    .dout(ret_V_3_fu_2242_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U4(
    .din0(local_temp_V_77_reg_5597_pp0_iter2_reg),
    .din1(ret_V_5_fu_2258_p1),
    .dout(ret_V_5_fu_2258_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U5(
    .din0(local_temp_V_9_reg_5622_pp0_iter2_reg),
    .din1(ret_V_10_fu_2277_p1),
    .dout(ret_V_10_fu_2277_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U6(
    .din0(local_temp_V_12_reg_5632_pp0_iter2_reg),
    .din1(ret_V_12_fu_2290_p1),
    .dout(ret_V_12_fu_2290_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U7(
    .din0(local_temp_V_14_reg_5642_pp0_iter2_reg),
    .din1(ret_V_14_fu_2303_p1),
    .dout(ret_V_14_fu_2303_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U8(
    .din0(local_temp_V_19_reg_5667_pp0_iter2_reg),
    .din1(ret_V_19_fu_2319_p1),
    .dout(ret_V_19_fu_2319_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U9(
    .din0(local_temp_V_21_reg_5677_pp0_iter2_reg),
    .din1(ret_V_21_fu_2332_p1),
    .dout(ret_V_21_fu_2332_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U10(
    .din0(local_temp_V_23_reg_5687_pp0_iter2_reg),
    .din1(ret_V_23_fu_2345_p1),
    .dout(ret_V_23_fu_2345_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U11(
    .din0(local_temp_V_28_reg_5712_pp0_iter2_reg),
    .din1(ret_V_28_fu_2361_p1),
    .dout(ret_V_28_fu_2361_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U12(
    .din0(local_temp_V_30_reg_5722_pp0_iter2_reg),
    .din1(ret_V_30_fu_2374_p1),
    .dout(ret_V_30_fu_2374_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U13(
    .din0(local_temp_V_32_reg_5732_pp0_iter2_reg),
    .din1(ret_V_32_fu_2387_p1),
    .dout(ret_V_32_fu_2387_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U14(
    .din0(local_temp_V_37_reg_5757_pp0_iter2_reg),
    .din1(ret_V_37_fu_2403_p1),
    .dout(ret_V_37_fu_2403_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U15(
    .din0(local_temp_V_39_reg_5767_pp0_iter2_reg),
    .din1(ret_V_39_fu_2416_p1),
    .dout(ret_V_39_fu_2416_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U16(
    .din0(local_temp_V_41_reg_5777_pp0_iter2_reg),
    .din1(ret_V_41_fu_2429_p1),
    .dout(ret_V_41_fu_2429_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U17(
    .din0(local_temp_V_46_reg_5802_pp0_iter2_reg),
    .din1(ret_V_46_fu_2445_p1),
    .dout(ret_V_46_fu_2445_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U18(
    .din0(local_temp_V_48_reg_5812_pp0_iter2_reg),
    .din1(ret_V_48_fu_2458_p1),
    .dout(ret_V_48_fu_2458_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U19(
    .din0(local_temp_V_50_reg_5822_pp0_iter2_reg),
    .din1(ret_V_50_fu_2471_p1),
    .dout(ret_V_50_fu_2471_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U20(
    .din0(local_temp_V_55_reg_5847_pp0_iter2_reg),
    .din1(ret_V_55_fu_2487_p1),
    .dout(ret_V_55_fu_2487_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U21(
    .din0(local_temp_V_57_reg_5857_pp0_iter2_reg),
    .din1(ret_V_57_fu_2500_p1),
    .dout(ret_V_57_fu_2500_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U22(
    .din0(local_temp_V_59_reg_5867_pp0_iter2_reg),
    .din1(ret_V_59_fu_2513_p1),
    .dout(ret_V_59_fu_2513_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U23(
    .din0(local_temp_V_64_reg_5892_pp0_iter2_reg),
    .din1(ret_V_64_fu_2529_p1),
    .dout(ret_V_64_fu_2529_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U24(
    .din0(local_temp_V_66_reg_5902_pp0_iter2_reg),
    .din1(ret_V_66_fu_2542_p1),
    .dout(ret_V_66_fu_2542_p2)
);

MVAU_hls_2_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U25(
    .din0(local_temp_V_68_reg_5912_pp0_iter2_reg),
    .din1(ret_V_68_fu_2555_p1),
    .dout(ret_V_68_fu_2555_p2)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U26(
    .din0(16'd345),
    .din1(16'd65013),
    .din2(16'd353),
    .din3(16'd556),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_1_fu_2968_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U27(
    .din0(16'd636),
    .din1(16'd65427),
    .din2(16'd644),
    .din3(16'd906),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_2_fu_2996_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U28(
    .din0(16'd927),
    .din1(16'd306),
    .din2(16'd935),
    .din3(16'd1257),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_3_fu_3024_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U29(
    .din0(16'd1218),
    .din1(16'd720),
    .din2(16'd1226),
    .din3(16'd1608),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_4_fu_3052_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U30(
    .din0(16'd1509),
    .din1(16'd1134),
    .din2(16'd1518),
    .din3(16'd1958),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_5_fu_3080_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U31(
    .din0(16'd1800),
    .din1(16'd1548),
    .din2(16'd1809),
    .din3(16'd2309),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_6_fu_3108_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U32(
    .din0(16'd2091),
    .din1(16'd1963),
    .din2(16'd2100),
    .din3(16'd2659),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_7_fu_3136_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U33(
    .din0(16'd483),
    .din1(16'd63961),
    .din2(16'd65212),
    .din3(16'd4100),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_8_fu_3212_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U34(
    .din0(16'd920),
    .din1(16'd64301),
    .din2(16'd238),
    .din3(16'd4433),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_9_fu_3240_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U35(
    .din0(16'd1356),
    .din1(16'd64642),
    .din2(16'd800),
    .din3(16'd4766),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_s_fu_3268_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U36(
    .din0(16'd1792),
    .din1(16'd64982),
    .din2(16'd1362),
    .din3(16'd5099),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_10_fu_3296_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U37(
    .din0(16'd2229),
    .din1(16'd65323),
    .din2(16'd1923),
    .din3(16'd5432),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_11_fu_3324_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U38(
    .din0(16'd2665),
    .din1(16'd128),
    .din2(16'd2485),
    .din3(16'd5765),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_12_fu_3352_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U39(
    .din0(16'd3102),
    .din1(16'd468),
    .din2(16'd3047),
    .din3(16'd6098),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_13_fu_3380_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U40(
    .din0(16'd23),
    .din1(16'd328),
    .din2(16'd187),
    .din3(16'd628),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_14_fu_3456_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U41(
    .din0(16'd255),
    .din1(16'd678),
    .din2(16'd490),
    .din3(16'd946),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_15_fu_3484_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U42(
    .din0(16'd486),
    .din1(16'd1028),
    .din2(16'd793),
    .din3(16'd1264),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_16_fu_3512_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U43(
    .din0(16'd718),
    .din1(16'd1378),
    .din2(16'd1096),
    .din3(16'd1581),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_17_fu_3540_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U44(
    .din0(16'd950),
    .din1(16'd1728),
    .din2(16'd1399),
    .din3(16'd1899),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_18_fu_3568_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U45(
    .din0(16'd1182),
    .din1(16'd2079),
    .din2(16'd1702),
    .din3(16'd2217),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_19_fu_3596_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U46(
    .din0(16'd1414),
    .din1(16'd2429),
    .din2(16'd2005),
    .din3(16'd2535),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_20_fu_3624_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U47(
    .din0(16'd289),
    .din1(16'd65016),
    .din2(16'd590),
    .din3(16'd523),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_21_fu_3700_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U48(
    .din0(16'd423),
    .din1(16'd65364),
    .din2(16'd989),
    .din3(16'd971),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_22_fu_3728_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U49(
    .din0(16'd557),
    .din1(16'd177),
    .din2(16'd1387),
    .din3(16'd1419),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_23_fu_3756_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U50(
    .din0(16'd690),
    .din1(16'd526),
    .din2(16'd1786),
    .din3(16'd1867),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_24_fu_3784_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U51(
    .din0(16'd824),
    .din1(16'd874),
    .din2(16'd2185),
    .din3(16'd2315),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_25_fu_3812_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U52(
    .din0(16'd958),
    .din1(16'd1223),
    .din2(16'd2584),
    .din3(16'd2763),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_26_fu_3840_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U53(
    .din0(16'd1091),
    .din1(16'd1571),
    .din2(16'd2983),
    .din3(16'd3211),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_27_fu_3868_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U54(
    .din0(16'd340),
    .din1(16'd824),
    .din2(16'd291),
    .din3(16'd157),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_28_fu_3944_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U55(
    .din0(16'd667),
    .din1(16'd979),
    .din2(16'd538),
    .din3(16'd295),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_29_fu_3972_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U56(
    .din0(16'd995),
    .din1(16'd1133),
    .din2(16'd785),
    .din3(16'd434),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_30_fu_4000_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U57(
    .din0(16'd1322),
    .din1(16'd1288),
    .din2(16'd1032),
    .din3(16'd573),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_31_fu_4028_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U58(
    .din0(16'd1649),
    .din1(16'd1443),
    .din2(16'd1279),
    .din3(16'd712),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_32_fu_4056_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U59(
    .din0(16'd1977),
    .din1(16'd1597),
    .din2(16'd1526),
    .din3(16'd851),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_33_fu_4084_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U60(
    .din0(16'd2304),
    .din1(16'd1752),
    .din2(16'd1773),
    .din3(16'd990),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_34_fu_4112_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U61(
    .din0(16'd65484),
    .din1(16'd104),
    .din2(16'd65031),
    .din3(16'd388),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_35_fu_4188_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U62(
    .din0(16'd265),
    .din1(16'd433),
    .din2(16'd65380),
    .din3(16'd631),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_36_fu_4216_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U63(
    .din0(16'd582),
    .din1(16'd761),
    .din2(16'd194),
    .din3(16'd875),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_37_fu_4244_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U64(
    .din0(16'd898),
    .din1(16'd1090),
    .din2(16'd543),
    .din3(16'd1119),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_38_fu_4272_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U65(
    .din0(16'd1215),
    .din1(16'd1418),
    .din2(16'd893),
    .din3(16'd1362),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_39_fu_4300_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U66(
    .din0(16'd1532),
    .din1(16'd1746),
    .din2(16'd1243),
    .din3(16'd1606),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_40_fu_4328_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U67(
    .din0(16'd1849),
    .din1(16'd2075),
    .din2(16'd1592),
    .din3(16'd1850),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_41_fu_4356_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U68(
    .din0(16'd362),
    .din1(16'd65026),
    .din2(16'd413),
    .din3(16'd96),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_42_fu_4432_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U69(
    .din0(16'd580),
    .din1(16'd65456),
    .din2(16'd783),
    .din3(16'd426),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_43_fu_4460_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U70(
    .din0(16'd799),
    .din1(16'd349),
    .din2(16'd1153),
    .din3(16'd756),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_44_fu_4488_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U71(
    .din0(16'd1017),
    .din1(16'd779),
    .din2(16'd1523),
    .din3(16'd1086),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_45_fu_4516_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U72(
    .din0(16'd1235),
    .din1(16'd1208),
    .din2(16'd1893),
    .din3(16'd1416),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_46_fu_4544_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U73(
    .din0(16'd1454),
    .din1(16'd1638),
    .din2(16'd2263),
    .din3(16'd1746),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_47_fu_4572_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U74(
    .din0(16'd1672),
    .din1(16'd2067),
    .din2(16'd2633),
    .din3(16'd2077),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_48_fu_4600_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U75(
    .din0(16'd64476),
    .din1(16'd64842),
    .din2(16'd65089),
    .din3(16'd64552),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_49_fu_4676_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U76(
    .din0(16'd64891),
    .din1(16'd65224),
    .din2(16'd65482),
    .din3(16'd64993),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_50_fu_4704_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U77(
    .din0(16'd65306),
    .din1(16'd70),
    .din2(16'd340),
    .din3(16'd65433),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_51_fu_4732_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U78(
    .din0(16'd185),
    .din1(16'd452),
    .din2(16'd733),
    .din3(16'd338),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_52_fu_4760_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U79(
    .din0(16'd601),
    .din1(16'd834),
    .din2(16'd1126),
    .din3(16'd778),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_53_fu_4788_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U80(
    .din0(16'd1016),
    .din1(16'd1216),
    .din2(16'd1519),
    .din3(16'd1219),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_54_fu_4816_p6)
);

MVAU_hls_2_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U81(
    .din0(16'd1431),
    .din1(16'd1597),
    .din2(16'd1913),
    .din3(16'd1660),
    .din4(trunc_ln218_reg_5936_pp0_iter6_reg),
    .dout(tmp_55_fu_4844_p6)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_72_reg_5572),
    .din1(grp_fu_4941_p1),
    .din2(ret_V_3_fu_2242_p2),
    .ce(grp_fu_4941_ce),
    .dout(grp_fu_4941_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_76_reg_5592),
    .din1(grp_fu_4949_p1),
    .din2(ret_V_5_fu_2258_p2),
    .ce(grp_fu_4949_ce),
    .dout(grp_fu_4949_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_80_reg_5612),
    .din1(grp_fu_4958_p1),
    .din2(ret_V_1_fu_2226_p2),
    .ce(grp_fu_4958_ce),
    .dout(grp_fu_4958_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_reg_5617),
    .din1(grp_fu_4967_p1),
    .din2(ret_V_12_fu_2290_p2),
    .ce(grp_fu_4967_ce),
    .dout(grp_fu_4967_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_13_reg_5637),
    .din1(grp_fu_4975_p1),
    .din2(ret_V_14_fu_2303_p2),
    .ce(grp_fu_4975_ce),
    .dout(grp_fu_4975_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_17_reg_5657),
    .din1(grp_fu_4984_p1),
    .din2(ret_V_10_fu_2277_p2),
    .ce(grp_fu_4984_ce),
    .dout(grp_fu_4984_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_18_reg_5662),
    .din1(grp_fu_4993_p1),
    .din2(ret_V_21_fu_2332_p2),
    .ce(grp_fu_4993_ce),
    .dout(grp_fu_4993_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_22_reg_5682),
    .din1(grp_fu_5001_p1),
    .din2(ret_V_23_fu_2345_p2),
    .ce(grp_fu_5001_ce),
    .dout(grp_fu_5001_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_26_reg_5702),
    .din1(grp_fu_5010_p1),
    .din2(ret_V_19_fu_2319_p2),
    .ce(grp_fu_5010_ce),
    .dout(grp_fu_5010_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_27_reg_5707),
    .din1(grp_fu_5019_p1),
    .din2(ret_V_30_fu_2374_p2),
    .ce(grp_fu_5019_ce),
    .dout(grp_fu_5019_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_31_reg_5727),
    .din1(grp_fu_5027_p1),
    .din2(ret_V_32_fu_2387_p2),
    .ce(grp_fu_5027_ce),
    .dout(grp_fu_5027_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_35_reg_5747),
    .din1(grp_fu_5036_p1),
    .din2(ret_V_28_fu_2361_p2),
    .ce(grp_fu_5036_ce),
    .dout(grp_fu_5036_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_36_reg_5752),
    .din1(grp_fu_5045_p1),
    .din2(ret_V_39_fu_2416_p2),
    .ce(grp_fu_5045_ce),
    .dout(grp_fu_5045_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_40_reg_5772),
    .din1(grp_fu_5053_p1),
    .din2(ret_V_41_fu_2429_p2),
    .ce(grp_fu_5053_ce),
    .dout(grp_fu_5053_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_44_reg_5792),
    .din1(grp_fu_5062_p1),
    .din2(ret_V_37_fu_2403_p2),
    .ce(grp_fu_5062_ce),
    .dout(grp_fu_5062_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_45_reg_5797),
    .din1(grp_fu_5071_p1),
    .din2(ret_V_48_fu_2458_p2),
    .ce(grp_fu_5071_ce),
    .dout(grp_fu_5071_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_49_reg_5817),
    .din1(grp_fu_5079_p1),
    .din2(ret_V_50_fu_2471_p2),
    .ce(grp_fu_5079_ce),
    .dout(grp_fu_5079_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_53_reg_5837),
    .din1(grp_fu_5088_p1),
    .din2(ret_V_46_fu_2445_p2),
    .ce(grp_fu_5088_ce),
    .dout(grp_fu_5088_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_54_reg_5842),
    .din1(grp_fu_5097_p1),
    .din2(ret_V_57_fu_2500_p2),
    .ce(grp_fu_5097_ce),
    .dout(grp_fu_5097_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_58_reg_5862),
    .din1(grp_fu_5105_p1),
    .din2(ret_V_59_fu_2513_p2),
    .ce(grp_fu_5105_ce),
    .dout(grp_fu_5105_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_62_reg_5882),
    .din1(grp_fu_5114_p1),
    .din2(ret_V_55_fu_2487_p2),
    .ce(grp_fu_5114_ce),
    .dout(grp_fu_5114_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_63_reg_5887),
    .din1(grp_fu_5123_p1),
    .din2(ret_V_66_fu_2542_p2),
    .ce(grp_fu_5123_ce),
    .dout(grp_fu_5123_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_67_reg_5907),
    .din1(grp_fu_5131_p1),
    .din2(ret_V_68_fu_2555_p2),
    .ce(grp_fu_5131_ce),
    .dout(grp_fu_5131_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_71_reg_5927),
    .din1(grp_fu_5140_p1),
    .din2(ret_V_64_fu_2529_p2),
    .ce(grp_fu_5140_ce),
    .dout(grp_fu_5140_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_74_reg_5582_pp0_iter1_reg),
    .din1(grp_fu_5149_p1),
    .din2(grp_fu_4958_p3),
    .ce(grp_fu_5149_ce),
    .dout(grp_fu_5149_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_79_reg_5607_pp0_iter1_reg),
    .din1(grp_fu_5158_p1),
    .din2(grp_fu_4949_p3),
    .ce(grp_fu_5158_ce),
    .dout(grp_fu_5158_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_11_reg_5627_pp0_iter1_reg),
    .din1(grp_fu_5166_p1),
    .din2(grp_fu_4984_p3),
    .ce(grp_fu_5166_ce),
    .dout(grp_fu_5166_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_16_reg_5652_pp0_iter1_reg),
    .din1(grp_fu_5175_p1),
    .din2(grp_fu_4975_p3),
    .ce(grp_fu_5175_ce),
    .dout(grp_fu_5175_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_20_reg_5672_pp0_iter1_reg),
    .din1(grp_fu_5183_p1),
    .din2(grp_fu_5010_p3),
    .ce(grp_fu_5183_ce),
    .dout(grp_fu_5183_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_25_reg_5697_pp0_iter1_reg),
    .din1(grp_fu_5192_p1),
    .din2(grp_fu_5001_p3),
    .ce(grp_fu_5192_ce),
    .dout(grp_fu_5192_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_29_reg_5717_pp0_iter1_reg),
    .din1(grp_fu_5200_p1),
    .din2(grp_fu_5036_p3),
    .ce(grp_fu_5200_ce),
    .dout(grp_fu_5200_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_34_reg_5742_pp0_iter1_reg),
    .din1(grp_fu_5209_p1),
    .din2(grp_fu_5027_p3),
    .ce(grp_fu_5209_ce),
    .dout(grp_fu_5209_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_38_reg_5762_pp0_iter1_reg),
    .din1(grp_fu_5217_p1),
    .din2(grp_fu_5062_p3),
    .ce(grp_fu_5217_ce),
    .dout(grp_fu_5217_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_43_reg_5787_pp0_iter1_reg),
    .din1(grp_fu_5226_p1),
    .din2(grp_fu_5053_p3),
    .ce(grp_fu_5226_ce),
    .dout(grp_fu_5226_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_47_reg_5807_pp0_iter1_reg),
    .din1(grp_fu_5234_p1),
    .din2(grp_fu_5088_p3),
    .ce(grp_fu_5234_ce),
    .dout(grp_fu_5234_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_52_reg_5832_pp0_iter1_reg),
    .din1(grp_fu_5243_p1),
    .din2(grp_fu_5079_p3),
    .ce(grp_fu_5243_ce),
    .dout(grp_fu_5243_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_56_reg_5852_pp0_iter1_reg),
    .din1(grp_fu_5251_p1),
    .din2(grp_fu_5114_p3),
    .ce(grp_fu_5251_ce),
    .dout(grp_fu_5251_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_61_reg_5877_pp0_iter1_reg),
    .din1(grp_fu_5260_p1),
    .din2(grp_fu_5105_p3),
    .ce(grp_fu_5260_ce),
    .dout(grp_fu_5260_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_65_reg_5897_pp0_iter1_reg),
    .din1(grp_fu_5268_p1),
    .din2(grp_fu_5140_p3),
    .ce(grp_fu_5268_ce),
    .dout(grp_fu_5268_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_70_reg_5922_pp0_iter1_reg),
    .din1(grp_fu_5277_p1),
    .din2(grp_fu_5131_p3),
    .ce(grp_fu_5277_ce),
    .dout(grp_fu_5277_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_3ns_16s_16_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_78_reg_5602_pp0_iter2_reg),
    .din1(grp_fu_5285_p1),
    .din2(grp_fu_5285_p2),
    .ce(grp_fu_5285_ce),
    .dout(grp_fu_5285_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_3ns_16s_16_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_15_reg_5647_pp0_iter2_reg),
    .din1(grp_fu_5294_p1),
    .din2(grp_fu_5294_p2),
    .ce(grp_fu_5294_ce),
    .dout(grp_fu_5294_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_3ns_16s_16_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_24_reg_5692_pp0_iter2_reg),
    .din1(grp_fu_5303_p1),
    .din2(grp_fu_5303_p2),
    .ce(grp_fu_5303_ce),
    .dout(grp_fu_5303_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_3ns_16s_16_4_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_33_reg_5737_pp0_iter2_reg),
    .din1(grp_fu_5312_p1),
    .din2(grp_fu_5312_p2),
    .ce(grp_fu_5312_ce),
    .dout(grp_fu_5312_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_3ns_16s_16_4_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_42_reg_5782_pp0_iter2_reg),
    .din1(grp_fu_5321_p1),
    .din2(grp_fu_5321_p2),
    .ce(grp_fu_5321_ce),
    .dout(grp_fu_5321_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_3ns_16s_16_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_51_reg_5827_pp0_iter2_reg),
    .din1(grp_fu_5330_p1),
    .din2(grp_fu_5330_p2),
    .ce(grp_fu_5330_ce),
    .dout(grp_fu_5330_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_3ns_16s_16_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_60_reg_5872_pp0_iter2_reg),
    .din1(grp_fu_5339_p1),
    .din2(grp_fu_5339_p2),
    .ce(grp_fu_5339_ce),
    .dout(grp_fu_5339_p3)
);

MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_3ns_16s_16_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_69_reg_5917_pp0_iter2_reg),
    .din1(grp_fu_5348_p1),
    .din2(grp_fu_5348_p2),
    .ce(grp_fu_5348_ce),
    .dout(grp_fu_5348_p3)
);

MVAU_hls_2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter6_fsm <= ap_ST_iter6_fsm_state0;
    end else begin
        ap_CS_iter6_fsm <= ap_NS_iter6_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter7_fsm <= ap_ST_iter7_fsm_state0;
    end else begin
        ap_CS_iter7_fsm <= ap_NS_iter7_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter7_fsm_state8) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter7_fsm_state8) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd0) & (icmp_ln249_fu_1026_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_963 <= tmp_fu_1096_p18;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd15)))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_963 <= inElem_fu_1134_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_963 <= ap_phi_reg_pp0_iter0_inElem_1_reg_963;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4262)) begin
        if ((icmp_ln249_fu_1026_p2 == 1'd0)) begin
            i_fu_840 <= i_2_fu_1032_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_840 <= 18'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4262)) begin
        if (((icmp_ln249_fu_1026_p2 == 1'd0) & (icmp_ln290_fu_1948_p2 == 1'd1))) begin
            nf_1_fu_940 <= nf_3_fu_1975_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_940 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4262)) begin
        if (((icmp_ln249_fu_1026_p2 == 1'd0) & (icmp_ln290_fu_1948_p2 == 1'd1))) begin
            sf_fu_836 <= 32'd0;
        end else if (((icmp_ln249_fu_1026_p2 == 1'd0) & (icmp_ln290_fu_1948_p2 == 1'd0))) begin
            sf_fu_836 <= sf_2_fu_1942_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_836 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_5523_pp0_iter5_reg == 1'd0))) begin
        accu_V_16_reg_6698 <= accu_V_16_fu_2803_p2;
        accu_V_17_reg_6709 <= accu_V_17_fu_2820_p2;
        accu_V_18_reg_6720 <= accu_V_18_fu_2837_p2;
        accu_V_19_reg_6731 <= accu_V_19_fu_2854_p2;
        accu_V_1_fu_848 <= accu_V_17_fu_2820_p2;
        accu_V_20_reg_6742 <= accu_V_20_fu_2871_p2;
        accu_V_21_reg_6753 <= accu_V_21_fu_2888_p2;
        accu_V_22_reg_6764 <= accu_V_22_fu_2905_p2;
        accu_V_23_reg_6775 <= accu_V_23_fu_2922_p2;
        accu_V_2_fu_852 <= accu_V_18_fu_2837_p2;
        accu_V_3_fu_856 <= accu_V_19_fu_2854_p2;
        accu_V_4_fu_860 <= accu_V_20_fu_2871_p2;
        accu_V_5_fu_864 <= accu_V_21_fu_2888_p2;
        accu_V_6_fu_868 <= accu_V_22_fu_2905_p2;
        accu_V_7_fu_872 <= accu_V_23_fu_2922_p2;
        accu_V_fu_844 <= accu_V_16_fu_2803_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6) & (icmp_ln249_reg_5523_pp0_iter4_reg == 1'd0))) begin
        add_ln840_11_reg_6628 <= grp_fu_5175_p3;
        add_ln840_16_reg_6633 <= add_ln840_16_fu_2714_p2;
        add_ln840_20_reg_6638 <= grp_fu_5192_p3;
        add_ln840_25_reg_6643 <= add_ln840_25_fu_2726_p2;
        add_ln840_29_reg_6648 <= grp_fu_5209_p3;
        add_ln840_2_reg_6618 <= grp_fu_5158_p3;
        add_ln840_34_reg_6653 <= add_ln840_34_fu_2738_p2;
        add_ln840_38_reg_6658 <= grp_fu_5226_p3;
        add_ln840_43_reg_6663 <= add_ln840_43_fu_2750_p2;
        add_ln840_47_reg_6668 <= grp_fu_5243_p3;
        add_ln840_52_reg_6673 <= add_ln840_52_fu_2762_p2;
        add_ln840_56_reg_6678 <= grp_fu_5260_p3;
        add_ln840_61_reg_6683 <= add_ln840_61_fu_2774_p2;
        add_ln840_65_reg_6688 <= grp_fu_5277_p3;
        add_ln840_70_reg_6693 <= add_ln840_70_fu_2786_p2;
        add_ln840_7_reg_6623 <= add_ln840_7_fu_2702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5) & (icmp_ln249_reg_5523_pp0_iter3_reg == 1'd0))) begin
        add_ln840_13_reg_6478 <= grp_fu_4967_p3;
        add_ln840_22_reg_6493 <= grp_fu_4993_p3;
        add_ln840_31_reg_6508 <= grp_fu_5019_p3;
        add_ln840_40_reg_6523 <= grp_fu_5045_p3;
        add_ln840_49_reg_6538 <= grp_fu_5071_p3;
        add_ln840_4_reg_6463 <= grp_fu_4941_p3;
        add_ln840_58_reg_6553 <= grp_fu_5097_p3;
        add_ln840_67_reg_6568 <= grp_fu_5123_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_5523 <= icmp_ln249_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_5523_pp0_iter1_reg <= icmp_ln249_reg_5523;
        icmp_ln272_reg_5560_pp0_iter1_reg <= icmp_ln272_reg_5560;
        icmp_ln290_reg_5932_pp0_iter1_reg <= icmp_ln290_reg_5932;
        local_temp_V_11_reg_5627_pp0_iter1_reg <= local_temp_V_11_reg_5627;
        local_temp_V_12_reg_5632_pp0_iter1_reg <= local_temp_V_12_reg_5632;
        local_temp_V_14_reg_5642_pp0_iter1_reg <= local_temp_V_14_reg_5642;
        local_temp_V_15_reg_5647_pp0_iter1_reg <= local_temp_V_15_reg_5647;
        local_temp_V_16_reg_5652_pp0_iter1_reg <= local_temp_V_16_reg_5652;
        local_temp_V_19_reg_5667_pp0_iter1_reg <= local_temp_V_19_reg_5667;
        local_temp_V_20_reg_5672_pp0_iter1_reg <= local_temp_V_20_reg_5672;
        local_temp_V_21_reg_5677_pp0_iter1_reg <= local_temp_V_21_reg_5677;
        local_temp_V_23_reg_5687_pp0_iter1_reg <= local_temp_V_23_reg_5687;
        local_temp_V_24_reg_5692_pp0_iter1_reg <= local_temp_V_24_reg_5692;
        local_temp_V_25_reg_5697_pp0_iter1_reg <= local_temp_V_25_reg_5697;
        local_temp_V_28_reg_5712_pp0_iter1_reg <= local_temp_V_28_reg_5712;
        local_temp_V_29_reg_5717_pp0_iter1_reg <= local_temp_V_29_reg_5717;
        local_temp_V_30_reg_5722_pp0_iter1_reg <= local_temp_V_30_reg_5722;
        local_temp_V_32_reg_5732_pp0_iter1_reg <= local_temp_V_32_reg_5732;
        local_temp_V_33_reg_5737_pp0_iter1_reg <= local_temp_V_33_reg_5737;
        local_temp_V_34_reg_5742_pp0_iter1_reg <= local_temp_V_34_reg_5742;
        local_temp_V_37_reg_5757_pp0_iter1_reg <= local_temp_V_37_reg_5757;
        local_temp_V_38_reg_5762_pp0_iter1_reg <= local_temp_V_38_reg_5762;
        local_temp_V_39_reg_5767_pp0_iter1_reg <= local_temp_V_39_reg_5767;
        local_temp_V_41_reg_5777_pp0_iter1_reg <= local_temp_V_41_reg_5777;
        local_temp_V_42_reg_5782_pp0_iter1_reg <= local_temp_V_42_reg_5782;
        local_temp_V_43_reg_5787_pp0_iter1_reg <= local_temp_V_43_reg_5787;
        local_temp_V_46_reg_5802_pp0_iter1_reg <= local_temp_V_46_reg_5802;
        local_temp_V_47_reg_5807_pp0_iter1_reg <= local_temp_V_47_reg_5807;
        local_temp_V_48_reg_5812_pp0_iter1_reg <= local_temp_V_48_reg_5812;
        local_temp_V_50_reg_5822_pp0_iter1_reg <= local_temp_V_50_reg_5822;
        local_temp_V_51_reg_5827_pp0_iter1_reg <= local_temp_V_51_reg_5827;
        local_temp_V_52_reg_5832_pp0_iter1_reg <= local_temp_V_52_reg_5832;
        local_temp_V_55_reg_5847_pp0_iter1_reg <= local_temp_V_55_reg_5847;
        local_temp_V_56_reg_5852_pp0_iter1_reg <= local_temp_V_56_reg_5852;
        local_temp_V_57_reg_5857_pp0_iter1_reg <= local_temp_V_57_reg_5857;
        local_temp_V_59_reg_5867_pp0_iter1_reg <= local_temp_V_59_reg_5867;
        local_temp_V_60_reg_5872_pp0_iter1_reg <= local_temp_V_60_reg_5872;
        local_temp_V_61_reg_5877_pp0_iter1_reg <= local_temp_V_61_reg_5877;
        local_temp_V_64_reg_5892_pp0_iter1_reg <= local_temp_V_64_reg_5892;
        local_temp_V_65_reg_5897_pp0_iter1_reg <= local_temp_V_65_reg_5897;
        local_temp_V_66_reg_5902_pp0_iter1_reg <= local_temp_V_66_reg_5902;
        local_temp_V_68_reg_5912_pp0_iter1_reg <= local_temp_V_68_reg_5912;
        local_temp_V_69_reg_5917_pp0_iter1_reg <= local_temp_V_69_reg_5917;
        local_temp_V_70_reg_5922_pp0_iter1_reg <= local_temp_V_70_reg_5922;
        local_temp_V_73_reg_5577_pp0_iter1_reg <= local_temp_V_73_reg_5577;
        local_temp_V_74_reg_5582_pp0_iter1_reg <= local_temp_V_74_reg_5582;
        local_temp_V_75_reg_5587_pp0_iter1_reg <= local_temp_V_75_reg_5587;
        local_temp_V_77_reg_5597_pp0_iter1_reg <= local_temp_V_77_reg_5597;
        local_temp_V_78_reg_5602_pp0_iter1_reg <= local_temp_V_78_reg_5602;
        local_temp_V_79_reg_5607_pp0_iter1_reg <= local_temp_V_79_reg_5607;
        local_temp_V_9_reg_5622_pp0_iter1_reg <= local_temp_V_9_reg_5622;
        trunc_ln218_reg_5936_pp0_iter1_reg <= trunc_ln218_reg_5936;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln249_reg_5523_pp0_iter2_reg <= icmp_ln249_reg_5523_pp0_iter1_reg;
        icmp_ln272_reg_5560_pp0_iter2_reg <= icmp_ln272_reg_5560_pp0_iter1_reg;
        icmp_ln290_reg_5932_pp0_iter2_reg <= icmp_ln290_reg_5932_pp0_iter1_reg;
        local_temp_V_12_reg_5632_pp0_iter2_reg <= local_temp_V_12_reg_5632_pp0_iter1_reg;
        local_temp_V_14_reg_5642_pp0_iter2_reg <= local_temp_V_14_reg_5642_pp0_iter1_reg;
        local_temp_V_15_reg_5647_pp0_iter2_reg <= local_temp_V_15_reg_5647_pp0_iter1_reg;
        local_temp_V_19_reg_5667_pp0_iter2_reg <= local_temp_V_19_reg_5667_pp0_iter1_reg;
        local_temp_V_21_reg_5677_pp0_iter2_reg <= local_temp_V_21_reg_5677_pp0_iter1_reg;
        local_temp_V_23_reg_5687_pp0_iter2_reg <= local_temp_V_23_reg_5687_pp0_iter1_reg;
        local_temp_V_24_reg_5692_pp0_iter2_reg <= local_temp_V_24_reg_5692_pp0_iter1_reg;
        local_temp_V_28_reg_5712_pp0_iter2_reg <= local_temp_V_28_reg_5712_pp0_iter1_reg;
        local_temp_V_30_reg_5722_pp0_iter2_reg <= local_temp_V_30_reg_5722_pp0_iter1_reg;
        local_temp_V_32_reg_5732_pp0_iter2_reg <= local_temp_V_32_reg_5732_pp0_iter1_reg;
        local_temp_V_33_reg_5737_pp0_iter2_reg <= local_temp_V_33_reg_5737_pp0_iter1_reg;
        local_temp_V_37_reg_5757_pp0_iter2_reg <= local_temp_V_37_reg_5757_pp0_iter1_reg;
        local_temp_V_39_reg_5767_pp0_iter2_reg <= local_temp_V_39_reg_5767_pp0_iter1_reg;
        local_temp_V_41_reg_5777_pp0_iter2_reg <= local_temp_V_41_reg_5777_pp0_iter1_reg;
        local_temp_V_42_reg_5782_pp0_iter2_reg <= local_temp_V_42_reg_5782_pp0_iter1_reg;
        local_temp_V_46_reg_5802_pp0_iter2_reg <= local_temp_V_46_reg_5802_pp0_iter1_reg;
        local_temp_V_48_reg_5812_pp0_iter2_reg <= local_temp_V_48_reg_5812_pp0_iter1_reg;
        local_temp_V_50_reg_5822_pp0_iter2_reg <= local_temp_V_50_reg_5822_pp0_iter1_reg;
        local_temp_V_51_reg_5827_pp0_iter2_reg <= local_temp_V_51_reg_5827_pp0_iter1_reg;
        local_temp_V_55_reg_5847_pp0_iter2_reg <= local_temp_V_55_reg_5847_pp0_iter1_reg;
        local_temp_V_57_reg_5857_pp0_iter2_reg <= local_temp_V_57_reg_5857_pp0_iter1_reg;
        local_temp_V_59_reg_5867_pp0_iter2_reg <= local_temp_V_59_reg_5867_pp0_iter1_reg;
        local_temp_V_60_reg_5872_pp0_iter2_reg <= local_temp_V_60_reg_5872_pp0_iter1_reg;
        local_temp_V_64_reg_5892_pp0_iter2_reg <= local_temp_V_64_reg_5892_pp0_iter1_reg;
        local_temp_V_66_reg_5902_pp0_iter2_reg <= local_temp_V_66_reg_5902_pp0_iter1_reg;
        local_temp_V_68_reg_5912_pp0_iter2_reg <= local_temp_V_68_reg_5912_pp0_iter1_reg;
        local_temp_V_69_reg_5917_pp0_iter2_reg <= local_temp_V_69_reg_5917_pp0_iter1_reg;
        local_temp_V_73_reg_5577_pp0_iter2_reg <= local_temp_V_73_reg_5577_pp0_iter1_reg;
        local_temp_V_75_reg_5587_pp0_iter2_reg <= local_temp_V_75_reg_5587_pp0_iter1_reg;
        local_temp_V_77_reg_5597_pp0_iter2_reg <= local_temp_V_77_reg_5597_pp0_iter1_reg;
        local_temp_V_78_reg_5602_pp0_iter2_reg <= local_temp_V_78_reg_5602_pp0_iter1_reg;
        local_temp_V_9_reg_5622_pp0_iter2_reg <= local_temp_V_9_reg_5622_pp0_iter1_reg;
        r_V_1_reg_6013_pp0_iter2_reg <= r_V_1_reg_6013;
        r_V_3_reg_6023_pp0_iter2_reg <= r_V_3_reg_6023;
        r_V_5_reg_6045_pp0_iter2_reg <= r_V_5_reg_6045;
        r_V_6_reg_6050_pp0_iter2_reg <= r_V_6_reg_6050;
        trunc_ln218_reg_5936_pp0_iter2_reg <= trunc_ln218_reg_5936_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln249_reg_5523_pp0_iter3_reg <= icmp_ln249_reg_5523_pp0_iter2_reg;
        icmp_ln272_reg_5560_pp0_iter3_reg <= icmp_ln272_reg_5560_pp0_iter2_reg;
        icmp_ln290_reg_5932_pp0_iter3_reg <= icmp_ln290_reg_5932_pp0_iter2_reg;
        trunc_ln218_reg_5936_pp0_iter3_reg <= trunc_ln218_reg_5936_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln249_reg_5523_pp0_iter4_reg <= icmp_ln249_reg_5523_pp0_iter3_reg;
        icmp_ln272_reg_5560_pp0_iter4_reg <= icmp_ln272_reg_5560_pp0_iter3_reg;
        icmp_ln290_reg_5932_pp0_iter4_reg <= icmp_ln290_reg_5932_pp0_iter3_reg;
        trunc_ln218_reg_5936_pp0_iter4_reg <= trunc_ln218_reg_5936_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        icmp_ln249_reg_5523_pp0_iter5_reg <= icmp_ln249_reg_5523_pp0_iter4_reg;
        icmp_ln290_reg_5932_pp0_iter5_reg <= icmp_ln290_reg_5932_pp0_iter4_reg;
        trunc_ln218_reg_5936_pp0_iter5_reg <= trunc_ln218_reg_5936_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        icmp_ln249_reg_5523_pp0_iter6_reg <= icmp_ln249_reg_5523_pp0_iter5_reg;
        icmp_ln290_reg_5932_pp0_iter6_reg <= icmp_ln290_reg_5932_pp0_iter5_reg;
        trunc_ln218_reg_5936_pp0_iter6_reg <= trunc_ln218_reg_5936_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1026_p2 == 1'd0))) begin
        icmp_ln272_reg_5560 <= icmp_ln272_fu_1222_p2;
        icmp_ln290_reg_5932 <= icmp_ln290_fu_1948_p2;
        local_temp_V_11_reg_5627 <= {{weights_V_TDATA[95:88]}};
        local_temp_V_12_reg_5632 <= {{weights_V_TDATA[103:96]}};
        local_temp_V_13_reg_5637 <= {{weights_V_TDATA[111:104]}};
        local_temp_V_14_reg_5642 <= {{weights_V_TDATA[119:112]}};
        local_temp_V_15_reg_5647 <= {{weights_V_TDATA[127:120]}};
        local_temp_V_16_reg_5652 <= {{weights_V_TDATA[135:128]}};
        local_temp_V_17_reg_5657 <= {{weights_V_TDATA[143:136]}};
        local_temp_V_18_reg_5662 <= {{weights_V_TDATA[151:144]}};
        local_temp_V_19_reg_5667 <= {{weights_V_TDATA[159:152]}};
        local_temp_V_20_reg_5672 <= {{weights_V_TDATA[167:160]}};
        local_temp_V_21_reg_5677 <= {{weights_V_TDATA[175:168]}};
        local_temp_V_22_reg_5682 <= {{weights_V_TDATA[183:176]}};
        local_temp_V_23_reg_5687 <= {{weights_V_TDATA[191:184]}};
        local_temp_V_24_reg_5692 <= {{weights_V_TDATA[199:192]}};
        local_temp_V_25_reg_5697 <= {{weights_V_TDATA[207:200]}};
        local_temp_V_26_reg_5702 <= {{weights_V_TDATA[215:208]}};
        local_temp_V_27_reg_5707 <= {{weights_V_TDATA[223:216]}};
        local_temp_V_28_reg_5712 <= {{weights_V_TDATA[231:224]}};
        local_temp_V_29_reg_5717 <= {{weights_V_TDATA[239:232]}};
        local_temp_V_30_reg_5722 <= {{weights_V_TDATA[247:240]}};
        local_temp_V_31_reg_5727 <= {{weights_V_TDATA[255:248]}};
        local_temp_V_32_reg_5732 <= {{weights_V_TDATA[263:256]}};
        local_temp_V_33_reg_5737 <= {{weights_V_TDATA[271:264]}};
        local_temp_V_34_reg_5742 <= {{weights_V_TDATA[279:272]}};
        local_temp_V_35_reg_5747 <= {{weights_V_TDATA[287:280]}};
        local_temp_V_36_reg_5752 <= {{weights_V_TDATA[295:288]}};
        local_temp_V_37_reg_5757 <= {{weights_V_TDATA[303:296]}};
        local_temp_V_38_reg_5762 <= {{weights_V_TDATA[311:304]}};
        local_temp_V_39_reg_5767 <= {{weights_V_TDATA[319:312]}};
        local_temp_V_40_reg_5772 <= {{weights_V_TDATA[327:320]}};
        local_temp_V_41_reg_5777 <= {{weights_V_TDATA[335:328]}};
        local_temp_V_42_reg_5782 <= {{weights_V_TDATA[343:336]}};
        local_temp_V_43_reg_5787 <= {{weights_V_TDATA[351:344]}};
        local_temp_V_44_reg_5792 <= {{weights_V_TDATA[359:352]}};
        local_temp_V_45_reg_5797 <= {{weights_V_TDATA[367:360]}};
        local_temp_V_46_reg_5802 <= {{weights_V_TDATA[375:368]}};
        local_temp_V_47_reg_5807 <= {{weights_V_TDATA[383:376]}};
        local_temp_V_48_reg_5812 <= {{weights_V_TDATA[391:384]}};
        local_temp_V_49_reg_5817 <= {{weights_V_TDATA[399:392]}};
        local_temp_V_50_reg_5822 <= {{weights_V_TDATA[407:400]}};
        local_temp_V_51_reg_5827 <= {{weights_V_TDATA[415:408]}};
        local_temp_V_52_reg_5832 <= {{weights_V_TDATA[423:416]}};
        local_temp_V_53_reg_5837 <= {{weights_V_TDATA[431:424]}};
        local_temp_V_54_reg_5842 <= {{weights_V_TDATA[439:432]}};
        local_temp_V_55_reg_5847 <= {{weights_V_TDATA[447:440]}};
        local_temp_V_56_reg_5852 <= {{weights_V_TDATA[455:448]}};
        local_temp_V_57_reg_5857 <= {{weights_V_TDATA[463:456]}};
        local_temp_V_58_reg_5862 <= {{weights_V_TDATA[471:464]}};
        local_temp_V_59_reg_5867 <= {{weights_V_TDATA[479:472]}};
        local_temp_V_60_reg_5872 <= {{weights_V_TDATA[487:480]}};
        local_temp_V_61_reg_5877 <= {{weights_V_TDATA[495:488]}};
        local_temp_V_62_reg_5882 <= {{weights_V_TDATA[503:496]}};
        local_temp_V_63_reg_5887 <= {{weights_V_TDATA[511:504]}};
        local_temp_V_64_reg_5892 <= {{weights_V_TDATA[519:512]}};
        local_temp_V_65_reg_5897 <= {{weights_V_TDATA[527:520]}};
        local_temp_V_66_reg_5902 <= {{weights_V_TDATA[535:528]}};
        local_temp_V_67_reg_5907 <= {{weights_V_TDATA[543:536]}};
        local_temp_V_68_reg_5912 <= {{weights_V_TDATA[551:544]}};
        local_temp_V_69_reg_5917 <= {{weights_V_TDATA[559:552]}};
        local_temp_V_70_reg_5922 <= {{weights_V_TDATA[567:560]}};
        local_temp_V_71_reg_5927 <= {{weights_V_TDATA[575:568]}};
        local_temp_V_72_reg_5572 <= local_temp_V_72_fu_1228_p1;
        local_temp_V_73_reg_5577 <= {{weights_V_TDATA[15:8]}};
        local_temp_V_74_reg_5582 <= {{weights_V_TDATA[23:16]}};
        local_temp_V_75_reg_5587 <= {{weights_V_TDATA[31:24]}};
        local_temp_V_76_reg_5592 <= {{weights_V_TDATA[39:32]}};
        local_temp_V_77_reg_5597 <= {{weights_V_TDATA[47:40]}};
        local_temp_V_78_reg_5602 <= {{weights_V_TDATA[55:48]}};
        local_temp_V_79_reg_5607 <= {{weights_V_TDATA[63:56]}};
        local_temp_V_80_reg_5612 <= {{weights_V_TDATA[71:64]}};
        local_temp_V_9_reg_5622 <= {{weights_V_TDATA[87:80]}};
        local_temp_V_reg_5617 <= {{weights_V_TDATA[79:72]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd10))) begin
        inputBuf_V_10_fu_916 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd11))) begin
        inputBuf_V_11_fu_920 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd12))) begin
        inputBuf_V_12_fu_924 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd13))) begin
        inputBuf_V_13_fu_928 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd14))) begin
        inputBuf_V_14_fu_932 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd15))) begin
        inputBuf_V_15_fu_936 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd1))) begin
        inputBuf_V_1_fu_880 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd2))) begin
        inputBuf_V_2_fu_884 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd3))) begin
        inputBuf_V_3_fu_888 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd4))) begin
        inputBuf_V_4_fu_892 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd5))) begin
        inputBuf_V_5_fu_896 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd6))) begin
        inputBuf_V_6_fu_900 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd7))) begin
        inputBuf_V_7_fu_904 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd8))) begin
        inputBuf_V_8_fu_908 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd9))) begin
        inputBuf_V_9_fu_912 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (trunc_ln257_fu_1138_p1 == 4'd0))) begin
        inputBuf_V_fu_876 <= inElem_fu_1134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln249_reg_5523_pp0_iter0_reg == 1'd0))) begin
        r_V_1_reg_6013 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_963[5:3]}};
        r_V_2_reg_6018 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_963[8:6]}};
        r_V_3_reg_6023 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_963[11:9]}};
        r_V_5_reg_6045 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_963[17:15]}};
        r_V_6_reg_6050 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_963[20:18]}};
        r_V_7_reg_6055 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_963[23:21]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (icmp_ln290_fu_1948_p2 == 1'd1))) begin
        trunc_ln218_reg_5936 <= trunc_ln218_fu_1959_p1;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

assign ap_ST_iter4_fsm_state5_blk = 1'b0;

assign ap_ST_iter5_fsm_state6_blk = 1'b0;

assign ap_ST_iter6_fsm_state7_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter7_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_iter7_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1026_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter7_fsm_state8) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter7_fsm_state0) & (1'b1 == ap_CS_iter6_fsm_state0) & (1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_5523_pp0_iter5_reg == 1'd0))) begin
        ap_sig_allocacmp_accu_V_1_load = accu_V_17_fu_2820_p2;
    end else begin
        ap_sig_allocacmp_accu_V_1_load = accu_V_1_fu_848;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_5523_pp0_iter5_reg == 1'd0))) begin
        ap_sig_allocacmp_accu_V_2_load = accu_V_18_fu_2837_p2;
    end else begin
        ap_sig_allocacmp_accu_V_2_load = accu_V_2_fu_852;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_5523_pp0_iter5_reg == 1'd0))) begin
        ap_sig_allocacmp_accu_V_3_load = accu_V_19_fu_2854_p2;
    end else begin
        ap_sig_allocacmp_accu_V_3_load = accu_V_3_fu_856;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_5523_pp0_iter5_reg == 1'd0))) begin
        ap_sig_allocacmp_accu_V_4_load = accu_V_20_fu_2871_p2;
    end else begin
        ap_sig_allocacmp_accu_V_4_load = accu_V_4_fu_860;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_5523_pp0_iter5_reg == 1'd0))) begin
        ap_sig_allocacmp_accu_V_5_load = accu_V_21_fu_2888_p2;
    end else begin
        ap_sig_allocacmp_accu_V_5_load = accu_V_5_fu_864;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_5523_pp0_iter5_reg == 1'd0))) begin
        ap_sig_allocacmp_accu_V_6_load = accu_V_22_fu_2905_p2;
    end else begin
        ap_sig_allocacmp_accu_V_6_load = accu_V_6_fu_868;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_5523_pp0_iter5_reg == 1'd0))) begin
        ap_sig_allocacmp_accu_V_7_load = accu_V_23_fu_2922_p2;
    end else begin
        ap_sig_allocacmp_accu_V_7_load = accu_V_7_fu_872;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_5523_pp0_iter5_reg == 1'd0))) begin
        ap_sig_allocacmp_accu_V_load = accu_V_16_fu_2803_p2;
    end else begin
        ap_sig_allocacmp_accu_V_load = accu_V_fu_844;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 18'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_840;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_2 = nf_1_fu_940;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_1 = sf_fu_836;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_4941_ce = 1'b1;
    end else begin
        grp_fu_4941_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_4949_ce = 1'b1;
    end else begin
        grp_fu_4949_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_4958_ce = 1'b1;
    end else begin
        grp_fu_4958_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_4967_ce = 1'b1;
    end else begin
        grp_fu_4967_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_4975_ce = 1'b1;
    end else begin
        grp_fu_4975_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_4984_ce = 1'b1;
    end else begin
        grp_fu_4984_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_4993_ce = 1'b1;
    end else begin
        grp_fu_4993_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5001_ce = 1'b1;
    end else begin
        grp_fu_5001_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5010_ce = 1'b1;
    end else begin
        grp_fu_5010_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5019_ce = 1'b1;
    end else begin
        grp_fu_5019_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5027_ce = 1'b1;
    end else begin
        grp_fu_5027_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5036_ce = 1'b1;
    end else begin
        grp_fu_5036_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5045_ce = 1'b1;
    end else begin
        grp_fu_5045_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5053_ce = 1'b1;
    end else begin
        grp_fu_5053_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5062_ce = 1'b1;
    end else begin
        grp_fu_5062_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5071_ce = 1'b1;
    end else begin
        grp_fu_5071_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5079_ce = 1'b1;
    end else begin
        grp_fu_5079_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5088_ce = 1'b1;
    end else begin
        grp_fu_5088_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5097_ce = 1'b1;
    end else begin
        grp_fu_5097_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5105_ce = 1'b1;
    end else begin
        grp_fu_5105_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5114_ce = 1'b1;
    end else begin
        grp_fu_5114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5123_ce = 1'b1;
    end else begin
        grp_fu_5123_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5131_ce = 1'b1;
    end else begin
        grp_fu_5131_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_5140_ce = 1'b1;
    end else begin
        grp_fu_5140_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5149_ce = 1'b1;
    end else begin
        grp_fu_5149_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5158_ce = 1'b1;
    end else begin
        grp_fu_5158_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5166_ce = 1'b1;
    end else begin
        grp_fu_5166_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5175_ce = 1'b1;
    end else begin
        grp_fu_5175_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5183_ce = 1'b1;
    end else begin
        grp_fu_5183_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5192_ce = 1'b1;
    end else begin
        grp_fu_5192_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5200_ce = 1'b1;
    end else begin
        grp_fu_5200_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5209_ce = 1'b1;
    end else begin
        grp_fu_5209_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5217_ce = 1'b1;
    end else begin
        grp_fu_5217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5226_ce = 1'b1;
    end else begin
        grp_fu_5226_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5234_ce = 1'b1;
    end else begin
        grp_fu_5234_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5243_ce = 1'b1;
    end else begin
        grp_fu_5243_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5251_ce = 1'b1;
    end else begin
        grp_fu_5251_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5260_ce = 1'b1;
    end else begin
        grp_fu_5260_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5268_ce = 1'b1;
    end else begin
        grp_fu_5268_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_5277_ce = 1'b1;
    end else begin
        grp_fu_5277_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
        grp_fu_5285_ce = 1'b1;
    end else begin
        grp_fu_5285_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
        grp_fu_5294_ce = 1'b1;
    end else begin
        grp_fu_5294_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
        grp_fu_5303_ce = 1'b1;
    end else begin
        grp_fu_5303_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
        grp_fu_5312_ce = 1'b1;
    end else begin
        grp_fu_5312_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
        grp_fu_5321_ce = 1'b1;
    end else begin
        grp_fu_5321_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
        grp_fu_5330_ce = 1'b1;
    end else begin
        grp_fu_5330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
        grp_fu_5339_ce = 1'b1;
    end else begin
        grp_fu_5339_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
        grp_fu_5348_ce = 1'b1;
    end else begin
        grp_fu_5348_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op75_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (ap_predicate_op75_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter7_fsm_state8) & (ap_predicate_op1018_write_state8 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter7_fsm_state8) & (ap_predicate_op1018_write_state8 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1026_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1026_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter6_fsm)
        ap_ST_iter6_fsm_state7 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end
        end
        ap_ST_iter6_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter6_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter7_fsm)
        ap_ST_iter7_fsm_state8 : begin
            if ((~((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b0 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state0;
            end else if (((~((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter7_fsm_state8) & (icmp_ln249_reg_5523_pp0_iter6_reg == 1'd1)) | (~((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end else begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end
        end
        ap_ST_iter7_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end else begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter7_fsm = 'bx;
        end
    endcase
end

assign accu_V_16_fu_2803_p2 = ($signed(sext_ln840_7_fu_2800_p1) + $signed(add_ln840_3_fu_2795_p2));

assign accu_V_17_fu_2820_p2 = ($signed(sext_ln840_15_fu_2817_p1) + $signed(add_ln840_12_fu_2812_p2));

assign accu_V_18_fu_2837_p2 = ($signed(sext_ln840_23_fu_2834_p1) + $signed(add_ln840_21_fu_2829_p2));

assign accu_V_19_fu_2854_p2 = ($signed(sext_ln840_31_fu_2851_p1) + $signed(add_ln840_30_fu_2846_p2));

assign accu_V_20_fu_2871_p2 = ($signed(sext_ln840_39_fu_2868_p1) + $signed(add_ln840_39_fu_2863_p2));

assign accu_V_21_fu_2888_p2 = ($signed(sext_ln840_47_fu_2885_p1) + $signed(add_ln840_48_fu_2880_p2));

assign accu_V_22_fu_2905_p2 = ($signed(sext_ln840_55_fu_2902_p1) + $signed(add_ln840_57_fu_2897_p2));

assign accu_V_23_fu_2922_p2 = ($signed(sext_ln840_63_fu_2919_p1) + $signed(add_ln840_66_fu_2914_p2));

assign add_ln840_100_fu_4176_p2 = (zext_ln840_19_fu_4172_p1 + zext_ln840_18_fu_4162_p1);

assign add_ln840_102_fu_4384_p2 = (zext_ln215_5_fu_4212_p1 + zext_ln1039_26_fu_4268_p1);

assign add_ln840_103_fu_4390_p2 = (add_ln840_102_fu_4384_p2 + zext_ln1039_25_fu_4240_p1);

assign add_ln840_104_fu_4400_p2 = (zext_ln1039_27_fu_4296_p1 + zext_ln1039_28_fu_4324_p1);

assign add_ln840_105_fu_4410_p2 = (zext_ln1039_29_fu_4352_p1 + zext_ln840_20_fu_4380_p1);

assign add_ln840_106_fu_4420_p2 = (zext_ln840_23_fu_4416_p1 + zext_ln840_22_fu_4406_p1);

assign add_ln840_108_fu_4628_p2 = (zext_ln215_6_fu_4456_p1 + zext_ln1039_31_fu_4512_p1);

assign add_ln840_109_fu_4634_p2 = (add_ln840_108_fu_4628_p2 + zext_ln1039_30_fu_4484_p1);

assign add_ln840_110_fu_4644_p2 = (zext_ln1039_32_fu_4540_p1 + zext_ln1039_33_fu_4568_p1);

assign add_ln840_111_fu_4654_p2 = (zext_ln1039_34_fu_4596_p1 + zext_ln840_24_fu_4624_p1);

assign add_ln840_112_fu_4664_p2 = (zext_ln840_27_fu_4660_p1 + zext_ln840_26_fu_4650_p1);

assign add_ln840_114_fu_4872_p2 = (zext_ln215_7_fu_4700_p1 + zext_ln1039_36_fu_4756_p1);

assign add_ln840_115_fu_4878_p2 = (add_ln840_114_fu_4872_p2 + zext_ln1039_35_fu_4728_p1);

assign add_ln840_116_fu_4888_p2 = (zext_ln1039_37_fu_4784_p1 + zext_ln1039_38_fu_4812_p1);

assign add_ln840_117_fu_4898_p2 = (zext_ln1039_39_fu_4840_p1 + zext_ln840_28_fu_4868_p1);

assign add_ln840_118_fu_4908_p2 = (zext_ln840_31_fu_4904_p1 + zext_ln840_30_fu_4894_p1);

assign add_ln840_12_fu_2812_p2 = ($signed(sext_ln840_11_fu_2809_p1) + $signed(grp_fu_5294_p3));

assign add_ln840_16_fu_2714_p2 = ($signed(sext_ln840_14_fu_2711_p1) + $signed(sext_ln840_12_fu_2708_p1));

assign add_ln840_21_fu_2829_p2 = ($signed(sext_ln840_19_fu_2826_p1) + $signed(grp_fu_5303_p3));

assign add_ln840_25_fu_2726_p2 = ($signed(sext_ln840_22_fu_2723_p1) + $signed(sext_ln840_20_fu_2720_p1));

assign add_ln840_30_fu_2846_p2 = ($signed(sext_ln840_27_fu_2843_p1) + $signed(grp_fu_5312_p3));

assign add_ln840_34_fu_2738_p2 = ($signed(sext_ln840_30_fu_2735_p1) + $signed(sext_ln840_28_fu_2732_p1));

assign add_ln840_39_fu_2863_p2 = ($signed(sext_ln840_35_fu_2860_p1) + $signed(grp_fu_5321_p3));

assign add_ln840_3_fu_2795_p2 = ($signed(sext_ln840_3_fu_2792_p1) + $signed(grp_fu_5285_p3));

assign add_ln840_43_fu_2750_p2 = ($signed(sext_ln840_38_fu_2747_p1) + $signed(sext_ln840_36_fu_2744_p1));

assign add_ln840_48_fu_2880_p2 = ($signed(sext_ln840_43_fu_2877_p1) + $signed(grp_fu_5330_p3));

assign add_ln840_52_fu_2762_p2 = ($signed(sext_ln840_46_fu_2759_p1) + $signed(sext_ln840_44_fu_2756_p1));

assign add_ln840_57_fu_2897_p2 = ($signed(sext_ln840_51_fu_2894_p1) + $signed(grp_fu_5339_p3));

assign add_ln840_61_fu_2774_p2 = ($signed(sext_ln840_54_fu_2771_p1) + $signed(sext_ln840_52_fu_2768_p1));

assign add_ln840_66_fu_2914_p2 = ($signed(sext_ln840_59_fu_2911_p1) + $signed(grp_fu_5348_p3));

assign add_ln840_70_fu_2786_p2 = ($signed(sext_ln840_62_fu_2783_p1) + $signed(sext_ln840_60_fu_2780_p1));

assign add_ln840_72_fu_3164_p2 = (zext_ln215_fu_2992_p1 + zext_ln1039_1_fu_3048_p1);

assign add_ln840_73_fu_3170_p2 = (add_ln840_72_fu_3164_p2 + zext_ln1039_fu_3020_p1);

assign add_ln840_74_fu_3180_p2 = (zext_ln1039_2_fu_3076_p1 + zext_ln1039_3_fu_3104_p1);

assign add_ln840_75_fu_3190_p2 = (zext_ln1039_4_fu_3132_p1 + zext_ln840_fu_3160_p1);

assign add_ln840_76_fu_3200_p2 = (zext_ln840_3_fu_3196_p1 + zext_ln840_2_fu_3186_p1);

assign add_ln840_78_fu_3408_p2 = (zext_ln215_1_fu_3236_p1 + zext_ln1039_6_fu_3292_p1);

assign add_ln840_79_fu_3414_p2 = (add_ln840_78_fu_3408_p2 + zext_ln1039_5_fu_3264_p1);

assign add_ln840_7_fu_2702_p2 = ($signed(sext_ln840_6_fu_2699_p1) + $signed(sext_ln840_4_fu_2696_p1));

assign add_ln840_80_fu_3424_p2 = (zext_ln1039_7_fu_3320_p1 + zext_ln1039_8_fu_3348_p1);

assign add_ln840_81_fu_3434_p2 = (zext_ln1039_9_fu_3376_p1 + zext_ln840_4_fu_3404_p1);

assign add_ln840_82_fu_3444_p2 = (zext_ln840_7_fu_3440_p1 + zext_ln840_6_fu_3430_p1);

assign add_ln840_84_fu_3652_p2 = (zext_ln215_2_fu_3480_p1 + zext_ln1039_11_fu_3536_p1);

assign add_ln840_85_fu_3658_p2 = (add_ln840_84_fu_3652_p2 + zext_ln1039_10_fu_3508_p1);

assign add_ln840_86_fu_3668_p2 = (zext_ln1039_12_fu_3564_p1 + zext_ln1039_13_fu_3592_p1);

assign add_ln840_87_fu_3678_p2 = (zext_ln1039_14_fu_3620_p1 + zext_ln840_8_fu_3648_p1);

assign add_ln840_88_fu_3688_p2 = (zext_ln840_11_fu_3684_p1 + zext_ln840_10_fu_3674_p1);

assign add_ln840_90_fu_3896_p2 = (zext_ln215_3_fu_3724_p1 + zext_ln1039_16_fu_3780_p1);

assign add_ln840_91_fu_3902_p2 = (add_ln840_90_fu_3896_p2 + zext_ln1039_15_fu_3752_p1);

assign add_ln840_92_fu_3912_p2 = (zext_ln1039_17_fu_3808_p1 + zext_ln1039_18_fu_3836_p1);

assign add_ln840_93_fu_3922_p2 = (zext_ln1039_19_fu_3864_p1 + zext_ln840_12_fu_3892_p1);

assign add_ln840_94_fu_3932_p2 = (zext_ln840_15_fu_3928_p1 + zext_ln840_14_fu_3918_p1);

assign add_ln840_96_fu_4140_p2 = (zext_ln215_4_fu_3968_p1 + zext_ln1039_21_fu_4024_p1);

assign add_ln840_97_fu_4146_p2 = (add_ln840_96_fu_4140_p2 + zext_ln1039_20_fu_3996_p1);

assign add_ln840_98_fu_4156_p2 = (zext_ln1039_22_fu_4052_p1 + zext_ln1039_23_fu_4080_p1);

assign add_ln840_99_fu_4166_p2 = (zext_ln1039_24_fu_4108_p1 + zext_ln840_16_fu_4136_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

assign ap_CS_iter6_fsm_state0 = ap_CS_iter6_fsm[32'd0];

assign ap_CS_iter6_fsm_state7 = ap_CS_iter6_fsm[32'd1];

assign ap_CS_iter7_fsm_state0 = ap_CS_iter7_fsm[32'd0];

assign ap_CS_iter7_fsm_state8 = ap_CS_iter7_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_4262 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1026_p2 == 1'd0)) | ((ap_predicate_op75_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op1018_write_state8 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_1_reg_963 = 'bx;

always @ (*) begin
    ap_predicate_op1018_write_state8 = ((icmp_ln290_reg_5932_pp0_iter6_reg == 1'd1) & (icmp_ln249_reg_5523_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op75_read_state1 = ((icmp_ln253_fu_1038_p2 == 1'd1) & (icmp_ln249_fu_1026_p2 == 1'd0));
end

assign grp_fu_4941_p1 = zext_ln1494_fu_2005_p1;

assign grp_fu_4949_p1 = zext_ln1494_4_fu_2052_p1;

assign grp_fu_4958_p1 = zext_ln1494_8_fu_2099_p1;

assign grp_fu_4967_p1 = zext_ln1494_fu_2005_p1;

assign grp_fu_4975_p1 = zext_ln1494_4_fu_2052_p1;

assign grp_fu_4984_p1 = zext_ln1494_8_fu_2099_p1;

assign grp_fu_4993_p1 = zext_ln1494_fu_2005_p1;

assign grp_fu_5001_p1 = zext_ln1494_4_fu_2052_p1;

assign grp_fu_5010_p1 = zext_ln1494_8_fu_2099_p1;

assign grp_fu_5019_p1 = zext_ln1494_fu_2005_p1;

assign grp_fu_5027_p1 = zext_ln1494_4_fu_2052_p1;

assign grp_fu_5036_p1 = zext_ln1494_8_fu_2099_p1;

assign grp_fu_5045_p1 = zext_ln1494_fu_2005_p1;

assign grp_fu_5053_p1 = zext_ln1494_4_fu_2052_p1;

assign grp_fu_5062_p1 = zext_ln1494_8_fu_2099_p1;

assign grp_fu_5071_p1 = zext_ln1494_fu_2005_p1;

assign grp_fu_5079_p1 = zext_ln1494_4_fu_2052_p1;

assign grp_fu_5088_p1 = zext_ln1494_8_fu_2099_p1;

assign grp_fu_5097_p1 = zext_ln1494_fu_2005_p1;

assign grp_fu_5105_p1 = zext_ln1494_4_fu_2052_p1;

assign grp_fu_5114_p1 = zext_ln1494_8_fu_2099_p1;

assign grp_fu_5123_p1 = zext_ln1494_fu_2005_p1;

assign grp_fu_5131_p1 = zext_ln1494_4_fu_2052_p1;

assign grp_fu_5140_p1 = zext_ln1494_8_fu_2099_p1;

assign grp_fu_5149_p1 = zext_ln1494_2_fu_2169_p1;

assign grp_fu_5158_p1 = zext_ln1494_7_fu_2175_p1;

assign grp_fu_5166_p1 = zext_ln1494_2_fu_2169_p1;

assign grp_fu_5175_p1 = zext_ln1494_7_fu_2175_p1;

assign grp_fu_5183_p1 = zext_ln1494_2_fu_2169_p1;

assign grp_fu_5192_p1 = zext_ln1494_7_fu_2175_p1;

assign grp_fu_5200_p1 = zext_ln1494_2_fu_2169_p1;

assign grp_fu_5209_p1 = zext_ln1494_7_fu_2175_p1;

assign grp_fu_5217_p1 = zext_ln1494_2_fu_2169_p1;

assign grp_fu_5226_p1 = zext_ln1494_7_fu_2175_p1;

assign grp_fu_5234_p1 = zext_ln1494_2_fu_2169_p1;

assign grp_fu_5243_p1 = zext_ln1494_7_fu_2175_p1;

assign grp_fu_5251_p1 = zext_ln1494_2_fu_2169_p1;

assign grp_fu_5260_p1 = zext_ln1494_7_fu_2175_p1;

assign grp_fu_5268_p1 = zext_ln1494_2_fu_2169_p1;

assign grp_fu_5277_p1 = zext_ln1494_7_fu_2175_p1;

assign grp_fu_5285_p1 = zext_ln1494_6_fu_2271_p1;

assign grp_fu_5285_p2 = ((icmp_ln272_reg_5560_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : ap_sig_allocacmp_accu_V_load);

assign grp_fu_5294_p1 = zext_ln1494_6_fu_2271_p1;

assign grp_fu_5294_p2 = ((icmp_ln272_reg_5560_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : ap_sig_allocacmp_accu_V_1_load);

assign grp_fu_5303_p1 = zext_ln1494_6_fu_2271_p1;

assign grp_fu_5303_p2 = ((icmp_ln272_reg_5560_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : ap_sig_allocacmp_accu_V_2_load);

assign grp_fu_5312_p1 = zext_ln1494_6_fu_2271_p1;

assign grp_fu_5312_p2 = ((icmp_ln272_reg_5560_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : ap_sig_allocacmp_accu_V_3_load);

assign grp_fu_5321_p1 = zext_ln1494_6_fu_2271_p1;

assign grp_fu_5321_p2 = ((icmp_ln272_reg_5560_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : ap_sig_allocacmp_accu_V_4_load);

assign grp_fu_5330_p1 = zext_ln1494_6_fu_2271_p1;

assign grp_fu_5330_p2 = ((icmp_ln272_reg_5560_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : ap_sig_allocacmp_accu_V_5_load);

assign grp_fu_5339_p1 = zext_ln1494_6_fu_2271_p1;

assign grp_fu_5339_p2 = ((icmp_ln272_reg_5560_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : ap_sig_allocacmp_accu_V_6_load);

assign grp_fu_5348_p1 = zext_ln1494_6_fu_2271_p1;

assign grp_fu_5348_p2 = ((icmp_ln272_reg_5560_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : ap_sig_allocacmp_accu_V_7_load);

assign i_2_fu_1032_p2 = (ap_sig_allocacmp_i_1 + 18'd1);

assign icmp_ln1039_10_fu_3309_p2 = (($signed(accu_V_17_reg_6709) < $signed(tmp_10_fu_3296_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_11_fu_3337_p2 = (($signed(accu_V_17_reg_6709) < $signed(tmp_11_fu_3324_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_12_fu_3365_p2 = (($signed(accu_V_17_reg_6709) < $signed(tmp_12_fu_3352_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_13_fu_3393_p2 = (($signed(accu_V_17_reg_6709) < $signed(tmp_13_fu_3380_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_14_fu_3469_p2 = (($signed(accu_V_18_reg_6720) < $signed(tmp_14_fu_3456_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_15_fu_3497_p2 = (($signed(accu_V_18_reg_6720) < $signed(tmp_15_fu_3484_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_16_fu_3525_p2 = (($signed(accu_V_18_reg_6720) < $signed(tmp_16_fu_3512_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_17_fu_3553_p2 = (($signed(accu_V_18_reg_6720) < $signed(tmp_17_fu_3540_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_18_fu_3581_p2 = (($signed(accu_V_18_reg_6720) < $signed(tmp_18_fu_3568_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_19_fu_3609_p2 = (($signed(accu_V_18_reg_6720) < $signed(tmp_19_fu_3596_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_1_fu_3009_p2 = (($signed(accu_V_16_reg_6698) < $signed(tmp_2_fu_2996_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_20_fu_3637_p2 = (($signed(accu_V_18_reg_6720) < $signed(tmp_20_fu_3624_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_21_fu_3713_p2 = (($signed(accu_V_19_reg_6731) < $signed(tmp_21_fu_3700_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_22_fu_3741_p2 = (($signed(accu_V_19_reg_6731) < $signed(tmp_22_fu_3728_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_23_fu_3769_p2 = (($signed(accu_V_19_reg_6731) < $signed(tmp_23_fu_3756_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_24_fu_3797_p2 = (($signed(accu_V_19_reg_6731) < $signed(tmp_24_fu_3784_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_25_fu_3825_p2 = (($signed(accu_V_19_reg_6731) < $signed(tmp_25_fu_3812_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_26_fu_3853_p2 = (($signed(accu_V_19_reg_6731) < $signed(tmp_26_fu_3840_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_27_fu_3881_p2 = (($signed(accu_V_19_reg_6731) < $signed(tmp_27_fu_3868_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_28_fu_3957_p2 = (($signed(accu_V_20_reg_6742) < $signed(tmp_28_fu_3944_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_29_fu_3985_p2 = (($signed(accu_V_20_reg_6742) < $signed(tmp_29_fu_3972_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_2_fu_3037_p2 = (($signed(accu_V_16_reg_6698) < $signed(tmp_3_fu_3024_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_30_fu_4013_p2 = (($signed(accu_V_20_reg_6742) < $signed(tmp_30_fu_4000_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_31_fu_4041_p2 = (($signed(accu_V_20_reg_6742) < $signed(tmp_31_fu_4028_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_32_fu_4069_p2 = (($signed(accu_V_20_reg_6742) < $signed(tmp_32_fu_4056_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_33_fu_4097_p2 = (($signed(accu_V_20_reg_6742) < $signed(tmp_33_fu_4084_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_34_fu_4125_p2 = (($signed(accu_V_20_reg_6742) < $signed(tmp_34_fu_4112_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_35_fu_4201_p2 = (($signed(accu_V_21_reg_6753) < $signed(tmp_35_fu_4188_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_36_fu_4229_p2 = (($signed(accu_V_21_reg_6753) < $signed(tmp_36_fu_4216_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_37_fu_4257_p2 = (($signed(accu_V_21_reg_6753) < $signed(tmp_37_fu_4244_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_38_fu_4285_p2 = (($signed(accu_V_21_reg_6753) < $signed(tmp_38_fu_4272_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_39_fu_4313_p2 = (($signed(accu_V_21_reg_6753) < $signed(tmp_39_fu_4300_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_3_fu_3065_p2 = (($signed(accu_V_16_reg_6698) < $signed(tmp_4_fu_3052_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_40_fu_4341_p2 = (($signed(accu_V_21_reg_6753) < $signed(tmp_40_fu_4328_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_41_fu_4369_p2 = (($signed(accu_V_21_reg_6753) < $signed(tmp_41_fu_4356_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_42_fu_4445_p2 = (($signed(accu_V_22_reg_6764) < $signed(tmp_42_fu_4432_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_43_fu_4473_p2 = (($signed(accu_V_22_reg_6764) < $signed(tmp_43_fu_4460_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_44_fu_4501_p2 = (($signed(accu_V_22_reg_6764) < $signed(tmp_44_fu_4488_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_45_fu_4529_p2 = (($signed(accu_V_22_reg_6764) < $signed(tmp_45_fu_4516_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_46_fu_4557_p2 = (($signed(accu_V_22_reg_6764) < $signed(tmp_46_fu_4544_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_47_fu_4585_p2 = (($signed(accu_V_22_reg_6764) < $signed(tmp_47_fu_4572_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_48_fu_4613_p2 = (($signed(accu_V_22_reg_6764) < $signed(tmp_48_fu_4600_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_49_fu_4689_p2 = (($signed(accu_V_23_reg_6775) < $signed(tmp_49_fu_4676_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_4_fu_3093_p2 = (($signed(accu_V_16_reg_6698) < $signed(tmp_5_fu_3080_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_50_fu_4717_p2 = (($signed(accu_V_23_reg_6775) < $signed(tmp_50_fu_4704_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_51_fu_4745_p2 = (($signed(accu_V_23_reg_6775) < $signed(tmp_51_fu_4732_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_52_fu_4773_p2 = (($signed(accu_V_23_reg_6775) < $signed(tmp_52_fu_4760_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_53_fu_4801_p2 = (($signed(accu_V_23_reg_6775) < $signed(tmp_53_fu_4788_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_54_fu_4829_p2 = (($signed(accu_V_23_reg_6775) < $signed(tmp_54_fu_4816_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_55_fu_4857_p2 = (($signed(accu_V_23_reg_6775) < $signed(tmp_55_fu_4844_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_5_fu_3121_p2 = (($signed(accu_V_16_reg_6698) < $signed(tmp_6_fu_3108_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_6_fu_3149_p2 = (($signed(accu_V_16_reg_6698) < $signed(tmp_7_fu_3136_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_7_fu_3225_p2 = (($signed(accu_V_17_reg_6709) < $signed(tmp_8_fu_3212_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_8_fu_3253_p2 = (($signed(accu_V_17_reg_6709) < $signed(tmp_9_fu_3240_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_9_fu_3281_p2 = (($signed(accu_V_17_reg_6709) < $signed(tmp_s_fu_3268_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_2981_p2 = (($signed(accu_V_16_reg_6698) < $signed(tmp_1_fu_2968_p6)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_1026_p2 = ((ap_sig_allocacmp_i_1 == 18'd173056) ? 1'b1 : 1'b0);

assign icmp_ln249_reg_5523_pp0_iter0_reg = icmp_ln249_reg_5523;

assign icmp_ln253_fu_1038_p2 = ((ap_sig_allocacmp_nf_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_1222_p2 = ((ap_sig_allocacmp_sf_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_1948_p2 = ((sf_2_fu_1942_p2 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_1969_p2 = ((nf_fu_1963_p2 == 32'd4) ? 1'b1 : 1'b0);

assign inElem_fu_1134_p1 = in0_V_TDATA[26:0];

assign local_temp_V_72_fu_1228_p1 = weights_V_TDATA[7:0];

assign nf_3_fu_1975_p3 = ((icmp_ln302_fu_1969_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1963_p2);

assign nf_fu_1963_p2 = (ap_sig_allocacmp_nf_2 + 32'd1);

assign out_V_TDATA = {{{{{{{{result_V_15_fu_4914_p2}, {result_V_13_fu_4670_p2}}, {result_V_11_fu_4426_p2}}, {result_V_9_fu_4182_p2}}, {result_V_7_fu_3938_p2}}, {result_V_5_fu_3694_p2}}, {result_V_3_fu_3450_p2}}, {result_V_1_fu_3206_p2}};

assign r_V_4_fu_2039_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_963[14:12]}};

assign r_V_8_fu_2086_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_963[26:24]}};

assign r_V_fu_1998_p1 = ap_phi_reg_pp0_iter1_inElem_1_reg_963[2:0];

assign result_V_10_fu_4206_p2 = (icmp_ln1039_35_fu_4201_p2 ^ 1'd1);

assign result_V_11_fu_4426_p2 = (add_ln840_106_fu_4420_p2 + zext_ln840_21_fu_4396_p1);

assign result_V_12_fu_4450_p2 = (icmp_ln1039_42_fu_4445_p2 ^ 1'd1);

assign result_V_13_fu_4670_p2 = (add_ln840_112_fu_4664_p2 + zext_ln840_25_fu_4640_p1);

assign result_V_14_fu_4694_p2 = (icmp_ln1039_49_fu_4689_p2 ^ 1'd1);

assign result_V_15_fu_4914_p2 = (add_ln840_118_fu_4908_p2 + zext_ln840_29_fu_4884_p1);

assign result_V_1_fu_3206_p2 = (add_ln840_76_fu_3200_p2 + zext_ln840_1_fu_3176_p1);

assign result_V_2_fu_3230_p2 = (icmp_ln1039_7_fu_3225_p2 ^ 1'd1);

assign result_V_3_fu_3450_p2 = (add_ln840_82_fu_3444_p2 + zext_ln840_5_fu_3420_p1);

assign result_V_4_fu_3474_p2 = (icmp_ln1039_14_fu_3469_p2 ^ 1'd1);

assign result_V_5_fu_3694_p2 = (add_ln840_88_fu_3688_p2 + zext_ln840_9_fu_3664_p1);

assign result_V_6_fu_3718_p2 = (icmp_ln1039_21_fu_3713_p2 ^ 1'd1);

assign result_V_7_fu_3938_p2 = (add_ln840_94_fu_3932_p2 + zext_ln840_13_fu_3908_p1);

assign result_V_8_fu_3962_p2 = (icmp_ln1039_28_fu_3957_p2 ^ 1'd1);

assign result_V_9_fu_4182_p2 = (add_ln840_100_fu_4176_p2 + zext_ln840_17_fu_4152_p1);

assign result_V_fu_2986_p2 = (icmp_ln1039_fu_2981_p2 ^ 1'd1);

assign ret_V_10_fu_2277_p1 = zext_ln1494_1_fu_2223_p1;

assign ret_V_12_fu_2290_p1 = zext_ln1494_3_fu_2239_p1;

assign ret_V_14_fu_2303_p1 = zext_ln1494_5_fu_2255_p1;

assign ret_V_19_fu_2319_p1 = zext_ln1494_1_fu_2223_p1;

assign ret_V_1_fu_2226_p1 = zext_ln1494_1_fu_2223_p1;

assign ret_V_21_fu_2332_p1 = zext_ln1494_3_fu_2239_p1;

assign ret_V_23_fu_2345_p1 = zext_ln1494_5_fu_2255_p1;

assign ret_V_28_fu_2361_p1 = zext_ln1494_1_fu_2223_p1;

assign ret_V_30_fu_2374_p1 = zext_ln1494_3_fu_2239_p1;

assign ret_V_32_fu_2387_p1 = zext_ln1494_5_fu_2255_p1;

assign ret_V_37_fu_2403_p1 = zext_ln1494_1_fu_2223_p1;

assign ret_V_39_fu_2416_p1 = zext_ln1494_3_fu_2239_p1;

assign ret_V_3_fu_2242_p1 = zext_ln1494_3_fu_2239_p1;

assign ret_V_41_fu_2429_p1 = zext_ln1494_5_fu_2255_p1;

assign ret_V_46_fu_2445_p1 = zext_ln1494_1_fu_2223_p1;

assign ret_V_48_fu_2458_p1 = zext_ln1494_3_fu_2239_p1;

assign ret_V_50_fu_2471_p1 = zext_ln1494_5_fu_2255_p1;

assign ret_V_55_fu_2487_p1 = zext_ln1494_1_fu_2223_p1;

assign ret_V_57_fu_2500_p1 = zext_ln1494_3_fu_2239_p1;

assign ret_V_59_fu_2513_p1 = zext_ln1494_5_fu_2255_p1;

assign ret_V_5_fu_2258_p1 = zext_ln1494_5_fu_2255_p1;

assign ret_V_64_fu_2529_p1 = zext_ln1494_1_fu_2223_p1;

assign ret_V_66_fu_2542_p1 = zext_ln1494_3_fu_2239_p1;

assign ret_V_68_fu_2555_p1 = zext_ln1494_5_fu_2255_p1;

assign sext_ln840_11_fu_2809_p1 = add_ln840_11_reg_6628;

assign sext_ln840_12_fu_2708_p1 = add_ln840_13_reg_6478;

assign sext_ln840_14_fu_2711_p1 = grp_fu_5166_p3;

assign sext_ln840_15_fu_2817_p1 = $signed(add_ln840_16_reg_6633);

assign sext_ln840_19_fu_2826_p1 = add_ln840_20_reg_6638;

assign sext_ln840_20_fu_2720_p1 = add_ln840_22_reg_6493;

assign sext_ln840_22_fu_2723_p1 = grp_fu_5183_p3;

assign sext_ln840_23_fu_2834_p1 = $signed(add_ln840_25_reg_6643);

assign sext_ln840_27_fu_2843_p1 = add_ln840_29_reg_6648;

assign sext_ln840_28_fu_2732_p1 = add_ln840_31_reg_6508;

assign sext_ln840_30_fu_2735_p1 = grp_fu_5200_p3;

assign sext_ln840_31_fu_2851_p1 = $signed(add_ln840_34_reg_6653);

assign sext_ln840_35_fu_2860_p1 = add_ln840_38_reg_6658;

assign sext_ln840_36_fu_2744_p1 = add_ln840_40_reg_6523;

assign sext_ln840_38_fu_2747_p1 = grp_fu_5217_p3;

assign sext_ln840_39_fu_2868_p1 = $signed(add_ln840_43_reg_6663);

assign sext_ln840_3_fu_2792_p1 = add_ln840_2_reg_6618;

assign sext_ln840_43_fu_2877_p1 = add_ln840_47_reg_6668;

assign sext_ln840_44_fu_2756_p1 = add_ln840_49_reg_6538;

assign sext_ln840_46_fu_2759_p1 = grp_fu_5234_p3;

assign sext_ln840_47_fu_2885_p1 = $signed(add_ln840_52_reg_6673);

assign sext_ln840_4_fu_2696_p1 = add_ln840_4_reg_6463;

assign sext_ln840_51_fu_2894_p1 = add_ln840_56_reg_6678;

assign sext_ln840_52_fu_2768_p1 = add_ln840_58_reg_6553;

assign sext_ln840_54_fu_2771_p1 = grp_fu_5251_p3;

assign sext_ln840_55_fu_2902_p1 = $signed(add_ln840_61_reg_6683);

assign sext_ln840_59_fu_2911_p1 = add_ln840_65_reg_6688;

assign sext_ln840_60_fu_2780_p1 = add_ln840_67_reg_6568;

assign sext_ln840_62_fu_2783_p1 = grp_fu_5268_p3;

assign sext_ln840_63_fu_2919_p1 = $signed(add_ln840_70_reg_6693);

assign sext_ln840_6_fu_2699_p1 = grp_fu_5149_p3;

assign sext_ln840_7_fu_2800_p1 = $signed(add_ln840_7_reg_6623);

assign sf_2_fu_1942_p2 = (ap_sig_allocacmp_sf_1 + 32'd1);

assign tmp_fu_1096_p17 = ap_sig_allocacmp_sf_1[3:0];

assign trunc_ln218_fu_1959_p1 = ap_sig_allocacmp_nf_2[1:0];

assign trunc_ln257_fu_1138_p1 = ap_sig_allocacmp_sf_1[3:0];

assign xor_ln1039_10_fu_3342_p2 = (icmp_ln1039_11_fu_3337_p2 ^ 1'd1);

assign xor_ln1039_11_fu_3370_p2 = (icmp_ln1039_12_fu_3365_p2 ^ 1'd1);

assign xor_ln1039_12_fu_3398_p2 = (icmp_ln1039_13_fu_3393_p2 ^ 1'd1);

assign xor_ln1039_14_fu_3502_p2 = (icmp_ln1039_15_fu_3497_p2 ^ 1'd1);

assign xor_ln1039_15_fu_3530_p2 = (icmp_ln1039_16_fu_3525_p2 ^ 1'd1);

assign xor_ln1039_16_fu_3558_p2 = (icmp_ln1039_17_fu_3553_p2 ^ 1'd1);

assign xor_ln1039_17_fu_3586_p2 = (icmp_ln1039_18_fu_3581_p2 ^ 1'd1);

assign xor_ln1039_18_fu_3614_p2 = (icmp_ln1039_19_fu_3609_p2 ^ 1'd1);

assign xor_ln1039_19_fu_3642_p2 = (icmp_ln1039_20_fu_3637_p2 ^ 1'd1);

assign xor_ln1039_1_fu_3042_p2 = (icmp_ln1039_2_fu_3037_p2 ^ 1'd1);

assign xor_ln1039_21_fu_3746_p2 = (icmp_ln1039_22_fu_3741_p2 ^ 1'd1);

assign xor_ln1039_22_fu_3774_p2 = (icmp_ln1039_23_fu_3769_p2 ^ 1'd1);

assign xor_ln1039_23_fu_3802_p2 = (icmp_ln1039_24_fu_3797_p2 ^ 1'd1);

assign xor_ln1039_24_fu_3830_p2 = (icmp_ln1039_25_fu_3825_p2 ^ 1'd1);

assign xor_ln1039_25_fu_3858_p2 = (icmp_ln1039_26_fu_3853_p2 ^ 1'd1);

assign xor_ln1039_26_fu_3886_p2 = (icmp_ln1039_27_fu_3881_p2 ^ 1'd1);

assign xor_ln1039_28_fu_3990_p2 = (icmp_ln1039_29_fu_3985_p2 ^ 1'd1);

assign xor_ln1039_29_fu_4018_p2 = (icmp_ln1039_30_fu_4013_p2 ^ 1'd1);

assign xor_ln1039_2_fu_3070_p2 = (icmp_ln1039_3_fu_3065_p2 ^ 1'd1);

assign xor_ln1039_30_fu_4046_p2 = (icmp_ln1039_31_fu_4041_p2 ^ 1'd1);

assign xor_ln1039_31_fu_4074_p2 = (icmp_ln1039_32_fu_4069_p2 ^ 1'd1);

assign xor_ln1039_32_fu_4102_p2 = (icmp_ln1039_33_fu_4097_p2 ^ 1'd1);

assign xor_ln1039_33_fu_4130_p2 = (icmp_ln1039_34_fu_4125_p2 ^ 1'd1);

assign xor_ln1039_35_fu_4234_p2 = (icmp_ln1039_36_fu_4229_p2 ^ 1'd1);

assign xor_ln1039_36_fu_4262_p2 = (icmp_ln1039_37_fu_4257_p2 ^ 1'd1);

assign xor_ln1039_37_fu_4290_p2 = (icmp_ln1039_38_fu_4285_p2 ^ 1'd1);

assign xor_ln1039_38_fu_4318_p2 = (icmp_ln1039_39_fu_4313_p2 ^ 1'd1);

assign xor_ln1039_39_fu_4346_p2 = (icmp_ln1039_40_fu_4341_p2 ^ 1'd1);

assign xor_ln1039_3_fu_3098_p2 = (icmp_ln1039_4_fu_3093_p2 ^ 1'd1);

assign xor_ln1039_40_fu_4374_p2 = (icmp_ln1039_41_fu_4369_p2 ^ 1'd1);

assign xor_ln1039_42_fu_4478_p2 = (icmp_ln1039_43_fu_4473_p2 ^ 1'd1);

assign xor_ln1039_43_fu_4506_p2 = (icmp_ln1039_44_fu_4501_p2 ^ 1'd1);

assign xor_ln1039_44_fu_4534_p2 = (icmp_ln1039_45_fu_4529_p2 ^ 1'd1);

assign xor_ln1039_45_fu_4562_p2 = (icmp_ln1039_46_fu_4557_p2 ^ 1'd1);

assign xor_ln1039_46_fu_4590_p2 = (icmp_ln1039_47_fu_4585_p2 ^ 1'd1);

assign xor_ln1039_47_fu_4618_p2 = (icmp_ln1039_48_fu_4613_p2 ^ 1'd1);

assign xor_ln1039_49_fu_4722_p2 = (icmp_ln1039_50_fu_4717_p2 ^ 1'd1);

assign xor_ln1039_4_fu_3126_p2 = (icmp_ln1039_5_fu_3121_p2 ^ 1'd1);

assign xor_ln1039_50_fu_4750_p2 = (icmp_ln1039_51_fu_4745_p2 ^ 1'd1);

assign xor_ln1039_51_fu_4778_p2 = (icmp_ln1039_52_fu_4773_p2 ^ 1'd1);

assign xor_ln1039_52_fu_4806_p2 = (icmp_ln1039_53_fu_4801_p2 ^ 1'd1);

assign xor_ln1039_53_fu_4834_p2 = (icmp_ln1039_54_fu_4829_p2 ^ 1'd1);

assign xor_ln1039_54_fu_4862_p2 = (icmp_ln1039_55_fu_4857_p2 ^ 1'd1);

assign xor_ln1039_5_fu_3154_p2 = (icmp_ln1039_6_fu_3149_p2 ^ 1'd1);

assign xor_ln1039_7_fu_3258_p2 = (icmp_ln1039_8_fu_3253_p2 ^ 1'd1);

assign xor_ln1039_8_fu_3286_p2 = (icmp_ln1039_9_fu_3281_p2 ^ 1'd1);

assign xor_ln1039_9_fu_3314_p2 = (icmp_ln1039_10_fu_3309_p2 ^ 1'd1);

assign xor_ln1039_fu_3014_p2 = (icmp_ln1039_1_fu_3009_p2 ^ 1'd1);

assign zext_ln1039_10_fu_3508_p1 = xor_ln1039_14_fu_3502_p2;

assign zext_ln1039_11_fu_3536_p1 = xor_ln1039_15_fu_3530_p2;

assign zext_ln1039_12_fu_3564_p1 = xor_ln1039_16_fu_3558_p2;

assign zext_ln1039_13_fu_3592_p1 = xor_ln1039_17_fu_3586_p2;

assign zext_ln1039_14_fu_3620_p1 = xor_ln1039_18_fu_3614_p2;

assign zext_ln1039_15_fu_3752_p1 = xor_ln1039_21_fu_3746_p2;

assign zext_ln1039_16_fu_3780_p1 = xor_ln1039_22_fu_3774_p2;

assign zext_ln1039_17_fu_3808_p1 = xor_ln1039_23_fu_3802_p2;

assign zext_ln1039_18_fu_3836_p1 = xor_ln1039_24_fu_3830_p2;

assign zext_ln1039_19_fu_3864_p1 = xor_ln1039_25_fu_3858_p2;

assign zext_ln1039_1_fu_3048_p1 = xor_ln1039_1_fu_3042_p2;

assign zext_ln1039_20_fu_3996_p1 = xor_ln1039_28_fu_3990_p2;

assign zext_ln1039_21_fu_4024_p1 = xor_ln1039_29_fu_4018_p2;

assign zext_ln1039_22_fu_4052_p1 = xor_ln1039_30_fu_4046_p2;

assign zext_ln1039_23_fu_4080_p1 = xor_ln1039_31_fu_4074_p2;

assign zext_ln1039_24_fu_4108_p1 = xor_ln1039_32_fu_4102_p2;

assign zext_ln1039_25_fu_4240_p1 = xor_ln1039_35_fu_4234_p2;

assign zext_ln1039_26_fu_4268_p1 = xor_ln1039_36_fu_4262_p2;

assign zext_ln1039_27_fu_4296_p1 = xor_ln1039_37_fu_4290_p2;

assign zext_ln1039_28_fu_4324_p1 = xor_ln1039_38_fu_4318_p2;

assign zext_ln1039_29_fu_4352_p1 = xor_ln1039_39_fu_4346_p2;

assign zext_ln1039_2_fu_3076_p1 = xor_ln1039_2_fu_3070_p2;

assign zext_ln1039_30_fu_4484_p1 = xor_ln1039_42_fu_4478_p2;

assign zext_ln1039_31_fu_4512_p1 = xor_ln1039_43_fu_4506_p2;

assign zext_ln1039_32_fu_4540_p1 = xor_ln1039_44_fu_4534_p2;

assign zext_ln1039_33_fu_4568_p1 = xor_ln1039_45_fu_4562_p2;

assign zext_ln1039_34_fu_4596_p1 = xor_ln1039_46_fu_4590_p2;

assign zext_ln1039_35_fu_4728_p1 = xor_ln1039_49_fu_4722_p2;

assign zext_ln1039_36_fu_4756_p1 = xor_ln1039_50_fu_4750_p2;

assign zext_ln1039_37_fu_4784_p1 = xor_ln1039_51_fu_4778_p2;

assign zext_ln1039_38_fu_4812_p1 = xor_ln1039_52_fu_4806_p2;

assign zext_ln1039_39_fu_4840_p1 = xor_ln1039_53_fu_4834_p2;

assign zext_ln1039_3_fu_3104_p1 = xor_ln1039_3_fu_3098_p2;

assign zext_ln1039_4_fu_3132_p1 = xor_ln1039_4_fu_3126_p2;

assign zext_ln1039_5_fu_3264_p1 = xor_ln1039_7_fu_3258_p2;

assign zext_ln1039_6_fu_3292_p1 = xor_ln1039_8_fu_3286_p2;

assign zext_ln1039_7_fu_3320_p1 = xor_ln1039_9_fu_3314_p2;

assign zext_ln1039_8_fu_3348_p1 = xor_ln1039_10_fu_3342_p2;

assign zext_ln1039_9_fu_3376_p1 = xor_ln1039_11_fu_3370_p2;

assign zext_ln1039_fu_3020_p1 = xor_ln1039_fu_3014_p2;

assign zext_ln1494_1_fu_2223_p1 = r_V_1_reg_6013_pp0_iter2_reg;

assign zext_ln1494_2_fu_2169_p1 = r_V_2_reg_6018;

assign zext_ln1494_3_fu_2239_p1 = r_V_3_reg_6023_pp0_iter2_reg;

assign zext_ln1494_4_fu_2052_p1 = r_V_4_fu_2039_p4;

assign zext_ln1494_5_fu_2255_p1 = r_V_5_reg_6045_pp0_iter2_reg;

assign zext_ln1494_6_fu_2271_p1 = r_V_6_reg_6050_pp0_iter2_reg;

assign zext_ln1494_7_fu_2175_p1 = r_V_7_reg_6055;

assign zext_ln1494_8_fu_2099_p1 = r_V_8_fu_2086_p4;

assign zext_ln1494_fu_2005_p1 = r_V_fu_1998_p1;

assign zext_ln215_1_fu_3236_p1 = result_V_2_fu_3230_p2;

assign zext_ln215_2_fu_3480_p1 = result_V_4_fu_3474_p2;

assign zext_ln215_3_fu_3724_p1 = result_V_6_fu_3718_p2;

assign zext_ln215_4_fu_3968_p1 = result_V_8_fu_3962_p2;

assign zext_ln215_5_fu_4212_p1 = result_V_10_fu_4206_p2;

assign zext_ln215_6_fu_4456_p1 = result_V_12_fu_4450_p2;

assign zext_ln215_7_fu_4700_p1 = result_V_14_fu_4694_p2;

assign zext_ln215_fu_2992_p1 = result_V_fu_2986_p2;

assign zext_ln840_10_fu_3674_p1 = add_ln840_86_fu_3668_p2;

assign zext_ln840_11_fu_3684_p1 = add_ln840_87_fu_3678_p2;

assign zext_ln840_12_fu_3892_p1 = xor_ln1039_26_fu_3886_p2;

assign zext_ln840_13_fu_3908_p1 = add_ln840_91_fu_3902_p2;

assign zext_ln840_14_fu_3918_p1 = add_ln840_92_fu_3912_p2;

assign zext_ln840_15_fu_3928_p1 = add_ln840_93_fu_3922_p2;

assign zext_ln840_16_fu_4136_p1 = xor_ln1039_33_fu_4130_p2;

assign zext_ln840_17_fu_4152_p1 = add_ln840_97_fu_4146_p2;

assign zext_ln840_18_fu_4162_p1 = add_ln840_98_fu_4156_p2;

assign zext_ln840_19_fu_4172_p1 = add_ln840_99_fu_4166_p2;

assign zext_ln840_1_fu_3176_p1 = add_ln840_73_fu_3170_p2;

assign zext_ln840_20_fu_4380_p1 = xor_ln1039_40_fu_4374_p2;

assign zext_ln840_21_fu_4396_p1 = add_ln840_103_fu_4390_p2;

assign zext_ln840_22_fu_4406_p1 = add_ln840_104_fu_4400_p2;

assign zext_ln840_23_fu_4416_p1 = add_ln840_105_fu_4410_p2;

assign zext_ln840_24_fu_4624_p1 = xor_ln1039_47_fu_4618_p2;

assign zext_ln840_25_fu_4640_p1 = add_ln840_109_fu_4634_p2;

assign zext_ln840_26_fu_4650_p1 = add_ln840_110_fu_4644_p2;

assign zext_ln840_27_fu_4660_p1 = add_ln840_111_fu_4654_p2;

assign zext_ln840_28_fu_4868_p1 = xor_ln1039_54_fu_4862_p2;

assign zext_ln840_29_fu_4884_p1 = add_ln840_115_fu_4878_p2;

assign zext_ln840_2_fu_3186_p1 = add_ln840_74_fu_3180_p2;

assign zext_ln840_30_fu_4894_p1 = add_ln840_116_fu_4888_p2;

assign zext_ln840_31_fu_4904_p1 = add_ln840_117_fu_4898_p2;

assign zext_ln840_3_fu_3196_p1 = add_ln840_75_fu_3190_p2;

assign zext_ln840_4_fu_3404_p1 = xor_ln1039_12_fu_3398_p2;

assign zext_ln840_5_fu_3420_p1 = add_ln840_79_fu_3414_p2;

assign zext_ln840_6_fu_3430_p1 = add_ln840_80_fu_3424_p2;

assign zext_ln840_7_fu_3440_p1 = add_ln840_81_fu_3434_p2;

assign zext_ln840_8_fu_3648_p1 = xor_ln1039_19_fu_3642_p2;

assign zext_ln840_9_fu_3664_p1 = add_ln840_85_fu_3658_p2;

assign zext_ln840_fu_3160_p1 = xor_ln1039_5_fu_3154_p2;

endmodule //MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch
