{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604162080609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604162080614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 19:34:40 2020 " "Processing started: Sat Oct 31 19:34:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604162080614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162080614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A_ESTF -c A_ESTF " "Command: quartus_map --read_settings_files=on --write_settings_files=off A_ESTF -c A_ESTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162080614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604162080765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604162080765 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep Briey.v(3259) " "Verilog HDL Attribute warning at Briey.v(3259): overriding existing value for attribute \"syn_keep\"" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3259 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162085982 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep Briey.v(3269) " "Verilog HDL Attribute warning at Briey.v(3269): overriding existing value for attribute \"syn_keep\"" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3269 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162085982 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep Briey.v(8373) " "Verilog HDL Attribute warning at Briey.v(8373): overriding existing value for attribute \"syn_keep\"" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162085990 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep Briey.v(8419) " "Verilog HDL Attribute warning at Briey.v(8419): overriding existing value for attribute \"syn_keep\"" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162085990 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep Briey.v(8489) " "Verilog HDL Attribute warning at Briey.v(8489): overriding existing value for attribute \"syn_keep\"" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162085990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Briey.v 57 57 " "Found 57 design units, including 57 entities, in source file src/Briey.v" { { "Info" "ISGN_ENTITY_NAME" "1 BufferCC " "Found entity 1: BufferCC" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "2 BufferCC_1_ " "Found entity 2: BufferCC_1_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "3 BufferCC_2_ " "Found entity 3: BufferCC_2_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "4 StreamFifoLowLatency " "Found entity 4: StreamFifoLowLatency" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "5 UartCtrlTx " "Found entity 5: UartCtrlTx" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "6 UartCtrlRx " "Found entity 6: UartCtrlRx" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "7 StreamFifoCC " "Found entity 7: StreamFifoCC" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "8 BufferCC_3_ " "Found entity 8: BufferCC_3_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "9 BufferCC_5_ " "Found entity 9: BufferCC_5_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1028 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "10 SdramCtrl " "Found entity 10: SdramCtrl" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "11 BufferCC_6_ " "Found entity 11: BufferCC_6_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "12 BufferCC_8_ " "Found entity 12: BufferCC_8_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "13 Prescaler " "Found entity 13: Prescaler" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "14 Timer " "Found entity 14: Timer" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "15 Timer_1_ " "Found entity 15: Timer_1_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "16 InterruptCtrl " "Found entity 16: InterruptCtrl" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "17 UartCtrl " "Found entity 17: UartCtrl" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "18 StreamFifo " "Found entity 18: StreamFifo" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "19 VideoDma " "Found entity 19: VideoDma" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "20 BufferCC_9_ " "Found entity 20: BufferCC_9_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "21 VgaCtrl " "Found entity 21: VgaCtrl" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3032 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "22 PulseCCByToggle " "Found entity 22: PulseCCByToggle" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "23 InstructionCache " "Found entity 23: InstructionCache" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "24 DataCache " "Found entity 24: DataCache" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "25 FlowCCByToggle " "Found entity 25: FlowCCByToggle" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "26 Axi4ReadOnlyErrorSlave " "Found entity 26: Axi4ReadOnlyErrorSlave" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "27 Axi4SharedErrorSlave " "Found entity 27: Axi4SharedErrorSlave" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "28 Axi4ReadOnlyErrorSlave_1_ " "Found entity 28: Axi4ReadOnlyErrorSlave_1_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "29 StreamArbiter " "Found entity 29: StreamArbiter" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "30 StreamFork " "Found entity 30: StreamFork" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "31 StreamFifoLowLatency_1_ " "Found entity 31: StreamFifoLowLatency_1_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "32 StreamArbiter_1_ " "Found entity 32: StreamArbiter_1_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "33 StreamFork_1_ " "Found entity 33: StreamFork_1_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "34 StreamArbiter_2_ " "Found entity 34: StreamArbiter_2_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4987 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "35 StreamFork_2_ " "Found entity 35: StreamFork_2_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "36 BufferCC_10_ " "Found entity 36: BufferCC_10_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "37 Axi4SharedOnChipRam " "Found entity 37: Axi4SharedOnChipRam" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "38 Axi4SharedSdramCtrl " "Found entity 38: Axi4SharedSdramCtrl" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "39 Axi4SharedToApb3Bridge " "Found entity 39: Axi4SharedToApb3Bridge" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "40 Apb3Gpio " "Found entity 40: Apb3Gpio" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "41 PinsecTimerCtrl " "Found entity 41: PinsecTimerCtrl" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "42 Apb3UartCtrl " "Found entity 42: Apb3UartCtrl" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "43 Axi4VgaCtrl " "Found entity 43: Axi4VgaCtrl" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "44 VexRiscv " "Found entity 44: VexRiscv" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "45 StreamFork_3_ " "Found entity 45: StreamFork_3_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "46 BufferCC_12_ " "Found entity 46: BufferCC_12_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "47 JtagBridge " "Found entity 47: JtagBridge" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "48 SystemDebugger " "Found entity 48: SystemDebugger" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "49 Axi4ReadOnlyDecoder " "Found entity 49: Axi4ReadOnlyDecoder" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "50 Axi4SharedDecoder " "Found entity 50: Axi4SharedDecoder" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "51 Axi4ReadOnlyDecoder_1_ " "Found entity 51: Axi4ReadOnlyDecoder_1_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "52 Axi4SharedArbiter " "Found entity 52: Axi4SharedArbiter" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13783 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "53 Axi4SharedArbiter_1_ " "Found entity 53: Axi4SharedArbiter_1_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "54 Axi4SharedArbiter_2_ " "Found entity 54: Axi4SharedArbiter_2_" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "55 Apb3Decoder " "Found entity 55: Apb3Decoder" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "56 Apb3Router " "Found entity 56: Apb3Router" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""} { "Info" "ISGN_ENTITY_NAME" "57 Briey " "Found entity 57: Briey" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14854 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162086006 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "A-ESTF.v(87) " "Verilog HDL warning at A-ESTF.v(87): extended using \"x\" or \"z\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604162086007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/A-ESTF.v 1 1 " "Found 1 design units, including 1 entities, in source file src/A-ESTF.v" { { "Info" "ISGN_ENTITY_NAME" "1 A_ESTF " "Found entity 1: A_ESTF" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162086008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162086008 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Briey.v(2895) " "Verilog HDL or VHDL warning at Briey.v(2895): conditional expression evaluates to a constant" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2895 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1604162086016 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Briey.v(3101) " "Verilog HDL or VHDL warning at Briey.v(3101): conditional expression evaluates to a constant" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3101 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1604162086017 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Briey.v(5718) " "Verilog HDL or VHDL warning at Briey.v(5718): conditional expression evaluates to a constant" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5718 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1604162086022 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Briey.v(5737) " "Verilog HDL or VHDL warning at Briey.v(5737): conditional expression evaluates to a constant" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5737 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1604162086022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A_ESTF " "Elaborating entity \"A_ESTF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604162086092 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO A-ESTF.v(34) " "Output port \"EPCS_ASDO\" at A-ESTF.v(34) has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604162086093 "|A_ESTF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK A-ESTF.v(36) " "Output port \"EPCS_DCLK\" at A-ESTF.v(36) has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604162086093 "|A_ESTF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO A-ESTF.v(37) " "Output port \"EPCS_NCSO\" at A-ESTF.v(37) has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604162086093 "|A_ESTF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK A-ESTF.v(42) " "Output port \"I2C_SCLK\" at A-ESTF.v(42) has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604162086093 "|A_ESTF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N A-ESTF.v(46) " "Output port \"ADC_CS_N\" at A-ESTF.v(46) has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604162086093 "|A_ESTF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR A-ESTF.v(47) " "Output port \"ADC_SADDR\" at A-ESTF.v(47) has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604162086093 "|A_ESTF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK A-ESTF.v(48) " "Output port \"ADC_SCLK\" at A-ESTF.v(48) has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604162086093 "|A_ESTF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "src/A-ESTF.v" "pll_inst" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.v" "altpll_component" { Text "/home/romu4/Source/soc/A-ESTF/pll/pll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/pll/pll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2000 " "Parameter \"clk1_phase_shift\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162086121 ""}  } { { "pll/pll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/pll/pll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162086121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162086153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162086153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Briey Briey:briey_inst " "Elaborating entity \"Briey\" for hierarchy \"Briey:briey_inst\"" {  } { { "src/A-ESTF.v" "briey_inst" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_0_thrown_payload_data Briey.v(15333) " "Verilog HDL or VHDL warning at Briey.v(15333): object \"streamFork_4__io_outputs_0_thrown_payload_data\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086162 "|A_ESTF|Briey:briey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_0_thrown_payload_mask Briey.v(15334) " "Verilog HDL or VHDL warning at Briey.v(15334): object \"streamFork_4__io_outputs_0_thrown_payload_mask\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086162 "|A_ESTF|Briey:briey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_0_thrown_payload_last Briey.v(15336) " "Verilog HDL or VHDL warning at Briey.v(15336): object \"streamFork_4__io_outputs_0_thrown_payload_last\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086162 "|A_ESTF|Briey:briey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_wr Briey.v(15339) " "Verilog HDL or VHDL warning at Briey.v(15339): object \"streamFork_4__io_outputs_1_thrown_payload_wr\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086162 "|A_ESTF|Briey:briey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_address Briey.v(15340) " "Verilog HDL or VHDL warning at Briey.v(15340): object \"streamFork_4__io_outputs_1_thrown_payload_address\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086162 "|A_ESTF|Briey:briey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_length Briey.v(15343) " "Verilog HDL or VHDL warning at Briey.v(15343): object \"streamFork_4__io_outputs_1_thrown_payload_length\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086162 "|A_ESTF|Briey:briey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi4SharedDecoder_1__io_input_r_m2sPipe_payload_last Briey.v(15366) " "Verilog HDL or VHDL warning at Briey.v(15366): object \"axi4SharedDecoder_1__io_input_r_m2sPipe_payload_last\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086162 "|A_ESTF|Briey:briey_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_10_ Briey:briey_inst\|BufferCC_10_:io_asyncReset_buffercc " "Elaborating entity \"BufferCC_10_\" for hierarchy \"Briey:briey_inst\|BufferCC_10_:io_asyncReset_buffercc\"" {  } { { "src/Briey.v" "io_asyncReset_buffercc" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedOnChipRam Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram " "Elaborating entity \"Axi4SharedOnChipRam\" for hierarchy \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\"" {  } { { "src/Briey.v" "axi_ram" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_addr Briey.v(5232) " "Verilog HDL or VHDL warning at Briey.v(5232): object \"stage1_payload_fragment_addr\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086165 "|A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_size Briey.v(5234) " "Verilog HDL or VHDL warning at Briey.v(5234): object \"stage1_payload_fragment_size\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086165 "|A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_burst Briey.v(5235) " "Verilog HDL or VHDL warning at Briey.v(5235): object \"stage1_payload_fragment_burst\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086165 "|A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedSdramCtrl Briey:briey_inst\|Axi4SharedSdramCtrl:axi_sdramCtrl " "Elaborating entity \"Axi4SharedSdramCtrl\" for hierarchy \"Briey:briey_inst\|Axi4SharedSdramCtrl:axi_sdramCtrl\"" {  } { { "src/Briey.v" "axi_sdramCtrl" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_axiCmd_payload_fragment_size Briey.v(5622) " "Verilog HDL or VHDL warning at Briey.v(5622): object \"bridge_axiCmd_payload_fragment_size\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086213 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_axiCmd_payload_fragment_burst Briey.v(5623) " "Verilog HDL or VHDL warning at Briey.v(5623): object \"bridge_axiCmd_payload_fragment_burst\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086213 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdramCtrl Briey:briey_inst\|Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl " "Elaborating entity \"SdramCtrl\" for hierarchy \"Briey:briey_inst\|Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl\"" {  } { { "src/Briey.v" "ctrl" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frontend_bootRefreshCounter_willOverflow Briey.v(1129) " "Verilog HDL or VHDL warning at Briey.v(1129): object \"frontend_bootRefreshCounter_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chip_backupIn_ready Briey.v(1232) " "Verilog HDL or VHDL warning at Briey.v(1232): object \"chip_backupIn_ready\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frontend_rsp_payload_task_string Briey.v(1237) " "Verilog HDL or VHDL warning at Briey.v(1237): object \"frontend_rsp_payload_task_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frontend_state_string Briey.v(1238) " "Verilog HDL or VHDL warning at Briey.v(1238): object \"frontend_state_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bubbleInserter_cmd_payload_task_string Briey.v(1239) " "Verilog HDL or VHDL warning at Briey.v(1239): object \"bubbleInserter_cmd_payload_task_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frontend_rsp_m2sPipe_rData_task_string Briey.v(1240) " "Verilog HDL or VHDL warning at Briey.v(1240): object \"frontend_rsp_m2sPipe_rData_task_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bubbleInserter_rsp_payload_task_string Briey.v(1241) " "Verilog HDL or VHDL warning at Briey.v(1241): object \"bubbleInserter_rsp_payload_task_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_10__string Briey.v(1242) " "Verilog HDL or VHDL warning at Briey.v(1242): object \"_zz_10__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chip_cmd_payload_task_string Briey.v(1243) " "Verilog HDL or VHDL warning at Briey.v(1243): object \"chip_cmd_payload_task_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(1418) " "Verilog HDL Case Statement information at Briey.v(1418): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1418 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(1444) " "Verilog HDL Case Statement information at Briey.v(1444): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1444 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(1481) " "Verilog HDL Case Statement information at Briey.v(1481): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1481 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(1508) " "Verilog HDL Case Statement information at Briey.v(1508): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1508 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(1531) " "Verilog HDL Case Statement information at Briey.v(1531): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1531 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(1574) " "Verilog HDL Case Statement information at Briey.v(1574): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1574 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(1702) " "Verilog HDL Case Statement information at Briey.v(1702): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1702 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(1806) " "Verilog HDL Case Statement information at Briey.v(1806): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1806 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(1971) " "Verilog HDL Case Statement information at Briey.v(1971): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1971 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(2042) " "Verilog HDL Case Statement information at Briey.v(2042): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2042 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086216 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifoLowLatency Briey:briey_inst\|Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl\|StreamFifoLowLatency:chip_backupIn_fifo " "Elaborating entity \"StreamFifoLowLatency\" for hierarchy \"Briey:briey_inst\|Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl\|StreamFifoLowLatency:chip_backupIn_fifo\"" {  } { { "src/Briey.v" "chip_backupIn_fifo" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pushPtr_willOverflow Briey.v(204) " "Verilog HDL or VHDL warning at Briey.v(204): object \"pushPtr_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086217 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "popPtr_willOverflow Briey.v(210) " "Verilog HDL or VHDL warning at Briey.v(210): object \"popPtr_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086217 "|A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedToApb3Bridge Briey:briey_inst\|Axi4SharedToApb3Bridge:axi_apbBridge " "Elaborating entity \"Axi4SharedToApb3Bridge\" for hierarchy \"Briey:briey_inst\|Axi4SharedToApb3Bridge:axi_apbBridge\"" {  } { { "src/Briey.v" "axi_apbBridge" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phase_string Briey.v(5991) " "Verilog HDL or VHDL warning at Briey.v(5991): object \"phase_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5991 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086218 "|A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(6009) " "Verilog HDL Case Statement information at Briey.v(6009): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6009 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086218 "|A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(6024) " "Verilog HDL Case Statement information at Briey.v(6024): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6024 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086218 "|A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(6039) " "Verilog HDL Case Statement information at Briey.v(6039): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6039 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086218 "|A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(6054) " "Verilog HDL Case Statement information at Briey.v(6054): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6054 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086218 "|A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(6069) " "Verilog HDL Case Statement information at Briey.v(6069): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6069 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086218 "|A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(6085) " "Verilog HDL Case Statement information at Briey.v(6085): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6085 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086218 "|A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(6109) " "Verilog HDL Case Statement information at Briey.v(6109): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086218 "|A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(6136) " "Verilog HDL Case Statement information at Briey.v(6136): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086218 "|A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Gpio Briey:briey_inst\|Apb3Gpio:axi_gpioACtrl " "Elaborating entity \"Apb3Gpio\" for hierarchy \"Briey:briey_inst\|Apb3Gpio:axi_gpioACtrl\"" {  } { { "src/Briey.v" "axi_gpioACtrl" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_askWrite Briey.v(6171) " "Verilog HDL or VHDL warning at Briey.v(6171): object \"ctrl_askWrite\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086220 "|A_ESTF|Briey:briey_inst|Apb3Gpio:axi_gpioACtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_askRead Briey.v(6172) " "Verilog HDL or VHDL warning at Briey.v(6172): object \"ctrl_askRead\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086220 "|A_ESTF|Briey:briey_inst|Apb3Gpio:axi_gpioACtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_doRead Briey.v(6174) " "Verilog HDL or VHDL warning at Briey.v(6174): object \"ctrl_doRead\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086220 "|A_ESTF|Briey:briey_inst|Apb3Gpio:axi_gpioACtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_6_ Briey:briey_inst\|Apb3Gpio:axi_gpioACtrl\|BufferCC_6_:io_gpio_read_buffercc " "Elaborating entity \"BufferCC_6_\" for hierarchy \"Briey:briey_inst\|Apb3Gpio:axi_gpioACtrl\|BufferCC_6_:io_gpio_read_buffercc\"" {  } { { "src/Briey.v" "io_gpio_read_buffercc" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PinsecTimerCtrl Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl " "Elaborating entity \"PinsecTimerCtrl\" for hierarchy \"Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\"" {  } { { "src/Briey.v" "axi_timerCtrl" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busCtrl_askWrite Briey.v(6289) " "Verilog HDL or VHDL warning at Briey.v(6289): object \"busCtrl_askWrite\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086223 "|A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busCtrl_askRead Briey.v(6290) " "Verilog HDL or VHDL warning at Briey.v(6290): object \"busCtrl_askRead\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086223 "|A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busCtrl_doRead Briey.v(6292) " "Verilog HDL or VHDL warning at Briey.v(6292): object \"busCtrl_doRead\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086223 "|A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_8_ Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\|BufferCC_8_:io_external_buffercc " "Elaborating entity \"BufferCC_8_\" for hierarchy \"Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\|BufferCC_8_:io_external_buffercc\"" {  } { { "src/Briey.v" "io_external_buffercc" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prescaler Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\|Prescaler:prescaler_1_ " "Elaborating entity \"Prescaler\" for hierarchy \"Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\|Prescaler:prescaler_1_\"" {  } { { "src/Briey.v" "prescaler_1_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\|Timer:timerA " "Elaborating entity \"Timer\" for hierarchy \"Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\|Timer:timerA\"" {  } { { "src/Briey.v" "timerA" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_1_ Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\|Timer_1_:timerB " "Elaborating entity \"Timer_1_\" for hierarchy \"Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\|Timer_1_:timerB\"" {  } { { "src/Briey.v" "timerB" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterruptCtrl Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\|InterruptCtrl:interruptCtrl_1_ " "Elaborating entity \"InterruptCtrl\" for hierarchy \"Briey:briey_inst\|PinsecTimerCtrl:axi_timerCtrl\|InterruptCtrl:interruptCtrl_1_\"" {  } { { "src/Briey.v" "interruptCtrl_1_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 6379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3UartCtrl Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl " "Elaborating entity \"Apb3UartCtrl\" for hierarchy \"Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\"" {  } { { "src/Briey.v" "axi_uartCtrl" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busCtrl_askWrite Briey.v(7082) " "Verilog HDL or VHDL warning at Briey.v(7082): object \"busCtrl_askWrite\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7082 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086228 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busCtrl_askRead Briey.v(7083) " "Verilog HDL or VHDL warning at Briey.v(7083): object \"busCtrl_askRead\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7083 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086228 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_write_streamUnbuffered_ready Briey.v(7092) " "Verilog HDL or VHDL warning at Briey.v(7092): object \"bridge_write_streamUnbuffered_ready\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7092 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086228 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_uartConfigReg_frame_stop_string Briey.v(7115) " "Verilog HDL or VHDL warning at Briey.v(7115): object \"bridge_uartConfigReg_frame_stop_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086228 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_uartConfigReg_frame_parity_string Briey.v(7116) " "Verilog HDL or VHDL warning at Briey.v(7116): object \"bridge_uartConfigReg_frame_parity_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086228 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_7__string Briey.v(7117) " "Verilog HDL or VHDL warning at Briey.v(7117): object \"_zz_7__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086228 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_8__string Briey.v(7118) " "Verilog HDL or VHDL warning at Briey.v(7118): object \"_zz_8__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086228 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartCtrl Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1_ " "Elaborating entity \"UartCtrl\" for hierarchy \"Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1_\"" {  } { { "src/Briey.v" "uartCtrl_1_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086229 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_config_frame_stop_string Briey.v(2325) " "Verilog HDL or VHDL warning at Briey.v(2325): object \"io_config_frame_stop_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086229 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_config_frame_parity_string Briey.v(2326) " "Verilog HDL or VHDL warning at Briey.v(2326): object \"io_config_frame_parity_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086229 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartCtrlTx Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1_\|UartCtrlTx:tx " "Elaborating entity \"UartCtrlTx\" for hierarchy \"Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1_\|UartCtrlTx:tx\"" {  } { { "src/Briey.v" "tx" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086229 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_configFrame_stop_string Briey.v(378) " "Verilog HDL or VHDL warning at Briey.v(378): object \"io_configFrame_stop_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086230 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_configFrame_parity_string Briey.v(379) " "Verilog HDL or VHDL warning at Briey.v(379): object \"io_configFrame_parity_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086230 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stateMachine_state_string Briey.v(380) " "Verilog HDL or VHDL warning at Briey.v(380): object \"stateMachine_state_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086230 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(436) " "Verilog HDL Case Statement information at Briey.v(436): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 436 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086230 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(455) " "Verilog HDL Case Statement information at Briey.v(455): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 455 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086230 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(482) " "Verilog HDL Case Statement information at Briey.v(482): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 482 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086230 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(528) " "Verilog HDL Case Statement information at Briey.v(528): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 528 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086230 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartCtrlRx Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1_\|UartCtrlRx:rx " "Elaborating entity \"UartCtrlRx\" for hierarchy \"Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1_\|UartCtrlRx:rx\"" {  } { { "src/Briey.v" "rx" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_configFrame_stop_string Briey.v(606) " "Verilog HDL or VHDL warning at Briey.v(606): object \"io_configFrame_stop_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 606 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086231 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_configFrame_parity_string Briey.v(607) " "Verilog HDL or VHDL warning at Briey.v(607): object \"io_configFrame_parity_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086231 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stateMachine_state_string Briey.v(608) " "Verilog HDL or VHDL warning at Briey.v(608): object \"stateMachine_state_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 608 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086231 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(662) " "Verilog HDL Case Statement information at Briey.v(662): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 662 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086231 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(739) " "Verilog HDL Case Statement information at Briey.v(739): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 739 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086231 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(800) " "Verilog HDL Case Statement information at Briey.v(800): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 800 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086231 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1_\|UartCtrlRx:rx\|BufferCC:io_rxd_buffercc " "Elaborating entity \"BufferCC\" for hierarchy \"Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|UartCtrl:uartCtrl_1_\|UartCtrlRx:rx\|BufferCC:io_rxd_buffercc\"" {  } { { "src/Briey.v" "io_rxd_buffercc" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifo Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy " "Elaborating entity \"StreamFifo\" for hierarchy \"Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\"" {  } { { "src/Briey.v" "bridge_write_streamUnbuffered_queueWithOccupancy" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086232 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_pushPtr_willOverflow Briey.v(2440) " "Verilog HDL or VHDL warning at Briey.v(2440): object \"logic_pushPtr_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2440 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086233 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_popPtr_willOverflow Briey.v(2446) " "Verilog HDL or VHDL warning at Briey.v(2446): object \"logic_popPtr_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086233 "|A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4VgaCtrl Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl " "Elaborating entity \"Axi4VgaCtrl\" for hierarchy \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\"" {  } { { "src/Briey.v" "axi_vgaCtrl" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apbCtrl_askWrite Briey.v(7573) " "Verilog HDL or VHDL warning at Briey.v(7573): object \"apbCtrl_askWrite\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086235 "|A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apbCtrl_askRead Briey.v(7574) " "Verilog HDL or VHDL warning at Briey.v(7574): object \"apbCtrl_askRead\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086235 "|A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apbCtrl_doRead Briey.v(7576) " "Verilog HDL or VHDL warning at Briey.v(7576): object \"apbCtrl_doRead\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086235 "|A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoDma Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma " "Elaborating entity \"VideoDma\" for hierarchy \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\"" {  } { { "src/Briey.v" "dma" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingMemCmd_willOverflow Briey.v(2616) " "Verilog HDL or VHDL warning at Briey.v(2616): object \"pendingMemCmd_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086236 "|A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifoCC Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo " "Elaborating entity \"StreamFifoCC\" for hierarchy \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\"" {  } { { "src/Briey.v" "rspArea_fifo" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_1_ Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|BufferCC_1_:popToPushGray_buffercc " "Elaborating entity \"BufferCC_1_\" for hierarchy \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|BufferCC_1_:popToPushGray_buffercc\"" {  } { { "src/Briey.v" "popToPushGray_buffercc" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_2_ Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|BufferCC_2_:pushToPopGray_buffercc " "Elaborating entity \"BufferCC_2_\" for hierarchy \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|BufferCC_2_:pushToPopGray_buffercc\"" {  } { { "src/Briey.v" "pushToPopGray_buffercc" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_3_ Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|BufferCC_3_:rspArea_frameClockArea_popCmdGray_buffercc " "Elaborating entity \"BufferCC_3_\" for hierarchy \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|BufferCC_3_:rspArea_frameClockArea_popCmdGray_buffercc\"" {  } { { "src/Briey.v" "rspArea_frameClockArea_popCmdGray_buffercc" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_9_ Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|BufferCC_9_:run_buffercc " "Elaborating entity \"BufferCC_9_\" for hierarchy \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|BufferCC_9_:run_buffercc\"" {  } { { "src/Briey.v" "run_buffercc" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaCtrl Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VgaCtrl:vga_ctrl " "Elaborating entity \"VgaCtrl\" for hierarchy \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VgaCtrl:vga_ctrl\"" {  } { { "src/Briey.v" "vga_ctrl" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseCCByToggle Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|PulseCCByToggle:pulseCCByToggle_1_ " "Elaborating entity \"PulseCCByToggle\" for hierarchy \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|PulseCCByToggle:pulseCCByToggle_1_\"" {  } { { "src/Briey.v" "pulseCCByToggle_1_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 7666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv Briey:briey_inst\|VexRiscv:axi_core_cpu " "Elaborating entity \"VexRiscv\" for hierarchy \"Briey:briey_inst\|VexRiscv:axi_core_cpu\"" {  } { { "src/Briey.v" "axi_core_cpu" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT Briey.v(8266) " "Verilog HDL or VHDL warning at Briey.v(8266): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving Briey.v(8447) " "Verilog HDL or VHDL warning at Briey.v(8447): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring Briey.v(8448) " "Verilog HDL or VHDL warning at Briey.v(8448): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving Briey.v(8458) " "Verilog HDL or VHDL warning at Briey.v(8458): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring Briey.v(8459) " "Verilog HDL or VHDL warning at Briey.v(8459): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving Briey.v(8469) " "Verilog HDL or VHDL warning at Briey.v(8469): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring Briey.v(8470) " "Verilog HDL or VHDL warning at Briey.v(8470): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving Briey.v(8480) " "Verilog HDL or VHDL warning at Briey.v(8480): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8480 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction Briey.v(8482) " "Verilog HDL or VHDL warning at Briey.v(8482): object \"lastStageInstruction\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc Briey.v(8483) " "Verilog HDL or VHDL warning at Briey.v(8483): object \"lastStagePc\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid Briey.v(8484) " "Verilog HDL or VHDL warning at Briey.v(8484): object \"lastStageIsValid\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring Briey.v(8485) " "Verilog HDL or VHDL warning at Briey.v(8485): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong Briey.v(8491) " "Verilog HDL or VHDL warning at Briey.v(8491): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 Briey.v(8493) " "Verilog HDL or VHDL warning at Briey.v(8493): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 Briey.v(8494) " "Verilog HDL or VHDL warning at Briey.v(8494): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 Briey.v(8495) " "Verilog HDL or VHDL warning at Briey.v(8495): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_isValid Briey.v(8499) " "Verilog HDL or VHDL warning at Briey.v(8499): object \"IBusCachedPlugin_mmuBus_cmd_isValid\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_bypassTranslation Briey.v(8501) " "Verilog HDL or VHDL warning at Briey.v(8501): object \"IBusCachedPlugin_mmuBus_cmd_bypassTranslation\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8501 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end Briey.v(8509) " "Verilog HDL or VHDL warning at Briey.v(8509): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_isValid Briey.v(8511) " "Verilog HDL or VHDL warning at Briey.v(8511): object \"DBusCachedPlugin_mmuBus_cmd_isValid\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8511 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_bypassTranslation Briey.v(8513) " "Verilog HDL or VHDL warning at Briey.v(8513): object \"DBusCachedPlugin_mmuBus_cmd_bypassTranslation\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8513 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end Briey.v(8521) " "Verilog HDL or VHDL warning at Briey.v(8521): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8521 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi Briey.v(8537) " "Verilog HDL or VHDL warning at Briey.v(8537): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8537 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 Briey.v(8541) " "Verilog HDL or VHDL warning at Briey.v(8541): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8541 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086254 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 Briey.v(8542) " "Verilog HDL or VHDL warning at Briey.v(8542): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 Briey.v(8543) " "Verilog HDL or VHDL warning at Briey.v(8543): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8543 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 Briey.v(8544) " "Verilog HDL or VHDL warning at Briey.v(8544): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching Briey.v(8545) " "Verilog HDL or VHDL warning at Briey.v(8545): object \"contextSwitching\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8545 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected Briey.v(8567) " "Verilog HDL or VHDL warning at Briey.v(8567): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload Briey.v(8581) " "Verilog HDL or VHDL warning at Briey.v(8581): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8581 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_81_ Briey.v(8630) " "Verilog HDL warning at Briey.v(8630): object _zz_81_ used but never assigned" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8630 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_82_ Briey.v(8638) " "Verilog HDL warning at Briey.v(8638): object _zz_82_ used but never assigned" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8638 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_base Briey.v(8747) " "Verilog HDL or VHDL warning at Briey.v(8747): object \"CsrPlugin_misa_base\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8747 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_extensions Briey.v(8748) " "Verilog HDL or VHDL warning at Briey.v(8748): object \"CsrPlugin_misa_extensions\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi Briey.v(8787) " "Verilog HDL or VHDL warning at Briey.v(8787): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8787 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode Briey.v(8797) " "Verilog HDL or VHDL warning at Briey.v(8797): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_wfiWake Briey.v(8799) " "Verilog HDL or VHDL warning at Briey.v(8799): object \"execute_CsrPlugin_wfiWake\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8799 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess Briey.v(8801) " "Verilog HDL or VHDL warning at Briey.v(8801): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8801 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction Briey.v(8802) " "Verilog HDL or VHDL warning at Briey.v(8802): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8802 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable Briey.v(8807) " "Verilog HDL or VHDL warning at Briey.v(8807): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8807 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DebugPlugin_secondCycle Briey.v(8812) " "Verilog HDL or VHDL warning at Briey.v(8812): object \"DebugPlugin_secondCycle\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8812 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string Briey.v(8898) " "Verilog HDL or VHDL warning at Briey.v(8898): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8898 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_1__string Briey.v(8899) " "Verilog HDL or VHDL warning at Briey.v(8899): object \"_zz_1__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8899 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_2__string Briey.v(8900) " "Verilog HDL or VHDL warning at Briey.v(8900): object \"_zz_2__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8900 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_3__string Briey.v(8901) " "Verilog HDL or VHDL warning at Briey.v(8901): object \"_zz_3__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8901 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_4__string Briey.v(8902) " "Verilog HDL or VHDL warning at Briey.v(8902): object \"_zz_4__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8902 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_5__string Briey.v(8903) " "Verilog HDL or VHDL warning at Briey.v(8903): object \"_zz_5__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8903 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_6__string Briey.v(8904) " "Verilog HDL or VHDL warning at Briey.v(8904): object \"_zz_6__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8904 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_7__string Briey.v(8905) " "Verilog HDL or VHDL warning at Briey.v(8905): object \"_zz_7__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8905 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string Briey.v(8906) " "Verilog HDL or VHDL warning at Briey.v(8906): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8906 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_8__string Briey.v(8907) " "Verilog HDL or VHDL warning at Briey.v(8907): object \"_zz_8__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8907 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_9__string Briey.v(8908) " "Verilog HDL or VHDL warning at Briey.v(8908): object \"_zz_9__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_10__string Briey.v(8909) " "Verilog HDL or VHDL warning at Briey.v(8909): object \"_zz_10__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8909 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string Briey.v(8910) " "Verilog HDL or VHDL warning at Briey.v(8910): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8910 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_11__string Briey.v(8911) " "Verilog HDL or VHDL warning at Briey.v(8911): object \"_zz_11__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8911 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_12__string Briey.v(8912) " "Verilog HDL or VHDL warning at Briey.v(8912): object \"_zz_12__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8912 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_13__string Briey.v(8913) " "Verilog HDL or VHDL warning at Briey.v(8913): object \"_zz_13__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8913 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_14__string Briey.v(8914) " "Verilog HDL or VHDL warning at Briey.v(8914): object \"_zz_14__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8914 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_15__string Briey.v(8915) " "Verilog HDL or VHDL warning at Briey.v(8915): object \"_zz_15__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8915 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string Briey.v(8916) " "Verilog HDL or VHDL warning at Briey.v(8916): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8916 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_16__string Briey.v(8917) " "Verilog HDL or VHDL warning at Briey.v(8917): object \"_zz_16__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8917 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_17__string Briey.v(8918) " "Verilog HDL or VHDL warning at Briey.v(8918): object \"_zz_17__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8918 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_18__string Briey.v(8919) " "Verilog HDL or VHDL warning at Briey.v(8919): object \"_zz_18__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8919 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string Briey.v(8920) " "Verilog HDL or VHDL warning at Briey.v(8920): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8920 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_19__string Briey.v(8921) " "Verilog HDL or VHDL warning at Briey.v(8921): object \"_zz_19__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8921 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_20__string Briey.v(8922) " "Verilog HDL or VHDL warning at Briey.v(8922): object \"_zz_20__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8922 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_21__string Briey.v(8923) " "Verilog HDL or VHDL warning at Briey.v(8923): object \"_zz_21__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8923 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_22__string Briey.v(8924) " "Verilog HDL or VHDL warning at Briey.v(8924): object \"_zz_22__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8924 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_23__string Briey.v(8925) " "Verilog HDL or VHDL warning at Briey.v(8925): object \"_zz_23__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8925 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string Briey.v(8926) " "Verilog HDL or VHDL warning at Briey.v(8926): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8926 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_24__string Briey.v(8927) " "Verilog HDL or VHDL warning at Briey.v(8927): object \"_zz_24__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8927 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_25__string Briey.v(8928) " "Verilog HDL or VHDL warning at Briey.v(8928): object \"_zz_25__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8928 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_26__string Briey.v(8929) " "Verilog HDL or VHDL warning at Briey.v(8929): object \"_zz_26__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8929 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string Briey.v(8930) " "Verilog HDL or VHDL warning at Briey.v(8930): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_27__string Briey.v(8931) " "Verilog HDL or VHDL warning at Briey.v(8931): object \"_zz_27__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8931 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string Briey.v(8932) " "Verilog HDL or VHDL warning at Briey.v(8932): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8932 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_28__string Briey.v(8933) " "Verilog HDL or VHDL warning at Briey.v(8933): object \"_zz_28__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8933 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string Briey.v(8934) " "Verilog HDL or VHDL warning at Briey.v(8934): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8934 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_29__string Briey.v(8935) " "Verilog HDL or VHDL warning at Briey.v(8935): object \"_zz_29__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8935 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string Briey.v(8936) " "Verilog HDL or VHDL warning at Briey.v(8936): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8936 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_30__string Briey.v(8937) " "Verilog HDL or VHDL warning at Briey.v(8937): object \"_zz_30__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8937 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string Briey.v(8938) " "Verilog HDL or VHDL warning at Briey.v(8938): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8938 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_33__string Briey.v(8939) " "Verilog HDL or VHDL warning at Briey.v(8939): object \"_zz_33__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8939 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string Briey.v(8940) " "Verilog HDL or VHDL warning at Briey.v(8940): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8940 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_34__string Briey.v(8941) " "Verilog HDL or VHDL warning at Briey.v(8941): object \"_zz_34__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8941 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086255 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC2_CTRL_string Briey.v(8942) " "Verilog HDL or VHDL warning at Briey.v(8942): object \"execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8942 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_36__string Briey.v(8943) " "Verilog HDL or VHDL warning at Briey.v(8943): object \"_zz_36__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8943 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC1_CTRL_string Briey.v(8944) " "Verilog HDL or VHDL warning at Briey.v(8944): object \"execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8944 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_37__string Briey.v(8945) " "Verilog HDL or VHDL warning at Briey.v(8945): object \"_zz_37__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8945 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string Briey.v(8946) " "Verilog HDL or VHDL warning at Briey.v(8946): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8946 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_38__string Briey.v(8947) " "Verilog HDL or VHDL warning at Briey.v(8947): object \"_zz_38__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8947 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string Briey.v(8948) " "Verilog HDL or VHDL warning at Briey.v(8948): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8948 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_39__string Briey.v(8949) " "Verilog HDL or VHDL warning at Briey.v(8949): object \"_zz_39__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8949 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_43__string Briey.v(8950) " "Verilog HDL or VHDL warning at Briey.v(8950): object \"_zz_43__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8950 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_44__string Briey.v(8951) " "Verilog HDL or VHDL warning at Briey.v(8951): object \"_zz_44__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8951 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_45__string Briey.v(8952) " "Verilog HDL or VHDL warning at Briey.v(8952): object \"_zz_45__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8952 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_46__string Briey.v(8953) " "Verilog HDL or VHDL warning at Briey.v(8953): object \"_zz_46__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8953 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_47__string Briey.v(8954) " "Verilog HDL or VHDL warning at Briey.v(8954): object \"_zz_47__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8954 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_48__string Briey.v(8955) " "Verilog HDL or VHDL warning at Briey.v(8955): object \"_zz_48__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8955 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_49__string Briey.v(8956) " "Verilog HDL or VHDL warning at Briey.v(8956): object \"_zz_49__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8956 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string Briey.v(8957) " "Verilog HDL or VHDL warning at Briey.v(8957): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8957 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_52__string Briey.v(8958) " "Verilog HDL or VHDL warning at Briey.v(8958): object \"_zz_52__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8958 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_93__string Briey.v(8959) " "Verilog HDL or VHDL warning at Briey.v(8959): object \"_zz_93__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8959 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_94__string Briey.v(8960) " "Verilog HDL or VHDL warning at Briey.v(8960): object \"_zz_94__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8960 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_95__string Briey.v(8961) " "Verilog HDL or VHDL warning at Briey.v(8961): object \"_zz_95__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8961 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_96__string Briey.v(8962) " "Verilog HDL or VHDL warning at Briey.v(8962): object \"_zz_96__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8962 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_97__string Briey.v(8963) " "Verilog HDL or VHDL warning at Briey.v(8963): object \"_zz_97__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8963 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_98__string Briey.v(8964) " "Verilog HDL or VHDL warning at Briey.v(8964): object \"_zz_98__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8964 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_99__string Briey.v(8965) " "Verilog HDL or VHDL warning at Briey.v(8965): object \"_zz_99__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8965 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC2_CTRL_string Briey.v(8966) " "Verilog HDL or VHDL warning at Briey.v(8966): object \"decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8966 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string Briey.v(8967) " "Verilog HDL or VHDL warning at Briey.v(8967): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8967 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string Briey.v(8968) " "Verilog HDL or VHDL warning at Briey.v(8968): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8968 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string Briey.v(8969) " "Verilog HDL or VHDL warning at Briey.v(8969): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8969 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string Briey.v(8970) " "Verilog HDL or VHDL warning at Briey.v(8970): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8970 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC1_CTRL_string Briey.v(8971) " "Verilog HDL or VHDL warning at Briey.v(8971): object \"decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8971 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string Briey.v(8972) " "Verilog HDL or VHDL warning at Briey.v(8972): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8972 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string Briey.v(8973) " "Verilog HDL or VHDL warning at Briey.v(8973): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8973 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string Briey.v(8974) " "Verilog HDL or VHDL warning at Briey.v(8974): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8974 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string Briey.v(8975) " "Verilog HDL or VHDL warning at Briey.v(8975): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8975 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(11158) " "Verilog HDL Case Statement information at Briey.v(11158): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 11158 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(11172) " "Verilog HDL Case Statement information at Briey.v(11172): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 11172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(11350) " "Verilog HDL Case Statement information at Briey.v(11350): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 11350 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(11364) " "Verilog HDL Case Statement information at Briey.v(11364): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 11364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086256 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "src/Briey.v" "IBusCachedPlugin_cache" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 9348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear Briey.v(3266) " "Verilog HDL or VHDL warning at Briey.v(3266): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086258 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow Briey.v(3268) " "Verilog HDL or VHDL warning at Briey.v(3268): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086258 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess Briey.v(3289) " "Verilog HDL or VHDL warning at Briey.v(3289): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086258 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead Briey.v(3290) " "Verilog HDL or VHDL warning at Briey.v(3290): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086258 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite Briey.v(3291) " "Verilog HDL or VHDL warning at Briey.v(3291): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086258 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_ " "Elaborating entity \"DataCache\" for hierarchy \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\"" {  } { { "src/Briey.v" "dataCache_1_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086259 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu Briey.v(3556) " "Verilog HDL or VHDL warning at Briey.v(3556): object \"haltCpu\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3556 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid Briey.v(3565) " "Verilog HDL or VHDL warning at Briey.v(3565): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3565 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way Briey.v(3566) " "Verilog HDL or VHDL warning at Briey.v(3566): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3566 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address Briey.v(3567) " "Verilog HDL or VHDL warning at Briey.v(3567): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid Briey.v(3568) " "Verilog HDL or VHDL warning at Briey.v(3568): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error Briey.v(3569) " "Verilog HDL or VHDL warning at Briey.v(3569): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address Briey.v(3570) " "Verilog HDL or VHDL warning at Briey.v(3570): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute Briey.v(3604) " "Verilog HDL or VHDL warning at Briey.v(3604): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3604 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid Briey.v(3607) " "Verilog HDL or VHDL warning at Briey.v(3607): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address Briey.v(3609) " "Verilog HDL or VHDL warning at Briey.v(3609): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3609 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Briey.v(4157) " "Verilog HDL warning at Briey.v(4157): ignoring unsupported system task" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4157 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1604162086261 "|A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork_3_ Briey:briey_inst\|StreamFork_3_:streamFork_4_ " "Elaborating entity \"StreamFork_3_\" for hierarchy \"Briey:briey_inst\|StreamFork_3_:streamFork_4_\"" {  } { { "src/Briey.v" "streamFork_4_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_12_ Briey:briey_inst\|BufferCC_12_:io_coreInterrupt_buffercc " "Elaborating entity \"BufferCC_12_\" for hierarchy \"Briey:briey_inst\|BufferCC_12_:io_coreInterrupt_buffercc\"" {  } { { "src/Briey.v" "io_coreInterrupt_buffercc" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JtagBridge Briey:briey_inst\|JtagBridge:jtagBridge_1_ " "Elaborating entity \"JtagBridge\" for hierarchy \"Briey:briey_inst\|JtagBridge:jtagBridge_1_\"" {  } { { "src/Briey.v" "jtagBridge_1_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_tap_fsm_stateNext_string Briey.v(12798) " "Verilog HDL or VHDL warning at Briey.v(12798): object \"jtag_tap_fsm_stateNext_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12798 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086264 "|A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_tap_fsm_state_string Briey.v(12799) " "Verilog HDL or VHDL warning at Briey.v(12799): object \"jtag_tap_fsm_state_string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12799 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086264 "|A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_1__string Briey.v(12800) " "Verilog HDL or VHDL warning at Briey.v(12800): object \"_zz_1__string\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12800 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086264 "|A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(12895) " "Verilog HDL Case Statement information at Briey.v(12895): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12895 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086264 "|A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(12950) " "Verilog HDL Case Statement information at Briey.v(12950): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12950 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086264 "|A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Briey.v(13010) " "Verilog HDL assignment warning at Briey.v(13010): truncated value with size 5 to match size of target (4)" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604162086264 "|A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Briey.v(13005) " "Verilog HDL Case Statement information at Briey.v(13005): all case item expressions in this case statement are onehot" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13005 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604162086264 "|A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Briey.v(13020) " "Verilog HDL assignment warning at Briey.v(13020): truncated value with size 33 to match size of target (32)" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604162086264 "|A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 34 Briey.v(13032) " "Verilog HDL assignment warning at Briey.v(13032): truncated value with size 35 to match size of target (34)" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604162086264 "|A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlowCCByToggle Briey:briey_inst\|JtagBridge:jtagBridge_1_\|FlowCCByToggle:flowCCByToggle_1_ " "Elaborating entity \"FlowCCByToggle\" for hierarchy \"Briey:briey_inst\|JtagBridge:jtagBridge_1_\|FlowCCByToggle:flowCCByToggle_1_\"" {  } { { "src/Briey.v" "flowCCByToggle_1_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC_5_ Briey:briey_inst\|JtagBridge:jtagBridge_1_\|FlowCCByToggle:flowCCByToggle_1_\|BufferCC_5_:inputArea_target_buffercc " "Elaborating entity \"BufferCC_5_\" for hierarchy \"Briey:briey_inst\|JtagBridge:jtagBridge_1_\|FlowCCByToggle:flowCCByToggle_1_\|BufferCC_5_:inputArea_target_buffercc\"" {  } { { "src/Briey.v" "inputArea_target_buffercc" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemDebugger Briey:briey_inst\|SystemDebugger:systemDebugger_1_ " "Elaborating entity \"SystemDebugger\" for hierarchy \"Briey:briey_inst\|SystemDebugger:systemDebugger_1_\"" {  } { { "src/Briey.v" "systemDebugger_1_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Briey.v(13116) " "Verilog HDL assignment warning at Briey.v(13116): truncated value with size 9 to match size of target (8)" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604162086267 "|A_ESTF|Briey:briey_inst|SystemDebugger:systemDebugger_1_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 67 Briey.v(13118) " "Verilog HDL assignment warning at Briey.v(13118): truncated value with size 68 to match size of target (67)" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604162086267 "|A_ESTF|Briey:briey_inst|SystemDebugger:systemDebugger_1_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyDecoder Briey:briey_inst\|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_ " "Elaborating entity \"Axi4ReadOnlyDecoder\" for hierarchy \"Briey:briey_inst\|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_\"" {  } { { "src/Briey.v" "axi4ReadOnlyDecoder_2_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingCmdCounter_willOverflow Briey.v(13177) " "Verilog HDL or VHDL warning at Briey.v(13177): object \"pendingCmdCounter_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086268 "|A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readRspIndex Briey.v(13185) " "Verilog HDL or VHDL warning at Briey.v(13185): object \"readRspIndex\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086268 "|A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyErrorSlave Briey:briey_inst\|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_\|Axi4ReadOnlyErrorSlave:errorSlave " "Elaborating entity \"Axi4ReadOnlyErrorSlave\" for hierarchy \"Briey:briey_inst\|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_\|Axi4ReadOnlyErrorSlave:errorSlave\"" {  } { { "src/Briey.v" "errorSlave" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086268 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_axi_r_payload_data Briey.v(4281) " "Output port \"io_axi_r_payload_data\" at Briey.v(4281) has no driver" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604162086268 "|A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_|Axi4ReadOnlyErrorSlave:errorSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedDecoder Briey:briey_inst\|Axi4SharedDecoder:axi4SharedDecoder_1_ " "Elaborating entity \"Axi4SharedDecoder\" for hierarchy \"Briey:briey_inst\|Axi4SharedDecoder:axi4SharedDecoder_1_\"" {  } { { "src/Briey.v" "axi4SharedDecoder_1_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingDataCounter_willOverflow Briey.v(13409) " "Verilog HDL or VHDL warning at Briey.v(13409): object \"pendingDataCounter_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086270 "|A_ESTF|Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedErrorSlave Briey:briey_inst\|Axi4SharedDecoder:axi4SharedDecoder_1_\|Axi4SharedErrorSlave:errorSlave " "Elaborating entity \"Axi4SharedErrorSlave\" for hierarchy \"Briey:briey_inst\|Axi4SharedDecoder:axi4SharedDecoder_1_\|Axi4SharedErrorSlave:errorSlave\"" {  } { { "src/Briey.v" "errorSlave" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086270 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_axi_r_payload_data Briey.v(4348) " "Output port \"io_axi_r_payload_data\" at Briey.v(4348) has no driver" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604162086271 "|A_ESTF|Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|Axi4SharedErrorSlave:errorSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyDecoder_1_ Briey:briey_inst\|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder " "Elaborating entity \"Axi4ReadOnlyDecoder_1_\" for hierarchy \"Briey:briey_inst\|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder\"" {  } { { "src/Briey.v" "axi_vgaCtrl_io_axi_decoder" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086271 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingCmdCounter_willOverflow Briey.v(13685) " "Verilog HDL or VHDL warning at Briey.v(13685): object \"pendingCmdCounter_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13685 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086272 "|A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyErrorSlave_1_ Briey:briey_inst\|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder\|Axi4ReadOnlyErrorSlave_1_:errorSlave " "Elaborating entity \"Axi4ReadOnlyErrorSlave_1_\" for hierarchy \"Briey:briey_inst\|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder\|Axi4ReadOnlyErrorSlave_1_:errorSlave\"" {  } { { "src/Briey.v" "errorSlave" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086272 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_axi_r_payload_data Briey.v(4421) " "Output port \"io_axi_r_payload_data\" at Briey.v(4421) has no driver" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4421 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604162086273 "|A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|Axi4ReadOnlyErrorSlave_1_:errorSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter Briey:briey_inst\|Axi4SharedArbiter:axi_ram_io_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter\" for hierarchy \"Briey:briey_inst\|Axi4SharedArbiter:axi_ram_io_axi_arbiter\"" {  } { { "src/Briey.v" "axi_ram_io_axi_arbiter" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 16019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086273 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_addr Briey.v(13902) " "Verilog HDL or VHDL warning at Briey.v(13902): object \"streamFork_4__io_outputs_1_thrown_payload_addr\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13902 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086274 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_id Briey.v(13903) " "Verilog HDL or VHDL warning at Briey.v(13903): object \"streamFork_4__io_outputs_1_thrown_payload_id\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13903 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086274 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_len Briey.v(13904) " "Verilog HDL or VHDL warning at Briey.v(13904): object \"streamFork_4__io_outputs_1_thrown_payload_len\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13904 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086274 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_size Briey.v(13905) " "Verilog HDL or VHDL warning at Briey.v(13905): object \"streamFork_4__io_outputs_1_thrown_payload_size\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13905 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086274 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_burst Briey.v(13906) " "Verilog HDL or VHDL warning at Briey.v(13906): object \"streamFork_4__io_outputs_1_thrown_payload_burst\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13906 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086274 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_write Briey.v(13907) " "Verilog HDL or VHDL warning at Briey.v(13907): object \"streamFork_4__io_outputs_1_thrown_payload_write\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13907 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086274 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready Briey.v(13911) " "Verilog HDL or VHDL warning at Briey.v(13911): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13911 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086274 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter Briey:briey_inst\|Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamArbiter:cmdArbiter " "Elaborating entity \"StreamArbiter\" for hierarchy \"Briey:briey_inst\|Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamArbiter:cmdArbiter\"" {  } { { "src/Briey.v" "cmdArbiter" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork Briey:briey_inst\|Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamFork:streamFork_4_ " "Elaborating entity \"StreamFork\" for hierarchy \"Briey:briey_inst\|Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamFork:streamFork_4_\"" {  } { { "src/Briey.v" "streamFork_4_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifoLowLatency_1_ Briey:briey_inst\|Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo " "Elaborating entity \"StreamFifoLowLatency_1_\" for hierarchy \"Briey:briey_inst\|Axi4SharedArbiter:axi_ram_io_axi_arbiter\|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo\"" {  } { { "src/Briey.v" "streamFork_4__io_outputs_1_thrown_translated_fifo" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pushPtr_willOverflow Briey.v(4657) " "Verilog HDL or VHDL warning at Briey.v(4657): object \"pushPtr_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4657 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086276 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "popPtr_willOverflow Briey.v(4663) " "Verilog HDL or VHDL warning at Briey.v(4663): object \"popPtr_willOverflow\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4663 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086276 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter_1_ Briey:briey_inst\|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter_1_\" for hierarchy \"Briey:briey_inst\|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter\"" {  } { { "src/Briey.v" "axi_sdramCtrl_io_axi_arbiter" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 16095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_addr Briey.v(14228) " "Verilog HDL or VHDL warning at Briey.v(14228): object \"streamFork_4__io_outputs_1_thrown_payload_addr\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086278 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_id Briey.v(14229) " "Verilog HDL or VHDL warning at Briey.v(14229): object \"streamFork_4__io_outputs_1_thrown_payload_id\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086278 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_len Briey.v(14230) " "Verilog HDL or VHDL warning at Briey.v(14230): object \"streamFork_4__io_outputs_1_thrown_payload_len\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086278 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_size Briey.v(14231) " "Verilog HDL or VHDL warning at Briey.v(14231): object \"streamFork_4__io_outputs_1_thrown_payload_size\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086278 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_burst Briey.v(14232) " "Verilog HDL or VHDL warning at Briey.v(14232): object \"streamFork_4__io_outputs_1_thrown_payload_burst\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086278 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_write Briey.v(14233) " "Verilog HDL or VHDL warning at Briey.v(14233): object \"streamFork_4__io_outputs_1_thrown_payload_write\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086278 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready Briey.v(14237) " "Verilog HDL or VHDL warning at Briey.v(14237): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086278 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter_1_ Briey:briey_inst\|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter\|StreamArbiter_1_:cmdArbiter " "Elaborating entity \"StreamArbiter_1_\" for hierarchy \"Briey:briey_inst\|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter\|StreamArbiter_1_:cmdArbiter\"" {  } { { "src/Briey.v" "cmdArbiter" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork_1_ Briey:briey_inst\|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter\|StreamFork_1_:streamFork_4_ " "Elaborating entity \"StreamFork_1_\" for hierarchy \"Briey:briey_inst\|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter\|StreamFork_1_:streamFork_4_\"" {  } { { "src/Briey.v" "streamFork_4_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter_2_ Briey:briey_inst\|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter_2_\" for hierarchy \"Briey:briey_inst\|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter\"" {  } { { "src/Briey.v" "axi_apbBridge_io_axi_arbiter" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 16145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_addr Briey.v(14531) " "Verilog HDL or VHDL warning at Briey.v(14531): object \"streamFork_4__io_outputs_1_thrown_payload_addr\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14531 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086281 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_id Briey.v(14532) " "Verilog HDL or VHDL warning at Briey.v(14532): object \"streamFork_4__io_outputs_1_thrown_payload_id\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14532 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086281 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_len Briey.v(14533) " "Verilog HDL or VHDL warning at Briey.v(14533): object \"streamFork_4__io_outputs_1_thrown_payload_len\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14533 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086281 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_size Briey.v(14534) " "Verilog HDL or VHDL warning at Briey.v(14534): object \"streamFork_4__io_outputs_1_thrown_payload_size\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086281 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_burst Briey.v(14535) " "Verilog HDL or VHDL warning at Briey.v(14535): object \"streamFork_4__io_outputs_1_thrown_payload_burst\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086281 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_4__io_outputs_1_thrown_payload_write Briey.v(14536) " "Verilog HDL or VHDL warning at Briey.v(14536): object \"streamFork_4__io_outputs_1_thrown_payload_write\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14536 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086281 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready Briey.v(14540) " "Verilog HDL or VHDL warning at Briey.v(14540): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14540 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604162086281 "|A_ESTF|Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter_2_ Briey:briey_inst\|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter\|StreamArbiter_2_:cmdArbiter " "Elaborating entity \"StreamArbiter_2_\" for hierarchy \"Briey:briey_inst\|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter\|StreamArbiter_2_:cmdArbiter\"" {  } { { "src/Briey.v" "cmdArbiter" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork_2_ Briey:briey_inst\|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter\|StreamFork_2_:streamFork_4_ " "Elaborating entity \"StreamFork_2_\" for hierarchy \"Briey:briey_inst\|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter\|StreamFork_2_:streamFork_4_\"" {  } { { "src/Briey.v" "streamFork_4_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 14596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Decoder Briey:briey_inst\|Apb3Decoder:io_apb_decoder " "Elaborating entity \"Apb3Decoder\" for hierarchy \"Briey:briey_inst\|Apb3Decoder:io_apb_decoder\"" {  } { { "src/Briey.v" "io_apb_decoder" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 16163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Router Briey:briey_inst\|Apb3Router:apb3Router_1_ " "Elaborating entity \"Apb3Router\" for hierarchy \"Briey:briey_inst\|Apb3Router:apb3Router_1_\"" {  } { { "src/Briey.v" "apb3Router_1_" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 16215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162086284 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087917 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_tags_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_tags_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087918 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|ways_0_datas_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|ways_0_datas_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087918 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol0_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087918 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol1_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087918 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol2_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087918 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol3_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087918 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|ram_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087919 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol3_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087919 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol2_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087919 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol1_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087919 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol0_rtl_0 " "Inferred dual-clock RAM node \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1604162087919 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Briey:briey_inst\|Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl\|StreamFifoLowLatency:chip_backupIn_fifo\|ram " "RAM logic \"Briey:briey_inst\|Axi4SharedSdramCtrl:axi_sdramCtrl\|SdramCtrl:ctrl\|StreamFifoLowLatency:chip_backupIn_fifo\|ram\" is uninferred due to inappropriate RAM size" {  } { { "src/Briey.v" "ram" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 220 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1604162087920 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1604162087920 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|logic_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|logic_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|ways_0_datas_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|ways_0_datas_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/A_ESTF.ram0_Axi4SharedOnChipRam_b806f7b6.hdl.mif " "Parameter INIT_FILE set to db/A_ESTF.ram0_Axi4SharedOnChipRam_b806f7b6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/A_ESTF.ram1_Axi4SharedOnChipRam_b806f7b6.hdl.mif " "Parameter INIT_FILE set to db/A_ESTF.ram1_Axi4SharedOnChipRam_b806f7b6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/A_ESTF.ram2_Axi4SharedOnChipRam_b806f7b6.hdl.mif " "Parameter INIT_FILE set to db/A_ESTF.ram2_Axi4SharedOnChipRam_b806f7b6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|ram_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/A_ESTF.ram3_Axi4SharedOnChipRam_b806f7b6.hdl.mif " "Parameter INIT_FILE set to db/A_ESTF.ram3_Axi4SharedOnChipRam_b806f7b6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|RegFilePlugin_regFile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|RegFilePlugin_regFile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy\|logic_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy\|logic_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604162089320 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604162089320 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|Mult3\"" {  } { { "src/Briey.v" "Mult3" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162089323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|Mult1\"" {  } { { "src/Briey.v" "Mult1" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10086 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162089323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|Mult0\"" {  } { { "src/Briey.v" "Mult0" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10070 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162089323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|Mult2\"" {  } { { "src/Briey.v" "Mult2" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162089323 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604162089323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0 " "Instantiated megafunction \"Briey:briey_inst\|Apb3UartCtrl:axi_uartCtrl\|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy\|altsyncram:logic_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089343 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpg1 " "Found entity 1: altsyncram_mpg1" {  } { { "db/altsyncram_mpg1.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/altsyncram_mpg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089375 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isd1 " "Found entity 1: altsyncram_isd1" {  } { { "db/altsyncram_isd1.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/altsyncram_isd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0 " "Instantiated megafunction \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089413 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02e1 " "Found entity 1: altsyncram_02e1" {  } { { "db/altsyncram_02e1.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/altsyncram_02e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol0_rtl_0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol0_rtl_0 " "Instantiated megafunction \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/A_ESTF.ram0_Axi4SharedOnChipRam_b806f7b6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/A_ESTF.ram0_Axi4SharedOnChipRam_b806f7b6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089449 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glj1 " "Found entity 1: altsyncram_glj1" {  } { { "db/altsyncram_glj1.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/altsyncram_glj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol1_rtl_0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol1_rtl_0 " "Instantiated megafunction \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/A_ESTF.ram1_Axi4SharedOnChipRam_b806f7b6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/A_ESTF.ram1_Axi4SharedOnChipRam_b806f7b6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089483 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlj1 " "Found entity 1: altsyncram_hlj1" {  } { { "db/altsyncram_hlj1.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/altsyncram_hlj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol2_rtl_0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol2_rtl_0 " "Instantiated megafunction \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/A_ESTF.ram2_Axi4SharedOnChipRam_b806f7b6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/A_ESTF.ram2_Axi4SharedOnChipRam_b806f7b6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089517 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ilj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ilj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ilj1 " "Found entity 1: altsyncram_ilj1" {  } { { "db/altsyncram_ilj1.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/altsyncram_ilj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol3_rtl_0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol3_rtl_0 " "Instantiated megafunction \"Briey:briey_inst\|Axi4SharedOnChipRam:axi_ram\|altsyncram:ram_symbol3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/A_ESTF.ram3_Axi4SharedOnChipRam_b806f7b6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/A_ESTF.ram3_Axi4SharedOnChipRam_b806f7b6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089551 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jlj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jlj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jlj1 " "Found entity 1: altsyncram_jlj1" {  } { { "db/altsyncram_jlj1.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/altsyncram_jlj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089584 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/altsyncram_esg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Briey:briey_inst\|Axi4VgaCtrl:axi_vgaCtrl\|VideoDma:dma\|StreamFifoCC:rspArea_fifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089623 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvc1 " "Found entity 1: altsyncram_qvc1" {  } { { "db/altsyncram_qvc1.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/altsyncram_qvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol3_rtl_0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol3_rtl_0 " "Instantiated megafunction \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089655 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vd1 " "Found entity 1: altsyncram_6vd1" {  } { { "db/altsyncram_6vd1.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/altsyncram_6vd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult3\"" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult3 " "Instantiated megafunction \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089705 ""}  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult1\"" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10086 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult1 " "Instantiated megafunction \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089733 ""}  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10086 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "/home/romu4/Source/soc/A-ESTF/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604162089759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162089759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult0\"" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10070 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult0 " "Instantiated megafunction \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089762 ""}  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10070 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult2\"" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162089765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult2 " "Instantiated megafunction \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604162089765 ""}  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 10100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604162089765 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604162090062 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[8\]\" and its non-tri-state driver." {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1604162090121 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1604162090121 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[2\] " "bidirectional pin \"GPIO_0_D\[2\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[4\] " "bidirectional pin \"GPIO_0_D\[4\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[6\] " "bidirectional pin \"GPIO_0_D\[6\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[12\] " "bidirectional pin \"GPIO_0_D\[12\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[14\] " "bidirectional pin \"GPIO_0_D\[14\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "bidirectional pin \"GPIO_0_D\[16\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[17\] " "bidirectional pin \"GPIO_0_D\[17\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "bidirectional pin \"GPIO_0_D\[18\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[19\] " "bidirectional pin \"GPIO_0_D\[19\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "bidirectional pin \"GPIO_0_D\[20\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[21\] " "bidirectional pin \"GPIO_0_D\[21\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "bidirectional pin \"GPIO_0_D\[22\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[23\] " "bidirectional pin \"GPIO_0_D\[23\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "bidirectional pin \"GPIO_0_D\[24\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "bidirectional pin \"GPIO_0_D\[25\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "bidirectional pin \"GPIO_0_D\[26\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "bidirectional pin \"GPIO_0_D\[27\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "bidirectional pin \"GPIO_0_D\[28\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "bidirectional pin \"GPIO_0_D\[29\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "bidirectional pin \"GPIO_0_D\[30\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "bidirectional pin \"GPIO_0_D\[31\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "bidirectional pin \"GPIO_0_D\[32\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "bidirectional pin \"GPIO_0_D\[33\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[0\] " "bidirectional pin \"GPIO_1_D\[0\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[1\] " "bidirectional pin \"GPIO_1_D\[1\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[2\] " "bidirectional pin \"GPIO_1_D\[2\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[3\] " "bidirectional pin \"GPIO_1_D\[3\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[4\] " "bidirectional pin \"GPIO_1_D\[4\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[5\] " "bidirectional pin \"GPIO_1_D\[5\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[6\] " "bidirectional pin \"GPIO_1_D\[6\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[7\] " "bidirectional pin \"GPIO_1_D\[7\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[8\] " "bidirectional pin \"GPIO_1_D\[8\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[9\] " "bidirectional pin \"GPIO_1_D\[9\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[10\] " "bidirectional pin \"GPIO_1_D\[10\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[11\] " "bidirectional pin \"GPIO_1_D\[11\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[12\] " "bidirectional pin \"GPIO_1_D\[12\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[13\] " "bidirectional pin \"GPIO_1_D\[13\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[14\] " "bidirectional pin \"GPIO_1_D\[14\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[15\] " "bidirectional pin \"GPIO_1_D\[15\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[16\] " "bidirectional pin \"GPIO_1_D\[16\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[17\] " "bidirectional pin \"GPIO_1_D\[17\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[18\] " "bidirectional pin \"GPIO_1_D\[18\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[19\] " "bidirectional pin \"GPIO_1_D\[19\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[20\] " "bidirectional pin \"GPIO_1_D\[20\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[21\] " "bidirectional pin \"GPIO_1_D\[21\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[22\] " "bidirectional pin \"GPIO_1_D\[22\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[23\] " "bidirectional pin \"GPIO_1_D\[23\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[24\] " "bidirectional pin \"GPIO_1_D\[24\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[25\] " "bidirectional pin \"GPIO_1_D\[25\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[26\] " "bidirectional pin \"GPIO_1_D\[26\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[27\] " "bidirectional pin \"GPIO_1_D\[27\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[28\] " "bidirectional pin \"GPIO_1_D\[28\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[29\] " "bidirectional pin \"GPIO_1_D\[29\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[30\] " "bidirectional pin \"GPIO_1_D\[30\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[31\] " "bidirectional pin \"GPIO_1_D\[31\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[32\] " "bidirectional pin \"GPIO_1_D\[32\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[33\] " "bidirectional pin \"GPIO_1_D\[33\]\" has no driver" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1604162090121 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1604162090121 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[0\] VCC pin " "The pin \"GPIO_0_D\[0\]\" is fed by VCC" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1604162090122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[1\] GND pin " "The pin \"GPIO_0_D\[1\]\" is fed by GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1604162090122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[3\] GND pin " "The pin \"GPIO_0_D\[3\]\" is fed by GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1604162090122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[5\] GND pin " "The pin \"GPIO_0_D\[5\]\" is fed by GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1604162090122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[7\] GND pin " "The pin \"GPIO_0_D\[7\]\" is fed by GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1604162090122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[9\] GND pin " "The pin \"GPIO_0_D\[9\]\" is fed by GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1604162090122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[10\] GND pin " "The pin \"GPIO_0_D\[10\]\" is fed by GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1604162090122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[11\] GND pin " "The pin \"GPIO_0_D\[11\]\" is fed by GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1604162090122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[13\] GND pin " "The pin \"GPIO_0_D\[13\]\" is fed by GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1604162090122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[15\] GND pin " "The pin \"GPIO_0_D\[15\]\" is fed by GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1604162090122 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1604162090122 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 481 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5089 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12682 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5088 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15436 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12681 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4893 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4938 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4939 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4546 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4590 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 4591 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 13417 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 594 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 716 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 592 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 591 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 593 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3619 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2917 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 12066 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 3261 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 2982 -1 0 } } { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8667 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1604162090144 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1604162090144 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[0\]~synth " "Node \"GPIO_0_D\[0\]~synth\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162091955 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[8\]~synth " "Node \"GPIO_0_D\[8\]~synth\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162091955 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1604162091955 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BELL VCC " "Pin \"BELL\" is stuck at VCC" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604162091955 "|A_ESTF|BELL"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604162091955 "|A_ESTF|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604162091955 "|A_ESTF|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604162091955 "|A_ESTF|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604162091955 "|A_ESTF|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604162091955 "|A_ESTF|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604162091955 "|A_ESTF|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604162091955 "|A_ESTF|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604162091955 "|A_ESTF|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604162091955 "|A_ESTF|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604162091955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604162092145 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604162094763 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[0\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[0\]\"" {  } { { "src/Briey.v" "execute_RS2\[0\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[2\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[2\]\"" {  } { { "src/Briey.v" "execute_RS1\[2\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[2\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[2\]\"" {  } { { "src/Briey.v" "execute_RS2\[2\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[1\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[1\]\"" {  } { { "src/Briey.v" "execute_RS1\[1\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[1\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[1\]\"" {  } { { "src/Briey.v" "execute_RS2\[1\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[0\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[0\]\"" {  } { { "src/Briey.v" "execute_RS1\[0\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[31\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[31\]\"" {  } { { "src/Briey.v" "execute_RS1\[31\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[31\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[31\]\"" {  } { { "src/Briey.v" "execute_RS2\[31\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[30\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[30\]\"" {  } { { "src/Briey.v" "execute_RS1\[30\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[30\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[30\]\"" {  } { { "src/Briey.v" "execute_RS2\[30\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[29\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[29\]\"" {  } { { "src/Briey.v" "execute_RS1\[29\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[29\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[29\]\"" {  } { { "src/Briey.v" "execute_RS2\[29\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[28\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[28\]\"" {  } { { "src/Briey.v" "execute_RS1\[28\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[28\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[28\]\"" {  } { { "src/Briey.v" "execute_RS2\[28\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[27\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[27\]\"" {  } { { "src/Briey.v" "execute_RS1\[27\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[27\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[27\]\"" {  } { { "src/Briey.v" "execute_RS2\[27\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[26\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[26\]\"" {  } { { "src/Briey.v" "execute_RS1\[26\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[26\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[26\]\"" {  } { { "src/Briey.v" "execute_RS2\[26\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[25\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[25\]\"" {  } { { "src/Briey.v" "execute_RS1\[25\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[25\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[25\]\"" {  } { { "src/Briey.v" "execute_RS2\[25\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[24\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[24\]\"" {  } { { "src/Briey.v" "execute_RS1\[24\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[24\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[24\]\"" {  } { { "src/Briey.v" "execute_RS2\[24\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[23\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[23\]\"" {  } { { "src/Briey.v" "execute_RS1\[23\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[23\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[23\]\"" {  } { { "src/Briey.v" "execute_RS2\[23\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[22\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[22\]\"" {  } { { "src/Briey.v" "execute_RS1\[22\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[22\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[22\]\"" {  } { { "src/Briey.v" "execute_RS2\[22\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[21\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[21\]\"" {  } { { "src/Briey.v" "execute_RS1\[21\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[21\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[21\]\"" {  } { { "src/Briey.v" "execute_RS2\[21\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[20\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[20\]\"" {  } { { "src/Briey.v" "execute_RS1\[20\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[20\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[20\]\"" {  } { { "src/Briey.v" "execute_RS2\[20\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[19\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[19\]\"" {  } { { "src/Briey.v" "execute_RS1\[19\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[19\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[19\]\"" {  } { { "src/Briey.v" "execute_RS2\[19\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[18\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[18\]\"" {  } { { "src/Briey.v" "execute_RS1\[18\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[18\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[18\]\"" {  } { { "src/Briey.v" "execute_RS2\[18\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[17\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[17\]\"" {  } { { "src/Briey.v" "execute_RS1\[17\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[17\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[17\]\"" {  } { { "src/Briey.v" "execute_RS2\[17\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[16\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[16\]\"" {  } { { "src/Briey.v" "execute_RS1\[16\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[16\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[16\]\"" {  } { { "src/Briey.v" "execute_RS2\[16\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[15\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[15\]\"" {  } { { "src/Briey.v" "execute_RS1\[15\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[15\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[15\]\"" {  } { { "src/Briey.v" "execute_RS2\[15\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[14\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[14\]\"" {  } { { "src/Briey.v" "execute_RS1\[14\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[14\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[14\]\"" {  } { { "src/Briey.v" "execute_RS2\[14\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[13\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[13\]\"" {  } { { "src/Briey.v" "execute_RS1\[13\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[13\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[13\]\"" {  } { { "src/Briey.v" "execute_RS2\[13\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[12\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[12\]\"" {  } { { "src/Briey.v" "execute_RS1\[12\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[12\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[12\]\"" {  } { { "src/Briey.v" "execute_RS2\[12\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[11\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[11\]\"" {  } { { "src/Briey.v" "execute_RS1\[11\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[11\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[11\]\"" {  } { { "src/Briey.v" "execute_RS2\[11\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[10\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[10\]\"" {  } { { "src/Briey.v" "execute_RS1\[10\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[10\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[10\]\"" {  } { { "src/Briey.v" "execute_RS2\[10\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[9\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[9\]\"" {  } { { "src/Briey.v" "execute_RS1\[9\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[9\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[9\]\"" {  } { { "src/Briey.v" "execute_RS2\[9\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[8\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[8\]\"" {  } { { "src/Briey.v" "execute_RS1\[8\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[8\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[8\]\"" {  } { { "src/Briey.v" "execute_RS2\[8\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[7\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[7\]\"" {  } { { "src/Briey.v" "execute_RS1\[7\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[7\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[7\]\"" {  } { { "src/Briey.v" "execute_RS2\[7\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[6\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[6\]\"" {  } { { "src/Briey.v" "execute_RS1\[6\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[6\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[6\]\"" {  } { { "src/Briey.v" "execute_RS2\[6\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[5\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[5\]\"" {  } { { "src/Briey.v" "execute_RS1\[5\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[5\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[5\]\"" {  } { { "src/Briey.v" "execute_RS2\[5\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[4\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[4\]\"" {  } { { "src/Briey.v" "execute_RS1\[4\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[4\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[4\]\"" {  } { { "src/Briey.v" "execute_RS2\[4\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[3\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS1\[3\]\"" {  } { { "src/Briey.v" "execute_RS1\[3\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8373 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[3\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|execute_RS2\[3\]\"" {  } { { "src/Briey.v" "execute_RS2\[3\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""} { "Info" "ISCL_SCL_CELL_NAME" "Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"Briey:briey_inst\|VexRiscv:axi_core_cpu\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "src/Briey.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 8489 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162094790 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1604162094790 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/romu4/Source/soc/A-ESTF/output_files/A_ESTF.map.smsg " "Generated suppressed messages file /home/romu4/Source/soc/A-ESTF/output_files/A_ESTF.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162094953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604162095330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604162095330 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162095731 "|A_ESTF|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162095731 "|A_ESTF|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162095731 "|A_ESTF|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162095731 "|A_ESTF|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162095731 "|A_ESTF|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162095731 "|A_ESTF|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162095731 "|A_ESTF|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162095731 "|A_ESTF|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604162095731 "|A_ESTF|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604162095731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6779 " "Implemented 6779 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604162095731 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604162095731 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1604162095731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6394 " "Implemented 6394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604162095731 ""} { "Info" "ICUT_CUT_TM_RAMS" "221 " "Implemented 221 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604162095731 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1604162095731 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604162095731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604162095731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 363 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 363 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1152 " "Peak virtual memory: 1152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604162095763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 19:34:55 2020 " "Processing ended: Sat Oct 31 19:34:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604162095763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604162095763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604162095763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604162095763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604162096399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604162096404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 19:34:56 2020 " "Processing started: Sat Oct 31 19:34:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604162096404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604162096404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off A_ESTF -c A_ESTF " "Command: quartus_fit --read_settings_files=off --write_settings_files=off A_ESTF -c A_ESTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604162096404 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604162096432 ""}
{ "Info" "0" "" "Project  = A_ESTF" {  } {  } 0 0 "Project  = A_ESTF" 0 0 "Fitter" 0 0 1604162096433 ""}
{ "Info" "0" "" "Revision = A_ESTF" {  } {  } 0 0 "Revision = A_ESTF" 0 0 "Fitter" 0 0 1604162096433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604162096533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604162096533 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "A_ESTF EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"A_ESTF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604162096587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604162096607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604162096607 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1604162096635 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 36 2000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 36 degrees (2000 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1604162096635 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1604162096635 ""}  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1604162096635 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604162096760 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604162096871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604162096871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604162096871 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604162096871 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15822 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604162096880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15824 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604162096880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15826 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604162096880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15828 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604162096880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15830 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604162096880 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604162096880 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604162096882 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604162097206 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 155 " "No exact pin location assignment(s) for 101 pins of 155 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1604162097504 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "A_ESTF.sdc " "Synopsys Design Constraints File file not found: 'A_ESTF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604162098259 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604162098259 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604162098290 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1604162098332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604162098333 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604162098334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604162099123 ""}  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604162099123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604162099123 ""}  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604162099123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604162099123 ""}  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604162099123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_0_D\[6\]~input (placed in PIN G2 (DQS0L/CQ1L,DPCLK0)) " "Automatically promoted node GPIO_0_D\[6\]~input (placed in PIN G2 (DQS0L/CQ1L,DPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604162099123 ""}  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15799 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604162099123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Briey:briey_inst\|resetCtrl_axiReset  " "Automatically promoted node Briey:briey_inst\|resetCtrl_axiReset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604162099123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Briey:briey_inst\|BufferCC_10_:resetCtrl_axiReset_buffercc\|buffers_0 " "Destination node Briey:briey_inst\|BufferCC_10_:resetCtrl_axiReset_buffercc\|buffers_0" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5142 -1 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604162099123 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604162099123 ""}  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15276 -1 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604162099123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604162099814 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604162099822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604162099823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604162099835 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604162099854 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604162099871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604162100203 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "54 Block RAM " "Packed 54 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1604162100212 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "132 Embedded multiplier output " "Packed 132 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1604162100212 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604162100212 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 2.5V 13 7 80 " "Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 13 input, 7 output, 80 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1604162100262 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1604162100262 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1604162100262 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 6 8 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162100262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162100262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 21 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162100262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162100262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 17 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162100262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 6 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162100262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 20 4 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162100262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 19 5 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162100262 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1604162100262 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1604162100262 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll/pll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/pll/pll.v" 112 0 0 } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 82 0 0 } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 26 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1604162100347 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604162100694 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1604162100703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604162101496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604162102107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604162102151 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604162108552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604162108552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604162109509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604162112279 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604162112279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604162114582 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604162114582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604162114584 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.98 " "Total time spent on timing analysis during the Fitter is 2.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604162114809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604162114859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604162115327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604162115330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604162116031 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604162117123 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 138 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 141 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 147 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[12\] a permanently disabled " "Pin GPIO_0_D\[12\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[12] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[14\] a permanently disabled " "Pin GPIO_0_D\[14\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[14] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[16\] a permanently disabled " "Pin GPIO_0_D\[16\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[16] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[17\] a permanently disabled " "Pin GPIO_0_D\[17\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[17] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[18\] a permanently disabled " "Pin GPIO_0_D\[18\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[18] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[19\] a permanently disabled " "Pin GPIO_0_D\[19\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[19] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[20\] a permanently disabled " "Pin GPIO_0_D\[20\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[20] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[21\] a permanently disabled " "Pin GPIO_0_D\[21\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[21] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[22\] a permanently disabled " "Pin GPIO_0_D\[22\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[22] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[23\] a permanently disabled " "Pin GPIO_0_D\[23\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[23] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[24\] a permanently disabled " "Pin GPIO_0_D\[24\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[24] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[25\] a permanently disabled " "Pin GPIO_0_D\[25\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[25] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[26\] a permanently disabled " "Pin GPIO_0_D\[26\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[26] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[27\] a permanently disabled " "Pin GPIO_0_D\[27\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[27] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[28\] a permanently disabled " "Pin GPIO_0_D\[28\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[28] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[29\] a permanently disabled " "Pin GPIO_0_D\[29\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[29] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[30\] a permanently disabled " "Pin GPIO_0_D\[30\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[30] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[31\] a permanently disabled " "Pin GPIO_0_D\[31\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[31] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[32\] a permanently disabled " "Pin GPIO_0_D\[32\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[32] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[33\] a permanently disabled " "Pin GPIO_0_D\[33\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[33] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[0\] a permanently disabled " "Pin GPIO_1_D\[0\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[0] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[1\] a permanently disabled " "Pin GPIO_1_D\[1\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[1] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[2\] a permanently disabled " "Pin GPIO_1_D\[2\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[2] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[3\] a permanently disabled " "Pin GPIO_1_D\[3\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[3] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[4\] a permanently disabled " "Pin GPIO_1_D\[4\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[4] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[5\] a permanently disabled " "Pin GPIO_1_D\[5\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[5] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[6\] a permanently disabled " "Pin GPIO_1_D\[6\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[6] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[7\] a permanently disabled " "Pin GPIO_1_D\[7\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[7] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[8\] a permanently disabled " "Pin GPIO_1_D\[8\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[8] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[9\] a permanently disabled " "Pin GPIO_1_D\[9\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[9] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[10\] a permanently disabled " "Pin GPIO_1_D\[10\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[10] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[11\] a permanently disabled " "Pin GPIO_1_D\[11\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[11] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[12\] a permanently disabled " "Pin GPIO_1_D\[12\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[12] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[13\] a permanently disabled " "Pin GPIO_1_D\[13\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[13] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[14\] a permanently disabled " "Pin GPIO_1_D\[14\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[14] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[15\] a permanently disabled " "Pin GPIO_1_D\[15\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[15] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[16\] a permanently disabled " "Pin GPIO_1_D\[16\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[16] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[17\] a permanently disabled " "Pin GPIO_1_D\[17\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[17] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[18\] a permanently disabled " "Pin GPIO_1_D\[18\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[18] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[19\] a permanently disabled " "Pin GPIO_1_D\[19\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[19] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[20\] a permanently disabled " "Pin GPIO_1_D\[20\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[20] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[21\] a permanently disabled " "Pin GPIO_1_D\[21\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[21] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[22\] a permanently disabled " "Pin GPIO_1_D\[22\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[22] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[23\] a permanently disabled " "Pin GPIO_1_D\[23\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[23] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[24\] a permanently disabled " "Pin GPIO_1_D\[24\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[24] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[25\] a permanently disabled " "Pin GPIO_1_D\[25\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[25] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[26\] a permanently disabled " "Pin GPIO_1_D\[26\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[26] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[27\] a permanently disabled " "Pin GPIO_1_D\[27\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[27] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 215 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[28\] a permanently disabled " "Pin GPIO_1_D\[28\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[28] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 216 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[29\] a permanently disabled " "Pin GPIO_1_D\[29\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[29] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 217 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[30\] a permanently disabled " "Pin GPIO_1_D\[30\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[30] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[31\] a permanently disabled " "Pin GPIO_1_D\[31\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[31] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 219 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[32\] a permanently disabled " "Pin GPIO_1_D\[32\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[32] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[33\] a permanently disabled " "Pin GPIO_1_D\[33\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[33] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 221 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[0\] a permanently enabled " "Pin GPIO_0_D\[0\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[0] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[1\] a permanently enabled " "Pin GPIO_0_D\[1\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[1] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[2\] a permanently disabled " "Pin GPIO_0_D\[2\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[2] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[3\] a permanently enabled " "Pin GPIO_0_D\[3\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[3] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[4\] a permanently disabled " "Pin GPIO_0_D\[4\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[4] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[5\] a permanently enabled " "Pin GPIO_0_D\[5\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[5] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[6\] a permanently disabled " "Pin GPIO_0_D\[6\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[6] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[7\] a permanently enabled " "Pin GPIO_0_D\[7\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[7] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[8\] a permanently enabled " "Pin GPIO_0_D\[8\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[8] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[9\] a permanently enabled " "Pin GPIO_0_D\[9\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[9] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 161 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[10\] a permanently enabled " "Pin GPIO_0_D\[10\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[10] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[11\] a permanently enabled " "Pin GPIO_0_D\[11\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[11] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[13\] a permanently enabled " "Pin GPIO_0_D\[13\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[13] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[15\] a permanently enabled " "Pin GPIO_0_D\[15\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[15] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162117635 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1604162117635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/romu4/Source/soc/A-ESTF/output_files/A_ESTF.fit.smsg " "Generated suppressed messages file /home/romu4/Source/soc/A-ESTF/output_files/A_ESTF.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604162117997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1593 " "Peak virtual memory: 1593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604162118811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 19:35:18 2020 " "Processing ended: Sat Oct 31 19:35:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604162118811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604162118811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604162118811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604162118811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604162119442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604162119447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 19:35:19 2020 " "Processing started: Sat Oct 31 19:35:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604162119447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604162119447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off A_ESTF -c A_ESTF " "Command: quartus_asm --read_settings_files=off --write_settings_files=off A_ESTF -c A_ESTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604162119447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1604162119623 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604162120130 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604162120147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604162120236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 19:35:20 2020 " "Processing ended: Sat Oct 31 19:35:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604162120236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604162120236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604162120236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604162120236 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604162120353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604162120857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604162120862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 19:35:20 2020 " "Processing started: Sat Oct 31 19:35:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604162120862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162120862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta A_ESTF -c A_ESTF " "Command: quartus_sta A_ESTF -c A_ESTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162120862 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1604162120891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121035 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "A_ESTF.sdc " "Synopsys Design Constraints File file not found: 'A_ESTF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121381 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1604162121407 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1604162121407 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 36.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 36.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1604162121407 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1604162121407 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121407 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121407 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_0_D\[6\] GPIO_0_D\[6\] " "create_clock -period 1.000 -name GPIO_0_D\[6\] GPIO_0_D\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604162121409 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121409 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121431 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1604162121432 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604162121440 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1604162121494 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.409 " "Worst-case setup slack is -6.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.409            -306.293 GPIO_0_D\[6\]  " "   -6.409            -306.293 GPIO_0_D\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.483              -7.062 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.483              -7.062 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.782               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.782               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.453               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 GPIO_0_D\[6\]  " "    0.454               0.000 GPIO_0_D\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.532 " "Worst-case recovery slack is 15.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.532               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.532               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.100               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   16.100               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.191 " "Worst-case removal slack is 2.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.191               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.191               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.632               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.632               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444            -144.709 GPIO_0_D\[6\]  " "   -3.444            -144.709 GPIO_0_D\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.570               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.570               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.910               0.000 CLOCK_50  " "    9.910               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.698               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162121517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121517 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604162121600 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121600 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604162121603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162121627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122586 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1604162122622 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.060 " "Worst-case setup slack is -6.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.060            -286.141 GPIO_0_D\[6\]  " "   -6.060            -286.141 GPIO_0_D\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.040              -5.733 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.040              -5.733 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.032               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.032               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.379               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 GPIO_0_D\[6\]  " "    0.402               0.000 GPIO_0_D\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.402               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.892 " "Worst-case recovery slack is 15.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.892               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.892               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.309               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   16.309               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.969 " "Worst-case removal slack is 1.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.969               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.969               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.344               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.344               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444            -144.709 GPIO_0_D\[6\]  " "   -3.444            -144.709 GPIO_0_D\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.596               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.596               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.918               0.000 CLOCK_50  " "    9.918               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.699               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.699               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122646 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604162122750 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122750 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604162122755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122947 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1604162122963 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.682 " "Worst-case setup slack is -2.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.682             -92.717 GPIO_0_D\[6\]  " "   -2.682             -92.717 GPIO_0_D\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703              -1.996 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.703              -1.996 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.691               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   17.691               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.144               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 GPIO_0_D\[6\]  " "    0.187               0.000 GPIO_0_D\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.926 " "Worst-case recovery slack is 17.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.926               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.926               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.188               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   18.188               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.927               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.200               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.200               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -103.858 GPIO_0_D\[6\]  " "   -3.000            -103.858 GPIO_0_D\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 CLOCK_50  " "    9.587               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.744               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.744               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.749               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604162122999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162122999 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604162123121 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162123121 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162123467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162123469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1043 " "Peak virtual memory: 1043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604162123562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 19:35:23 2020 " "Processing ended: Sat Oct 31 19:35:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604162123562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604162123562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604162123562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162123562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604162124199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604162124204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 19:35:23 2020 " "Processing started: Sat Oct 31 19:35:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604162124204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604162124204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off A_ESTF -c A_ESTF " "Command: quartus_eda --read_settings_files=off --write_settings_files=off A_ESTF -c A_ESTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604162124204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1604162124418 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "EDA Netlist Writer" 0 -1 1604162124420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604162124463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 19:35:24 2020 " "Processing ended: Sat Oct 31 19:35:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604162124463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604162124463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604162124463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604162124463 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 377 s " "Quartus Prime Full Compilation was successful. 0 errors, 377 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604162125077 ""}
