Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/git/LCF99/codes/Module01/TemperatureCalculatorUtils_isim_beh.exe -prj E:/git/LCF99/codes/Module01/TemperatureCalculatorUtils_beh.prj work.TemperatureCalculatorUtils work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
<<<<<<< HEAD
Analyzing Verilog file "E:/git/LCF99/codes/Module01/FA.v" into library work
Analyzing Verilog file "E:/git/LCF99/codes/Module01/Multiplier8x8.v" into library work
Analyzing Verilog file "E:/git/LCF99/codes/Module01/Multiplier16x16.v" into library work
Analyzing Verilog file "E:/git/LCF99/codes/Module01/division.v" into library work
Analyzing Verilog file "E:/git/LCF99/codes/Module01/AdderSubtractor32bit.v" into library work
=======
Analyzing Verilog file "E:/git/LCF99/codes/Module01/Multiplier8x8.v" into library work
Analyzing Verilog file "E:/git/LCF99/codes/Module01/Multiplier16x16.v" into library work
Analyzing Verilog file "E:/git/LCF99/codes/Module01/AdderSubtractor32bit.v" into library work
WARNING:HDLCompiler:114 - "E:/git/LCF99/codes/Module01/AdderSubtractor32bit.v" Line 41: /* in comment
>>>>>>> cf7cbb9ed0800a9de5a5f8ba23d39996c1d43e6a
Analyzing Verilog file "E:/git/LCF99/codes/Module01/TemperatureCalculator.v" into library work
Analyzing Verilog file "E:/git/LCF99/codes/Module01/TemperatureCalculatorUtils.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/git/LCF99/codes/Module01/TemperatureCalculatorUtils.v" Line 28: Size mismatch in connection of port <adc_data>. Formal port size is 16-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module Multiplier8x8
Compiling module Multiplier16x16
<<<<<<< HEAD
Compiling module division
Compiling module FA
=======
>>>>>>> cf7cbb9ed0800a9de5a5f8ba23d39996c1d43e6a
Compiling module AdderSubtractor32x32
Compiling module TemperatureCalculator
Compiling module TemperatureCalculatorUtils
Compiling module glbl
Time Resolution for simulation is 1ps.
<<<<<<< HEAD
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable E:/git/LCF99/codes/Module01/TemperatureCalculatorUtils_isim_beh.exe
Fuse Memory Usage: 29956 KB
Fuse CPU Usage: 436 ms
=======
Compiled 6 Verilog Units
Built simulation executable E:/git/LCF99/codes/Module01/TemperatureCalculatorUtils_isim_beh.exe
Fuse Memory Usage: 29028 KB
Fuse CPU Usage: 671 ms
>>>>>>> cf7cbb9ed0800a9de5a5f8ba23d39996c1d43e6a
