Timing Analyzer report for Projeto1
Mon Mar 08 19:43:54 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_PLACA'
 13. Slow 1200mV 85C Model Setup: 'divisor:inst1|fft'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_PLACA'
 15. Slow 1200mV 85C Model Hold: 'divisor:inst1|fft'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_PLACA'
 24. Slow 1200mV 0C Model Setup: 'divisor:inst1|fft'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_PLACA'
 26. Slow 1200mV 0C Model Hold: 'divisor:inst1|fft'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_PLACA'
 34. Fast 1200mV 0C Model Setup: 'divisor:inst1|fft'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_PLACA'
 36. Fast 1200mV 0C Model Hold: 'divisor:inst1|fft'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Projeto1                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processors 3-4         ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; Clock Name        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; CLOCK_PLACA       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_PLACA }       ;
; divisor:inst1|fft ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst1|fft } ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                ;
+------------+-----------------+-------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name        ; Note                                           ;
+------------+-----------------+-------------------+------------------------------------------------+
; 178.44 MHz ; 178.44 MHz      ; CLOCK_PLACA       ;                                                ;
; 538.5 MHz  ; 402.09 MHz      ; divisor:inst1|fft ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------+
; Slow 1200mV 85C Model Setup Summary        ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLOCK_PLACA       ; -4.604 ; -89.413       ;
; divisor:inst1|fft ; -0.857 ; -1.320        ;
+-------------------+--------+---------------+


+-------------------------------------------+
; Slow 1200mV 85C Model Hold Summary        ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; CLOCK_PLACA       ; 0.464 ; 0.000         ;
; divisor:inst1|fft ; 0.465 ; 0.000         ;
+-------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------+--------+----------------------+
; Clock             ; Slack  ; End Point TNS        ;
+-------------------+--------+----------------------+
; CLOCK_PLACA       ; -3.000 ; -41.662              ;
; divisor:inst1|fft ; -1.487 ; -2.974               ;
+-------------------+--------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_PLACA'                                                                                 ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -4.604 ; divisor:inst1|ff[5]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 5.518      ;
; -4.532 ; divisor:inst1|ff[2]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 5.446      ;
; -4.523 ; divisor:inst1|ff[0]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 5.437      ;
; -4.483 ; divisor:inst1|ff[3]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 5.397      ;
; -4.349 ; divisor:inst1|ff[1]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 5.263      ;
; -4.338 ; divisor:inst1|ff[6]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 5.252      ;
; -4.204 ; divisor:inst1|ff[4]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 5.118      ;
; -4.196 ; divisor:inst1|ff[8]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 5.110      ;
; -4.187 ; divisor:inst1|ff[9]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 5.101      ;
; -4.071 ; divisor:inst1|ff[7]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 4.985      ;
; -4.049 ; divisor:inst1|ff[10] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 4.963      ;
; -4.037 ; divisor:inst1|ff[12] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.081     ; 4.957      ;
; -4.024 ; divisor:inst1|ff[14] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.943      ;
; -3.850 ; divisor:inst1|ff[11] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 4.764      ;
; -3.712 ; divisor:inst1|ff[15] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.631      ;
; -3.682 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.601      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.596      ;
; -3.610 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.529      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.605 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.524      ;
; -3.601 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.520      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.515      ;
; -3.563 ; divisor:inst1|ff[13] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.482      ;
; -3.561 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.480      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.556 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.475      ;
; -3.504 ; divisor:inst1|ff[22] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.423      ;
; -3.427 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.346      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.422 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.341      ;
; -3.418 ; divisor:inst1|ff[19] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.337      ;
; -3.416 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.335      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.411 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.330      ;
; -3.397 ; divisor:inst1|ff[18] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.316      ;
; -3.396 ; divisor:inst1|ff[16] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.315      ;
; -3.343 ; divisor:inst1|ff[17] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.262      ;
; -3.326 ; divisor:inst1|ff[21] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.245      ;
; -3.324 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[12] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.087     ; 4.238      ;
; -3.282 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.201      ;
; -3.277 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.196      ;
; -3.277 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.196      ;
; -3.277 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.196      ;
; -3.277 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.082     ; 4.196      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst1|fft'                                                                                                    ;
+--------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; -0.857 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.081     ; 1.777      ;
; -0.463 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.081     ; 1.383      ;
; -0.343 ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.081     ; 1.263      ;
; 0.062  ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.081     ; 0.858      ;
+--------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_PLACA'                                                                                      ;
+-------+----------------------+----------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+-------------------+-------------+--------------+------------+------------+
; 0.464 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 0.758      ;
; 0.741 ; divisor:inst1|ff[10] ; divisor:inst1|ff[10] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; divisor:inst1|ff[11] ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; divisor:inst1|ff[13] ; divisor:inst1|ff[13] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; divisor:inst1|ff[15] ; divisor:inst1|ff[15] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; divisor:inst1|ff[20] ; divisor:inst1|ff[20] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; divisor:inst1|ff[24] ; divisor:inst1|ff[24] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; divisor:inst1|ff[21] ; divisor:inst1|ff[21] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.042      ;
; 0.749 ; divisor:inst1|ff[23] ; divisor:inst1|ff[23] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.043      ;
; 0.763 ; divisor:inst1|ff[19] ; divisor:inst1|ff[19] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; divisor:inst1|ff[17] ; divisor:inst1|ff[17] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.058      ;
; 0.946 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.240      ;
; 0.947 ; divisor:inst1|ff[22] ; divisor:inst1|ff[22] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.241      ;
; 0.951 ; divisor:inst1|ff[14] ; divisor:inst1|ff[14] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.245      ;
; 0.951 ; divisor:inst1|ff[16] ; divisor:inst1|ff[16] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.245      ;
; 0.951 ; divisor:inst1|ff[18] ; divisor:inst1|ff[18] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.245      ;
; 0.962 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.256      ;
; 1.096 ; divisor:inst1|ff[10] ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.390      ;
; 1.097 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; divisor:inst1|ff[20] ; divisor:inst1|ff[21] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.394      ;
; 1.106 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[10] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; divisor:inst1|ff[15] ; divisor:inst1|ff[16] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; divisor:inst1|ff[13] ; divisor:inst1|ff[14] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.401      ;
; 1.109 ; divisor:inst1|ff[21] ; divisor:inst1|ff[22] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.403      ;
; 1.110 ; divisor:inst1|ff[23] ; divisor:inst1|ff[24] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.404      ;
; 1.115 ; divisor:inst1|ff[13] ; divisor:inst1|ff[15] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; divisor:inst1|ff[15] ; divisor:inst1|ff[17] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.410      ;
; 1.118 ; divisor:inst1|ff[21] ; divisor:inst1|ff[23] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.412      ;
; 1.120 ; divisor:inst1|ff[11] ; divisor:inst1|ff[13] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.077      ; 1.409      ;
; 1.124 ; divisor:inst1|ff[19] ; divisor:inst1|ff[20] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; divisor:inst1|ff[17] ; divisor:inst1|ff[18] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.419      ;
; 1.133 ; divisor:inst1|ff[19] ; divisor:inst1|ff[21] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; divisor:inst1|ff[17] ; divisor:inst1|ff[19] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.428      ;
; 1.228 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[10] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.522      ;
; 1.229 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.523      ;
; 1.229 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.523      ;
; 1.230 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; divisor:inst1|ff[20] ; divisor:inst1|ff[22] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.525      ;
; 1.237 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.531      ;
; 1.238 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.532      ;
; 1.238 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.532      ;
; 1.239 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.533      ;
; 1.240 ; divisor:inst1|ff[20] ; divisor:inst1|ff[23] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.534      ;
; 1.241 ; divisor:inst1|ff[10] ; divisor:inst1|ff[13] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.077      ; 1.530      ;
; 1.246 ; divisor:inst1|ff[13] ; divisor:inst1|ff[16] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; divisor:inst1|ff[15] ; divisor:inst1|ff[18] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[10] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.541      ;
; 1.249 ; divisor:inst1|ff[21] ; divisor:inst1|ff[24] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.543      ;
; 1.251 ; divisor:inst1|ff[11] ; divisor:inst1|ff[14] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.077      ; 1.540      ;
; 1.255 ; divisor:inst1|ff[13] ; divisor:inst1|ff[17] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; divisor:inst1|ff[15] ; divisor:inst1|ff[19] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.550      ;
; 1.260 ; divisor:inst1|ff[11] ; divisor:inst1|ff[15] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.077      ; 1.549      ;
; 1.260 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[13] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.077      ; 1.549      ;
; 1.264 ; divisor:inst1|ff[19] ; divisor:inst1|ff[22] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; divisor:inst1|ff[17] ; divisor:inst1|ff[20] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.559      ;
; 1.265 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.559      ;
; 1.273 ; divisor:inst1|ff[19] ; divisor:inst1|ff[23] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.567      ;
; 1.274 ; divisor:inst1|ff[17] ; divisor:inst1|ff[21] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.568      ;
; 1.274 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.568      ;
; 1.285 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.579      ;
; 1.296 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.590      ;
; 1.302 ; divisor:inst1|ff[22] ; divisor:inst1|ff[23] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.596      ;
; 1.305 ; divisor:inst1|ff[14] ; divisor:inst1|ff[15] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.599      ;
; 1.305 ; divisor:inst1|ff[16] ; divisor:inst1|ff[17] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.599      ;
; 1.305 ; divisor:inst1|ff[18] ; divisor:inst1|ff[19] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.599      ;
; 1.313 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.607      ;
; 1.316 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.610      ;
; 1.330 ; divisor:inst1|fft    ; divisor:inst1|fft    ; divisor:inst1|fft ; CLOCK_PLACA ; 0.000        ; 2.617      ; 4.450      ;
; 1.369 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.663      ;
; 1.369 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[10] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.663      ;
; 1.370 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.664      ;
; 1.371 ; divisor:inst1|ff[20] ; divisor:inst1|ff[24] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.665      ;
; 1.372 ; divisor:inst1|ff[10] ; divisor:inst1|ff[14] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.077      ; 1.661      ;
; 1.378 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.672      ;
; 1.378 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.672      ;
; 1.379 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.673      ;
; 1.381 ; divisor:inst1|ff[10] ; divisor:inst1|ff[15] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.077      ; 1.670      ;
; 1.382 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[13] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.077      ; 1.671      ;
; 1.386 ; divisor:inst1|ff[13] ; divisor:inst1|ff[18] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.082      ; 1.680      ;
+-------+----------------------+----------------------+-------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst1|fft'                                                                                                    ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.465 ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.081      ; 0.758      ;
; 0.807 ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.081      ; 1.100      ;
; 1.254 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.081      ; 1.547      ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                 ;
+------------+-----------------+-------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name        ; Note                                           ;
+------------+-----------------+-------------------+------------------------------------------------+
; 189.57 MHz ; 189.57 MHz      ; CLOCK_PLACA       ;                                                ;
; 589.62 MHz ; 402.09 MHz      ; divisor:inst1|fft ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------+
; Slow 1200mV 0C Model Setup Summary         ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLOCK_PLACA       ; -4.275 ; -81.911       ;
; divisor:inst1|fft ; -0.696 ; -1.019        ;
+-------------------+--------+---------------+


+-------------------------------------------+
; Slow 1200mV 0C Model Hold Summary         ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; CLOCK_PLACA       ; 0.416 ; 0.000         ;
; divisor:inst1|fft ; 0.417 ; 0.000         ;
+-------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------+--------+---------------------+
; Clock             ; Slack  ; End Point TNS       ;
+-------------------+--------+---------------------+
; CLOCK_PLACA       ; -3.000 ; -41.662             ;
; divisor:inst1|fft ; -1.487 ; -2.974              ;
+-------------------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_PLACA'                                                                                  ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -4.275 ; divisor:inst1|ff[5]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 5.202      ;
; -4.215 ; divisor:inst1|ff[2]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 5.142      ;
; -4.207 ; divisor:inst1|ff[0]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 5.134      ;
; -4.177 ; divisor:inst1|ff[3]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 5.104      ;
; -4.074 ; divisor:inst1|ff[6]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 5.001      ;
; -4.053 ; divisor:inst1|ff[1]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 4.980      ;
; -3.930 ; divisor:inst1|ff[4]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 4.857      ;
; -3.905 ; divisor:inst1|ff[8]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 4.832      ;
; -3.898 ; divisor:inst1|ff[9]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 4.825      ;
; -3.806 ; divisor:inst1|ff[7]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 4.733      ;
; -3.785 ; divisor:inst1|ff[10] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 4.712      ;
; -3.720 ; divisor:inst1|ff[14] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.649      ;
; -3.710 ; divisor:inst1|ff[12] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.639      ;
; -3.618 ; divisor:inst1|ff[11] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 4.545      ;
; -3.436 ; divisor:inst1|ff[15] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.365      ;
; -3.386 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.315      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.385 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.314      ;
; -3.326 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.255      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.325 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.254      ;
; -3.318 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.247      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.317 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.246      ;
; -3.288 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.217      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.216      ;
; -3.272 ; divisor:inst1|ff[13] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.201      ;
; -3.240 ; divisor:inst1|ff[19] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.169      ;
; -3.228 ; divisor:inst1|ff[22] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.157      ;
; -3.196 ; divisor:inst1|ff[18] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.125      ;
; -3.194 ; divisor:inst1|ff[16] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.123      ;
; -3.185 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.114      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.184 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.113      ;
; -3.164 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.093      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.163 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.092      ;
; -3.103 ; divisor:inst1|ff[17] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 4.032      ;
; -3.043 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[12] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.075     ; 3.970      ;
; -3.041 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 3.970      ;
; -3.040 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 3.969      ;
; -3.040 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 3.969      ;
; -3.040 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 3.969      ;
; -3.040 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 3.969      ;
; -3.040 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.073     ; 3.969      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst1|fft'                                                                                                     ;
+--------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; -0.696 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.072     ; 1.626      ;
; -0.323 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.072     ; 1.253      ;
; -0.212 ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.072     ; 1.142      ;
; 0.160  ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.072     ; 0.770      ;
+--------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_PLACA'                                                                                  ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.416 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.684      ;
; 0.690 ; divisor:inst1|ff[10] ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.960      ;
; 0.694 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; divisor:inst1|ff[11] ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; divisor:inst1|ff[13] ; divisor:inst1|ff[13] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; divisor:inst1|ff[20] ; divisor:inst1|ff[20] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; divisor:inst1|ff[15] ; divisor:inst1|ff[15] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; divisor:inst1|ff[24] ; divisor:inst1|ff[24] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; divisor:inst1|ff[23] ; divisor:inst1|ff[23] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; divisor:inst1|ff[21] ; divisor:inst1|ff[21] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.967      ;
; 0.708 ; divisor:inst1|ff[19] ; divisor:inst1|ff[19] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.976      ;
; 0.711 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; divisor:inst1|ff[17] ; divisor:inst1|ff[17] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.979      ;
; 0.716 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 0.984      ;
; 0.855 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.123      ;
; 0.857 ; divisor:inst1|ff[16] ; divisor:inst1|ff[16] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.125      ;
; 0.857 ; divisor:inst1|ff[18] ; divisor:inst1|ff[18] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.125      ;
; 0.858 ; divisor:inst1|ff[14] ; divisor:inst1|ff[14] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.126      ;
; 0.858 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.126      ;
; 0.871 ; divisor:inst1|ff[22] ; divisor:inst1|ff[22] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.139      ;
; 1.012 ; divisor:inst1|ff[10] ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; divisor:inst1|ff[13] ; divisor:inst1|ff[14] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; divisor:inst1|ff[15] ; divisor:inst1|ff[16] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; divisor:inst1|ff[23] ; divisor:inst1|ff[24] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; divisor:inst1|ff[21] ; divisor:inst1|ff[22] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; divisor:inst1|ff[20] ; divisor:inst1|ff[21] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.287      ;
; 1.027 ; divisor:inst1|ff[19] ; divisor:inst1|ff[20] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; divisor:inst1|ff[13] ; divisor:inst1|ff[15] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; divisor:inst1|ff[17] ; divisor:inst1|ff[18] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; divisor:inst1|ff[11] ; divisor:inst1|ff[13] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; divisor:inst1|ff[15] ; divisor:inst1|ff[17] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.299      ;
; 1.033 ; divisor:inst1|ff[21] ; divisor:inst1|ff[23] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.301      ;
; 1.042 ; divisor:inst1|ff[19] ; divisor:inst1|ff[21] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.310      ;
; 1.045 ; divisor:inst1|ff[17] ; divisor:inst1|ff[19] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.313      ;
; 1.110 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.378      ;
; 1.111 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.379      ;
; 1.115 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.383      ;
; 1.115 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.383      ;
; 1.116 ; divisor:inst1|ff[20] ; divisor:inst1|ff[22] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.384      ;
; 1.135 ; divisor:inst1|ff[13] ; divisor:inst1|ff[16] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.403      ;
; 1.136 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.404      ;
; 1.136 ; divisor:inst1|ff[10] ; divisor:inst1|ff[13] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.071      ; 1.402      ;
; 1.137 ; divisor:inst1|ff[11] ; divisor:inst1|ff[14] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.071      ; 1.403      ;
; 1.137 ; divisor:inst1|ff[15] ; divisor:inst1|ff[18] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.406      ;
; 1.140 ; divisor:inst1|ff[21] ; divisor:inst1|ff[24] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.408      ;
; 1.140 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.408      ;
; 1.141 ; divisor:inst1|ff[20] ; divisor:inst1|ff[23] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.409      ;
; 1.141 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.409      ;
; 1.149 ; divisor:inst1|ff[19] ; divisor:inst1|ff[22] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; divisor:inst1|ff[13] ; divisor:inst1|ff[17] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; divisor:inst1|ff[17] ; divisor:inst1|ff[20] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; divisor:inst1|ff[11] ; divisor:inst1|ff[15] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.071      ; 1.418      ;
; 1.152 ; divisor:inst1|ff[15] ; divisor:inst1|ff[19] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[13] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.071      ; 1.420      ;
; 1.162 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.430      ;
; 1.164 ; divisor:inst1|ff[19] ; divisor:inst1|ff[23] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.432      ;
; 1.167 ; divisor:inst1|ff[17] ; divisor:inst1|ff[21] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.435      ;
; 1.167 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.435      ;
; 1.219 ; divisor:inst1|ff[22] ; divisor:inst1|ff[23] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.487      ;
; 1.225 ; divisor:inst1|ff[16] ; divisor:inst1|ff[17] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.493      ;
; 1.226 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.494      ;
; 1.226 ; divisor:inst1|ff[18] ; divisor:inst1|ff[19] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.494      ;
; 1.228 ; divisor:inst1|ff[14] ; divisor:inst1|ff[15] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.496      ;
; 1.231 ; divisor:inst1|ff[10] ; divisor:inst1|ff[14] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.071      ; 1.497      ;
; 1.232 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.500      ;
; 1.233 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.501      ;
; 1.237 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.505      ;
; 1.237 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.505      ;
; 1.238 ; divisor:inst1|ff[20] ; divisor:inst1|ff[24] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.506      ;
; 1.244 ; divisor:inst1|ff[16] ; divisor:inst1|ff[18] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.512      ;
; 1.244 ; divisor:inst1|ff[18] ; divisor:inst1|ff[20] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.512      ;
; 1.245 ; divisor:inst1|ff[14] ; divisor:inst1|ff[16] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.513      ;
; 1.246 ; divisor:inst1|ff[22] ; divisor:inst1|ff[24] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.514      ;
; 1.257 ; divisor:inst1|ff[13] ; divisor:inst1|ff[18] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.525      ;
; 1.258 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.073      ; 1.526      ;
; 1.258 ; divisor:inst1|ff[10] ; divisor:inst1|ff[15] ; CLOCK_PLACA  ; CLOCK_PLACA ; 0.000        ; 0.071      ; 1.524      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst1|fft'                                                                                                     ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.417 ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.072      ; 0.684      ;
; 0.749 ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.072      ; 1.016      ;
; 1.163 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.072      ; 1.430      ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------+
; Fast 1200mV 0C Model Setup Summary         ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLOCK_PLACA       ; -1.385 ; -21.999       ;
; divisor:inst1|fft ; 0.191  ; 0.000         ;
+-------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Hold Summary         ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; CLOCK_PLACA       ; 0.194 ; 0.000         ;
; divisor:inst1|fft ; 0.194 ; 0.000         ;
+-------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------+--------+---------------------+
; Clock             ; Slack  ; End Point TNS       ;
+-------------------+--------+---------------------+
; CLOCK_PLACA       ; -3.000 ; -30.650             ;
; divisor:inst1|fft ; -1.000 ; -2.000              ;
+-------------------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_PLACA'                                                                                  ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.385 ; divisor:inst1|ff[5]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.333      ;
; -1.370 ; divisor:inst1|ff[2]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.318      ;
; -1.369 ; divisor:inst1|ff[0]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.317      ;
; -1.352 ; divisor:inst1|ff[3]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.300      ;
; -1.344 ; divisor:inst1|ff[6]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.292      ;
; -1.295 ; divisor:inst1|ff[1]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.243      ;
; -1.218 ; divisor:inst1|ff[12] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.037     ; 2.168      ;
; -1.215 ; divisor:inst1|ff[14] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.038     ; 2.164      ;
; -1.210 ; divisor:inst1|ff[4]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.158      ;
; -1.197 ; divisor:inst1|ff[9]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.145      ;
; -1.196 ; divisor:inst1|ff[8]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.144      ;
; -1.155 ; divisor:inst1|ff[7]  ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.103      ;
; -1.141 ; divisor:inst1|ff[10] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.089      ;
; -1.120 ; divisor:inst1|ff[11] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.039     ; 2.068      ;
; -1.021 ; divisor:inst1|ff[15] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.038     ; 1.970      ;
; -1.001 ; divisor:inst1|ff[13] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.038     ; 1.950      ;
; -0.992 ; divisor:inst1|ff[22] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.038     ; 1.941      ;
; -0.983 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.934      ;
; -0.968 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.919      ;
; -0.967 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.918      ;
; -0.950 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.901      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.949 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.900      ;
; -0.942 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.893      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.934 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.885      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.933 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.884      ;
; -0.931 ; divisor:inst1|ff[16] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.038     ; 1.880      ;
; -0.929 ; divisor:inst1|ff[18] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.038     ; 1.878      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.867      ;
; -0.909 ; divisor:inst1|ff[21] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.038     ; 1.858      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.859      ;
; -0.901 ; divisor:inst1|ff[19] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.038     ; 1.850      ;
; -0.893 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.844      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[10] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[11] ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.810      ;
; -0.829 ; divisor:inst1|ff[20] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.038     ; 1.778      ;
; -0.824 ; divisor:inst1|ff[17] ; divisor:inst1|fft    ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.038     ; 1.773      ;
; -0.816 ; divisor:inst1|ff[12] ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.034     ; 1.769      ;
; -0.813 ; divisor:inst1|ff[14] ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.035     ; 1.765      ;
; -0.808 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.759      ;
; -0.795 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.746      ;
; -0.794 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA  ; CLOCK_PLACA ; 1.000        ; -0.036     ; 1.745      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst1|fft'                                                                                                    ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.191 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.036     ; 0.760      ;
; 0.362 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.036     ; 0.589      ;
; 0.410 ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.036     ; 0.541      ;
; 0.592 ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 1.000        ; -0.036     ; 0.359      ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_PLACA'                                                                                       ;
+-------+----------------------+----------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+-------------------+-------------+--------------+------------+------------+
; 0.194 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[0]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.314      ;
; 0.297 ; divisor:inst1|ff[10] ; divisor:inst1|ff[10] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; divisor:inst1|ff[13] ; divisor:inst1|ff[13] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; divisor:inst1|ff[11] ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; divisor:inst1|ff[15] ; divisor:inst1|ff[15] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; divisor:inst1|ff[20] ; divisor:inst1|ff[20] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; divisor:inst1|ff[24] ; divisor:inst1|ff[24] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; divisor:inst1|ff[21] ; divisor:inst1|ff[21] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; divisor:inst1|ff[23] ; divisor:inst1|ff[23] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.421      ;
; 0.305 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; divisor:inst1|ff[19] ; divisor:inst1|ff[19] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; divisor:inst1|ff[17] ; divisor:inst1|ff[17] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.427      ;
; 0.366 ; divisor:inst1|ff[14] ; divisor:inst1|ff[14] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.487      ;
; 0.366 ; divisor:inst1|ff[16] ; divisor:inst1|ff[16] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.487      ;
; 0.366 ; divisor:inst1|ff[18] ; divisor:inst1|ff[18] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.487      ;
; 0.366 ; divisor:inst1|ff[22] ; divisor:inst1|ff[22] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.487      ;
; 0.367 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.487      ;
; 0.371 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[1]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.491      ;
; 0.446 ; divisor:inst1|ff[10] ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; divisor:inst1|ff[20] ; divisor:inst1|ff[21] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.568      ;
; 0.455 ; divisor:inst1|ff[13] ; divisor:inst1|ff[14] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; divisor:inst1|ff[15] ; divisor:inst1|ff[16] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; divisor:inst1|ff[21] ; divisor:inst1|ff[22] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[10] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; divisor:inst1|ff[13] ; divisor:inst1|ff[15] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; divisor:inst1|ff[23] ; divisor:inst1|ff[24] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; divisor:inst1|ff[15] ; divisor:inst1|ff[17] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; divisor:inst1|fft    ; divisor:inst1|fft    ; divisor:inst1|fft ; CLOCK_PLACA ; 0.000        ; 1.188      ; 1.866      ;
; 0.460 ; divisor:inst1|ff[11] ; divisor:inst1|ff[13] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; divisor:inst1|ff[21] ; divisor:inst1|ff[23] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; divisor:inst1|ff[19] ; divisor:inst1|ff[20] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; divisor:inst1|ff[17] ; divisor:inst1|ff[18] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; divisor:inst1|ff[19] ; divisor:inst1|ff[21] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; divisor:inst1|ff[17] ; divisor:inst1|ff[19] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.588      ;
; 0.510 ; divisor:inst1|ff[20] ; divisor:inst1|ff[22] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[10] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; divisor:inst1|ff[10] ; divisor:inst1|ff[13] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.035      ; 0.632      ;
; 0.513 ; divisor:inst1|ff[20] ; divisor:inst1|ff[23] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; divisor:inst1|ff[8]  ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; divisor:inst1|ff[14] ; divisor:inst1|ff[15] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; divisor:inst1|ff[16] ; divisor:inst1|ff[17] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; divisor:inst1|ff[22] ; divisor:inst1|ff[23] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; divisor:inst1|ff[18] ; divisor:inst1|ff[19] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.636      ;
; 0.521 ; divisor:inst1|ff[13] ; divisor:inst1|ff[16] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; divisor:inst1|ff[15] ; divisor:inst1|ff[18] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; divisor:inst1|ff[11] ; divisor:inst1|ff[14] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; divisor:inst1|ff[21] ; divisor:inst1|ff[24] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[2]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[10] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; divisor:inst1|ff[13] ; divisor:inst1|ff[17] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; divisor:inst1|ff[15] ; divisor:inst1|ff[19] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[4]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; divisor:inst1|ff[11] ; divisor:inst1|ff[15] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.035      ; 0.645      ;
; 0.526 ; divisor:inst1|ff[1]  ; divisor:inst1|ff[3]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; divisor:inst1|ff[7]  ; divisor:inst1|ff[11] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; divisor:inst1|ff[0]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; divisor:inst1|ff[9]  ; divisor:inst1|ff[13] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.035      ; 0.647      ;
; 0.528 ; divisor:inst1|ff[3]  ; divisor:inst1|ff[5]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; divisor:inst1|ff[19] ; divisor:inst1|ff[22] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; divisor:inst1|ff[17] ; divisor:inst1|ff[20] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; divisor:inst1|ff[19] ; divisor:inst1|ff[23] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; divisor:inst1|ff[17] ; divisor:inst1|ff[21] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; divisor:inst1|ff[5]  ; divisor:inst1|ff[9]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.654      ;
; 0.576 ; divisor:inst1|ff[10] ; divisor:inst1|ff[14] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.035      ; 0.695      ;
; 0.576 ; divisor:inst1|ff[20] ; divisor:inst1|ff[24] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.697      ;
; 0.577 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[6]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; divisor:inst1|ff[6]  ; divisor:inst1|ff[10] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; divisor:inst1|ff[4]  ; divisor:inst1|ff[8]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.697      ;
; 0.578 ; divisor:inst1|ff[14] ; divisor:inst1|ff[16] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.699      ;
; 0.578 ; divisor:inst1|ff[16] ; divisor:inst1|ff[18] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.699      ;
; 0.578 ; divisor:inst1|ff[22] ; divisor:inst1|ff[24] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.699      ;
; 0.578 ; divisor:inst1|ff[18] ; divisor:inst1|ff[20] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; divisor:inst1|ff[10] ; divisor:inst1|ff[15] ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.035      ; 0.698      ;
; 0.580 ; divisor:inst1|ff[2]  ; divisor:inst1|ff[7]  ; CLOCK_PLACA       ; CLOCK_PLACA ; 0.000        ; 0.036      ; 0.700      ;
+-------+----------------------+----------------------+-------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst1|fft'                                                                                                     ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.194 ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.036      ; 0.314      ;
; 0.325 ; contadorsimples:inst6|ff[0] ; contadorsimples:inst6|ff[1] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.036      ; 0.445      ;
; 0.488 ; contadorsimples:inst6|ff[1] ; contadorsimples:inst6|ff[0] ; divisor:inst1|fft ; divisor:inst1|fft ; 0.000        ; 0.036      ; 0.608      ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+--------------------+---------+-------+----------+---------+---------------------+
; Clock              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack   ; -4.604  ; 0.194 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_PLACA       ; -4.604  ; 0.194 ; N/A      ; N/A     ; -3.000              ;
;  divisor:inst1|fft ; -0.857  ; 0.194 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS    ; -90.733 ; 0.0   ; 0.0      ; 0.0     ; -44.636             ;
;  CLOCK_PLACA       ; -89.413 ; 0.000 ; N/A      ; N/A     ; -41.662             ;
;  divisor:inst1|fft ; -1.320  ; 0.000 ; N/A      ; N/A     ; -2.974              ;
+--------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FAV           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SELETOR       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; button3                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button4                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_PLACA             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FAV           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SELETOR       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FAV           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SELETOR       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FAV           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SELETOR       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------+
; Setup Transfers                                                                   ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; CLOCK_PLACA       ; CLOCK_PLACA       ; 975      ; 0        ; 0        ; 0        ;
; divisor:inst1|fft ; CLOCK_PLACA       ; 1        ; 1        ; 0        ; 0        ;
; divisor:inst1|fft ; divisor:inst1|fft ; 6        ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Hold Transfers                                                                    ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; CLOCK_PLACA       ; CLOCK_PLACA       ; 975      ; 0        ; 0        ; 0        ;
; divisor:inst1|fft ; CLOCK_PLACA       ; 1        ; 1        ; 0        ; 0        ;
; divisor:inst1|fft ; divisor:inst1|fft ; 6        ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------------------------------+
; Clock Status Summary                                       ;
+-------------------+-------------------+------+-------------+
; Target            ; Clock             ; Type ; Status      ;
+-------------------+-------------------+------+-------------+
; CLOCK_PLACA       ; CLOCK_PLACA       ; Base ; Constrained ;
; divisor:inst1|fft ; divisor:inst1|fft ; Base ; Constrained ;
+-------------------+-------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button3    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button4    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FAV         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button3    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button4    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FAV         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Mar 08 19:43:52 2021
Info: Command: quartus_sta Projeto1 -c Projeto1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_PLACA CLOCK_PLACA
    Info (332105): create_clock -period 1.000 -name divisor:inst1|fft divisor:inst1|fft
Warning (332125): Found combinational loop of 2 nodes File: D:/Estudo/Eletrnica Digital/P1/contadorsimples.tdf Line: 21
    Warning (332126): Node "inst6|saida~2|combout"
    Warning (332126): Node "inst6|saida~2|datac"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.604             -89.413 CLOCK_PLACA 
    Info (332119):    -0.857              -1.320 divisor:inst1|fft 
Info (332146): Worst-case hold slack is 0.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.464               0.000 CLOCK_PLACA 
    Info (332119):     0.465               0.000 divisor:inst1|fft 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.662 CLOCK_PLACA 
    Info (332119):    -1.487              -2.974 divisor:inst1|fft 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.275             -81.911 CLOCK_PLACA 
    Info (332119):    -0.696              -1.019 divisor:inst1|fft 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 CLOCK_PLACA 
    Info (332119):     0.417               0.000 divisor:inst1|fft 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.662 CLOCK_PLACA 
    Info (332119):    -1.487              -2.974 divisor:inst1|fft 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.385             -21.999 CLOCK_PLACA 
    Info (332119):     0.191               0.000 divisor:inst1|fft 
Info (332146): Worst-case hold slack is 0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.194               0.000 CLOCK_PLACA 
    Info (332119):     0.194               0.000 divisor:inst1|fft 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.650 CLOCK_PLACA 
    Info (332119):    -1.000              -2.000 divisor:inst1|fft 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4763 megabytes
    Info: Processing ended: Mon Mar 08 19:43:54 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


