[{"DBLP title": "Network flow-based power optimization under timing constraints in MSV-driven floorplanning.", "DBLP authors": ["Qiang Ma", "Evangeline F. Y. Young"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681544", "OA papers": [{"PaperId": "https://openalex.org/W4237210060", "PaperTitle": "Network flow-based power optimization under timing constraints in MSV-driven floorplanning", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Qiang Ma", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Linear constraint graph for floorplan optimization with soft blocks.", "DBLP authors": ["Jia Wang", "Hai Zhou"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681545", "OA papers": [{"PaperId": "https://openalex.org/W4240029201", "PaperTitle": "Linear constraint graph for floorplan optimization with soft blocks", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Illinois Institute of Technology": 1.0, "Northwestern University": 1.0}, "Authors": ["Jia Wang", "Hai Zhou"]}]}, {"DBLP title": "A novel fixed-outline floorplanner with zero deadspace for hierarchical design.", "DBLP authors": ["Ou He", "Sheqin Dong", "Jinian Bian", "Satoshi Goto", "Chung-Kuan Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681546", "OA papers": [{"PaperId": "https://openalex.org/W4237510728", "PaperTitle": "A novel fixed-outline floorplanner with zero deadspace for hierarchical design", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None Yanlin He", "Sheqin Dong", "None Jinian Bian", "Satoshi Goto", "None JIANG Cheng"]}]}, {"DBLP title": "Synthesis from multi-cycle atomic actions as a solution to the timing closure problem.", "DBLP authors": ["Michal Karczmarek", "Arvind"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681547", "OA papers": [{"PaperId": "https://openalex.org/W4240633153", "PaperTitle": "Synthesis from multi-cycle atomic actions as a solution to the timing closure problem", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Michal Karczmarek", "None Arvind"]}]}, {"DBLP title": "To SAT or not to SAT: Ashenhurst decomposition in a large scale.", "DBLP authors": ["Hsuan-Po Lin", "Jie-Hong Roland Jiang", "Ruei-Rung Lee"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681548", "OA papers": [{"PaperId": "https://openalex.org/W4233996121", "PaperTitle": "To SAT or not to SAT: Ashenhurst decomposition in a large scale", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Carol Sze Ki Lin", "Jie-Hong R. Jiang", "Ruei-Rung Lee"]}]}, {"DBLP title": "Boolean factoring and decomposition of logic networks.", "DBLP authors": ["Alan Mishchenko", "Robert K. Brayton", "Satrajit Chatterjee"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681549", "OA papers": [{"PaperId": "https://openalex.org/W3143673400", "PaperTitle": "Boolean factoring and decomposition of logic networks", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Berkeley": 2.0, "Intel (United States)": 1.0}, "Authors": ["Alan Mishchenko", "Robert Brayton", "Satrajit Chatterjee"]}]}, {"DBLP title": "On the numbers of variables to represent sparse logic functions.", "DBLP authors": ["Tsutomu Sasao"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681550", "OA papers": [{"PaperId": "https://openalex.org/W3146470705", "PaperTitle": "On the numbers of variables to represent sparse logic functions", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Sasao"]}]}, {"DBLP title": "Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification.", "DBLP authors": ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681551", "OA papers": [{"PaperId": "https://openalex.org/W4240059611", "PaperTitle": "Effective IR-drop reduction in at-speed scan testing using distribution-controlling X-Identification", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Kyushu Institute of Technology": 5.0}, "Authors": ["Kohei Miyase", "None Noda", "None Kayoko Ito", "None Kazumi Hatayama", "Nanako Aikyo", "None Hideyuki Yamato", "None Kazuo Furukawa", "None Wen", "None Seiji Kajihara"]}]}, {"DBLP title": "Temperature-aware test scheduling for multiprocessor systems-on-chip.", "DBLP authors": ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681552", "OA papers": [{"PaperId": "https://openalex.org/W4235343046", "PaperTitle": "Temperature-aware test scheduling for multiprocessor systems-on-chip", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["David R. Bild", "Sanchit Misra", "T. Chantemy", "Prabhat Kumar", "Robert P. Dick", "X.S. Huy", "None Li Shangz", "Alok Choudhary"]}]}, {"DBLP title": "On capture power-aware test data compression for scan-based testing.", "DBLP authors": ["Jia Li", "Xiao Liu", "Yubin Zhang", "Yu Hu", "Xiaowei Li", "Qiang Xu"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681553", "OA papers": [{"PaperId": "https://openalex.org/W4232226371", "PaperTitle": "On capture power-aware test data compression for scan-based testing", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese Academy and Sciences, Beijing, China": 1.0, "Chinese University of Hong Kong": 3.0, "Key Laboratory of Computer System and Architecture, ICT, CAS, Beijing, China": 2.0}, "Authors": ["None Chengbin Li", "None Zhanwei Liu", "None Wanping Zhang", "None Jun Hu", "None Chengbin Li", "N. Xu"]}]}, {"DBLP title": "MAPS: multi-algorithm parallel circuit simulation.", "DBLP authors": ["Xiaoji Ye", "Wei Dong", "Peng Li", "Sani R. Nassif"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681554", "OA papers": [{"PaperId": "https://openalex.org/W4236878882", "PaperTitle": "MAPS: Multi-Algorithm Parallel circuit Simulation", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Texas A&M University": 3.0, "IBM Research - Austin": 1.0}, "Authors": ["Xiaoji Ye", "Wei Dong", "Peng Li", "Sani R. Nassif"]}]}, {"DBLP title": "Yield-aware hierarchical optimization of large analog integrated circuits.", "DBLP authors": ["Guo Yu", "Peng Li"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681555", "OA papers": [{"PaperId": "https://openalex.org/W4236412150", "PaperTitle": "Yield-aware hierarchical optimization of large analog integrated circuits", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Guo Pei Yu", "Peng Li"]}]}, {"DBLP title": "Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems.", "DBLP authors": ["Chenjie Gu", "Jaijeet S. Roychowdhury"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681556", "OA papers": [{"PaperId": "https://openalex.org/W4236718688", "PaperTitle": "Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Yan Gu", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure.", "DBLP authors": ["Huan Ren", "Shantanu Dutt"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681557", "OA papers": [{"PaperId": "https://openalex.org/W4238509462", "PaperTitle": "Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Huan Ren", "Shantanu Dutt"]}]}, {"DBLP title": "Delay-optimal simultaneous technology mapping and placement with applications to timing optimization.", "DBLP authors": ["Yifang Liu", "Rupesh S. Shelar", "Jiang Hu"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681558", "OA papers": [{"PaperId": "https://openalex.org/W4251921449", "PaperTitle": "Delay-optimal simultaneous technology mapping and placement with applications to timing optimization", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas A&M University": 2.0, "Intel (United States)": 1.0}, "Authors": ["None Zhanwei Liu", "Rupesh S. Shelar", "None Jiang Hu"]}]}, {"DBLP title": "PaRS: fast and near-optimal grid-based cell sizing for library-based design.", "DBLP authors": ["Tai-Hsuan Wu", "Azadeh Davoodi"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681559", "OA papers": [{"PaperId": "https://openalex.org/W4254850189", "PaperTitle": "PaRS: Fast and near-optimal grid-based cell sizing for library-based design", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Hong Ren Wu", "Azadeh Davoodi"]}]}, {"DBLP title": "A polynomial time approximation scheme for timing constrained minimum cost layer assignment.", "DBLP authors": ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681560", "OA papers": [{"PaperId": "https://openalex.org/W4230840574", "PaperTitle": "A polynomial time approximation scheme for timing constrained minimum cost layer assignment", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Michigan Technological University": 1.0, "IBM Research - Austin": 2.0}, "Authors": ["None Jun Hu", "None Chengbin Li", "Charles J. Alpert"]}]}, {"DBLP title": "On the decreasing significance of large standard cells in technology mapping.", "DBLP authors": ["Jae-sun Seo", "Igor L. Markov", "Dennis Sylvester", "David T. Blaauw"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681561", "OA papers": [{"PaperId": "https://openalex.org/W4240775341", "PaperTitle": "On the decreasing significance of large standard cells in technology mapping", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Jae-sun Seo", "Igor L. Markov", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Verification of arithmetic datapaths using polynomial function models and congruence solving.", "DBLP authors": ["Neal Tew", "Priyank Kalla", "Namrata Shekhar", "Sivaram Gopalakrishnan"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681562", "OA papers": [{"PaperId": "https://openalex.org/W3142821020", "PaperTitle": "Verification of arithmetic datapaths using polynomial function models and congruence solving", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Tew", "Kalla", "Shekhar", "Gopalakrishnan"]}]}, {"DBLP title": "Automated abstraction by incremental refinement in interpolant-based model checking.", "DBLP authors": ["Gianpiero Cabodi", "Paolo Camurati", "Marco Murciano"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681563", "OA papers": [{"PaperId": "https://openalex.org/W3140816671", "PaperTitle": "Automated abstraction by incremental refinement in interpolant-based model checking", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Cabodi", "Camurati", "Murciano"]}]}, {"DBLP title": "A succinct memory model for automated design debugging.", "DBLP authors": ["Brian Keng", "Hratch Mangassarian", "Andreas G. Veneris"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681564", "OA papers": [{"PaperId": "https://openalex.org/W3149777975", "PaperTitle": "A succinct memory model for automated design debugging", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Keng", "Mangassarian", "Veneris"]}]}, {"DBLP title": "The analysis of cyclic circuits with Boolean satisfiability.", "DBLP authors": ["John D. Backes", "Brian Fett", "Marc D. Riedel"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681565", "OA papers": [{"PaperId": "https://openalex.org/W3141812019", "PaperTitle": "The analysis of cyclic circuits with Boolean satisfiability", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Backes", "Fett", "Riedel"]}]}, {"DBLP title": "System-level power estimation using an on-chip bus performance monitoring unit.", "DBLP authors": ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681566", "OA papers": [{"PaperId": "https://openalex.org/W4245652710", "PaperTitle": "System-level power estimation using an on-chip bus performance monitoring unit", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Seoul National University": 4.0}, "Authors": ["Youngjin Cho", "Younghyun Kim", "Sang Young Park", "Naehyuck Chang"]}]}, {"DBLP title": "Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing.", "DBLP authors": ["Mohammad Ghasemazar", "Massoud Pedram"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681567", "OA papers": [{"PaperId": "https://openalex.org/W4245756124", "PaperTitle": "Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Mohammad Ghasemazar", "Massoud Pedram"]}]}, {"DBLP title": "Accurate energy breakeven time estimation for run-time power gating.", "DBLP authors": ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681568", "OA papers": [{"PaperId": "https://openalex.org/W4239068163", "PaperTitle": "Accurate energy breakeven time estimation for run-time power gating", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Cincinnati": 3.0}, "Authors": ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"]}]}, {"DBLP title": "Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits.", "DBLP authors": ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681569", "OA papers": [{"PaperId": "https://openalex.org/W4229624828", "PaperTitle": "Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Sangho Lee", "None Kwangok Jeong", "None Sehoon Kim"]}]}, {"DBLP title": "Efficient block-based parameterized timing analysis covering all potentially critical paths.", "DBLP authors": ["Khaled R. Heloue", "Sari Onaissi", "Farid N. Najm"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681570", "OA papers": [{"PaperId": "https://openalex.org/W3148027407", "PaperTitle": "Efficient block-based parameterized timing analysis covering all potentially critical paths", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Heloue", "Onaissi", "Najm"]}]}, {"DBLP title": "Adjustment-based modeling for statistical static timing analysis with high dimension of variability.", "DBLP authors": ["Lin Xie", "Azadeh Davoodi", "Jun Zhang", "Tai-Hsuan Wu"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681571", "OA papers": [{"PaperId": "https://openalex.org/W4246864926", "PaperTitle": "Adjustment-based modeling for Statistical Static Timing Analysis with high dimension of variability", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Wenlei Xie", "Azadeh Davoodi", "Jun Zhang", "None Hong Ren Wu"]}]}, {"DBLP title": "Post-silicon timing characterization by compressed sensing.", "DBLP authors": ["Farinaz Koushanfar", "Petros Boufounos", "Davood Shamsi"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681572", "OA papers": [{"PaperId": "https://openalex.org/W3145458642", "PaperTitle": "Post-silicon timing characterization by compressed sensing", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Rice University": 3.0}, "Authors": ["Koushanfar", "Boufounos", "Shamsi"]}]}, {"DBLP title": "Practical, fast Monte Carlo statistical static timing analysis: why and how.", "DBLP authors": ["Amith Singhee", "Sonia Singhal", "Rob A. Rutenbar"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681573", "OA papers": [{"PaperId": "https://openalex.org/W3146202403", "PaperTitle": "Practical, fast Monte Carlo statistical static timing analysis: Why and how", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0, "Synopsys (United States)": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Singhee", "Singhal", "Rutenbar"]}]}, {"DBLP title": "On efficient Monte Carlo-based statistical static timing analysis of digital circuits.", "DBLP authors": ["Javid Jaffari", "Mohab Anis"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681574", "OA papers": [{"PaperId": "https://openalex.org/W3140774811", "PaperTitle": "On efficient Monte Carlo-based Statistical Static Timing Analysis of digital circuits", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Blackberry (Canada)": 1.0, "University of Waterloo": 1.0}, "Authors": ["Jaffari", "Anis"]}]}, {"DBLP title": "Pyramids: an efficient computational geometry-based approach for timing-driven placement.", "DBLP authors": ["Tao Luo", "David A. Papa", "Zhuo Li", "Chin Ngai Sze", "Charles J. Alpert", "David Z. Pan"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681575", "OA papers": [{"PaperId": "https://openalex.org/W4255485407", "PaperTitle": "Pyramids: An efficient computational geometry-based approach for timing-driven placement", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["N Luo", "David A. Papa", "None Chengbin Li", "Chin Ngai Sze", "Charles J. Alpert", "David Z. Pan"]}]}, {"DBLP title": "Guiding global placement with wire density.", "DBLP authors": ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681576", "OA papers": [{"PaperId": "https://openalex.org/W4251609686", "PaperTitle": "Guiding global placement with wire density", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["None Kalliopi Tsota", "None Val\u00e8re MVE KOH", "None Venkataramanan Balakrishnan"]}]}, {"DBLP title": "Constraint graph-based macro placement for modern mixed-size circuit designs.", "DBLP authors": ["Hsin-Chen Chen", "Yi-Lin Chuang", "Yao-Wen Chang", "Yung-Chung Chang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681577", "OA papers": [{"PaperId": "https://openalex.org/W4256464978", "PaperTitle": "Constraint graph-based macro placement for modern mixed-size circuit designs", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None wei Chen", "None Shui-Lung Chuang", "None Dau-Chyrh Chang", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits.", "DBLP authors": ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681578", "OA papers": [{"PaperId": "https://openalex.org/W4240810344", "PaperTitle": "Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Sangho Lee", "None Joon Ki Paik", "None Oh-Soon Shin"]}]}, {"DBLP title": "A novel sequential circuit optimization with clock gating logic.", "DBLP authors": ["Yu-Min Kuo", "Shih-Hung Weng", "Shih-Chieh Chang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681579", "OA papers": [{"PaperId": "https://openalex.org/W4236442143", "PaperTitle": "A novel sequential circuit optimization with clock gating logic", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Ying Kuo", "None G.-J. Weng", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Scalable and scalably-verifiable sequential synthesis.", "DBLP authors": ["Alan Mishchenko", "Michael L. Case", "Robert K. Brayton", "Stephen Jang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681580", "OA papers": [{"PaperId": "https://openalex.org/W3150268867", "PaperTitle": "Scalable and scalably-verifiable sequential synthesis", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California, Berkeley": 3.0, "Xilinx (United States)": 1.0}, "Authors": ["Alan Mishchenko", "Michael Case", "Robert Brayton", "Stephen Jang"]}]}, {"DBLP title": "System-level thermal aware design of applications with uncertain execution time.", "DBLP authors": ["Sushu Zhang", "Karam S. Chatha"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681581", "OA papers": [{"PaperId": "https://openalex.org/W4232526046", "PaperTitle": "System-level thermal aware design of applications with uncertain execution time", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["None Wanping Zhang", "Karam S. Chatha"]}]}, {"DBLP title": "Proactive temperature balancing for low cost thermal management in MPSoCs.", "DBLP authors": ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681582", "OA papers": [{"PaperId": "https://openalex.org/W3146284708", "PaperTitle": "Proactive temperature balancing for low cost thermal management in MPSoCs", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {}, "Authors": ["Coskun", "Rosing"]}]}, {"DBLP title": "A framework for predictive dynamic temperature management of microprocessor systems.", "DBLP authors": ["Omer Khan", "Sandip Kundu"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681583", "OA papers": [{"PaperId": "https://openalex.org/W4229696195", "PaperTitle": "A framework for predictive dynamic temperature management of microprocessor systems", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Omer Khan", "Sandip Kundu"]}]}, {"DBLP title": "A voltage-frequency island aware energy optimization framework for networks-on-chip.", "DBLP authors": ["Wooyoung Jang", "Duo Ding", "David Z. Pan"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681584", "OA papers": [{"PaperId": "https://openalex.org/W4232663730", "PaperTitle": "A Voltage-Frequency Island aware energy optimization framework for networks-on-chip", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Wooyoung Jang", "None Yongsheng Ding", "David Z. Pan"]}]}, {"DBLP title": "Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design.", "DBLP authors": ["Hamed F. Dadgour", "Vivek De", "Kaustav Banerjee"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681585", "OA papers": [{"PaperId": "https://openalex.org/W4242786083", "PaperTitle": "Statistical modeling of metal-gate Work-Function Variability in emerging device technologies and implications for circuit design", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {}, "Authors": ["Hamed F. Dadgour", "None DE", "Kaustav Banerjee"]}]}, {"DBLP title": "Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits.", "DBLP authors": ["Yiming Li", "Chih-Hong Hwang", "Ta-Ching Yeh", "Tien-Yeh Li"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681586", "OA papers": [{"PaperId": "https://openalex.org/W4252037114", "PaperTitle": "Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Yiming Li", "Chih-Hong Hwang", "None Shang-Yu Yeh", "None Chengbin Li"]}]}, {"DBLP title": "A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects.", "DBLP authors": ["Kuen-Yu Tsai", "Meng-Fu You", "Yi-Chang Lu", "Philip C. W. Ng"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681587", "OA papers": [{"PaperId": "https://openalex.org/W4242818884", "PaperTitle": "A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["None Er-Jung Tsai", "None Meng-Fu You", "None Robert Lu", "Philip Ng"]}]}, {"DBLP title": "Linear analysis of random process variability.", "DBLP authors": ["Victoria Wang", "Dejan Markovic"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681588", "OA papers": [{"PaperId": "https://openalex.org/W3142959495", "PaperTitle": "Linear analysis of random process variability", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Wang", "Markovic"]}]}, {"DBLP title": "Design and optimization of a digital microfluidic biochip for protein crystallization.", "DBLP authors": ["Tao Xu", "Krishnendu Chakrabarty", "Vamsee K. Pamula"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681589", "OA papers": [{"PaperId": "https://openalex.org/W4256257427", "PaperTitle": "Design and optimization of a digital microfluidic biochip for protein crystallization", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 2.0, "Advanced Liquid Logic": 1.0}, "Authors": ["N. Xu", "Krishnendu Chakrabarty", "Vamsee K. Pamula"]}]}, {"DBLP title": "Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction.", "DBLP authors": ["Hushrav Mogal", "Kia Bazargan"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681590", "OA papers": [{"PaperId": "https://openalex.org/W3140535147", "PaperTitle": "Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Mogal", "Bazargan"]}]}, {"DBLP title": "Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions.", "DBLP authors": ["Martin Strasser", "Michael Eick", "Helmut Gr\u00e4b", "Ulf Schlichtmann", "Frank M. Johannes"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681591", "OA papers": [{"PaperId": "https://openalex.org/W3150574859", "PaperTitle": "Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {}, "Authors": ["Strasser", "Eick", "Schlichtmann", "Johannes"]}]}, {"DBLP title": "Optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example.", "DBLP authors": ["Ranko Sredojevic", "Vladimir Stojanovic"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681592", "OA papers": [{"PaperId": "https://openalex.org/W3152269316", "PaperTitle": "Optimization-based framework for simultaneous circuit-and-system design-space exploration: A high-speed link example", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Sredojevic", "Stojanovic"]}]}, {"DBLP title": "Breaking the simulation barrier: SRAM evaluation through norm minimization.", "DBLP authors": ["Lara Dolecek", "Masood Qazi", "Devavrat Shah", "Anantha P. Chandrakasan"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681593", "OA papers": [{"PaperId": "https://openalex.org/W3139804307", "PaperTitle": "Breaking the simulation barrier: SRAM evaluation through norm minimization", "Year": 2008, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"Massachusetts Institute of Technology": 4.0}, "Authors": ["Dolecek", "Qazi", "Shah", "Chandrakasan"]}]}, {"DBLP title": "Power supply noise aware workload assignment for multi-core systems.", "DBLP authors": ["Aida Todri", "Malgorzata Marek-Sadowska", "Joseph N. Kozhaya"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681594", "OA papers": [{"PaperId": "https://openalex.org/W3142685033", "PaperTitle": "Power supply noise aware workload assignment for multi-core systems", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Santa Barbara": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Todri", "Marek-Sadowska", "Kozhaya"]}]}, {"DBLP title": "NTHU-Route 2.0: a fast and stable global router.", "DBLP authors": ["Yen-Jung Chang", "Yu-Ting Lee", "Ting-Chi Wang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681595", "OA papers": [{"PaperId": "https://openalex.org/W4254855014", "PaperTitle": "NTHU-Route 2.0: A fast and stable global router", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {}, "Authors": ["Yen Chang", "Yu-Ting Lee", "Ting-Chi Wang"]}]}, {"DBLP title": "FastRoute3.0: a fast and high quality global router based on virtual capacity.", "DBLP authors": ["Yanheng Zhang", "Yue Xu", "Chris Chu"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681596", "OA papers": [{"PaperId": "https://openalex.org/W4247567994", "PaperTitle": "FastRoute3.0: A fast and high quality global router based on virtual capacity", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Yanheng Zhang", "Yue Xu", "Chris Chu"]}]}, {"DBLP title": "Multi-layer global routing considering via and wire capacities.", "DBLP authors": ["Chin-Hsiung Hsu", "Huang-Yu Chen", "Yao-Wen Chang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681597", "OA papers": [{"PaperId": "https://openalex.org/W4253566331", "PaperTitle": "Multi-layer global routing considering via and wire capacities", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["None Hsun-Jen Hsu", "None wei Chen", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Race analysis for SystemC using model checking.", "DBLP authors": ["Nicolas Blanc", "Daniel Kroening"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681598", "OA papers": [{"PaperId": "https://openalex.org/W3146857539", "PaperTitle": "Race analysis for SystemC using model checking", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Blanc", "Kroening"]}]}, {"DBLP title": "MC-Sim: an efficient simulation tool for MPSoC designs.", "DBLP authors": ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Adam Kaplan", "Mishali Naik", "Glenn Reinman"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681599", "OA papers": [{"PaperId": "https://openalex.org/W3151365514", "PaperTitle": "MC-Sim: An efficient simulation tool for MPSoC designs", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Los Angeles": 6.0}, "Authors": ["Cong", "Gururaj", "Han", "Kaplan", "Naik", "Reinman"]}]}, {"DBLP title": "Verifying external interrupts of embedded microprocessor in SoC with on-chip bus.", "DBLP authors": ["Fu-Ching Yang", "Jing-Kun Zhong", "Ing-Jer Huang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681600", "OA papers": [{"PaperId": "https://openalex.org/W4237731087", "PaperTitle": "Verifying external interrupts of embedded microprocessor in SoC with on-chip bus", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Fu-Ching Yang", "Jing-Kun Zhong", "Ing-Jer Huang"]}]}, {"DBLP title": "SRAM dynamic stability: theory, variability and analysis.", "DBLP authors": ["Wei Dong", "Peng Li", "Garng M. Huang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681601", "OA papers": [{"PaperId": "https://openalex.org/W4255246482", "PaperTitle": "SRAM dynamic stability: Theory, variability and analysis", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Wei Dong", "Peng Li", "Garng M. Huang"]}]}, {"DBLP title": "Impulse sensitivity function analysis of periodic circuits.", "DBLP authors": ["Jaeha Kim", "Brian S. Leibowitz", "Metha Jeeradit"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681602", "OA papers": [{"PaperId": "https://openalex.org/W3140851632", "PaperTitle": "Impulse sensitivity function analysis of periodic circuits", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Rambus (United States)": 3.0}, "Authors": ["Kim", "Leibowitz", "Jeeradit"]}]}, {"DBLP title": "Automated extraction of expert knowledge in analog topology selection and sizing.", "DBLP authors": ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681603", "OA papers": [{"PaperId": "https://openalex.org/W3151432587", "PaperTitle": "Automated extraction of expert knowledge in analog topology selection and sizing", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["McConaghy", "Palmers", "Gielen", "Steyaert"]}]}, {"DBLP title": "Importance sampled circuit learning ensembles for robust analog IC design.", "DBLP authors": ["Peng Gao", "Trent McConaghy", "Georges G. E. Gielen"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681604", "OA papers": [{"PaperId": "https://openalex.org/W4252799654", "PaperTitle": "Importance sampled circuit learning ensembles for robust analog IC design", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yujie Feng", "Trent McConaghy", "Georges Gielen"]}]}, {"DBLP title": "Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization.", "DBLP authors": ["Yesin Ryu", "Taewhan Kim"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681608", "OA papers": [{"PaperId": "https://openalex.org/W4229745658", "PaperTitle": "Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Ryu Ye-Sin", "Taewhan Kim"]}]}, {"DBLP title": "Decoupling capacitance allocation for timing with statistical noise model and timing analysis.", "DBLP authors": ["Takashi Enami", "Masanori Hashimoto", "Takashi Sato"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681609", "OA papers": [{"PaperId": "https://openalex.org/W3140811428", "PaperTitle": "Decoupling capacitance allocation for timing with statistical noise model and timing analysis", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Enami", "Hashimoto", "Sato"]}]}, {"DBLP title": "Transition-aware decoupling-capacitor allocation in power noise reduction.", "DBLP authors": ["Po-Yuan Chen", "Che-Yu Liu", "TingTing Hwang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681610", "OA papers": [{"PaperId": "https://openalex.org/W4234616831", "PaperTitle": "Transition-aware decoupling-capacitor allocation in power noise reduction", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Po-Yuan Chen", "Che-Yu Liu", "TingTing Hwang"]}]}, {"DBLP title": "Placement based multiplier rewiring for cell-based designs.", "DBLP authors": ["Fan Mo", "Robert K. Brayton"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681611", "OA papers": [{"PaperId": "https://openalex.org/W4231357180", "PaperTitle": "Placement based multiplier rewiring for cell-based designs", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Fan Mo", "Robert K. Brayton"]}]}, {"DBLP title": "Correct-by-construction microarchitectural pipelining.", "DBLP authors": ["Timothy Kam", "Michael Kishinevsky", "Jordi Cortadella", "Marc Galceran Oms"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681612", "OA papers": [{"PaperId": "https://openalex.org/W3147194359", "PaperTitle": "Correct-by-construction microarchitectural pipelining", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Kam", "Kishinevsky", "Cortadella", "Galceran-Oms"]}]}, {"DBLP title": "Performance optimization of elastic systems using buffer resizing and buffer insertion.", "DBLP authors": ["Dmitry Bufistov", "Jorge J\u00falvez", "Jordi Cortadella"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681613", "OA papers": [{"PaperId": "https://openalex.org/W3150969051", "PaperTitle": "Performance optimization of elastic systems using buffer resizing and buffer insertion", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Bufistov", "Julvez", "Cortadella"]}]}, {"DBLP title": "Performance estimation and slack matching for pipelined asynchronous architectures with choice.", "DBLP authors": ["Gennette Gill", "Vishal Gupta", "Montek Singh"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681614", "OA papers": [{"PaperId": "https://openalex.org/W3151742652", "PaperTitle": "Performance estimation and slack matching for pipelined asynchronous architectures with choice", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}, "Authors": ["Gill", "Gupta", "Singh"]}]}, {"DBLP title": "Diastolic arrays: throughput-driven reconfigurable computing.", "DBLP authors": ["Myong Hyon Cho", "Chih-Chi Cheng", "Michel A. Kinsy", "G. Edward Suh", "Srinivas Devadas"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681615", "OA papers": [{"PaperId": "https://openalex.org/W4247308861", "PaperTitle": "Diastolic arrays: Throughput-driven reconfigurable computing", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Hansu Cho", "None JIANG Cheng", "Michel A. Kinsy", "G. Edward Suh", "Srinivas Devadas"]}]}, {"DBLP title": "Layout decomposition for double patterning lithography.", "DBLP authors": ["Andrew B. Kahng", "Chul-Hong Park", "Xu Xu", "Hailong Yao"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681616", "OA papers": [{"PaperId": "https://openalex.org/W4254569978", "PaperTitle": "Layout decomposition for double patterning lithography", "Year": 2008, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of California, San Diego": 3.0, "BlazeTech (United States)": 1.0}, "Authors": ["Andrew B. Kahng", "Chul-Hong Park", "Xu Xu", "None Kan Yao"]}]}, {"DBLP title": "Electrically driven optical proximity correction based on linear programming.", "DBLP authors": ["Shayak Banerjee", "Praveen Elakkumanan", "Lars Liebmann", "Michael Orshansky"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681617", "OA papers": [{"PaperId": "https://openalex.org/W3147650799", "PaperTitle": "Electrically driven optical proximity correction based on linear programming", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Banerjee", "Elakkumanan", "Liebmann", "Orshansky"]}]}, {"DBLP title": "A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique.", "DBLP authors": ["Jinyu Zhang", "Wei Xiong", "Yan Wang", "Zhiping Yu", "Min-Chun Tsai"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681618", "OA papers": [{"PaperId": "https://openalex.org/W4236811392", "PaperTitle": "A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Wanping Zhang", "None Xingzhong Xiong", "None Weidong Wang", "None Jingyi Yu", "None Er-Jung Tsai"]}]}, {"DBLP title": "Overlay aware interconnect and timing variation modeling for double patterning technology.", "DBLP authors": ["Jae-Seok Yang", "David Z. Pan"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681619", "OA papers": [{"PaperId": "https://openalex.org/W4253680680", "PaperTitle": "Overlay aware interconnect and timing variation modeling for Double Patterning Technology", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["None Xiaomin Yang", "David Z. Pan"]}]}, {"DBLP title": "Exact basic geometric operations on arbitrary angle polygons using only fixed size integer coordinates.", "DBLP authors": ["Alexey Lvov", "Ulrich Finkler"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681620", "OA papers": [{"PaperId": "https://openalex.org/W3150799657", "PaperTitle": "Exact basic geometric operations on arbitrary angle polygons using only fixed size integer coordinates", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Lvov", "Finkler"]}]}, {"DBLP title": "BSG-Route: a length-matching router for general topology.", "DBLP authors": ["Tan Yan", "Martin D. F. Wong"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681621", "OA papers": [{"PaperId": "https://openalex.org/W4245484162", "PaperTitle": "BSG-Route: A length-matching router for general topology", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Hong Yan", "Martin C.S. Wong"]}]}, {"DBLP title": "Double patterning technology friendly detailed routing.", "DBLP authors": ["Minsik Cho", "Yongchan Ban", "David Z. Pan"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681622", "OA papers": [{"PaperId": "https://openalex.org/W4240804851", "PaperTitle": "Double patterning technology friendly detailed routing", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Sungzoon Cho", "None Yongchan Ban", "David Z. Pan"]}]}, {"DBLP title": "Routing for chip-package-board co-design considering differential pairs.", "DBLP authors": ["Jia-Wei Fang", "Kuan-Hsien Ho", "Yao-Wen Chang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681623", "OA papers": [{"PaperId": "https://openalex.org/W4255120650", "PaperTitle": "Routing for chip-package-board co-design considering differential pairs", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["None Fang", "None Kuah Jian Ho", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Area-I/O flip-chip routing for chip-package co-design.", "DBLP authors": ["Jia-Wei Fang", "Yao-Wen Chang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681624", "OA papers": [{"PaperId": "https://openalex.org/W4231339740", "PaperTitle": "Area-I/O flip-chip routing for chip-package co-design", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["None Fang", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "Obstacle-avoiding rectilinear Steiner tree construction.", "DBLP authors": ["Liang Li", "Evangeline F. Y. Young"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681625", "OA papers": [{"PaperId": "https://openalex.org/W4247537939", "PaperTitle": "Obstacle-avoiding rectilinear Steiner tree construction", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["None Liang Li", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Evaluation of voltage interpolation to address process variations.", "DBLP authors": ["Kevin Brownell", "Gu-Yeon Wei", "David M. Brooks"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681626", "OA papers": [{"PaperId": "https://openalex.org/W4249944677", "PaperTitle": "Evaluation of voltage interpolation to address process variations", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Harvard University": 3.0}, "Authors": ["Kevin Brownell", "None Te-En Wei", "David J. Brooks"]}]}, {"DBLP title": "Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors.", "DBLP authors": ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681627", "OA papers": [{"PaperId": "https://openalex.org/W3146536846", "PaperTitle": "Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}, "Authors": ["Rao", "Vrudhula"]}]}, {"DBLP title": "ROAdNoC: runtime observability for an adaptive network on chip architecture.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "J\u00f6rg Henkel"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681628", "OA papers": [{"PaperId": "https://openalex.org/W4252808968", "PaperTitle": "ROAdNoC: Runtime observability for an adaptive network on chip architecture", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"]}]}, {"DBLP title": "FBT: filled buffer technique to reduce code size for VLIW processors.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681629", "OA papers": [{"PaperId": "https://openalex.org/W3146413196", "PaperTitle": "FBT: Filled Buffer Technique to reduce code size for VLIW processors", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Bonny"]}]}, {"DBLP title": "Advancing supercomputer performance through interconnection topology synthesis.", "DBLP authors": ["Yi Zhu", "Michael B. Taylor", "Scott B. Baden", "Chung-Kuan Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681630", "OA papers": [{"PaperId": "https://openalex.org/W4232870523", "PaperTitle": "Advancing supercomputer performance through interconnection topology synthesis", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yi Zhu", "Michael D. Taylor", "Scott B. Baden", "Chung-Kuan Cheng"]}]}, {"DBLP title": "Texture filter memory: a power-efficient and scalable texture memory architecture for mobile graphics processors.", "DBLP authors": ["B. V. N. Silpa", "Anjul Patney", "Tushar Krishna", "Preeti Ranjan Panda", "G. S. Visweswaran"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681631", "OA papers": [{"PaperId": "https://openalex.org/W3138527527", "PaperTitle": "Texture Filter Memory &amp;#x2014; a power-efficient and scalable texture memory architecture for mobile graphics processors", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Delhi": 5.0}, "Authors": ["B. V. N. Silpa", "Anjul Patney", "Tushar Krishna", "Preeti Ranjan Panda", "G. S. Visweswaran"]}]}, {"DBLP title": "SPM management using Markov chain based data access prediction.", "DBLP authors": ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Ozcan Ozturk"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681632", "OA papers": [{"PaperId": "https://openalex.org/W3150601291", "PaperTitle": "SPM management using Markov chain based data access prediction", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Yemliha", "Srikantaiah", "Kandemir", "Ozturk"]}]}, {"DBLP title": "Process variation aware system-level task allocation using stochastic ordering of delay distributions.", "DBLP authors": ["Love Singhal", "Elaheh Bozorgzadeh"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681633", "OA papers": [{"PaperId": "https://openalex.org/W3150524596", "PaperTitle": "Process variation aware system-level task allocation using stochastic ordering of delay distributions", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Singhal", "Bozorgzadeh"]}]}, {"DBLP title": "Game-theoretic timing analysis.", "DBLP authors": ["Sanjit A. Seshia", "Alexander Rakhlin"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681634", "OA papers": [{"PaperId": "https://openalex.org/W3145223465", "PaperTitle": "Game-theoretic timing analysis", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Berkeley": 2.0}, "Authors": ["Seshia", "Rakhlin"]}]}, {"DBLP title": "Integrated code and data placement in two-dimensional mesh based chip multiprocessors.", "DBLP authors": ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mustafa Karak\u00f6y", "Mary Jane Irwin"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681635", "OA papers": [{"PaperId": "https://openalex.org/W3141475988", "PaperTitle": "Integrated code and data placement in two-dimensional mesh based chip multiprocessors", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yemliha", "Srikantaiah", "Kandemir", "Karakoy", "Irwin"]}]}, {"DBLP title": "Hybrid CMOS-STTRAM non-volatile FPGA: design challenges and optimization approaches.", "DBLP authors": ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681636", "OA papers": [{"PaperId": "https://openalex.org/W3151493671", "PaperTitle": "Hybrid CMOS-STTRAM non-volatile FPGA: Design challenges and optimization approaches", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Paul", "Mukhopadhyay", "Bhunia"]}]}, {"DBLP title": "On the modeling of resistance in graphene nanoribbon (GNR) for future interconnect applications.", "DBLP authors": ["Tamer Ragheb", "Yehia Massoud"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681637", "OA papers": [{"PaperId": "https://openalex.org/W3152099618", "PaperTitle": "On the modeling of resistance in graphene nanoribbon (GNR) for future interconnect applications", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Rice University": 2.0}, "Authors": ["Ragheb", "Massoud"]}]}, {"DBLP title": "A low-overhead fault tolerance scheme for TSV-based 3D network on chip links.", "DBLP authors": ["Igor Loi", "Subhasish Mitra", "Thomas H. Lee", "Shinobu Fujita", "Luca Benini"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681638", "OA papers": [{"PaperId": "https://openalex.org/W3144072891", "PaperTitle": "A low-overhead fault tolerance scheme for TSV-based 3D network on chip links", "Year": 2008, "CitationCount": 124, "EstimatedCitation": 124, "Affiliations": {}, "Authors": ["Loi", "Mitra", "Lee", "Fujita", "Benini"]}]}, {"DBLP title": "ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits.", "DBLP authors": ["Nicholas Allec", "Zyad Hassan", "Li Shang", "Robert P. Dick", "Ronggui Yang"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681639", "OA papers": [{"PaperId": "https://openalex.org/W3142386652", "PaperTitle": "ThermalScope: Multi-Scale Thermal Analysis for Nanometer-Scale Integrated Circuits", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Queen's University": 1.0, "University of Colorado Boulder": 3.0, "Northwestern University": 1.0}, "Authors": ["Allec", "Hassan", "Shang", "Dick", "Yang"]}]}, {"DBLP title": "Parameterized transient thermal behavioral modeling for chip multiprocessors.", "DBLP authors": ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681640", "OA papers": [{"PaperId": "https://openalex.org/W4242180975", "PaperTitle": "Parameterized transient thermal behavioral modeling for chip multiprocessors", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Bo Yang", "Sheldon X.-D. Tan", "Eduardo Pacheco", "Murli Tirumala"]}]}, {"DBLP title": "Temperature aware task sequencing and voltage scaling.", "DBLP authors": ["Ramkumar Jayaseelan", "Tulika Mitra"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681641", "OA papers": [{"PaperId": "https://openalex.org/W3140212905", "PaperTitle": "Temperature aware task sequencing and voltage scaling", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {}, "Authors": ["Jayaseelan", "Mitra"]}]}, {"DBLP title": "Statistical path selection for at-speed test.", "DBLP authors": ["Vladimir Zolotov", "Jinjun Xiong", "Hanif Fatemi", "Chandu Visweswariah"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681642", "OA papers": [{"PaperId": "https://openalex.org/W4235221304", "PaperTitle": "Statistical path selection for at-speed test", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Vladimir Zolotov", "Jinjun Xiong", "Hanif Fatemi", "Chandu Visweswariah"]}]}, {"DBLP title": "Power supply signal calibration techniques for improving detection resolution to hardware Trojans.", "DBLP authors": ["Reza M. Rad", "Xiaoxiao Wang", "Mohammad Tehranipoor", "Jim Plusquellic"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681643", "OA papers": [{"PaperId": "https://openalex.org/W4243378460", "PaperTitle": "Power supply signal calibration techniques for improving detection resolution to hardware Trojans", "Year": 2008, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {"University of Mary": 1.0, "University of Connecticut": 2.0, "University of New Mexico": 1.0}, "Authors": ["Reza E. Rad", "Xiaoxiao Wang", "Mohammad Tehranipoor", "Jim Plusquellic"]}]}, {"DBLP title": "Path-RO: a novel on-chip critical path delay measurement under process variations.", "DBLP authors": ["Xiaoxiao Wang", "Mohammad Tehranipoor", "Ramyanshu Datta"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681644", "OA papers": [{"PaperId": "https://openalex.org/W4249020130", "PaperTitle": "Path-RO: A novel on-chip critical path delay measurement under process variations", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Connecticut": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Xiaoxiao Wang", "Mohammad Tehranipoor", "R. Datta"]}]}, {"DBLP title": "Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms.", "DBLP authors": ["Zhuo Feng", "Peng Li"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681645", "OA papers": [{"PaperId": "https://openalex.org/W4247345144", "PaperTitle": "Multigrid on GPU: Tackling Power Grid Analysis on parallel SIMT platforms", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {}, "Authors": ["Zhuo Feng", "Peng Li"]}]}, {"DBLP title": "Efficient and accurate eye diagram prediction for high speed signaling.", "DBLP authors": ["Rui Shi", "Wenjian Yu", "Yi Zhu", "Chung-Kuan Cheng", "Ernest S. Kuh"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681646", "OA papers": [{"PaperId": "https://openalex.org/W4233824903", "PaperTitle": "Efficient and accurate eye diagram prediction for high speed signaling", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, San Diego": 3.0, "Tsinghua University": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Rui Shi", "Wenjian Yu", "Yi Zhu", "Chung-Kuan Cheng", "Ernest S. Kuh"]}]}, {"DBLP title": "A capacitance solver for incremental variation-aware extraction.", "DBLP authors": ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681647", "OA papers": [{"PaperId": "https://openalex.org/W3149765056", "PaperTitle": "A capacitance solver for incremental variation-aware extraction", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "IBM (United States)": 1.0}, "Authors": ["El-Moselhy", "Elfadel", "Daniel"]}]}, {"DBLP title": "Lightweight secure PUFs.", "DBLP authors": ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681648", "OA papers": [{"PaperId": "https://openalex.org/W3147945423", "PaperTitle": "Lightweight secure PUFs", "Year": 2008, "CitationCount": 182, "EstimatedCitation": 182, "Affiliations": {}, "Authors": ["Majzoobi", "Koushanfar", "Potkonjak"]}]}, {"DBLP title": "Hardware protection and authentication through netlist level obfuscation.", "DBLP authors": ["Rajat Subhra Chakraborty", "Swarup Bhunia"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681649", "OA papers": [{"PaperId": "https://openalex.org/W3150532282", "PaperTitle": "Hardware protection and authentication through netlist level obfuscation", "Year": 2008, "CitationCount": 85, "EstimatedCitation": 85, "Affiliations": {"Case Western Reserve University": 2.0}, "Authors": ["Chakraborty", "Bhunia"]}]}, {"DBLP title": "MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm.", "DBLP authors": ["Jude Angelo Ambrose", "Sri Parameswaran", "Aleksandar Ignjatovic"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681650", "OA papers": [{"PaperId": "https://openalex.org/W3149463215", "PaperTitle": "MUTE-AES: A multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"UNSW Sydney": 3.0}, "Authors": ["Ambrose", "Parameswaran", "Ignjatovic"]}]}, {"DBLP title": "Process variability-aware transient fault modeling and analysis.", "DBLP authors": ["Natasa Miskov-Zivanov", "Kai-Chiang Wu", "Diana Marculescu"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681651", "OA papers": [{"PaperId": "https://openalex.org/W3136574459", "PaperTitle": "Process variability-aware transient fault modeling and analysis", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["K. L. Chopra", "Cheng Zhuo", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "STEEL: a technique for stress-enhanced standard cell library design.", "DBLP authors": ["Brian Cline", "Vivek Joshi", "Dennis Sylvester", "David T. Blaauw"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681652", "OA papers": [{"PaperId": "https://openalex.org/W3148003564", "PaperTitle": "STEEL: A technique for stress-enhanced standard cell library design", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Joshi", "Sylvester", "Blaauw"]}]}, {"DBLP title": "A statistical approach for full-chip gate-oxide reliability analysis.", "DBLP authors": ["Kaviraj Chopra", "Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681653", "OA papers": [{"PaperId": "https://openalex.org/W3147797681", "PaperTitle": "A statistical approach for full-chip gate-oxide reliability analysis", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}, "Authors": ["Chopra", "Zhuo", "Blaauw", "Sylvester"]}]}, {"DBLP title": "Robust FPGA resynthesis based on fault-tolerant Boolean matching.", "DBLP authors": ["Yu Hu", "Zhe Feng", "Lei He", "Rupak Majumdar"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681654", "OA papers": [{"PaperId": "https://openalex.org/W4254542277", "PaperTitle": "Robust FPGA resynthesis based on fault-tolerant Boolean matching", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Jun Hu", "None Zhe Feng", "None Yanlin He", "Rupak Majumdar"]}]}, {"DBLP title": "Fault tolerant placement and defect reconfiguration for nano-FPGAs.", "DBLP authors": ["Amit Agarwal", "Jason Cong", "Brian Tagiku"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681655", "OA papers": [{"PaperId": "https://openalex.org/W3145704529", "PaperTitle": "Fault tolerant placement and defect reconfiguration for nano-FPGAs", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Agarwal", "Cong", "Tagiku"]}]}, {"DBLP title": "Thermal-aware reliability analysis for platform FPGAs.", "DBLP authors": ["Prasanth Mangalagiri", "Sungmin Bae", "Krishnan Ramakrishnan", "Yuan Xie", "Vijaykrishnan Narayanan"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681656", "OA papers": [{"PaperId": "https://openalex.org/W4247230350", "PaperTitle": "Thermal-aware reliability analysis for Platform FPGAs", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Pennsylvania State University": 5.0}, "Authors": ["Prasanth Mangalagiri", "Sung Min Bae", "Ramakrishnan Krishnan", "Wenlei Xie", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Guaranteed stable projection-based model reduction for indefinite and unstable linear systems.", "DBLP authors": ["Bradley N. Bond", "Luca Daniel"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681657", "OA papers": [{"PaperId": "https://openalex.org/W3144438719", "PaperTitle": "Guaranteed stable projection-based model reduction for indefinite and unstable linear systems", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {}, "Authors": ["Daniel"]}]}, {"DBLP title": "Sparse implicit projection (SIP) for reduction of general many-terminal networks.", "DBLP authors": ["Zuochang Ye", "Dmitry Vasilyev", "Zhenhai Zhu", "Joel R. Phillips"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681658", "OA papers": [{"PaperId": "https://openalex.org/W4245942234", "PaperTitle": "Sparse Implicit Projection (SIP) for reduction of general many-terminal networks", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Tian Ye", "Dmitry V. Vasilyev", "None Zhigang Zhu", "Joel R. Phillips"]}]}, {"DBLP title": "Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method.", "DBLP authors": ["Boyuan Yan", "Sheldon X.-D. Tan", "Gengsheng Chen", "Lifeng Wu"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681659", "OA papers": [{"PaperId": "https://openalex.org/W4229527134", "PaperTitle": "Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Hong Yan", "Sheldon X.-D. Tan", "None wei Chen", "None Hong Ren Wu"]}]}, {"DBLP title": "Integrated circuit design with NEM relays.", "DBLP authors": ["Fred Chen", "Hei Kam", "Dejan Markovic", "Tsu-Jae King Liu", "Vladimir Stojanovic", "Elad Alon"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681660", "OA papers": [{"PaperId": "https://openalex.org/W4239175426", "PaperTitle": "Integrated circuit design with NEM relays", "Year": 2008, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "University of California, Berkeley": 3.0, "University of California, Los Angeles": 1.0}, "Authors": ["Fred K. Chen", "Hei Kam", "Dejan Markovic", "Tiehui Liu", "Vladimir Stojanovic", "Elad Alon"]}]}, {"DBLP title": "Module locking in biochemical synthesis.", "DBLP authors": ["Brian Fett", "Marc D. Riedel"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681661", "OA papers": [{"PaperId": "https://openalex.org/W3145514030", "PaperTitle": "Module locking in biochemical synthesis", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Fett", "Riedel"]}]}, {"DBLP title": "Robust reconfigurable filter design using analytic variability quantification techniques.", "DBLP authors": ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681662", "OA papers": [{"PaperId": "https://openalex.org/W3149879227", "PaperTitle": "Robust reconfigurable filter design using analytic variability quantification techniques", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Nieuwoudt", "Kawa", "Massoud"]}]}, {"DBLP title": "Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method.", "DBLP authors": ["Ruiming Li", "An-Jui Shey", "Michel Laudes"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681665", "OA papers": [{"PaperId": "https://openalex.org/W4253431406", "PaperTitle": "Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oracle (United States)": 3.0}, "Authors": ["Ruiming Li", "An-Jui Shey", "Michel Laudes"]}]}, {"DBLP title": "Constrained aggressor set selection for maximum coupling noise.", "DBLP authors": ["Debjit Sinha", "Gregory Schaeffer", "Soroush Abbaspour", "Alex Rubin", "Frank Borkam"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681666", "OA papers": [{"PaperId": "https://openalex.org/W3144899032", "PaperTitle": "Constrained aggressor et selection for maximum coupling noise", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Sinha", "Schaeffer", "Abbaspour", "Rubin", "Borkam"]}]}, {"DBLP title": "Context-sensitive static transistor-level IR analysis.", "DBLP authors": ["Weiqing Guo", "Yu Zhong", "Tom Burd"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681667", "OA papers": [{"PaperId": "https://openalex.org/W4210530243", "PaperTitle": "Context-sensitive static transistor-level IR analysis", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advanced Micro Devices (United States)": 2.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Weiqing Guo", "Yu Zhong", "Tom Burd"]}]}, {"DBLP title": "Frequency-aware PPV: a robust phase macromodel for accurate oscillator noise analysis.", "DBLP authors": ["Xiaolue Lai"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681668", "OA papers": [{"PaperId": "https://openalex.org/W4251629810", "PaperTitle": "Frequency-Aware PPV: A robust phase macromodel for accurate oscillator noise analysis", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Xiaolue Lai"]}]}, {"DBLP title": "Smoothed form of nonlinear phase macromodel for oscillators.", "DBLP authors": ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681669", "OA papers": [{"PaperId": "https://openalex.org/W3150951043", "PaperTitle": "Smoothed form of nonlinear phase macromodel for oscillators", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute for Design Problems in Microelectronics": 4.0}, "Authors": ["Gourary", "Rusakov", "Ulyanov", "Zharov", "Mulvaney", "Gullapalli"]}]}, {"DBLP title": "Comprehensive procedure for fast and accurate coupled oscillator network simulation.", "DBLP authors": ["Prateek Bhansali", "Shweta Srivastava", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "year": 2008, "doi": "https://doi.org/10.1109/ICCAD.2008.4681670", "OA papers": [{"PaperId": "https://openalex.org/W4251780370", "PaperTitle": "Comprehensive procedure for fast and accurate coupled oscillator network simulation", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Prateek Bhansali", "Shweta Srivastava", "Xiaolue Lai", "Jaijeet Roychowdhury"]}]}]