INFO: [VRFC 10-163] Analyzing VHDL file "H:/dev/CSASA/bch_fpga_2/bch_fpga_2.ip_user_files/bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_1/sim/bd_470a_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bd_470a_psr_aclk_0
