{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715530479498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715530479498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 10:14:39 2024 " "Processing started: Sun May 12 10:14:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715530479498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530479498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robotDetector -c robotDetector " "Command: quartus_map --read_settings_files=on --write_settings_files=off robotDetector -c robotDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530479498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715530479680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715530479680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ss7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ss7-bhv " "Found design unit 1: ss7-bhv" {  } { { "ss7.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/ss7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483483 ""} { "Info" "ISGN_ENTITY_NAME" "1 ss7 " "Found entity 1: ss7" {  } { { "ss7.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/ss7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor-bhv " "Found design unit 1: sensor-bhv" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483484 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor " "Found entity 1: sensor" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senaltrigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senaltrigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senalTrigger-bhv " "Found design unit 1: senalTrigger-bhv" {  } { { "senalTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalTrigger.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483484 ""} { "Info" "ISGN_ENTITY_NAME" "1 senalTrigger " "Found entity 1: senalTrigger" {  } { { "senalTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalTrigger.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-bhv " "Found design unit 1: divf-bhv" {  } { { "divf.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/divf.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483485 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktrigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clktrigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkTrigger-bhv " "Found design unit 1: clkTrigger-bhv" {  } { { "clkTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/clkTrigger.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483485 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkTrigger " "Found entity 1: clkTrigger" {  } { { "clkTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/clkTrigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcdistance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcdistance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcDistance-bhv " "Found design unit 1: calcDistance-bhv" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483486 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcDistance " "Found entity 1: calcDistance" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcduty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcduty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcDuty-bhv " "Found design unit 1: calcDuty-bhv" {  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483486 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcDuty " "Found entity 1: calcDuty" {  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senalpwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senalpwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senalPwm-bhv " "Found design unit 1: senalPwm-bhv" {  } { { "senalPwm.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalPwm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483487 ""} { "Info" "ISGN_ENTITY_NAME" "1 senalPwm " "Found entity 1: senalPwm" {  } { { "senalPwm.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalPwm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladormotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladormotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorMotor-bhv " "Found design unit 1: controladorMotor-bhv" {  } { { "controladorMotor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/controladorMotor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483487 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorMotor " "Found entity 1: controladorMotor" {  } { { "controladorMotor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/controladorMotor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controladorMotor " "Elaborating entity \"controladorMotor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715530483513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:cl1 A:bhv " "Elaborating entity \"divf\" using architecture \"A:bhv\" for hierarchy \"divf:cl1\"" {  } { { "controladorMotor.vhd" "cl1" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/controladorMotor.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senalPwm senalPwm:pwm1 A:bhv " "Elaborating entity \"senalPwm\" using architecture \"A:bhv\" for hierarchy \"senalPwm:pwm1\"" {  } { { "controladorMotor.vhd" "pwm1" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/controladorMotor.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sensor sensor:sensor1 A:bhv " "Elaborating entity \"sensor\" using architecture \"A:bhv\" for hierarchy \"sensor:sensor1\"" {  } { { "controladorMotor.vhd" "sensor1" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/controladorMotor.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483514 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst sensor.vhd(81) " "VHDL Process Statement warning at sensor.vhd(81): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715530483517 "|controladorMotor|sensor:sensor1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf sensor:sensor1\|divf:clkS A:bhv " "Elaborating entity \"divf\" using architecture \"A:bhv\" for hierarchy \"sensor:sensor1\|divf:clkS\"" {  } { { "sensor.vhd" "clkS" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clkTrigger sensor:sensor1\|clkTrigger:u2 A:bhv " "Elaborating entity \"clkTrigger\" using architecture \"A:bhv\" for hierarchy \"sensor:sensor1\|clkTrigger:u2\"" {  } { { "sensor.vhd" "u2" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senalTrigger sensor:sensor1\|senalTrigger:u3 A:bhv " "Elaborating entity \"senalTrigger\" using architecture \"A:bhv\" for hierarchy \"sensor:sensor1\|senalTrigger:u3\"" {  } { { "sensor.vhd" "u3" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483531 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en senalTrigger.vhd(14) " "VHDL Process Statement warning at senalTrigger.vhd(14): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "senalTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalTrigger.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715530483531 "|sensor|senalTrigger:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst senalTrigger.vhd(15) " "VHDL Process Statement warning at senalTrigger.vhd(15): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "senalTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalTrigger.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715530483531 "|sensor|senalTrigger:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "echo senalTrigger.vhd(19) " "VHDL Process Statement warning at senalTrigger.vhd(19): signal \"echo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "senalTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalTrigger.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715530483531 "|sensor|senalTrigger:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf sensor:sensor1\|divf:u1 A:bhv " "Elaborating entity \"divf\" using architecture \"A:bhv\" for hierarchy \"sensor:sensor1\|divf:u1\"" {  } { { "sensor.vhd" "u1" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "calcDistance sensor:sensor1\|calcDistance:u4 A:bhv " "Elaborating entity \"calcDistance\" using architecture \"A:bhv\" for hierarchy \"sensor:sensor1\|calcDistance:u4\"" {  } { { "sensor.vhd" "u4" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483532 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en calcDistance.vhd(14) " "VHDL Process Statement warning at calcDistance.vhd(14): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715530483532 "|sensor|calcDistance:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en calcDistance.vhd(40) " "VHDL Process Statement warning at calcDistance.vhd(40): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715530483532 "|sensor|calcDistance:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst calcDistance.vhd(41) " "VHDL Process Statement warning at calcDistance.vhd(41): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715530483532 "|sensor|calcDistance:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ss7 sensor:sensor1\|ss7:display0 A:bhv " "Elaborating entity \"ss7\" using architecture \"A:bhv\" for hierarchy \"sensor:sensor1\|ss7:display0\"" {  } { { "sensor.vhd" "display0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "calcDuty sensor:sensor1\|calcDuty:vel A:bhv " "Elaborating entity \"calcDuty\" using architecture \"A:bhv\" for hierarchy \"sensor:sensor1\|calcDuty:vel\"" {  } { { "sensor.vhd" "vel" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483533 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst calcDuty.vhd(24) " "VHDL Process Statement warning at calcDuty.vhd(24): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715530483534 "|controladorMotor|sensor:sensor1|calcDuty:vel"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:sensor1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:sensor1\|Mod0\"" {  } { { "sensor.vhd" "Mod0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:sensor1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:sensor1\|Mod1\"" {  } { { "sensor.vhd" "Mod1" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:sensor1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:sensor1\|Div0\"" {  } { { "sensor.vhd" "Div0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:sensor1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:sensor1\|Div1\"" {  } { { "sensor.vhd" "Div1" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:sensor1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:sensor1\|Mod2\"" {  } { { "sensor.vhd" "Mod2" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:sensor1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:sensor1\|Mod3\"" {  } { { "sensor.vhd" "Mod3" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:sensor1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:sensor1\|Div2\"" {  } { { "sensor.vhd" "Div2" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:sensor1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:sensor1\|Div3\"" {  } { { "sensor.vhd" "Div3" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:sensor1\|calcDistance:u4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:sensor1\|calcDistance:u4\|Div0\"" {  } { { "calcDistance.vhd" "Div0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:sensor1\|calcDuty:vel\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:sensor1\|calcDuty:vel\|Div0\"" {  } { { "calcDuty.vhd" "Div0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensor:sensor1\|calcDuty:vel\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensor:sensor1\|calcDuty:vel\|Mult0\"" {  } { { "calcDuty.vhd" "Mult0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensor:sensor1\|calcDuty:vel\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensor:sensor1\|calcDuty:vel\|Mult1\"" {  } { { "calcDuty.vhd" "Mult1" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530483826 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715530483826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:sensor1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sensor:sensor1\|lpm_divide:Mod0\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:sensor1\|lpm_divide:Mod0 " "Instantiated megafunction \"sensor:sensor1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483842 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715530483842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:sensor1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"sensor:sensor1\|lpm_divide:Mod1\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:sensor1\|lpm_divide:Mod1 " "Instantiated megafunction \"sensor:sensor1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483946 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715530483946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:sensor1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sensor:sensor1\|lpm_divide:Div0\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530483951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:sensor1\|lpm_divide:Div0 " "Instantiated megafunction \"sensor:sensor1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530483951 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715530483951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530483998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530483998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:sensor1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"sensor:sensor1\|lpm_divide:Div1\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530484000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:sensor1\|lpm_divide:Div1 " "Instantiated megafunction \"sensor:sensor1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484000 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715530484000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_divide_ibo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530484018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530484018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530484023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530484023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530484040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530484040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530484049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530484049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:sensor1\|calcDistance:u4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sensor:sensor1\|calcDistance:u4\|lpm_divide:Div0\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530484068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:sensor1\|calcDistance:u4\|lpm_divide:Div0 " "Instantiated megafunction \"sensor:sensor1\|calcDistance:u4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484069 ""}  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715530484069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_divide_3vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530484087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530484087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530484091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530484091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/alt_u_div_kke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530484102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530484102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:sensor1\|calcDuty:vel\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sensor:sensor1\|calcDuty:vel\|lpm_divide:Div0\"" {  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530484108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:sensor1\|calcDuty:vel\|lpm_divide:Div0 " "Instantiated megafunction \"sensor:sensor1\|calcDuty:vel\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484108 ""}  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715530484108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vco " "Found entity 1: lpm_divide_vco" {  } { { "db/lpm_divide_vco.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_divide_vco.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530484126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530484126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult0\"" {  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530484140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult0 " "Instantiated megafunction \"sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484140 ""}  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715530484140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715530484159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530484159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult1\"" {  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530484163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult1 " "Instantiated megafunction \"sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715530484163 ""}  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715530484163 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 44 -1 0 } } { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 63 0 0 } } { "controladorMotor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/controladorMotor.vhd" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530484386 "|controladorMotor|sensor:sensor1|calcDuty:vel|lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 44 -1 0 } } { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 63 0 0 } } { "controladorMotor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/controladorMotor.vhd" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530484386 "|controladorMotor|sensor:sensor1|calcDuty:vel|lpm_mult:Mult1|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 42 -1 0 } } { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 63 0 0 } } { "controladorMotor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/controladorMotor.vhd" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530484386 "|controladorMotor|sensor:sensor1|calcDuty:vel|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"sensor:sensor1\|calcDuty:vel\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 42 -1 0 } } { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 63 0 0 } } { "controladorMotor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/controladorMotor.vhd" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530484386 "|controladorMotor|sensor:sensor1|calcDuty:vel|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715530484386 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715530484386 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "393 " "Ignored 393 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "225 " "Ignored 225 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1715530484718 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1715530484718 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1715530484718 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sensor:sensor1\|calcDistance:u4\|distancia\[0\] sensor:sensor1\|calcDistance:u4\|distancia\[0\]~_emulated sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1 " "Register \"sensor:sensor1\|calcDistance:u4\|distancia\[0\]\" is converted into an equivalent circuit using register \"sensor:sensor1\|calcDistance:u4\|distancia\[0\]~_emulated\" and latch \"sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715530484737 "|controladorMotor|sensor:sensor1|calcDistance:u4|distancia[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sensor:sensor1\|calcDistance:u4\|distancia\[1\] sensor:sensor1\|calcDistance:u4\|distancia\[1\]~_emulated sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1 " "Register \"sensor:sensor1\|calcDistance:u4\|distancia\[1\]\" is converted into an equivalent circuit using register \"sensor:sensor1\|calcDistance:u4\|distancia\[1\]~_emulated\" and latch \"sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715530484737 "|controladorMotor|sensor:sensor1|calcDistance:u4|distancia[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sensor:sensor1\|calcDistance:u4\|distancia\[2\] sensor:sensor1\|calcDistance:u4\|distancia\[2\]~_emulated sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1 " "Register \"sensor:sensor1\|calcDistance:u4\|distancia\[2\]\" is converted into an equivalent circuit using register \"sensor:sensor1\|calcDistance:u4\|distancia\[2\]~_emulated\" and latch \"sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715530484737 "|controladorMotor|sensor:sensor1|calcDistance:u4|distancia[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sensor:sensor1\|calcDistance:u4\|distancia\[5\] sensor:sensor1\|calcDistance:u4\|distancia\[5\]~_emulated sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1 " "Register \"sensor:sensor1\|calcDistance:u4\|distancia\[5\]\" is converted into an equivalent circuit using register \"sensor:sensor1\|calcDistance:u4\|distancia\[5\]~_emulated\" and latch \"sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715530484737 "|controladorMotor|sensor:sensor1|calcDistance:u4|distancia[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sensor:sensor1\|calcDistance:u4\|distancia\[6\] sensor:sensor1\|calcDistance:u4\|distancia\[6\]~_emulated sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1 " "Register \"sensor:sensor1\|calcDistance:u4\|distancia\[6\]\" is converted into an equivalent circuit using register \"sensor:sensor1\|calcDistance:u4\|distancia\[6\]~_emulated\" and latch \"sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715530484737 "|controladorMotor|sensor:sensor1|calcDistance:u4|distancia[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sensor:sensor1\|calcDistance:u4\|distancia\[7\] sensor:sensor1\|calcDistance:u4\|distancia\[7\]~_emulated sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1 " "Register \"sensor:sensor1\|calcDistance:u4\|distancia\[7\]\" is converted into an equivalent circuit using register \"sensor:sensor1\|calcDistance:u4\|distancia\[7\]~_emulated\" and latch \"sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715530484737 "|controladorMotor|sensor:sensor1|calcDistance:u4|distancia[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sensor:sensor1\|calcDistance:u4\|distancia\[8\] sensor:sensor1\|calcDistance:u4\|distancia\[8\]~_emulated sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1 " "Register \"sensor:sensor1\|calcDistance:u4\|distancia\[8\]\" is converted into an equivalent circuit using register \"sensor:sensor1\|calcDistance:u4\|distancia\[8\]~_emulated\" and latch \"sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715530484737 "|controladorMotor|sensor:sensor1|calcDistance:u4|distancia[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sensor:sensor1\|calcDistance:u4\|distancia\[9\] sensor:sensor1\|calcDistance:u4\|distancia\[9\]~_emulated sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1 " "Register \"sensor:sensor1\|calcDistance:u4\|distancia\[9\]\" is converted into an equivalent circuit using register \"sensor:sensor1\|calcDistance:u4\|distancia\[9\]~_emulated\" and latch \"sensor:sensor1\|calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715530484737 "|controladorMotor|sensor:sensor1|calcDistance:u4|distancia[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1715530484737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715530487678 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:sensor1\|distanciaMax\[31\] Low " "Register sensor:sensor1\|distanciaMax\[31\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 93 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715530487758 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:sensor1\|distanciaMax\[0\] Low " "Register sensor:sensor1\|distanciaMax\[0\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 93 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715530487758 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:sensor1\|distanciaActual\[31\] Low " "Register sensor:sensor1\|distanciaActual\[31\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 93 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715530487758 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:sensor1\|distanciaActual\[0\] Low " "Register sensor:sensor1\|distanciaActual\[0\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 93 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715530487758 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:sensor1\|dty\[31\] Low " "Register sensor:sensor1\|dty\[31\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 93 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715530487758 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:sensor1\|dty\[0\] Low " "Register sensor:sensor1\|dty\[0\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 93 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715530487758 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:sensor1\|calcDistance:u4\|distancia\[31\] Low " "Register sensor:sensor1\|calcDistance:u4\|distancia\[31\] will power up to Low" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715530487758 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:sensor1\|calcDuty:vel\|velocidad\[31\] Low " "Register sensor:sensor1\|calcDuty:vel\|velocidad\[31\] will power up to Low" {  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715530487758 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:sensor1\|calcDuty:vel\|velocidad\[0\] Low " "Register sensor:sensor1\|calcDuty:vel\|velocidad\[0\] will power up to Low" {  } { { "calcDuty.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715530487758 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1715530487758 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sensor:sensor1\|calcDuty:vel\|Add3~0 " "Logic cell \"sensor:sensor1\|calcDuty:vel\|Add3~0\"" {  } { { "calcDuty.vhd" "Add3~0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDuty.vhd" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715530489192 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1715530489192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715530489473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715530489473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11384 " "Implemented 11384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715530489664 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715530489664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11324 " "Implemented 11324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715530489664 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715530489664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715530489664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715530489680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 10:14:49 2024 " "Processing ended: Sun May 12 10:14:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715530489680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715530489680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715530489680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715530489680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715530490552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715530490552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 10:14:50 2024 " "Processing started: Sun May 12 10:14:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715530490552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715530490552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off robotDetector -c robotDetector " "Command: quartus_fit --read_settings_files=off --write_settings_files=off robotDetector -c robotDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715530490552 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715530490589 ""}
{ "Info" "0" "" "Project  = robotDetector" {  } {  } 0 0 "Project  = robotDetector" 0 0 "Fitter" 0 0 1715530490589 ""}
{ "Info" "0" "" "Revision = robotDetector" {  } {  } 0 0 "Revision = robotDetector" 0 0 "Fitter" 0 0 1715530490589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715530490672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715530490672 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "robotDetector 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"robotDetector\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715530490692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715530490709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715530490709 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715530490852 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715530490855 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715530490943 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715530490943 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 23692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715530490951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 23694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715530490951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 23696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715530490951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 23698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715530490951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 23700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715530490951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 23702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715530490951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 23704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715530490951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 23706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715530490951 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715530490951 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715530490951 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715530490951 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715530490951 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715530490951 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715530490953 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715530491992 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "robotDetector.sdc " "Synopsys Design Constraints File file not found: 'robotDetector.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715530491995 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715530491995 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715530492031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715530492032 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715530492032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715530492240 ""}  } { { "controladorMotor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/controladorMotor.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 23685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715530492240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor:sensor1\|divf:clkS\|clkl  " "Automatically promoted node sensor:sensor1\|divf:clkS\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715530492240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:sensor1\|divf:clkS\|clkl~0 " "Destination node sensor:sensor1\|divf:clkS\|clkl~0" {  } { { "divf.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/divf.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 18339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715530492240 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715530492240 ""}  } { { "divf.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/divf.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715530492240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor:sensor1\|divf:u1\|clkl  " "Automatically promoted node sensor:sensor1\|divf:u1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715530492240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:sensor1\|divf:u1\|clkl~0 " "Destination node sensor:sensor1\|divf:u1\|clkl~0" {  } { { "divf.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/divf.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 19301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715530492240 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715530492240 ""}  } { { "divf.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/divf.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715530492240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:cl1\|clkl  " "Automatically promoted node divf:cl1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715530492240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:cl1\|clkl~0 " "Destination node divf:cl1\|clkl~0" {  } { { "divf.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/divf.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 18478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715530492240 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715530492240 ""}  } { { "divf.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/divf.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715530492240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715530492680 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715530492681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715530493037 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715530493039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715530493040 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715530493042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715530493106 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715530493107 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715530493107 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715530493418 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715530493425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715530494177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715530494696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715530494727 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715530500231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715530500231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715530500943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715530502524 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715530502524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715530505213 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715530505213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715530505215 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715530505381 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715530505403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715530506169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715530506170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715530507150 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715530508121 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/output_files/robotDetector.fit.smsg " "Generated suppressed messages file C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/output_files/robotDetector.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715530508741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6742 " "Peak virtual memory: 6742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715530509421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 10:15:09 2024 " "Processing ended: Sun May 12 10:15:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715530509421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715530509421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715530509421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715530509421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715530510247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715530510247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 10:15:10 2024 " "Processing started: Sun May 12 10:15:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715530510247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715530510247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off robotDetector -c robotDetector " "Command: quartus_asm --read_settings_files=off --write_settings_files=off robotDetector -c robotDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715530510247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715530510424 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715530511297 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715530511357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715530511714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 10:15:11 2024 " "Processing ended: Sun May 12 10:15:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715530511714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715530511714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715530511714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715530511714 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715530512316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715530512554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715530512554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 10:15:12 2024 " "Processing started: Sun May 12 10:15:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715530512554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715530512554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta robotDetector -c robotDetector " "Command: quartus_sta robotDetector -c robotDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715530512555 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715530512594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715530512713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715530512713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530512730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530512730 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1715530512933 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "robotDetector.sdc " "Synopsys Design Constraints File file not found: 'robotDetector.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715530513011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530513011 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensor:sensor1\|divf:clkS\|clkl sensor:sensor1\|divf:clkS\|clkl " "create_clock -period 1.000 -name sensor:sensor1\|divf:clkS\|clkl sensor:sensor1\|divf:clkS\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715530513026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715530513026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name echo echo " "create_clock -period 1.000 -name echo echo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715530513026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensor:sensor1\|divf:u1\|clkl sensor:sensor1\|divf:u1\|clkl " "create_clock -period 1.000 -name sensor:sensor1\|divf:u1\|clkl sensor:sensor1\|divf:u1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715530513026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:cl1\|clkl divf:cl1\|clkl " "create_clock -period 1.000 -name divf:cl1\|clkl divf:cl1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715530513026 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715530513026 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715530513043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715530513044 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715530513044 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715530513048 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1715530513056 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715530513060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -144.734 " "Worst-case setup slack is -144.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -144.734           -4719.976 sensor:sensor1\|divf:clkS\|clkl  " " -144.734           -4719.976 sensor:sensor1\|divf:clkS\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.551            -287.940 echo  " "  -40.551            -287.940 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.110            -101.493 clk  " "   -4.110            -101.493 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.180             -17.428 divf:cl1\|clkl  " "   -2.180             -17.428 divf:cl1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.640             -18.863 sensor:sensor1\|divf:u1\|clkl  " "   -1.640             -18.863 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530513061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 sensor:sensor1\|divf:u1\|clkl  " "    0.264               0.000 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 sensor:sensor1\|divf:clkS\|clkl  " "    0.281               0.000 sensor:sensor1\|divf:clkS\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk  " "    0.347               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 divf:cl1\|clkl  " "    0.649               0.000 divf:cl1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.555               0.000 echo  " "    4.555               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530513065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.065 " "Worst-case recovery slack is -2.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.065             -22.727 echo  " "   -2.065             -22.727 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.153             -18.448 sensor:sensor1\|divf:u1\|clkl  " "   -1.153             -18.448 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530513066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.538 " "Worst-case removal slack is 1.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 sensor:sensor1\|divf:u1\|clkl  " "    1.538               0.000 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.619               0.000 echo  " "    1.619               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530513068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.553 clk  " "   -3.000             -74.553 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.836 echo  " "   -3.000             -19.836 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -140.300 sensor:sensor1\|divf:clkS\|clkl  " "   -1.403            -140.300 sensor:sensor1\|divf:clkS\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 sensor:sensor1\|divf:u1\|clkl  " "   -1.403             -22.448 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:cl1\|clkl  " "   -1.403             -15.433 divf:cl1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530513068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530513068 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715530513080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715530513096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715530514128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715530514272 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715530514283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -131.300 " "Worst-case setup slack is -131.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -131.300           -4282.868 sensor:sensor1\|divf:clkS\|clkl  " " -131.300           -4282.868 sensor:sensor1\|divf:clkS\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.828            -261.344 echo  " "  -36.828            -261.344 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.770             -88.513 clk  " "   -3.770             -88.513 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906             -14.753 divf:cl1\|clkl  " "   -1.906             -14.753 divf:cl1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.381             -15.663 sensor:sensor1\|divf:u1\|clkl  " "   -1.381             -15.663 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530514283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 sensor:sensor1\|divf:clkS\|clkl  " "    0.291               0.000 sensor:sensor1\|divf:clkS\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 sensor:sensor1\|divf:u1\|clkl  " "    0.365               0.000 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 divf:cl1\|clkl  " "    0.601               0.000 divf:cl1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.198               0.000 echo  " "    4.198               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530514288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.855 " "Worst-case recovery slack is -1.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.855             -20.282 echo  " "   -1.855             -20.282 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.983             -15.728 sensor:sensor1\|divf:u1\|clkl  " "   -0.983             -15.728 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530514289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.387 " "Worst-case removal slack is 1.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.387               0.000 sensor:sensor1\|divf:u1\|clkl  " "    1.387               0.000 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.444               0.000 echo  " "    1.444               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530514291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.553 clk  " "   -3.000             -74.553 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.836 echo  " "   -3.000             -19.836 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -140.300 sensor:sensor1\|divf:clkS\|clkl  " "   -1.403            -140.300 sensor:sensor1\|divf:clkS\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 sensor:sensor1\|divf:u1\|clkl  " "   -1.403             -22.448 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:cl1\|clkl  " "   -1.403             -15.433 divf:cl1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530514291 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715530514302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715530514444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715530514448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -59.536 " "Worst-case setup slack is -59.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.536           -1919.232 sensor:sensor1\|divf:clkS\|clkl  " "  -59.536           -1919.232 sensor:sensor1\|divf:clkS\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.225            -112.942 echo  " "  -16.225            -112.942 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297             -15.294 clk  " "   -1.297             -15.294 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -1.574 divf:cl1\|clkl  " "   -0.288              -1.574 divf:cl1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.288 sensor:sensor1\|divf:u1\|clkl  " "   -0.046              -0.288 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530514449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.196 " "Worst-case hold slack is -0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.196              -3.136 sensor:sensor1\|divf:u1\|clkl  " "   -0.196              -3.136 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.102 sensor:sensor1\|divf:clkS\|clkl  " "   -0.102              -0.102 sensor:sensor1\|divf:clkS\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk  " "    0.151               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 divf:cl1\|clkl  " "    0.252               0.000 divf:cl1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.965               0.000 echo  " "    1.965               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530514453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.545 " "Worst-case recovery slack is -0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545              -5.318 echo  " "   -0.545              -5.318 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 sensor:sensor1\|divf:u1\|clkl  " "    0.044               0.000 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530514454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.658 " "Worst-case removal slack is 0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 sensor:sensor1\|divf:u1\|clkl  " "    0.658               0.000 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 echo  " "    0.762               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530514456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.820 clk  " "   -3.000             -55.820 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.123 echo  " "   -3.000             -17.123 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -100.000 sensor:sensor1\|divf:clkS\|clkl  " "   -1.000            -100.000 sensor:sensor1\|divf:clkS\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 sensor:sensor1\|divf:u1\|clkl  " "   -1.000             -16.000 sensor:sensor1\|divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:cl1\|clkl  " "   -1.000             -11.000 divf:cl1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715530514456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715530514456 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715530514884 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715530514914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5044 " "Peak virtual memory: 5044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715530514969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 10:15:14 2024 " "Processing ended: Sun May 12 10:15:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715530514969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715530514969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715530514969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715530514969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1715530515748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715530515748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 10:15:15 2024 " "Processing started: Sun May 12 10:15:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715530515748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715530515748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off robotDetector -c robotDetector " "Command: quartus_eda --read_settings_files=off --write_settings_files=off robotDetector -c robotDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715530515749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715530515986 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robotDetector.vho C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/simulation/questa/ simulation " "Generated file robotDetector.vho in folder \"C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715530516566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715530516611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 10:15:16 2024 " "Processing ended: Sun May 12 10:15:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715530516611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715530516611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715530516611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715530516611 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715530517194 ""}
