// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2020 MediaTek Inc.
 */
#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/iopoll.h>
#include <linux/module.h>
#include <linux/mfd/syscon.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_clk.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <linux/pm_domain.h>
#include <linux/regmap.h>
#include <linux/regulator/consumer.h>

#include "apusys-pm-domains.h"
#include "apusys_pm_ctl_reg.h"

#define MTK_POLL_DELAY_US		10
#define MTK_POLL_TIMEOUT		USEC_PER_SEC

struct apusys {
	struct device *dev;

	struct regmap *rpc;
	struct regmap *acc;
	struct regmap *vcore;
	struct regmap *conn;
	struct regmap *conn1;
	struct regmap *ao_ctrl;
	struct regmap *infracfg;

	struct regulator *reg_vsram;

	const struct apusys_data *data;
	struct genpd_onecell_data pd_data;
	struct generic_pm_domain *domains[];
};

struct apusys_domain {
	struct generic_pm_domain genpd;
	const struct apusys_domain_data *data;
	struct apusys *apusys;
	int num_clks;
	struct clk_bulk_data *clks;
	struct regulator *supply;
};

#define to_apusys_domain(gpd) container_of(gpd, struct apusys_domain, genpd)

static const struct apusys_domain_data apusys_domain_data_mt8195[] = {
	[MT8195_POWER_DOMAIN_APUSYS_TOP] = {
		.domain_idx = 0,
		.acc_inverse = 0,
		.acc_set_offs = APUSYS_ACC_CONFG_SET0,
		.acc_clr_offs = APUSYS_ACC_CONFG_CLR0,
		.acc2nd_set_offs = APUSYS_ACC_CONFG_SET7,
		.acc2nd_clr_offs = APUSYS_ACC_CONFG_CLR7,
	},

	[MT8195_POWER_DOMAIN_APUSYS_VPU0] = {
		.domain_idx = 2,
		.acc_inverse = 0,
		.acc_set_offs = APUSYS_ACC_CONFG_SET1,
		.acc_clr_offs = APUSYS_ACC_CONFG_CLR1,
		.acc2nd_set_offs = 0xFFFFFFFF,
		.acc2nd_clr_offs = 0xFFFFFFFF,
	},

	[MT8195_POWER_DOMAIN_APUSYS_VPU1] = {
		.domain_idx = 3,
		.acc_inverse = 1,
		.acc_set_offs = APUSYS_ACC_CONFG_SET2,
		.acc_clr_offs = APUSYS_ACC_CONFG_CLR2,
		.acc2nd_set_offs = 0xFFFFFFFF,
		.acc2nd_clr_offs = 0xFFFFFFFF,
	},

	[MT8195_POWER_DOMAIN_APUSYS_MDLA0] = {
		.domain_idx = 6,
		.acc_inverse = 0,
		.acc_set_offs = APUSYS_ACC_CONFG_SET4,
		.acc_clr_offs = APUSYS_ACC_CONFG_CLR4,
		.acc2nd_set_offs = 0xFFFFFFFF,
		.acc2nd_clr_offs = 0xFFFFFFFF,
	},

	[MT8195_POWER_DOMAIN_APUSYS_MDLA1] = {
		.domain_idx = 7,
		.acc_inverse = 1,
		.acc_set_offs = APUSYS_ACC_CONFG_SET5,
		.acc_clr_offs = APUSYS_ACC_CONFG_CLR5,
		.acc2nd_set_offs = 0xFFFFFFFF,
		.acc2nd_clr_offs = 0xFFFFFFFF,
	},
};

static const struct apusys_subdomain apusys_subdomain_mt8195[] = {
	{MT8195_POWER_DOMAIN_APUSYS_TOP, MT8195_POWER_DOMAIN_APUSYS_VPU0},
	{MT8195_POWER_DOMAIN_APUSYS_TOP, MT8195_POWER_DOMAIN_APUSYS_VPU1},
	{MT8195_POWER_DOMAIN_APUSYS_TOP, MT8195_POWER_DOMAIN_APUSYS_MDLA0},
	{MT8195_POWER_DOMAIN_APUSYS_TOP, MT8195_POWER_DOMAIN_APUSYS_MDLA1},
};

static const struct apusys_data mt8195_apusys_data = {
	.domains_data = apusys_domain_data_mt8195,
	.num_domains = ARRAY_SIZE(apusys_domain_data_mt8195),
	.subdomains = apusys_subdomain_mt8195,
	.num_subdomains = ARRAY_SIZE(apusys_subdomain_mt8195),
};

static bool apusys_domain_is_on(struct apusys_domain *pd)
{

	/* A domain is on when both status bits are set. */
	return true;
}

static int apusys_top_power_on(struct generic_pm_domain *genpd)
{
	struct apusys_domain *pd = to_apusys_domain(genpd);
	struct apusys *apusys = pd->apusys;
	struct regmap *acc = apusys->acc;
	int ret = 0, tmp = 0;

	/* pr_info("%s +\n", __func__); */
	if (apusys->reg_vsram) {
		ret = regulator_enable(apusys->reg_vsram);
		if (ret < 0)
			return ret;
	}

	if (pd->supply) {
		ret = regulator_enable(pd->supply);
		if (ret < 0)
			goto err_regulator;
	}

	regmap_clear_bits(apusys->infracfg, APUSYS_BUCK_ISOLATION, 0x00000021);

	ret = clk_bulk_prepare_enable(pd->num_clks, pd->clks);
	if (ret)
		goto err_clk;

	regmap_write(acc, pd->data->acc_set_offs, BIT(BIT_CGEN_APU));
	regmap_write(acc, pd->data->acc2nd_set_offs, BIT(BIT_CGEN_APU));

	regmap_set_bits(apusys->infracfg, APUSYS_SPM_CROSS_WAKE_M01_REQ, APMCU_WAKEUP_APU);

	/* pr_info("%s SPM: wait until PWR_ACK = 1\n", __func__); */
	ret = regmap_read_poll_timeout(apusys->infracfg, APUSYS_OTHER_PWR_STATUS,
				       tmp, (tmp & (0x1UL << 4)) == (0x1UL << 4),
				       MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
	if (ret < 0)
		goto err_pwr_ack;

	/* pr_info("%s RPC: wait until PWR ON complete = 1\n", __func__); */
	ret = regmap_read_poll_timeout(apusys->rpc, APUSYS_RPC_INTF_PWR_RDY,
				       tmp,
				       (tmp & (0x1UL << 0)) == (0x1UL << 0),
				       MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
	if (ret < 0)
		goto err_pwr_ack;

	/* pr_info("%s bus/sleep protect CG on\n", __func__); */
	regmap_clear_bits(apusys->ao_ctrl, APUSYS_CSR_DUMMY_0, 0x3);

	regmap_write(apusys->vcore, APUSYS_VCORE_CG_CLR, 0xFFFFFFFF);
	regmap_write(apusys->conn,  APUSYS_CONN_CG_CLR,  0xFFFFFFFF);
	regmap_write(apusys->conn1, APUSYS_CONN1_CG_CLR, 0xFFFFFFFF);

	/* pr_info("%s -\n", __func__); */
	return 0;

err_pwr_ack:
	clk_bulk_disable_unprepare(pd->num_clks, pd->clks);
err_clk:
	if (pd->supply)
		ret = regulator_disable(pd->supply);
err_regulator:
	if (apusys->reg_vsram)
		ret = regulator_disable(apusys->reg_vsram);

	dev_dbg(apusys->dev, "Failed to power on apusys top\n");
	return ret;
}

static int apusys_top_power_off(struct generic_pm_domain *genpd)
{
	struct apusys_domain *pd = to_apusys_domain(genpd);
	struct apusys *apusys = pd->apusys;
	int ret = 0, tmp = 0;

	regmap_write(apusys->vcore, APUSYS_VCORE_CG_CLR, 0xFFFFFFFF);
	regmap_write(apusys->conn,  APUSYS_CONN_CG_CLR,  0xFFFFFFFF);
	regmap_write(apusys->conn1, APUSYS_CONN1_CG_CLR, 0xFFFFFFFF);

	/* pr_info("%s SPM:  subsys power off (APU_CONN/APU_VCORE)\n", __func__); */
	regmap_clear_bits(apusys->infracfg,
			  APUSYS_SPM_CROSS_WAKE_M01_REQ, APMCU_WAKEUP_APU);

	/* pr_info("%s RPC:  sleep request enable\n", __func__); */
	regmap_set_bits(apusys->rpc, APUSYS_RPC_TOP_CON, 0x01);

	/* pr_info("%s RPC: wait until PWR down complete = 0\n", __func__); */
	ret = regmap_read_poll_timeout(apusys->rpc, APUSYS_RPC_INTF_PWR_RDY,
				       tmp, (tmp & (0x1UL << 0)) == 0x0,
				       MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
	if (ret < 0)
		return ret;

	/* pr_info("%s SPM: wait until PWR_ACK = 0\n", __func__); */
	ret = regmap_read_poll_timeout(apusys->infracfg, APUSYS_OTHER_PWR_STATUS,
				       tmp, (tmp & (0x1UL << 4)) == 0x0,
				       MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
	if (ret < 0)
		return ret;

	regmap_write(apusys->acc, pd->data->acc_clr_offs, BIT(BIT_CGEN_APU));
	regmap_write(apusys->acc, pd->data->acc2nd_clr_offs, BIT(BIT_CGEN_APU));

	clk_bulk_disable_unprepare(pd->num_clks, pd->clks);

	/* pr_info("%s SPM: Enable IPU external buck iso\n", __func__); */
	regmap_set_bits(apusys->infracfg, APUSYS_BUCK_ISOLATION, 0x00000021);

	if (apusys->reg_vsram) {
		ret = regulator_disable(apusys->reg_vsram);
		if (ret < 0)
			return ret;
	}

	if (pd->supply) {
		ret = regulator_disable(pd->supply);
		if (ret < 0)
			return ret;
	}

	return 0;
}

static int apusys_power_on(struct generic_pm_domain *genpd)
{
	return 0;
}

static int apusys_power_off(struct generic_pm_domain *genpd)
{
	return 0;
}

static void apusys_init_hw(struct apusys *apusys, struct apusys_domain *pd)
{
	struct regmap *acc = apusys->acc;
	u32 mask = 0;

	// mask RPC IRQ and bypass WFI
	mask = BIT(BIT_ABORT_DISABLE) | BIT(BIT_ABORT_IRQ_MASK) |
		BIT(BIT_WAKEUP_IRQ_MASK) | BIT(BIT_DDR_EN_SEL0) |
		BIT(BIT_BYASS_WFI);
	regmap_set_bits(apusys->rpc, APUSYS_RPC_TOP_SEL, mask);

	regmap_set_bits(apusys->rpc, APUSYS_RPC_TOP_CON,
					BIT(BIT_APU_BUCK_ELS_EN));

	regmap_write(acc, pd->data->acc_set_offs, BIT(BIT_SEL_APU));
	regmap_write(acc, pd->data->acc_clr_offs, BIT(BIT_CGEN_SOC));
	regmap_write(acc, pd->data->acc_set_offs, BIT(BIT_SEL_APU_DIV2));

	regmap_write(acc, pd->data->acc2nd_set_offs, BIT(BIT_SEL_APU));
	regmap_write(acc, pd->data->acc2nd_clr_offs, BIT(BIT_CGEN_SOC));
	regmap_write(acc, pd->data->acc2nd_set_offs, BIT(BIT_SEL_APU_DIV2));
}

static struct
generic_pm_domain *apusys_add_one_domain(struct apusys *apusys,
					 struct device_node *node)
{
	const struct apusys_domain_data *domain_data;
	struct apusys_domain *pd;
	int i, ret;
	struct clk *clk;
	u32 id;

	ret = of_property_read_u32(node, "reg", &id);
	if (ret) {
		dev_dbg(apusys->dev, "%pOF: failed to retrieve domain id from reg: %d\n",
			node, ret);
		return ERR_PTR(-EINVAL);
	}

	if (id >= apusys->data->num_domains) {
		dev_dbg(apusys->dev, "%pOF: invalid domain id %d\n", node, id);
		return ERR_PTR(-EINVAL);
	}

	domain_data = &apusys->data->domains_data[id];

	pd = devm_kzalloc(apusys->dev, sizeof(*pd), GFP_KERNEL);
	if (!pd)
		return ERR_PTR(-ENOMEM);

	pd->data   = domain_data;
	pd->apusys = apusys;

	pd->num_clks = of_clk_get_parent_count(node);
	if (pd->num_clks > 0) {
		pd->clks = devm_kcalloc(apusys->dev, pd->num_clks,
					sizeof(*pd->clks), GFP_KERNEL);
		if (!pd->clks)
			return ERR_PTR(-ENOMEM);
	}

	for (i = 0; i < pd->num_clks; i++) {
		clk = of_clk_get(node, i);
		if (IS_ERR(clk)) {
			ret = PTR_ERR(clk);
			dev_dbg(apusys->dev,
				"%pOF: failed to get clk at index %d: %d\n",
				node, i, ret);
			goto err_put_clocks;
		}
		pd->clks[i].clk = clk;
	}

	dev_info(apusys->dev,
		"try devm_regulator_get on %s\n", node->name);
	pd->supply = devm_regulator_get_optional(apusys->dev, node->name);
	if (IS_ERR(pd->supply))
		pd->supply = NULL;

	if (apusys->domains[id]) {
		ret = -EINVAL;
		dev_dbg(apusys->dev,
			"power domain with id %d already exists\n", id);
		goto err_put_clocks;
	}

	pd->genpd.name = node->name;
	if (id == MT8195_POWER_DOMAIN_APUSYS_TOP) {
		pd->genpd.power_off = apusys_top_power_off;
		pd->genpd.power_on = apusys_top_power_on;
	} else {
		pd->genpd.power_off = apusys_power_off;
		pd->genpd.power_on = apusys_power_on;
	}

	/*
	 * Initially turn on all domains to make the domains usable
	 * with !CONFIG_PM and to get the hardware in sync with the
	 * software.  The unused domains will be switched off during
	 * late_init time.
	 */

	ret = pd->genpd.power_on(&pd->genpd);
	if (ret < 0) {
		dev_dbg(apusys->dev, "%pOF: failed to power on domain: %d\n", node, ret);
		goto err_put_clocks;
	}

	if (id == MT8195_POWER_DOMAIN_APUSYS_TOP)
		apusys_init_hw(apusys, pd);

	pm_genpd_init(&pd->genpd, NULL, false);

	apusys->domains[id] = &pd->genpd;

	dev_info(apusys->dev, "genpd add domains %s\n", pd->genpd.name);

	return apusys->pd_data.domains[id];

err_put_clocks:
	clk_bulk_put(pd->num_clks, pd->clks);
	return ERR_PTR(ret);
}

static void apusys_remove_one_domain(struct apusys_domain *pd)
{
	int ret;

	if (apusys_domain_is_on(pd) && pd->genpd.power_off)
		pd->genpd.power_off(&pd->genpd);

	/*
	 * We're in the error cleanup already, so we only complain,
	 * but won't emit another error on top of the original one.
	 */
	ret = pm_genpd_remove(&pd->genpd);
	if (ret < 0)
		dev_dbg(pd->apusys->dev,
			"failed to remove domain '%s' : %d - state may be inconsistent\n",
			pd->genpd.name, ret);

	clk_bulk_put(pd->num_clks, pd->clks);
}

static void apusys_domain_cleanup(struct apusys *apusys)
{
	struct generic_pm_domain *genpd;
	struct apusys_domain *pd;
	int i;

	for (i = apusys->pd_data.num_domains - 1; i >= 0; i--) {
		genpd = apusys->pd_data.domains[i];
		if (genpd) {
			pd = to_apusys_domain(genpd);
			apusys_remove_one_domain(pd);
		}
	}
}

static const struct of_device_id apusys_of_match[] = {
	{
		.compatible = "mediatek,apusys-power-controller",
		.data = &mt8195_apusys_data,
	},
	{ }
};

static int apusys_syscon_regmap(struct regmap **base,
				struct device *dev,
				const char *phandle_name)
{
	*base = syscon_regmap_lookup_by_phandle(dev->of_node, phandle_name);

	if (IS_ERR(*base)) {
		dev_dbg(dev, "Cannot find %s: %ld\n",
			phandle_name, PTR_ERR(*base));
		return PTR_ERR(*base);
	}
	return 0;
}

static int apusys_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	struct genpd_onecell_data *pd_data;
	const struct apusys_data *data;
	struct device_node *node;
	struct apusys *apusys;
	int i, ret;

	data = of_device_get_match_data(&pdev->dev);
	if (!data) {
		dev_dbg(dev, "no power controller data\n");
		return -EINVAL;
	}

	apusys = devm_kzalloc(dev, struct_size(apusys, domains, data->num_domains), GFP_KERNEL);
	if (!apusys)
		return -ENOMEM;

	apusys->dev = dev;
	apusys->data = data;

	apusys->pd_data.domains = apusys->domains;
	apusys->pd_data.num_domains = data->num_domains;

	//Vsram
	apusys->reg_vsram = devm_regulator_get_optional(&pdev->dev, "vsram");
	if (IS_ERR(apusys->reg_vsram)) {
		apusys->reg_vsram = NULL;
		return -EPROBE_DEFER;
	}

	apusys->infracfg = syscon_regmap_lookup_by_phandle(np, "mediatek,scpsys");
	if (IS_ERR(apusys->infracfg)) {
		dev_dbg(dev, "mediatek,scpsys available\n");
		return PTR_ERR(apusys->infracfg);
	}

	ret  = apusys_syscon_regmap(&apusys->rpc, dev, "mediatek,apu_rpc");
	if (ret)
		return ret;

	ret  = apusys_syscon_regmap(&apusys->conn, dev, "mediatek,apu_conn");
	if (ret)
		return ret;

	ret = apusys_syscon_regmap(&apusys->conn1, dev, "mediatek,apu_conn1");
	if (ret)
		return ret;

	ret = apusys_syscon_regmap(&apusys->vcore, dev, "mediatek,apu_vcore");
	if (ret)
		return ret;

	ret = apusys_syscon_regmap(&apusys->acc, dev, "mediatek,apu_acc");
	if (ret)
		return ret;

	ret = apusys_syscon_regmap(&apusys->ao_ctrl, dev, "mediatek,apu_ao_ctrl");
	if (ret)
		return ret;

	for_each_available_child_of_node(np, node) {
		struct generic_pm_domain *domain;

		domain = apusys_add_one_domain(apusys, node);
		if (IS_ERR(domain)) {
			ret = PTR_ERR(domain);
			of_node_put(node);
			goto err_cleanup_domains;
		}
	}

	ret = of_genpd_add_provider_onecell(np, &apusys->pd_data);
	if (ret) {
		dev_dbg(dev, "failed to add provider: %d\n", ret);
		goto err_cleanup_domains;
	}

	pd_data = &apusys->pd_data;
	for (i = 0; i < data->num_subdomains; i++) {
		const struct apusys_subdomain *sd = &data->subdomains[i];

		ret = pm_genpd_add_subdomain(pd_data->domains[sd->origin],
					     pd_data->domains[sd->subdomain]);
		if (ret && IS_ENABLED(CONFIG_PM))
			dev_dbg(&pdev->dev, "Failed to add subdomain: %d\n",
				ret);
	}

	return 0;

err_cleanup_domains:
	dev_dbg(dev, "err_cleanup_domains: %d\n", ret);
	apusys_domain_cleanup(apusys);
	return ret;
}

static struct platform_driver apusys_pm_domain_driver = {
	.probe = apusys_probe,
	.driver = {
		.name = "apusys-power-controller",
		.suppress_bind_attrs = true,
		.of_match_table = apusys_of_match,
	},
};

module_platform_driver(apusys_pm_domain_driver);
MODULE_LICENSE("GPL");
