// Seed: 3227859480
module module_0 (
    output uwire module_0,
    input supply0 id_1,
    output uwire id_2,
    output uwire id_3,
    output wire id_4
);
  wire id_6;
  assign module_1.id_0 = 0;
  assign id_0 = id_1;
  assign id_2 = id_6;
  assign module_2.id_14 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3,
    input tri id_4,
    input wor id_5,
    output wor id_6
);
  assign id_3 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_13 = 32'd22
) (
    input wand id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output wire id_4,
    output tri1 id_5,
    output tri1 id_6,
    output wire id_7,
    inout wire id_8,
    input supply0 id_9,
    output supply1 id_10,
    input tri id_11,
    output tri id_12,
    input supply1 _id_13,
    output tri0 id_14,
    input wor id_15
);
  wire [id_13 : -1] id_17;
  xnor primCall (id_4, id_11, id_9, id_3, id_2, id_0, id_18, id_8, id_15);
  specify
    specparam id_18 = id_11;
  endspecify
  module_0 modCall_1 (
      id_6,
      id_11,
      id_14,
      id_5,
      id_4
  );
endmodule
