Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb  6 17:00:58 2026
| Host         : zhecliv running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file async_synchronizer_timing_summary_routed.rpt -pb async_synchronizer_timing_summary_routed.pb -rpx async_synchronizer_timing_summary_routed.rpx -warn_on_violation
| Design       : async_synchronizer
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   40          inf        0.000                      0                   40           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.099ns  (logic 3.085ns (60.509%)  route 2.013ns (39.491%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  data_out_reg[7]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_out_reg[7]/Q
                         net (fo=1, routed)           2.013     2.469    data_out_OBUF[7]
    U15                  OBUF (Prop_obuf_I_O)         2.629     5.099 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.099    data_out[7]
    U15                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 3.081ns (61.576%)  route 1.922ns (38.424%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  data_out_reg[6]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_out_reg[6]/Q
                         net (fo=1, routed)           1.922     2.378    data_out_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         2.625     5.003 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.003    data_out[6]
    U16                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.969ns  (logic 3.091ns (62.201%)  route 1.878ns (37.799%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  data_out_reg[4]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_out_reg[4]/Q
                         net (fo=1, routed)           1.878     2.334    data_out_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         2.635     4.969 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.969    data_out[4]
    V17                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 3.092ns (62.328%)  route 1.869ns (37.672%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  data_out_reg[5]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_out_reg[5]/Q
                         net (fo=1, routed)           1.869     2.325    data_out_OBUF[5]
    V16                  OBUF (Prop_obuf_I_O)         2.636     4.961 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.961    data_out[5]
    V16                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.940ns  (logic 3.070ns (62.143%)  route 1.870ns (37.857%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  data_out_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_out_reg[2]/Q
                         net (fo=1, routed)           1.870     2.326    data_out_OBUF[2]
    T13                  OBUF (Prop_obuf_I_O)         2.614     4.940 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.940    data_out[2]
    T13                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.931ns  (logic 3.065ns (62.170%)  route 1.865ns (37.830%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  data_out_reg[3]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_out_reg[3]/Q
                         net (fo=1, routed)           1.865     2.321    data_out_OBUF[3]
    R13                  OBUF (Prop_obuf_I_O)         2.609     4.931 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.931    data_out[3]
    R13                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.793ns  (logic 3.080ns (64.265%)  route 1.713ns (35.735%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  data_out_reg[0]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_out_reg[0]/Q
                         net (fo=1, routed)           1.713     2.169    data_out_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         2.624     4.793 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.793    data_out[0]
    V14                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.753ns  (logic 3.078ns (64.750%)  route 1.676ns (35.250%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  data_out_reg[1]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_out_reg[1]/Q
                         net (fo=1, routed)           1.676     2.132    data_out_OBUF[1]
    U14                  OBUF (Prop_obuf_I_O)         2.622     4.753 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.753    data_out[1]
    U14                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            data_out_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.804ns  (logic 1.089ns (38.840%)  route 1.715ns (61.160%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.035    reset_n_IBUF
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.159 r  q1[7]_i_1/O
                         net (fo=16, routed)          0.645     2.804    p_0_in
    SLICE_X0Y8           FDRE                                         r  data_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            data_out_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.804ns  (logic 1.089ns (38.840%)  route 1.715ns (61.160%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.035    reset_n_IBUF
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.159 r  q1[7]_i_1/O
                         net (fo=16, routed)          0.645     2.804    p_0_in
    SLICE_X0Y8           FDRE                                         r  data_out_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  q1_reg[4]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  q1_reg[4]/Q
                         net (fo=1, routed)           0.053     0.181    q1[4]
    SLICE_X1Y6           FDRE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  q1_reg[0]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q1_reg[0]/Q
                         net (fo=1, routed)           0.111     0.252    q1[0]
    SLICE_X1Y6           FDRE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.696%)  route 0.122ns (46.304%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  q1_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q1_reg[2]/Q
                         net (fo=1, routed)           0.122     0.263    q1[2]
    SLICE_X0Y6           FDRE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.128ns (43.026%)  route 0.169ns (56.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  q1_reg[3]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  q1_reg[3]/Q
                         net (fo=1, routed)           0.169     0.297    q1[3]
    SLICE_X0Y8           FDRE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.678%)  route 0.175ns (55.322%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  q1_reg[1]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q1_reg[1]/Q
                         net (fo=1, routed)           0.175     0.316    q1[1]
    SLICE_X0Y8           FDRE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  q1_reg[7]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q1_reg[7]/Q
                         net (fo=1, routed)           0.179     0.320    q1[7]
    SLICE_X0Y8           FDRE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.128ns (35.876%)  route 0.229ns (64.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  q1_reg[6]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  q1_reg[6]/Q
                         net (fo=1, routed)           0.229     0.357    q1[6]
    SLICE_X1Y6           FDRE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.128ns (27.535%)  route 0.337ns (72.465%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  q1_reg[5]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  q1_reg[5]/Q
                         net (fo=1, routed)           0.337     0.465    q1[5]
    SLICE_X0Y6           FDRE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            q1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.183ns (35.446%)  route 0.333ns (64.554%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  data_in_IBUF[5]_inst/O
                         net (fo=1, routed)           0.333     0.515    data_in_IBUF[5]
    SLICE_X0Y6           FDRE                                         r  q1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[6]
                            (input port)
  Destination:            q1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.182ns (34.643%)  route 0.344ns (65.357%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  data_in[6] (IN)
                         net (fo=0)                   0.000     0.000    data_in[6]
    T12                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  data_in_IBUF[6]_inst/O
                         net (fo=1, routed)           0.344     0.527    data_in_IBUF[6]
    SLICE_X1Y6           FDRE                                         r  q1_reg[6]/D
  -------------------------------------------------------------------    -------------------





