
---------- Begin Simulation Statistics ----------
final_tick                                83686718500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 443660                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667280                       # Number of bytes of host memory used
host_op_rate                                   444531                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   225.40                       # Real time elapsed on the host
host_tick_rate                              371284739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083687                       # Number of seconds simulated
sim_ticks                                 83686718500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.673734                       # CPI: cycles per instruction
system.cpu.discardedOps                        189424                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34644785                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597466                       # IPC: instructions per cycle
system.cpu.numCycles                        167373437                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132728652                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       169106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        371307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          471                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365654                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            471                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485800                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735491                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103811                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101807                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904744                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51326556                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51326556                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51327066                       # number of overall hits
system.cpu.dcache.overall_hits::total        51327066                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737447                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737447                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745356                       # number of overall misses
system.cpu.dcache.overall_misses::total        745356                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24711226500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24711226500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24711226500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24711226500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072422                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072422                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014164                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014164                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014314                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33509.155912                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33509.155912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33153.589023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33153.589023                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       186305                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3361                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.431419                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       604816                       # number of writebacks
system.cpu.dcache.writebacks::total            604816                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62566                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682786                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682786                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22423294500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22423294500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23062532499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23062532499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33225.553098                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33225.553098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33777.102195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33777.102195                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681762                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40726106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40726106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9043582500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9043582500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23259.345704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23259.345704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          706                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          706                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8631098000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8631098000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22238.850426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22238.850426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10600450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10600450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       348632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       348632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15667644000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15667644000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44940.349710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44940.349710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13792196500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13792196500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48094.641388                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48094.641388                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    639237999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    639237999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80865.022011                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80865.022011                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.908836                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52009928                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682786                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.173103                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.908836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104827782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104827782                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685811                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474993                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024878                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277896                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277896                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277896                       # number of overall hits
system.cpu.icache.overall_hits::total        10277896                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55865000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55865000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55865000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55865000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278669                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278669                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278669                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278669                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72270.375162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72270.375162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72270.375162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72270.375162                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55092000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55092000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55092000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55092000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71270.375162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71270.375162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71270.375162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71270.375162                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277896                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277896                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72270.375162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72270.375162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55092000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55092000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71270.375162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71270.375162                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.725090                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278669                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.113842                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.725090                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.694776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.694776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558111                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83686718500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               481245                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481347                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              481245                       # number of overall hits
system.l2.overall_hits::total                  481347                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201541                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202212                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            201541                       # number of overall misses
system.l2.overall_misses::total                202212                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52843000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16980920000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17033763000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52843000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16980920000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17033763000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683559                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683559                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.295174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295822                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.295174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295822                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78752.608048                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84255.412050                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84237.152098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78752.608048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84255.412050                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84237.152098                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              110820                       # number of writebacks
system.l2.writebacks::total                    110820                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202206                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202206                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46133000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14965192500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15011325500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46133000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14965192500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15011325500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.295166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295814                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.295166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295814                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68752.608048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74256.047337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74237.784734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68752.608048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74256.047337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74237.784734                       # average overall mshr miss latency
system.l2.replacements                         169572                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       604816                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           604816                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       604816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       604816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150906                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          135866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              135866                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11775920000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11775920000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.473777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.473777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86673.045501                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86673.045501                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       135866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         135866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10417260000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10417260000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.473777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76673.045501                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76673.045501                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52843000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52843000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78752.608048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78752.608048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46133000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46133000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68752.608048                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68752.608048                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        330339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            330339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5205000000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5205000000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.165840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.165840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79253.901789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79253.901789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4547932500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4547932500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.165825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.165825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69255.394478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69255.394478                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31897.271983                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365573                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202340                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.748903                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.326732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        89.598427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31756.346825                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973427                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14695                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 349790564                       # Number of tag accesses
system.l2.tags.data_accesses                349790564                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    110820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006468034500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6632                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6632                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              526272                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104323                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     110820                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202206                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   110820                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     63                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               110820                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.478739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.403761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.670463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6495     97.93%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          128      1.93%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6632                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.706273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.677204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4374     65.95%     65.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.44%     66.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2040     30.76%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              182      2.74%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6632                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12941184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7092480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    154.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83676247000                       # Total gap between requests
system.mem_ctrls.avgGap                     267314.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12894208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7090944                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 513151.916692730621                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 154077113.204050391912                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84732011.567642003298                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201535                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       110820                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18635000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6657480750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1996879411750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27771.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33033.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18019124.81                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12898240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12941184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7092480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7092480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201535                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202206                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       110820                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        110820                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       513152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    154125293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        154638445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       513152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       513152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84750366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84750366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84750366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       513152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    154125293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       239388811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               202143                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              110796                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6903                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2885934500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1010715000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6676115750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14276.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33026.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139918                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              76462                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.01                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        96559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   207.418221                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.782074                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   265.311863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        58571     60.66%     60.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15818     16.38%     77.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2966      3.07%     80.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1496      1.55%     81.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9986     10.34%     92.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1122      1.16%     93.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          429      0.44%     93.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          302      0.31%     93.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5869      6.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        96559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12937152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7090944                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              154.590265                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.732012                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       347225340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       184554645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      720661620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292262580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6606150720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21933075030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13665796800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43749726735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.779809                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35308973750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2794323500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45583421250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       342205920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       181886760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      722639400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286092540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6606150720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21596095020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13949569440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43684639800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.002064                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36049867500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2794323500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44842527500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              66340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       110820                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58281                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135866                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135866                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66340                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       573513                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 573513                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20033664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20033664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202206                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202206    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202206                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           853179000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1089031750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396787                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       715636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          135698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286772                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047334                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049213                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82406528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82477312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169572                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7092480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           853131                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000642                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025336                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 852583     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    548      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             853131                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83686718500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1287976000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024181994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
