
;; Function RCC_DeInit (RCC_DeInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 6: 8
insn_cost 7: 12
insn_cost 8: 4
insn_cost 11: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 18: 12
insn_cost 19: 4
insn_cost 20: 4
insn_cost 23: 4
insn_cost 27: 12
insn_cost 28: 4
insn_cost 32: 8
insn_cost 33: 4
insn_cost 37: 8
insn_cost 38: 4
insn_cost 41: 12
insn_cost 42: 4
insn_cost 45: 4
insn_cost 49: 4
insn_cost 53: 4

Trying 6 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.8093 ])
            (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32]))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.8093 ])
            (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32]))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 135 [ D.8094 ])
    (ior:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])))

Trying 6, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.8094 ])
            (ior:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.8094 ])
            (ior:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.8094 ])
    (ior:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])))

Trying 8 -> 11:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (ior:SI (reg:SI 134 [ D.8093 ])
        (const_int 1 [0x1])))

Trying 7, 8 -> 11:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (ior:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 135 [ D.8094 ])
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (ior:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg:SI 135 [ D.8094 ])))

Trying 6, 7, 8 -> 11:
Failed to match this instruction:
(parallel [
        (set (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
            (ior:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
            (ior:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (ior:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])))

Trying 14 -> 15:
Failed to match this instruction:
(parallel [
        (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int 0 [0]))
        (set (reg:SI 143)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int 0 [0]))
        (set (reg:SI 143)
            (const_int 0 [0]))
    ])

Trying 18 -> 19:
Failed to match this instruction:
(set (reg:SI 145)
    (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int -352321537 [0xffffffffeaffffff])))

Trying 19 -> 20:
Successfully matched this instruction:
(set (reg:SI 137 [ D.8096 ])
    (and:SI (reg:SI 136 [ D.8095 ])
        (const_int -352911361 [0xffffffffeaf6ffff])))
rejecting combination of insns 19 and 20
original costs 4 + 4 = 8
replacement cost 12

Trying 18, 19 -> 20:
Failed to match this instruction:
(set (reg:SI 137 [ D.8096 ])
    (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int -352911361 [0xffffffffeaf6ffff])))
Successfully matched this instruction:
(set (reg:SI 145)
    (const_int -352911361 [0xffffffffeaf6ffff]))
Failed to match this instruction:
(set (reg:SI 137 [ D.8096 ])
    (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg:SI 145)))

Trying 20 -> 23:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (and:SI (reg:SI 145)
        (const_int -352911361 [0xffffffffeaf6ffff])))

Trying 19, 20 -> 23:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (and:SI (reg:SI 136 [ D.8095 ])
        (const_int -352911361 [0xffffffffeaf6ffff])))
Successfully matched this instruction:
(set (reg:SI 137 [ D.8096 ])
    (const_int -352911361 [0xffffffffeaf6ffff]))
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (and:SI (reg:SI 136 [ D.8095 ])
        (reg:SI 137 [ D.8096 ])))

Trying 18, 19, 20 -> 23:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int -352911361 [0xffffffffeaf6ffff])))
Successfully matched this instruction:
(set (reg:SI 137 [ D.8096 ])
    (const_int -352911361 [0xffffffffeaf6ffff]))
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg:SI 137 [ D.8096 ])))

Trying 27 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (const_int 603992080 [0x24003010]))

Trying 32 -> 33:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 132 [0x84])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
    (const_int 536883200 [0x20003000]))

Trying 37 -> 38:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 136 [0x88])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
    (const_int 603992064 [0x24003000]))

Trying 41 -> 42:
Failed to match this instruction:
(set (reg:SI 139 [ D.8098 ])
    (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int -262145 [0xfffffffffffbffff])))

Trying 42 -> 45:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.8097 ])
        (const_int -262145 [0xfffffffffffbffff])))

Trying 41, 42 -> 45:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int -262145 [0xfffffffffffbffff])))
Successfully matched this instruction:
(set (reg:SI 139 [ D.8098 ])
    (const_int -262145 [0xfffffffffffbffff]))
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg:SI 139 [ D.8098 ])))


RCC_DeInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u,1e} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,12u} r143={1d,3u} r145={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} 
;;    total ref usage 55{21d,33u,1e} in 21{21 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138 139 140 143 145 148 150 152
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138 139 140 143 145 148 150 152
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 (set (reg/f:SI 140)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:216 709 {*thumb2_movsi_insn}
     (nil))

(insn 7 6 8 2 (set (reg:SI 134 [ D.8093 ])
        (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:216 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 11 2 (set (reg:SI 135 [ D.8094 ])
        (ior:SI (reg:SI 134 [ D.8093 ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:216 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.8093 ])
        (nil)))

(insn 11 8 14 2 (set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg:SI 135 [ D.8094 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:216 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.8094 ])
        (nil)))

(insn 14 11 15 2 (set (reg:SI 143)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:219 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 18 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg:SI 143)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:219 709 {*thumb2_movsi_insn}
     (nil))

(insn 18 15 19 2 (set (reg:SI 136 [ D.8095 ])
        (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 19 18 20 2 (set (reg:SI 145)
        (and:SI (reg:SI 136 [ D.8095 ])
            (const_int -352321537 [0xffffffffeaffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.8095 ])
        (nil)))

(insn 20 19 23 2 (set (reg:SI 137 [ D.8096 ])
        (and:SI (reg:SI 145)
            (const_int -589825 [0xfffffffffff6ffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ D.8095 ])
                (const_int -352911361 [0xffffffffeaf6ffff]))
            (nil))))

(insn 23 20 27 2 (set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg:SI 137 [ D.8096 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ D.8096 ])
        (nil)))

(insn 27 23 28 2 (set (reg:SI 148)
        (const_int 603992080 [0x24003010])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:225 709 {*thumb2_movsi_insn}
     (nil))

(insn 28 27 32 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (reg:SI 148)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:225 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 32 28 33 2 (set (reg:SI 150)
        (const_int 536883200 [0x20003000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:228 709 {*thumb2_movsi_insn}
     (nil))

(insn 33 32 37 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 132 [0x84])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
        (reg:SI 150)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:228 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 37 33 38 2 (set (reg:SI 152)
        (const_int 603992064 [0x24003000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 38 37 41 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 136 [0x88])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
        (reg:SI 152)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 41 38 42 2 (set (reg:SI 138 [ D.8097 ])
        (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:234 709 {*thumb2_movsi_insn}
     (nil))

(insn 42 41 45 2 (set (reg:SI 139 [ D.8098 ])
        (and:SI (reg:SI 138 [ D.8097 ])
            (const_int -262145 [0xfffffffffffbffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:234 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ D.8097 ])
        (nil)))

(insn 45 42 49 2 (set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg:SI 139 [ D.8098 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:234 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ D.8098 ])
        (nil)))

(insn 49 45 53 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32])
        (reg:SI 143)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:237 709 {*thumb2_movsi_insn}
     (nil))

(insn 53 49 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg:SI 143)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:240 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/f:SI 140)
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_HSEConfig (RCC_HSEConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 10: 4
insn_cost 14: 4

Trying 7 -> 10:
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (const_int 1073887234 [0x40023802]) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
            (const_int 0 [0]))
        (set (reg/f:SI 135)
            (const_int 1073887234 [0x40023802]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (const_int 1073887234 [0x40023802]) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
            (const_int 0 [0]))
        (set (reg/f:SI 135)
            (const_int 1073887234 [0x40023802]))
    ])

Trying 8 -> 10:
Failed to match this instruction:
(set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
    (const_int 0 [0]))

Trying 8, 7 -> 10:
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (const_int 1073887234 [0x40023802]) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
            (const_int 0 [0]))
        (set (reg/f:SI 135)
            (const_int 1073887234 [0x40023802]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (const_int 1073887234 [0x40023802]) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
            (const_int 0 [0]))
        (set (reg/f:SI 135)
            (const_int 1073887234 [0x40023802]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 135)
    (const_int 1073887234 [0x40023802]))
Failed to match this instruction:
(set (mem/v:QI (const_int 1073887234 [0x40023802]) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
    (const_int 0 [0]))

Trying 2 -> 14:
Failed to match this instruction:
(set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
    (reg:QI 0 r0 [ RCC_HSE ]))


RCC_HSEConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,2u} r136={1d,1u} 
;;    total ref usage 25{12d,13u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 134 [ RCC_HSE ])
        (reg:SI 0 r0 [ RCC_HSE ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:265 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_HSE ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 135)
        (const_int 1073887234 [0x40023802])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:270 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 10 2 (set (reg:SI 136)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:270 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 8 14 2 (set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
        (subreg:QI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:270 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))

(insn 14 10 0 2 (set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887234B]+0 S1 A8])
        (subreg/s/u:QI (reg/v:SI 134 [ RCC_HSE ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:273 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_DEAD (reg/v:SI 134 [ RCC_HSE ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_WaitForHSEStartUp (RCC_WaitForHSEStartUp)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 4
insn_cost 6: 4
insn_cost 9: 8
insn_cost 10: 12
insn_cost 11: 12
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 12
insn_cost 15: 4
insn_cost 16: 0
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 0
insn_cost 25: 8
insn_cost 26: 12
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 35: 4
insn_cost 38: 0

Trying 5 -> 6:
Failed to match this instruction:
(set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
    (const_int 0 [0]))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 135 [ startupcounter.3 ])
    (plus:SI (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
        (const_int 1 [0x1])))

Trying 12 -> 13:
Failed to match this instruction:
(set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
    (plus:SI (reg:SI 134 [ startupcounter.2 ])
        (const_int 1 [0x1])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
    (plus:SI (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 135 [ startupcounter.3 ])
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
    (plus:SI (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
        (reg:SI 135 [ startupcounter.3 ])))

Trying 14 -> 15:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
        (const_int 20480 [0x5000])))

Trying 15 -> 16:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 136 [ startupcounter.4 ])
            (const_int 20480 [0x5000]))
        (label_ref 22)
        (pc)))

Trying 14, 15 -> 16:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
            (const_int 20480 [0x5000]))
        (label_ref 22)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
        (const_int 20480 [0x5000])))

Trying 19 -> 20:
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 137 [ statusreg ])
            (const_int 1 [0x1])
            (const_int 17 [0x11]))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))
        (label_ref:SI 18)
        (pc)))
deferring deletion of insn with uid = 19.
modifying other_insn    21 pc={(cc:CC_NOOV==0)?L18:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x2198
deferring rescan insn with uid = 21.
modifying insn i3    20 cc:CC_NOOV=cmp(zero_extract(r137:SI,0x1,0x11),0)
      REG_DEAD: r137:SI
deferring rescan insn with uid = 20.

Trying 20 -> 21:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 137 [ statusreg ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))
        (label_ref:SI 18)
        (pc)))

Trying 25 -> 26:
Failed to match this instruction:
(set (reg/v:SI 139 [ statusreg ])
    (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32]))

Trying 26 -> 27:
Failed to match this instruction:
(set (reg:SI 151)
    (lshiftrt:SI (mem/s/v:SI (reg/f:SI 149) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 17 [0x11])))

Trying 25, 26 -> 27:
Failed to match this instruction:
(set (reg:SI 151)
    (lshiftrt:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 17 [0x11])))
Successfully matched this instruction:
(set (reg/v:SI 139 [ statusreg ])
    (const_int 17 [0x11]))
Failed to match this instruction:
(set (reg:SI 151)
    (lshiftrt:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg/v:SI 139 [ statusreg ])))

Trying 27 -> 28:
Successfully matched this instruction:
(set (reg:SI 152)
    (zero_extract:SI (reg/v:SI 139 [ statusreg ])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))
deferring deletion of insn with uid = 27.
modifying insn i3    28 r152:SI=zero_extract(r139:SI,0x1,0x11)
      REG_DEAD: r139:SI
deferring rescan insn with uid = 28.

Trying 26 -> 28:
Failed to match this instruction:
(set (reg:SI 152)
    (zero_extract:SI (mem/s/v:SI (reg/f:SI 149) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))

Trying 25, 26 -> 28:
Failed to match this instruction:
(set (reg:SI 152)
    (zero_extract:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))
Failed to match this instruction:
(set (reg/v:SI 139 [ statusreg ])
    (lshiftrt:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 17 [0x11])))

Trying 28 -> 29:
Successfully matched this instruction:
(set (subreg:SI (reg:QI 150) 0)
    (zero_extract:SI (reg/v:SI 139 [ statusreg ])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))
deferring deletion of insn with uid = 28.
modifying insn i3    29 r150:QI#0=zero_extract(r139:SI,0x1,0x11)
      REG_DEAD: r139:SI
deferring rescan insn with uid = 29.

Trying 26 -> 29:
Failed to match this instruction:
(set (subreg:SI (reg:QI 150) 0)
    (zero_extract:SI (mem/s/v:SI (reg/f:SI 149) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))

Trying 25, 26 -> 29:
Failed to match this instruction:
(set (subreg:SI (reg:QI 150) 0)
    (zero_extract:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))
Failed to match this instruction:
(set (reg/v:SI 139 [ statusreg ])
    (lshiftrt:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 17 [0x11])))

Trying 29 -> 30:
Successfully matched this instruction:
(set (reg:SI 153)
    (zero_extract:SI (reg/v:SI 139 [ statusreg ])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))
deferring deletion of insn with uid = 29.
modifying insn i3    30 r153:SI=zero_extract(r139:SI,0x1,0x11)
      REG_DEAD: r139:SI
deferring rescan insn with uid = 30.

Trying 26 -> 30:
Failed to match this instruction:
(set (reg:SI 153)
    (zero_extract:SI (mem/s/v:SI (reg/f:SI 149) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))

Trying 25, 26 -> 30:
Failed to match this instruction:
(set (reg:SI 153)
    (zero_extract:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))
Failed to match this instruction:
(set (reg/v:SI 139 [ statusreg ])
    (lshiftrt:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 17 [0x11])))

Trying 30 -> 35:
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (zero_extract:SI (reg/v:SI 139 [ statusreg ])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))
deferring deletion of insn with uid = 30.
modifying insn i3    35 r0:SI=zero_extract(r139:SI,0x1,0x11)
      REG_DEAD: r139:SI
deferring rescan insn with uid = 35.

Trying 26 -> 35:
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (zero_extract:SI (mem/s/v:SI (reg/f:SI 149) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))

Trying 25, 26 -> 35:
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (zero_extract:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 1 [0x1])
        (const_int 17 [0x11])))
Failed to match this instruction:
(set (reg/v:SI 139 [ statusreg ])
    (lshiftrt:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int 17 [0x11])))

Trying 35 -> 38:
Failed to match this instruction:
(parallel [
        (use (and:SI (lshiftrt:SI (reg/v:SI 139 [ statusreg ])
                    (const_int 17 [0x11]))
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (zero_extract:SI (reg/v:SI 139 [ statusreg ])
                (const_int 1 [0x1])
                (const_int 17 [0x11])))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (lshiftrt:SI (reg/v:SI 139 [ statusreg ])
                    (const_int 17 [0x11]))
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (zero_extract:SI (reg/v:SI 139 [ statusreg ])
                (const_int 1 [0x1])
                (const_int 17 [0x11])))
    ])

Trying 26, 35 -> 38:
Failed to match this instruction:
(parallel [
        (use (and:SI (lshiftrt:SI (mem/s/v:SI (reg/f:SI 149) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                    (const_int 17 [0x11]))
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (zero_extract:SI (mem/s/v:SI (reg/f:SI 149) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                (const_int 1 [0x1])
                (const_int 17 [0x11])))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (lshiftrt:SI (mem/s/v:SI (reg/f:SI 149) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                    (const_int 17 [0x11]))
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (zero_extract:SI (mem/s/v:SI (reg/f:SI 149) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                (const_int 1 [0x1])
                (const_int 17 [0x11])))
    ])

Trying 25, 26, 35 -> 38:
Failed to match this instruction:
(parallel [
        (use (and:SI (lshiftrt:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                    (const_int 17 [0x11]))
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (zero_extract:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                (const_int 1 [0x1])
                (const_int 17 [0x11])))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (lshiftrt:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                    (const_int 17 [0x11]))
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (zero_extract:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                (const_int 1 [0x1])
                (const_int 17 [0x11])))
    ])


RCC_WaitForHSEStartUp

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={2d,2u} r25={1d,9u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} 
;;    total ref usage 66{25d,41u,0e} in 16{16 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 146 154
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 146 154
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg:SI 146)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:290 709 {*thumb2_movsi_insn}
     (nil))

(insn 6 5 9 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
        (reg:SI 146)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:290 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 9 6 18 2 (set (reg/f:SI 154)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(7){ }u7(13){ }u8(25){ }u9(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 24 [cc] 134 135 136 137
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  gen 	 24 [cc] 134 135 136 137
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  4 [86.0%]  (dfs_back)
(code_label 18 9 7 3 5 "" [1 uses])

(note 7 18 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 7 11 3 (set (reg/v:SI 137 [ statusreg ])
        (mem/s/v:SI (reg/f:SI 154) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (nil)))

(insn 11 10 12 3 (set (reg:SI 134 [ startupcounter.2 ])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:297 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 135 [ startupcounter.3 ])
        (plus:SI (reg:SI 134 [ startupcounter.2 ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:297 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 134 [ startupcounter.2 ])
        (nil)))

(insn 13 12 14 3 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])
        (reg:SI 135 [ startupcounter.3 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:297 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ startupcounter.3 ])
        (nil)))

(insn 14 13 15 3 (set (reg:SI 136 [ startupcounter.4 ])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 startupcounter+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:298 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 16 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ startupcounter.4 ])
            (const_int 20480 [0x5000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:298 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ startupcounter.4 ])
        (nil)))

(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:298 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 22)
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 154
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 154


;; Succ edge  4 [95.5%]  (fallthru)
;; Succ edge  5 [4.5%]  (loop_exit)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 154
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 154
;; live  gen 	 24 [cc] 148
;; live  kill	

;; Pred edge  3 [95.5%]  (fallthru)
(note 17 16 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 19 17 20 4 NOTE_INSN_DELETED)

(insn 20 19 21 4 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 137 [ statusreg ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:298 73 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 137 [ statusreg ])
        (nil)))

(jump_insn 21 20 22 4 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 18)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:298 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil)))
 -> 18)
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154


;; Succ edge  3 [86.0%]  (dfs_back)
;; Succ edge  5 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 139 149 150 151 152 153
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 149 150 151 152 153
;; live  kill	

;; Pred edge  4 [14.0%]  (fallthru,loop_exit)
;; Pred edge  3 [4.5%]  (loop_exit)
(code_label 22 21 23 5 4 "" [1 uses])

(note 23 22 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 23 26 5 (set (reg/f:SI 149)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (nil))

(insn 26 25 27 5 (set (reg/v:SI 139 [ statusreg ])
        (mem/s/v:SI (reg/f:SI 149) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
            (nil))))

(note 27 26 28 5 NOTE_INSN_DELETED)

(note 28 27 29 5 NOTE_INSN_DELETED)

(note 29 28 30 5 NOTE_INSN_DELETED)

(note 30 29 35 5 NOTE_INSN_DELETED)

(insn 35 30 38 5 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg/v:SI 139 [ statusreg ])
            (const_int 1 [0x1])
            (const_int 17 [0x11]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:309 131 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 139 [ statusreg ])
        (nil)))

(insn 38 35 0 5 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:309 -1
     (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 19.
deleting insn with uid = 27.
deleting insn with uid = 28.
deleting insn with uid = 29.
deleting insn with uid = 30.
rescanning insn with uid = 20.
deleting insn with uid = 20.
verify found no changes in insn with uid = 21.
rescanning insn with uid = 35.
deleting insn with uid = 35.
ending the processing of deferred insns

;; Function RCC_AdjustHSICalibrationValue (RCC_AdjustHSICalibrationValue)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 14: 4

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32]))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32]))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int -249 [0xffffffffffffff07])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                (const_int -249 [0xffffffffffffff07])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                (const_int -249 [0xffffffffffffff07])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (const_int -249 [0xffffffffffffff07])))

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg:SI 141)
    (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
        (const_int 3 [0x3])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r141:SI=r0:SI<<0x3
      REG_DEAD: r0:SI
deferring rescan insn with uid = 10.

Trying 9 -> 11:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -249 [0xffffffffffffff07]))
        (reg:SI 141)))

Trying 10 -> 11:
Successfully matched this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
            (const_int 3 [0x3]))
        (reg/v:SI 135 [ tmpreg ])))
deferring deletion of insn with uid = 10.
modifying insn i3    11 r138:SI=r0:SI<<0x3|r135:SI
      REG_DEAD: r0:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 11.

Trying 9 -> 11:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -249 [0xffffffffffffff07]))
        (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
            (const_int 3 [0x3]))))

Trying 8, 9 -> 11:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
            (const_int -249 [0xffffffffffffff07]))
        (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
            (const_int 3 [0x3]))))
Successfully matched this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
            (const_int -249 [0xffffffffffffff07]))
        (reg/v:SI 135 [ tmpreg ])))

Trying 7, 8, 9 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 138 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                    (const_int -249 [0xffffffffffffff07]))
                (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
                    (const_int 3 [0x3]))))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 138 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
                    (const_int -249 [0xffffffffffffff07]))
                (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
                    (const_int 3 [0x3]))))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
            (const_int -249 [0xffffffffffffff07]))
        (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
            (const_int 3 [0x3]))))

Trying 11 -> 14:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (ior:SI (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
            (const_int 3 [0x3]))
        (reg/v:SI 135 [ tmpreg ])))

Trying 9, 11 -> 14:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -249 [0xffffffffffffff07]))
        (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
            (const_int 3 [0x3]))))
Successfully matched this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -249 [0xffffffffffffff07]))
        (reg/v:SI 138 [ tmpreg ])))


RCC_AdjustHSICalibrationValue

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} 
;;    total ref usage 31{15d,16u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 138 139 140 141
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 138 139 140 141
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 140)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:325 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:325 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 135 [ tmpreg ])
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -249 [0xffffffffffffff07]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:328 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(note 10 9 11 2 NOTE_INSN_DELETED)

(insn 11 10 14 2 (set (reg/v:SI 138 [ tmpreg ])
        (ior:SI (ashift:SI (reg:SI 0 r0 [ HSICalibrationValue ])
                (const_int 3 [0x3]))
            (reg/v:SI 135 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:331 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HSICalibrationValue ])
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
            (nil))))

(insn 14 11 0 2 (set (mem/s/v:SI (reg/f:SI 140) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
        (reg/v:SI 138 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:334 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_DEAD (reg/v:SI 138 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 10.
rescanning insn with uid = 11.
deleting insn with uid = 11.
ending the processing of deferred insns

;; Function RCC_HSICmd (RCC_HSICmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 8: 8
insn_cost 9: 4

Trying 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949312B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))

Trying 8 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949312 [0x42470000]) [3 MEM[(volatile uint32_t *)1111949312B]+0 S4 A32])
    (reg/v:SI 135 [ NewState ]))

Trying 8, 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949312 [0x42470000]) [3 MEM[(volatile uint32_t *)1111949312B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))


RCC_HSICmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 135 [ NewState ])
        (reg:SI 0 r0 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:356 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NewState ])
        (nil)))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 9 2 (set (reg/f:SI 136)
        (const_int 1111949312 [0x42470000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:360 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 0 2 (set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949312B]+0 S4 A32])
        (reg/v:SI 135 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:360 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg/v:SI 135 [ NewState ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_LSEConfig (RCC_LSEConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 10: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 0
insn_cost 18: 4
insn_cost 19: 0
insn_cost 28: 4
insn_cost 35: 4
insn_cost 37: 4

Trying 7 -> 10:
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (const_int 1073887344 [0x40023870]) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
            (const_int 0 [0]))
        (set (reg/f:SI 135)
            (const_int 1073887344 [0x40023870]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (const_int 1073887344 [0x40023870]) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
            (const_int 0 [0]))
        (set (reg/f:SI 135)
            (const_int 1073887344 [0x40023870]))
    ])

Trying 8 -> 10:
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
            (const_int 0 [0]))
        (set (reg:SI 136)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
            (const_int 0 [0]))
        (set (reg:SI 136)
            (const_int 0 [0]))
    ])

Trying 8, 7 -> 10:
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (const_int 1073887344 [0x40023870]) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
            (const_int 0 [0]))
        (set (reg:SI 136)
            (const_int 0 [0]))
        (set (reg/f:SI 135)
            (const_int 1073887344 [0x40023870]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (const_int 1073887344 [0x40023870]) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
            (const_int 0 [0]))
        (set (reg:SI 136)
            (const_int 0 [0]))
        (set (reg/f:SI 135)
            (const_int 1073887344 [0x40023870]))
    ])

Trying 2 -> 16:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ RCC_LSE ])
                (const_int 1 [0x1])))
        (set (reg/v:SI 134 [ RCC_LSE ])
            (reg:SI 0 r0 [ RCC_LSE ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ RCC_LSE ])
                (const_int 1 [0x1])))
        (set (reg/v:SI 134 [ RCC_LSE ])
            (reg:SI 0 r0 [ RCC_LSE ]))
    ])

Trying 16 -> 17:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 134 [ RCC_LSE ])
            (const_int 1 [0x1]))
        (label_ref 22)
        (pc)))

Trying 2, 16 -> 17:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0 [ RCC_LSE ])
                    (const_int 1 [0x1]))
                (label_ref 22)
                (pc)))
        (set (reg/v:SI 134 [ RCC_LSE ])
            (reg:SI 0 r0 [ RCC_LSE ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0 [ RCC_LSE ])
                    (const_int 1 [0x1]))
                (label_ref 22)
                (pc)))
        (set (reg/v:SI 134 [ RCC_LSE ])
            (reg:SI 0 r0 [ RCC_LSE ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 134 [ RCC_LSE ])
    (reg:SI 0 r0 [ RCC_LSE ]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0 [ RCC_LSE ])
            (const_int 1 [0x1]))
        (label_ref 22)
        (pc)))

Trying 18 -> 19:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 134 [ RCC_LSE ])
            (const_int 4 [0x4]))
        (label_ref 31)
        (pc)))

Trying 35 -> 37:
Failed to match this instruction:
(set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
    (const_int 5 [0x5]))


RCC_LSEConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d,1u} r24={2d,2u} r25={1d,6u} r26={1d,5u} r134={1d,3u} r135={1d,4u} r136={1d,2u} r145={1d,1u} 
;;    total ref usage 52{15d,37u,0e} in 12{12 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 134 [ RCC_LSE ])
        (reg:SI 0 r0 [ RCC_LSE ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:381 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_LSE ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 135)
        (const_int 1073887344 [0x40023870])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:387 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 10 2 (set (reg:SI 136)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:387 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 8 15 2 (set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
        (subreg:QI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:387 187 {*arm_movqi_insn}
     (nil))

(insn 15 10 16 2 (set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
        (subreg:QI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:390 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))

(insn 16 15 17 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ RCC_LSE ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:393 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 17 16 42 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:393 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 22)
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135


;; Succ edge  4 [29.0%] 
;; Succ edge  3 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [71.0%]  (fallthru)
(note 42 17 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 42 19 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ RCC_LSE ])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:393 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ RCC_LSE ])
        (nil)))

(jump_insn 19 18 22 3 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:393 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 31)
;; End of basic block 3 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [29.0%] 
;; Succ edge  6 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	
;; live  kill	

;; Pred edge  2 [29.0%] 
(code_label 22 19 23 4 12 "" [1 uses])

(note 23 22 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 28 23 31 4 (set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
        (subreg:QI (reg/v:SI 134 [ RCC_LSE ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:397 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_DEAD (reg/v:SI 134 [ RCC_LSE ])
            (nil))))
;; End of basic block 4 -> ( 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 145
;; live  kill	

;; Pred edge  3 [29.0%] 
(code_label 31 28 32 5 13 "" [1 uses])

(note 32 31 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 35 32 37 5 (set (reg:SI 145)
        (const_int 5 [0x5])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:401 709 {*thumb2_movsi_insn}
     (nil))

(insn 37 35 40 5 (set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887344B]+0 S1 A8])
        (subreg:QI (reg:SI 145) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:401 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg/f:SI 135)
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 3 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(7){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  3 [71.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 40 37 41 6 10 "" [0 uses])

(note 41 40 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_LSICmd (RCC_LSICmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 8: 12
insn_cost 9: 4

Trying 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111953024B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))

Trying 8 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111953024 [0x42470e80]) [3 MEM[(volatile uint32_t *)1111953024B]+0 S4 A32])
    (reg/v:SI 135 [ NewState ]))

Trying 8, 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111953024 [0x42470e80]) [3 MEM[(volatile uint32_t *)1111953024B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))


RCC_LSICmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 135 [ NewState ])
        (reg:SI 0 r0 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:421 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NewState ])
        (nil)))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 9 2 (set (reg/f:SI 136)
        (const_int 1111953024 [0x42470e80])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:425 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 0 2 (set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111953024B]+0 S4 A32])
        (reg/v:SI 135 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:425 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg/v:SI 135 [ NewState ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PLLConfig (RCC_PLLConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 12
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 20: 8
insn_cost 21: 4

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg:SI 148)
    (ior:SI (reg/v:SI 144 [ PLLM ])
        (reg:SI 0 r0 [ RCC_PLLSource ])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r148:SI=r144:SI|r0:SI
      REG_DEAD: r0:SI
      REG_DEAD: r144:SI
deferring rescan insn with uid = 10.

Trying 3 -> 10:
Successfully matched this instruction:
(set (reg:SI 148)
    (ior:SI (reg:SI 1 r1 [ PLLM ])
        (reg:SI 0 r0 [ RCC_PLLSource ])))
deferring deletion of insn with uid = 3.
modifying insn i3    10 r148:SI=r1:SI|r0:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
deferring rescan insn with uid = 10.

Trying 4 -> 11:
Successfully matched this instruction:
(set (reg:SI 149)
    (ashift:SI (reg:SI 2 r2 [ PLLN ])
        (const_int 6 [0x6])))
deferring deletion of insn with uid = 4.
modifying insn i3    11 r149:SI=r2:SI<<0x6
      REG_DEAD: r2:SI
deferring rescan insn with uid = 11.

Trying 10 -> 12:
Failed to match this instruction:
(set (reg:SI 150)
    (ior:SI (ior:SI (reg:SI 1 r1 [ PLLM ])
            (reg:SI 0 r0 [ RCC_PLLSource ]))
        (reg:SI 149)))

Trying 11 -> 12:
Successfully matched this instruction:
(set (reg:SI 150)
    (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLN ])
            (const_int 6 [0x6]))
        (reg:SI 148)))
deferring deletion of insn with uid = 11.
modifying insn i3    12 r150:SI=r2:SI<<0x6|r148:SI
      REG_DEAD: r2:SI
      REG_DEAD: r148:SI
deferring rescan insn with uid = 12.

Trying 10 -> 12:
Failed to match this instruction:
(set (reg:SI 150)
    (ior:SI (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLN ])
                (const_int 6 [0x6]))
            (reg:SI 1 r1 [ PLLM ]))
        (reg:SI 0 r0 [ RCC_PLLSource ])))

Trying 6 -> 13:
Failed to match this instruction:
(set (reg:SI 151)
    (ashift:SI (mem/c/i:SI (reg/f:SI 26 afp) [3 PLLQ+0 S4 A32])
        (const_int 24 [0x18])))

Trying 6 -> 13:
Failed to match this instruction:
(set (reg:SI 151)
    (ashift:SI (mem/c/i:SI (reg/f:SI 26 afp) [3 PLLQ+0 S4 A32])
        (const_int 24 [0x18])))

Trying 12 -> 14:
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLN ])
                (const_int 6 [0x6]))
            (reg:SI 148))
        (reg:SI 151)))

Trying 13 -> 14:
Successfully matched this instruction:
(set (reg:SI 152)
    (ior:SI (ashift:SI (reg/v:SI 147 [ PLLQ ])
            (const_int 24 [0x18]))
        (reg:SI 150)))
deferring deletion of insn with uid = 13.
modifying insn i3    14 r152:SI=r147:SI<<0x18|r150:SI
      REG_DEAD: r147:SI
      REG_DEAD: r150:SI
deferring rescan insn with uid = 14.

Trying 6 -> 14:
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (ashift:SI (mem/c/i:SI (reg/f:SI 26 afp) [3 PLLQ+0 S4 A32])
            (const_int 24 [0x18]))
        (reg:SI 150)))

Trying 12 -> 14:
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLN ])
                (const_int 6 [0x6]))
            (ashift:SI (reg/v:SI 147 [ PLLQ ])
                (const_int 24 [0x18])))
        (reg:SI 148)))

Trying 10, 12 -> 14:
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (ior:SI (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLN ])
                    (const_int 6 [0x6]))
                (ashift:SI (reg/v:SI 147 [ PLLQ ])
                    (const_int 24 [0x18])))
            (reg:SI 1 r1 [ PLLM ]))
        (reg:SI 0 r0 [ RCC_PLLSource ])))
Successfully matched this instruction:
(set (reg:SI 150)
    (ashift:SI (reg/v:SI 147 [ PLLQ ])
        (const_int 24 [0x18])))
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (ior:SI (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLN ])
                    (const_int 6 [0x6]))
                (reg:SI 150))
            (reg:SI 1 r1 [ PLLM ]))
        (reg:SI 0 r0 [ RCC_PLLSource ])))

Trying 12, 6 -> 14:
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLN ])
                (const_int 6 [0x6]))
            (ashift:SI (mem/c/i:SI (reg/f:SI 26 afp) [3 PLLQ+0 S4 A32])
                (const_int 24 [0x18])))
        (reg:SI 148)))
Failed to match this instruction:
(set (reg:SI 150)
    (ashift:SI (mem/c/i:SI (reg/f:SI 26 afp) [3 PLLQ+0 S4 A32])
        (const_int 24 [0x18])))

Trying 6 -> 14:
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (ashift:SI (mem/c/i:SI (reg/f:SI 26 afp) [3 PLLQ+0 S4 A32])
            (const_int 24 [0x18]))
        (reg:SI 150)))

Trying 5 -> 15:
Successfully matched this instruction:
(set (reg:SI 153)
    (lshiftrt:SI (reg:SI 3 r3 [ PLLP ])
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 5.
modifying insn i3    15 r153:SI=r3:SI 0>>0x1
      REG_DEAD: r3:SI
deferring rescan insn with uid = 15.

Trying 15 -> 16:
Failed to match this instruction:
(set (reg:SI 154)
    (plus:SI (lshiftrt:SI (reg:SI 3 r3 [ PLLP ])
            (const_int 1 [0x1]))
        (const_int -1 [0xffffffffffffffff])))

Trying 16 -> 17:
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (mult:SI (reg:SI 153)
            (const_int 65536 [0x10000]))
        (const_int -65536 [0xffffffffffff0000])))

Trying 15, 16 -> 17:
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (and:SI (mult:SI (reg:SI 3 r3 [ PLLP ])
                (const_int 32768 [0x8000]))
            (const_int -65536 [0xffffffffffff0000]))
        (const_int -65536 [0xffffffffffff0000])))
Failed to match this instruction:
(set (reg:SI 154)
    (and:SI (mult:SI (reg:SI 3 r3 [ PLLP ])
            (const_int 32768 [0x8000]))
        (const_int -65536 [0xffffffffffff0000])))

Trying 14 -> 18:
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (ior:SI (ashift:SI (reg/v:SI 147 [ PLLQ ])
                (const_int 24 [0x18]))
            (reg:SI 150))
        (reg:SI 155)))

Trying 17 -> 18:
Successfully matched this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (ashift:SI (reg:SI 154)
            (const_int 16 [0x10]))
        (reg:SI 152)))
deferring deletion of insn with uid = 17.
modifying insn i3    18 r142:SI=r154:SI<<0x10|r152:SI
      REG_DEAD: r154:SI
      REG_DEAD: r152:SI
deferring rescan insn with uid = 18.

Trying 16 -> 18:
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (plus:SI (mult:SI (reg:SI 153)
                (const_int 65536 [0x10000]))
            (const_int -65536 [0xffffffffffff0000]))
        (reg:SI 152)))

Trying 14 -> 18:
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (ior:SI (ashift:SI (reg/v:SI 147 [ PLLQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 154)
                (const_int 16 [0x10])))
        (reg:SI 150)))

Trying 15, 16 -> 18:
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (plus:SI (and:SI (mult:SI (reg:SI 3 r3 [ PLLP ])
                    (const_int 32768 [0x8000]))
                (const_int -65536 [0xffffffffffff0000]))
            (const_int -65536 [0xffffffffffff0000]))
        (reg:SI 152)))
Failed to match this instruction:
(set (reg:SI 154)
    (and:SI (mult:SI (reg:SI 3 r3 [ PLLP ])
            (const_int 32768 [0x8000]))
        (const_int -65536 [0xffffffffffff0000])))

Trying 6, 14 -> 18:
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (ior:SI (ashift:SI (mem/c/i:SI (reg/f:SI 26 afp) [3 PLLQ+0 S4 A32])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 154)
                (const_int 16 [0x10])))
        (reg:SI 150)))

Trying 12, 14 -> 18:
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (ior:SI (ior:SI (ashift:SI (reg/v:SI 147 [ PLLQ ])
                    (const_int 24 [0x18]))
                (ashift:SI (reg:SI 154)
                    (const_int 16 [0x10])))
            (ashift:SI (reg:SI 2 r2 [ PLLN ])
                (const_int 6 [0x6])))
        (reg:SI 148)))
Successfully matched this instruction:
(set (reg:SI 152)
    (ashift:SI (reg:SI 2 r2 [ PLLN ])
        (const_int 6 [0x6])))
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (ior:SI (ior:SI (ashift:SI (reg/v:SI 147 [ PLLQ ])
                    (const_int 24 [0x18]))
                (ashift:SI (reg:SI 154)
                    (const_int 16 [0x10])))
            (reg:SI 152))
        (reg:SI 148)))

Trying 14, 16 -> 18:
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (ior:SI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 65536 [0x10000]))
                (const_int -65536 [0xffffffffffff0000]))
            (ashift:SI (reg/v:SI 147 [ PLLQ ])
                (const_int 24 [0x18])))
        (reg:SI 150)))
Successfully matched this instruction:
(set (reg:SI 154)
    (ashift:SI (reg/v:SI 147 [ PLLQ ])
        (const_int 24 [0x18])))
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (ior:SI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 65536 [0x10000]))
                (const_int -65536 [0xffffffffffff0000]))
            (reg:SI 154))
        (reg:SI 150)))

Trying 15, 14, 16 -> 18:
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (ior:SI (plus:SI (and:SI (mult:SI (reg:SI 3 r3 [ PLLP ])
                        (const_int 32768 [0x8000]))
                    (const_int -65536 [0xffffffffffff0000]))
                (const_int -65536 [0xffffffffffff0000]))
            (ashift:SI (reg/v:SI 147 [ PLLQ ])
                (const_int 24 [0x18])))
        (reg:SI 150)))
Successfully matched this instruction:
(set (reg:SI 154)
    (ashift:SI (reg/v:SI 147 [ PLLQ ])
        (const_int 24 [0x18])))
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ior:SI (ior:SI (plus:SI (and:SI (mult:SI (reg:SI 3 r3 [ PLLP ])
                        (const_int 32768 [0x8000]))
                    (const_int -65536 [0xffffffffffff0000]))
                (const_int -65536 [0xffffffffffff0000]))
            (reg:SI 154))
        (reg:SI 150)))

Trying 18 -> 21:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 157)
            (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (ior:SI (ashift:SI (reg:SI 154)
            (const_int 16 [0x10]))
        (reg:SI 152)))

Trying 20 -> 21:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (reg:SI 142 [ D.8070 ]))

Trying 16, 18 -> 21:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 157)
            (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (ior:SI (plus:SI (mult:SI (reg:SI 153)
                (const_int 65536 [0x10000]))
            (const_int -65536 [0xffffffffffff0000]))
        (reg:SI 152)))
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (plus:SI (mult:SI (reg:SI 153)
            (const_int 65536 [0x10000]))
        (const_int -65536 [0xffffffffffff0000])))

Trying 14, 18 -> 21:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 157)
            (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg/v:SI 147 [ PLLQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 154)
                (const_int 16 [0x10])))
        (reg:SI 150)))
Successfully matched this instruction:
(set (reg:SI 142 [ D.8070 ])
    (ashift:SI (reg:SI 154)
        (const_int 16 [0x10])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 157)
            (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg/v:SI 147 [ PLLQ ])
                (const_int 24 [0x18]))
            (reg:SI 142 [ D.8070 ]))
        (reg:SI 150)))

Trying 20, 18 -> 21:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (ior:SI (ashift:SI (reg:SI 154)
            (const_int 16 [0x10]))
        (reg:SI 152)))
Successfully matched this instruction:
(set (reg/f:SI 157)
    (ashift:SI (reg:SI 154)
        (const_int 16 [0x10])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (ior:SI (reg/f:SI 157)
        (reg:SI 152)))

Trying 15, 16, 18 -> 21:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 157)
            (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (ior:SI (plus:SI (and:SI (mult:SI (reg:SI 3 r3 [ PLLP ])
                    (const_int 32768 [0x8000]))
                (const_int -65536 [0xffffffffffff0000]))
            (const_int -65536 [0xffffffffffff0000]))
        (reg:SI 152)))
Failed to match this instruction:
(set (reg:SI 142 [ D.8070 ])
    (and:SI (mult:SI (reg:SI 3 r3 [ PLLP ])
            (const_int 32768 [0x8000]))
        (const_int -65536 [0xffffffffffff0000])))

Trying 16, 20, 18 -> 21:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (ior:SI (plus:SI (mult:SI (reg:SI 153)
                (const_int 65536 [0x10000]))
            (const_int -65536 [0xffffffffffff0000]))
        (reg:SI 152)))
Failed to match this instruction:
(set (reg/f:SI 157)
    (plus:SI (mult:SI (reg:SI 153)
            (const_int 65536 [0x10000]))
        (const_int -65536 [0xffffffffffff0000])))

Trying 14, 20, 18 -> 21:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg/v:SI 147 [ PLLQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 154)
                (const_int 16 [0x10])))
        (reg:SI 150)))
Successfully matched this instruction:
(set (reg/f:SI 157)
    (ashift:SI (reg:SI 154)
        (const_int 16 [0x10])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg/v:SI 147 [ PLLQ ])
                (const_int 24 [0x18]))
            (reg/f:SI 157))
        (reg:SI 150)))


RCC_PLLConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,2u,1e} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} 
;;    total ref usage 53{24d,28u,1e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142 143 144 145 146 147 148 149 150 151 152 153 154 155 157
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 142 143 144 145 146 147 148 149 150 151 152 153 154 155 157
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 8 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 5 2 NOTE_INSN_DELETED)

(note 5 4 6 2 NOTE_INSN_DELETED)

(insn 6 5 7 2 (set (reg/v:SI 147 [ PLLQ ])
        (mem/c/i:SI (reg/f:SI 26 afp) [3 PLLQ+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:464 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 26 afp) [3 PLLQ+0 S4 A32])
        (nil)))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 (set (reg:SI 148)
        (ior:SI (reg:SI 1 r1 [ PLLM ])
            (reg:SI 0 r0 [ RCC_PLLSource ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PLLM ])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_PLLSource ])
            (nil))))

(note 11 10 12 2 NOTE_INSN_DELETED)

(insn 12 11 13 2 (set (reg:SI 150)
        (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLN ])
                (const_int 6 [0x6]))
            (reg:SI 148))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PLLN ])
        (expr_list:REG_DEAD (reg:SI 148)
            (nil))))

(note 13 12 14 2 NOTE_INSN_DELETED)

(insn 14 13 15 2 (set (reg:SI 152)
        (ior:SI (ashift:SI (reg/v:SI 147 [ PLLQ ])
                (const_int 24 [0x18]))
            (reg:SI 150))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 147 [ PLLQ ])
        (expr_list:REG_DEAD (reg:SI 150)
            (nil))))

(insn 15 14 16 2 (set (reg:SI 153)
        (lshiftrt:SI (reg:SI 3 r3 [ PLLP ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ PLLP ])
        (nil)))

(insn 16 15 17 2 (set (reg:SI 154)
        (plus:SI (reg:SI 153)
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))

(note 17 16 18 2 NOTE_INSN_DELETED)

(insn 18 17 20 2 (set (reg:SI 142 [ D.8070 ])
        (ior:SI (ashift:SI (reg:SI 154)
                (const_int 16 [0x10]))
            (reg:SI 152))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_DEAD (reg:SI 152)
            (nil))))

(insn 20 18 21 2 (set (reg/f:SI 157)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 709 {*thumb2_movsi_insn}
     (nil))

(insn 21 20 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 157)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (reg:SI 142 [ D.8070 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:472 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_DEAD (reg:SI 142 [ D.8070 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 5.
deleting insn with uid = 11.
deleting insn with uid = 13.
deleting insn with uid = 17.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 18.
deleting insn with uid = 18.
ending the processing of deferred insns

;; Function RCC_PLLCmd (RCC_PLLCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 8: 12
insn_cost 9: 4

Trying 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949408B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))

Trying 8 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949408 [0x42470060]) [3 MEM[(volatile uint32_t *)1111949408B]+0 S4 A32])
    (reg/v:SI 135 [ NewState ]))

Trying 8, 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949408 [0x42470060]) [3 MEM[(volatile uint32_t *)1111949408B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))


RCC_PLLCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 135 [ NewState ])
        (reg:SI 0 r0 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:487 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NewState ])
        (nil)))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 9 2 (set (reg/f:SI 136)
        (const_int 1111949408 [0x42470060])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:490 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 0 2 (set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949408B]+0 S4 A32])
        (reg/v:SI 135 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:490 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg/v:SI 135 [ NewState ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PLLI2SConfig (RCC_PLLI2SConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 14: 8
insn_cost 15: 4

Trying 3 -> 8:
Successfully matched this instruction:
(set (reg:SI 142)
    (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
        (const_int 24 [0x18])))
deferring deletion of insn with uid = 3.
modifying insn i3     8 r142:SI=r1:SI<<0x18
      REG_DEAD: r1:SI
deferring rescan insn with uid = 8.

Trying 2 -> 9:
Successfully matched this instruction:
(set (reg:SI 143)
    (ashift:SI (reg:SI 0 r0 [ PLLI2SN ])
        (const_int 6 [0x6])))
deferring deletion of insn with uid = 2.
modifying insn i3     9 r143:SI=r0:SI<<0x6
      REG_DEAD: r0:SI
deferring rescan insn with uid = 9.

Trying 8 -> 10:
Successfully matched this instruction:
(set (reg:SI 144)
    (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
            (const_int 24 [0x18]))
        (reg:SI 143)))
deferring deletion of insn with uid = 8.
modifying insn i3    10 r144:SI=r1:SI<<0x18|r143:SI
      REG_DEAD: r1:SI
      REG_DEAD: r143:SI
deferring rescan insn with uid = 10.

Trying 9 -> 10:
Failed to match this instruction:
(set (reg:SI 144)
    (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
            (const_int 24 [0x18]))
        (ashift:SI (reg:SI 0 r0 [ PLLI2SN ])
            (const_int 6 [0x6]))))

Trying 4 -> 11:
Successfully matched this instruction:
(set (reg:SI 145)
    (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
        (const_int 28 [0x1c])))
deferring deletion of insn with uid = 4.
modifying insn i3    11 r145:SI=r2:SI<<0x1c
      REG_DEAD: r2:SI
deferring rescan insn with uid = 11.

Trying 10 -> 12:
Failed to match this instruction:
(set (reg:SI 138 [ D.8058 ])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
                (const_int 24 [0x18]))
            (reg:SI 143))
        (reg:SI 145)))

Trying 11 -> 12:
Successfully matched this instruction:
(set (reg:SI 138 [ D.8058 ])
    (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
            (const_int 28 [0x1c]))
        (reg:SI 144)))
deferring deletion of insn with uid = 11.
modifying insn i3    12 r138:SI=r2:SI<<0x1c|r144:SI
      REG_DEAD: r2:SI
      REG_DEAD: r144:SI
deferring rescan insn with uid = 12.

Trying 10 -> 12:
Failed to match this instruction:
(set (reg:SI 138 [ D.8058 ])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
                (const_int 28 [0x1c])))
        (reg:SI 143)))

Trying 9, 10 -> 12:
Failed to match this instruction:
(set (reg:SI 138 [ D.8058 ])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
                (const_int 28 [0x1c])))
        (ashift:SI (reg:SI 0 r0 [ PLLI2SN ])
            (const_int 6 [0x6]))))
Successfully matched this instruction:
(set (reg:SI 144)
    (ashift:SI (reg:SI 0 r0 [ PLLI2SN ])
        (const_int 6 [0x6])))
Failed to match this instruction:
(set (reg:SI 138 [ D.8058 ])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
                (const_int 28 [0x1c])))
        (reg:SI 144)))

Trying 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 147)
            (const_int 132 [0x84])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
    (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
            (const_int 28 [0x1c]))
        (reg:SI 144)))

Trying 14 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887364 [0x40023884]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
    (reg:SI 138 [ D.8058 ]))

Trying 10, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 147)
            (const_int 132 [0x84])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
                (const_int 28 [0x1c])))
        (reg:SI 143)))
Successfully matched this instruction:
(set (reg:SI 138 [ D.8058 ])
    (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
        (const_int 28 [0x1c])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 147)
            (const_int 132 [0x84])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
                (const_int 24 [0x18]))
            (reg:SI 138 [ D.8058 ]))
        (reg:SI 143)))

Trying 14, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887364 [0x40023884]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
    (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
            (const_int 28 [0x1c]))
        (reg:SI 144)))
Successfully matched this instruction:
(set (reg/f:SI 147)
    (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
        (const_int 28 [0x1c])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887364 [0x40023884]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
    (ior:SI (reg/f:SI 147)
        (reg:SI 144)))

Trying 10, 14, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887364 [0x40023884]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
                (const_int 28 [0x1c])))
        (reg:SI 143)))
Successfully matched this instruction:
(set (reg/f:SI 147)
    (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
        (const_int 28 [0x1c])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887364 [0x40023884]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
                (const_int 24 [0x18]))
            (reg/f:SI 147))
        (reg:SI 143)))


RCC_PLLI2SConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} 
;;    total ref usage 38{18d,20u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 139 140 141 142 143 144 145 147
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138 139 140 141 142 143 144 145 147
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 6 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 9 2 NOTE_INSN_DELETED)

(insn 9 8 10 2 (set (reg:SI 143)
        (ashift:SI (reg:SI 0 r0 [ PLLI2SN ])
            (const_int 6 [0x6]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ PLLI2SN ])
        (nil)))

(insn 10 9 11 2 (set (reg:SI 144)
        (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLI2SQ ])
                (const_int 24 [0x18]))
            (reg:SI 143))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PLLI2SQ ])
        (expr_list:REG_DEAD (reg:SI 143)
            (nil))))

(note 11 10 12 2 NOTE_INSN_DELETED)

(insn 12 11 14 2 (set (reg:SI 138 [ D.8058 ])
        (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLI2SR ])
                (const_int 28 [0x1c]))
            (reg:SI 144))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PLLI2SR ])
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))

(insn 14 12 15 2 (set (reg/f:SI 147)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 147)
                (const_int 132 [0x84])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR+0 S4 A32])
        (reg:SI 138 [ D.8058 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:559 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_DEAD (reg:SI 138 [ D.8058 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 11.
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns

;; Function RCC_PLLI2SCmd (RCC_PLLI2SCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 8: 12
insn_cost 9: 4

Trying 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949416B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))

Trying 8 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949416 [0x42470068]) [3 MEM[(volatile uint32_t *)1111949416B]+0 S4 A32])
    (reg/v:SI 135 [ NewState ]))

Trying 8, 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949416 [0x42470068]) [3 MEM[(volatile uint32_t *)1111949416B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))


RCC_PLLI2SCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 135 [ NewState ])
        (reg:SI 0 r0 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:570 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NewState ])
        (nil)))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 9 2 (set (reg/f:SI 136)
        (const_int 1111949416 [0x42470068])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:573 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 0 2 (set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949416B]+0 S4 A32])
        (reg/v:SI 135 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:573 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg/v:SI 135 [ NewState ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_PLLSAIConfig (RCC_PLLSAIConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 14: 8
insn_cost 15: 4

Trying 3 -> 8:
Successfully matched this instruction:
(set (reg:SI 142)
    (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
        (const_int 24 [0x18])))
deferring deletion of insn with uid = 3.
modifying insn i3     8 r142:SI=r1:SI<<0x18
      REG_DEAD: r1:SI
deferring rescan insn with uid = 8.

Trying 2 -> 9:
Successfully matched this instruction:
(set (reg:SI 143)
    (ashift:SI (reg:SI 0 r0 [ PLLSAIN ])
        (const_int 6 [0x6])))
deferring deletion of insn with uid = 2.
modifying insn i3     9 r143:SI=r0:SI<<0x6
      REG_DEAD: r0:SI
deferring rescan insn with uid = 9.

Trying 8 -> 10:
Successfully matched this instruction:
(set (reg:SI 144)
    (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
            (const_int 24 [0x18]))
        (reg:SI 143)))
deferring deletion of insn with uid = 8.
modifying insn i3    10 r144:SI=r1:SI<<0x18|r143:SI
      REG_DEAD: r1:SI
      REG_DEAD: r143:SI
deferring rescan insn with uid = 10.

Trying 9 -> 10:
Failed to match this instruction:
(set (reg:SI 144)
    (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
            (const_int 24 [0x18]))
        (ashift:SI (reg:SI 0 r0 [ PLLSAIN ])
            (const_int 6 [0x6]))))

Trying 4 -> 11:
Successfully matched this instruction:
(set (reg:SI 145)
    (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
        (const_int 28 [0x1c])))
deferring deletion of insn with uid = 4.
modifying insn i3    11 r145:SI=r2:SI<<0x1c
      REG_DEAD: r2:SI
deferring rescan insn with uid = 11.

Trying 10 -> 12:
Failed to match this instruction:
(set (reg:SI 138 [ D.8050 ])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
                (const_int 24 [0x18]))
            (reg:SI 143))
        (reg:SI 145)))

Trying 11 -> 12:
Successfully matched this instruction:
(set (reg:SI 138 [ D.8050 ])
    (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
            (const_int 28 [0x1c]))
        (reg:SI 144)))
deferring deletion of insn with uid = 11.
modifying insn i3    12 r138:SI=r2:SI<<0x1c|r144:SI
      REG_DEAD: r2:SI
      REG_DEAD: r144:SI
deferring rescan insn with uid = 12.

Trying 10 -> 12:
Failed to match this instruction:
(set (reg:SI 138 [ D.8050 ])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
                (const_int 28 [0x1c])))
        (reg:SI 143)))

Trying 9, 10 -> 12:
Failed to match this instruction:
(set (reg:SI 138 [ D.8050 ])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
                (const_int 28 [0x1c])))
        (ashift:SI (reg:SI 0 r0 [ PLLSAIN ])
            (const_int 6 [0x6]))))
Successfully matched this instruction:
(set (reg:SI 144)
    (ashift:SI (reg:SI 0 r0 [ PLLSAIN ])
        (const_int 6 [0x6])))
Failed to match this instruction:
(set (reg:SI 138 [ D.8050 ])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
                (const_int 28 [0x1c])))
        (reg:SI 144)))

Trying 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 147)
            (const_int 136 [0x88])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
    (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
            (const_int 28 [0x1c]))
        (reg:SI 144)))

Trying 14 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887368 [0x40023888]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
    (reg:SI 138 [ D.8050 ]))

Trying 10, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 147)
            (const_int 136 [0x88])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
                (const_int 28 [0x1c])))
        (reg:SI 143)))
Successfully matched this instruction:
(set (reg:SI 138 [ D.8050 ])
    (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
        (const_int 28 [0x1c])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 147)
            (const_int 136 [0x88])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
                (const_int 24 [0x18]))
            (reg:SI 138 [ D.8050 ]))
        (reg:SI 143)))

Trying 14, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887368 [0x40023888]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
    (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
            (const_int 28 [0x1c]))
        (reg:SI 144)))
Successfully matched this instruction:
(set (reg/f:SI 147)
    (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
        (const_int 28 [0x1c])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887368 [0x40023888]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
    (ior:SI (reg/f:SI 147)
        (reg:SI 144)))

Trying 10, 14, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887368 [0x40023888]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
                (const_int 24 [0x18]))
            (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
                (const_int 28 [0x1c])))
        (reg:SI 143)))
Successfully matched this instruction:
(set (reg/f:SI 147)
    (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
        (const_int 28 [0x1c])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887368 [0x40023888]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
                (const_int 24 [0x18]))
            (reg/f:SI 147))
        (reg:SI 143)))


RCC_PLLSAIConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} 
;;    total ref usage 38{18d,20u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 139 140 141 142 143 144 145 147
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138 139 140 141 142 143 144 145 147
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 6 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 9 2 NOTE_INSN_DELETED)

(insn 9 8 10 2 (set (reg:SI 143)
        (ashift:SI (reg:SI 0 r0 [ PLLSAIN ])
            (const_int 6 [0x6]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ PLLSAIN ])
        (nil)))

(insn 10 9 11 2 (set (reg:SI 144)
        (ior:SI (ashift:SI (reg:SI 1 r1 [ PLLSAIQ ])
                (const_int 24 [0x18]))
            (reg:SI 143))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PLLSAIQ ])
        (expr_list:REG_DEAD (reg:SI 143)
            (nil))))

(note 11 10 12 2 NOTE_INSN_DELETED)

(insn 12 11 14 2 (set (reg:SI 138 [ D.8050 ])
        (ior:SI (ashift:SI (reg:SI 2 r2 [ PLLSAIR ])
                (const_int 28 [0x1c]))
            (reg:SI 144))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PLLSAIR ])
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))

(insn 14 12 15 2 (set (reg/f:SI 147)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 147)
                (const_int 136 [0x88])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLSAICFGR+0 S4 A32])
        (reg:SI 138 [ D.8050 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:604 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_DEAD (reg:SI 138 [ D.8050 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 11.
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns

;; Function RCC_PLLSAICmd (RCC_PLLSAICmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 8: 12
insn_cost 9: 4

Trying 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949424B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))

Trying 8 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949424 [0x42470070]) [3 MEM[(volatile uint32_t *)1111949424B]+0 S4 A32])
    (reg/v:SI 135 [ NewState ]))

Trying 8, 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949424 [0x42470070]) [3 MEM[(volatile uint32_t *)1111949424B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))


RCC_PLLSAICmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 135 [ NewState ])
        (reg:SI 0 r0 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:617 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NewState ])
        (nil)))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 9 2 (set (reg/f:SI 136)
        (const_int 1111949424 [0x42470070])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:620 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 0 2 (set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949424B]+0 S4 A32])
        (reg/v:SI 135 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:620 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg/v:SI 135 [ NewState ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_ClockSecuritySystemCmd (RCC_ClockSecuritySystemCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 8: 12
insn_cost 9: 4

Trying 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949388B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))

Trying 8 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949388 [0x4247004c]) [3 MEM[(volatile uint32_t *)1111949388B]+0 S4 A32])
    (reg/v:SI 135 [ NewState ]))

Trying 8, 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949388 [0x4247004c]) [3 MEM[(volatile uint32_t *)1111949388B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))


RCC_ClockSecuritySystemCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 135 [ NewState ])
        (reg:SI 0 r0 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:635 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NewState ])
        (nil)))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 9 2 (set (reg/f:SI 136)
        (const_int 1111949388 [0x4247004c])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:638 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 0 2 (set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949388B]+0 S4 A32])
        (reg/v:SI 135 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:638 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg/v:SI 135 [ NewState ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_MCO1Config (RCC_MCO1Config)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 8: 8
insn_cost 9: 12
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 15: 4

Trying 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 9 -> 10:
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -123731969 [0xfffffffff89fffff])))

Trying 8, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:SI 141)
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -123731969 [0xfffffffff89fffff])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 141)
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -123731969 [0xfffffffff89fffff])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -123731969 [0xfffffffff89fffff])))

Trying 2 -> 11:
Successfully matched this instruction:
(set (reg:SI 136 [ D.8040 ])
    (ior:SI (reg:SI 0 r0 [ RCC_MCO1Source ])
        (reg:SI 141)))
deferring deletion of insn with uid = 2.
modifying insn i3    11 r136:SI=r0:SI|r141:SI
      REG_DEAD: r0:SI
      REG_DEAD: r141:SI
deferring rescan insn with uid = 11.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 136 [ D.8040 ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -123731969 [0xfffffffff89fffff]))
        (reg:SI 0 r0 [ RCC_MCO1Source ])))

Trying 9, 10 -> 11:
Failed to match this instruction:
(set (reg:SI 136 [ D.8040 ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -123731969 [0xfffffffff89fffff]))
        (reg:SI 0 r0 [ RCC_MCO1Source ])))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -123731969 [0xfffffffff89fffff])))

Trying 8, 9, 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.8040 ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -123731969 [0xfffffffff89fffff]))
                (reg:SI 0 r0 [ RCC_MCO1Source ])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.8040 ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -123731969 [0xfffffffff89fffff]))
                (reg:SI 0 r0 [ RCC_MCO1Source ])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 136 [ D.8040 ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -123731969 [0xfffffffff89fffff]))
        (reg:SI 0 r0 [ RCC_MCO1Source ])))

Trying 3 -> 12:
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (reg:SI 136 [ D.8040 ])
        (reg:SI 1 r1 [ RCC_MCO1Div ])))
deferring deletion of insn with uid = 3.
modifying insn i3    12 r137:SI=r136:SI|r1:SI
      REG_DEAD: r1:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 12.

Trying 11 -> 12:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (ior:SI (reg:SI 0 r0 [ RCC_MCO1Source ])
            (reg:SI 141))
        (reg:SI 1 r1 [ RCC_MCO1Div ])))

Trying 10, 11 -> 12:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
                (const_int -123731969 [0xfffffffff89fffff]))
            (reg:SI 0 r0 [ RCC_MCO1Source ]))
        (reg:SI 1 r1 [ RCC_MCO1Div ])))
Successfully matched this instruction:
(set (reg:SI 136 [ D.8040 ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -123731969 [0xfffffffff89fffff])))
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (ior:SI (reg:SI 136 [ D.8040 ])
            (reg:SI 0 r0 [ RCC_MCO1Source ]))
        (reg:SI 1 r1 [ RCC_MCO1Div ])))

Trying 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg:SI 136 [ D.8040 ])
        (reg:SI 1 r1 [ RCC_MCO1Div ])))

Trying 11, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (ior:SI (reg:SI 0 r0 [ RCC_MCO1Source ])
            (reg:SI 141))
        (reg:SI 1 r1 [ RCC_MCO1Div ])))
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (reg:SI 0 r0 [ RCC_MCO1Source ])
        (reg:SI 141)))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg/v:SI 137 [ tmpreg ])
        (reg:SI 1 r1 [ RCC_MCO1Div ])))


RCC_MCO1Config

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} 
;;    total ref usage 34{16d,18u,0e} in 6{6 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136 137 138 139 140 141
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 136 137 138 139 140 141
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 5 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 (set (reg/f:SI 140)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:667 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:667 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 9 11 2 (set (reg:SI 141)
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -123731969 [0xfffffffff89fffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:670 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 11 10 12 2 (set (reg:SI 136 [ D.8040 ])
        (ior:SI (reg:SI 0 r0 [ RCC_MCO1Source ])
            (reg:SI 141))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:673 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_MCO1Source ])
        (expr_list:REG_DEAD (reg:SI 141)
            (nil))))

(insn 12 11 15 2 (set (reg/v:SI 137 [ tmpreg ])
        (ior:SI (reg:SI 136 [ D.8040 ])
            (reg:SI 1 r1 [ RCC_MCO1Div ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:673 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ RCC_MCO1Div ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.8040 ])
            (nil))))

(insn 15 12 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 137 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:676 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 3.
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns

;; Function RCC_MCO2Config (RCC_MCO2Config)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 8: 8
insn_cost 9: 12
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 15: 4

Trying 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 9 -> 10:
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 134217727 [0x7ffffff])))

Trying 8, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:SI 141)
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 134217727 [0x7ffffff])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 141)
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 134217727 [0x7ffffff])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 134217727 [0x7ffffff])))

Trying 2 -> 11:
Successfully matched this instruction:
(set (reg:SI 136 [ D.8038 ])
    (ior:SI (reg:SI 0 r0 [ RCC_MCO2Source ])
        (reg:SI 141)))
deferring deletion of insn with uid = 2.
modifying insn i3    11 r136:SI=r0:SI|r141:SI
      REG_DEAD: r0:SI
      REG_DEAD: r141:SI
deferring rescan insn with uid = 11.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 136 [ D.8038 ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int 134217727 [0x7ffffff]))
        (reg:SI 0 r0 [ RCC_MCO2Source ])))

Trying 9, 10 -> 11:
Failed to match this instruction:
(set (reg:SI 136 [ D.8038 ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int 134217727 [0x7ffffff]))
        (reg:SI 0 r0 [ RCC_MCO2Source ])))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 134217727 [0x7ffffff])))

Trying 8, 9, 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.8038 ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 134217727 [0x7ffffff]))
                (reg:SI 0 r0 [ RCC_MCO2Source ])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.8038 ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 134217727 [0x7ffffff]))
                (reg:SI 0 r0 [ RCC_MCO2Source ])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 136 [ D.8038 ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int 134217727 [0x7ffffff]))
        (reg:SI 0 r0 [ RCC_MCO2Source ])))

Trying 3 -> 12:
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (reg:SI 136 [ D.8038 ])
        (reg:SI 1 r1 [ RCC_MCO2Div ])))
deferring deletion of insn with uid = 3.
modifying insn i3    12 r137:SI=r136:SI|r1:SI
      REG_DEAD: r1:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 12.

Trying 11 -> 12:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (ior:SI (reg:SI 0 r0 [ RCC_MCO2Source ])
            (reg:SI 141))
        (reg:SI 1 r1 [ RCC_MCO2Div ])))

Trying 10, 11 -> 12:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
                (const_int 134217727 [0x7ffffff]))
            (reg:SI 0 r0 [ RCC_MCO2Source ]))
        (reg:SI 1 r1 [ RCC_MCO2Div ])))
Successfully matched this instruction:
(set (reg:SI 136 [ D.8038 ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int 134217727 [0x7ffffff])))
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (ior:SI (reg:SI 136 [ D.8038 ])
            (reg:SI 0 r0 [ RCC_MCO2Source ]))
        (reg:SI 1 r1 [ RCC_MCO2Div ])))

Trying 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg:SI 136 [ D.8038 ])
        (reg:SI 1 r1 [ RCC_MCO2Div ])))

Trying 11, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (ior:SI (reg:SI 0 r0 [ RCC_MCO2Source ])
            (reg:SI 141))
        (reg:SI 1 r1 [ RCC_MCO2Div ])))
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (reg:SI 0 r0 [ RCC_MCO2Source ])
        (reg:SI 141)))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg/v:SI 137 [ tmpreg ])
        (reg:SI 1 r1 [ RCC_MCO2Div ])))


RCC_MCO2Config

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} 
;;    total ref usage 34{16d,18u,0e} in 6{6 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136 137 138 139 140 141
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 136 137 138 139 140 141
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 5 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 (set (reg/f:SI 140)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:705 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:705 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 9 11 2 (set (reg:SI 141)
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int 134217727 [0x7ffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:708 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 11 10 12 2 (set (reg:SI 136 [ D.8038 ])
        (ior:SI (reg:SI 0 r0 [ RCC_MCO2Source ])
            (reg:SI 141))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:711 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_MCO2Source ])
        (expr_list:REG_DEAD (reg:SI 141)
            (nil))))

(insn 12 11 15 2 (set (reg/v:SI 137 [ tmpreg ])
        (ior:SI (reg:SI 136 [ D.8038 ])
            (reg:SI 1 r1 [ RCC_MCO2Div ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:711 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ RCC_MCO2Div ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.8038 ])
            (nil))))

(insn 15 12 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 137 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:714 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 3.
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns

;; Function RCC_SYSCLKConfig (RCC_SYSCLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 13: 4

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -4 [0xfffffffffffffffc])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -4 [0xfffffffffffffffc])))

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (reg:SI 0 r0 [ RCC_SYSCLKSource ])
        (reg/v:SI 135 [ tmpreg ])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r136:SI=r0:SI|r135:SI
      REG_DEAD: r0:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 10.

Trying 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 0 r0 [ RCC_SYSCLKSource ])))

Trying 8, 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 0 r0 [ RCC_SYSCLKSource ])))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -4 [0xfffffffffffffffc])))

Trying 7, 8, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -4 [0xfffffffffffffffc]))
                (reg:SI 0 r0 [ RCC_SYSCLKSource ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -4 [0xfffffffffffffffc]))
                (reg:SI 0 r0 [ RCC_SYSCLKSource ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 0 r0 [ RCC_SYSCLKSource ])))

Trying 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg:SI 0 r0 [ RCC_SYSCLKSource ])
        (reg/v:SI 135 [ tmpreg ])))

Trying 9, 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 0 r0 [ RCC_SYSCLKSource ])))
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg/v:SI 136 [ tmpreg ])
        (reg:SI 0 r0 [ RCC_SYSCLKSource ])))


RCC_SYSCLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} 
;;    total ref usage 29{14d,15u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 138)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:870 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:870 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 135 [ tmpreg ])
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -4 [0xfffffffffffffffc]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:873 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 136 [ tmpreg ])
        (ior:SI (reg:SI 0 r0 [ RCC_SYSCLKSource ])
            (reg/v:SI 135 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:876 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_SYSCLKSource ])
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
            (nil))))

(insn 13 10 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 136 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:879 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg/v:SI 136 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns

;; Function RCC_GetSYSCLKSource (RCC_GetSYSCLKSource)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 6: 8
insn_cost 7: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 15: 4
insn_cost 18: 0

Trying 6 -> 7:
Failed to match this instruction:
(set (reg:SI 134 [ D.8033 ])
    (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))

Trying 7 -> 9:
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 12 [0xc])))

Trying 6, 7 -> 9:
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 12 [0xc])))
Successfully matched this instruction:
(set (reg:SI 134 [ D.8033 ])
    (const_int 12 [0xc]))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg:SI 134 [ D.8033 ])))

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:SI 142)
    (and:SI (reg:SI 134 [ D.8033 ])
        (const_int 12 [0xc])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r142:SI=r134:SI&0xc
      REG_DEAD: r134:SI
deferring rescan insn with uid = 10.

Trying 7 -> 10:
Failed to match this instruction:
(set (reg:SI 142)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 12 [0xc])))

Trying 6, 7 -> 10:
Failed to match this instruction:
(set (reg:SI 142)
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 12 [0xc])))
Successfully matched this instruction:
(set (reg:SI 134 [ D.8033 ])
    (const_int 12 [0xc]))
Failed to match this instruction:
(set (reg:SI 142)
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg:SI 134 [ D.8033 ])))

Trying 10 -> 15:
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (reg:SI 134 [ D.8033 ])
        (const_int 12 [0xc])))
deferring deletion of insn with uid = 10.
modifying insn i3    15 r0:SI=r134:SI&0xc
      REG_DEAD: r134:SI
deferring rescan insn with uid = 15.

Trying 7 -> 15:
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 12 [0xc])))

Trying 6, 7 -> 15:
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 12 [0xc])))
Successfully matched this instruction:
(set (reg:SI 134 [ D.8033 ])
    (const_int 12 [0xc]))
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg:SI 134 [ D.8033 ])))

Trying 15 -> 18:
Failed to match this instruction:
(parallel [
        (use (and:SI (reg:SI 134 [ D.8033 ])
                (const_int 12 [0xc])))
        (set (reg/i:SI 0 r0)
            (and:SI (reg:SI 134 [ D.8033 ])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (reg:SI 134 [ D.8033 ])
                (const_int 12 [0xc])))
        (set (reg/i:SI 0 r0)
            (and:SI (reg:SI 134 [ D.8033 ])
                (const_int 12 [0xc])))
    ])

Trying 7, 15 -> 18:
Failed to match this instruction:
(parallel [
        (use (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                        (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
        (set (reg/i:SI 0 r0)
            (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                        (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                        (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
        (set (reg/i:SI 0 r0)
            (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                        (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
    ])

Trying 6, 7, 15 -> 18:
Failed to match this instruction:
(parallel [
        (use (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
        (set (reg/i:SI 0 r0)
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
        (set (reg/i:SI 0 r0)
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
    ])


RCC_GetSYSCLKSource

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 28{14d,14u,0e} in 4{4 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 134 138 141 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 138 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 (set (reg/f:SI 138)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:893 709 {*thumb2_movsi_insn}
     (nil))

(insn 7 6 9 2 (set (reg:SI 134 [ D.8033 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:893 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))

(note 9 7 10 2 NOTE_INSN_DELETED)

(note 10 9 15 2 NOTE_INSN_DELETED)

(insn 15 10 18 2 (set (reg/i:SI 0 r0)
        (and:SI (reg:SI 134 [ D.8033 ])
            (const_int 12 [0xc]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:894 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.8033 ])
        (nil)))

(insn 18 15 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:894 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 10.
rescanning insn with uid = 15.
deleting insn with uid = 15.
ending the processing of deferred insns

;; Function RCC_HCLKConfig (RCC_HCLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 13: 4

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -241 [0xffffffffffffff0f])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -241 [0xffffffffffffff0f])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -241 [0xffffffffffffff0f])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -241 [0xffffffffffffff0f])))

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (reg:SI 0 r0 [ RCC_SYSCLK ])
        (reg/v:SI 135 [ tmpreg ])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r136:SI=r0:SI|r135:SI
      REG_DEAD: r0:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 10.

Trying 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -241 [0xffffffffffffff0f]))
        (reg:SI 0 r0 [ RCC_SYSCLK ])))

Trying 8, 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -241 [0xffffffffffffff0f]))
        (reg:SI 0 r0 [ RCC_SYSCLK ])))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -241 [0xffffffffffffff0f])))

Trying 7, 8, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -241 [0xffffffffffffff0f]))
                (reg:SI 0 r0 [ RCC_SYSCLK ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -241 [0xffffffffffffff0f]))
                (reg:SI 0 r0 [ RCC_SYSCLK ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -241 [0xffffffffffffff0f]))
        (reg:SI 0 r0 [ RCC_SYSCLK ])))

Trying 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg:SI 0 r0 [ RCC_SYSCLK ])
        (reg/v:SI 135 [ tmpreg ])))

Trying 9, 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -241 [0xffffffffffffff0f]))
        (reg:SI 0 r0 [ RCC_SYSCLK ])))
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -241 [0xffffffffffffff0f])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg/v:SI 136 [ tmpreg ])
        (reg:SI 0 r0 [ RCC_SYSCLK ])))


RCC_HCLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} 
;;    total ref usage 29{14d,15u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 138)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:923 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:923 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 135 [ tmpreg ])
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -241 [0xffffffffffffff0f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:926 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 136 [ tmpreg ])
        (ior:SI (reg:SI 0 r0 [ RCC_SYSCLK ])
            (reg/v:SI 135 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:929 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_SYSCLK ])
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
            (nil))))

(insn 13 10 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 136 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:932 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg/v:SI 136 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns

;; Function RCC_PCLK1Config (RCC_PCLK1Config)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 13: 4

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -7169 [0xffffffffffffe3ff])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -7169 [0xffffffffffffe3ff])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -7169 [0xffffffffffffe3ff])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -7169 [0xffffffffffffe3ff])))

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (reg:SI 0 r0 [ RCC_HCLK ])
        (reg/v:SI 135 [ tmpreg ])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r136:SI=r0:SI|r135:SI
      REG_DEAD: r0:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 10.

Trying 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -7169 [0xffffffffffffe3ff]))
        (reg:SI 0 r0 [ RCC_HCLK ])))

Trying 8, 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -7169 [0xffffffffffffe3ff]))
        (reg:SI 0 r0 [ RCC_HCLK ])))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -7169 [0xffffffffffffe3ff])))

Trying 7, 8, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -7169 [0xffffffffffffe3ff]))
                (reg:SI 0 r0 [ RCC_HCLK ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -7169 [0xffffffffffffe3ff]))
                (reg:SI 0 r0 [ RCC_HCLK ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -7169 [0xffffffffffffe3ff]))
        (reg:SI 0 r0 [ RCC_HCLK ])))

Trying 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg:SI 0 r0 [ RCC_HCLK ])
        (reg/v:SI 135 [ tmpreg ])))

Trying 9, 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -7169 [0xffffffffffffe3ff]))
        (reg:SI 0 r0 [ RCC_HCLK ])))
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -7169 [0xffffffffffffe3ff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg/v:SI 136 [ tmpreg ])
        (reg:SI 0 r0 [ RCC_HCLK ])))


RCC_PCLK1Config

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} 
;;    total ref usage 29{14d,15u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 138)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:955 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:955 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 135 [ tmpreg ])
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -7169 [0xffffffffffffe3ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:958 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 136 [ tmpreg ])
        (ior:SI (reg:SI 0 r0 [ RCC_HCLK ])
            (reg/v:SI 135 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:961 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_HCLK ])
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
            (nil))))

(insn 13 10 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 136 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:964 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg/v:SI 136 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns

;; Function RCC_PCLK2Config (RCC_PCLK2Config)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 14: 4

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -57345 [0xffffffffffff1fff])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -57345 [0xffffffffffff1fff])))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -57345 [0xffffffffffff1fff])))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 139)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -57345 [0xffffffffffff1fff])))

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg:SI 140)
    (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
        (const_int 3 [0x3])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r140:SI=r0:SI<<0x3
      REG_DEAD: r0:SI
deferring rescan insn with uid = 10.

Trying 9 -> 11:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -57345 [0xffffffffffff1fff]))
        (reg:SI 140)))

Trying 10 -> 11:
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
            (const_int 3 [0x3]))
        (reg/v:SI 135 [ tmpreg ])))
deferring deletion of insn with uid = 10.
modifying insn i3    11 r137:SI=r0:SI<<0x3|r135:SI
      REG_DEAD: r0:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 11.

Trying 9 -> 11:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -57345 [0xffffffffffff1fff]))
        (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
            (const_int 3 [0x3]))))

Trying 8, 9 -> 11:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -57345 [0xffffffffffff1fff]))
        (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
            (const_int 3 [0x3]))))
Successfully matched this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -57345 [0xffffffffffff1fff]))
        (reg/v:SI 135 [ tmpreg ])))

Trying 7, 8, 9 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -57345 [0xffffffffffff1fff]))
                (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
                    (const_int 3 [0x3]))))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -57345 [0xffffffffffff1fff]))
                (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
                    (const_int 3 [0x3]))))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 139)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -57345 [0xffffffffffff1fff]))
        (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
            (const_int 3 [0x3]))))

Trying 11 -> 14:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 139)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
            (const_int 3 [0x3]))
        (reg/v:SI 135 [ tmpreg ])))

Trying 9, 11 -> 14:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 139)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -57345 [0xffffffffffff1fff]))
        (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
            (const_int 3 [0x3]))))
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 139)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -57345 [0xffffffffffff1fff]))
        (reg/v:SI 137 [ tmpreg ])))


RCC_PCLK2Config

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} 
;;    total ref usage 31{15d,16u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 137 138 139 140
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 137 138 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 139)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:986 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:986 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 135 [ tmpreg ])
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -57345 [0xffffffffffff1fff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:989 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(note 10 9 11 2 NOTE_INSN_DELETED)

(insn 11 10 14 2 (set (reg/v:SI 137 [ tmpreg ])
        (ior:SI (ashift:SI (reg:SI 0 r0 [ RCC_HCLK ])
                (const_int 3 [0x3]))
            (reg/v:SI 135 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:992 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_HCLK ])
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
            (nil))))

(insn 14 11 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 137 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:995 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 10.
rescanning insn with uid = 11.
deleting insn with uid = 11.
ending the processing of deferred insns

;; Function RCC_GetClocksFreq (RCC_GetClocksFreq)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 13: 8
insn_cost 14: 12
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 0
insn_cost 18: 4
insn_cost 19: 0
insn_cost 20: 4
insn_cost 21: 0
insn_cost 27: 8
insn_cost 28: 4
insn_cost 5: 4
insn_cost 34: 8
insn_cost 35: 4
insn_cost 7: 4
insn_cost 42: 12
insn_cost 45: 12
insn_cost 46: 4
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 4
insn_cost 50: 0
insn_cost 54: 12
insn_cost 56: 8
insn_cost 57: 4
insn_cost 59: 8
insn_cost 60: 80
insn_cost 61: 8
insn_cost 68: 12
insn_cost 70: 8
insn_cost 71: 4
insn_cost 73: 8
insn_cost 74: 80
insn_cost 75: 8
insn_cost 79: 8
insn_cost 80: 12
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 4
insn_cost 84: 4
insn_cost 85: 80
insn_cost 86: 4
insn_cost 92: 8
insn_cost 93: 4
insn_cost 9: 4
insn_cost 97: 8
insn_cost 98: 12
insn_cost 99: 4
insn_cost 100: 4
insn_cost 101: 12
insn_cost 102: 12
insn_cost 103: 4
insn_cost 104: 4
insn_cost 105: 4
insn_cost 106: 4
insn_cost 109: 12
insn_cost 110: 4
insn_cost 111: 4
insn_cost 113: 12
insn_cost 114: 4
insn_cost 115: 4
insn_cost 116: 4
insn_cost 117: 4
insn_cost 120: 12
insn_cost 121: 4
insn_cost 122: 4
insn_cost 124: 12
insn_cost 125: 4
insn_cost 126: 4
insn_cost 127: 4
insn_cost 128: 4

Trying 13 -> 14:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7996 ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 178)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7996 ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 178)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 14 -> 15:
Failed to match this instruction:
(set (reg:SI 179)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 12 [0xc])))

Trying 13, 14 -> 15:
Failed to match this instruction:
(parallel [
        (set (reg:SI 179)
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
        (set (reg/f:SI 178)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 179)
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
        (set (reg/f:SI 178)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 178)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 179)
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 12 [0xc])))

Trying 15 -> 16:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (reg:SI 135 [ D.7996 ])
                    (const_int 12 [0xc]))
                (const_int 4 [0x4])))
        (set (reg:SI 179)
            (and:SI (reg:SI 135 [ D.7996 ])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (reg:SI 135 [ D.7996 ])
                    (const_int 12 [0xc]))
                (const_int 4 [0x4])))
        (set (reg:SI 179)
            (and:SI (reg:SI 135 [ D.7996 ])
                (const_int 12 [0xc])))
    ])

Trying 14, 15 -> 16:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 12 [0xc]))
                (const_int 4 [0x4])))
        (set (reg:SI 179)
            (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                        (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 12 [0xc]))
                (const_int 4 [0x4])))
        (set (reg:SI 179)
            (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                        (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(set (reg:SI 179)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 12 [0xc])))

Trying 13, 14, 15 -> 16:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 12 [0xc]))
                (const_int 4 [0x4])))
        (set (reg:SI 179)
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
        (set (reg/f:SI 178)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 12 [0xc]))
                (const_int 4 [0x4])))
        (set (reg:SI 179)
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
        (set (reg/f:SI 178)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 16 -> 17:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 179)
            (const_int 4 [0x4]))
        (label_ref 31)
        (pc)))

Trying 15, 16 -> 17:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (and:SI (reg:SI 135 [ D.7996 ])
                        (const_int 12 [0xc]))
                    (const_int 4 [0x4]))
                (label_ref 31)
                (pc)))
        (set (reg:SI 179)
            (and:SI (reg:SI 135 [ D.7996 ])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (and:SI (reg:SI 135 [ D.7996 ])
                        (const_int 12 [0xc]))
                    (const_int 4 [0x4]))
                (label_ref 31)
                (pc)))
        (set (reg:SI 179)
            (and:SI (reg:SI 135 [ D.7996 ])
                (const_int 12 [0xc])))
    ])
Successfully matched this instruction:
(set (reg:SI 179)
    (and:SI (reg:SI 135 [ D.7996 ])
        (const_int 12 [0xc])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:SI (reg:SI 135 [ D.7996 ])
                (const_int 12 [0xc]))
            (const_int 4 [0x4]))
        (label_ref 31)
        (pc)))

Trying 14, 15, 16 -> 17:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                        (const_int 12 [0xc]))
                    (const_int 4 [0x4]))
                (label_ref 31)
                (pc)))
        (set (reg:SI 179)
            (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                        (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                        (const_int 12 [0xc]))
                    (const_int 4 [0x4]))
                (label_ref 31)
                (pc)))
        (set (reg:SI 179)
            (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                        (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 12 [0xc])))
    ])
Failed to match this instruction:
(set (reg:SI 179)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 12 [0xc])))

Trying 18 -> 19:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 179)
            (const_int 8 [0x8]))
        (label_ref 38)
        (pc)))

Trying 20 -> 21:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 179)
            (const_int 0 [0]))
        (label_ref 24)
        (pc)))
deferring deletion of insn with uid = 20.
modifying insn i3    21 {pc={(r179:SI==0)?L24:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r179:SI
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 21.

Trying 27 -> 28:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (const_int 16000000 [0xf42400]))
        (set (reg:SI 180)
            (const_int 16000000 [0xf42400]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (const_int 16000000 [0xf42400]))
        (set (reg:SI 180)
            (const_int 16000000 [0xf42400]))
    ])

Trying 34 -> 35:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (const_int 8000000 [0x7a1200]))
        (set (reg:SI 181)
            (const_int 8000000 [0x7a1200]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (const_int 8000000 [0x7a1200]))
        (set (reg:SI 181)
            (const_int 8000000 [0x7a1200]))
    ])

Trying 45 -> 46:
Failed to match this instruction:
(set (reg/v:SI 141 [ pllm ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 63 [0x3f])))

Trying 42 -> 47:

Trying 47 -> 48:
Successfully matched this instruction:
(set (reg:SI 185)
    (zero_extract:SI (reg:SI 137 [ D.7997 ])
        (const_int 1 [0x1])
        (const_int 22 [0x16])))
deferring deletion of insn with uid = 47.
modifying insn i3    48 r185:SI=zero_extract(r137:SI,0x1,0x16)
      REG_DEAD: r137:SI
deferring rescan insn with uid = 48.

Trying 42 -> 48:

Trying 48 -> 49:
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 137 [ D.7997 ])
            (const_int 1 [0x1])
            (const_int 22 [0x16]))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))
        (label_ref 64)
        (pc)))
deferring deletion of insn with uid = 48.
modifying other_insn    50 pc={(cc:CC_NOOV==0)?L64:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 50.
modifying insn i3    49 cc:CC_NOOV=cmp(zero_extract(r137:SI,0x1,0x16),0)
      REG_DEAD: r137:SI
deferring rescan insn with uid = 49.

Trying 42 -> 49:

Trying 49 -> 50:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 137 [ D.7997 ])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))
        (label_ref 64)
        (pc)))

Trying 42, 49 -> 50:

Trying 54 -> 56:
Failed to match this instruction:
(set (reg:SI 187)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 32704 [0x7fc0])))

Trying 56 -> 57:
Successfully matched this instruction:
(set (reg:SI 189)
    (zero_extract:SI (reg:SI 143 [ D.8003 ])
        (const_int 9 [0x9])
        (const_int 6 [0x6])))
deferring deletion of insn with uid = 56.
modifying insn i3    57 r189:SI=zero_extract(r143:SI,0x9,0x6)
      REG_DEAD: r143:SI
deferring rescan insn with uid = 57.

Trying 54 -> 57:
Failed to match this instruction:
(set (reg:SI 189)
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 9 [0x9])
        (const_int 6 [0x6])))

Trying 59 -> 60:
Failed to match this instruction:
(set (reg:SI 191)
    (udiv:SI (const_int 8000000 [0x7a1200])
        (reg/v:SI 141 [ pllm ])))

Trying 57 -> 61:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (zero_extract:SI (reg:SI 143 [ D.8003 ])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))
        (reg:SI 191)))

Trying 60 -> 61:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (reg:SI 192)
            (reg/v:SI 141 [ pllm ]))
        (reg:SI 189)))

Trying 54, 57 -> 61:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                    (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))
        (reg:SI 191)))
Failed to match this instruction:
(set (reg:SI 189)
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 9 [0x9])
        (const_int 6 [0x6])))

Trying 59, 60 -> 61:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (const_int 8000000 [0x7a1200])
            (reg/v:SI 141 [ pllm ]))
        (reg:SI 189)))
Failed to match this instruction:
(set (reg:SI 191)
    (udiv:SI (const_int 8000000 [0x7a1200])
        (reg/v:SI 141 [ pllm ])))

Trying 60, 57 -> 61:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (reg:SI 192)
            (reg/v:SI 141 [ pllm ]))
        (zero_extract:SI (reg:SI 143 [ D.8003 ])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))))
Successfully matched this instruction:
(set (reg:SI 191)
    (zero_extract:SI (reg:SI 143 [ D.8003 ])
        (const_int 9 [0x9])
        (const_int 6 [0x6])))
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (reg:SI 192)
            (reg/v:SI 141 [ pllm ]))
        (reg:SI 191)))

Trying 59, 60, 57 -> 61:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (const_int 8000000 [0x7a1200])
            (reg/v:SI 141 [ pllm ]))
        (zero_extract:SI (reg:SI 143 [ D.8003 ])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))))
Successfully matched this instruction:
(set (reg:SI 191)
    (zero_extract:SI (reg:SI 143 [ D.8003 ])
        (const_int 9 [0x9])
        (const_int 6 [0x6])))
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (const_int 8000000 [0x7a1200])
            (reg/v:SI 141 [ pllm ]))
        (reg:SI 191)))

Trying 60 -> 61:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (const_int 8000000 [0x7a1200])
            (reg/v:SI 141 [ pllm ]))
        (reg:SI 189)))

Trying 68 -> 70:
Failed to match this instruction:
(set (reg:SI 194)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 32704 [0x7fc0])))

Trying 70 -> 71:
Successfully matched this instruction:
(set (reg:SI 196)
    (zero_extract:SI (reg:SI 147 [ D.8008 ])
        (const_int 9 [0x9])
        (const_int 6 [0x6])))
deferring deletion of insn with uid = 70.
modifying insn i3    71 r196:SI=zero_extract(r147:SI,0x9,0x6)
      REG_DEAD: r147:SI
deferring rescan insn with uid = 71.

Trying 68 -> 71:
Failed to match this instruction:
(set (reg:SI 196)
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 9 [0x9])
        (const_int 6 [0x6])))

Trying 73 -> 74:
Failed to match this instruction:
(set (reg:SI 198)
    (udiv:SI (const_int 16000000 [0xf42400])
        (reg/v:SI 141 [ pllm ])))

Trying 71 -> 75:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (zero_extract:SI (reg:SI 147 [ D.8008 ])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))
        (reg:SI 198)))

Trying 74 -> 75:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (reg:SI 199)
            (reg/v:SI 141 [ pllm ]))
        (reg:SI 196)))

Trying 68, 71 -> 75:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                    (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))
        (reg:SI 198)))
Failed to match this instruction:
(set (reg:SI 196)
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 9 [0x9])
        (const_int 6 [0x6])))

Trying 73, 74 -> 75:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (const_int 16000000 [0xf42400])
            (reg/v:SI 141 [ pllm ]))
        (reg:SI 196)))
Failed to match this instruction:
(set (reg:SI 198)
    (udiv:SI (const_int 16000000 [0xf42400])
        (reg/v:SI 141 [ pllm ])))

Trying 74, 71 -> 75:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (reg:SI 199)
            (reg/v:SI 141 [ pllm ]))
        (zero_extract:SI (reg:SI 147 [ D.8008 ])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))))
Successfully matched this instruction:
(set (reg:SI 198)
    (zero_extract:SI (reg:SI 147 [ D.8008 ])
        (const_int 9 [0x9])
        (const_int 6 [0x6])))
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (reg:SI 199)
            (reg/v:SI 141 [ pllm ]))
        (reg:SI 198)))

Trying 73, 74, 71 -> 75:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (const_int 16000000 [0xf42400])
            (reg/v:SI 141 [ pllm ]))
        (zero_extract:SI (reg:SI 147 [ D.8008 ])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))))
Successfully matched this instruction:
(set (reg:SI 198)
    (zero_extract:SI (reg:SI 147 [ D.8008 ])
        (const_int 9 [0x9])
        (const_int 6 [0x6])))
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (const_int 16000000 [0xf42400])
            (reg/v:SI 141 [ pllm ]))
        (reg:SI 198)))

Trying 74 -> 75:
Failed to match this instruction:
(set (reg/v:SI 134 [ pllvco ])
    (mult:SI (udiv:SI (const_int 16000000 [0xf42400])
            (reg/v:SI 141 [ pllm ]))
        (reg:SI 196)))

Trying 79 -> 80:
Failed to match this instruction:
(set (reg:SI 150 [ D.8011 ])
    (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32]))

Trying 80 -> 81:
Failed to match this instruction:
(set (reg:SI 201)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 200)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 196608 [0x30000])))

Trying 79, 80 -> 81:
Failed to match this instruction:
(set (reg:SI 201)
    (and:SI (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 196608 [0x30000])))
Successfully matched this instruction:
(set (reg:SI 150 [ D.8011 ])
    (const_int 196608 [0x30000]))
Failed to match this instruction:
(set (reg:SI 201)
    (and:SI (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (reg:SI 150 [ D.8011 ])))

Trying 81 -> 82:
Successfully matched this instruction:
(set (reg:SI 202)
    (zero_extract:SI (reg:SI 150 [ D.8011 ])
        (const_int 2 [0x2])
        (const_int 16 [0x10])))
deferring deletion of insn with uid = 81.
modifying insn i3    82 r202:SI=zero_extract(r150:SI,0x2,0x10)
      REG_DEAD: r150:SI
deferring rescan insn with uid = 82.

Trying 80 -> 82:
Failed to match this instruction:
(set (reg:SI 202)
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 200)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 2 [0x2])
        (const_int 16 [0x10])))

Trying 79, 80 -> 82:
Failed to match this instruction:
(set (reg:SI 202)
    (zero_extract:SI (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 2 [0x2])
        (const_int 16 [0x10])))
Failed to match this instruction:
(set (reg:SI 150 [ D.8011 ])
    (lshiftrt:SI (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 16 [0x10])))

Trying 82 -> 83:
Failed to match this instruction:
(set (reg:SI 203)
    (plus:SI (zero_extract:SI (reg:SI 150 [ D.8011 ])
            (const_int 2 [0x2])
            (const_int 16 [0x10]))
        (const_int 1 [0x1])))

Trying 80, 82 -> 83:
Failed to match this instruction:
(set (reg:SI 203)
    (plus:SI (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 200)
                    (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
            (const_int 2 [0x2])
            (const_int 16 [0x10]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SI 202)
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 200)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 2 [0x2])
        (const_int 16 [0x10])))

Trying 79, 80, 82 -> 83:
Failed to match this instruction:
(set (reg:SI 203)
    (plus:SI (zero_extract:SI (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
            (const_int 2 [0x2])
            (const_int 16 [0x10]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SI 202)
    (zero_extract:SI (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (const_int 2 [0x2])
        (const_int 16 [0x10])))

Trying 83 -> 84:
Failed to match this instruction:
(set (reg:SI 204)
    (plus:SI (mult:SI (reg:SI 202)
            (const_int 2 [0x2]))
        (const_int 2 [0x2])))

Trying 82, 83 -> 84:
Failed to match this instruction:
(set (reg:SI 204)
    (plus:SI (and:SI (lshiftrt:SI (reg:SI 150 [ D.8011 ])
                (const_int 15 [0xf]))
            (const_int 6 [0x6]))
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:SI 203)
    (and:SI (lshiftrt:SI (reg:SI 150 [ D.8011 ])
            (const_int 15 [0xf]))
        (const_int 6 [0x6])))

Trying 80, 82, 83 -> 84:
Failed to match this instruction:
(set (reg:SI 204)
    (plus:SI (and:SI (lshiftrt:SI (mem/s/v:SI (plus:SI (reg/f:SI 200)
                        (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
                (const_int 15 [0xf]))
            (const_int 6 [0x6]))
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:SI 203)
    (and:SI (lshiftrt:SI (mem/s/v:SI (plus:SI (reg/f:SI 200)
                    (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
            (const_int 15 [0xf]))
        (const_int 6 [0x6])))

Trying 84 -> 85:
Failed to match this instruction:
(set (reg:SI 155 [ prephitmp.50 ])
    (udiv:SI (reg/v:SI 134 [ pllvco ])
        (ashift:SI (reg:SI 203)
            (const_int 1 [0x1]))))

Trying 83, 84 -> 85:
Failed to match this instruction:
(set (reg:SI 155 [ prephitmp.50 ])
    (udiv:SI (reg/v:SI 134 [ pllvco ])
        (plus:SI (mult:SI (reg:SI 202)
                (const_int 2 [0x2]))
            (const_int 2 [0x2]))))
Failed to match this instruction:
(set (reg:SI 204)
    (plus:SI (mult:SI (reg:SI 202)
            (const_int 2 [0x2]))
        (const_int 2 [0x2])))

Trying 82, 83, 84 -> 85:
Failed to match this instruction:
(set (reg:SI 155 [ prephitmp.50 ])
    (udiv:SI (reg/v:SI 134 [ pllvco ])
        (plus:SI (and:SI (lshiftrt:SI (reg:SI 150 [ D.8011 ])
                    (const_int 15 [0xf]))
                (const_int 6 [0x6]))
            (const_int 2 [0x2]))))
Failed to match this instruction:
(set (reg:SI 204)
    (and:SI (lshiftrt:SI (reg:SI 150 [ D.8011 ])
            (const_int 15 [0xf]))
        (const_int 6 [0x6])))

Trying 85 -> 86:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (reg:SI 204)))
        (set (reg:SI 155 [ prephitmp.50 ])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (reg:SI 204)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (reg:SI 204)))
        (set (reg:SI 155 [ prephitmp.50 ])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (reg:SI 204)))
    ])

Trying 84, 85 -> 86:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (ashift:SI (reg:SI 203)
                    (const_int 1 [0x1]))))
        (set (reg:SI 155 [ prephitmp.50 ])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (ashift:SI (reg:SI 203)
                    (const_int 1 [0x1]))))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (ashift:SI (reg:SI 203)
                    (const_int 1 [0x1]))))
        (set (reg:SI 155 [ prephitmp.50 ])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (ashift:SI (reg:SI 203)
                    (const_int 1 [0x1]))))
    ])

Trying 83, 84, 85 -> 86:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (plus:SI (mult:SI (reg:SI 202)
                        (const_int 2 [0x2]))
                    (const_int 2 [0x2]))))
        (set (reg:SI 155 [ prephitmp.50 ])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (plus:SI (mult:SI (reg:SI 202)
                        (const_int 2 [0x2]))
                    (const_int 2 [0x2]))))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (plus:SI (mult:SI (reg:SI 202)
                        (const_int 2 [0x2]))
                    (const_int 2 [0x2]))))
        (set (reg:SI 155 [ prephitmp.50 ])
            (udiv:SI (reg/v:SI 134 [ pllvco ])
                (plus:SI (mult:SI (reg:SI 202)
                        (const_int 2 [0x2]))
                    (const_int 2 [0x2]))))
    ])

Trying 92 -> 93:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (const_int 16000000 [0xf42400]))
        (set (reg:SI 205)
            (const_int 16000000 [0xf42400]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
            (const_int 16000000 [0xf42400]))
        (set (reg:SI 205)
            (const_int 16000000 [0xf42400]))
    ])

Trying 97 -> 98:
Failed to match this instruction:
(parallel [
        (set (reg:SI 156 [ D.8016 ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 206)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 156 [ D.8016 ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 206)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 98 -> 99:
Failed to match this instruction:
(set (reg/v:SI 157 [ tmp ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 240 [0xf0])))

Trying 97, 98 -> 99:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 157 [ tmp ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 240 [0xf0])))
        (set (reg/f:SI 206)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 157 [ tmp ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 240 [0xf0])))
        (set (reg/f:SI 206)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 206)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 157 [ tmp ])
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 240 [0xf0])))

Trying 99 -> 100:
Successfully matched this instruction:
(set (reg/v:SI 158 [ tmp ])
    (zero_extract:SI (reg:SI 156 [ D.8016 ])
        (const_int 4 [0x4])
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 99.
modifying insn i3   100 r158:SI=zero_extract(r156:SI,0x4,0x4)
      REG_DEAD: r156:SI
deferring rescan insn with uid = 100.

Trying 98 -> 100:
Failed to match this instruction:
(set (reg/v:SI 158 [ tmp ])
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 4 [0x4])
        (const_int 4 [0x4])))

Trying 97, 98 -> 100:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 158 [ tmp ])
            (zero_extract:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 4 [0x4])
                (const_int 4 [0x4])))
        (set (reg/f:SI 206)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 158 [ tmp ])
            (zero_extract:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int 4 [0x4])
                (const_int 4 [0x4])))
        (set (reg/f:SI 206)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 206)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 158 [ tmp ])
    (zero_extract:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 4 [0x4])
        (const_int 4 [0x4])))

Trying 100 -> 102:
Failed to match this instruction:
(set (reg:SI 209)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4]))
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))

Trying 101 -> 102:
Failed to match this instruction:
(parallel [
        (set (reg:SI 209)
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 209)
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])

Trying 98, 100 -> 102:
Failed to match this instruction:
(set (reg:SI 209)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4]))
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))
Failed to match this instruction:
(set (reg/v:SI 158 [ tmp ])
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 4 [0x4])
        (const_int 4 [0x4])))

Trying 101, 100 -> 102:
Failed to match this instruction:
(parallel [
        (set (reg:SI 209)
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 209)
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 207)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:SI 209)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))

Trying 97, 98, 100 -> 102:
Failed to match this instruction:
(parallel [
        (set (reg:SI 209)
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4]))
                        (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 206)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 209)
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4]))
                        (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 206)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 206)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 209)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4]))
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))

Trying 98, 101, 100 -> 102:
Failed to match this instruction:
(parallel [
        (set (reg:SI 209)
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 209)
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 207)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:SI 209)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))

Trying 102 -> 103:
Failed to match this instruction:
(set (reg:QI 208)
    (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
            (reg/v:SI 158 [ tmp ])) [0 APBAHBPrescTable S1 A8]))

Trying 100, 102 -> 103:
Failed to match this instruction:
(set (reg:QI 208)
    (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                (const_int 4 [0x4])
                (const_int 4 [0x4]))
            (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))
Successfully matched this instruction:
(set (reg:SI 209)
    (zero_extract:SI (reg:SI 156 [ D.8016 ])
        (const_int 4 [0x4])
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (reg:QI 208)
    (mem/s/v/j:QI (plus:SI (reg:SI 209)
            (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))

Trying 101, 102 -> 103:
Failed to match this instruction:
(parallel [
        (set (reg:QI 208)
            (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 208)
            (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 207)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:QI 208)
    (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))

Trying 101, 100, 102 -> 103:
Failed to match this instruction:
(parallel [
        (set (reg:QI 208)
            (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 208)
            (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 207)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:QI 208)
    (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                (const_int 4 [0x4])
                (const_int 4 [0x4]))
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))

Trying 103 -> 104:
Successfully matched this instruction:
(set (reg:SI 159 [ D.8017 ])
    (reg:SI 209))
deferring deletion of insn with uid = 103.
modifying insn i3   104 r159:SI=r209:SI
      REG_DEAD: r209:SI
deferring rescan insn with uid = 104.

Trying 102 -> 104:
Failed to match this instruction:
(set (reg:SI 159 [ D.8017 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                (reg/v:SI 158 [ tmp ])) [0 APBAHBPrescTable S1 A8])))

Trying 100, 102 -> 104:
Failed to match this instruction:
(set (reg:SI 159 [ D.8017 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4]))
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))
Successfully matched this instruction:
(set (reg:SI 209)
    (zero_extract:SI (reg:SI 156 [ D.8016 ])
        (const_int 4 [0x4])
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (reg:SI 159 [ D.8017 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg:SI 209)
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))

Trying 101, 102 -> 104:
Failed to match this instruction:
(parallel [
        (set (reg:SI 159 [ D.8017 ])
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 159 [ D.8017 ])
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 207)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:SI 159 [ D.8017 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))

Trying 101, 100, 102 -> 104:
Failed to match this instruction:
(parallel [
        (set (reg:SI 159 [ D.8017 ])
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 159 [ D.8017 ])
            (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                            (const_int 4 [0x4])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 207)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:SI 159 [ D.8017 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8])))

Trying 104 -> 105:
Successfully matched this instruction:
(set (reg:SI 162 [ D.8020 ])
    (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
        (reg:SI 209)))
deferring deletion of insn with uid = 104.
modifying insn i3   105 r162:SI=r155:SI 0>>r209:SI
      REG_DEAD: r209:SI
      REG_DEAD: r155:SI
deferring rescan insn with uid = 105.

Trying 102 -> 105:
Failed to match this instruction:
(set (reg:SI 162 [ D.8020 ])
    (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                    (reg/v:SI 158 [ tmp ])) [0 APBAHBPrescTable S1 A8]))))

Trying 100, 102 -> 105:
Failed to match this instruction:
(set (reg:SI 162 [ D.8020 ])
    (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4]))
                    (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))))
Successfully matched this instruction:
(set (reg:SI 209)
    (zero_extract:SI (reg:SI 156 [ D.8016 ])
        (const_int 4 [0x4])
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (reg:SI 162 [ D.8020 ])
    (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg:SI 209)
                    (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))))

Trying 101, 102 -> 105:
Failed to match this instruction:
(parallel [
        (set (reg:SI 162 [ D.8020 ])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 162 [ D.8020 ])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 207)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:SI 162 [ D.8020 ])
    (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))))

Trying 101, 100, 102 -> 105:
Failed to match this instruction:
(parallel [
        (set (reg:SI 162 [ D.8020 ])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                                (const_int 4 [0x4])
                                (const_int 4 [0x4]))
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 162 [ D.8020 ])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                                (const_int 4 [0x4])
                                (const_int 4 [0x4]))
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 207)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:SI 162 [ D.8020 ])
    (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 156 [ D.8016 ])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))))

Trying 105 -> 106:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
                    (const_int 4 [0x4])) [3 RCC_Clocks_11(D)->HCLK_Frequency+0 S4 A32])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (reg:SI 209)))
        (set (reg:SI 162 [ D.8020 ])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (reg:SI 209)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
                    (const_int 4 [0x4])) [3 RCC_Clocks_11(D)->HCLK_Frequency+0 S4 A32])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (reg:SI 209)))
        (set (reg:SI 162 [ D.8020 ])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (reg:SI 209)))
    ])

Trying 102, 105 -> 106:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
                    (const_int 4 [0x4])) [3 RCC_Clocks_11(D)->HCLK_Frequency+0 S4 A32])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                            (reg/v:SI 158 [ tmp ])) [0 APBAHBPrescTable S1 A8]))))
        (set (reg:SI 162 [ D.8020 ])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                            (reg/v:SI 158 [ tmp ])) [0 APBAHBPrescTable S1 A8]))))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
                    (const_int 4 [0x4])) [3 RCC_Clocks_11(D)->HCLK_Frequency+0 S4 A32])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                            (reg/v:SI 158 [ tmp ])) [0 APBAHBPrescTable S1 A8]))))
        (set (reg:SI 162 [ D.8020 ])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                            (reg/v:SI 158 [ tmp ])) [0 APBAHBPrescTable S1 A8]))))
    ])

Trying 101, 102, 105 -> 106:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
                    (const_int 4 [0x4])) [3 RCC_Clocks_11(D)->HCLK_Frequency+0 S4 A32])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))))
        (set (reg:SI 162 [ D.8020 ])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
                    (const_int 4 [0x4])) [3 RCC_Clocks_11(D)->HCLK_Frequency+0 S4 A32])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))))
        (set (reg:SI 162 [ D.8020 ])
            (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
                (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))))
        (set (reg/f:SI 207)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])

Trying 109 -> 110:
Failed to match this instruction:
(set (reg/v:SI 164 [ tmp ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 7168 [0x1c00])))

Trying 110 -> 111:
Successfully matched this instruction:
(set (reg/v:SI 165 [ tmp ])
    (zero_extract:SI (reg:SI 163 [ D.8021 ])
        (const_int 3 [0x3])
        (const_int 10 [0xa])))
deferring deletion of insn with uid = 110.
modifying insn i3   111 r165:SI=zero_extract(r163:SI,0x3,0xa)
      REG_DEAD: r163:SI
deferring rescan insn with uid = 111.

Trying 109 -> 111:
Failed to match this instruction:
(set (reg/v:SI 165 [ tmp ])
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 3 [0x3])
        (const_int 10 [0xa])))

Trying 111 -> 113:
Failed to match this instruction:
(set (reg:SI 213)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 163 [ D.8021 ])
                    (const_int 3 [0x3])
                    (const_int 10 [0xa]))
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))

Trying 109, 111 -> 113:
Failed to match this instruction:
(set (reg:SI 213)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 3 [0x3])
                    (const_int 10 [0xa]))
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))
Failed to match this instruction:
(set (reg/v:SI 165 [ tmp ])
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 3 [0x3])
        (const_int 10 [0xa])))

Trying 113 -> 114:
Failed to match this instruction:
(set (reg:QI 212)
    (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
            (reg/v:SI 165 [ tmp ])) [0 APBAHBPrescTable S1 A8]))

Trying 111, 113 -> 114:
Failed to match this instruction:
(set (reg:QI 212)
    (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 163 [ D.8021 ])
                (const_int 3 [0x3])
                (const_int 10 [0xa]))
            (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))
Successfully matched this instruction:
(set (reg:SI 213)
    (zero_extract:SI (reg:SI 163 [ D.8021 ])
        (const_int 3 [0x3])
        (const_int 10 [0xa])))
Failed to match this instruction:
(set (reg:QI 212)
    (mem/s/v/j:QI (plus:SI (reg:SI 213)
            (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))

Trying 114 -> 115:
Successfully matched this instruction:
(set (reg:SI 166 [ D.8022 ])
    (reg:SI 213))
deferring deletion of insn with uid = 114.
modifying insn i3   115 r166:SI=r213:SI
      REG_DEAD: r213:SI
deferring rescan insn with uid = 115.

Trying 113 -> 115:
Failed to match this instruction:
(set (reg:SI 166 [ D.8022 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                (reg/v:SI 165 [ tmp ])) [0 APBAHBPrescTable S1 A8])))

Trying 111, 113 -> 115:
Failed to match this instruction:
(set (reg:SI 166 [ D.8022 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 163 [ D.8021 ])
                    (const_int 3 [0x3])
                    (const_int 10 [0xa]))
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))
Successfully matched this instruction:
(set (reg:SI 213)
    (zero_extract:SI (reg:SI 163 [ D.8021 ])
        (const_int 3 [0x3])
        (const_int 10 [0xa])))
Failed to match this instruction:
(set (reg:SI 166 [ D.8022 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg:SI 213)
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))

Trying 115 -> 116:
Successfully matched this instruction:
(set (reg:SI 214)
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (reg:SI 213)))
deferring deletion of insn with uid = 115.
modifying insn i3   116 r214:SI=r162:SI 0>>r213:SI
      REG_DEAD: r213:SI
deferring rescan insn with uid = 116.

Trying 113 -> 116:
Failed to match this instruction:
(set (reg:SI 214)
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                    (reg/v:SI 165 [ tmp ])) [0 APBAHBPrescTable S1 A8]))))

Trying 111, 113 -> 116:
Failed to match this instruction:
(set (reg:SI 214)
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 163 [ D.8021 ])
                        (const_int 3 [0x3])
                        (const_int 10 [0xa]))
                    (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))))
Successfully matched this instruction:
(set (reg:SI 213)
    (zero_extract:SI (reg:SI 163 [ D.8021 ])
        (const_int 3 [0x3])
        (const_int 10 [0xa])))
Failed to match this instruction:
(set (reg:SI 214)
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg:SI 213)
                    (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))))

Trying 116 -> 117:
Failed to match this instruction:
(set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
            (const_int 8 [0x8])) [3 RCC_Clocks_11(D)->PCLK1_Frequency+0 S4 A32])
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (reg:SI 213)))

Trying 113, 116 -> 117:
Failed to match this instruction:
(set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
            (const_int 8 [0x8])) [3 RCC_Clocks_11(D)->PCLK1_Frequency+0 S4 A32])
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                    (reg/v:SI 165 [ tmp ])) [0 APBAHBPrescTable S1 A8]))))
Failed to match this instruction:
(set (reg:SI 214)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                (reg/v:SI 165 [ tmp ])) [0 APBAHBPrescTable S1 A8])))

Trying 120 -> 121:
Failed to match this instruction:
(set (reg/v:SI 171 [ tmp ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 57344 [0xe000])))

Trying 121 -> 122:
Successfully matched this instruction:
(set (reg/v:SI 172 [ tmp ])
    (zero_extract:SI (reg:SI 170 [ D.8025 ])
        (const_int 3 [0x3])
        (const_int 13 [0xd])))
deferring deletion of insn with uid = 121.
modifying insn i3   122 r172:SI=zero_extract(r170:SI,0x3,0xd)
      REG_DEAD: r170:SI
deferring rescan insn with uid = 122.

Trying 120 -> 122:
Failed to match this instruction:
(set (reg/v:SI 172 [ tmp ])
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 3 [0x3])
        (const_int 13 [0xd])))

Trying 122 -> 124:
Failed to match this instruction:
(set (reg:SI 218)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 170 [ D.8025 ])
                    (const_int 3 [0x3])
                    (const_int 13 [0xd]))
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))

Trying 120, 122 -> 124:
Failed to match this instruction:
(set (reg:SI 218)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int 3 [0x3])
                    (const_int 13 [0xd]))
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))
Failed to match this instruction:
(set (reg/v:SI 172 [ tmp ])
    (zero_extract:SI (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int 3 [0x3])
        (const_int 13 [0xd])))

Trying 124 -> 125:
Failed to match this instruction:
(set (reg:QI 217)
    (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
            (reg/v:SI 172 [ tmp ])) [0 APBAHBPrescTable S1 A8]))

Trying 122, 124 -> 125:
Failed to match this instruction:
(set (reg:QI 217)
    (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 170 [ D.8025 ])
                (const_int 3 [0x3])
                (const_int 13 [0xd]))
            (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))
Successfully matched this instruction:
(set (reg:SI 218)
    (zero_extract:SI (reg:SI 170 [ D.8025 ])
        (const_int 3 [0x3])
        (const_int 13 [0xd])))
Failed to match this instruction:
(set (reg:QI 217)
    (mem/s/v/j:QI (plus:SI (reg:SI 218)
            (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))

Trying 125 -> 126:
Successfully matched this instruction:
(set (reg:SI 173 [ D.8026 ])
    (reg:SI 218))
deferring deletion of insn with uid = 125.
modifying insn i3   126 r173:SI=r218:SI
      REG_DEAD: r218:SI
deferring rescan insn with uid = 126.

Trying 124 -> 126:
Failed to match this instruction:
(set (reg:SI 173 [ D.8026 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                (reg/v:SI 172 [ tmp ])) [0 APBAHBPrescTable S1 A8])))

Trying 122, 124 -> 126:
Failed to match this instruction:
(set (reg:SI 173 [ D.8026 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 170 [ D.8025 ])
                    (const_int 3 [0x3])
                    (const_int 13 [0xd]))
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))
Successfully matched this instruction:
(set (reg:SI 218)
    (zero_extract:SI (reg:SI 170 [ D.8025 ])
        (const_int 3 [0x3])
        (const_int 13 [0xd])))
Failed to match this instruction:
(set (reg:SI 173 [ D.8026 ])
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg:SI 218)
                (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8])))

Trying 126 -> 127:
Successfully matched this instruction:
(set (reg:SI 219)
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (reg:SI 218)))
deferring deletion of insn with uid = 126.
modifying insn i3   127 r219:SI=r162:SI 0>>r218:SI
      REG_DEAD: r218:SI
      REG_DEAD: r162:SI
deferring rescan insn with uid = 127.

Trying 124 -> 127:
Failed to match this instruction:
(set (reg:SI 219)
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                    (reg/v:SI 172 [ tmp ])) [0 APBAHBPrescTable S1 A8]))))

Trying 122, 124 -> 127:
Failed to match this instruction:
(set (reg:SI 219)
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (zero_extract:SI (reg:SI 170 [ D.8025 ])
                        (const_int 3 [0x3])
                        (const_int 13 [0xd]))
                    (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))))
Successfully matched this instruction:
(set (reg:SI 218)
    (zero_extract:SI (reg:SI 170 [ D.8025 ])
        (const_int 3 [0x3])
        (const_int 13 [0xd])))
Failed to match this instruction:
(set (reg:SI 219)
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg:SI 218)
                    (reg/f:SI 207)) [0 APBAHBPrescTable S1 A8]))))

Trying 127 -> 128:
Failed to match this instruction:
(set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
            (const_int 12 [0xc])) [3 RCC_Clocks_11(D)->PCLK2_Frequency+0 S4 A32])
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (reg:SI 218)))

Trying 124, 127 -> 128:
Failed to match this instruction:
(set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
            (const_int 12 [0xc])) [3 RCC_Clocks_11(D)->PCLK2_Frequency+0 S4 A32])
    (lshiftrt:SI (reg:SI 162 [ D.8020 ])
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                    (reg/v:SI 172 [ tmp ])) [0 APBAHBPrescTable S1 A8]))))
Failed to match this instruction:
(set (reg:SI 219)
    (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                (reg/v:SI 172 [ tmp ])) [0 APBAHBPrescTable S1 A8])))


RCC_GetClocksFreq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d,1u} r24={4d,4u} r25={1d,12u} r26={1d,11u} r134={2d,1u} r135={1d,1u} r137={1d,1u} r140={1d,1u} r141={1d,2u,2e} r143={1d,1u,1e} r147={1d,1u,1e} r150={1d,1u} r155={4d,2u} r156={1d,1u} r157={1d,1u} r158={1d,1u,1e} r159={1d,1u} r162={1d,3u} r163={1d,1u} r164={1d,1u} r165={1d,1u,1e} r166={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u,1e} r173={1d,1u} r177={1d,7u} r178={1d,5u} r179={1d,3u} r180={1d,2u} r181={1d,2u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,2u} r206={1d,3u} r207={1d,3u} r208={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} 
;;    total ref usage 206{70d,129u,7e} in 57{57 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 177 178 179
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 177 178 179
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 10 3 2 (set (reg/v/f:SI 177 [ RCC_Clocks ])
        (reg:SI 0 r0 [ RCC_Clocks ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1032 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_Clocks ])
        (nil)))

(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)

(insn 13 3 14 2 (set (reg/f:SI 178)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1036 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 13 15 2 (set (reg:SI 135 [ D.7996 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1036 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (nil)))

(insn 15 14 16 2 (set (reg:SI 179)
        (and:SI (reg:SI 135 [ D.7996 ])
            (const_int 12 [0xc]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1036 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7996 ])
        (nil)))

(insn 16 15 17 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1038 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 17 16 131 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1038 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 31)
;; End of basic block 2 -> ( 6 3)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177 178 179
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177 178 179


;; Succ edge  6 [29.0%] 
;; Succ edge  3 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177 178 179
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 179
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177 178 179
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [71.0%]  (fallthru)
(note 131 17 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 131 19 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1038 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 19 18 132 3 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1038 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 38)
;; End of basic block 3 -> ( 7 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177 178 179
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177 178 179


;; Succ edge  7 [29.0%] 
;; Succ edge  4 [71.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177 179
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 179
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177 179
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [71.0%]  (fallthru)
(note 132 19 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 20 132 21 4 NOTE_INSN_DELETED)

(jump_insn 21 20 24 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 179)
                        (const_int 0 [0]))
                    (label_ref 24)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1038 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 179)
            (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
                (nil))))
 -> 24)
;; End of basic block 4 -> ( 5 11)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177


;; Succ edge  5 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(7){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 155 180
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177
;; live  gen 	 155 180
;; live  kill	

;; Pred edge  4 [50.0%] 
(code_label 24 21 25 5 31 "" [1 uses])

(note 25 24 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 27 25 28 5 (set (reg:SI 180)
        (const_int 16000000 [0xf42400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1041 709 {*thumb2_movsi_insn}
     (nil))

(insn 28 27 5 5 (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
        (reg:SI 180)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1041 709 {*thumb2_movsi_insn}
     (nil))

(insn 5 28 31 5 (set (reg:SI 155 [ prephitmp.50 ])
        (reg:SI 180)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1042 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_EQUAL (const_int 16000000 [0xf42400])
            (nil))))
;; End of basic block 5 -> ( 12)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 177
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 177


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 155 181
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177
;; live  gen 	 155 181
;; live  kill	

;; Pred edge  2 [29.0%] 
(code_label 31 5 32 6 32 "" [1 uses])

(note 32 31 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 34 32 35 6 (set (reg:SI 181)
        (const_int 8000000 [0x7a1200])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1044 709 {*thumb2_movsi_insn}
     (nil))

(insn 35 34 7 6 (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
        (reg:SI 181)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1044 709 {*thumb2_movsi_insn}
     (nil))

(insn 7 35 38 6 (set (reg:SI 155 [ prephitmp.50 ])
        (reg:SI 181)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1045 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_EQUAL (const_int 8000000 [0x7a1200])
            (nil))))
;; End of basic block 6 -> ( 12)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 177
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 177


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u35(7){ }u36(13){ }u37(25){ }u38(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177 178
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc] 137 140 141 184 185
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177 178
;; live  gen 	 24 [cc] 137 140 141 184 185
;; live  kill	

;; Pred edge  3 [29.0%] 
(code_label 38 7 39 7 33 "" [1 uses])

(note 39 38 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 42 39 45 7 (set (reg:SI 137 [ D.7997 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1051 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (nil)))

(insn 45 42 46 7 (set (reg:SI 140 [ D.7999 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1052 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
        (nil)))

(insn 46 45 47 7 (set (reg/v:SI 141 [ pllm ])
        (and:SI (reg:SI 140 [ D.7999 ])
            (const_int 63 [0x3f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1052 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ D.7999 ])
        (nil)))

(note 47 46 48 7 NOTE_INSN_DELETED)

(note 48 47 49 7 NOTE_INSN_DELETED)

(insn 49 48 50 7 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 137 [ D.7997 ])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1054 73 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 137 [ D.7997 ])
        (nil)))

(jump_insn 50 49 51 7 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1054 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 64)
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 177 178
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 177 178


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 177 178
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 178
;; lr  def 	 134 143 187 189 191 192
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 177 178
;; live  gen 	 134 143 187 189 191 192
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 51 50 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 54 51 56 8 (set (reg:SI 143 [ D.8003 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1057 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 178)
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
            (nil))))

(note 56 54 57 8 NOTE_INSN_DELETED)

(insn 57 56 59 8 (set (reg:SI 189)
        (zero_extract:SI (reg:SI 143 [ D.8003 ])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1057 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 143 [ D.8003 ])
        (nil)))

(insn 59 57 60 8 (set (reg:SI 192)
        (const_int 8000000 [0x7a1200])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1057 709 {*thumb2_movsi_insn}
     (nil))

(insn 60 59 61 8 (set (reg:SI 191)
        (udiv:SI (reg:SI 192)
            (reg/v:SI 141 [ pllm ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1057 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg/v:SI 141 [ pllm ])
            (expr_list:REG_EQUAL (udiv:SI (const_int 8000000 [0x7a1200])
                    (reg/v:SI 141 [ pllm ]))
                (nil)))))

(insn 61 60 64 8 (set (reg/v:SI 134 [ pllvco ])
        (mult:SI (reg:SI 191)
            (reg:SI 189))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1057 34 {*arm_mulsi3_v6}
     (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg:SI 189)
            (nil))))
;; End of basic block 8 -> ( 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 177
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 177


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(7){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 177 178
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 178
;; lr  def 	 134 147 194 196 198 199
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 177 178
;; live  gen 	 134 147 194 196 198 199
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 64 61 65 9 35 "" [1 uses])

(note 65 64 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 68 65 70 9 (set (reg:SI 147 [ D.8008 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 178)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1062 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 178)
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
            (nil))))

(note 70 68 71 9 NOTE_INSN_DELETED)

(insn 71 70 73 9 (set (reg:SI 196)
        (zero_extract:SI (reg:SI 147 [ D.8008 ])
            (const_int 9 [0x9])
            (const_int 6 [0x6]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1062 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 147 [ D.8008 ])
        (nil)))

(insn 73 71 74 9 (set (reg:SI 199)
        (const_int 16000000 [0xf42400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1062 709 {*thumb2_movsi_insn}
     (nil))

(insn 74 73 75 9 (set (reg:SI 198)
        (udiv:SI (reg:SI 199)
            (reg/v:SI 141 [ pllm ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1062 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_DEAD (reg/v:SI 141 [ pllm ])
            (expr_list:REG_EQUAL (udiv:SI (const_int 16000000 [0xf42400])
                    (reg/v:SI 141 [ pllm ]))
                (nil)))))

(insn 75 74 76 9 (set (reg/v:SI 134 [ pllvco ])
        (mult:SI (reg:SI 198)
            (reg:SI 196))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1062 34 {*arm_mulsi3_v6}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_DEAD (reg:SI 196)
            (nil))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 177
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 177


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u72(7){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 177
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 177
;; lr  def 	 150 155 200 201 202 203 204
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 177
;; live  gen 	 150 155 200 201 202 203 204
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 76 75 77 10 36 "" [0 uses])

(note 77 76 79 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 79 77 80 10 (set (reg/f:SI 200)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 709 {*thumb2_movsi_insn}
     (nil))

(insn 80 79 81 10 (set (reg:SI 150 [ D.8011 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 200)
                (const_int 4 [0x4])) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887236 [0x40023804]) [3 MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR+0 S4 A32])
            (nil))))

(note 81 80 82 10 NOTE_INSN_DELETED)

(insn 82 81 83 10 (set (reg:SI 202)
        (zero_extract:SI (reg:SI 150 [ D.8011 ])
            (const_int 2 [0x2])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 150 [ D.8011 ])
        (nil)))

(insn 83 82 84 10 (set (reg:SI 203)
        (plus:SI (reg:SI 202)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(insn 84 83 85 10 (set (reg:SI 204)
        (ashift:SI (reg:SI 203)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1065 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))

(insn 85 84 86 10 (set (reg:SI 155 [ prephitmp.50 ])
        (udiv:SI (reg/v:SI 134 [ pllvco ])
            (reg:SI 204))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1066 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_DEAD (reg/v:SI 134 [ pllvco ])
            (nil))))

(insn 86 85 90 10 (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
        (reg:SI 155 [ prephitmp.50 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1066 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 177
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 177


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u85(7){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 155 205
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 177
;; live  gen 	 155 205
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 90 86 92 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 92 90 93 11 (set (reg:SI 205)
        (const_int 16000000 [0xf42400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1069 709 {*thumb2_movsi_insn}
     (nil))

(insn 93 92 9 11 (set (mem/s:SI (reg/v/f:SI 177 [ RCC_Clocks ]) [3 RCC_Clocks_11(D)->SYSCLK_Frequency+0 S4 A32])
        (reg:SI 205)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1069 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 93 94 11 (set (reg:SI 155 [ prephitmp.50 ])
        (reg:SI 205)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1070 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_EQUAL (const_int 16000000 [0xf42400])
            (nil))))
;; End of basic block 11 -> ( 12)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 177
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 177


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u92(7){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 177
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 155 177
;; lr  def 	 156 157 158 159 162 163 164 165 166 170 171 172 173 206 207 208 209 212 213 214 217 218 219
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 177
;; live  gen 	 156 157 158 159 162 163 164 165 166 170 171 172 173 206 207 208 209 212 213 214 217 218 219
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 94 9 95 12 34 "" [0 uses])

(note 95 94 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 97 95 98 12 (set (reg/f:SI 206)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1075 709 {*thumb2_movsi_insn}
     (nil))

(insn 98 97 99 12 (set (reg:SI 156 [ D.8016 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1075 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (nil)))

(note 99 98 100 12 NOTE_INSN_DELETED)

(insn 100 99 101 12 (set (reg/v:SI 158 [ tmp ])
        (zero_extract:SI (reg:SI 156 [ D.8016 ])
            (const_int 4 [0x4])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1076 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 156 [ D.8016 ])
        (nil)))

(insn 101 100 102 12 (set (reg/f:SI 207)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1077 709 {*thumb2_movsi_insn}
     (nil))

(insn 102 101 103 12 (set (reg:SI 209)
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                    (reg/v:SI 158 [ tmp ])) [0 APBAHBPrescTable S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1077 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 158 [ tmp ])
        (expr_list:REG_EQUAL (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 158 [ tmp ])
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))
            (nil))))

(note 103 102 104 12 NOTE_INSN_DELETED)

(note 104 103 105 12 NOTE_INSN_DELETED)

(insn 105 104 106 12 (set (reg:SI 162 [ D.8020 ])
        (lshiftrt:SI (reg:SI 155 [ prephitmp.50 ])
            (reg:SI 209))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1079 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 209)
        (expr_list:REG_DEAD (reg:SI 155 [ prephitmp.50 ])
            (nil))))

(insn 106 105 109 12 (set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
                (const_int 4 [0x4])) [3 RCC_Clocks_11(D)->HCLK_Frequency+0 S4 A32])
        (reg:SI 162 [ D.8020 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1079 709 {*thumb2_movsi_insn}
     (nil))

(insn 109 106 110 12 (set (reg:SI 163 [ D.8021 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1082 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (nil)))

(note 110 109 111 12 NOTE_INSN_DELETED)

(insn 111 110 113 12 (set (reg/v:SI 165 [ tmp ])
        (zero_extract:SI (reg:SI 163 [ D.8021 ])
            (const_int 3 [0x3])
            (const_int 10 [0xa]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1083 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 163 [ D.8021 ])
        (nil)))

(insn 113 111 114 12 (set (reg:SI 213)
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                    (reg/v:SI 165 [ tmp ])) [0 APBAHBPrescTable S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1084 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 165 [ tmp ])
        (expr_list:REG_EQUAL (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 165 [ tmp ])
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))
            (nil))))

(note 114 113 115 12 NOTE_INSN_DELETED)

(note 115 114 116 12 NOTE_INSN_DELETED)

(insn 116 115 117 12 (set (reg:SI 214)
        (lshiftrt:SI (reg:SI 162 [ D.8020 ])
            (reg:SI 213))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1086 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(insn 117 116 120 12 (set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
                (const_int 8 [0x8])) [3 RCC_Clocks_11(D)->PCLK1_Frequency+0 S4 A32])
        (reg:SI 214)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1086 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))

(insn 120 117 121 12 (set (reg:SI 170 [ D.8025 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 206)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1089 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 206)
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (nil))))

(note 121 120 122 12 NOTE_INSN_DELETED)

(insn 122 121 124 12 (set (reg/v:SI 172 [ tmp ])
        (zero_extract:SI (reg:SI 170 [ D.8025 ])
            (const_int 3 [0x3])
            (const_int 13 [0xd]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1090 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 170 [ D.8025 ])
        (nil)))

(insn 124 122 125 12 (set (reg:SI 218)
        (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/f:SI 207)
                    (reg/v:SI 172 [ tmp ])) [0 APBAHBPrescTable S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1091 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 207)
        (expr_list:REG_DEAD (reg/v:SI 172 [ tmp ])
            (expr_list:REG_EQUAL (zero_extend:SI (mem/s/v/j:QI (plus:SI (reg/v:SI 172 [ tmp ])
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 APBAHBPrescTable S1 A8]))
                (nil)))))

(note 125 124 126 12 NOTE_INSN_DELETED)

(note 126 125 127 12 NOTE_INSN_DELETED)

(insn 127 126 128 12 (set (reg:SI 219)
        (lshiftrt:SI (reg:SI 162 [ D.8020 ])
            (reg:SI 218))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1093 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 218)
        (expr_list:REG_DEAD (reg:SI 162 [ D.8020 ])
            (nil))))

(insn 128 127 0 12 (set (mem/s:SI (plus:SI (reg/v/f:SI 177 [ RCC_Clocks ])
                (const_int 12 [0xc])) [3 RCC_Clocks_11(D)->PCLK2_Frequency+0 S4 A32])
        (reg:SI 219)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1093 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg/v/f:SI 177 [ RCC_Clocks ])
            (nil))))
;; End of basic block 12 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 20.
deleting insn with uid = 47.
deleting insn with uid = 48.
deleting insn with uid = 56.
deleting insn with uid = 70.
deleting insn with uid = 81.
deleting insn with uid = 99.
deleting insn with uid = 103.
deleting insn with uid = 104.
deleting insn with uid = 110.
deleting insn with uid = 114.
deleting insn with uid = 115.
deleting insn with uid = 121.
deleting insn with uid = 125.
deleting insn with uid = 126.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 49.
deleting insn with uid = 49.
verify found no changes in insn with uid = 50.
rescanning insn with uid = 57.
deleting insn with uid = 57.
rescanning insn with uid = 71.
deleting insn with uid = 71.
rescanning insn with uid = 82.
deleting insn with uid = 82.
rescanning insn with uid = 100.
deleting insn with uid = 100.
rescanning insn with uid = 105.
deleting insn with uid = 105.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 116.
deleting insn with uid = 116.
rescanning insn with uid = 122.
deleting insn with uid = 122.
rescanning insn with uid = 127.
deleting insn with uid = 127.
ending the processing of deferred insns

;; Function RCC_RTCCLKConfig (RCC_RTCCLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 19: 4
insn_cost 23: 8
insn_cost 24: 12
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 30: 4

Trying 2 -> 6:
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (and:SI (reg:SI 0 r0 [ RCC_RTCCLKSource ])
                (const_int 768 [0x300])))
        (set (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (reg:SI 0 r0 [ RCC_RTCCLKSource ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (and:SI (reg:SI 0 r0 [ RCC_RTCCLKSource ])
                (const_int 768 [0x300])))
        (set (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (reg:SI 0 r0 [ RCC_RTCCLKSource ]))
    ])

Trying 6 -> 7:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 768 [0x300]))
        (const_int 768 [0x300])))

Trying 2, 6 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (reg:SI 0 r0 [ RCC_RTCCLKSource ])
                    (const_int 768 [0x300]))
                (const_int 768 [0x300])))
        (set (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (reg:SI 0 r0 [ RCC_RTCCLKSource ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (reg:SI 0 r0 [ RCC_RTCCLKSource ])
                    (const_int 768 [0x300]))
                (const_int 768 [0x300])))
        (set (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (reg:SI 0 r0 [ RCC_RTCCLKSource ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 142 [ RCC_RTCCLKSource ])
    (reg:SI 0 r0 [ RCC_RTCCLKSource ]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg:SI 0 r0 [ RCC_RTCCLKSource ])
            (const_int 768 [0x300]))
        (const_int 768 [0x300])))

Trying 7 -> 8:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 143)
            (const_int 768 [0x300]))
        (label_ref 20)
        (pc)))

Trying 6, 7 -> 8:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
                (const_int 768 [0x300]))
            (const_int 768 [0x300]))
        (label_ref 20)
        (pc)))

Trying 2, 6, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (and:SI (reg:SI 0 r0 [ RCC_RTCCLKSource ])
                        (const_int 768 [0x300]))
                    (const_int 768 [0x300]))
                (label_ref 20)
                (pc)))
        (set (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (reg:SI 0 r0 [ RCC_RTCCLKSource ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (and:SI (reg:SI 0 r0 [ RCC_RTCCLKSource ])
                        (const_int 768 [0x300]))
                    (const_int 768 [0x300]))
                (label_ref 20)
                (pc)))
        (set (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (reg:SI 0 r0 [ RCC_RTCCLKSource ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 142 [ RCC_RTCCLKSource ])
    (reg:SI 0 r0 [ RCC_RTCCLKSource ]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg:SI 0 r0 [ RCC_RTCCLKSource ])
                (const_int 768 [0x300]))
            (const_int 768 [0x300]))
        (label_ref 20)
        (pc)))

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 144)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32]))
        (set (reg/f:SI 144)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 144)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -2031617 [0xffffffffffe0ffff])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -2031617 [0xffffffffffe0ffff])))
        (set (reg/f:SI 144)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                (const_int -2031617 [0xffffffffffe0ffff])))
        (set (reg/f:SI 144)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 144)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -2031617 [0xffffffffffe0ffff])))

Trying 14 -> 15:
Successfully matched this instruction:
(set (reg:SI 145)
    (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
        (const_int 268434687 [0xffffcff])))
rejecting combination of insns 14 and 15
original costs 4 + 4 = 8
replacement cost 12

Trying 13 -> 16:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 135 [ tmpreg ])
            (const_int -2031617 [0xffffffffffe0ffff]))
        (reg:SI 145)))

Trying 15 -> 16:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg:SI 146)
            (const_int 268434687 [0xffffcff]))
        (reg/v:SI 136 [ tmpreg ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 144)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -2031617 [0xffffffffffe0ffff]))
        (reg:SI 145)))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 144)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -2031617 [0xffffffffffe0ffff])))

Trying 14, 15 -> 16:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 268434687 [0xffffcff]))
        (reg/v:SI 136 [ tmpreg ])))
Successfully matched this instruction:
(set (reg:SI 145)
    (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
        (const_int 268434687 [0xffffcff])))
Successfully matched this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (reg:SI 145)
        (reg/v:SI 136 [ tmpreg ])))
rejecting combination of insns 14, 15 and 16
original costs 4 + 4 + 4 = 12
replacement costs 12 + 4 = 16

Trying 15, 13 -> 16:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg:SI 146)
            (const_int 268434687 [0xffffcff]))
        (and:SI (reg/v:SI 135 [ tmpreg ])
            (const_int -2031617 [0xffffffffffe0ffff]))))
Successfully matched this instruction:
(set (reg:SI 145)
    (and:SI (reg/v:SI 135 [ tmpreg ])
        (const_int -2031617 [0xffffffffffe0ffff])))
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg:SI 146)
            (const_int 268434687 [0xffffcff]))
        (reg:SI 145)))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 138 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -2031617 [0xffffffffffe0ffff]))
                (reg:SI 145)))
        (set (reg/f:SI 144)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 138 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
                    (const_int -2031617 [0xffffffffffe0ffff]))
                (reg:SI 145)))
        (set (reg/f:SI 144)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 144)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -2031617 [0xffffffffffe0ffff]))
        (reg:SI 145)))

Trying 12, 15, 13 -> 16:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg:SI 146)
            (const_int 268434687 [0xffffcff]))
        (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 144)
                    (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
            (const_int -2031617 [0xffffffffffe0ffff]))))
Failed to match this instruction:
(set (reg:SI 145)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 144)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (const_int -2031617 [0xffffffffffe0ffff])))

Trying 14, 15, 13 -> 16:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 268434687 [0xffffcff]))
        (and:SI (reg/v:SI 135 [ tmpreg ])
            (const_int -2031617 [0xffffffffffe0ffff]))))
Successfully matched this instruction:
(set (reg:SI 145)
    (and:SI (reg/v:SI 135 [ tmpreg ])
        (const_int -2031617 [0xffffffffffe0ffff])))
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 268434687 [0xffffcff]))
        (reg:SI 145)))

Trying 16 -> 19:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 144)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg:SI 145)
        (reg/v:SI 136 [ tmpreg ])))

Trying 13, 16 -> 19:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 144)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 135 [ tmpreg ])
            (const_int -2031617 [0xffffffffffe0ffff]))
        (reg:SI 145)))
Successfully matched this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (and:SI (reg/v:SI 135 [ tmpreg ])
        (const_int -2031617 [0xffffffffffe0ffff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 144)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg/v:SI 138 [ tmpreg ])
        (reg:SI 145)))

Trying 15, 16 -> 19:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 144)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (and:SI (reg:SI 146)
            (const_int 268434687 [0xffffcff]))
        (reg/v:SI 136 [ tmpreg ])))
Successfully matched this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (and:SI (reg:SI 146)
        (const_int 268434687 [0xffffcff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 144)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg/v:SI 138 [ tmpreg ])
        (reg/v:SI 136 [ tmpreg ])))

Trying 15, 13, 16 -> 19:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 144)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (and:SI (reg:SI 146)
            (const_int 268434687 [0xffffcff]))
        (and:SI (reg/v:SI 135 [ tmpreg ])
            (const_int -2031617 [0xffffffffffe0ffff]))))
Successfully matched this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (and:SI (reg/v:SI 135 [ tmpreg ])
        (const_int -2031617 [0xffffffffffe0ffff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 144)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (and:SI (reg:SI 146)
            (const_int 268434687 [0xffffcff]))
        (reg/v:SI 138 [ tmpreg ])))

Trying 14, 15, 16 -> 19:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 144)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 268434687 [0xffffcff]))
        (reg/v:SI 136 [ tmpreg ])))
Successfully matched this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
        (const_int 268434687 [0xffffcff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 144)
            (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
    (ior:SI (reg/v:SI 138 [ tmpreg ])
        (reg/v:SI 136 [ tmpreg ])))

Trying 23 -> 24:
Failed to match this instruction:
(parallel [
        (set (reg:SI 139 [ D.7992 ])
            (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32]))
        (set (reg/f:SI 148)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139 [ D.7992 ])
            (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32]))
        (set (reg/f:SI 148)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 25 -> 26:
Successfully matched this instruction:
(set (reg:SI 149)
    (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
        (const_int 4095 [0xfff])))
deferring deletion of insn with uid = 25.
modifying insn i3    26 r149:SI=r142:SI&0xfff
      REG_DEAD: r142:SI
deferring rescan insn with uid = 26.

Trying 24 -> 27:
Failed to match this instruction:
(set (reg:SI 141 [ D.7994 ])
    (ior:SI (reg:SI 149)
        (mem/s/v:SI (plus:SI (reg/f:SI 148)
                (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))

Trying 26 -> 27:
Failed to match this instruction:
(set (reg:SI 141 [ D.7994 ])
    (ior:SI (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 4095 [0xfff]))
        (reg:SI 139 [ D.7992 ])))

Trying 23, 24 -> 27:
Failed to match this instruction:
(parallel [
        (set (reg:SI 141 [ D.7994 ])
            (ior:SI (reg:SI 149)
                (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))
        (set (reg/f:SI 148)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 141 [ D.7994 ])
            (ior:SI (reg:SI 149)
                (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))
        (set (reg/f:SI 148)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 148)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 141 [ D.7994 ])
    (ior:SI (reg:SI 149)
        (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))

Trying 26, 24 -> 27:
Failed to match this instruction:
(set (reg:SI 141 [ D.7994 ])
    (ior:SI (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 4095 [0xfff]))
        (mem/s/v:SI (plus:SI (reg/f:SI 148)
                (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 149)
    (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
        (const_int 4095 [0xfff])))
Failed to match this instruction:
(set (reg:SI 141 [ D.7994 ])
    (ior:SI (reg:SI 149)
        (mem/s/v:SI (plus:SI (reg/f:SI 148)
                (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))

Trying 23, 26, 24 -> 27:
Failed to match this instruction:
(parallel [
        (set (reg:SI 141 [ D.7994 ])
            (ior:SI (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
                    (const_int 4095 [0xfff]))
                (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))
        (set (reg/f:SI 148)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 141 [ D.7994 ])
            (ior:SI (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
                    (const_int 4095 [0xfff]))
                (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))
        (set (reg/f:SI 148)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 148)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 141 [ D.7994 ])
    (ior:SI (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 4095 [0xfff]))
        (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))

Trying 27 -> 30:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 148)
            (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
    (ior:SI (reg:SI 149)
        (reg:SI 139 [ D.7992 ])))

Trying 24, 27 -> 30:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 148)
            (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
    (ior:SI (reg:SI 149)
        (mem/s/v:SI (plus:SI (reg/f:SI 148)
                (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))

Trying 26, 27 -> 30:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 148)
            (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 4095 [0xfff]))
        (reg:SI 139 [ D.7992 ])))
Successfully matched this instruction:
(set (reg:SI 141 [ D.7994 ])
    (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
        (const_int 4095 [0xfff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 148)
            (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
    (ior:SI (reg:SI 141 [ D.7994 ])
        (reg:SI 139 [ D.7992 ])))

Trying 23, 24, 27 -> 30:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
    (ior:SI (reg:SI 149)
        (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])))


RCC_RTCCLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d,1u} r24={1d,1u} r25={1d,4u} r26={1d,3u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,3u,2e} r143={1d,1u} r144={1d,2u} r145={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} 
;;    total ref usage 60{23d,35u,2e} in 16{16 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 143
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 142 143
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 142 [ RCC_RTCCLKSource ])
        (reg:SI 0 r0 [ RCC_RTCCLKSource ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1157 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_RTCCLKSource ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 143)
        (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 768 [0x300]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1163 69 {*arm_andsi3_insn}
     (nil))

(insn 7 6 8 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143)
            (const_int 768 [0x300]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1163 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1163 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
            (nil)))
 -> 20)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142


;; Succ edge  3 [37.8%]  (fallthru)
;; Succ edge  4 [62.2%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 135 136 138 144 145 146
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  gen 	 135 136 138 144 145 146
;; live  kill	

;; Pred edge  2 [37.8%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 144)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1165 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg/v:SI 135 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 144)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1165 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887240 [0x40023808]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (nil)))

(insn 13 12 14 3 (set (reg/v:SI 136 [ tmpreg ])
        (and:SI (reg/v:SI 135 [ tmpreg ])
            (const_int -2031617 [0xffffffffffe0ffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1168 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
        (nil)))

(insn 14 13 15 3 (set (reg:SI 146)
        (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 268435455 [0xfffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1171 69 {*arm_andsi3_insn}
     (nil))

(insn 15 14 16 3 (set (reg:SI 145)
        (and:SI (reg:SI 146)
            (const_int -769 [0xfffffffffffffcff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1171 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
                (const_int 268434687 [0xffffcff]))
            (nil))))

(insn 16 15 19 3 (set (reg/v:SI 138 [ tmpreg ])
        (ior:SI (reg:SI 145)
            (reg/v:SI 136 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1171 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg/v:SI 136 [ tmpreg ])
            (nil))))

(insn 19 16 20 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 144)
                (const_int 8 [0x8])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CFGR+0 S4 A32])
        (reg/v:SI 138 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1174 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_DEAD (reg/v:SI 138 [ tmpreg ])
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 139 141 148 149 150
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  gen 	 139 141 148 149 150
;; live  kill	

;; Pred edge  2 [62.2%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 20 19 21 4 40 "" [1 uses])

(note 21 20 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 21 24 4 (set (reg/f:SI 148)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 709 {*thumb2_movsi_insn}
     (nil))

(insn 24 23 25 4 (set (reg:SI 139 [ D.7992 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 148)
                (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
        (nil)))

(note 25 24 26 4 NOTE_INSN_DELETED)

(insn 26 25 27 4 (set (reg:SI 149)
        (and:SI (reg/v:SI 142 [ RCC_RTCCLKSource ])
            (const_int 4095 [0xfff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 142 [ RCC_RTCCLKSource ])
        (nil)))

(insn 27 26 30 4 (set (reg:SI 141 [ D.7994 ])
        (ior:SI (reg:SI 149)
            (reg:SI 139 [ D.7992 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 139 [ D.7992 ])
            (nil))))

(insn 30 27 0 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 148)
                (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
        (reg:SI 141 [ D.7994 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1178 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (expr_list:REG_DEAD (reg:SI 141 [ D.7994 ])
            (nil))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 25.
rescanning insn with uid = 26.
deleting insn with uid = 26.
ending the processing of deferred insns

;; Function RCC_RTCCLKCmd (RCC_RTCCLKCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 8: 16
insn_cost 9: 4

Trying 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111952956B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))

Trying 8 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111952956 [0x42470e3c]) [3 MEM[(volatile uint32_t *)1111952956B]+0 S4 A32])
    (reg/v:SI 135 [ NewState ]))

Trying 8, 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111952956 [0x42470e3c]) [3 MEM[(volatile uint32_t *)1111952956B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))


RCC_RTCCLKCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 135 [ NewState ])
        (reg:SI 0 r0 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1189 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NewState ])
        (nil)))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 9 2 (set (reg/f:SI 136)
        (const_int 1111952956 [0x42470e3c])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1193 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 0 2 (set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111952956B]+0 S4 A32])
        (reg/v:SI 135 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1193 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg/v:SI 135 [ NewState ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_BackupResetCmd (RCC_BackupResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 8: 12
insn_cost 9: 4

Trying 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111952960B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))

Trying 8 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111952960 [0x42470e40]) [3 MEM[(volatile uint32_t *)1111952960B]+0 S4 A32])
    (reg/v:SI 135 [ NewState ]))

Trying 8, 2 -> 9:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111952960 [0x42470e40]) [3 MEM[(volatile uint32_t *)1111952960B]+0 S4 A32])
    (reg:SI 0 r0 [ NewState ]))


RCC_BackupResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 135 [ NewState ])
        (reg:SI 0 r0 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1206 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NewState ])
        (nil)))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 9 2 (set (reg/f:SI 136)
        (const_int 1111952960 [0x42470e40])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1209 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 0 2 (set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111952960B]+0 S4 A32])
        (reg/v:SI 135 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1209 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg/v:SI 135 [ NewState ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_I2SCLKConfig (RCC_I2SCLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 12
insn_cost 8: 4

Trying 2 -> 8:
Failed to match this instruction:
(set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949660B]+0 S4 A32])
    (reg:SI 0 r0 [ RCC_I2SCLKSource ]))

Trying 7 -> 8:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949660 [0x4247015c]) [3 MEM[(volatile uint32_t *)1111949660B]+0 S4 A32])
    (reg/v:SI 134 [ RCC_I2SCLKSource ]))

Trying 7, 2 -> 8:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111949660 [0x4247015c]) [3 MEM[(volatile uint32_t *)1111949660B]+0 S4 A32])
    (reg:SI 0 r0 [ RCC_I2SCLKSource ]))


RCC_I2SCLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r136={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 134 [ RCC_I2SCLKSource ])
        (reg:SI 0 r0 [ RCC_I2SCLKSource ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1223 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_I2SCLKSource ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 136)
        (const_int 1111949660 [0x4247015c])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1227 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 0 2 (set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111949660B]+0 S4 A32])
        (reg/v:SI 134 [ RCC_I2SCLKSource ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1227 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg/v:SI 134 [ RCC_I2SCLKSource ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_SAIPLLI2SClkDivConfig (RCC_SAIPLLI2SClkDivConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 14: 4

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32]))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32]))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 139)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -32 [0xffffffffffffffe0])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                (const_int -32 [0xffffffffffffffe0])))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                (const_int -32 [0xffffffffffffffe0])))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 139)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -32 [0xffffffffffffffe0])))

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg:SI 140)
    (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
        (const_int -1 [0xffffffffffffffff])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r140:SI=r0:SI-0x1
      REG_DEAD: r0:SI
deferring rescan insn with uid = 10.

Trying 9 -> 11:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -32 [0xffffffffffffffe0]))
        (reg:SI 140)))

Trying 10 -> 11:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
            (const_int -1 [0xffffffffffffffff]))
        (reg/v:SI 135 [ tmpreg ])))

Trying 8, 9 -> 11:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 139)
                    (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -32 [0xffffffffffffffe0]))
        (reg:SI 140)))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 139)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -32 [0xffffffffffffffe0])))

Trying 10, 9 -> 11:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
            (const_int -1 [0xffffffffffffffff]))
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -32 [0xffffffffffffffe0]))))
Successfully matched this instruction:
(set (reg:SI 140)
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -32 [0xffffffffffffffe0])))
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
            (const_int -1 [0xffffffffffffffff]))
        (reg:SI 140)))

Trying 7, 8, 9 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                    (const_int -32 [0xffffffffffffffe0]))
                (reg:SI 140)))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                    (const_int -32 [0xffffffffffffffe0]))
                (reg:SI 140)))
        (set (reg/f:SI 139)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 139)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -32 [0xffffffffffffffe0]))
        (reg:SI 140)))

Trying 8, 10, 9 -> 11:
Failed to match this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (ior:SI (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
            (const_int -1 [0xffffffffffffffff]))
        (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 139)
                    (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -32 [0xffffffffffffffe0]))))
Failed to match this instruction:
(set (reg:SI 140)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 139)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -32 [0xffffffffffffffe0])))

Trying 11 -> 14:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 139)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (reg:SI 140)
        (reg/v:SI 135 [ tmpreg ])))

Trying 9, 11 -> 14:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 139)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -32 [0xffffffffffffffe0]))
        (reg:SI 140)))
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -32 [0xffffffffffffffe0])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 139)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (reg/v:SI 137 [ tmpreg ])
        (reg:SI 140)))

Trying 10, 11 -> 14:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 139)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
            (const_int -1 [0xffffffffffffffff]))
        (reg/v:SI 135 [ tmpreg ])))
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 139)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (reg/v:SI 137 [ tmpreg ])
        (reg/v:SI 135 [ tmpreg ])))

Trying 10, 9, 11 -> 14:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 139)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
            (const_int -1 [0xffffffffffffffff]))
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -32 [0xffffffffffffffe0]))))
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmpreg ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -32 [0xffffffffffffffe0])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 139)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
            (const_int -1 [0xffffffffffffffff]))
        (reg/v:SI 137 [ tmpreg ])))


RCC_SAIPLLI2SClkDivConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} 
;;    total ref usage 31{15d,16u,0e} in 6{6 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 137 138 139 140
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 137 138 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 139)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1250 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 139)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1250 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 135 [ tmpreg ])
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -32 [0xffffffffffffffe0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1253 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 10 9 11 2 (set (reg:SI 140)
        (plus:SI (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1256 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_PLLI2SDivQ ])
        (nil)))

(insn 11 10 14 2 (set (reg/v:SI 137 [ tmpreg ])
        (ior:SI (reg:SI 140)
            (reg/v:SI 135 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1256 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
            (nil))))

(insn 14 11 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 139)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg/v:SI 137 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1259 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns

;; Function RCC_SAIPLLSAIClkDivConfig (RCC_SAIPLLSAIClkDivConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 15: 4

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32]))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32]))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -7937 [0xffffffffffffe0ff])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                (const_int -7937 [0xffffffffffffe0ff])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                (const_int -7937 [0xffffffffffffe0ff])))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -7937 [0xffffffffffffe0ff])))

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg:SI 141)
    (plus:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
        (const_int -1 [0xffffffffffffffff])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r141:SI=r0:SI-0x1
      REG_DEAD: r0:SI
deferring rescan insn with uid = 10.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 142)
    (plus:SI (mult:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
            (const_int 256 [0x100]))
        (const_int -256 [0xffffffffffffff00])))

Trying 9 -> 12:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -7937 [0xffffffffffffe0ff]))
        (reg:SI 142)))

Trying 11 -> 12:
Successfully matched this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (ashift:SI (reg:SI 141)
            (const_int 8 [0x8]))
        (reg/v:SI 135 [ tmpreg ])))
deferring deletion of insn with uid = 11.
modifying insn i3    12 r138:SI=r141:SI<<0x8|r135:SI
      REG_DEAD: r141:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 12.

Trying 10 -> 12:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (plus:SI (mult:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
                (const_int 256 [0x100]))
            (const_int -256 [0xffffffffffffff00]))
        (reg/v:SI 135 [ tmpreg ])))

Trying 9 -> 12:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -7937 [0xffffffffffffe0ff]))
        (ashift:SI (reg:SI 141)
            (const_int 8 [0x8]))))

Trying 8, 9 -> 12:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -7937 [0xffffffffffffe0ff]))
        (ashift:SI (reg:SI 141)
            (const_int 8 [0x8]))))

Trying 9, 10 -> 12:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (plus:SI (mult:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
                (const_int 256 [0x100]))
            (const_int -256 [0xffffffffffffff00]))
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -7937 [0xffffffffffffe0ff]))))
Successfully matched this instruction:
(set (reg:SI 141)
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -7937 [0xffffffffffffe0ff])))
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (plus:SI (mult:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
                (const_int 256 [0x100]))
            (const_int -256 [0xffffffffffffff00]))
        (reg:SI 141)))

Trying 8, 9, 10 -> 12:
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (plus:SI (mult:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
                (const_int 256 [0x100]))
            (const_int -256 [0xffffffffffffff00]))
        (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -7937 [0xffffffffffffe0ff]))))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -7937 [0xffffffffffffe0ff])))

Trying 7, 8, 9 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 138 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                    (const_int -7937 [0xffffffffffffe0ff]))
                (ashift:SI (reg:SI 141)
                    (const_int 8 [0x8]))))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 138 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                    (const_int -7937 [0xffffffffffffe0ff]))
                (ashift:SI (reg:SI 141)
                    (const_int 8 [0x8]))))
        (set (reg/f:SI 140)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -7937 [0xffffffffffffe0ff]))
        (ashift:SI (reg:SI 141)
            (const_int 8 [0x8]))))

Trying 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (ashift:SI (reg:SI 141)
            (const_int 8 [0x8]))
        (reg/v:SI 135 [ tmpreg ])))

Trying 10, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (plus:SI (mult:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
                (const_int 256 [0x100]))
            (const_int -256 [0xffffffffffffff00]))
        (reg/v:SI 135 [ tmpreg ])))
Failed to match this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (plus:SI (mult:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
            (const_int 256 [0x100]))
        (const_int -256 [0xffffffffffffff00])))

Trying 9, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -7937 [0xffffffffffffe0ff]))
        (ashift:SI (reg:SI 141)
            (const_int 8 [0x8]))))
Successfully matched this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (ashift:SI (reg:SI 141)
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -7937 [0xffffffffffffe0ff]))
        (reg/v:SI 138 [ tmpreg ])))

Trying 9, 10, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (plus:SI (mult:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
                (const_int 256 [0x100]))
            (const_int -256 [0xffffffffffffff00]))
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -7937 [0xffffffffffffe0ff]))))
Successfully matched this instruction:
(set (reg/v:SI 138 [ tmpreg ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -7937 [0xffffffffffffe0ff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 140)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (plus:SI (mult:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
                (const_int 256 [0x100]))
            (const_int -256 [0xffffffffffffff00]))
        (reg/v:SI 138 [ tmpreg ])))


RCC_SAIPLLSAIClkDivConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 33{16d,17u,0e} in 6{6 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 138 139 140 141 142
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 138 139 140 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 140)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1282 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1282 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 135 [ tmpreg ])
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -7937 [0xffffffffffffe0ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1285 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 10 9 11 2 (set (reg:SI 141)
        (plus:SI (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1288 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_PLLSAIDivQ ])
        (nil)))

(note 11 10 12 2 NOTE_INSN_DELETED)

(insn 12 11 15 2 (set (reg/v:SI 138 [ tmpreg ])
        (ior:SI (ashift:SI (reg:SI 141)
                (const_int 8 [0x8]))
            (reg/v:SI 135 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1288 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
            (nil))))

(insn 15 12 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg/v:SI 138 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1291 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_DEAD (reg/v:SI 138 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 11.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns

;; Function RCC_SAIBlockACLKConfig (RCC_SAIBlockACLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 13: 4

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -3145729 [0xffffffffffcfffff])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                (const_int -3145729 [0xffffffffffcfffff])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                (const_int -3145729 [0xffffffffffcfffff])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -3145729 [0xffffffffffcfffff])))

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])
        (reg/v:SI 135 [ tmpreg ])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r136:SI=r0:SI|r135:SI
      REG_DEAD: r0:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 10.

Trying 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -3145729 [0xffffffffffcfffff]))
        (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])))

Trying 8, 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                    (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -3145729 [0xffffffffffcfffff]))
        (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -3145729 [0xffffffffffcfffff])))

Trying 7, 8, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                    (const_int -3145729 [0xffffffffffcfffff]))
                (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                    (const_int -3145729 [0xffffffffffcfffff]))
                (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -3145729 [0xffffffffffcfffff]))
        (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])))

Trying 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])
        (reg/v:SI 135 [ tmpreg ])))

Trying 9, 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -3145729 [0xffffffffffcfffff]))
        (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])))
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -3145729 [0xffffffffffcfffff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (reg/v:SI 136 [ tmpreg ])
        (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])))


RCC_SAIBlockACLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} 
;;    total ref usage 29{14d,15u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 138)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1318 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1318 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 135 [ tmpreg ])
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -3145729 [0xffffffffffcfffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1321 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 136 [ tmpreg ])
        (ior:SI (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])
            (reg/v:SI 135 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1324 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_SAIBlockACLKSource ])
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
            (nil))))

(insn 13 10 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg/v:SI 136 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1327 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg/v:SI 136 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns

;; Function RCC_SAIBlockBCLKConfig (RCC_SAIBlockBCLKConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 13: 4

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -12582913 [0xffffffffff3fffff])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                (const_int -12582913 [0xffffffffff3fffff])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                (const_int -12582913 [0xffffffffff3fffff])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -12582913 [0xffffffffff3fffff])))

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])
        (reg/v:SI 135 [ tmpreg ])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r136:SI=r0:SI|r135:SI
      REG_DEAD: r0:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 10.

Trying 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -12582913 [0xffffffffff3fffff]))
        (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])))

Trying 8, 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                    (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -12582913 [0xffffffffff3fffff]))
        (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -12582913 [0xffffffffff3fffff])))

Trying 7, 8, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                    (const_int -12582913 [0xffffffffff3fffff]))
                (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                    (const_int -12582913 [0xffffffffff3fffff]))
                (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -12582913 [0xffffffffff3fffff]))
        (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])))

Trying 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])
        (reg/v:SI 135 [ tmpreg ])))

Trying 9, 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -12582913 [0xffffffffff3fffff]))
        (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])))
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -12582913 [0xffffffffff3fffff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (reg/v:SI 136 [ tmpreg ])
        (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])))


RCC_SAIBlockBCLKConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} 
;;    total ref usage 29{14d,15u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 138)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1354 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1354 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 135 [ tmpreg ])
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -12582913 [0xffffffffff3fffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1357 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 136 [ tmpreg ])
        (ior:SI (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])
            (reg/v:SI 135 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1360 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_SAIBlockBCLKSource ])
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
            (nil))))

(insn 13 10 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg/v:SI 136 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1363 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg/v:SI 136 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns

;; Function RCC_LTDCCLKDivConfig (RCC_LTDCCLKDivConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 13: 4

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ tmpreg ])
            (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32]))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -196609 [0xfffffffffffcffff])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                (const_int -196609 [0xfffffffffffcffff])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 135 [ tmpreg ])
            (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                (const_int -196609 [0xfffffffffffcffff])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -196609 [0xfffffffffffcffff])))

Trying 2 -> 10:
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (reg:SI 0 r0 [ RCC_PLLSAIDivR ])
        (reg/v:SI 135 [ tmpreg ])))
deferring deletion of insn with uid = 2.
modifying insn i3    10 r136:SI=r0:SI|r135:SI
      REG_DEAD: r0:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 10.

Trying 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -196609 [0xfffffffffffcffff]))
        (reg:SI 0 r0 [ RCC_PLLSAIDivR ])))

Trying 8, 9 -> 10:
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                    (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -196609 [0xfffffffffffcffff]))
        (reg:SI 0 r0 [ RCC_PLLSAIDivR ])))
Failed to match this instruction:
(set (reg/v:SI 135 [ tmpreg ])
    (and:SI (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (const_int -196609 [0xfffffffffffcffff])))

Trying 7, 8, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                    (const_int -196609 [0xfffffffffffcffff]))
                (reg:SI 0 r0 [ RCC_PLLSAIDivR ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmpreg ])
            (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
                    (const_int -196609 [0xfffffffffffcffff]))
                (reg:SI 0 r0 [ RCC_PLLSAIDivR ])))
        (set (reg/f:SI 138)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (ior:SI (and:SI (mem/s/v:SI (const_int 1073887372 [0x4002388c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
            (const_int -196609 [0xfffffffffffcffff]))
        (reg:SI 0 r0 [ RCC_PLLSAIDivR ])))

Trying 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (reg:SI 0 r0 [ RCC_PLLSAIDivR ])
        (reg/v:SI 135 [ tmpreg ])))

Trying 9, 10 -> 13:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -196609 [0xfffffffffffcffff]))
        (reg:SI 0 r0 [ RCC_PLLSAIDivR ])))
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (and:SI (reg/v:SI 134 [ tmpreg ])
        (const_int -196609 [0xfffffffffffcffff])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
    (ior:SI (reg/v:SI 136 [ tmpreg ])
        (reg:SI 0 r0 [ RCC_PLLSAIDivR ])))


RCC_LTDCCLKDivConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} 
;;    total ref usage 29{14d,15u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 138)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1387 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg/v:SI 134 [ tmpreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1387 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 10 2 (set (reg/v:SI 135 [ tmpreg ])
        (and:SI (reg/v:SI 134 [ tmpreg ])
            (const_int -196609 [0xfffffffffffcffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1390 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 10 9 13 2 (set (reg/v:SI 136 [ tmpreg ])
        (ior:SI (reg:SI 0 r0 [ RCC_PLLSAIDivR ])
            (reg/v:SI 135 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1393 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_PLLSAIDivR ])
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpreg ])
            (nil))))

(insn 13 10 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 140 [0x8c])) [3 MEM[(struct RCC_TypeDef *)1073887232B].DCKCFGR+0 S4 A32])
        (reg/v:SI 136 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1396 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg/v:SI 136 [ tmpreg ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns

;; Function RCC_TIMCLKPresConfig (RCC_TIMCLKPresConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 16
insn_cost 8: 4

Trying 2 -> 8:
Failed to match this instruction:
(set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111953888B]+0 S4 A32])
    (reg:SI 0 r0 [ RCC_TIMCLKPrescaler ]))

Trying 7 -> 8:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111953888 [0x424711e0]) [3 MEM[(volatile uint32_t *)1111953888B]+0 S4 A32])
    (reg/v:SI 134 [ RCC_TIMCLKPrescaler ]))

Trying 7, 2 -> 8:
Failed to match this instruction:
(set (mem/v:SI (const_int 1111953888 [0x424711e0]) [3 MEM[(volatile uint32_t *)1111953888B]+0 S4 A32])
    (reg:SI 0 r0 [ RCC_TIMCLKPrescaler ]))


RCC_TIMCLKPresConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r136={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 134 [ RCC_TIMCLKPrescaler ])
        (reg:SI 0 r0 [ RCC_TIMCLKPrescaler ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1418 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_TIMCLKPrescaler ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 136)
        (const_int 1111953888 [0x424711e0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1422 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 0 2 (set (mem/v:SI (reg/f:SI 136) [3 MEM[(volatile uint32_t *)1111953888B]+0 S4 A32])
        (reg/v:SI 134 [ RCC_TIMCLKPrescaler ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1422 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg/v:SI 134 [ RCC_TIMCLKPrescaler ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_AHB1PeriphClockCmd (RCC_AHB1PeriphClockCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7967 ])
            (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7967 ])
            (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7968 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7968 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
                (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7968 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
                (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7968 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (reg:SI 134 [ D.7967 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7970 ])
            (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7970 ])
            (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7972 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7972 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (reg:SI 136 [ D.7970 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7972 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7972 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
                (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7972 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
                (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7972 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (reg:SI 136 [ D.7970 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7972 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7972 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7972 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7972 ])
        (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])))


RCC_AHB1PeriphClockCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_AHB1Periph ])
        (reg:SI 0 r0 [ RCC_AHB1Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1461 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_AHB1Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1466 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1468 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7967 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1468 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7968 ])
        (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
            (reg:SI 134 [ D.7967 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1468 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB1Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7967 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
        (reg:SI 135 [ D.7968 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1468 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7968 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 51 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1472 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7970 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1472 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887280 [0x40023830]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7972 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
            (reg:SI 136 [ D.7970 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1472 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB1Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7970 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 48 [0x30])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1ENR+0 S4 A32])
        (reg:SI 138 [ D.7972 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1472 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7972 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 50 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_AHB2PeriphClockCmd (RCC_AHB2PeriphClockCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7958 ])
            (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7958 ])
            (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7959 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7959 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
                (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7959 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
                (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7959 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (reg:SI 134 [ D.7958 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7961 ])
            (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7961 ])
            (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7963 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7963 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (reg:SI 136 [ D.7961 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7963 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7963 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
                (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7963 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
                (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7963 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (reg:SI 136 [ D.7961 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7963 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7963 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7963 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7963 ])
        (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])))


RCC_AHB2PeriphClockCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_AHB2Periph ])
        (reg:SI 0 r0 [ RCC_AHB2Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1493 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_AHB2Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1498 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1500 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7958 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1500 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7959 ])
        (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
            (reg:SI 134 [ D.7958 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1500 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB2Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7958 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
        (reg:SI 135 [ D.7959 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1500 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7959 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 55 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1504 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7961 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1504 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887284 [0x40023834]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7963 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
            (reg:SI 136 [ D.7961 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1504 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB2Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7961 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 52 [0x34])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2ENR+0 S4 A32])
        (reg:SI 138 [ D.7963 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1504 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7963 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 54 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_AHB3PeriphClockCmd (RCC_AHB3PeriphClockCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7949 ])
            (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7949 ])
            (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7950 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7950 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
                (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7950 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
                (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7950 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (reg:SI 134 [ D.7949 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7952 ])
            (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7952 ])
            (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7954 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7954 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (reg:SI 136 [ D.7952 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7954 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7954 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
                (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7954 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
                (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7954 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (reg:SI 136 [ D.7952 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7954 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7954 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7954 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7954 ])
        (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])))


RCC_AHB3PeriphClockCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_AHB3Periph ])
        (reg:SI 0 r0 [ RCC_AHB3Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1521 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_AHB3Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1526 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1528 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7949 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1528 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7950 ])
        (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
            (reg:SI 134 [ D.7949 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1528 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB3Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7949 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
        (reg:SI 135 [ D.7950 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1528 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7950 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 59 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1532 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7952 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1532 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887288 [0x40023838]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7954 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
            (reg:SI 136 [ D.7952 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1532 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB3Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7952 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 56 [0x38])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3ENR+0 S4 A32])
        (reg:SI 138 [ D.7954 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1532 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7954 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 58 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_APB1PeriphClockCmd (RCC_APB1PeriphClockCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7940 ])
            (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7940 ])
            (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7941 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7941 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
                (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7941 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
                (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7941 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (reg:SI 134 [ D.7940 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7943 ])
            (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7943 ])
            (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7945 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7945 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (reg:SI 136 [ D.7943 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7945 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7945 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
                (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7945 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
                (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7945 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (reg:SI 136 [ D.7943 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7945 ])
    (not:SI (reg/v:SI 139 [ RCC_APB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7945 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7945 ])
    (not:SI (reg/v:SI 139 [ RCC_APB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7945 ])
        (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])))


RCC_APB1PeriphClockCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_APB1Periph ])
        (reg:SI 0 r0 [ RCC_APB1Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1573 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_APB1Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1578 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1580 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7940 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1580 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7941 ])
        (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
            (reg:SI 134 [ D.7940 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1580 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB1Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7940 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
        (reg:SI 135 [ D.7941 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1580 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7941 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 63 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1584 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7943 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1584 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887296 [0x40023840]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7945 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
            (reg:SI 136 [ D.7943 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1584 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB1Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7943 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 64 [0x40])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1ENR+0 S4 A32])
        (reg:SI 138 [ D.7945 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1584 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7945 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 62 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_APB2PeriphClockCmd (RCC_APB2PeriphClockCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7931 ])
            (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7931 ])
            (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7932 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7932 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
                (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7932 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
                (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7932 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (reg:SI 134 [ D.7931 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7934 ])
            (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7934 ])
            (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7936 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7936 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (reg:SI 136 [ D.7934 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7936 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7936 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
                (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7936 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
                (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7936 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (reg:SI 136 [ D.7934 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7936 ])
    (not:SI (reg/v:SI 139 [ RCC_APB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7936 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7936 ])
    (not:SI (reg/v:SI 139 [ RCC_APB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7936 ])
        (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])))


RCC_APB2PeriphClockCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_APB2Periph ])
        (reg:SI 0 r0 [ RCC_APB2Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1618 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_APB2Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1623 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1625 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7931 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1625 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7932 ])
        (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
            (reg:SI 134 [ D.7931 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1625 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB2Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7931 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
        (reg:SI 135 [ D.7932 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1625 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7932 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 67 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1629 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7934 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1629 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887300 [0x40023844]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7936 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
            (reg:SI 136 [ D.7934 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1629 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB2Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7934 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 68 [0x44])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2ENR+0 S4 A32])
        (reg:SI 138 [ D.7936 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1629 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7936 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 66 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_AHB1PeriphResetCmd (RCC_AHB1PeriphResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7922 ])
            (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7922 ])
            (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7923 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7923 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
                (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7923 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
                (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7923 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (reg:SI 134 [ D.7922 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7925 ])
            (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7925 ])
            (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7927 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7927 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (reg:SI 136 [ D.7925 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7927 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7927 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
                (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7927 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
                (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7927 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (reg:SI 136 [ D.7925 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7927 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7927 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7927 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7927 ])
        (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])))


RCC_AHB1PeriphResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_AHB1Periph ])
        (reg:SI 0 r0 [ RCC_AHB1Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1660 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_AHB1Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1665 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1667 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7922 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1667 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7923 ])
        (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
            (reg:SI 134 [ D.7922 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1667 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB1Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7922 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
        (reg:SI 135 [ D.7923 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1667 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7923 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 71 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1671 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7925 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1671 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887248 [0x40023810]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7927 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
            (reg:SI 136 [ D.7925 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1671 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB1Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7925 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 16 [0x10])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1RSTR+0 S4 A32])
        (reg:SI 138 [ D.7927 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1671 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7927 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 70 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_AHB2PeriphResetCmd (RCC_AHB2PeriphResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7913 ])
            (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7913 ])
            (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7914 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7914 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
                (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7914 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
                (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7914 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (reg:SI 134 [ D.7913 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7916 ])
            (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7916 ])
            (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7918 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7918 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (reg:SI 136 [ D.7916 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7918 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7918 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
                (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7918 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
                (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7918 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (reg:SI 136 [ D.7916 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7918 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7918 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7918 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7918 ])
        (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])))


RCC_AHB2PeriphResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_AHB2Periph ])
        (reg:SI 0 r0 [ RCC_AHB2Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1689 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_AHB2Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1694 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1696 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7913 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1696 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7914 ])
        (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
            (reg:SI 134 [ D.7913 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1696 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB2Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7913 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
        (reg:SI 135 [ D.7914 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1696 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7914 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 75 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1700 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7916 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1700 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887252 [0x40023814]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7918 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
            (reg:SI 136 [ D.7916 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1700 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB2Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7916 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 20 [0x14])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2RSTR+0 S4 A32])
        (reg:SI 138 [ D.7918 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1700 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7918 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 74 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_AHB3PeriphResetCmd (RCC_AHB3PeriphResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7904 ])
            (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7904 ])
            (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7905 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7905 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
                (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7905 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
                (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7905 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (reg:SI 134 [ D.7904 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7907 ])
            (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7907 ])
            (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7909 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7909 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (reg:SI 136 [ D.7907 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7909 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7909 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
                (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7909 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
                (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7909 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (reg:SI 136 [ D.7907 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7909 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7909 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7909 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7909 ])
        (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])))


RCC_AHB3PeriphResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_AHB3Periph ])
        (reg:SI 0 r0 [ RCC_AHB3Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1714 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_AHB3Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1719 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1721 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7904 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1721 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7905 ])
        (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
            (reg:SI 134 [ D.7904 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1721 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB3Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7904 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
        (reg:SI 135 [ D.7905 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1721 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7905 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 79 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1725 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7907 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1725 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887256 [0x40023818]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7909 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
            (reg:SI 136 [ D.7907 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1725 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB3Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7907 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 24 [0x18])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3RSTR+0 S4 A32])
        (reg:SI 138 [ D.7909 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1725 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7909 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 78 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_APB1PeriphResetCmd (RCC_APB1PeriphResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7895 ])
            (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7895 ])
            (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7896 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7896 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
                (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7896 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
                (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7896 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (reg:SI 134 [ D.7895 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7898 ])
            (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7898 ])
            (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7900 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7900 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (reg:SI 136 [ D.7898 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7900 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7900 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
                (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7900 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
                (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7900 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (reg:SI 136 [ D.7898 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7900 ])
    (not:SI (reg/v:SI 139 [ RCC_APB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7900 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7900 ])
    (not:SI (reg/v:SI 139 [ RCC_APB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7900 ])
        (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])))


RCC_APB1PeriphResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_APB1Periph ])
        (reg:SI 0 r0 [ RCC_APB1Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1763 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_APB1Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1767 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1769 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7895 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1769 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7896 ])
        (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
            (reg:SI 134 [ D.7895 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1769 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB1Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7895 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
        (reg:SI 135 [ D.7896 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1769 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7896 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 83 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1773 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7898 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1773 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887264 [0x40023820]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7900 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
            (reg:SI 136 [ D.7898 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1773 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB1Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7898 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 32 [0x20])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1RSTR+0 S4 A32])
        (reg:SI 138 [ D.7900 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1773 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7900 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 82 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_APB2PeriphResetCmd (RCC_APB2PeriphResetCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7886 ])
            (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7886 ])
            (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7887 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7887 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
                (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7887 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
                (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7887 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (reg:SI 134 [ D.7886 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7889 ])
            (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7889 ])
            (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7891 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7891 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (reg:SI 136 [ D.7889 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7891 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7891 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
                (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7891 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
                (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7891 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (reg:SI 136 [ D.7889 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7891 ])
    (not:SI (reg/v:SI 139 [ RCC_APB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7891 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7891 ])
    (not:SI (reg/v:SI 139 [ RCC_APB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7891 ])
        (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])))


RCC_APB2PeriphResetCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_APB2Periph ])
        (reg:SI 0 r0 [ RCC_APB2Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1804 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_APB2Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1808 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1810 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7886 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1810 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7887 ])
        (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
            (reg:SI 134 [ D.7886 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1810 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB2Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7886 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
        (reg:SI 135 [ D.7887 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1810 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7887 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 87 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1814 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7889 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1814 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887268 [0x40023824]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7891 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
            (reg:SI 136 [ D.7889 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1814 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB2Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7889 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 36 [0x24])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2RSTR+0 S4 A32])
        (reg:SI 138 [ D.7891 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1814 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7891 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 86 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_AHB1PeriphClockLPModeCmd (RCC_AHB1PeriphClockLPModeCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7877 ])
            (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7877 ])
            (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7878 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7878 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
                (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7878 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
                (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7878 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (reg:SI 134 [ D.7877 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
        (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7880 ])
            (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7880 ])
            (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7882 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7882 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (reg:SI 136 [ D.7880 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7882 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7882 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
                (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7882 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
                (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7882 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (reg:SI 136 [ D.7880 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7882 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7882 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
        (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7882 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7882 ])
        (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])))


RCC_AHB1PeriphClockLPModeCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_AHB1Periph ])
        (reg:SI 0 r0 [ RCC_AHB1Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1853 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_AHB1Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1857 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1859 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7877 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1859 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7878 ])
        (ior:SI (reg/v:SI 139 [ RCC_AHB1Periph ])
            (reg:SI 134 [ D.7877 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1859 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB1Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7877 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
        (reg:SI 135 [ D.7878 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1859 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7878 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 91 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1863 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7880 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1863 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887312 [0x40023850]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7882 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB1Periph ]))
            (reg:SI 136 [ D.7880 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1863 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB1Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7880 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 80 [0x50])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB1LPENR+0 S4 A32])
        (reg:SI 138 [ D.7882 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1863 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7882 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 90 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_AHB2PeriphClockLPModeCmd (RCC_AHB2PeriphClockLPModeCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7868 ])
            (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7868 ])
            (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7869 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7869 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
                (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7869 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
                (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7869 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (reg:SI 134 [ D.7868 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
        (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7871 ])
            (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7871 ])
            (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7873 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7873 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (reg:SI 136 [ D.7871 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7873 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7873 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
                (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7873 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
                (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7873 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (reg:SI 136 [ D.7871 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7873 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7873 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
        (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7873 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7873 ])
        (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])))


RCC_AHB2PeriphClockLPModeCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_AHB2Periph ])
        (reg:SI 0 r0 [ RCC_AHB2Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1885 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_AHB2Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1889 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1891 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7868 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1891 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7869 ])
        (ior:SI (reg/v:SI 139 [ RCC_AHB2Periph ])
            (reg:SI 134 [ D.7868 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1891 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB2Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7868 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
        (reg:SI 135 [ D.7869 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1891 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7869 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 95 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1895 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7871 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1895 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887316 [0x40023854]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7873 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB2Periph ]))
            (reg:SI 136 [ D.7871 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1895 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB2Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7871 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 84 [0x54])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB2LPENR+0 S4 A32])
        (reg:SI 138 [ D.7873 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1895 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7873 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 94 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_AHB3PeriphClockLPModeCmd (RCC_AHB3PeriphClockLPModeCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7859 ])
            (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7859 ])
            (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7860 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7860 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
                (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7860 ])
            (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
                (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7860 ])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (reg:SI 134 [ D.7859 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
        (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7862 ])
            (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7862 ])
            (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7864 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7864 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (reg:SI 136 [ D.7862 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7864 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7864 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
                (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7864 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
                (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7864 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (reg:SI 136 [ D.7862 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7864 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7864 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
        (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7864 ])
    (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7864 ])
        (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])))


RCC_AHB3PeriphClockLPModeCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_AHB3Periph ])
        (reg:SI 0 r0 [ RCC_AHB3Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1913 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_AHB3Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1917 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1919 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7859 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1919 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7860 ])
        (ior:SI (reg/v:SI 139 [ RCC_AHB3Periph ])
            (reg:SI 134 [ D.7859 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1919 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB3Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7859 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
        (reg:SI 135 [ D.7860 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1919 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7860 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 99 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1923 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7862 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1923 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887320 [0x40023858]) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7864 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_AHB3Periph ]))
            (reg:SI 136 [ D.7862 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1923 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_AHB3Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7862 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 88 [0x58])) [3 MEM[(struct RCC_TypeDef *)1073887232B].AHB3LPENR+0 S4 A32])
        (reg:SI 138 [ D.7864 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1923 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7864 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 98 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_APB1PeriphClockLPModeCmd (RCC_APB1PeriphClockLPModeCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7850 ])
            (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7850 ])
            (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7851 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7851 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
                (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7851 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
                (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7851 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (reg:SI 134 [ D.7850 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
        (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7853 ])
            (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7853 ])
            (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7855 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7855 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (reg:SI 136 [ D.7853 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7855 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7855 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
                (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7855 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
                (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7855 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (reg:SI 136 [ D.7853 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7855 ])
    (not:SI (reg/v:SI 139 [ RCC_APB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7855 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
        (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7855 ])
    (not:SI (reg/v:SI 139 [ RCC_APB1Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7855 ])
        (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])))


RCC_APB1PeriphClockLPModeCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_APB1Periph ])
        (reg:SI 0 r0 [ RCC_APB1Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1965 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_APB1Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1969 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1971 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7850 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1971 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7851 ])
        (ior:SI (reg/v:SI 139 [ RCC_APB1Periph ])
            (reg:SI 134 [ D.7850 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1971 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB1Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7850 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
        (reg:SI 135 [ D.7851 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1971 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7851 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 103 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1975 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7853 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1975 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887328 [0x40023860]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7855 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_APB1Periph ]))
            (reg:SI 136 [ D.7853 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1975 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB1Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7853 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 96 [0x60])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB1LPENR+0 S4 A32])
        (reg:SI 138 [ D.7855 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1975 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7855 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 102 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_APB2PeriphClockLPModeCmd (RCC_APB2PeriphClockLPModeCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 8
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 8
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7841 ])
            (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7841 ])
            (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7842 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7842 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
                (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7842 ])
            (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
                (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))
        (set (reg/f:SI 141)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7842 ])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (reg:SI 134 [ D.7841 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
    (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
        (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7844 ])
            (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7844 ])
            (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7846 ])
    (and:SI (reg:SI 144)
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7846 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (reg:SI 136 [ D.7844 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r138:SI=!r139:SI&r136:SI
      REG_DEAD: r139:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 138 [ D.7846 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7846 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
                (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7846 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
                (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7846 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (reg:SI 136 [ D.7844 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7846 ])
    (not:SI (reg/v:SI 139 [ RCC_APB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7846 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
        (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7846 ])
    (not:SI (reg/v:SI 139 [ RCC_APB2Periph ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
    (and:SI (reg:SI 138 [ D.7846 ])
        (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])))


RCC_APB2PeriphClockLPModeCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r143={1d,2u} r144={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_APB2Periph ])
        (reg:SI 0 r0 [ RCC_APB2Periph ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2010 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_APB2Periph ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2014 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2016 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7841 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2016 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 135 [ D.7842 ])
        (ior:SI (reg/v:SI 139 [ RCC_APB2Periph ])
            (reg:SI 134 [ D.7841 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2016 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB2Periph ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7841 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
        (reg:SI 135 [ D.7842 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2016 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7842 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 107 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 143)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2020 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 136 [ D.7844 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2020 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887332 [0x40023864]) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 138 [ D.7846 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_APB2Periph ]))
            (reg:SI 136 [ D.7844 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2020 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_APB2Periph ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7844 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 100 [0x64])) [3 MEM[(struct RCC_TypeDef *)1073887232B].APB2LPENR+0 S4 A32])
        (reg:SI 138 [ D.7846 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2020 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7846 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 106 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function RCC_ITConfig (RCC_ITConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 12
insn_cost 12: 12
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 20: 4
insn_cost 26: 12
insn_cost 27: 12
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 37: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 23)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L23:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 143 [ MEM[(volatile uint8_t *)1073887245B] ])
            (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))
        (set (reg/f:SI 141)
            (const_int 1073887245 [0x4002380d]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 143 [ MEM[(volatile uint8_t *)1073887245B] ])
            (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))
        (set (reg/f:SI 141)
            (const_int 1073887245 [0x4002380d]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:QI 142 [ MEM[(volatile uint8_t *)1073887245B] ])
    (mem/v:QI (reg/f:SI 141) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:QI 142 [ MEM[(volatile uint8_t *)1073887245B] ])
            (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (set (reg/f:SI 141)
            (const_int 1073887245 [0x4002380d]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 142 [ MEM[(volatile uint8_t *)1073887245B] ])
            (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (set (reg/f:SI 141)
            (const_int 1073887245 [0x4002380d]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887245 [0x4002380d]))
Failed to match this instruction:
(set (reg:QI 142 [ MEM[(volatile uint8_t *)1073887245B] ])
    (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))

Trying 13 -> 14:
Successfully matched this instruction:
(set (reg:SI 134 [ D.7832 ])
    (reg:SI 143 [ MEM[(volatile uint8_t *)1073887245B] ]))
deferring deletion of insn with uid = 13.
modifying insn i3    14 r134:SI=r143:SI
      REG_DEAD: r143:SI
deferring rescan insn with uid = 14.

Trying 12 -> 14:
Failed to match this instruction:
(set (reg:SI 134 [ D.7832 ])
    (zero_extend:SI (mem/v:QI (reg/f:SI 141) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))

Trying 11, 12 -> 14:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7832 ])
            (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))
        (set (reg/f:SI 141)
            (const_int 1073887245 [0x4002380d]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7832 ])
            (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))
        (set (reg/f:SI 141)
            (const_int 1073887245 [0x4002380d]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887245 [0x4002380d]))
Failed to match this instruction:
(set (reg:SI 134 [ D.7832 ])
    (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))

Trying 14 -> 15:
Successfully matched this instruction:
(set (reg:SI 144)
    (ior:SI (reg/v:SI 139 [ RCC_IT ])
        (reg:SI 143 [ MEM[(volatile uint8_t *)1073887245B] ])))
deferring deletion of insn with uid = 14.
modifying insn i3    15 r144:SI=r139:SI|r143:SI
      REG_DEAD: r143:SI
      REG_DEAD: r139:SI
deferring rescan insn with uid = 15.

Trying 12 -> 15:
Failed to match this instruction:
(set (reg:SI 144)
    (ior:SI (zero_extend:SI (mem/v:QI (reg/f:SI 141) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (reg/v:SI 139 [ RCC_IT ])))

Trying 11, 12 -> 15:
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (ior:SI (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
                (reg/v:SI 139 [ RCC_IT ])))
        (set (reg/f:SI 141)
            (const_int 1073887245 [0x4002380d]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (ior:SI (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
                (reg/v:SI 139 [ RCC_IT ])))
        (set (reg/f:SI 141)
            (const_int 1073887245 [0x4002380d]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887245 [0x4002380d]))
Failed to match this instruction:
(set (reg:SI 144)
    (ior:SI (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (reg/v:SI 139 [ RCC_IT ])))

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7833 ])
    (ior:SI (reg/v:SI 139 [ RCC_IT ])
        (reg:SI 143 [ MEM[(volatile uint8_t *)1073887245B] ])))
deferring deletion of insn with uid = 15.
modifying insn i3    16 r135:SI=r139:SI|r143:SI
      REG_DEAD: r139:SI
      REG_DEAD: r143:SI
deferring rescan insn with uid = 16.

Trying 12 -> 16:
Failed to match this instruction:
(set (reg:SI 135 [ D.7833 ])
    (ior:SI (zero_extend:SI (mem/v:QI (reg/f:SI 141) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (reg/v:SI 139 [ RCC_IT ])))

Trying 11, 12 -> 16:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7833 ])
            (ior:SI (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
                (reg/v:SI 139 [ RCC_IT ])))
        (set (reg/f:SI 141)
            (const_int 1073887245 [0x4002380d]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7833 ])
            (ior:SI (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
                (reg/v:SI 139 [ RCC_IT ])))
        (set (reg/f:SI 141)
            (const_int 1073887245 [0x4002380d]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int 1073887245 [0x4002380d]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7833 ])
    (ior:SI (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (reg/v:SI 139 [ RCC_IT ])))

Trying 16 -> 20:
Failed to match this instruction:
(set (mem/v:QI (reg/f:SI 141) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])
    (subreg:QI (ior:SI (reg/v:SI 139 [ RCC_IT ])
            (reg:SI 143 [ MEM[(volatile uint8_t *)1073887245B] ])) 0))

Trying 12, 16 -> 20:
Failed to match this instruction:
(set (mem/v:QI (reg/f:SI 141) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])
    (subreg:QI (ior:SI (clobber:SI (const_int 0 [0]))
            (reg/v:SI 139 [ RCC_IT ])) 0))
Failed to match this instruction:
(set (reg:SI 135 [ D.7833 ])
    (ior:SI (clobber:SI (const_int 0 [0]))
        (reg/v:SI 139 [ RCC_IT ])))

Trying 11, 12, 16 -> 20:

Trying 26 -> 27:
Failed to match this instruction:
(parallel [
        (set (reg:SI 149 [ MEM[(volatile uint8_t *)1073887245B] ])
            (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))
        (set (reg/f:SI 147)
            (const_int 1073887245 [0x4002380d]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 149 [ MEM[(volatile uint8_t *)1073887245B] ])
            (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))
        (set (reg/f:SI 147)
            (const_int 1073887245 [0x4002380d]))
    ])

Trying 27 -> 28:
Failed to match this instruction:
(set (reg:QI 148 [ MEM[(volatile uint8_t *)1073887245B] ])
    (mem/v:QI (reg/f:SI 147) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))

Trying 26, 27 -> 28:
Failed to match this instruction:
(parallel [
        (set (reg:QI 148 [ MEM[(volatile uint8_t *)1073887245B] ])
            (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (set (reg/f:SI 147)
            (const_int 1073887245 [0x4002380d]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 148 [ MEM[(volatile uint8_t *)1073887245B] ])
            (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (set (reg/f:SI 147)
            (const_int 1073887245 [0x4002380d]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 147)
    (const_int 1073887245 [0x4002380d]))
Failed to match this instruction:
(set (reg:QI 148 [ MEM[(volatile uint8_t *)1073887245B] ])
    (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))

Trying 28 -> 29:
Successfully matched this instruction:
(set (reg:SI 136 [ D.7835 ])
    (reg:SI 149 [ MEM[(volatile uint8_t *)1073887245B] ]))
deferring deletion of insn with uid = 28.
modifying insn i3    29 r136:SI=r149:SI
      REG_DEAD: r149:SI
deferring rescan insn with uid = 29.

Trying 27 -> 29:
Failed to match this instruction:
(set (reg:SI 136 [ D.7835 ])
    (zero_extend:SI (mem/v:QI (reg/f:SI 147) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))

Trying 26, 27 -> 29:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7835 ])
            (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))
        (set (reg/f:SI 147)
            (const_int 1073887245 [0x4002380d]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7835 ])
            (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))
        (set (reg/f:SI 147)
            (const_int 1073887245 [0x4002380d]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 147)
    (const_int 1073887245 [0x4002380d]))
Failed to match this instruction:
(set (reg:SI 136 [ D.7835 ])
    (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])))

Trying 29 -> 32:
Successfully matched this instruction:
(set (reg:SI 152)
    (and:SI (reg:SI 149 [ MEM[(volatile uint8_t *)1073887245B] ])
        (reg:SI 150)))
deferring deletion of insn with uid = 29.
modifying insn i3    32 r152:SI=r149:SI&r150:SI
      REG_DEAD: r149:SI
      REG_DEAD: r150:SI
deferring rescan insn with uid = 32.

Trying 27 -> 32:
Failed to match this instruction:
(set (reg:SI 152)
    (and:SI (zero_extend:SI (mem/v:QI (reg/f:SI 147) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (reg:SI 150)))

Trying 30 -> 32:
Successfully matched this instruction:
(set (reg:SI 152)
    (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
        (reg:SI 149 [ MEM[(volatile uint8_t *)1073887245B] ])))
deferring deletion of insn with uid = 30.
modifying insn i3    32 r152:SI=!r139:SI&r149:SI
      REG_DEAD: r139:SI
      REG_DEAD: r149:SI
deferring rescan insn with uid = 32.

Trying 27 -> 32:
Failed to match this instruction:
(set (reg:SI 152)
    (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
        (zero_extend:SI (mem/v:QI (reg/f:SI 147) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))))

Trying 26, 27 -> 32:
Failed to match this instruction:
(parallel [
        (set (reg:SI 152)
            (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
                (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))))
        (set (reg/f:SI 147)
            (const_int 1073887245 [0x4002380d]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 152)
            (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
                (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))))
        (set (reg/f:SI 147)
            (const_int 1073887245 [0x4002380d]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 147)
    (const_int 1073887245 [0x4002380d]))
Failed to match this instruction:
(set (reg:SI 152)
    (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
        (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))))

Trying 32 -> 33:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7837 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
        (reg:SI 149 [ MEM[(volatile uint8_t *)1073887245B] ])))
deferring deletion of insn with uid = 32.
modifying insn i3    33 r138:SI=!r139:SI&r149:SI
      REG_DEAD: r149:SI
      REG_DEAD: r139:SI
deferring rescan insn with uid = 33.

Trying 27 -> 33:
Failed to match this instruction:
(set (reg:SI 138 [ D.7837 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
        (zero_extend:SI (mem/v:QI (reg/f:SI 147) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))))

Trying 26, 27 -> 33:
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7837 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
                (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))))
        (set (reg/f:SI 147)
            (const_int 1073887245 [0x4002380d]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138 [ D.7837 ])
            (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
                (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))))
        (set (reg/f:SI 147)
            (const_int 1073887245 [0x4002380d]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 147)
    (const_int 1073887245 [0x4002380d]))
Failed to match this instruction:
(set (reg:SI 138 [ D.7837 ])
    (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
        (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))))

Trying 33 -> 37:
Failed to match this instruction:
(set (mem/v:QI (reg/f:SI 147) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])
    (subreg:QI (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
            (reg:SI 149 [ MEM[(volatile uint8_t *)1073887245B] ])) 0))

Trying 27, 33 -> 37:
Failed to match this instruction:
(set (mem/v:QI (reg/f:SI 147) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])
    (subreg:QI (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
            (clobber:SI (const_int 0 [0]))) 0))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7837 ])
    (not:SI (reg/v:SI 139 [ RCC_IT ])))
Failed to match this instruction:
(set (mem/v:QI (reg/f:SI 147) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])
    (subreg:QI (and:SI (reg:SI 138 [ D.7837 ])
            (clobber:SI (const_int 0 [0]))) 0))

Trying 26, 27, 33 -> 37:


RCC_ITConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r147={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} 
;;    total ref usage 66{25d,41u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 139 [ RCC_IT ])
        (reg:SI 0 r0 [ RCC_IT ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2056 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_IT ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 23)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2060 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 23)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 134 135 141 142 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 134 135 141 142 143 144
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 141)
        (const_int 1073887245 [0x4002380d])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2063 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 143 [ MEM[(volatile uint8_t *)1073887245B] ])
        (zero_extend:SI (mem/v:QI (reg/f:SI 141) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2063 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (nil)))

(note 13 12 14 3 NOTE_INSN_DELETED)

(note 14 13 15 3 NOTE_INSN_DELETED)

(note 15 14 16 3 NOTE_INSN_DELETED)

(insn 16 15 20 3 (set (reg:SI 135 [ D.7833 ])
        (ior:SI (reg/v:SI 139 [ RCC_IT ])
            (reg:SI 143 [ MEM[(volatile uint8_t *)1073887245B] ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2063 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_IT ])
        (expr_list:REG_DEAD (reg:SI 143 [ MEM[(volatile uint8_t *)1073887245B] ])
            (nil))))

(insn 20 16 23 3 (set (mem/v:QI (reg/f:SI 141) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])
        (subreg/s/u:QI (reg:SI 135 [ D.7833 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2063 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7833 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 136 138 147 148 149 150 152
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 136 138 147 148 149 150 152
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 23 20 24 4 111 "" [1 uses])

(note 24 23 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 4 (set (reg/f:SI 147)
        (const_int 1073887245 [0x4002380d])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2068 709 {*thumb2_movsi_insn}
     (nil))

(insn 27 26 28 4 (set (reg:SI 149 [ MEM[(volatile uint8_t *)1073887245B] ])
        (zero_extend:SI (mem/v:QI (reg/f:SI 147) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2068 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/v:QI (const_int 1073887245 [0x4002380d]) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8]))
        (nil)))

(note 28 27 29 4 NOTE_INSN_DELETED)

(note 29 28 30 4 NOTE_INSN_DELETED)

(note 30 29 32 4 NOTE_INSN_DELETED)

(note 32 30 33 4 NOTE_INSN_DELETED)

(insn 33 32 37 4 (set (reg:SI 138 [ D.7837 ])
        (and:SI (not:SI (reg/v:SI 139 [ RCC_IT ]))
            (reg:SI 149 [ MEM[(volatile uint8_t *)1073887245B] ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2068 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 149 [ MEM[(volatile uint8_t *)1073887245B] ])
        (expr_list:REG_DEAD (reg/v:SI 139 [ RCC_IT ])
            (nil))))

(insn 37 33 40 4 (set (mem/v:QI (reg/f:SI 147) [0 MEM[(volatile uint8_t *)1073887245B]+0 S1 A8])
        (subreg/s/u:QI (reg:SI 138 [ D.7837 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2068 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_DEAD (reg:SI 138 [ D.7837 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 40 37 41 5 110 "" [0 uses])

(note 41 40 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 13.
deleting insn with uid = 14.
deleting insn with uid = 15.
deleting insn with uid = 28.
deleting insn with uid = 29.
deleting insn with uid = 30.
deleting insn with uid = 32.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 33.
deleting insn with uid = 33.
ending the processing of deferred insns

;; Function RCC_GetFlagStatus (RCC_GetFlagStatus)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 0
insn_cost 12: 8
insn_cost 13: 12
insn_cost 18: 4
insn_cost 19: 0
insn_cost 22: 8
insn_cost 23: 12
insn_cost 29: 8
insn_cost 30: 12
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 42: 4
insn_cost 45: 0

Trying 2 -> 6:
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 154 [ RCC_FLAG ])
            (reg:SI 0 r0 [ RCC_FLAG ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 154 [ RCC_FLAG ])
            (reg:SI 0 r0 [ RCC_FLAG ]))
    ])

Trying 6 -> 7:
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmp ])
    (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
        (const_int 5 [0x5])))
deferring deletion of insn with uid = 6.
modifying insn i3     7 r137:SI=r154:SI 0>>0x5
deferring rescan insn with uid = 7.

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ tmp ])
            (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 154 [ RCC_FLAG ])
            (reg:SI 0 r0 [ RCC_FLAG ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ tmp ])
            (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 154 [ RCC_FLAG ])
            (reg:SI 0 r0 [ RCC_FLAG ]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
                    (const_int 5 [0x5]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ tmp ])
            (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
                (const_int 5 [0x5])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
                    (const_int 5 [0x5]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ tmp ])
            (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
                (const_int 5 [0x5])))
    ])

Trying 2, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                    (const_int 5 [0x5]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ tmp ])
            (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 154 [ RCC_FLAG ])
            (reg:SI 0 r0 [ RCC_FLAG ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                    (const_int 5 [0x5]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ tmp ])
            (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 154 [ RCC_FLAG ])
            (reg:SI 0 r0 [ RCC_FLAG ]))
    ])

Trying 8 -> 9:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 137 [ tmp ])
            (const_int 1 [0x1]))
        (label_ref 16)
        (pc)))

Trying 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
                        (const_int 5 [0x5]))
                    (const_int 1 [0x1]))
                (label_ref 16)
                (pc)))
        (set (reg/v:SI 137 [ tmp ])
            (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
                (const_int 5 [0x5])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
                        (const_int 5 [0x5]))
                    (const_int 1 [0x1]))
                (label_ref 16)
                (pc)))
        (set (reg/v:SI 137 [ tmp ])
            (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
                (const_int 5 [0x5])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 137 [ tmp ])
    (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
                (const_int 5 [0x5]))
            (const_int 1 [0x1]))
        (label_ref 16)
        (pc)))

Trying 2, 7, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                        (const_int 5 [0x5]))
                    (const_int 1 [0x1]))
                (label_ref 16)
                (pc)))
        (set (reg/v:SI 137 [ tmp ])
            (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 154 [ RCC_FLAG ])
            (reg:SI 0 r0 [ RCC_FLAG ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                        (const_int 5 [0x5]))
                    (const_int 1 [0x1]))
                (label_ref 16)
                (pc)))
        (set (reg/v:SI 137 [ tmp ])
            (lshiftrt:SI (reg:SI 0 r0 [ RCC_FLAG ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 154 [ RCC_FLAG ])
            (reg:SI 0 r0 [ RCC_FLAG ]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg/v:SI 134 [ statusreg ])
    (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32]))

Trying 18 -> 19:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 137 [ tmp ])
            (const_int 2 [0x2]))
        (label_ref 26)
        (pc)))

Trying 22 -> 23:
Failed to match this instruction:
(set (reg/v:SI 134 [ statusreg ])
    (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32]))

Trying 29 -> 30:
Failed to match this instruction:
(set (reg/v:SI 134 [ statusreg ])
    (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32]))

Trying 33 -> 34:
Failed to match this instruction:
(set (reg:SI 161)
    (lshiftrt:SI (reg/v:SI 134 [ statusreg ])
        (and:SI (reg/v:SI 154 [ RCC_FLAG ])
            (const_int 31 [0x1f]))))

Trying 34 -> 35:
Failed to match this instruction:
(set (reg:SI 162)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (reg:SI 160)))

Trying 33, 34 -> 35:
Failed to match this instruction:
(set (reg:SI 162)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (and:SI (reg/v:SI 154 [ RCC_FLAG ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 161)
    (and:SI (reg/v:SI 154 [ RCC_FLAG ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 162)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (reg:SI 161)))

Trying 35 -> 36:
Successfully matched this instruction:
(set (subreg:SI (reg:QI 159) 0)
    (and:SI (reg:SI 161)
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 35.
modifying insn i3    36 r159:QI#0=r161:SI&0x1
      REG_DEAD: r161:SI
deferring rescan insn with uid = 36.

Trying 34 -> 36:
Failed to match this instruction:
(set (subreg:SI (reg:QI 159) 0)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (reg:SI 160)))

Trying 33, 34 -> 36:
Failed to match this instruction:
(set (subreg:SI (reg:QI 159) 0)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (and:SI (reg/v:SI 154 [ RCC_FLAG ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 161)
    (and:SI (reg/v:SI 154 [ RCC_FLAG ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (subreg:SI (reg:QI 159) 0)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (reg:SI 161)))

Trying 36 -> 37:
Successfully matched this instruction:
(set (reg:SI 163)
    (and:SI (reg:SI 161)
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 36.
modifying insn i3    37 r163:SI=r161:SI&0x1
      REG_DEAD: r161:SI
deferring rescan insn with uid = 37.

Trying 34 -> 37:
Failed to match this instruction:
(set (reg:SI 163)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (reg:SI 160)))

Trying 33, 34 -> 37:
Failed to match this instruction:
(set (reg:SI 163)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (and:SI (reg/v:SI 154 [ RCC_FLAG ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 161)
    (and:SI (reg/v:SI 154 [ RCC_FLAG ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 163)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (reg:SI 161)))

Trying 37 -> 42:
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (reg:SI 161)
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 37.
modifying insn i3    42 r0:SI=r161:SI&0x1
      REG_DEAD: r161:SI
deferring rescan insn with uid = 42.

Trying 34 -> 42:
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (reg:SI 160)))

Trying 33, 34 -> 42:
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (and:SI (reg/v:SI 154 [ RCC_FLAG ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 161)
    (and:SI (reg/v:SI 154 [ RCC_FLAG ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (zero_extract:SI (reg/v:SI 134 [ statusreg ])
        (const_int 1 [0x1])
        (reg:SI 161)))

Trying 42 -> 45:
Failed to match this instruction:
(parallel [
        (use (and:SI (reg:SI 161)
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (and:SI (reg:SI 161)
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (reg:SI 161)
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (and:SI (reg:SI 161)
                (const_int 1 [0x1])))
    ])

Trying 34, 42 -> 45:
Failed to match this instruction:
(parallel [
        (use (and:SI (lshiftrt:SI (reg/v:SI 134 [ statusreg ])
                    (reg:SI 160))
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (zero_extract:SI (reg/v:SI 134 [ statusreg ])
                (const_int 1 [0x1])
                (reg:SI 160)))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (lshiftrt:SI (reg/v:SI 134 [ statusreg ])
                    (reg:SI 160))
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (zero_extract:SI (reg/v:SI 134 [ statusreg ])
                (const_int 1 [0x1])
                (reg:SI 160)))
    ])

Trying 33, 34, 42 -> 45:
Failed to match this instruction:
(parallel [
        (use (and:SI (lshiftrt:SI (reg/v:SI 134 [ statusreg ])
                    (and:SI (reg/v:SI 154 [ RCC_FLAG ])
                        (const_int 31 [0x1f])))
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (zero_extract:SI (reg/v:SI 134 [ statusreg ])
                (const_int 1 [0x1])
                (and:SI (reg/v:SI 154 [ RCC_FLAG ])
                    (const_int 31 [0x1f]))))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (lshiftrt:SI (reg/v:SI 134 [ statusreg ])
                    (and:SI (reg/v:SI 154 [ RCC_FLAG ])
                        (const_int 31 [0x1f])))
                (const_int 1 [0x1])))
        (set (reg/i:SI 0 r0)
            (zero_extract:SI (reg/v:SI 134 [ statusreg ])
                (const_int 1 [0x1])
                (and:SI (reg/v:SI 154 [ RCC_FLAG ])
                    (const_int 31 [0x1f]))))
    ])


RCC_GetFlagStatus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d,1u} r24={2d,2u} r25={1d,7u} r26={1d,6u} r134={3d,1u} r137={1d,2u} r154={1d,2u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} 
;;    total ref usage 73{26d,47u,0e} in 16{16 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 154 155
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 154 155
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 154 [ RCC_FLAG ])
        (reg:SI 0 r0 [ RCC_FLAG ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2093 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_FLAG ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 3 7 2 NOTE_INSN_DELETED)

(insn 7 6 8 2 (set (reg/v:SI 137 [ tmp ])
        (lshiftrt:SI (reg/v:SI 154 [ RCC_FLAG ])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2102 119 {*arm_shiftsi3}
     (nil))

(insn 8 7 9 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tmp ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2103 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2103 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 16)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 154
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 154


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 156
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  gen 	 134 156
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 10 13 3 (set (reg/f:SI 156)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (nil))

(insn 13 12 16 3 (set (reg/v:SI 134 [ statusreg ])
        (mem/s/v:SI (reg/f:SI 156) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2105 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887232 [0x40023800]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CR+0 S4 A32])
            (nil))))
;; End of basic block 3 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 154
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 154


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 154
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 154
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 16 13 17 4 115 "" [1 uses])

(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tmp ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2107 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 137 [ tmp ])
        (nil)))

(jump_insn 19 18 20 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2107 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 26)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 157
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  gen 	 134 157
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 20 19 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 5 (set (reg/f:SI 157)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2109 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 26 5 (set (reg/v:SI 134 [ statusreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 157)
                (const_int 112 [0x70])) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2109 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887344 [0x40023870]) [3 MEM[(struct RCC_TypeDef *)1073887232B].BDCR+0 S4 A32])
            (nil))))
;; End of basic block 5 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 154
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 154


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u25(7){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 158
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154
;; live  gen 	 134 158
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 26 23 27 6 117 "" [1 uses])

(note 27 26 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 27 30 6 (set (reg/f:SI 158)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2113 709 {*thumb2_movsi_insn}
     (nil))

(insn 30 29 31 6 (set (reg/v:SI 134 [ statusreg ])
        (mem/s/v:SI (plus:SI (reg/f:SI 158)
                (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2113 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 158)
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 154
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 154


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u30(7){ }u31(13){ }u32(25){ }u33(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 154
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 154
;; lr  def 	 0 [r0] 159 160 161 162 163
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 154
;; live  gen 	 0 [r0] 159 160 161 162 163
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 31 30 32 7 116 "" [0 uses])

(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 7 (set (reg:SI 160)
        (and:SI (reg/v:SI 154 [ RCC_FLAG ])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2117 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 154 [ RCC_FLAG ])
        (nil)))

(insn 34 33 35 7 (set (reg:SI 161)
        (lshiftrt:SI (reg/v:SI 134 [ statusreg ])
            (reg:SI 160))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2118 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg/v:SI 134 [ statusreg ])
            (nil))))

(note 35 34 36 7 NOTE_INSN_DELETED)

(note 36 35 37 7 NOTE_INSN_DELETED)

(note 37 36 42 7 NOTE_INSN_DELETED)

(insn 42 37 45 7 (set (reg/i:SI 0 r0)
        (and:SI (reg:SI 161)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2128 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))

(insn 45 42 0 7 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2128 -1
     (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 35.
deleting insn with uid = 36.
deleting insn with uid = 37.
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns

;; Function RCC_ClearFlag (RCC_ClearFlag)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 6: 8
insn_cost 7: 12
insn_cost 8: 4
insn_cost 11: 4

Trying 6 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7808 ])
            (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32]))
        (set (reg/f:SI 136)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7808 ])
            (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32]))
        (set (reg/f:SI 136)
            (const_int 1073887232 [0x40023800]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 135 [ D.7809 ])
    (ior:SI (mem/s/v:SI (plus:SI (reg/f:SI 136)
                (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
        (const_int 16777216 [0x1000000])))

Trying 6, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7809 ])
            (ior:SI (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
                (const_int 16777216 [0x1000000])))
        (set (reg/f:SI 136)
            (const_int 1073887232 [0x40023800]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7809 ])
            (ior:SI (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
                (const_int 16777216 [0x1000000])))
        (set (reg/f:SI 136)
            (const_int 1073887232 [0x40023800]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 136)
    (const_int 1073887232 [0x40023800]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7809 ])
    (ior:SI (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
        (const_int 16777216 [0x1000000])))

Trying 8 -> 11:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 136)
            (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
    (ior:SI (reg:SI 134 [ D.7808 ])
        (const_int 16777216 [0x1000000])))

Trying 7, 8 -> 11:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 136)
            (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
    (ior:SI (mem/s/v:SI (plus:SI (reg/f:SI 136)
                (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
        (const_int 16777216 [0x1000000])))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7809 ])
    (const_int 16777216 [0x1000000]))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 136)
            (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
    (ior:SI (mem/s/v:SI (plus:SI (reg/f:SI 136)
                (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
        (reg:SI 135 [ D.7809 ])))

Trying 6, 7, 8 -> 11:
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
    (ior:SI (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
        (const_int 16777216 [0x1000000])))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7809 ])
    (const_int 16777216 [0x1000000]))
Failed to match this instruction:
(set (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
    (ior:SI (mem/s/v:SI (const_int 1073887348 [0x40023874]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
        (reg:SI 135 [ D.7809 ])))


RCC_ClearFlag

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,2u} 
;;    total ref usage 24{12d,12u,0e} in 4{4 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 (set (reg/f:SI 136)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2140 709 {*thumb2_movsi_insn}
     (nil))

(insn 7 6 8 2 (set (reg:SI 134 [ D.7808 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 136)
                (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2140 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 11 2 (set (reg:SI 135 [ D.7809 ])
        (ior:SI (reg:SI 134 [ D.7808 ])
            (const_int 16777216 [0x1000000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2140 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7808 ])
        (nil)))

(insn 11 8 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 136)
                (const_int 116 [0x74])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CSR+0 S4 A32])
        (reg:SI 135 [ D.7809 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2140 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7809 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function RCC_GetITStatus (RCC_GetITStatus)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 12
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 8
insn_cost 12: 4
insn_cost 13: 4
insn_cost 18: 4
insn_cost 21: 0

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7799 ])
    (mem/s/v:SI (const_int 1073887244 [0x4002380c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))

Trying 2 -> 9:
Successfully matched this instruction:
(set (reg:SI 142)
    (and:SI (reg:SI 0 r0 [ RCC_IT ])
        (reg:SI 134 [ D.7799 ])))
deferring deletion of insn with uid = 2.
modifying insn i3     9 r142:SI=r0:SI&r134:SI
      REG_DEAD: r0:SI
      REG_DEAD: r134:SI
deferring rescan insn with uid = 9.

Trying 8 -> 9:
Failed to match this instruction:
(set (reg:SI 142)
    (and:SI (reg:SI 0 r0 [ RCC_IT ])
        (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(set (reg:SI 142)
    (and:SI (reg:SI 0 r0 [ RCC_IT ])
        (mem/s/v:SI (const_int 1073887244 [0x4002380c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32])))

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (reg:SI 134 [ D.7799 ]))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (reg:SI 143)
    (ne:SI (reg:CC_NOOV 24 cc)
        (const_int 0 [0])))
deferring deletion of insn with uid = 9.
modifying other_insn    11 r143:SI=cc:CC_NOOV!=0
      REG_DEAD: cc:CC
deferring rescan insn with uid = 11.
modifying insn i3    10 {cc:CC_NOOV=cmp(r0:SI&r134:SI,0);clobber scratch;}
      REG_DEAD: r134:SI
      REG_DEAD: r0:SI
deferring rescan insn with uid = 10.

Trying 8 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg:SI 0 r0 [ RCC_IT ])
                    (mem/s/v:SI (plus:SI (reg/f:SI 140)
                            (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
        (const_int 0 [0])))

Trying 7, 8 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg:SI 0 r0 [ RCC_IT ])
                    (mem/s/v:SI (const_int 1073887244 [0x4002380c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (mem/s/v:SI (const_int 1073887244 [0x4002380c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:SI 134 [ D.7799 ])
    (and:SI (reg:SI 0 r0 [ RCC_IT ])
        (mem/s/v:SI (const_int 1073887244 [0x4002380c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32])))

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 143)
    (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (reg:SI 134 [ D.7799 ]))
        (const_int 0 [0])))

Trying 8, 10 -> 11:
Failed to match this instruction:
(set (reg:SI 143)
    (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
        (const_int 0 [0])))

Trying 7, 8, 10 -> 11:
Failed to match this instruction:
(set (reg:SI 143)
    (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (mem/s/v:SI (const_int 1073887244 [0x4002380c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
        (const_int 0 [0])))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:QI 141)
    (ne:QI (reg:CC_NOOV 24 cc)
        (const_int 0 [0])))

Trying 10, 11 -> 12:
Failed to match this instruction:
(set (reg:QI 141)
    (ne:QI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (reg:SI 134 [ D.7799 ]))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (reg:SI 143)
    (and:SI (reg:SI 0 r0 [ RCC_IT ])
        (reg:SI 134 [ D.7799 ])))
Failed to match this instruction:
(set (reg:QI 141)
    (ne:QI (reg:SI 143)
        (const_int 0 [0])))

Trying 8, 10, 11 -> 12:
Failed to match this instruction:
(set (reg:QI 141)
    (ne:QI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:SI 143)
    (and:SI (reg:SI 0 r0 [ RCC_IT ])
        (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32])))

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 144)
    (reg:SI 143))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r144:SI=r143:SI
      REG_DEAD: r143:SI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Successfully matched this instruction:
(set (reg:SI 144)
    (ne:SI (reg:CC_NOOV 24 cc)
        (const_int 0 [0])))
deferring deletion of insn with uid = 11.
modifying insn i3    13 r144:SI=cc:CC_NOOV!=0
      REG_DEAD: cc:CC
deferring rescan insn with uid = 13.

Trying 10 -> 13:
Failed to match this instruction:
(set (reg:SI 144)
    (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (reg:SI 134 [ D.7799 ]))
        (const_int 0 [0])))

Trying 8, 10 -> 13:
Failed to match this instruction:
(set (reg:SI 144)
    (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
        (const_int 0 [0])))

Trying 7, 8, 10 -> 13:
Failed to match this instruction:
(set (reg:SI 144)
    (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (mem/s/v:SI (const_int 1073887244 [0x4002380c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
        (const_int 0 [0])))

Trying 13 -> 18:
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (ne:SI (reg:CC_NOOV 24 cc)
        (const_int 0 [0])))
deferring deletion of insn with uid = 13.
modifying insn i3    18 r0:SI=cc:CC_NOOV!=0
      REG_DEAD: cc:CC
deferring rescan insn with uid = 18.

Trying 10 -> 18:
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (reg:SI 134 [ D.7799 ]))
        (const_int 0 [0])))

Trying 8, 10 -> 18:
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (mem/s/v:SI (plus:SI (reg/f:SI 140)
                    (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
        (const_int 0 [0])))

Trying 7, 8, 10 -> 18:
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
            (mem/s/v:SI (const_int 1073887244 [0x4002380c]) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
        (const_int 0 [0])))

Trying 18 -> 21:
Failed to match this instruction:
(parallel [
        (use (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0])))
        (set (reg/i:SI 0 r0)
            (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0])))
    ])
Failed to match this instruction:
(parallel [
        (use (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0])))
        (set (reg/i:SI 0 r0)
            (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0])))
    ])

Trying 10, 18 -> 21:
Failed to match this instruction:
(parallel [
        (use (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
                    (reg:SI 134 [ D.7799 ]))
                (const_int 0 [0])))
        (set (reg/i:SI 0 r0)
            (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
                    (reg:SI 134 [ D.7799 ]))
                (const_int 0 [0])))
    ])
Failed to match this instruction:
(parallel [
        (use (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
                    (reg:SI 134 [ D.7799 ]))
                (const_int 0 [0])))
        (set (reg/i:SI 0 r0)
            (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
                    (reg:SI 134 [ D.7799 ]))
                (const_int 0 [0])))
    ])

Trying 8, 10, 18 -> 21:
Failed to match this instruction:
(parallel [
        (use (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
                    (mem/s/v:SI (plus:SI (reg/f:SI 140)
                            (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
                (const_int 0 [0])))
        (set (reg/i:SI 0 r0)
            (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
                    (mem/s/v:SI (plus:SI (reg/f:SI 140)
                            (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
                (const_int 0 [0])))
    ])
Failed to match this instruction:
(parallel [
        (use (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
                    (mem/s/v:SI (plus:SI (reg/f:SI 140)
                            (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
                (const_int 0 [0])))
        (set (reg/i:SI 0 r0)
            (ne:SI (and:SI (reg:SI 0 r0 [ RCC_IT ])
                    (mem/s/v:SI (plus:SI (reg/f:SI 140)
                            (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32]))
                (const_int 0 [0])))
    ])


RCC_GetITStatus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r24={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 37{18d,19u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg/f:SI 140)
        (const_int 1073887232 [0x40023800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2165 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg:SI 134 [ D.7799 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 140)
                (const_int 12 [0xc])) [3 MEM[(struct RCC_TypeDef *)1073887232B].CIR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2165 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 11 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 0 r0 [ RCC_IT ])
                        (reg:SI 134 [ D.7799 ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2167 72 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7799 ])
        (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_IT ])
            (nil))))

(note 11 10 12 2 NOTE_INSN_DELETED)

(note 12 11 13 2 NOTE_INSN_DELETED)

(note 13 12 18 2 NOTE_INSN_DELETED)

(insn 18 13 21 2 (set (reg/i:SI 0 r0)
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2175 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 21 18 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2175 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 9.
deleting insn with uid = 11.
deleting insn with uid = 12.
deleting insn with uid = 13.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 18.
deleting insn with uid = 18.
ending the processing of deferred insns

;; Function RCC_ClearITPendingBit (RCC_ClearITPendingBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 12
insn_cost 9: 4

Trying 2 -> 9:
Failed to match this instruction:
(set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887246B]+0 S1 A8])
    (reg:QI 0 r0 [ RCC_IT ]))

Trying 7 -> 9:
Failed to match this instruction:
(set (mem/v:QI (const_int 1073887246 [0x4002380e]) [0 MEM[(volatile uint8_t *)1073887246B]+0 S1 A8])
    (subreg:QI (reg/v:SI 134 [ RCC_IT ]) 0))

Trying 7, 2 -> 9:
Failed to match this instruction:
(set (mem/v:QI (const_int 1073887246 [0x4002380e]) [0 MEM[(volatile uint8_t *)1073887246B]+0 S1 A8])
    (reg:QI 0 r0 [ RCC_IT ]))


RCC_ClearITPendingBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 22{11d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v:SI 134 [ RCC_IT ])
        (reg:SI 0 r0 [ RCC_IT ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2192 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_IT ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 9 2 (set (reg/f:SI 135)
        (const_int 1073887246 [0x4002380e])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2198 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 7 0 2 (set (mem/v:QI (reg/f:SI 135) [0 MEM[(volatile uint8_t *)1073887246B]+0 S1 A8])
        (subreg/s/u:QI (reg/v:SI 134 [ RCC_IT ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:2198 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_DEAD (reg/v:SI 134 [ RCC_IT ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Combiner totals: 785 attempts, 781 substitutions (175 requiring new space),
;; 120 successes.
