{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510519150901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510519150902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 18:39:10 2017 " "Processing started: Sun Nov 12 18:39:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510519150902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510519150902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off iZero -c iZero " "Command: quartus_asm --read_settings_files=off --write_settings_files=off iZero -c iZero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510519150902 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "iZero.sdc " "Synopsys Design Constraints File file not found: 'iZero.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Assembler" 0 -1 1510519156742 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Assembler" 0 -1 1510519156743 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "contador_de_programa:inst16\|pcAtual\[0\] contador_de_programa:inst16\|pcAtual\[0\] " "Clock target contador_de_programa:inst16\|pcAtual\[0\] of clock contador_de_programa:inst16\|pcAtual\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Assembler" 0 -1 1510519156886 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "contador_de_programa:inst16\|pcAtual\[0\] contador_de_programa:inst16\|pcAtual\[0\] " "Clock target contador_de_programa:inst16\|pcAtual\[0\] of clock contador_de_programa:inst16\|pcAtual\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Assembler" 0 -1 1510519156895 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|Mux1~6  from: datad  to: combout " "Cell: inst17\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510519156937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|Mux3~7  from: datab  to: combout " "Cell: inst17\|Mux3~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510519156937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|Mux4~11  from: datab  to: combout " "Cell: inst17\|Mux4~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510519156937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|Mux5~4  from: datab  to: combout " "Cell: inst17\|Mux5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510519156937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|instrucao\[29\]~19  from: datab  to: combout " "Cell: inst17\|instrucao\[29\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510519156937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|clk  from: dataa  to: combout " "Cell: inst23\|clk  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510519156937 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Assembler" 0 -1 1510519156937 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Assembler" 0 -1 1510519157071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Assembler" 0 -1 1510519157072 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Assembler" 0 -1 1510519157114 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1510519157296 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1510519157541 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1510519158263 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510519158424 ""}
{ "Critical Warning" "WPGMIO_CANT_FIT_ASM" "" "Size of device data exceeds memory capacity of configuration device" {  } {  } 1 210053 "Size of device data exceeds memory capacity of configuration device" 0 0 "Assembler" 0 -1 1510519159600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510519159760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 18:39:19 2017 " "Processing ended: Sun Nov 12 18:39:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510519159760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510519159760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510519159760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510519159760 ""}
