****************************************
Report : Averaged Power
Design : aes_cipher_top
Version: O-2018.06-SP4
Date   : Sat May  7 12:55:06 2022
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           1.114e-03    0.0000    0.0000 1.114e-03 (22.94%)  i
register                5.123e-04 7.340e-04 1.431e-07 1.246e-03 (25.67%)  
combinational           8.237e-04 1.671e-03 7.057e-07 2.495e-03 (51.39%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 2.405e-03   (49.53%)
  Cell Internal Power  = 2.450e-03   (50.45%)
  Cell Leakage Power   = 8.489e-07   ( 0.02%)
                         ---------
Total Power            = 4.856e-03  (100.00%)

1
