
*** Running vivado
    with args -log random_counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source random_counter.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source random_counter.tcl -notrace
Command: synth_design -top random_counter -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19912 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 394.121 ; gain = 102.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'random_counter' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:23]
INFO: [Synth 8-256] done synthesizing module 'random_counter' (1#1) [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 446.520 ; gain = 154.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 446.520 ; gain = 154.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 446.520 ; gain = 154.770
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 446.520 ; gain = 154.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module random_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (count_reg[9]) is unused and will be removed from module random_counter.
WARNING: [Synth 8-3332] Sequential element (count_reg[8]) is unused and will be removed from module random_counter.
WARNING: [Synth 8-3332] Sequential element (count_reg[7]) is unused and will be removed from module random_counter.
WARNING: [Synth 8-3332] Sequential element (count_reg[6]) is unused and will be removed from module random_counter.
WARNING: [Synth 8-3332] Sequential element (count_reg[5]) is unused and will be removed from module random_counter.
WARNING: [Synth 8-3332] Sequential element (count_reg[4]) is unused and will be removed from module random_counter.
WARNING: [Synth 8-3332] Sequential element (count_reg[3]) is unused and will be removed from module random_counter.
WARNING: [Synth 8-3332] Sequential element (count_reg[2]) is unused and will be removed from module random_counter.
WARNING: [Synth 8-3332] Sequential element (count_reg[1]) is unused and will be removed from module random_counter.
WARNING: [Synth 8-3332] Sequential element (count_reg[0]) is unused and will be removed from module random_counter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'count_reg[0]/Q' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:43]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:43]
WARNING: [Synth 8-3332] Sequential element (count_reg[9]__0) is unused and will be removed from module random_counter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'count_reg[9]__0/Q' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
WARNING: [Synth 8-3332] Sequential element (count_reg[8]__0) is unused and will be removed from module random_counter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'count_reg[8]__0/Q' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
WARNING: [Synth 8-3332] Sequential element (count_reg[7]__0) is unused and will be removed from module random_counter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'count_reg[7]__0/Q' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
WARNING: [Synth 8-3332] Sequential element (count_reg[6]__0) is unused and will be removed from module random_counter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'count_reg[6]__0/Q' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
WARNING: [Synth 8-3332] Sequential element (count_reg[5]__0) is unused and will be removed from module random_counter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'count_reg[5]__0/Q' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
WARNING: [Synth 8-3332] Sequential element (count_reg[4]__0) is unused and will be removed from module random_counter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'count_reg[4]__0/Q' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
WARNING: [Synth 8-3332] Sequential element (count_reg[3]__0) is unused and will be removed from module random_counter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'count_reg[3]__0/Q' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
WARNING: [Synth 8-3332] Sequential element (count_reg[2]__0) is unused and will be removed from module random_counter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'count_reg[2]__0/Q' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
WARNING: [Synth 8-3332] Sequential element (count_reg[1]__0) is unused and will be removed from module random_counter.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'count_reg[1]__0/Q' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/thi FPGA/bodem/bodem.srcs/sources_1/new/bodem.v:33]
WARNING: [Synth 8-3332] Sequential element (count_reg[0]__0) is unused and will be removed from module random_counter.
WARNING: [Synth 8-3332] Sequential element (clk_out_reg) is unused and will be removed from module random_counter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 739.172 ; gain = 447.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 739.172 ; gain = 447.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 739.172 ; gain = 447.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 739.172 ; gain = 447.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 739.172 ; gain = 447.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 739.172 ; gain = 447.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 739.172 ; gain = 447.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 739.172 ; gain = 447.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 739.172 ; gain = 447.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    11|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    11|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 739.172 ; gain = 447.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 30 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 739.172 ; gain = 447.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 739.172 ; gain = 447.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 21 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 856.512 ; gain = 579.477
INFO: [Common 17-1381] The checkpoint 'D:/thi FPGA/bodem/bodem.runs/synth_1/random_counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file random_counter_utilization_synth.rpt -pb random_counter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.292 . Memory (MB): peak = 856.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 27 10:14:02 2024...
