
ubuntu-preinstalled/ntfs-3g:     file format elf32-littlearm


Disassembly of section .init:

00002c38 <.init>:
    2c38:	push	{r3, lr}
    2c3c:	bl	427c <ntfs_check_empty_dir@plt+0xdd0>
    2c40:	pop	{r3, pc}

Disassembly of section .plt:

00002c44 <pthread_mutex_unlock@plt-0x14>:
    2c44:	push	{lr}		; (str lr, [sp, #-4]!)
    2c48:	ldr	lr, [pc, #4]	; 2c54 <pthread_mutex_unlock@plt-0x4>
    2c4c:	add	lr, pc, lr
    2c50:	ldr	pc, [lr, #8]!
    2c54:	andeq	r3, r2, r4, ror r0

00002c58 <pthread_mutex_unlock@plt>:
    2c58:			; <UNDEFINED> instruction: 0x46c04778
    2c5c:	add	ip, pc, #0, 12
    2c60:	add	ip, ip, #143360	; 0x23000
    2c64:	ldr	pc, [ip, #112]!	; 0x70

00002c68 <calloc@plt>:
    2c68:	add	ip, pc, #0, 12
    2c6c:	add	ip, ip, #143360	; 0x23000
    2c70:	ldr	pc, [ip, #104]!	; 0x68

00002c74 <strstr@plt>:
    2c74:	add	ip, pc, #0, 12
    2c78:	add	ip, ip, #143360	; 0x23000
    2c7c:	ldr	pc, [ip, #96]!	; 0x60

00002c80 <ntfs_attr_add@plt>:
    2c80:	add	ip, pc, #0, 12
    2c84:	add	ip, ip, #143360	; 0x23000
    2c88:	ldr	pc, [ip, #88]!	; 0x58

00002c8c <raise@plt>:
    2c8c:	add	ip, pc, #0, 12
    2c90:	add	ip, ip, #143360	; 0x23000
    2c94:	ldr	pc, [ip, #80]!	; 0x50

00002c98 <pthread_cond_broadcast@plt>:
    2c98:	add	ip, pc, #0, 12
    2c9c:	add	ip, ip, #143360	; 0x23000
    2ca0:	ldr	pc, [ip, #72]!	; 0x48

00002ca4 <ntfs_log_redirect@plt>:
    2ca4:	add	ip, pc, #0, 12
    2ca8:	add	ip, ip, #143360	; 0x23000
    2cac:	ldr	pc, [ip, #64]!	; 0x40

00002cb0 <ntfs_inode_close_in_dir@plt>:
    2cb0:	add	ip, pc, #0, 12
    2cb4:	add	ip, ip, #143360	; 0x23000
    2cb8:	ldr	pc, [ip, #56]!	; 0x38

00002cbc <ntfs_umount@plt>:
    2cbc:	add	ip, pc, #0, 12
    2cc0:	add	ip, ip, #143360	; 0x23000
    2cc4:	ldr	pc, [ip, #48]!	; 0x30

00002cc8 <strcmp@plt>:
    2cc8:	add	ip, pc, #0, 12
    2ccc:	add	ip, ip, #143360	; 0x23000
    2cd0:	ldr	pc, [ip, #40]!	; 0x28

00002cd4 <__cxa_finalize@plt>:
    2cd4:	add	ip, pc, #0, 12
    2cd8:	add	ip, ip, #143360	; 0x23000
    2cdc:	ldr	pc, [ip, #32]!

00002ce0 <ntfs_attr_pwrite@plt>:
    2ce0:	add	ip, pc, #0, 12
    2ce4:	add	ip, ip, #143360	; 0x23000
    2ce8:	ldr	pc, [ip, #24]!

00002cec <getpwuid@plt>:
    2cec:	add	ip, pc, #0, 12
    2cf0:	add	ip, ip, #143360	; 0x23000
    2cf4:	ldr	pc, [ip, #16]!

00002cf8 <ntfs_create_device@plt>:
    2cf8:	add	ip, pc, #0, 12
    2cfc:	add	ip, ip, #143360	; 0x23000
    2d00:	ldr	pc, [ip, #8]!

00002d04 <ntfs_set_shown_files@plt>:
    2d04:	add	ip, pc, #0, 12
    2d08:	add	ip, ip, #143360	; 0x23000
    2d0c:	ldr	pc, [ip, #0]!

00002d10 <ntfs_link@plt>:
    2d10:	add	ip, pc, #0, 12
    2d14:	add	ip, ip, #139264	; 0x22000
    2d18:	ldr	pc, [ip, #4088]!	; 0xff8

00002d1c <ntfs_allowed_create@plt>:
    2d1c:	add	ip, pc, #0, 12
    2d20:	add	ip, ip, #139264	; 0x22000
    2d24:	ldr	pc, [ip, #4080]!	; 0xff0

00002d28 <read@plt>:
    2d28:	add	ip, pc, #0, 12
    2d2c:	add	ip, ip, #139264	; 0x22000
    2d30:	ldr	pc, [ip, #4072]!	; 0xfe8

00002d34 <pthread_mutex_destroy@plt>:
    2d34:	add	ip, pc, #0, 12
    2d38:	add	ip, ip, #139264	; 0x22000
    2d3c:	ldr	pc, [ip, #4064]!	; 0xfe0

00002d40 <ntfs_readdir@plt>:
    2d40:	add	ip, pc, #0, 12
    2d44:	add	ip, ip, #139264	; 0x22000
    2d48:	ldr	pc, [ip, #4056]!	; 0xfd8

00002d4c <getuid@plt>:
    2d4c:	add	ip, pc, #0, 12
    2d50:	add	ip, ip, #139264	; 0x22000
    2d54:	ldr	pc, [ip, #4048]!	; 0xfd0

00002d58 <memmove@plt>:
    2d58:	add	ip, pc, #0, 12
    2d5c:	add	ip, ip, #139264	; 0x22000
    2d60:	ldr	pc, [ip, #4040]!	; 0xfc8

00002d64 <ntfs_malloc@plt>:
    2d64:	add	ip, pc, #0, 12
    2d68:	add	ip, ip, #139264	; 0x22000
    2d6c:	ldr	pc, [ip, #4032]!	; 0xfc0

00002d70 <pthread_rwlock_init@plt>:
    2d70:	add	ip, pc, #0, 12
    2d74:	add	ip, ip, #139264	; 0x22000
    2d78:	ldr	pc, [ip, #4024]!	; 0xfb8

00002d7c <free@plt>:
    2d7c:			; <UNDEFINED> instruction: 0x46c04778
    2d80:	add	ip, pc, #0, 12
    2d84:	add	ip, ip, #139264	; 0x22000
    2d88:	ldr	pc, [ip, #4012]!	; 0xfac

00002d8c <ntfs_allowed_as_owner@plt>:
    2d8c:	add	ip, pc, #0, 12
    2d90:	add	ip, ip, #139264	; 0x22000
    2d94:	ldr	pc, [ip, #4004]!	; 0xfa4

00002d98 <ntfs_xattr_system_removexattr@plt>:
    2d98:	add	ip, pc, #0, 12
    2d9c:	add	ip, ip, #139264	; 0x22000
    2da0:	ldr	pc, [ip, #3996]!	; 0xf9c

00002da4 <fgets@plt>:
    2da4:	add	ip, pc, #0, 12
    2da8:	add	ip, ip, #139264	; 0x22000
    2dac:	ldr	pc, [ip, #3988]!	; 0xf94

00002db0 <getresgid@plt>:
    2db0:	add	ip, pc, #0, 12
    2db4:	add	ip, ip, #139264	; 0x22000
    2db8:	ldr	pc, [ip, #3980]!	; 0xf8c

00002dbc <pthread_mutex_lock@plt>:
    2dbc:	add	ip, pc, #0, 12
    2dc0:	add	ip, ip, #139264	; 0x22000
    2dc4:	ldr	pc, [ip, #3972]!	; 0xf84

00002dc8 <nanosleep@plt>:
    2dc8:	add	ip, pc, #0, 12
    2dcc:	add	ip, ip, #139264	; 0x22000
    2dd0:	ldr	pc, [ip, #3964]!	; 0xf7c

00002dd4 <clock_gettime@plt>:
    2dd4:	add	ip, pc, #0, 12
    2dd8:	add	ip, ip, #139264	; 0x22000
    2ddc:	ldr	pc, [ip, #3956]!	; 0xf74

00002de0 <_exit@plt>:
    2de0:	add	ip, pc, #0, 12
    2de4:	add	ip, ip, #139264	; 0x22000
    2de8:	ldr	pc, [ip, #3948]!	; 0xf6c

00002dec <pthread_self@plt>:
    2dec:	add	ip, pc, #0, 12
    2df0:	add	ip, ip, #139264	; 0x22000
    2df4:	ldr	pc, [ip, #3940]!	; 0xf64

00002df8 <memcpy@plt>:
    2df8:	add	ip, pc, #0, 12
    2dfc:	add	ip, ip, #139264	; 0x22000
    2e00:	ldr	pc, [ip, #3932]!	; 0xf5c

00002e04 <pthread_mutex_init@plt>:
    2e04:	add	ip, pc, #0, 12
    2e08:	add	ip, ip, #139264	; 0x22000
    2e0c:	ldr	pc, [ip, #3924]!	; 0xf54

00002e10 <ntfs_rl_vcn_to_lcn@plt>:
    2e10:	add	ip, pc, #0, 12
    2e14:	add	ip, ip, #139264	; 0x22000
    2e18:	ldr	pc, [ip, #3916]!	; 0xf4c

00002e1c <rmdir@plt>:
    2e1c:	add	ip, pc, #0, 12
    2e20:	add	ip, ip, #139264	; 0x22000
    2e24:	ldr	pc, [ip, #3908]!	; 0xf44

00002e28 <ntfs_forbidden_names@plt>:
    2e28:	add	ip, pc, #0, 12
    2e2c:	add	ip, ip, #139264	; 0x22000
    2e30:	ldr	pc, [ip, #3900]!	; 0xf3c

00002e34 <pthread_rwlock_wrlock@plt>:
    2e34:	add	ip, pc, #0, 12
    2e38:	add	ip, ip, #139264	; 0x22000
    2e3c:	ldr	pc, [ip, #3892]!	; 0xf34

00002e40 <uname@plt>:
    2e40:	add	ip, pc, #0, 12
    2e44:	add	ip, ip, #139264	; 0x22000
    2e48:	ldr	pc, [ip, #3884]!	; 0xf2c

00002e4c <strdup@plt>:
    2e4c:	add	ip, pc, #0, 12
    2e50:	add	ip, ip, #139264	; 0x22000
    2e54:	ldr	pc, [ip, #3876]!	; 0xf24

00002e58 <pthread_rwlock_rdlock@plt>:
    2e58:	add	ip, pc, #0, 12
    2e5c:	add	ip, ip, #139264	; 0x22000
    2e60:	ldr	pc, [ip, #3868]!	; 0xf1c

00002e64 <__stack_chk_fail@plt>:
    2e64:	add	ip, pc, #0, 12
    2e68:	add	ip, ip, #139264	; 0x22000
    2e6c:	ldr	pc, [ip, #3860]!	; 0xf14

00002e70 <pthread_cond_init@plt>:
    2e70:	add	ip, pc, #0, 12
    2e74:	add	ip, ip, #139264	; 0x22000
    2e78:	ldr	pc, [ip, #3852]!	; 0xf0c

00002e7c <pthread_key_create@plt>:
    2e7c:	add	ip, pc, #0, 12
    2e80:	add	ip, ip, #139264	; 0x22000
    2e84:	ldr	pc, [ip, #3844]!	; 0xf04

00002e88 <dlclose@plt>:
    2e88:	add	ip, pc, #0, 12
    2e8c:	add	ip, ip, #139264	; 0x22000
    2e90:	ldr	pc, [ip, #3836]!	; 0xefc

00002e94 <ntfs_alloc_securid@plt>:
    2e94:	add	ip, pc, #0, 12
    2e98:	add	ip, ip, #139264	; 0x22000
    2e9c:	ldr	pc, [ip, #3828]!	; 0xef4

00002ea0 <sysconf@plt>:
    2ea0:	add	ip, pc, #0, 12
    2ea4:	add	ip, ip, #139264	; 0x22000
    2ea8:	ldr	pc, [ip, #3820]!	; 0xeec

00002eac <realloc@plt>:
    2eac:	add	ip, pc, #0, 12
    2eb0:	add	ip, ip, #139264	; 0x22000
    2eb4:	ldr	pc, [ip, #3812]!	; 0xee4

00002eb8 <ntfs_attr_truncate@plt>:
    2eb8:	add	ip, pc, #0, 12
    2ebc:	add	ip, ip, #139264	; 0x22000
    2ec0:	ldr	pc, [ip, #3804]!	; 0xedc

00002ec4 <ntfs_check_if_mounted@plt>:
    2ec4:	add	ip, pc, #0, 12
    2ec8:	add	ip, ip, #139264	; 0x22000
    2ecc:	ldr	pc, [ip, #3796]!	; 0xed4

00002ed0 <dlerror@plt>:
    2ed0:	add	ip, pc, #0, 12
    2ed4:	add	ip, ip, #139264	; 0x22000
    2ed8:	ldr	pc, [ip, #3788]!	; 0xecc

00002edc <ntfs_forbidden_chars@plt>:
    2edc:	add	ip, pc, #0, 12
    2ee0:	add	ip, ip, #139264	; 0x22000
    2ee4:	ldr	pc, [ip, #3780]!	; 0xec4

00002ee8 <pthread_cond_destroy@plt>:
    2ee8:			; <UNDEFINED> instruction: 0x46c04778
    2eec:	add	ip, pc, #0, 12
    2ef0:	add	ip, ip, #139264	; 0x22000
    2ef4:	ldr	pc, [ip, #3768]!	; 0xeb8

00002ef8 <chdir@plt>:
    2ef8:	add	ip, pc, #0, 12
    2efc:	add	ip, ip, #139264	; 0x22000
    2f00:	ldr	pc, [ip, #3760]!	; 0xeb0

00002f04 <geteuid@plt>:
    2f04:	add	ip, pc, #0, 12
    2f08:	add	ip, ip, #139264	; 0x22000
    2f0c:	ldr	pc, [ip, #3752]!	; 0xea8

00002f10 <perror@plt>:
    2f10:	add	ip, pc, #0, 12
    2f14:	add	ip, ip, #139264	; 0x22000
    2f18:	ldr	pc, [ip, #3744]!	; 0xea0

00002f1c <poll@plt>:
    2f1c:	add	ip, pc, #0, 12
    2f20:	add	ip, ip, #139264	; 0x22000
    2f24:	ldr	pc, [ip, #3736]!	; 0xe98

00002f28 <setgroups@plt>:
    2f28:	add	ip, pc, #0, 12
    2f2c:	add	ip, ip, #139264	; 0x22000
    2f30:	ldr	pc, [ip, #3728]!	; 0xe90

00002f34 <__fxstat64@plt>:
    2f34:	add	ip, pc, #0, 12
    2f38:	add	ip, ip, #139264	; 0x22000
    2f3c:	ldr	pc, [ip, #3720]!	; 0xe88

00002f40 <ntfs_interix_types@plt>:
    2f40:	add	ip, pc, #0, 12
    2f44:	add	ip, ip, #139264	; 0x22000
    2f48:	ldr	pc, [ip, #3712]!	; 0xe80

00002f4c <getegid@plt>:
    2f4c:	add	ip, pc, #0, 12
    2f50:	add	ip, ip, #139264	; 0x22000
    2f54:	ldr	pc, [ip, #3704]!	; 0xe78

00002f58 <sigaction@plt>:
    2f58:	add	ip, pc, #0, 12
    2f5c:	add	ip, ip, #139264	; 0x22000
    2f60:	ldr	pc, [ip, #3696]!	; 0xe70

00002f64 <__memcpy_chk@plt>:
    2f64:	add	ip, pc, #0, 12
    2f68:	add	ip, ip, #139264	; 0x22000
    2f6c:	ldr	pc, [ip, #3688]!	; 0xe68

00002f70 <fwrite@plt>:
    2f70:			; <UNDEFINED> instruction: 0x46c04778
    2f74:	add	ip, pc, #0, 12
    2f78:	add	ip, ip, #139264	; 0x22000
    2f7c:	ldr	pc, [ip, #3676]!	; 0xe5c

00002f80 <strcat@plt>:
    2f80:	add	ip, pc, #0, 12
    2f84:	add	ip, ip, #139264	; 0x22000
    2f88:	ldr	pc, [ip, #3668]!	; 0xe54

00002f8c <ntfs_set_owner@plt>:
    2f8c:	add	ip, pc, #0, 12
    2f90:	add	ip, ip, #139264	; 0x22000
    2f94:	ldr	pc, [ip, #3660]!	; 0xe4c

00002f98 <__realpath_chk@plt>:
    2f98:	add	ip, pc, #0, 12
    2f9c:	add	ip, ip, #139264	; 0x22000
    2fa0:	ldr	pc, [ip, #3652]!	; 0xe44

00002fa4 <waitpid@plt>:
    2fa4:	add	ip, pc, #0, 12
    2fa8:	add	ip, ip, #139264	; 0x22000
    2fac:	ldr	pc, [ip, #3644]!	; 0xe3c

00002fb0 <strcpy@plt>:
    2fb0:	add	ip, pc, #0, 12
    2fb4:	add	ip, ip, #139264	; 0x22000
    2fb8:	ldr	pc, [ip, #3636]!	; 0xe34

00002fbc <gettimeofday@plt>:
    2fbc:	add	ip, pc, #0, 12
    2fc0:	add	ip, ip, #139264	; 0x22000
    2fc4:	ldr	pc, [ip, #3628]!	; 0xe2c

00002fc8 <dlopen@plt>:
    2fc8:	add	ip, pc, #0, 12
    2fcc:	add	ip, ip, #139264	; 0x22000
    2fd0:	ldr	pc, [ip, #3620]!	; 0xe24

00002fd4 <ntfs_efs_fixup_attribute@plt>:
    2fd4:	add	ip, pc, #0, 12
    2fd8:	add	ip, ip, #139264	; 0x22000
    2fdc:	ldr	pc, [ip, #3612]!	; 0xe1c

00002fe0 <daemon@plt>:
    2fe0:	add	ip, pc, #0, 12
    2fe4:	add	ip, ip, #139264	; 0x22000
    2fe8:	ldr	pc, [ip, #3604]!	; 0xe14

00002fec <getmntent@plt>:
    2fec:	add	ip, pc, #0, 12
    2ff0:	add	ip, ip, #139264	; 0x22000
    2ff4:	ldr	pc, [ip, #3596]!	; 0xe0c

00002ff8 <umount2@plt>:
    2ff8:	add	ip, pc, #0, 12
    2ffc:	add	ip, ip, #139264	; 0x22000
    3000:	ldr	pc, [ip, #3588]!	; 0xe04

00003004 <ntfs_realpath_canonicalize@plt>:
    3004:	add	ip, pc, #0, 12
    3008:	add	ip, ip, #139264	; 0x22000
    300c:	ldr	pc, [ip, #3580]!	; 0xdfc

00003010 <open64@plt>:
    3010:	add	ip, pc, #0, 12
    3014:	add	ip, ip, #139264	; 0x22000
    3018:	ldr	pc, [ip, #3572]!	; 0xdf4

0000301c <ntfs_destroy_security_context@plt>:
    301c:	add	ip, pc, #0, 12
    3020:	add	ip, ip, #139264	; 0x22000
    3024:	ldr	pc, [ip, #3564]!	; 0xdec

00003028 <ntfs_inode_update_times@plt>:
    3028:			; <UNDEFINED> instruction: 0x46c04778
    302c:	add	ip, pc, #0, 12
    3030:	add	ip, ip, #139264	; 0x22000
    3034:	ldr	pc, [ip, #3552]!	; 0xde0

00003038 <ntfs_log_set_handler@plt>:
    3038:	add	ip, pc, #0, 12
    303c:	add	ip, ip, #139264	; 0x22000
    3040:	ldr	pc, [ip, #3544]!	; 0xdd8

00003044 <ntfs_xattr_build_mapping@plt>:
    3044:	add	ip, pc, #0, 12
    3048:	add	ip, ip, #139264	; 0x22000
    304c:	ldr	pc, [ip, #3536]!	; 0xdd0

00003050 <ntfs_ucstombs@plt>:
    3050:	add	ip, pc, #0, 12
    3054:	add	ip, ip, #139264	; 0x22000
    3058:	ldr	pc, [ip, #3528]!	; 0xdc8

0000305c <ntfs_set_inherited_posix@plt>:
    305c:	add	ip, pc, #0, 12
    3060:	add	ip, ip, #139264	; 0x22000
    3064:	ldr	pc, [ip, #3520]!	; 0xdc0

00003068 <malloc@plt>:
    3068:	add	ip, pc, #0, 12
    306c:	add	ip, ip, #139264	; 0x22000
    3070:	ldr	pc, [ip, #3512]!	; 0xdb8

00003074 <ntfs_attr_close@plt>:
    3074:	add	ip, pc, #0, 12
    3078:	add	ip, ip, #139264	; 0x22000
    307c:	ldr	pc, [ip, #3504]!	; 0xdb0

00003080 <__libc_start_main@plt>:
    3080:	add	ip, pc, #0, 12
    3084:	add	ip, ip, #139264	; 0x22000
    3088:	ldr	pc, [ip, #3496]!	; 0xda8

0000308c <strerror@plt>:
    308c:	add	ip, pc, #0, 12
    3090:	add	ip, ip, #139264	; 0x22000
    3094:	ldr	pc, [ip, #3488]!	; 0xda0

00003098 <strsep@plt>:
    3098:	add	ip, pc, #0, 12
    309c:	add	ip, ip, #139264	; 0x22000
    30a0:	ldr	pc, [ip, #3480]!	; 0xd98

000030a4 <ntfs_xattr_system_setxattr@plt>:
    30a4:	add	ip, pc, #0, 12
    30a8:	add	ip, ip, #139264	; 0x22000
    30ac:	ldr	pc, [ip, #3472]!	; 0xd90

000030b0 <__gmon_start__@plt>:
    30b0:	add	ip, pc, #0, 12
    30b4:	add	ip, ip, #139264	; 0x22000
    30b8:	ldr	pc, [ip, #3464]!	; 0xd88

000030bc <getopt_long@plt>:
    30bc:	add	ip, pc, #0, 12
    30c0:	add	ip, ip, #139264	; 0x22000
    30c4:	ldr	pc, [ip, #3456]!	; 0xd80

000030c8 <ntfs_pathname_to_inode@plt>:
    30c8:			; <UNDEFINED> instruction: 0x46c04778
    30cc:	add	ip, pc, #0, 12
    30d0:	add	ip, ip, #139264	; 0x22000
    30d4:	ldr	pc, [ip, #3444]!	; 0xd74

000030d8 <getcwd@plt>:
    30d8:	add	ip, pc, #0, 12
    30dc:	add	ip, ip, #139264	; 0x22000
    30e0:	ldr	pc, [ip, #3436]!	; 0xd6c

000030e4 <exit@plt>:
    30e4:	add	ip, pc, #0, 12
    30e8:	add	ip, ip, #139264	; 0x22000
    30ec:	ldr	pc, [ip, #3428]!	; 0xd64

000030f0 <strlen@plt>:
    30f0:	add	ip, pc, #0, 12
    30f4:	add	ip, ip, #139264	; 0x22000
    30f8:	ldr	pc, [ip, #3420]!	; 0xd5c

000030fc <ntfs_mount_error@plt>:
    30fc:	add	ip, pc, #0, 12
    3100:	add	ip, ip, #139264	; 0x22000
    3104:	ldr	pc, [ip, #3412]!	; 0xd54

00003108 <strchr@plt>:
    3108:	add	ip, pc, #0, 12
    310c:	add	ip, ip, #139264	; 0x22000
    3110:	ldr	pc, [ip, #3404]!	; 0xd4c

00003114 <ntfs_attr_put_search_ctx@plt>:
    3114:	add	ip, pc, #0, 12
    3118:	add	ip, ip, #139264	; 0x22000
    311c:	ldr	pc, [ip, #3396]!	; 0xd44

00003120 <ntfs_ioctl@plt>:
    3120:	add	ip, pc, #0, 12
    3124:	add	ip, ip, #139264	; 0x22000
    3128:	ldr	pc, [ip, #3388]!	; 0xd3c

0000312c <ntfs_allowed_access@plt>:
    312c:	add	ip, pc, #0, 12
    3130:	add	ip, ip, #139264	; 0x22000
    3134:	ldr	pc, [ip, #3380]!	; 0xd34

00003138 <pthread_key_delete@plt>:
    3138:	add	ip, pc, #0, 12
    313c:	add	ip, ip, #139264	; 0x22000
    3140:	ldr	pc, [ip, #3372]!	; 0xd2c

00003144 <getpagesize@plt>:
    3144:	add	ip, pc, #0, 12
    3148:	add	ip, ip, #139264	; 0x22000
    314c:	ldr	pc, [ip, #3364]!	; 0xd24

00003150 <ntfs_attr_pread@plt>:
    3150:	add	ip, pc, #0, 12
    3154:	add	ip, ip, #139264	; 0x22000
    3158:	ldr	pc, [ip, #3356]!	; 0xd1c

0000315c <ntfs_set_char_encoding@plt>:
    315c:	add	ip, pc, #0, 12
    3160:	add	ip, ip, #139264	; 0x22000
    3164:	ldr	pc, [ip, #3348]!	; 0xd14

00003168 <ntfs_create_symlink@plt>:
    3168:	add	ip, pc, #0, 12
    316c:	add	ip, ip, #139264	; 0x22000
    3170:	ldr	pc, [ip, #3340]!	; 0xd0c

00003174 <__errno_location@plt>:
    3174:	add	ip, pc, #0, 12
    3178:	add	ip, ip, #139264	; 0x22000
    317c:	ldr	pc, [ip, #3332]!	; 0xd04

00003180 <ntfs_attr_open@plt>:
    3180:	add	ip, pc, #0, 12
    3184:	add	ip, ip, #139264	; 0x22000
    3188:	ldr	pc, [ip, #3324]!	; 0xcfc

0000318c <__sprintf_chk@plt>:
    318c:	add	ip, pc, #0, 12
    3190:	add	ip, ip, #139264	; 0x22000
    3194:	ldr	pc, [ip, #3316]!	; 0xcf4

00003198 <__isoc99_sscanf@plt>:
    3198:	add	ip, pc, #0, 12
    319c:	add	ip, ip, #139264	; 0x22000
    31a0:	ldr	pc, [ip, #3308]!	; 0xcec

000031a4 <getgid@plt>:
    31a4:	add	ip, pc, #0, 12
    31a8:	add	ip, ip, #139264	; 0x22000
    31ac:	ldr	pc, [ip, #3300]!	; 0xce4

000031b0 <memset@plt>:
    31b0:	add	ip, pc, #0, 12
    31b4:	add	ip, ip, #139264	; 0x22000
    31b8:	ldr	pc, [ip, #3292]!	; 0xcdc

000031bc <pthread_rwlock_unlock@plt>:
    31bc:	add	ip, pc, #0, 12
    31c0:	add	ip, ip, #139264	; 0x22000
    31c4:	ldr	pc, [ip, #3284]!	; 0xcd4

000031c8 <strncpy@plt>:
    31c8:	add	ip, pc, #0, 12
    31cc:	add	ip, ip, #139264	; 0x22000
    31d0:	ldr	pc, [ip, #3276]!	; 0xccc

000031d4 <ntfs_attr_pclose@plt>:
    31d4:	add	ip, pc, #0, 12
    31d8:	add	ip, ip, #139264	; 0x22000
    31dc:	ldr	pc, [ip, #3268]!	; 0xcc4

000031e0 <__fprintf_chk@plt>:
    31e0:	add	ip, pc, #0, 12
    31e4:	add	ip, ip, #139264	; 0x22000
    31e8:	ldr	pc, [ip, #3260]!	; 0xcbc

000031ec <ntfs_xattr_free_mapping@plt>:
    31ec:	add	ip, pc, #0, 12
    31f0:	add	ip, ip, #139264	; 0x22000
    31f4:	ldr	pc, [ip, #3252]!	; 0xcb4

000031f8 <access@plt>:
    31f8:	add	ip, pc, #0, 12
    31fc:	add	ip, ip, #139264	; 0x22000
    3200:	ldr	pc, [ip, #3244]!	; 0xcac

00003204 <ntfs_build_mapping@plt>:
    3204:	add	ip, pc, #0, 12
    3208:	add	ip, ip, #139264	; 0x22000
    320c:	ldr	pc, [ip, #3236]!	; 0xca4

00003210 <pthread_kill@plt>:
    3210:	add	ip, pc, #0, 12
    3214:	add	ip, ip, #139264	; 0x22000
    3218:	ldr	pc, [ip, #3228]!	; 0xc9c

0000321c <writev@plt>:
    321c:	add	ip, pc, #0, 12
    3220:	add	ip, ip, #139264	; 0x22000
    3224:	ldr	pc, [ip, #3220]!	; 0xc94

00003228 <fclose@plt>:
    3228:	add	ip, pc, #0, 12
    322c:	add	ip, ip, #139264	; 0x22000
    3230:	ldr	pc, [ip, #3212]!	; 0xc8c

00003234 <ntfs_xattr_system_getxattr@plt>:
    3234:	add	ip, pc, #0, 12
    3238:	add	ip, ip, #139264	; 0x22000
    323c:	ldr	pc, [ip, #3204]!	; 0xc84

00003240 <ntfs_inode_close@plt>:
    3240:	add	ip, pc, #0, 12
    3244:	add	ip, ip, #139264	; 0x22000
    3248:	ldr	pc, [ip, #3196]!	; 0xc7c

0000324c <ntfs_get_owner_mode@plt>:
    324c:	add	ip, pc, #0, 12
    3250:	add	ip, ip, #139264	; 0x22000
    3254:	ldr	pc, [ip, #3188]!	; 0xc74

00003258 <endmntent@plt>:
    3258:	add	ip, pc, #0, 12
    325c:	add	ip, ip, #139264	; 0x22000
    3260:	ldr	pc, [ip, #3180]!	; 0xc6c

00003264 <pthread_cond_timedwait@plt>:
    3264:	add	ip, pc, #0, 12
    3268:	add	ip, ip, #139264	; 0x22000
    326c:	ldr	pc, [ip, #3172]!	; 0xc64

00003270 <ntfs_attr_get_free_bits@plt>:
    3270:	add	ip, pc, #0, 12
    3274:	add	ip, ip, #139264	; 0x22000
    3278:	ldr	pc, [ip, #3164]!	; 0xc5c

0000327c <pthread_setspecific@plt>:
    327c:	add	ip, pc, #0, 12
    3280:	add	ip, ip, #139264	; 0x22000
    3284:	ldr	pc, [ip, #3156]!	; 0xc54

00003288 <sigemptyset@plt>:
    3288:	add	ip, pc, #0, 12
    328c:	add	ip, ip, #139264	; 0x22000
    3290:	ldr	pc, [ip, #3148]!	; 0xc4c

00003294 <getresuid@plt>:
    3294:	add	ip, pc, #0, 12
    3298:	add	ip, ip, #139264	; 0x22000
    329c:	ldr	pc, [ip, #3140]!	; 0xc44

000032a0 <ntfs_mount@plt>:
    32a0:	add	ip, pc, #0, 12
    32a4:	add	ip, ip, #139264	; 0x22000
    32a8:	ldr	pc, [ip, #3132]!	; 0xc3c

000032ac <pthread_rwlock_destroy@plt>:
    32ac:	add	ip, pc, #0, 12
    32b0:	add	ip, ip, #139264	; 0x22000
    32b4:	ldr	pc, [ip, #3124]!	; 0xc34

000032b8 <fork@plt>:
    32b8:	add	ip, pc, #0, 12
    32bc:	add	ip, ip, #139264	; 0x22000
    32c0:	ldr	pc, [ip, #3116]!	; 0xc2c

000032c4 <ntfs_delete@plt>:
    32c4:	add	ip, pc, #0, 12
    32c8:	add	ip, ip, #139264	; 0x22000
    32cc:	ldr	pc, [ip, #3108]!	; 0xc24

000032d0 <execle@plt>:
    32d0:	add	ip, pc, #0, 12
    32d4:	add	ip, ip, #139264	; 0x22000
    32d8:	ldr	pc, [ip, #3100]!	; 0xc1c

000032dc <ntfs_attr_map_whole_runlist@plt>:
    32dc:	add	ip, pc, #0, 12
    32e0:	add	ip, ip, #139264	; 0x22000
    32e4:	ldr	pc, [ip, #3092]!	; 0xc14

000032e8 <strrchr@plt>:
    32e8:	add	ip, pc, #0, 12
    32ec:	add	ip, ip, #139264	; 0x22000
    32f0:	ldr	pc, [ip, #3084]!	; 0xc0c

000032f4 <ntfs_xattr_system_type@plt>:
    32f4:	add	ip, pc, #0, 12
    32f8:	add	ip, ip, #139264	; 0x22000
    32fc:	ldr	pc, [ip, #3076]!	; 0xc04

00003300 <ntfs_device_sync@plt>:
    3300:	add	ip, pc, #0, 12
    3304:	add	ip, ip, #139264	; 0x22000
    3308:	ldr	pc, [ip, #3068]!	; 0xbfc

0000330c <setresuid@plt>:
    330c:	add	ip, pc, #0, 12
    3310:	add	ip, ip, #139264	; 0x22000
    3314:	ldr	pc, [ip, #3060]!	; 0xbf4

00003318 <ntfs_calloc@plt>:
    3318:	add	ip, pc, #0, 12
    331c:	add	ip, ip, #139264	; 0x22000
    3320:	ldr	pc, [ip, #3052]!	; 0xbec

00003324 <ntfs_volume_error@plt>:
    3324:	add	ip, pc, #0, 12
    3328:	add	ip, ip, #139264	; 0x22000
    332c:	ldr	pc, [ip, #3044]!	; 0xbe4

00003330 <ntfs_set_mode@plt>:
    3330:	add	ip, pc, #0, 12
    3334:	add	ip, ip, #139264	; 0x22000
    3338:	ldr	pc, [ip, #3036]!	; 0xbdc

0000333c <setuid@plt>:
    333c:	add	ip, pc, #0, 12
    3340:	add	ip, ip, #139264	; 0x22000
    3344:	ldr	pc, [ip, #3028]!	; 0xbd4

00003348 <ntfs_set_locale@plt>:
    3348:	add	ip, pc, #0, 12
    334c:	add	ip, ip, #139264	; 0x22000
    3350:	ldr	pc, [ip, #3020]!	; 0xbcc

00003354 <mkdtemp@plt>:
    3354:	add	ip, pc, #0, 12
    3358:	add	ip, ip, #139264	; 0x22000
    335c:	ldr	pc, [ip, #3012]!	; 0xbc4

00003360 <openlog@plt>:
    3360:	add	ip, pc, #0, 12
    3364:	add	ip, ip, #139264	; 0x22000
    3368:	ldr	pc, [ip, #3004]!	; 0xbbc

0000336c <ntfs_mbstoucs@plt>:
    336c:			; <UNDEFINED> instruction: 0x46c04778
    3370:	add	ip, pc, #0, 12
    3374:	add	ip, ip, #139264	; 0x22000
    3378:	ldr	pc, [ip, #2992]!	; 0xbb0

0000337c <ntfs_inherited_id@plt>:
    337c:	add	ip, pc, #0, 12
    3380:	add	ip, ip, #139264	; 0x22000
    3384:	ldr	pc, [ip, #2984]!	; 0xba8

00003388 <fchdir@plt>:
    3388:	add	ip, pc, #0, 12
    338c:	add	ip, ip, #139264	; 0x22000
    3390:	ldr	pc, [ip, #2976]!	; 0xba0

00003394 <fopen64@plt>:
    3394:	add	ip, pc, #0, 12
    3398:	add	ip, ip, #139264	; 0x22000
    339c:	ldr	pc, [ip, #2968]!	; 0xb98

000033a0 <ntfs_attr_lookup@plt>:
    33a0:	add	ip, pc, #0, 12
    33a4:	add	ip, ip, #139264	; 0x22000
    33a8:	ldr	pc, [ip, #2960]!	; 0xb90

000033ac <ntfs_make_symlink@plt>:
    33ac:	add	ip, pc, #0, 12
    33b0:	add	ip, ip, #139264	; 0x22000
    33b4:	ldr	pc, [ip, #2952]!	; 0xb88

000033b8 <setmntent@plt>:
    33b8:	add	ip, pc, #0, 12
    33bc:	add	ip, ip, #139264	; 0x22000
    33c0:	ldr	pc, [ip, #2944]!	; 0xb80

000033c4 <ntfs_get_reparse_point@plt>:
    33c4:	add	ip, pc, #0, 12
    33c8:	add	ip, ip, #139264	; 0x22000
    33cc:	ldr	pc, [ip, #2936]!	; 0xb78

000033d0 <ntfs_attr_get_search_ctx@plt>:
    33d0:	add	ip, pc, #0, 12
    33d4:	add	ip, ip, #139264	; 0x22000
    33d8:	ldr	pc, [ip, #2928]!	; 0xb70

000033dc <ntfs_log_set_levels@plt>:
    33dc:	add	ip, pc, #0, 12
    33e0:	add	ip, ip, #139264	; 0x22000
    33e4:	ldr	pc, [ip, #2920]!	; 0xb68

000033e8 <umask@plt>:
    33e8:	add	ip, pc, #0, 12
    33ec:	add	ip, ip, #139264	; 0x22000
    33f0:	ldr	pc, [ip, #2912]!	; 0xb60

000033f4 <__xstat64@plt>:
    33f4:	add	ip, pc, #0, 12
    33f8:	add	ip, ip, #139264	; 0x22000
    33fc:	ldr	pc, [ip, #2904]!	; 0xb58

00003400 <__xmknod@plt>:
    3400:	add	ip, pc, #0, 12
    3404:	add	ip, ip, #139264	; 0x22000
    3408:	ldr	pc, [ip, #2896]!	; 0xb50

0000340c <strncmp@plt>:
    340c:	add	ip, pc, #0, 12
    3410:	add	ip, ip, #139264	; 0x22000
    3414:	ldr	pc, [ip, #2888]!	; 0xb48

00003418 <abort@plt>:
    3418:	add	ip, pc, #0, 12
    341c:	add	ip, ip, #139264	; 0x22000
    3420:	ldr	pc, [ip, #2880]!	; 0xb40

00003424 <ntfs_volume_check_hiberfile@plt>:
    3424:	add	ip, pc, #0, 12
    3428:	add	ip, ip, #139264	; 0x22000
    342c:	ldr	pc, [ip, #2872]!	; 0xb38

00003430 <close@plt>:
    3430:			; <UNDEFINED> instruction: 0x46c04778
    3434:	add	ip, pc, #0, 12
    3438:	add	ip, ip, #139264	; 0x22000
    343c:	ldr	pc, [ip, #2860]!	; 0xb2c

00003440 <__lxstat64@plt>:
    3440:	add	ip, pc, #0, 12
    3444:	add	ip, ip, #139264	; 0x22000
    3448:	ldr	pc, [ip, #2852]!	; 0xb24

0000344c <setresgid@plt>:
    344c:	add	ip, pc, #0, 12
    3450:	add	ip, ip, #139264	; 0x22000
    3454:	ldr	pc, [ip, #2844]!	; 0xb1c

00003458 <dlsym@plt>:
    3458:	add	ip, pc, #0, 12
    345c:	add	ip, ip, #139264	; 0x22000
    3460:	ldr	pc, [ip, #2836]!	; 0xb14

00003464 <__snprintf_chk@plt>:
    3464:	add	ip, pc, #0, 12
    3468:	add	ip, ip, #139264	; 0x22000
    346c:	ldr	pc, [ip, #2828]!	; 0xb0c

00003470 <__assert_fail@plt>:
    3470:	add	ip, pc, #0, 12
    3474:	add	ip, ip, #139264	; 0x22000
    3478:	ldr	pc, [ip, #2820]!	; 0xb04

0000347c <ntfs_create@plt>:
    347c:	add	ip, pc, #0, 12
    3480:	add	ip, ip, #139264	; 0x22000
    3484:	ldr	pc, [ip, #2812]!	; 0xafc

00003488 <ntfs_attr_remove@plt>:
    3488:	add	ip, pc, #0, 12
    348c:	add	ip, ip, #139264	; 0x22000
    3490:	ldr	pc, [ip, #2804]!	; 0xaf4

00003494 <pthread_getspecific@plt>:
    3494:	add	ip, pc, #0, 12
    3498:	add	ip, ip, #139264	; 0x22000
    349c:	ldr	pc, [ip, #2796]!	; 0xaec

000034a0 <mount@plt>:
    34a0:	add	ip, pc, #0, 12
    34a4:	add	ip, ip, #139264	; 0x22000
    34a8:	ldr	pc, [ip, #2788]!	; 0xae4

000034ac <ntfs_check_empty_dir@plt>:
    34ac:	add	ip, pc, #0, 12
    34b0:	add	ip, ip, #139264	; 0x22000
    34b4:	ldr	pc, [ip, #2780]!	; 0xadc

Disassembly of section .text:

000034b8 <.text>:
    34b8:	svcmi	0x00f0e92d
    34bc:			; <UNDEFINED> instruction: 0xf8dfb0dd
    34c0:	vstrge	d4, [pc, #-880]	; 3158 <ntfs_attr_pread@plt+0x8>
    34c4:	blcc	ff641848 <EXEC_NAME@@Base+0xff61b840>
    34c8:	ldrbtmi	r4, [ip], #-1664	; 0xfffff980
    34cc:	blvc	ff541850 <EXEC_NAME@@Base+0xff51b848>
    34d0:	stmiapl	r6!, {r0, r3, r7, r9, sl, lr}^
    34d4:	eorvs	r2, fp, r0, lsl #6
    34d8:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    34dc:	and	r9, r0, fp, asr r3
    34e0:	tstcs	r2, r7, lsl #16
    34e4:			; <UNDEFINED> instruction: 0xf7ff4638
    34e8:	stmdacs	r2, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    34ec:			; <UNDEFINED> instruction: 0xf7ffddf8
    34f0:			; <UNDEFINED> instruction: 0xf00cefa2
    34f4:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    34f8:	movthi	pc, #28736	; 0x7040	; <UNPREDICTABLE>
    34fc:	svc	0x0024f7ff
    3500:	blcc	fe941884 <EXEC_NAME@@Base+0xfe91b87c>
    3504:	blge	fe941888 <EXEC_NAME@@Base+0xfe91b880>
    3508:	ldrbtmi	r5, [sl], #2272	; 0x8e0
    350c:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    3510:	bleq	13f940 <EXEC_NAME@@Base+0x119938>
    3514:	blne	fe641898 <EXEC_NAME@@Base+0xfe61b890>
    3518:	strbmi	r4, [fp], -r2, asr #12
    351c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    3520:	ldc2l	0, cr15, [r0], #-20	; 0xffffffec
    3524:	stmdacs	r0, {r7, r9, sl, lr}
    3528:	orrhi	pc, r1, #64	; 0x40
    352c:			; <UNDEFINED> instruction: 0xf7ff20c8
    3530:			; <UNDEFINED> instruction: 0x4607eef4
    3534:	andeq	pc, r0, sl, asr #17
    3538:			; <UNDEFINED> instruction: 0xf0002800
    353c:			; <UNDEFINED> instruction: 0xf7ff8388
    3540:	andls	lr, r9, r6, lsl #24
    3544:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    3548:	strbmi	r2, [r1], -r8, asr #5
    354c:	ldrtmi	r4, [r8], -r1, lsl #13
    3550:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    3554:			; <UNDEFINED> instruction: 0xf04f9b09
    3558:	strbmi	r0, [r2], -r2, lsl #24
    355c:			; <UNDEFINED> instruction: 0x46384659
    3560:	stmdbcc	r1, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
    3564:			; <UNDEFINED> instruction: 0xf8c72301
    3568:	cmnvs	fp, r8, lsl r0
    356c:	ldrvs	r6, [fp, #-1275]!	; 0xfffffb05
    3570:			; <UNDEFINED> instruction: 0xf82af005
    3574:	stmdacs	r0, {r3, r5, sp, lr}
    3578:	teqhi	r0, #0	; <UNPREDICTABLE>
    357c:			; <UNDEFINED> instruction: 0xf8daaf10
    3580:	ldrtmi	r0, [r9], -ip
    3584:	ldc	7, cr15, [lr], {255}	; 0xff
    3588:			; <UNDEFINED> instruction: 0xf0002800
    358c:			; <UNDEFINED> instruction: 0xf8df8309
    3590:	ldrbtmi	r7, [pc], #-2852	; 3598 <ntfs_check_empty_dir@plt+0xec>
    3594:	ldrdls	lr, [r0], -r7
    3598:	blcs	be15ac <EXEC_NAME@@Base+0xbbb5a4>
    359c:	cmphi	lr, #0	; <UNPREDICTABLE>
    35a0:	addpl	pc, r0, pc, asr #8
    35a4:	bl	ff7c15a8 <EXEC_NAME@@Base+0xff79b5a0>
    35a8:	ldrdhi	pc, [r0], -r7
    35ac:	addeq	pc, ip, r9, asr #17
    35b0:	ldrdls	pc, [ip], r8
    35b4:	svceq	0x0000f1b9
    35b8:	movthi	pc, #20480	; 0x5000	; <UNPREDICTABLE>
    35bc:			; <UNDEFINED> instruction: 0xf7ff6878
    35c0:			; <UNDEFINED> instruction: 0xf5b0ed98
    35c4:			; <UNDEFINED> instruction: 0xf0805f80
    35c8:			; <UNDEFINED> instruction: 0xf5c08337
    35cc:			; <UNDEFINED> instruction: 0x4648617f
    35d0:			; <UNDEFINED> instruction: 0xf7ff310f
    35d4:	stmdacs	r0, {r1, r7, r8, sl, fp, sp, lr, pc}
    35d8:	msrhi	CPSR_fsx, #0
    35dc:	bne	ff641960 <EXEC_NAME@@Base+0xff61b958>
    35e0:	ldrdeq	pc, [ip], r8
    35e4:			; <UNDEFINED> instruction: 0xf7ff4479
    35e8:	ldmdavs	r9!, {r2, r3, r6, r7, sl, fp, sp, lr, pc}^
    35ec:	ldrdeq	pc, [ip], r8
    35f0:	stcl	7, cr15, [r6], {255}	; 0xff
    35f4:	bcc	ff141978 <EXEC_NAME@@Base+0xff11b970>
    35f8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    35fc:			; <UNDEFINED> instruction: 0xf8d77100
    3600:	blcs	f838 <ntfs_check_empty_dir@plt+0xc38c>
    3604:	tsthi	pc, #0	; <UNPREDICTABLE>
    3608:	stmib	r7, {r8, r9, sp}^
    360c:	stmdavc	fp, {r1, r3, r5, r8, r9, ip, sp}
    3610:			; <UNDEFINED> instruction: 0xf0002b2f
    3614:			; <UNDEFINED> instruction: 0xf0018328
    3618:	strmi	pc, [r0], fp, lsl #20
    361c:	blx	fe6bf656 <EXEC_NAME@@Base+0xfe69964e>
    3620:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3624:	tsthi	r6, #64	; 0x40	; <UNPREDICTABLE>
    3628:	svceq	0x0001f1b8
    362c:	msrhi	CPSR_fc, #64, 4
    3630:	movwls	sl, #39728	; 0x9b30
    3634:	bvc	fe2419b8 <EXEC_NAME@@Base+0xfe21b9b0>
    3638:	bls	24b64c <EXEC_NAME@@Base+0x225644>
    363c:			; <UNDEFINED> instruction: 0x4639447f
    3640:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
    3644:			; <UNDEFINED> instruction: 0xf7ffb130
    3648:	stmdavs	r3, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    364c:	blcs	95058 <EXEC_NAME@@Base+0x6f050>
    3650:	msrhi	SPSR_fsc, #0
    3654:	blx	bbf68e <EXEC_NAME@@Base+0xb99686>
    3658:	stmdacs	r0, {r0, r7, r9, sl, lr}
    365c:	rscshi	pc, sl, #64	; 0x40
    3660:	bge	18419e4 <EXEC_NAME@@Base+0x181b9dc>
    3664:	bleq	163faa0 <EXEC_NAME@@Base+0x1619a98>
    3668:	ldrbtmi	r2, [sl], #3
    366c:			; <UNDEFINED> instruction: 0xf8da465a
    3670:			; <UNDEFINED> instruction: 0xf7ff100c
    3674:	stmdacs	r0, {r6, r7, r9, sl, fp, sp, lr, pc}
    3678:	cmnhi	r1, #64	; 0x40	; <UNPREDICTABLE>
    367c:			; <UNDEFINED> instruction: 0x3010f8db
    3680:	ldrdvc	pc, [ip], -sl
    3684:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    3688:	ldrdls	pc, [r0], -sl
    368c:	svcmi	0x00c0f5b3
    3690:			; <UNDEFINED> instruction: 0xf1b8d103
    3694:			; <UNDEFINED> instruction: 0xf0400f02
    3698:			; <UNDEFINED> instruction: 0xf8d983a6
    369c:	blcs	f844 <ntfs_check_empty_dir@plt+0xc398>
    36a0:	tstcs	r0, r4, lsl pc
    36a4:	tstvs	r0, pc, asr #32	; <UNPREDICTABLE>
    36a8:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
    36ac:			; <UNDEFINED> instruction: 0x2014e9d9
    36b0:			; <UNDEFINED> instruction: 0xf0002b00
    36b4:			; <UNDEFINED> instruction: 0xf0418311
    36b8:	tstlt	sl, r1, lsl #2
    36bc:	orrpl	pc, r0, r1, asr #32
    36c0:			; <UNDEFINED> instruction: 0xf041b108
    36c4:	ldrtmi	r5, [r8], -r0, lsl #2
    36c8:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
    36cc:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    36d0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    36d4:	andeq	pc, r0, r9, asr #17
    36d8:	stmdacs	r0, {r3, fp, sp, lr}
    36dc:	strbthi	pc, [r3], #-0	; <UNPREDICTABLE>
    36e0:	smlawblt	fp, fp, sp, r6
    36e4:	tstlt	fp, r3, lsl #16
    36e8:			; <UNDEFINED> instruction: 0xf042685a
    36ec:	subsvs	r0, sl, r0, lsl r2
    36f0:	stmvs	r3, {r1, r3, r6, sl, fp, sp, lr}
    36f4:			; <UNDEFINED> instruction: 0xf0002a00
    36f8:			; <UNDEFINED> instruction: 0xf04382fb
    36fc:	svcvs	0x000a0340
    3700:	smlabblt	sl, r3, r0, r6
    3704:	movtvs	r2, #45824	; 0xb300
    3708:	movwcs	lr, #55761	; 0xd9d1
    370c:	blx	fec9e338 <EXEC_NAME@@Base+0xfec78330>
    3710:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    3714:	b	ffdc1718 <EXEC_NAME@@Base+0xffd9b710>
    3718:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    371c:			; <UNDEFINED> instruction: 0xf8dfd14a
    3720:	ldrbtmi	r9, [r9], #2476	; 0x9ac
    3724:	ldrdcc	pc, [r0], -r9
    3728:	ldrdge	pc, [r0], -r3
    372c:	ldrdeq	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    3730:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    3734:	ldrdcc	pc, [r0], -r9
    3738:	ldrdls	pc, [r0], -r3
    373c:	teqeq	r2, sl, asr #19
    3740:	teqcs	r2, #3555328	; 0x364000
    3744:			; <UNDEFINED> instruction: 0xf1732a00
    3748:	vsubw.s8	q8, q0, d0
    374c:			; <UNDEFINED> instruction: 0xf8d983a2
    3750:	ldrtmi	r7, [r8], -r0, lsl #1
    3754:	stc	7, cr15, [ip, #1020]	; 0x3fc
    3758:			; <UNDEFINED> instruction: 0xf1712800
    375c:	blle	3c4364 <EXEC_NAME@@Base+0x39e35c>
    3760:	andcc	lr, r9, #3522560	; 0x35c000
    3764:	ldrdgt	pc, [r0], -r7	; <UNPREDICTABLE>
    3768:	bl	fef1e36c <EXEC_NAME@@Base+0xfeef8364>
    376c:	bl	18c3f7c <EXEC_NAME@@Base+0x189df74>
    3770:	sbcseq	r0, r7, r7, lsl #6
    3774:	stmibne	r0, {r0, r1, r3, r4, r6, r7}^
    3778:	cmpvc	r2, #274432	; 0x43000
    377c:	tsteq	r1, r3, asr #22
    3780:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3784:	teqeq	r4, r9, asr #19
    3788:			; <UNDEFINED> instruction: 0xf8d3447b
    378c:			; <UNDEFINED> instruction: 0xf7ff9000
    3790:			; <UNDEFINED> instruction: 0x4607ecf2
    3794:	ldrdeq	pc, [r0], -r9
    3798:	teqcs	r4, #208, 18	; 0x340000
    379c:			; <UNDEFINED> instruction: 0xf1732a00
    37a0:	vsubw.s8	q8, q0, d0
    37a4:			; <UNDEFINED> instruction: 0xf8d98427
    37a8:	blcs	f900 <ntfs_check_empty_dir@plt+0xc454>
    37ac:	strhi	pc, [pc], #-64	; 37b4 <ntfs_check_empty_dir@plt+0x308>
    37b0:	eorsvs	r2, fp, r0, lsl #6
    37b4:	ldcl	7, cr15, [lr], {255}	; 0xff
    37b8:			; <UNDEFINED> instruction: 0xf7ff6800
    37bc:			; <UNDEFINED> instruction: 0x4682edb4
    37c0:			; <UNDEFINED> instruction: 0xf0402800
    37c4:			; <UNDEFINED> instruction: 0xf8df82a1
    37c8:	ldrbtmi	r3, [fp], #-2316	; 0xfffff6f4
    37cc:	bvs	fe69d840 <EXEC_NAME@@Base+0xfe677838>
    37d0:	ldmdavs	sl, {r1, r5, r8, fp, ip, sp, pc}
    37d4:	bfieq	r6, r2, #17, #7
    37d8:	msrhi	SPSR_fxc, #0, 2
    37dc:	blcs	1e350 <nf_ns_user_prefix@@Base+0xbb90>
    37e0:	addhi	pc, r9, #64	; 0x40
    37e4:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    37e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    37ec:	bcs	1f25c <nf_ns_user_prefix@@Base+0xca9c>
    37f0:	tsthi	r2, #64	; 0x40	; <UNPREDICTABLE>
    37f4:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    37f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    37fc:	addseq	pc, r8, r3, lsl #2
    3800:	ldrdcs	pc, [r0], r3
    3804:	svcvs	0x001f6819
    3808:	svceq	0x0005f012
    380c:	addsne	pc, r8, r3, asr #17
    3810:	addscs	pc, r4, r1, asr #17
    3814:	sbcsvc	pc, r8, r1, asr #17
    3818:	ldrdne	pc, [r8], r3
    381c:	svcvs	0x00dbd008
    3820:	eoreq	pc, r0, #2
    3824:	svclt	0x000c4313
    3828:	beq	7f96c <EXEC_NAME@@Base+0x59964>
    382c:	beq	3f970 <EXEC_NAME@@Base+0x19968>
    3830:			; <UNDEFINED> instruction: 0xf7ff4652
    3834:	stmdacs	r0, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    3838:	adchi	pc, pc, #64	; 0x40
    383c:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3840:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3844:			; <UNDEFINED> instruction: 0xf8d2681a
    3848:	bfieq	r2, r4, #1, #16
    384c:	tsthi	sp, #0, 2	; <UNPREDICTABLE>
    3850:	ldmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3854:	andls	r4, sl, #2046820352	; 0x7a000000
    3858:	stmib	r3, {r9, sp}^
    385c:			; <UNDEFINED> instruction: 0xf8df2203
    3860:	ldrbtmi	r3, [fp], #-2184	; 0xfffff778
    3864:			; <UNDEFINED> instruction: 0xf8d7681f
    3868:	smlabblt	r8, r8, r0, r0
    386c:	b	fe241870 <EXEC_NAME@@Base+0xfe21b868>
    3870:	ldmdavs	r8!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    3874:	bl	ff9c1878 <EXEC_NAME@@Base+0xff99b870>
    3878:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    387c:			; <UNDEFINED> instruction: 0xf8d3447b
    3880:			; <UNDEFINED> instruction: 0xf8d99000
    3884:	strmi	r3, [r7], -r0
    3888:	ldrsbteq	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
    388c:	sbcsvc	pc, ip, r3, asr #17
    3890:			; <UNDEFINED> instruction: 0xf7ffb108
    3894:			; <UNDEFINED> instruction: 0xf8dfea76
    3898:			; <UNDEFINED> instruction: 0x4648a858
    389c:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    38a0:	ldrbtmi	r2, [sl], #259	; 0x103
    38a4:	smlabteq	r0, sl, r2, pc	; <UNPREDICTABLE>
    38a8:	movwls	r4, #46203	; 0xb47b
    38ac:	movwcs	r4, #1618	; 0x652
    38b0:	ldc2	0, cr15, [r0], #20
    38b4:	ldrbmi	r9, [r2], -fp, lsl #22
    38b8:	vaddw.s8	q9, q5, d12
    38bc:			; <UNDEFINED> instruction: 0xf10d0100
    38c0:	ldmdavs	r8, {r3, r6, r8, fp}
    38c4:			; <UNDEFINED> instruction: 0xf0052300
    38c8:	blls	302b64 <EXEC_NAME@@Base+0x2dcb5c>
    38cc:			; <UNDEFINED> instruction: 0xf0056818
    38d0:	blls	302f24 <EXEC_NAME@@Base+0x2dcf1c>
    38d4:	stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    38d8:	ldmdavs	fp, {r0, r3, fp, ip, pc}
    38dc:			; <UNDEFINED> instruction: 0xf8d5447a
    38e0:	ldmdavs	r1, {sp, pc}
    38e4:	movwcs	r9, #780	; 0x30c
    38e8:	andcc	pc, r0, r9, asr #17
    38ec:	movwcc	lr, #6601	; 0x19c9
    38f0:	teqcc	r0, #3358720	; 0x334000
    38f4:			; <UNDEFINED> instruction: 0xf00b9332
    38f8:	mulcc	r1, r9, ip
    38fc:	adcshi	pc, r1, #0
    3900:	ubfxne	pc, pc, #17, #25
    3904:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
    3908:	ldc2	0, cr15, [r0], {11}
    390c:			; <UNDEFINED> instruction: 0xf0003001
    3910:	ldrbmi	r8, [r1], -r8, lsr #5
    3914:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    3918:			; <UNDEFINED> instruction: 0xf00b4650
    391c:	andcc	pc, r1, r7, lsl #25
    3920:	addshi	pc, pc, #0
    3924:	ldrbmi	r9, [r1], -fp, lsl #22
    3928:			; <UNDEFINED> instruction: 0xf00d6858
    392c:	andls	pc, fp, pc, lsr #17
    3930:			; <UNDEFINED> instruction: 0xf00b9809
    3934:	blls	342ab8 <EXEC_NAME@@Base+0x31cab0>
    3938:			; <UNDEFINED> instruction: 0xa7c4f8df
    393c:	blls	2d51ac <EXEC_NAME@@Base+0x2af1a4>
    3940:			; <UNDEFINED> instruction: 0x679344fa
    3944:	ldrdcc	pc, [r0], -sl
    3948:	blcs	1f7bc <nf_ns_user_prefix@@Base+0xcffc>
    394c:	msrhi	SPSR_s, #0
    3950:	sbfxne	pc, pc, #17, #17
    3954:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    3958:	stc2l	0, cr15, [r8], #-44	; 0xffffffd4
    395c:			; <UNDEFINED> instruction: 0xf0003001
    3960:			; <UNDEFINED> instruction: 0xf8df81d8
    3964:	strbmi	r1, [r8], -r4, lsr #15
    3968:			; <UNDEFINED> instruction: 0xf00b4479
    396c:	andcc	pc, r1, pc, asr ip	; <UNPREDICTABLE>
    3970:	bichi	pc, pc, r0
    3974:	ldrdcc	pc, [r0], -sl
    3978:	cmplt	r3, fp, lsl lr
    397c:			; <UNDEFINED> instruction: 0x178cf8df
    3980:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    3984:	mrrc2	0, 0, pc, r2, cr11	; <UNPREDICTABLE>
    3988:			; <UNDEFINED> instruction: 0xf0003001
    398c:			; <UNDEFINED> instruction: 0xf8df81c2
    3990:	smlabbcs	r0, r0, r7, r3
    3994:			; <UNDEFINED> instruction: 0x277cf8df
    3998:	tstls	r0, fp, ror r4
    399c:	movwls	r4, #46202	; 0xb47a
    39a0:			; <UNDEFINED> instruction: 0x46494618
    39a4:	orrscs	r6, ip, #0, 16
    39a8:	svcvs	0x00803204
    39ac:	blx	fe6bf9da <EXEC_NAME@@Base+0xfe6999d2>
    39b0:	stmdacs	r0, {r0, r3, ip, pc}
    39b4:			; <UNDEFINED> instruction: 0x81adf000
    39b8:	blx	ff5bf9da <EXEC_NAME@@Base+0xff5999d2>
    39bc:			; <UNDEFINED> instruction: 0xf8bef00c
    39c0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    39c4:			; <UNDEFINED> instruction: 0x81a2f040
    39c8:			; <UNDEFINED> instruction: 0xf00b4648
    39cc:	blls	302a20 <EXEC_NAME@@Base+0x2dca18>
    39d0:	ldmdavs	sl, {r0, r8, sp}
    39d4:			; <UNDEFINED> instruction: 0x3010f8db
    39d8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    39dc:			; <UNDEFINED> instruction: 0xf5b366d1
    39e0:	smlabtle	r3, r0, pc, r4	; <UNPREDICTABLE>
    39e4:	svceq	0x0002f1b8
    39e8:	tsthi	r9, #0	; <UNPREDICTABLE>
    39ec:			; <UNDEFINED> instruction: 0x3728f8df
    39f0:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
    39f4:	ldrdls	pc, [r0], -r3
    39f8:			; <UNDEFINED> instruction: 0xf8d9920b
    39fc:			; <UNDEFINED> instruction: 0xf1b88064
    3a00:			; <UNDEFINED> instruction: 0xf0000f00
    3a04:			; <UNDEFINED> instruction: 0xf8df828a
    3a08:			; <UNDEFINED> instruction: 0xf04f4714
    3a0c:			; <UNDEFINED> instruction: 0xf8df0800
    3a10:	ldrbtmi	r9, [ip], #-1808	; 0xfffff8f0
    3a14:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, sl, lr}
    3a18:	addshi	pc, r4, r3, asr #17
    3a1c:			; <UNDEFINED> instruction: 0xf866f00d
    3a20:			; <UNDEFINED> instruction: 0xc700f8df
    3a24:			; <UNDEFINED> instruction: 0x3700f8df
    3a28:	ldrbtmi	r4, [ip], #1609	; 0x649
    3a2c:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    3a30:	bleq	ff43fe68 <EXEC_NAME@@Base+0xff419e60>
    3a34:	usatgt	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    3a38:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3a3c:	movwls	r4, #13564	; 0x34fc
    3a40:	movwcs	r9, #33282	; 0x8202
    3a44:	rscvc	pc, r8, #64, 12	; 0x4000000
    3a48:	andgt	pc, r4, sp, asr #17
    3a4c:	andhi	pc, r0, sp, asr #17
    3a50:	ldrbmi	r9, [r8], -r4
    3a54:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a58:	andcc	lr, r3, #212, 18	; 0x350000
    3a5c:			; <UNDEFINED> instruction: 0x46194610
    3a60:	movwls	r9, #49677	; 0xc20d
    3a64:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a68:	andcc	lr, ip, #3620864	; 0x374000
    3a6c:			; <UNDEFINED> instruction: 0xf0402800
    3a70:			; <UNDEFINED> instruction: 0xf8df823d
    3a74:	ldrbtmi	r2, [sl], #-1728	; 0xfffff940
    3a78:			; <UNDEFINED> instruction: 0xf8d26813
    3a7c:	bvs	fe6b3ab4 <EXEC_NAME@@Base+0xfe68daac>
    3a80:			; <UNDEFINED> instruction: 0xf0402a00
    3a84:			; <UNDEFINED> instruction: 0xf8df81eb
    3a88:	ldrbtmi	r2, [sl], #-1712	; 0xfffff950
    3a8c:	strcs	r6, [r0], #-2072	; 0xfffff7e8
    3a90:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    3a94:			; <UNDEFINED> instruction: 0xf8902308
    3a98:	ldrbtmi	lr, [r9], #-17	; 0xffffffef
    3a9c:	ands	pc, r8, sp, asr #17
    3aa0:	muls	r0, r0, r8
    3aa4:	ands	pc, r4, sp, asr #17
    3aa8:	tstls	r1, r0, asr #16
    3aac:			; <UNDEFINED> instruction: 0x1690f8df
    3ab0:			; <UNDEFINED> instruction: 0xf8df9004
    3ab4:	ldrbtmi	r0, [r9], #-1680	; 0xfffff970
    3ab8:	andgt	lr, r2, #3358720	; 0x334000
    3abc:	rscvc	pc, pc, #64, 12	; 0x4000000
    3ac0:	strls	r4, [r0], #-1144	; 0xfffffb88
    3ac4:			; <UNDEFINED> instruction: 0xf7ff30d0
    3ac8:			; <UNDEFINED> instruction: 0xf8dfe8ee
    3acc:	ldrbtmi	r3, [fp], #-1660	; 0xfffff984
    3ad0:	bcs	1dd40 <nf_ns_user_prefix@@Base+0xb580>
    3ad4:	andhi	pc, r7, #0
    3ad8:			; <UNDEFINED> instruction: 0x4670f8df
    3adc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3ae0:			; <UNDEFINED> instruction: 0x866cf8df
    3ae4:	ldrbtmi	r2, [ip], #-776	; 0xfffffcf8
    3ae8:			; <UNDEFINED> instruction: 0xc668f8df
    3aec:			; <UNDEFINED> instruction: 0xf10444f8
    3af0:	ldrbtmi	r0, [ip], #3024	; 0xbd0
    3af4:			; <UNDEFINED> instruction: 0xf8cd9202
    3af8:	vst4.8	{d28-d31}, [pc], r4
    3afc:			; <UNDEFINED> instruction: 0x4641627f
    3b00:			; <UNDEFINED> instruction: 0xf8cd4658
    3b04:	strtcc	r9, [ip], #0
    3b08:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b0c:			; <UNDEFINED> instruction: 0xf8df9a0b
    3b10:	strbmi	r3, [r1], -r8, asr #12
    3b14:			; <UNDEFINED> instruction: 0xf8cd4658
    3b18:	ldrbtmi	r9, [fp], #-0
    3b1c:	movwls	r9, #4610	; 0x1202
    3b20:	rscsvc	pc, r1, #64, 12	; 0x4000000
    3b24:			; <UNDEFINED> instruction: 0xf7ff2308
    3b28:	bls	2bde28 <EXEC_NAME@@Base+0x297e20>
    3b2c:			; <UNDEFINED> instruction: 0x362cf8df
    3b30:			; <UNDEFINED> instruction: 0xf8cd4620
    3b34:	strbmi	r9, [r1], -r0
    3b38:	andls	r4, r2, #2063597568	; 0x7b000000
    3b3c:	andcs	r9, r7, #67108864	; 0x4000000
    3b40:	andls	r2, r3, #8, 6	; 0x20000000
    3b44:	rsceq	pc, fp, #268435460	; 0x10000004
    3b48:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b4c:			; <UNDEFINED> instruction: 0x3610f8df
    3b50:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3b54:			; <UNDEFINED> instruction: 0xf8d2681a
    3b58:			; <UNDEFINED> instruction: 0x07922094
    3b5c:	ldmdavs	sl, {r0, r2, r8, sl, ip, lr, pc}^
    3b60:	ldmvs	fp, {r1, r3, r4, r8, fp, ip, sp, pc}
    3b64:			; <UNDEFINED> instruction: 0xf0402b00
    3b68:	sfmls	f0, 1, [r9], {111}	; 0x6f
    3b6c:			; <UNDEFINED> instruction: 0xf0064620
    3b70:			; <UNDEFINED> instruction: 0xf8dffafd
    3b74:	ldrbtmi	r3, [fp], #-1520	; 0xfffffa10
    3b78:	ldrdcs	lr, [r0], -r3
    3b7c:			; <UNDEFINED> instruction: 0xf00c6f91
    3b80:	qadd8mi	pc, r0, fp	; <UNPREDICTABLE>
    3b84:	ldc2	0, cr15, [r2], #-36	; 0xffffffdc
    3b88:			; <UNDEFINED> instruction: 0xf04fe02b
    3b8c:	bls	16c63e0 <EXEC_NAME@@Base+0x16a03d8>
    3b90:	ldmdavs	r3!, {r4, r6, r9, sl, lr}
    3b94:			; <UNDEFINED> instruction: 0xf040429a
    3b98:	subslt	r8, sp, r4, ror r2
    3b9c:	svchi	0x00f0e8bd
    3ba0:			; <UNDEFINED> instruction: 0x07da683b
    3ba4:	cfldr64ge	mvdx15, [r3], #508	; 0x1fc
    3ba8:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
    3bac:	addshi	pc, ip, r0
    3bb0:	ldrdcc	pc, [r0], -sl
    3bb4:	svccs	0x00006a9f
    3bb8:	cfstrdge	mvd15, [r9], #508	; 0x1fc
    3bbc:	beq	43fd00 <EXEC_NAME@@Base+0x419cf8>
    3bc0:			; <UNDEFINED> instruction: 0xf8dfe00f
    3bc4:			; <UNDEFINED> instruction: 0xf04215a4
    3bc8:	strtmi	r0, [r8], -r1, lsl #4
    3bcc:	addscs	pc, r4, r7, asr #17
    3bd0:			; <UNDEFINED> instruction: 0xf0044479
    3bd4:	stmdacs	r0, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    3bd8:	rscshi	pc, r4, r0
    3bdc:	beq	2ffd20 <EXEC_NAME@@Base+0x2d9d18>
    3be0:			; <UNDEFINED> instruction: 0xf8df2700
    3be4:	ldrbmi	r4, [r2], -r8, lsl #11
    3be8:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    3bec:			; <UNDEFINED> instruction: 0xf7ff6861
    3bf0:	stmdavs	r3!, {r1, r2, r7, r9, fp, sp, lr, pc}
    3bf4:	ldrdeq	pc, [ip], r3
    3bf8:			; <UNDEFINED> instruction: 0xf7ffb108
    3bfc:	ldrtmi	lr, [r8], -r2, asr #17
    3c00:	b	ffd41c04 <EXEC_NAME@@Base+0xffd1bbfc>
    3c04:	strbmi	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3c08:	cdp2	0, 5, cr15, cr10, cr0, {0}
    3c0c:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    3c10:	blx	ff7bfc2e <EXEC_NAME@@Base+0xff799c26>
    3c14:			; <UNDEFINED> instruction: 0xf7ff6820
    3c18:	stmdavs	r8!, {r2, r4, r5, r7, fp, sp, lr, pc}
    3c1c:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c20:			; <UNDEFINED> instruction: 0xf7ff68a0
    3c24:	stmiavs	r0!, {r1, r2, r3, r5, r7, fp, sp, lr, pc}^
    3c28:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c2c:			; <UNDEFINED> instruction: 0xf000e7af
    3c30:			; <UNDEFINED> instruction: 0xf04ffc27
    3c34:	str	r0, [sl, fp, lsl #20]!
    3c38:	ldrdeq	pc, [ip], r8
    3c3c:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c40:			; <UNDEFINED> instruction: 0xf8c82300
    3c44:			; <UNDEFINED> instruction: 0xf04f308c
    3c48:	smladcs	r0, r4, sl, r0
    3c4c:			; <UNDEFINED> instruction: 0xf04fe7c9
    3c50:	bfi	r0, r4, #20, #4
    3c54:	beq	4ffd98 <EXEC_NAME@@Base+0x4d9d90>
    3c58:	strb	r2, [r2, r0, lsl #14]
    3c5c:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c60:	addeq	pc, ip, r9, asr #17
    3c64:			; <UNDEFINED> instruction: 0xf10de4c6
    3c68:	andcs	r0, r3, r8, asr r8
    3c6c:			; <UNDEFINED> instruction: 0xf7ff4642
    3c70:	stmdacs	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    3c74:	cfstrdge	mvd15, [pc], {127}	; 0x7f
    3c78:	movwcs	lr, #27096	; 0x69d8
    3c7c:			; <UNDEFINED> instruction: 0x232ae9c7
    3c80:			; <UNDEFINED> instruction: 0xf8dfe4c9
    3c84:			; <UNDEFINED> instruction: 0xf10d74f0
    3c88:			; <UNDEFINED> instruction: 0xf10d0948
    3c8c:	bge	c05da4 <EXEC_NAME@@Base+0xbdfd9c>
    3c90:	andcs	r4, r3, pc, ror r4
    3c94:	cfstrdmi	mvd15, [r1], #-316	; 0xfffffec4
    3c98:	ldrtmi	r9, [r9], -r9, lsl #4
    3c9c:	lfmpl	f7, 3, [r5], #768	; 0x300
    3ca0:	andcc	pc, r0, r9, asr #17
    3ca4:	andcc	pc, r0, r8, asr #17
    3ca8:	andgt	pc, r4, r9, asr #17
    3cac:	bl	fe8c1cb0 <EXEC_NAME@@Base+0xfe89bca8>
    3cb0:			; <UNDEFINED> instruction: 0xf0002800
    3cb4:			; <UNDEFINED> instruction: 0xf04f809d
    3cb8:	and	r0, r3, sl, lsl #16
    3cbc:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    3cc0:	cfldrsge	mvf15, [r8], #252	; 0xfc
    3cc4:	strbmi	r2, [r8], -r0, lsl #2
    3cc8:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ccc:	cdp2	0, 11, cr15, cr0, cr0, {0}
    3cd0:	rscsle	r2, r3, r0, lsl #16
    3cd4:	strt	r4, [sp], #1664	; 0x680
    3cd8:	cmple	sl, r0, lsl #16
    3cdc:	tstvc	r0, r1, asr #32	; <UNPREDICTABLE>
    3ce0:			; <UNDEFINED> instruction: 0xf43f2a00
    3ce4:	strbt	sl, [r9], #3312	; 0xcf0
    3ce8:			; <UNDEFINED> instruction: 0xf04f461f
    3cec:			; <UNDEFINED> instruction: 0xe7780a10
    3cf0:	movteq	pc, #35	; 0x23	; <UNPREDICTABLE>
    3cf4:			; <UNDEFINED> instruction: 0xf8dfe503
    3cf8:	strtmi	r1, [r8], -r0, lsl #9
    3cfc:			; <UNDEFINED> instruction: 0xf0044479
    3d00:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    3d04:	cfstrdge	mvd15, [lr, #-252]!	; 0xffffff04
    3d08:	strb	r2, [sl, -r0, lsl #14]!
    3d0c:			; <UNDEFINED> instruction: 0xf0099809
    3d10:			; <UNDEFINED> instruction: 0xf8dffb6d
    3d14:			; <UNDEFINED> instruction: 0xf04f3468
    3d18:	ldrbtmi	r0, [fp], #-2581	; 0xfffff5eb
    3d1c:	ldrdcs	lr, [r0], -r3
    3d20:			; <UNDEFINED> instruction: 0xf00c6f91
    3d24:	strbmi	pc, [r8], -r9, asr #29	; <UNPREDICTABLE>
    3d28:	blx	193fd5c <EXEC_NAME@@Base+0x1919d54>
    3d2c:	andcs	lr, r0, r9, asr r7
    3d30:	bcs	ff981638 <EXEC_NAME@@Base+0xff95b630>
    3d34:	bl	1641d38 <EXEC_NAME@@Base+0x161bd30>
    3d38:	vpadd.i8	d26, d2, d2
    3d3c:			; <UNDEFINED> instruction: 0x463912b6
    3d40:	bleq	3fe84 <EXEC_NAME@@Base+0x19e7c>
    3d44:	blge	4be480 <EXEC_NAME@@Base+0x498478>
    3d48:	andcs	r9, r1, sl
    3d4c:	bl	1641d50 <EXEC_NAME@@Base+0x161bd48>
    3d50:			; <UNDEFINED> instruction: 0xf0402800
    3d54:	stmdals	sl, {r0, r1, r3, r4, r5, r6, r7, pc}
    3d58:	bl	11c1d5c <EXEC_NAME@@Base+0x119bd54>
    3d5c:			; <UNDEFINED> instruction: 0xf8dfe47a
    3d60:	vst3.8	{d17-d19}, [pc :128], r0
    3d64:			; <UNDEFINED> instruction: 0xf8da7380
    3d68:	vhadd.s8	d20, d1, d12
    3d6c:			; <UNDEFINED> instruction: 0xf8df0263
    3d70:	ldrbtmi	r0, [r9], #-1044	; 0xfffffbec
    3d74:	strbmi	r9, [pc], -r1, lsl #2
    3d78:	strne	pc, [ip], #-2271	; 0xfffff721
    3d7c:	strls	r4, [r2], #-1144	; 0xfffffb88
    3d80:			; <UNDEFINED> instruction: 0xf8cd30ac
    3d84:	ldrbtmi	r9, [r9], #-0
    3d88:	beq	4ffecc <EXEC_NAME@@Base+0x4d9ec4>
    3d8c:	svc	0x008af7fe
    3d90:	bcs	3da34 <EXEC_NAME@@Base+0x17a2c>
    3d94:	cfldrsge	mvf15, [r2], {127}	; 0x7f
    3d98:	blmi	fff3cfec <EXEC_NAME@@Base+0xfff16fe4>
    3d9c:	stceq	0, cr15, [r0], {79}	; 0x4f
    3da0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3da4:	ldrdvc	lr, [r0], -r3
    3da8:			; <UNDEFINED> instruction: 0xf8d76899
    3dac:			; <UNDEFINED> instruction: 0xf8c32094
    3db0:			; <UNDEFINED> instruction: 0xf00200a8
    3db4:			; <UNDEFINED> instruction: 0xf8c30021
    3db8:	stmdacs	r0!, {r2, r3, r5, r7, ip}
    3dbc:			; <UNDEFINED> instruction: 0xcc27e9c3
    3dc0:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {1}
    3dc4:	ldrbtmi	r4, [fp], #-3058	; 0xfffff40e
    3dc8:	ldmdavs	sl, {r0, r1, r3, r4, fp, sp, lr}
    3dcc:			; <UNDEFINED> instruction: 0x3094f8d2
    3dd0:			; <UNDEFINED> instruction: 0xf14007d9
    3dd4:			; <UNDEFINED> instruction: 0xf043809a
    3dd8:			; <UNDEFINED> instruction: 0xf8c20302
    3ddc:	blmi	ffb50034 <EXEC_NAME@@Base+0xffb2a02c>
    3de0:	movwls	r4, #42107	; 0xa47b
    3de4:	movwcs	lr, #5435	; 0x153b
    3de8:			; <UNDEFINED> instruction: 0xf8c94601
    3dec:	ldrb	r3, [fp], #-104	; 0xffffff98
    3df0:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3df4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    3df8:	svcge	0x005df47f
    3dfc:	b	1741e00 <EXEC_NAME@@Base+0x171bdf8>
    3e00:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3e04:	teqhi	pc, r0	; <UNPREDICTABLE>
    3e08:			; <UNDEFINED> instruction: 0xf43f1c43
    3e0c:	usaxmi	sl, r2, r4
    3e10:			; <UNDEFINED> instruction: 0xf7ff4651
    3e14:	strb	lr, [lr, -r8, asr #17]
    3e18:	andscs	r6, lr, fp, lsl r8
    3e1c:			; <UNDEFINED> instruction: 0xf8d34fde
    3e20:			; <UNDEFINED> instruction: 0xf7ff9018
    3e24:	ldrbtmi	lr, [pc], #-2110	; 3e2c <ntfs_check_empty_dir@plt+0x980>
    3e28:	svcge	0x004b9700
    3e2c:	ldrmi	r2, [r9], -r0, asr #6
    3e30:			; <UNDEFINED> instruction: 0xf1b02201
    3e34:	ldrtmi	r0, [r8], -r0, lsl #24
    3e38:			; <UNDEFINED> instruction: 0xf44fbfd8
    3e3c:	strbmi	r5, [ip, #3200]	; 0xc80
    3e40:	strbmi	fp, [ip], r8, lsr #30
    3e44:	andgt	pc, r4, sp, asr #17
    3e48:	bl	341e4c <EXEC_NAME@@Base+0x31be44>
    3e4c:			; <UNDEFINED> instruction: 0x46284639
    3e50:	blx	fe4bfe68 <EXEC_NAME@@Base+0xfe499e60>
    3e54:			; <UNDEFINED> instruction: 0xf43f2800
    3e58:	ldrb	sl, [r5, -sp, asr #25]
    3e5c:	ldrbtmi	r4, [sl], #-2767	; 0xfffff531
    3e60:	stmibmi	pc, {r2, r4, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    3e64:	beq	3ffa8 <EXEC_NAME@@Base+0x19fa0>
    3e68:	orrcs	r4, r0, #13500416	; 0xce0000
    3e6c:	tstls	r1, r9, ror r4
    3e70:	ldrbtmi	r4, [r8], #-2509	; 0xfffff633
    3e74:	andge	pc, r0, sp, asr #17
    3e78:	addsvc	pc, r3, #64, 12	; 0x4000000
    3e7c:	sbccc	r4, r0, r9, ror r4
    3e80:	eorge	pc, ip, sp, asr #17
    3e84:	svc	0x000ef7fe
    3e88:	bmi	ff23d3d8 <EXEC_NAME@@Base+0xff2173d0>
    3e8c:	andls	r4, sl, #2046820352	; 0x7a000000
    3e90:	stmibmi	r7, {r1, r5, r6, r7, sl, sp, lr, pc}^
    3e94:	orrvc	pc, r0, #1325400064	; 0x4f000000
    3e98:			; <UNDEFINED> instruction: 0xf64048c6
    3e9c:	ldrbtmi	r6, [r9], #-764	; 0xfffffd04
    3ea0:	smlabtvc	r0, sp, r9, lr
    3ea4:	ldrbtmi	r4, [r8], #-2500	; 0xfffff63c
    3ea8:	ldrbtmi	r3, [r9], #-180	; 0xffffff4c
    3eac:	mrc	7, 7, APSR_nzcv, cr10, cr14, {7}
    3eb0:	stmibmi	r2, {r7, sl, sp, lr, pc}^
    3eb4:	sbcsvs	r2, r8, #268435456	; 0x10000000
    3eb8:	addsvs	r4, sl, #40, 12	; 0x2800000
    3ebc:			; <UNDEFINED> instruction: 0xf0044479
    3ec0:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    3ec4:	svcge	0x0020f47f
    3ec8:	movwcs	r4, #35261	; 0x89bd
    3ecc:	vtst.8	d20, d17, d29
    3ed0:	ldrbtmi	r0, [r9], #-639	; 0xfffffd81
    3ed4:	smlabtge	r0, sp, r9, lr
    3ed8:	ldrbtmi	r4, [r8], #-2491	; 0xfffff645
    3edc:	ldrbtmi	r3, [r9], #-172	; 0xffffff54
    3ee0:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3ee4:	bmi	fee7d0e4 <EXEC_NAME@@Base+0xfee570dc>
    3ee8:	ldrb	r4, [r5, #1146]!	; 0x47a
    3eec:			; <UNDEFINED> instruction: 0x46494cb8
    3ef0:	ldrbmi	r9, [r8], -r3, lsl #6
    3ef4:	andls	r4, r2, #124, 8	; 0x7c000000
    3ef8:			; <UNDEFINED> instruction: 0xf8cd2308
    3efc:			; <UNDEFINED> instruction: 0xf6408000
    3f00:	strls	r7, [r1], #-747	; 0xfffffd15
    3f04:	mcr	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3f08:	ldmibmi	r2!, {r0, r1, r4, r5, r7, r8, sl, sp, lr, pc}
    3f0c:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    3f10:	addscc	pc, r4, r2, asr #17
    3f14:	tstls	sl, r9, ror r4
    3f18:			; <UNDEFINED> instruction: 0xf8d9e4a1
    3f1c:	strbmi	r1, [r0], -r0, rrx
    3f20:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f24:			; <UNDEFINED> instruction: 0xf0402800
    3f28:			; <UNDEFINED> instruction: 0xf8d9809d
    3f2c:	blcs	100b4 <ntfs_check_empty_dir@plt+0xcc08>
    3f30:	cfstrdge	mvd15, [r9, #-508]!	; 0xfffffe04
    3f34:	stmiapl	r0!, {r3, r5, r7, r8, r9, fp, lr}^
    3f38:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f3c:	andscs	r4, r8, #171008	; 0x29c00
    3f40:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    3f44:			; <UNDEFINED> instruction: 0xf7ff6818
    3f48:	ldrb	lr, [ip, #-2572]	; 0xfffff5f4
    3f4c:	addslt	pc, r0, #14614528	; 0xdf0000
    3f50:	orrvc	pc, r0, #1325400064	; 0x4f000000
    3f54:	addge	pc, ip, #14614528	; 0xdf0000
    3f58:	eorsvc	pc, r4, #64, 12	; 0x4000000
    3f5c:			; <UNDEFINED> instruction: 0xf8df44fb
    3f60:	ldrbtmi	ip, [sl], #648	; 0x288
    3f64:	bleq	fe740398 <EXEC_NAME@@Base+0xfe71a390>
    3f68:			; <UNDEFINED> instruction: 0x970244fc
    3f6c:			; <UNDEFINED> instruction: 0x46514658
    3f70:	andgt	pc, r4, sp, asr #17
    3f74:	strls	r2, [r0, -r0, lsl #14]
    3f78:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    3f7c:	ldrdcc	pc, [r0], -r9
    3f80:			; <UNDEFINED> instruction: 0xf47f2b01
    3f84:	bmi	fe66fb2c <EXEC_NAME@@Base+0xfe649b24>
    3f88:	svcmi	0x00992300
    3f8c:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
    3f90:	ldrbtmi	r9, [pc], #-768	; 3f98 <ntfs_check_empty_dir@plt+0xaec>
    3f94:	ldrbmi	r9, [r8], -r2, lsl #4
    3f98:			; <UNDEFINED> instruction: 0xf6402380
    3f9c:	smladxls	r1, r6, r2, r7
    3fa0:	mcr	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3fa4:	ldmibmi	r3, {r0, r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}
    3fa8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    3fac:	subgt	pc, r8, #14614528	; 0xdf0000
    3fb0:	rscvs	pc, r8, #64, 12	; 0x4000000
    3fb4:	tstls	r1, r9, ror r4
    3fb8:	ldmibmi	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
    3fbc:	strls	r9, [r2, -r0]
    3fc0:	ldrbtmi	r4, [r9], #-1632	; 0xfffff9a0
    3fc4:			; <UNDEFINED> instruction: 0xf7fe30b4
    3fc8:			; <UNDEFINED> instruction: 0xf7ffee6e
    3fcc:	strdcs	fp, [r0, -r3]
    3fd0:	b	a41fd4 <EXEC_NAME@@Base+0xa1bfcc>
    3fd4:			; <UNDEFINED> instruction: 0xf43f2800
    3fd8:	ldmdavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, sp, pc}
    3fdc:			; <UNDEFINED> instruction: 0xf47f2b01
    3fe0:	stmmi	r7, {r0, r3, r5, r6, r7, r8, r9, fp, sp, pc}
    3fe4:			; <UNDEFINED> instruction: 0xf0004478
    3fe8:	stmdacs	r0, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    3fec:	blge	ff8410f0 <EXEC_NAME@@Base+0xff81b0e8>
    3ff0:	bllt	ff841ff4 <EXEC_NAME@@Base+0xff81bfec>
    3ff4:	andcs	r4, r0, #2146304	; 0x20c000
    3ff8:	vst2.32	{d20-d21}, [pc], r3
    3ffc:	ldrbtmi	r7, [r9], #-896	; 0xfffffc80
    4000:	stmibmi	r2, {r0, r8, ip, pc}
    4004:	andls	r4, r0, #120, 8	; 0x78000000
    4008:			; <UNDEFINED> instruction: 0xf64030b4
    400c:	ldrbtmi	r7, [r9], #-514	; 0xfffffdfe
    4010:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    4014:	bllt	ff3c2018 <EXEC_NAME@@Base+0xff39c010>
    4018:	beq	58015c <EXEC_NAME@@Base+0x55a154>
    401c:	ldmdbmi	ip!, {r0, r5, r6, r7, r8, sl, sp, lr, pc}^
    4020:	ldmdami	ip!, {r3, r8, r9, sp}^
    4024:	rsceq	pc, r4, #268435460	; 0x10000004
    4028:			; <UNDEFINED> instruction: 0xf8df4479
    402c:	smlattls	r1, ip, r1, ip
    4030:	ldmdbmi	sl!, {r3, r4, r5, r6, sl, lr}^
    4034:			; <UNDEFINED> instruction: 0xf8cd44fc
    4038:	adccc	sl, ip, r0
    403c:	andgt	pc, r8, sp, asr #17
    4040:			; <UNDEFINED> instruction: 0xf7fe4479
    4044:	ldrb	lr, [r1], #3632	; 0xe30
    4048:	ldrsbgt	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
    404c:	andls	r4, r0, #68157440	; 0x4100000
    4050:	ldrbtmi	r4, [ip], #1568	; 0x620
    4054:	vcgt.s8	d18, d17, d0
    4058:			; <UNDEFINED> instruction: 0xf8cd02ee
    405c:			; <UNDEFINED> instruction: 0xf7fec004
    4060:	str	lr, [r2, #3618]	; 0xe22
    4064:	orrcs	r4, r0, #1818624	; 0x1bc000
    4068:			; <UNDEFINED> instruction: 0xf640486f
    406c:	ldrbtmi	r7, [r9], #-732	; 0xfffffd24
    4070:	smlabthi	r0, sp, r9, lr
    4074:	ldrbtmi	r4, [r8], #-2413	; 0xfffff693
    4078:	ldrbtmi	r3, [r9], #-208	; 0xffffff30
    407c:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    4080:			; <UNDEFINED> instruction: 0xf7fee4c1
    4084:	bmi	1abfc4c <EXEC_NAME@@Base+0x1a99c44>
    4088:			; <UNDEFINED> instruction: 0xf8cd4639
    408c:	ldrtmi	r8, [r8], -r0
    4090:			; <UNDEFINED> instruction: 0xf7ff447a
    4094:	andcs	lr, r1, lr, lsl r9
    4098:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    409c:	strdeq	r2, [r2], -sl
    40a0:	andeq	r0, r0, ip, ror #5
    40a4:	andeq	lr, r0, r4, lsr ip
    40a8:	andeq	r0, r0, r0, lsl r3
    40ac:	andeq	r2, r2, lr, asr #24
    40b0:	andeq	r0, r0, pc, asr pc
    40b4:	andeq	r2, r2, r6, asr #23
    40b8:	andeq	lr, r0, r0, ror r9
    40bc:	andeq	r2, r2, r0, ror #22
    40c0:	strdeq	lr, [r0], -r4
    40c4:	andeq	r2, r2, lr, ror #21
    40c8:	andeq	r2, r2, r8, lsl #21
    40cc:	andeq	r2, r2, r6, lsr sl
    40d0:	ldrdeq	r2, [r2], -r0
    40d4:	andeq	r2, r2, lr, lsl #19
    40d8:	andeq	r2, r2, r0, ror r9
    40dc:	andeq	r2, r2, r0, ror #18
    40e0:	andeq	r2, r2, r8, lsl r9
    40e4:	andeq	lr, r0, r8, lsr #16
    40e8:	strdeq	r2, [r2], -r6
    40ec:	ldrdeq	r2, [r2], -ip
    40f0:	andeq	r1, r2, r6, lsl sl
    40f4:			; <UNDEFINED> instruction: 0x000228b0
    40f8:	andeq	r2, r2, r8, lsr #14
    40fc:	andeq	lr, r0, r2, ror sl
    4100:	andeq	r2, r2, r8, lsl r8
    4104:	andeq	r0, r1, lr, asr #24
    4108:	andeq	lr, r0, r4, lsl sl
    410c:	andeq	lr, r0, r2, lsr #20
    4110:	andeq	r2, r2, r0, asr #15
    4114:	andeq	r2, r2, r8, ror #12
    4118:	andeq	r2, r2, r6, ror #14
    411c:	andeq	r2, r2, r6, asr #14
    4120:			; <UNDEFINED> instruction: 0x0000e1b4
    4124:	strheq	lr, [r0], -lr	; <UNPREDICTABLE>
    4128:	muleq	r0, ip, r1
    412c:	andeq	lr, r0, sl, lsr #3
    4130:			; <UNDEFINED> instruction: 0x0000ebb4
    4134:	andeq	r2, r2, r2, ror #13
    4138:	andeq	lr, r0, r6, ror r6
    413c:	muleq	r0, r6, fp
    4140:	andeq	lr, r0, r2, lsl r1
    4144:	andeq	lr, r0, r8, lsr #32
    4148:	andeq	r2, r2, sl, lsl #13
    414c:	andeq	lr, r0, r2
    4150:	ldrdeq	lr, [r0], -ip
    4154:	andeq	lr, r0, sl, ror #22
    4158:	andeq	lr, r0, sl, asr fp
    415c:	andeq	lr, r0, r0, asr fp
    4160:	andeq	r2, r2, r8, lsl #12
    4164:	andeq	r2, r2, r2, ror #11
    4168:	andeq	lr, r0, r0, ror r7
    416c:	andeq	r2, r2, r0, ror r5
    4170:	andeq	r2, r2, ip, asr #10
    4174:	andeq	lr, r0, r8, lsl #9
    4178:	andeq	lr, r0, ip, lsr #12
    417c:	andeq	r2, r2, lr, lsr r4
    4180:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    4184:	andeq	sp, r0, ip, ror #26
    4188:	andeq	sp, r0, r2, asr #28
    418c:			; <UNDEFINED> instruction: 0x000223b8
    4190:	muleq	r2, r2, r3
    4194:	andeq	lr, r0, r4, asr #5
    4198:	andeq	lr, r0, r6, lsl #10
    419c:	muleq	r0, r6, r2
    41a0:	andeq	lr, r0, ip, ror #9
    41a4:	andeq	sp, r0, r6, ror ip
    41a8:	andeq	sp, r0, ip, asr #26
    41ac:	andeq	lr, r0, r8, asr #3
    41b0:	andeq	lr, r0, r2, lsl #8
    41b4:	andeq	sp, r0, r2, asr #24
    41b8:	andeq	sp, r0, lr, lsl sp
    41bc:	andeq	lr, r0, r8, lsr r4
    41c0:	andeq	lr, r0, r6, lsr #8
    41c4:	andeq	sp, r0, lr, lsl #24
    41c8:	andeq	sp, r0, sl, ror #25
    41cc:			; <UNDEFINED> instruction: 0x000106bc
    41d0:	andeq	lr, r0, r0, lsl r7
    41d4:			; <UNDEFINED> instruction: 0x0000e1bc
    41d8:	strdeq	r0, [r0], -ip
    41dc:	andeq	r2, r2, r2, asr #1
    41e0:	andeq	sp, r0, ip, lsl #23
    41e4:	andeq	sp, r0, r6, ror #24
    41e8:	ldrdeq	lr, [r0], -r4
    41ec:	andeq	lr, r0, r6, asr #3
    41f0:	ldrdeq	lr, [r0], -sl
    41f4:	ldrdeq	lr, [r0], -r4
    41f8:	andeq	sp, r0, r0, lsr fp
    41fc:	andeq	sp, r0, r6, lsl #24
    4200:	andeq	lr, r0, r0, lsl #6
    4204:			; <UNDEFINED> instruction: 0x0000e2be
    4208:	andeq	sp, r0, r4, ror #21
    420c:			; <UNDEFINED> instruction: 0x0000dbba
    4210:	andeq	lr, r0, r4, asr #4
    4214:			; <UNDEFINED> instruction: 0x0000dab8
    4218:	andeq	lr, r0, r8, ror r3
    421c:	andeq	sp, r0, r8, lsl #23
    4220:	andeq	lr, r0, r2, asr r6
    4224:	andeq	lr, r0, sl, ror #10
    4228:	andeq	sp, r0, r2, ror sl
    422c:	andeq	sp, r0, lr, asr #22
    4230:	muleq	r0, r8, r0
    4234:	bleq	40378 <EXEC_NAME@@Base+0x1a370>
    4238:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    423c:	strbtmi	fp, [sl], -r2, lsl #24
    4240:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4244:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    4248:	ldrmi	sl, [sl], #776	; 0x308
    424c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4250:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    4254:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    4258:			; <UNDEFINED> instruction: 0xf85a4b06
    425c:	stmdami	r6, {r0, r1, ip, sp}
    4260:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4264:	svc	0x000cf7fe
    4268:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    426c:	andeq	r1, r2, ip, asr sl
    4270:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4274:	andeq	r0, r0, ip, lsl #6
    4278:	andeq	r0, r0, r4, lsr #6
    427c:	ldr	r3, [pc, #20]	; 4298 <ntfs_check_empty_dir@plt+0xdec>
    4280:	ldr	r2, [pc, #20]	; 429c <ntfs_check_empty_dir@plt+0xdf0>
    4284:	add	r3, pc, r3
    4288:	ldr	r2, [r3, r2]
    428c:	cmp	r2, #0
    4290:	bxeq	lr
    4294:	b	30b0 <__gmon_start__@plt>
    4298:	andeq	r1, r2, ip, lsr sl
    429c:	andeq	r0, r0, r8, lsl #6
    42a0:	blmi	1d62c0 <EXEC_NAME@@Base+0x1b02b8>
    42a4:	bmi	1d548c <EXEC_NAME@@Base+0x1af484>
    42a8:	addmi	r4, r3, #2063597568	; 0x7b000000
    42ac:	andle	r4, r3, sl, ror r4
    42b0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    42b4:	ldrmi	fp, [r8, -r3, lsl #2]
    42b8:	svclt	0x00004770
    42bc:			; <UNDEFINED> instruction: 0x00021eb0
    42c0:	andeq	r1, r2, ip, lsr #29
    42c4:	andeq	r1, r2, r8, lsl sl
    42c8:	andeq	r0, r0, r0, ror #5
    42cc:	blmi	2562f4 <EXEC_NAME@@Base+0x2302ec>
    42d0:	bmi	2554b8 <EXEC_NAME@@Base+0x22f4b0>
    42d4:	bne	6554c8 <EXEC_NAME@@Base+0x62f4c0>
    42d8:	addne	r4, r9, sl, ror r4
    42dc:	bicsvc	lr, r1, r1, lsl #22
    42e0:	andle	r1, r3, r9, asr #32
    42e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    42e8:	ldrmi	fp, [r8, -r3, lsl #2]
    42ec:	svclt	0x00004770
    42f0:	andeq	r1, r2, r4, lsl #29
    42f4:	andeq	r1, r2, r0, lsl #29
    42f8:	andeq	r1, r2, ip, ror #19
    42fc:	andeq	r0, r0, r0, lsr r3
    4300:	blmi	2b1728 <EXEC_NAME@@Base+0x28b720>
    4304:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4308:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    430c:	blmi	2728c0 <EXEC_NAME@@Base+0x24c8b8>
    4310:	ldrdlt	r5, [r3, -r3]!
    4314:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4318:			; <UNDEFINED> instruction: 0xf7fe6818
    431c:			; <UNDEFINED> instruction: 0xf7ffecdc
    4320:	blmi	1c4224 <EXEC_NAME@@Base+0x19e21c>
    4324:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4328:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    432c:	andeq	r1, r2, lr, asr #28
    4330:			; <UNDEFINED> instruction: 0x000219bc
    4334:	ldrdeq	r0, [r0], -ip
    4338:	andeq	r1, r2, sl, ror #25
    433c:	andeq	r1, r2, lr, lsr #28
    4340:	svclt	0x0000e7c4
    4344:	andeq	r0, r0, r0
    4348:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    434c:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    4350:	rsble	r2, r2, r0, lsl #16
    4354:	push	{r0, r1, r7, r8, fp, sp, lr}
    4358:	ldmib	r0, {r4, r5, r6, r7, r8, r9, lr}^
    435c:	ldmib	r0, {r1, r4, r5, r8, r9, sl, sp, lr}^
    4360:			; <UNDEFINED> instruction: 0x2e008918
    4364:	movwcc	lr, #2497	; 0x9c1
    4368:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
    436c:	stmdbhi	r2, {r0, r6, r7, r8, fp, sp, lr, pc}
    4370:			; <UNDEFINED> instruction: 0x2600bfbc
    4374:	stmib	r1, {r8, r9, sl, sp}^
    4378:	stmib	r1, {r2, r8, r9, sl, sp, lr}^
    437c:			; <UNDEFINED> instruction: 0xf8906706
    4380:			; <UNDEFINED> instruction: 0xf8902024
    4384:	bl	fec90420 <EXEC_NAME@@Base+0xfec6a418>
    4388:	ldrtle	r0, [r3], #-3075	; 0xfffff3fd
    438c:	abseqdp	f7, #4.0
    4390:	vpmax.u8	d15, d12, d7
    4394:	eoreq	pc, r0, #204, 2	; 0x33
    4398:	vseleq.f32	s30, s28, s12
    439c:	movweq	lr, #59971	; 0xea43
    43a0:	vpmax.s8	d15, d2, d22
    43a4:	blx	194ff8 <EXEC_NAME@@Base+0x16eff0>
    43a8:			; <UNDEFINED> instruction: 0xf8d0fc0c
    43ac:	ldmib	r0, {r7, sp}^
    43b0:	ldmib	r2, {r2, r4, r5, r9, sl, fp, sp, lr}^
    43b4:	rscseq	r7, r8, r8, lsl #4
    43b8:	bl	404708 <EXEC_NAME@@Base+0x3de700>
    43bc:	b	10843f4 <EXEC_NAME@@Base+0x105e3ec>
    43c0:	andvs	r7, r8, #1879048197	; 0x70000005
    43c4:	andeq	lr, r2, #68608	; 0x10c00
    43c8:	streq	lr, [r6], #-2844	; 0xfffff4e4
    43cc:	streq	lr, [lr, #-2883]	; 0xfffff4bd
    43d0:			; <UNDEFINED> instruction: 0xf1752c00
    43d4:	subvs	r0, sl, #0, 6
    43d8:	mvnseq	pc, #79	; 0x4f
    43dc:	andeq	pc, r0, pc, asr #32
    43e0:	strcs	fp, [r0], #-4028	; 0xfffff044
    43e4:	strbvs	r2, [fp], #-1280	; 0xfffffb00
    43e8:	strmi	lr, [ip, #-2497]	; 0xfffff63f
    43ec:	strmi	lr, [sl, #-2497]	; 0xfffff63f
    43f0:	mvnshi	lr, #12386304	; 0xbd0000
    43f4:			; <UNDEFINED> instruction: 0xf1c31a9b
    43f8:			; <UNDEFINED> instruction: 0xf1b30220
    43fc:	blx	987c84 <EXEC_NAME@@Base+0x961c7c>
    4400:	blx	203414 <EXEC_NAME@@Base+0x1dd40c>
    4404:	b	1340c14 <EXEC_NAME@@Base+0x131ac0c>
    4408:	svclt	0x005c0c02
    440c:			; <UNDEFINED> instruction: 0xfe0efa47
    4410:			; <UNDEFINED> instruction: 0x0c0eea4c
    4414:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, <illegal reg q3.5>
    4418:			; <UNDEFINED> instruction: 0xf06fe7c7
    441c:			; <UNDEFINED> instruction: 0x47700012
    4420:	andeq	r1, r2, lr, lsl #28
    4424:			; <UNDEFINED> instruction: 0x46024b15
    4428:	ldrbtmi	fp, [fp], #-1264	; 0xfffffb10
    442c:	ldmdavs	r9, {r0, r2, r7, r8, fp, sp, lr}
    4430:	movteq	pc, #69	; 0x45	; <UNPREDICTABLE>
    4434:	stfvse	f6, [r8, #524]	; 0x20c
    4438:	stmdavs	lr, {r3, r6, r7, r8, ip, sp, pc}
    443c:	mlami	r4, r6, r8, pc	; <UNPREDICTABLE>
    4440:			; <UNDEFINED> instruction: 0x6718e9d6
    4444:	stfeqd	f7, [r0], #-656	; 0xfffffd70
    4448:	stc2	10, cr15, [ip], {6}	; <UNPREDICTABLE>
    444c:			; <UNDEFINED> instruction: 0xf004fa06
    4450:			; <UNDEFINED> instruction: 0xf104fa07
    4454:	streq	pc, [r0, -r4, asr #3]!
    4458:			; <UNDEFINED> instruction: 0xf707fa26
    445c:	tsteq	ip, r1, asr #20
    4460:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, lr}
    4464:	tsteq	r1, r1, ror r1	; <UNPREDICTABLE>
    4468:			; <UNDEFINED> instruction: 0xf045bfa8
    446c:	vst2.16	{d16-d19}, [r3 :128], r0
    4470:	andcs	r6, r0, r0, lsl #6
    4474:	ldflte	f6, [r0], #588	; 0x24c
    4478:	svclt	0x00004770
    447c:	andeq	r1, r2, lr, lsr #26
    4480:	strdlt	fp, [fp], r0
    4484:			; <UNDEFINED> instruction: 0x26074c13
    4488:	ldrbtmi	r4, [ip], #-3347	; 0xfffff2ed
    448c:	stmdavs	r7!, {r0, r2, r3, r4, r5, r6, sl, lr}
    4490:	blx	b404ca <EXEC_NAME@@Base+0xb1a4c2>
    4494:	stmdavs	r1!, {r0, r4, r8, r9, fp, lr}
    4498:	stmiapl	sl!, {sl, sp}^
    449c:	blmi	42a0ac <EXEC_NAME@@Base+0x4040a4>
    44a0:	tstls	r7, r5, lsl r8
    44a4:	stmdbmi	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    44a8:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    44ac:	stmdbmi	pc, {r0, r8, ip, pc}	; <UNPREDICTABLE>
    44b0:	movwls	r4, #17530	; 0x447a
    44b4:	andls	r2, r3, #8, 6	; 0x20000000
    44b8:	strls	r4, [r8, #-1145]	; 0xfffffb87
    44bc:	andsvc	pc, r7, #64, 12	; 0x4000000
    44c0:	strls	r9, [r0], #-1542	; 0xfffff9fa
    44c4:	stmdami	sl, {r0, r2, ip, pc}
    44c8:			; <UNDEFINED> instruction: 0xf7fe4478
    44cc:	andlt	lr, fp, ip, ror #23
    44d0:	svclt	0x0000bdf0
    44d4:	andeq	r1, r2, sl, ror fp
    44d8:	andeq	r1, r2, r8, lsr r8
    44dc:	andeq	r0, r0, ip, asr #5
    44e0:	andeq	sp, r0, r0, lsr r7
    44e4:	andeq	sp, r0, sl, asr #14
    44e8:	andeq	sp, r0, r4, lsr r7
    44ec:	andeq	sp, r0, r0, lsl r7
    44f0:	andeq	sp, r0, r0, lsr #12
    44f4:			; <UNDEFINED> instruction: 0x4604b570
    44f8:	ldrbtmi	r4, [sp], #-3343	; 0xfffff2f1
    44fc:			; <UNDEFINED> instruction: 0xf103682b
    4500:			; <UNDEFINED> instruction: 0xf8d30294
    4504:	ldmdavs	r9, {r2, r3, r4, r7}
    4508:			; <UNDEFINED> instruction: 0xf8d36060
    450c:	eorvs	r3, r1, r0, lsr #1
    4510:	andcc	lr, r2, #196, 18	; 0x310000
    4514:	cdp2	0, 3, cr15, cr6, cr5, {0}
    4518:	stmiavs	r2, {r1, r2, r3, r5, fp, sp, lr}^
    451c:	ldrdpl	lr, [r1, -r0]
    4520:			; <UNDEFINED> instruction: 0xf8d66943
    4524:			; <UNDEFINED> instruction: 0x6125009c
    4528:	stmib	r4, {ip, sp}^
    452c:	mvnvs	r1, r5, lsl #4
    4530:	andcs	fp, r1, r8, lsl pc
    4534:	svclt	0x0000bd70
    4538:	andeq	r1, r2, lr, asr ip
    453c:	svcmi	0x00f0e92d
    4540:	mcrrmi	6, 9, r4, r7, cr0
    4544:	stclmi	6, cr4, [r7, #-616]	; 0xfffffd98
    4548:	ldrbtmi	fp, [ip], #-157	; 0xffffff63
    454c:	strtmi	r6, [r2], -r7, lsl #16
    4550:			; <UNDEFINED> instruction: 0xf8d75964
    4554:	stmdavs	r2!, {r2, r4, r7, ip, sp}
    4558:	svclt	0x004807dd
    455c:	andsls	r2, fp, #4194304	; 0x400000
    4560:	strmi	sp, [r6], -r2, lsr #8
    4564:			; <UNDEFINED> instruction: 0xf1b84689
    4568:	eorle	r0, pc, r0, lsl #30
    456c:	bls	995e78 <EXEC_NAME@@Base+0x96fe70>
    4570:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    4574:	stmdacs	r2, {r1, r2, r5, r8, r9, fp, ip, pc}
    4578:			; <UNDEFINED> instruction: 0xf5b3bf08
    457c:			; <UNDEFINED> instruction: 0x46057f30
    4580:	strcs	fp, [r1, -ip, lsl #30]
    4584:	cmnlt	pc, r0, lsl #14
    4588:	svceq	0x0000f1ba
    458c:			; <UNDEFINED> instruction: 0x4651d014
    4590:	ldrtmi	r4, [r0], -sl, ror #12
    4594:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    4598:	blle	54e5a0 <EXEC_NAME@@Base+0x528598>
    459c:	blls	19ea78 <EXEC_NAME@@Base+0x178a70>
    45a0:	blx	fed4b15c <EXEC_NAME@@Base+0xfed25154>
    45a4:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    45a8:			; <UNDEFINED> instruction: 0x46289a1b
    45ac:	addsmi	r6, sl, #2293760	; 0x230000
    45b0:	andslt	sp, sp, r1, asr #2
    45b4:	svchi	0x00f0e8bd
    45b8:	ldrbmi	r4, [r1], -sl, asr #12
    45bc:			; <UNDEFINED> instruction: 0xf7fe6830
    45c0:	strmi	lr, [r7], -r6, lsl #27
    45c4:	teqle	r8, r0, lsl #16
    45c8:	strb	r2, [sp, r0, lsl #10]!
    45cc:			; <UNDEFINED> instruction: 0xf7fe4608
    45d0:			; <UNDEFINED> instruction: 0x4683ec3e
    45d4:	rscsle	r2, r7, r0, lsl #16
    45d8:			; <UNDEFINED> instruction: 0xf7fe212f
    45dc:	strbmi	lr, [r1], -r6, lsl #29
    45e0:			; <UNDEFINED> instruction: 0xf880465a
    45e4:	ldrtmi	r8, [r8], -r0
    45e8:	ldcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    45ec:	cmplt	r0, r7, lsl #12
    45f0:			; <UNDEFINED> instruction: 0xf8d36833
    45f4:	bfieq	r3, r4, #1, #26
    45f8:	strcs	fp, [r1, #-3912]	; 0xfffff0b8
    45fc:			; <UNDEFINED> instruction: 0x4638d514
    4600:	mrc	7, 0, APSR_nzcv, cr14, cr14, {7}
    4604:	ldrbmi	fp, [r8], -r0, lsr #2
    4608:			; <UNDEFINED> instruction: 0xf7fe2500
    460c:			; <UNDEFINED> instruction: 0xe7cbebba
    4610:	ldrbmi	r9, [r8], -r6, lsr #22
    4614:	svclt	0x00082d02
    4618:	svcvc	0x0030f5b3
    461c:	strcs	fp, [r1, -ip, lsl #30]
    4620:			; <UNDEFINED> instruction: 0xf7fe2700
    4624:	str	lr, [lr, lr, lsr #23]!
    4628:	bls	995e34 <EXEC_NAME@@Base+0x96fe2c>
    462c:			; <UNDEFINED> instruction: 0xf7fe4630
    4630:			; <UNDEFINED> instruction: 0x4605ed7e
    4634:			; <UNDEFINED> instruction: 0xf7fee7e3
    4638:			; <UNDEFINED> instruction: 0x4601ec16
    463c:	ldrtmi	r4, [r0], -sl, ror #12
    4640:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    4644:	blle	20e64c <EXEC_NAME@@Base+0x1e8644>
    4648:	blls	19eb24 <EXEC_NAME@@Base+0x178b1c>
    464c:	subsmi	r1, sp, #962560	; 0xeb000
    4650:			; <UNDEFINED> instruction: 0x4638415d
    4654:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    4658:	ldrbmi	lr, [r5], -r6, lsr #15
    465c:	svclt	0x0000e7f9
    4660:	andeq	r1, r2, sl, ror r7
    4664:	andeq	r0, r0, ip, ror #5
    4668:			; <UNDEFINED> instruction: 0x4615b570
    466c:			; <UNDEFINED> instruction: 0xf7fe4606
    4670:	blmi	3ffc80 <EXEC_NAME@@Base+0x3d9c78>
    4674:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    4678:			; <UNDEFINED> instruction: 0xf8d3681b
    467c:	strmi	r1, [r4], -ip, lsl #1
    4680:	eorvs	r4, r2, r0, lsr r6
    4684:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    4688:	tstlt	r8, r8, lsr #32
    468c:	ldcllt	0, cr2, [r0, #-0]
    4690:	ldmdacs	pc, {r5, fp, sp, lr}^	; <UNPREDICTABLE>
    4694:	submi	fp, r0, #24, 30	; 0x60
    4698:	stmdami	r6, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    469c:	andcc	r4, r8, r8, ror r4
    46a0:	bl	ff5426a0 <EXEC_NAME@@Base+0xff51c698>
    46a4:	stmdacs	r0, {r3, r5, sp, lr}
    46a8:	stmdavs	r0!, {r4, r5, r6, r7, r8, ip, lr, pc}
    46ac:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    46b0:	andeq	r1, r2, r2, ror #21
    46b4:	andeq	sp, r0, ip, asr #8
    46b8:	mvnsmi	lr, sp, lsr #18
    46bc:	ldrmi	r4, [r4], -r5, lsl #12
    46c0:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    46c4:			; <UNDEFINED> instruction: 0x26004b19
    46c8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    46cc:	ldrdne	pc, [ip], r3
    46d0:	strtmi	r4, [r8], -r7, lsl #12
    46d4:			; <UNDEFINED> instruction: 0xf7fe603e
    46d8:	strmi	lr, [r0], sl, ror #28
    46dc:			; <UNDEFINED> instruction: 0xf7feb1d8
    46e0:	stmib	r4, {r3, r8, sl, fp, sp, lr, pc}^
    46e4:	blvs	ac5f1c <EXEC_NAME@@Base+0xa9ff14>
    46e8:	rscsne	pc, pc, #64, 4
    46ec:	strbmi	r6, [r0], -r9, ror #22
    46f0:			; <UNDEFINED> instruction: 0xf04f189b
    46f4:	bl	1084efc <EXEC_NAME@@Base+0x105eef4>
    46f8:	vst4.8	{d16,d18,d20,d22}, [pc], r1
    46fc:	beq	16d4f84 <EXEC_NAME@@Base+0x16aef7c>
    4700:	b	10dcb90 <EXEC_NAME@@Base+0x10b6b88>
    4704:	subne	r5, r9, #67108867	; 0x4000003
    4708:	tstcc	r0, r4, asr #19
    470c:	bl	e4270c <EXEC_NAME@@Base+0xe1c704>
    4710:	ldmfd	sp!, {sp}
    4714:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}
    4718:	svclt	0x0018285f
    471c:	mvnsle	r4, r0, asr #4
    4720:	movwcs	r2, #537	; 0x219
    4724:	movwcs	lr, #51652	; 0xc9c4
    4728:	svclt	0x0000e7dd
    472c:	muleq	r2, r0, sl
    4730:	ldrbmi	lr, [r0, sp, lsr #18]!
    4734:	mrrcmi	11, 0, r2, r7, cr2
    4738:	ldclmi	0, cr11, [r7, #-656]	; 0xfffffd70
    473c:	streq	pc, [r0], -pc, asr #32
    4740:			; <UNDEFINED> instruction: 0xf8dd447c
    4744:			; <UNDEFINED> instruction: 0xf8dd80b8
    4748:	stmdbpl	r4!, {r2, r3, r4, r5, r7, ip, pc}^
    474c:	stmdavs	r5!, {r0, r1, r2, r9, sl, ip, pc}
    4750:	svclt	0x00089523
    4754:	eorsle	r4, sp, r5, lsr r6
    4758:	ldrtmi	r4, [r3], -r7, lsl #12
    475c:	ldrmi	r4, [r1], -r8, lsl #12
    4760:	blx	7eef84 <EXEC_NAME@@Base+0x7c8f7c>
    4764:			; <UNDEFINED> instruction: 0xf7fef989
    4768:	adcsmi	lr, r0, #116, 24	; 0x7400
    476c:			; <UNDEFINED> instruction: 0xf8dddb79
    4770:	teqcs	sl, ip, lsl r0
    4774:			; <UNDEFINED> instruction: 0xf7fe4650
    4778:	smlawtlt	r8, r8, ip, lr
    477c:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    4780:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    4784:	eorle	r2, sp, r3, lsl #22
    4788:	rsbcs	sl, r0, #8, 26	; 0x200
    478c:	strtmi	r2, [r8], -r0, lsl #2
    4790:	stc	7, cr15, [lr, #-1016]	; 0xfffffc08
    4794:	stmib	sp, {r4, r5, r8, r9, fp, ip, pc}^
    4798:	blcc	66c20 <EXEC_NAME@@Base+0x40c18>
    479c:	ldmdale	r5, {r0, r1, r3, r8, r9, fp, sp}^
    47a0:			; <UNDEFINED> instruction: 0xf003e8df
    47a4:	vldrcc.16	s7, [r4, #-12]	; <UNPREDICTABLE>
    47a8:	ldrbpl	r4, [r4], #-2132	; 0xfffff7ac
    47ac:	subspl	r4, r4, r4, asr ip
    47b0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    47b4:	strtmi	r9, [sl], -ip, lsl #6
    47b8:			; <UNDEFINED> instruction: 0xf04f4651
    47bc:			; <UNDEFINED> instruction: 0xf04f0800
    47c0:	stmib	sp, {r8, fp}^
    47c4:	ldmib	r7, {r8, fp, pc}^
    47c8:	ldrmi	r3, [r8, r0]
    47cc:	stmdals	r7, {r0, r2, r9, sl, lr}
    47d0:	b	ff5c27d0 <EXEC_NAME@@Base+0xff59c7c8>
    47d4:	strtmi	r9, [r8], -r3, lsr #20
    47d8:	addsmi	r6, sl, #2293760	; 0x230000
    47dc:	eorlt	sp, r4, r7, asr r1
    47e0:			; <UNDEFINED> instruction: 0x87f0e8bd
    47e4:	orrcs	r4, r0, #753664	; 0xb8000
    47e8:	vadd.i8	d20, d0, d30
    47ec:	ldrbtmi	r4, [r9], #-685	; 0xfffffd53
    47f0:	smlabtvs	r0, sp, r9, lr
    47f4:	ldrbtmi	r4, [r8], #-2348	; 0xfffff6d4
    47f8:	andshi	pc, r0, sp, asr #17
    47fc:			; <UNDEFINED> instruction: 0xf8cd3024
    4800:	ldrbtmi	r9, [r9], #-20	; 0xffffffec
    4804:	andge	pc, r8, sp, asr #17
    4808:			; <UNDEFINED> instruction: 0xf7fe4635
    480c:	stmdals	r7, {r2, r3, r6, r9, fp, sp, lr, pc}
    4810:	b	fedc2810 <EXEC_NAME@@Base+0xfed9c808>
    4814:	vst1.64	{d30}, [pc :64], lr
    4818:	movwls	r5, #49920	; 0xc300
    481c:	blmi	8fe750 <EXEC_NAME@@Base+0x8d8748>
    4820:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4824:	bicsmi	r6, fp, #442368	; 0x6c000
    4828:	movweq	pc, #33731	; 0x83c3	; <UNPREDICTABLE>
    482c:	orrmi	pc, r0, #1124073472	; 0x43000000
    4830:	strb	r9, [r0, ip, lsl #6]
    4834:	bicmi	pc, r0, #1325400064	; 0x4f000000
    4838:	ldr	r9, [ip, ip, lsl #6]!
    483c:	mvnsne	pc, #-1610612732	; 0xa0000004
    4840:	ldr	r9, [r8, ip, lsl #6]!
    4844:	movtmi	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    4848:	ldr	r9, [r4, ip, lsl #6]!
    484c:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    4850:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    4854:	vrsra.u64	q10, <illegal reg q5.5>, #61
    4858:	vst2.8	{d16-d19}, [r3], r8
    485c:	movwls	r4, #49920	; 0xc300
    4860:	ldmdbmi	r4, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    4864:	orrvc	pc, r0, #1325400064	; 0x4f000000
    4868:	vtst.8	d20, d0, d3
    486c:	ldrbtmi	r4, [r9], #-678	; 0xfffffd5a
    4870:	ldmdbmi	r2, {r0, r8, ip, pc}
    4874:			; <UNDEFINED> instruction: 0xf8cd4478
    4878:	eorcc	r8, r4, r8
    487c:	andls	pc, ip, sp, asr #17
    4880:			; <UNDEFINED> instruction: 0x96004479
    4884:	ldrbcc	pc, [pc, #79]!	; 48db <ntfs_check_empty_dir@plt+0x142f>	; <UNPREDICTABLE>
    4888:	b	342888 <EXEC_NAME@@Base+0x31c880>
    488c:			; <UNDEFINED> instruction: 0xf7fee7a2
    4890:	svclt	0x0000eaea
    4894:	andeq	r1, r2, r4, lsl #11
    4898:	andeq	r0, r0, ip, ror #5
    489c:	ldrdeq	r1, [r2], -sl
    48a0:	andeq	sp, r0, sl, asr r6
    48a4:	strdeq	sp, [r0], -r2
    48a8:	andeq	sp, r0, r6, asr #7
    48ac:	andeq	r1, r2, r8, lsr r9
    48b0:	andeq	r1, r2, sl, lsl #18
    48b4:			; <UNDEFINED> instruction: 0x0000d5b2
    48b8:	andeq	sp, r0, r4, ror r2
    48bc:	andeq	sp, r0, r8, asr #6
    48c0:	blmi	13971fc <EXEC_NAME@@Base+0x13711f4>
    48c4:	push	{r1, r3, r4, r5, r6, sl, lr}
    48c8:			; <UNDEFINED> instruction: 0xb0914ff0
    48cc:	ldmpl	r4, {r2, r3, r6, r8, sl, fp, lr}^
    48d0:	stmdavs	r2!, {r0, r2, r3, r4, r5, r6, sl, lr}
    48d4:	andls	r6, pc, #2818048	; 0x2b0000
    48d8:	ldmdavs	r8, {r0, r1, r5, r6, r8, ip, sp, pc}
    48dc:	mrcvs	1, 6, fp, cr11, cr0, {2}
    48e0:	tstcs	r0, r3, lsr #22
    48e4:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48e8:	blmi	11b2e50 <EXEC_NAME@@Base+0x118ce48>
    48ec:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    48f0:	andsvs	r6, sl, fp, lsl r8
    48f4:	stmdavs	r3!, {r0, r1, r2, r3, r9, fp, ip, pc}
    48f8:			; <UNDEFINED> instruction: 0xd17b429a
    48fc:	pop	{r0, r4, ip, sp, pc}
    4900:	stmdami	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    4904:	andls	r2, r0, #0, 4
    4908:	orrvc	pc, r0, #1325400064	; 0x4f000000
    490c:	ldmdbmi	pc!, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    4910:	addvs	pc, r1, #64, 12	; 0x4000000
    4914:	ldrbtmi	r6, [r9], #-2245	; 0xfffff73b
    4918:	stmib	sp, {r0, r2, r3, r4, r5, fp, lr}^
    491c:	ldrbtmi	r1, [r8], #-1281	; 0xfffffaff
    4920:	eorscc	r4, r8, ip, lsr r9
    4924:			; <UNDEFINED> instruction: 0xf7fe4479
    4928:			; <UNDEFINED> instruction: 0xe7dee9be
    492c:	svcge	0x00076841
    4930:			; <UNDEFINED> instruction: 0xf04f4e39
    4934:			; <UNDEFINED> instruction: 0xf8df0800
    4938:	movwcs	r9, #32996	; 0x80e4
    493c:	ldrbtmi	r9, [lr], #-259	; 0xfffffefd
    4940:	ldrbtmi	r6, [r9], #2282	; 0x8ea
    4944:			; <UNDEFINED> instruction: 0xf8df3638
    4948:			; <UNDEFINED> instruction: 0x4649c0d8
    494c:	andhi	pc, r0, sp, asr #17
    4950:	andls	r4, r2, #252, 8	; 0xfc000000
    4954:			; <UNDEFINED> instruction: 0xf8cd4630
    4958:	vst4.8	{d28-d31}, [pc], r4
    495c:			; <UNDEFINED> instruction: 0xf7fe6267
    4960:	ldrtmi	lr, [r8], -r2, lsr #19
    4964:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
    4968:	stmdavs	fp!, {r6, r8, ip, sp, pc}
    496c:			; <UNDEFINED> instruction: 0x5094f8d3
    4970:			; <UNDEFINED> instruction: 0xf8d5b125
    4974:			; <UNDEFINED> instruction: 0xf1baa008
    4978:	tstle	ip, r0, lsl #30
    497c:			; <UNDEFINED> instruction: 0xf7fe4638
    4980:	blmi	a3f6c0 <EXEC_NAME@@Base+0xa196b8>
    4984:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    4988:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    498c:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4990:	adcle	r2, sl, r0, lsl #16
    4994:			; <UNDEFINED> instruction: 0xf8d5e7b5
    4998:	vst4.8	{d27-d30}, [pc], ip
    499c:			; <UNDEFINED> instruction: 0x4651707a
    49a0:			; <UNDEFINED> instruction: 0xf00bfb00
    49a4:	cdp2	0, 4, cr15, cr4, cr12, {0}
    49a8:	bicmi	pc, sp, #76, 12	; 0x4c00000
    49ac:	bicmi	pc, ip, #204, 12	; 0xcc00000
    49b0:	stceq	0, cr15, [sl], {79}	; 0x4f
    49b4:	rsbcs	r4, r4, r2, lsl #12
    49b8:	movwne	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    49bc:	blx	1630a <nf_ns_user_prefix@@Base+0x3b4a>
    49c0:	ldmeq	fp, {r0, r1, r3, ip, sp, lr, pc}^
    49c4:	tstcs	r3, #12, 22	; 0x3000	; <UNPREDICTABLE>
    49c8:			; <UNDEFINED> instruction: 0xf00c9305
    49cc:			; <UNDEFINED> instruction: 0xf8cdfe31
    49d0:	strbmi	sl, [r9], -ip
    49d4:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    49d8:			; <UNDEFINED> instruction: 0xf6402308
    49dc:	ldrbtmi	r6, [ip], #634	; 0x27a
    49e0:	ldrtmi	r9, [r0], -r4
    49e4:			; <UNDEFINED> instruction: 0xf8cd686d
    49e8:	stmib	sp, {pc}^
    49ec:			; <UNDEFINED> instruction: 0xf7fec501
    49f0:			; <UNDEFINED> instruction: 0xe7c3e95a
    49f4:	b	dc29f4 <EXEC_NAME@@Base+0xd9c9ec>
    49f8:	andeq	r1, r2, r0, lsl #8
    49fc:	andeq	r0, r0, ip, ror #5
    4a00:	andeq	r1, r2, r8, lsl #17
    4a04:	andeq	r1, r2, sl, ror #16
    4a08:	andeq	r1, r2, ip, asr #16
    4a0c:	ldrdeq	sp, [r0], -r6
    4a10:	andeq	sp, r0, sl, asr #3
    4a14:	andeq	sp, r0, r4, lsr #5
    4a18:	andeq	sp, r0, sl, lsr #3
    4a1c:	andeq	sp, r0, r6, lsl #5
    4a20:	andeq	sp, r0, ip, asr #10
    4a24:	ldrdeq	r1, [r2], -r2
    4a28:	ldrdeq	sp, [r0], -r2
    4a2c:	svclt	0x0000e748
    4a30:	blmi	a172d4 <EXEC_NAME@@Base+0x9f12cc>
    4a34:	stmdbmi	r8!, {r1, r3, r4, r5, r6, sl, lr}
    4a38:	mvnsmi	lr, #737280	; 0xb4000
    4a3c:			; <UNDEFINED> instruction: 0xf852b0c5
    4a40:	ldrbtmi	r9, [r9], #-3
    4a44:			; <UNDEFINED> instruction: 0xf8d94825
    4a48:	ldrbtmi	r3, [r8], #-0
    4a4c:			; <UNDEFINED> instruction: 0xf7fe9343
    4a50:	strmi	lr, [r6], -r2, lsr #25
    4a54:	svcmi	0x0022b348
    4a58:			; <UNDEFINED> instruction: 0xf8dfac03
    4a5c:	strcs	r8, [r0, #-136]	; 0xffffff78
    4a60:	ldrbtmi	r4, [r8], #1151	; 0x47f
    4a64:	ldrtmi	lr, [r9], -fp
    4a68:			; <UNDEFINED> instruction: 0xf7fe4620
    4a6c:	ldmiblt	r0, {r2, r8, fp, sp, lr, pc}^
    4a70:	strtmi	r4, [r0], -r1, asr #12
    4a74:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a78:	svclt	0x00182800
    4a7c:	ldrtmi	r2, [r2], -r2, lsl #10
    4a80:	orrvc	pc, r0, pc, asr #8
    4a84:			; <UNDEFINED> instruction: 0xf7fe4620
    4a88:	stmdacs	r0, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    4a8c:	ldrtmi	sp, [r0], -fp, ror #3
    4a90:	bl	ff2c2a90 <EXEC_NAME@@Base+0xff29ca88>
    4a94:	strtmi	r9, [r8], -r3, asr #20
    4a98:	ldrdcc	pc, [r0], -r9
    4a9c:			; <UNDEFINED> instruction: 0xd115429a
    4aa0:	pop	{r0, r2, r6, ip, sp, pc}
    4aa4:	strcs	r8, [r3, #-1008]	; 0xfffffc10
    4aa8:	stmdbmi	pc, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4aac:	orrvc	pc, r0, #1325400064	; 0x4f000000
    4ab0:			; <UNDEFINED> instruction: 0xf640480e
    4ab4:	ldrbtmi	r7, [r9], #-597	; 0xfffffdab
    4ab8:	stmdbmi	sp, {r0, r8, ip, pc}
    4abc:			; <UNDEFINED> instruction: 0x96004478
    4ac0:	ldrbtmi	r3, [r9], #-68	; 0xffffffbc
    4ac4:			; <UNDEFINED> instruction: 0xf7fe2501
    4ac8:	strb	lr, [r3, lr, ror #17]!
    4acc:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ad0:	muleq	r2, r0, r2
    4ad4:	andeq	r0, r0, ip, ror #5
    4ad8:	andeq	lr, r0, sl, lsr #23
    4adc:			; <UNDEFINED> instruction: 0x0000d4be
    4ae0:	andeq	sp, r0, r0, ror #9
    4ae4:	andeq	sp, r0, sl, ror #9
    4ae8:	andeq	sp, r0, r6, ror #8
    4aec:	andeq	sp, r0, ip, lsr #32
    4af0:	andeq	sp, r0, r6, lsl #2
    4af4:			; <UNDEFINED> instruction: 0x4604b510
    4af8:	bl	f42af8 <EXEC_NAME@@Base+0xf1caf0>
    4afc:	subsmi	r6, fp, #196608	; 0x30000
    4b00:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    4b04:	bmi	1897890 <EXEC_NAME@@Base+0x1871888>
    4b08:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    4b0c:	strdlt	r4, [pc], r0
    4b10:	strcs	r5, [r0], #-2207	; 0xfffff761
    4b14:	stmib	sp, {r7, r9, sl, lr}^
    4b18:	ldmdavs	fp!, {r0, r1, sl, lr}
    4b1c:			; <UNDEFINED> instruction: 0xf7fe930d
    4b20:	stmdacs	r0, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    4b24:			; <UNDEFINED> instruction: 0xf8dfd069
    4b28:	strmi	r9, [r2], -ip, ror #2
    4b2c:	strtmi	r4, [r1], -r5, lsl #12
    4b30:			; <UNDEFINED> instruction: 0xf8d944f9
    4b34:	ldmdavs	r8, {ip, sp}
    4b38:	b	ff242b38 <EXEC_NAME@@Base+0xff21cb30>
    4b3c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4b40:	addhi	pc, r8, r0
    4b44:	movwcs	lr, #2512	; 0x9d0
    4b48:	svclt	0x00082b00
    4b4c:	eorle	r2, r2, #16, 20	; 0x10000
    4b50:	bl	442b50 <EXEC_NAME@@Base+0x41cb48>
    4b54:			; <UNDEFINED> instruction: 0xf04f2301
    4b58:	andls	r3, r4, #-268435441	; 0xf000000f
    4b5c:	strtmi	r6, [r0], -r3
    4b60:	bl	1bc2b60 <EXEC_NAME@@Base+0x1b9cb58>
    4b64:	blls	130fac <EXEC_NAME@@Base+0x10afa4>
    4b68:	suble	r2, pc, r0, lsl #22
    4b6c:			; <UNDEFINED> instruction: 0xf7fe4630
    4b70:	tstlt	r0, r8, ror #22
    4b74:	blcs	2b78c <EXEC_NAME@@Base+0x5784>
    4b78:	stmdals	r3, {r2, r6, ip, lr, pc}
    4b7c:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b80:			; <UNDEFINED> instruction: 0xf7fe4628
    4b84:	stmdals	r4, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    4b88:	ldmdavs	fp!, {r0, r2, r3, r9, fp, ip, pc}
    4b8c:			; <UNDEFINED> instruction: 0xd17b429a
    4b90:	pop	{r0, r1, r2, r3, ip, sp, pc}
    4b94:	strdcs	r8, [pc, -r0]!
    4b98:			; <UNDEFINED> instruction: 0xf7fe4628
    4b9c:	stmdbge	r3, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    4ba0:	andcc	r4, r1, r3, lsl #13
    4ba4:	bl	ff942ba4 <EXEC_NAME@@Base+0xff91cb9c>
    4ba8:	beq	41270 <EXEC_NAME@@Base+0x1b268>
    4bac:			; <UNDEFINED> instruction: 0xf8d9db32
    4bb0:	strtmi	r3, [r1], -r0
    4bb4:	andmi	pc, r0, fp, lsl #17
    4bb8:	ldmdavs	r8, {r1, r3, r5, r9, sl, lr}
    4bbc:	b	fe1c2bbc <EXEC_NAME@@Base+0xfe19cbb4>
    4bc0:	stmdacs	r0, {r2, r9, sl, lr}
    4bc4:	ldmib	r0, {r0, r2, r3, r6, ip, lr, pc}^
    4bc8:	blcs	d7d0 <ntfs_check_empty_dir@plt+0xa324>
    4bcc:	bcs	2f47f4 <EXEC_NAME@@Base+0x2ce7ec>
    4bd0:			; <UNDEFINED> instruction: 0xf10dd056
    4bd4:			; <UNDEFINED> instruction: 0x46480914
    4bd8:	stc2	7, cr15, [ip], {255}	; 0xff
    4bdc:	vst2.8	{d27-d30}, [pc], r0
    4be0:			; <UNDEFINED> instruction: 0x46487230
    4be4:	ldrtmi	r9, [r3], -r0, lsl #4
    4be8:	strbmi	r4, [r1], -r2, lsr #12
    4bec:	stc2	7, cr15, [r6], #1020	; 0x3fc
    4bf0:			; <UNDEFINED> instruction: 0xf06fb9b0
    4bf4:	movwls	r0, #17164	; 0x430c
    4bf8:			; <UNDEFINED> instruction: 0xf7fee7b1
    4bfc:	stmdavs	r0, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    4c00:	strb	r4, [r1, r0, asr #4]
    4c04:			; <UNDEFINED> instruction: 0xf7ffa804
    4c08:			; <UNDEFINED> instruction: 0xe7b6ff75
    4c0c:			; <UNDEFINED> instruction: 0xf7ffa804
    4c10:			; <UNDEFINED> instruction: 0xe7abff71
    4c14:	b	febc2c14 <EXEC_NAME@@Base+0xfeb9cc0c>
    4c18:	subsmi	r6, fp, #196608	; 0x30000
    4c1c:	ldr	r9, [lr, r4, lsl #6]
    4c20:			; <UNDEFINED> instruction: 0x4623481d
    4c24:	ldrtmi	r9, [r2], -r3, lsl #24
    4c28:	blx	17d5e10 <EXEC_NAME@@Base+0x17afe08>
    4c2c:	strbmi	pc, [r1], -sl, lsl #21	; <UNPREDICTABLE>
    4c30:	stmdavs	r0, {fp, sp, lr}
    4c34:	bmi	3f370 <EXEC_NAME@@Base+0x19368>
    4c38:	bl	1142c38 <EXEC_NAME@@Base+0x111cc30>
    4c3c:	strmi	r4, [r4], -r6, lsl #12
    4c40:	addle	r2, ip, r0, lsl #16
    4c44:	b	fe5c2c44 <EXEC_NAME@@Base+0xfe59cc3c>
    4c48:	ldrtmi	r2, [r4], -r0, lsl #12
    4c4c:	subsmi	r6, fp, #196608	; 0x30000
    4c50:	str	r9, [r4, r4, lsl #6]
    4c54:	b	fe3c2c54 <EXEC_NAME@@Base+0xfe39cc4c>
    4c58:	stmdavs	r3, {r2, r4, r5, r9, sl, lr}
    4c5c:	movwls	r4, #16987	; 0x425b
    4c60:			; <UNDEFINED> instruction: 0xf7fee77d
    4c64:	ldmib	r4, {r3, r7, r9, fp, sp, lr, pc}^
    4c68:			; <UNDEFINED> instruction: 0xf1b98900
    4c6c:	svclt	0x00080f00
    4c70:	svceq	0x000bf1b8
    4c74:			; <UNDEFINED> instruction: 0xf1c36803
    4c78:	movwls	r0, #17152	; 0x4300
    4c7c:	svcge	0x006ff47f
    4c80:	mvnscc	pc, #79	; 0x4f
    4c84:	strb	r9, [sl, -r4, lsl #6]!
    4c88:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c8c:			; <UNDEFINED> instruction: 0x000211bc
    4c90:	andeq	r0, r0, ip, ror #5
    4c94:	andeq	r1, r2, r8, lsr #12
    4c98:	andeq	r1, r2, r0, lsr r5
    4c9c:	teqcs	sl, r0, lsl r5
    4ca0:			; <UNDEFINED> instruction: 0xf7fe4604
    4ca4:			; <UNDEFINED> instruction: 0xb128ea32
    4ca8:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    4cac:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    4cb0:	andle	r2, r3, r3, lsl #22
    4cb4:	pop	{r5, r9, sl, lr}
    4cb8:			; <UNDEFINED> instruction: 0xe7234010
    4cbc:	andseq	pc, r5, pc, rrx
    4cc0:	svclt	0x0000bd10
    4cc4:	andeq	r1, r2, lr, lsr #9
    4cc8:	svcmi	0x00f0e92d
    4ccc:	mcrrmi	0, 8, fp, sl, cr5
    4cd0:	stclmi	6, cr4, [sl, #-92]	; 0xffffffa4
    4cd4:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    4cd8:	ldrbtmi	r4, [sp], #-2889	; 0xfffff4b7
    4cdc:	ldrdlt	pc, [r0], -r4
    4ce0:			; <UNDEFINED> instruction: 0xf8db58ec
    4ce4:	stmdavs	r3!, {sp, lr}
    4ce8:			; <UNDEFINED> instruction: 0xf8d69202
    4cec:	movwls	r9, #12312	; 0x3018
    4cf0:	movtle	r4, #50569	; 0xc589
    4cf4:	teqcs	sl, r8, lsl #13
    4cf8:			; <UNDEFINED> instruction: 0xf7fe4682
    4cfc:	tstlt	r8, r6, lsl #20
    4d00:			; <UNDEFINED> instruction: 0x3014f8db
    4d04:	suble	r2, r2, r3, lsl #22
    4d08:			; <UNDEFINED> instruction: 0x46524630
    4d0c:			; <UNDEFINED> instruction: 0xf7fe2100
    4d10:			; <UNDEFINED> instruction: 0x4606e9de
    4d14:	bmi	ef19fc <EXEC_NAME@@Base+0xecb9f4>
    4d18:	orrcs	r2, r0, r0, lsl #6
    4d1c:			; <UNDEFINED> instruction: 0xf7fe58aa
    4d20:			; <UNDEFINED> instruction: 0x4605ea30
    4d24:	stmibhi	r3, {r3, r5, r6, r8, r9, ip, sp, pc}
    4d28:	rscseq	pc, pc, #68, 4	; 0x40000004
    4d2c:	tstle	r2, sl, lsl r2
    4d30:	ldreq	r6, [fp, r3, lsl #19]
    4d34:			; <UNDEFINED> instruction: 0xf06fd41c
    4d38:	movwls	r0, #8981	; 0x2315
    4d3c:			; <UNDEFINED> instruction: 0xf7fe4628
    4d40:			; <UNDEFINED> instruction: 0x4630e99a
    4d44:	b	1f42d44 <EXEC_NAME@@Base+0x1f1cd3c>
    4d48:	stmdals	r2, {r3, r4, r6, r8, ip, sp, pc}
    4d4c:	bls	f1214 <EXEC_NAME@@Base+0xcb20c>
    4d50:	addsmi	r6, sl, #2293760	; 0x230000
    4d54:	andlt	sp, r5, lr, asr #2
    4d58:	svchi	0x00f0e8bd
    4d5c:			; <UNDEFINED> instruction: 0xf7ffa802
    4d60:	stmdals	r2, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4d64:			; <UNDEFINED> instruction: 0xf7fee7f3
    4d68:	stmdavs	r0, {r1, r2, r9, fp, sp, lr, pc}
    4d6c:	strb	r4, [lr, r0, asr #4]!
    4d70:	b	fed42d70 <EXEC_NAME@@Base+0xfed1cd68>
    4d74:			; <UNDEFINED> instruction: 0xf7feb170
    4d78:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    4d7c:	movwls	r4, #8795	; 0x225b
    4d80:			; <UNDEFINED> instruction: 0xf7fee7dc
    4d84:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    4d88:	movwls	r4, #8795	; 0x225b
    4d8c:			; <UNDEFINED> instruction: 0xf06fe7d9
    4d90:	bfi	r0, r5, #0, #29
    4d94:	strbmi	r4, [r8], -r1, asr #12
    4d98:	mcrr2	0, 0, pc, sl, cr12	; <UNPREDICTABLE>
    4d9c:	strbne	r4, [r3, r2, lsl #12]
    4da0:	ldmib	r7, {r1, r7, r9, sl, lr}^
    4da4:	stmib	sp, {r8}^
    4da8:			; <UNDEFINED> instruction: 0xf00c2300
    4dac:	strmi	pc, [r2], -sp, asr #27
    4db0:	stmdavs	r8!, {r0, r1, r3, r9, sl, lr}
    4db4:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4db8:	strmi	r2, [r0], r1, lsl #16
    4dbc:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    4dc0:	svclt	0x00bc4689
    4dc4:	ldrmi	r2, [r3], -r0, lsl #4
    4dc8:	ldmib	sp, {r0, r4, r8, r9, fp, ip, lr, pc}^
    4dcc:	ldmib	r7, {r8, r9, sp}^
    4dd0:			; <UNDEFINED> instruction: 0xf00c0100
    4dd4:	stmdals	r1, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    4dd8:			; <UNDEFINED> instruction: 0xf109fb0a
    4ddc:	tstne	r0, r8, lsl #22	; <UNPREDICTABLE>
    4de0:	stmdbhi	r8, {r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    4de4:	bl	496010 <EXEC_NAME@@Base+0x470008>
    4de8:	bl	10c5610 <EXEC_NAME@@Base+0x109f608>
    4dec:	stmib	r7, {r0, r3, r8, r9}^
    4df0:	str	r2, [r3, r0, lsl #6]!
    4df4:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4df8:	andeq	r1, r2, r2, lsl #9
    4dfc:	andeq	r0, r2, sl, ror #31
    4e00:	andeq	r0, r0, ip, ror #5
    4e04:	andeq	r0, r0, r4, ror #5
    4e08:	bmi	e17aec <EXEC_NAME@@Base+0xdf1ae4>
    4e0c:	ldrblt	r4, [r0, #1147]!	; 0x47b
    4e10:	ldmpl	ip, {r0, r2, r3, r7, ip, sp, pc}
    4e14:	teqcs	sl, lr, lsl #12
    4e18:	strmi	r2, [r7], -r0, lsl #10
    4e1c:	stmdavs	r3!, {r1, r8, sl, ip, pc}
    4e20:			; <UNDEFINED> instruction: 0xf7fe930b
    4e24:	hvclt	3730	; 0xe92
    4e28:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    4e2c:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    4e30:	svclt	0x00082b03
    4e34:	andseq	pc, r5, pc, rrx
    4e38:	stcge	0, cr13, [r3, #-52]	; 0xffffffcc
    4e3c:			; <UNDEFINED> instruction: 0xf7ff4628
    4e40:	ldmdblt	r0!, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
    4e44:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    4e48:	ldclvs	8, cr6, [fp], {27}
    4e4c:	svclt	0x000c2b00
    4e50:	subseq	pc, lr, pc, rrx
    4e54:	bls	2cce5c <EXEC_NAME@@Base+0x2a6e54>
    4e58:	addsmi	r6, sl, #2293760	; 0x230000
    4e5c:	andlt	sp, sp, r2, asr #2
    4e60:	movwcs	fp, #3568	; 0xdf0
    4e64:	ldrmi	r2, [sl], -r0, asr #2
    4e68:	strtmi	r9, [r8], -r0, lsl #2
    4e6c:			; <UNDEFINED> instruction: 0xf7ff4639
    4e70:	stmdblt	r0!, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    4e74:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e78:	submi	r6, r0, #0, 16
    4e7c:	blmi	7bee30 <EXEC_NAME@@Base+0x798e28>
    4e80:	tstcs	r0, sl, lsr r6
    4e84:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4e88:			; <UNDEFINED> instruction: 0xf7fe6818
    4e8c:	strmi	lr, [r7], -r0, lsr #18
    4e90:	rscle	r2, pc, r0, lsl #16
    4e94:	andsle	r0, r9, r3, ror r7
    4e98:			; <UNDEFINED> instruction: 0xf0169b03
    4e9c:	svclt	0x00180201
    4ea0:	ldreq	r2, [r0, r0, asr #4]!
    4ea4:			; <UNDEFINED> instruction: 0x3094f8d3
    4ea8:	addcc	fp, r0, #72, 30	; 0x120
    4eac:	svclt	0x00480771
    4eb0:	addvc	pc, r0, #8388608	; 0x800000
    4eb4:	strle	r0, [r9], #-2011	; 0xfffff825
    4eb8:	ldrtmi	r4, [r9], -r8, lsr #12
    4ebc:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ec0:			; <UNDEFINED> instruction: 0xf7feb920
    4ec4:	stmdavs	r3, {r3, r4, r6, r8, fp, sp, lr, pc}
    4ec8:	movwls	r4, #8795	; 0x225b
    4ecc:			; <UNDEFINED> instruction: 0xf7fe4638
    4ed0:			; <UNDEFINED> instruction: 0xb128e9b8
    4ed4:	stmdacs	r0, {r1, fp, ip, pc}
    4ed8:	stmdage	r2, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    4edc:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    4ee0:	ldr	r9, [r8, r2, lsl #16]!
    4ee4:	svc	0x00bef7fd
    4ee8:			; <UNDEFINED> instruction: 0x00020eb8
    4eec:	andeq	r0, r0, ip, ror #5
    4ef0:	andeq	r1, r2, lr, lsr #6
    4ef4:	andeq	r1, r2, r2, lsl r3
    4ef8:	ldrdeq	r1, [r2], -r4
    4efc:	bmi	1ad7cac <EXEC_NAME@@Base+0x1ab1ca4>
    4f00:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    4f04:	strdlt	r4, [sp], r0
    4f08:			; <UNDEFINED> instruction: 0x460e589c
    4f0c:	smladxcs	r0, sl, r1, r2
    4f10:	strls	r4, [r2, -r5, lsl #12]
    4f14:	movwls	r6, #47139	; 0xb823
    4f18:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f1c:	blmi	1931424 <EXEC_NAME@@Base+0x190b41c>
    4f20:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4f24:	blcs	df498 <EXEC_NAME@@Base+0xb9490>
    4f28:			; <UNDEFINED> instruction: 0xf06fbf08
    4f2c:	rsbsle	r0, r5, r5, lsl r0
    4f30:	ldrtmi	sl, [r8], -r3, lsl #30
    4f34:	blx	ff7c2f38 <EXEC_NAME@@Base+0xff79cf30>
    4f38:	cmnle	r6, r0, lsl #16
    4f3c:			; <UNDEFINED> instruction: 0x462a4b5d
    4f40:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    4f44:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    4f48:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f4c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4f50:	ldmdavs	r2!, {r1, r2, r4, r5, r6, ip, lr, pc}^
    4f54:	mvnsvc	pc, #82837504	; 0x4f00000
    4f58:	mvnsvc	pc, #204472320	; 0xc300000
    4f5c:			; <UNDEFINED> instruction: 0xd102429a
    4f60:	addsmi	r6, r3, #15925248	; 0xf30000
    4f64:			; <UNDEFINED> instruction: 0x4629d054
    4f68:			; <UNDEFINED> instruction: 0xf7fd4638
    4f6c:	stmdacs	r0, {r4, r8, r9, sl, fp, sp, lr, pc}
    4f70:	ldmdavs	r2!, {r4, r5, r6, ip, lr, pc}^
    4f74:	cmpmi	r0, pc, rrx	; <UNPREDICTABLE>
    4f78:	addmi	r6, sl, #15925248	; 0xf30000
    4f7c:	addhi	pc, r8, r0
    4f80:	mvnsvc	pc, pc, asr #12
    4f84:	mvnsvc	pc, r3, asr #13
    4f88:	svclt	0x0008428a
    4f8c:	andsle	r2, r8, r4, lsl #14
    4f90:	tstpl	pc, r8, asr #4	; <UNPREDICTABLE>
    4f94:	mvnne	pc, r5, asr #5
    4f98:	vtst.8	d22, d9, d23
    4f9c:	blx	fe0609a6 <EXEC_NAME@@Base+0xfe03a99e>
    4fa0:	teqge	pc, r2, lsl #24
    4fa4:	ldrdeq	lr, [r0, -r1]
    4fa8:	cdpeq	2, 9, cr15, cr8, cr0, {6}
    4fac:	blx	ff38aefe <EXEC_NAME@@Base+0xff364ef6>
    4fb0:	bl	ff0853d4 <EXEC_NAME@@Base+0xff05f3cc>
    4fb4:	strcs	r1, [r4, -ip, ror #4]
    4fb8:	bl	104b1c0 <EXEC_NAME@@Base+0x10251b8>
    4fbc:	stmib	r5, {r1, r5, r6, r7, r8, ip, sp, lr}^
    4fc0:			; <UNDEFINED> instruction: 0xf06f0114
    4fc4:	addsmi	r4, r3, #64, 4
    4fc8:			; <UNDEFINED> instruction: 0xf64fd064
    4fcc:			; <UNDEFINED> instruction: 0xf6c372fe
    4fd0:	addsmi	r7, r3, #-268435441	; 0xf000000f
    4fd4:	vqadd.s8	d29, d8, d8
    4fd8:	vmov.i32	d21, #24320	; 0x00005f00
    4fdc:			; <UNDEFINED> instruction: 0xf8d612eb
    4fe0:	vhadd.s8	d28, d9, d8
    4fe4:	blx	fe09e9ee <EXEC_NAME@@Base+0xfe0789e6>
    4fe8:			; <UNDEFINED> instruction: 0xa12d1203
    4fec:	ldrdeq	lr, [r0, -r1]
    4ff0:	ldreq	pc, [r8], r0, asr #5
    4ff4:	blx	ff18af6a <EXEC_NAME@@Base+0xff164f62>
    4ff8:	bl	ff0c5430 <EXEC_NAME@@Base+0xff09f428>
    4ffc:	stmiane	r0, {r1, r5, r6, r8, r9, ip}^
    5000:	mvnvc	lr, r1, asr #22
    5004:	tsteq	r0, r5, asr #19
    5008:			; <UNDEFINED> instruction: 0x46284639
    500c:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5010:			; <UNDEFINED> instruction: 0xf7fe4628
    5014:	bicslt	lr, r8, r6, lsl r9
    5018:	lslslt	r9, r2, #16
    501c:	stmdavs	r3!, {r0, r1, r3, r9, fp, ip, pc}
    5020:	teqle	sl, sl	; <illegal shifter operand>
    5024:	pop	{r0, r2, r3, ip, sp, pc}
    5028:	movwcs	r8, #1008	; 0x3f0
    502c:	ldrmi	r2, [sl], -r0, asr #2
    5030:	ldrtmi	r9, [r8], -r0, lsl #2
    5034:			; <UNDEFINED> instruction: 0xf7ff4629
    5038:	stmdacs	r0, {r0, r7, r9, fp, ip, sp, lr, pc}
    503c:	svcge	0x007ef47f
    5040:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5044:	submi	r6, r0, #0, 16
    5048:	stmdage	r2, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    504c:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    5050:	strb	r9, [r3, r2, lsl #16]!
    5054:			; <UNDEFINED> instruction: 0xf06f6873
    5058:	addsmi	r4, r3, #64, 4
    505c:			; <UNDEFINED> instruction: 0xf7fed005
    5060:	stmdavs	r3, {r1, r3, r7, fp, sp, lr, pc}
    5064:	movwls	r4, #8795	; 0x225b
    5068:	ldmvs	r2!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    506c:			; <UNDEFINED> instruction: 0xd1f6429a
    5070:			; <UNDEFINED> instruction: 0xf8d39b03
    5074:	bfieq	r3, r4, #1, #27
    5078:	strcs	fp, [r5, -r8, asr #30]
    507c:	ldrtmi	sp, [r8], -sl, lsl #8
    5080:	strtmi	r2, [r9], -r0, lsl #5
    5084:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5088:			; <UNDEFINED> instruction: 0xf47f2800
    508c:			; <UNDEFINED> instruction: 0xe7e6af72
    5090:	ldr	r2, [r6, r5, lsl #14]
    5094:	streq	pc, [r2, -r7, asr #32]
    5098:			; <UNDEFINED> instruction: 0xf7fde7b6
    509c:	svclt	0x0000eee4
    50a0:	ldrle	r8, [lr, #-0]!
    50a4:			; <UNDEFINED> instruction: 0x019db1de
    50a8:	andeq	r0, r2, r4, asr #27
    50ac:	andeq	r0, r0, ip, ror #5
    50b0:	andeq	r1, r2, r8, lsr r2
    50b4:	andeq	r1, r2, r6, lsl r2
    50b8:	bmi	1517e0c <EXEC_NAME@@Base+0x14f1e04>
    50bc:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    50c0:	strdlt	r4, [pc], r0
    50c4:			; <UNDEFINED> instruction: 0x460e589d
    50c8:	strcs	r2, [r0], #-314	; 0xfffffec6
    50cc:	strls	r4, [r3], #-1543	; 0xfffff9f9
    50d0:	movwls	r6, #55339	; 0xd82b
    50d4:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50d8:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
    50dc:			; <UNDEFINED> instruction: 0xb128681b
    50e0:	bcs	df650 <EXEC_NAME@@Base+0xb9648>
    50e4:			; <UNDEFINED> instruction: 0xf06fbf08
    50e8:	eorle	r0, pc, r5, lsl r0	; <UNPREDICTABLE>
    50ec:			; <UNDEFINED> instruction: 0x463a6818
    50f0:			; <UNDEFINED> instruction: 0xf7fd2100
    50f4:	strmi	lr, [r4], -ip, ror #31
    50f8:			; <UNDEFINED> instruction: 0xf10db378
    50fc:			; <UNDEFINED> instruction: 0x46400814
    5100:			; <UNDEFINED> instruction: 0xf9f8f7ff
    5104:	ldmdavs	r3!, {r3, r6, r7, r8, ip, sp, pc}
    5108:	svclt	0x004807d9
    510c:	stmibeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5110:	stmdbmi	r0, {r2, r3, r4, r6, r8, sl, ip, lr, pc}^
    5114:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5118:	ldcl	7, cr15, [r6, #1012]	; 0x3f4
    511c:	subcs	fp, r0, #56, 6	; 0xe0000000
    5120:	andls	r4, r0, #59768832	; 0x3900000
    5124:	andcs	r4, r0, #36700160	; 0x2300000
    5128:			; <UNDEFINED> instruction: 0xf7ff4640
    512c:	msrlt	SPSR_, #28672	; 0x7000
    5130:			; <UNDEFINED> instruction: 0xf8d39b05
    5134:	bfieq	r3, r4, #1, #26
    5138:	stmdbvs	r3!, {r4, r6, r8, sl, ip, lr, pc}^
    513c:	strtle	r0, [sl], #-1371	; 0xfffffaa5
    5140:			; <UNDEFINED> instruction: 0xf7fe4620
    5144:	orrlt	lr, r0, lr, ror r8
    5148:	cmplt	r8, r3, lsl #16
    514c:	stmdavs	fp!, {r0, r2, r3, r9, fp, ip, pc}
    5150:			; <UNDEFINED> instruction: 0xd157429a
    5154:	pop	{r0, r1, r2, r3, ip, sp, pc}
    5158:			; <UNDEFINED> instruction: 0xf7fe83f0
    515c:	stmdavs	r0, {r2, r3, fp, sp, lr, pc}
    5160:	ldrb	r4, [r3, r0, asr #4]!
    5164:			; <UNDEFINED> instruction: 0xf7ffa803
    5168:	stmdals	r3, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    516c:			; <UNDEFINED> instruction: 0xf049e7ee
    5170:	ldrtmi	r0, [r9], -r0, asr #6
    5174:	strbmi	r9, [r0], -r0, lsl #6
    5178:	strtmi	r4, [r2], -r3, lsr #12
    517c:			; <UNDEFINED> instruction: 0xf9def7ff
    5180:			; <UNDEFINED> instruction: 0xf080fab0
    5184:	stmdacs	r0, {r6, r8, fp}
    5188:			; <UNDEFINED> instruction: 0xf06fd0d7
    518c:	movwls	r0, #13068	; 0x330c
    5190:	ldrbeq	r6, [fp, #-2403]	; 0xfffff69d
    5194:	blmi	83a8ec <EXEC_NAME@@Base+0x8148e4>
    5198:	mrscs	r2, (UNDEF: 0)
    519c:	ldrbtmi	sl, [fp], #-2564	; 0xfffff5fc
    51a0:	smlabteq	r4, r6, r9, lr
    51a4:	strcs	r4, [r0, -r1, lsr #12]
    51a8:	smladls	r4, r8, r8, r6
    51ac:			; <UNDEFINED> instruction: 0xf850f004
    51b0:	stmibvs	r3, {r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    51b4:	tstlt	r3, #4, 18	; 0x10000
    51b8:			; <UNDEFINED> instruction: 0x46204632
    51bc:	stmdbls	r4, {r3, r4, r7, r8, r9, sl, lr}
    51c0:	strmi	r4, [r8], -r3, lsl #12
    51c4:			; <UNDEFINED> instruction: 0xf7fd9303
    51c8:	sbfx	lr, ip, #27, #26
    51cc:	svceq	0x0002f013
    51d0:			; <UNDEFINED> instruction: 0xf44fbf14
    51d4:	vst2.<illegal width 64>	{d23,d25}, [pc], r0
    51d8:	ldr	r7, [sl, r0, lsl #19]
    51dc:	strbmi	r4, [r0], -sl, asr #12
    51e0:			; <UNDEFINED> instruction: 0xf7fd4621
    51e4:	blx	fec4107c <EXEC_NAME@@Base+0xfec1b074>
    51e8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    51ec:	adcle	r2, r4, r0, lsl #16
    51f0:			; <UNDEFINED> instruction: 0xf7fde7cb
    51f4:	stmdbls	r4, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
    51f8:	subsmi	r6, fp, #196608	; 0x30000
    51fc:			; <UNDEFINED> instruction: 0xf06fe7e1
    5200:			; <UNDEFINED> instruction: 0xe7de035e
    5204:	mcr	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    5208:	andeq	r0, r2, r8, lsl #24
    520c:	andeq	r0, r0, ip, ror #5
    5210:	andeq	r1, r2, lr, ror r0
    5214:	andeq	ip, r0, lr, lsr lr
    5218:			; <UNDEFINED> instruction: 0x00020fba
    521c:	push	{r3, r6, r8, r9, fp, lr}
    5220:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    5224:	addlt	r4, ip, r7, asr #24
    5228:	ldrmi	sl, [r7], -r3, lsl #26
    522c:	pkhbtmi	r4, r0, sl, lsl #12
    5230:	andls	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    5234:			; <UNDEFINED> instruction: 0xf04f4628
    5238:	strmi	r0, [lr], -r0, lsl #20
    523c:	andge	pc, r8, sp, asr #17
    5240:	ldrdcc	pc, [r0], -r9
    5244:			; <UNDEFINED> instruction: 0xf7ff930b
    5248:	cmplt	r8, r5, asr r9	; <UNPREDICTABLE>
    524c:	ldrbmi	r2, [r3], -r0, asr #4
    5250:	strbmi	r9, [r1], -r0, lsl #4
    5254:			; <UNDEFINED> instruction: 0x46284652
    5258:			; <UNDEFINED> instruction: 0xf970f7ff
    525c:	subsle	r2, r2, r0, lsl #16
    5260:	ldrdge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    5264:	tstcs	r0, r2, asr #12
    5268:			; <UNDEFINED> instruction: 0xf8da44fa
    526c:	ldmdavs	r8, {ip, sp}
    5270:	svc	0x002cf7fd
    5274:	stmdacs	r0, {r2, r9, sl, lr}
    5278:			; <UNDEFINED> instruction: 0xf8dad045
    527c:	strtmi	r0, [r1], -r0
    5280:			; <UNDEFINED> instruction: 0xf8e8f004
    5284:	blls	f184c <EXEC_NAME@@Base+0xcb844>
    5288:			; <UNDEFINED> instruction: 0x3094f8d3
    528c:	ldrle	r0, [sp], #-2011	; 0xfffff825
    5290:	vst1.8	{d20-d22}, [pc :128], r8
    5294:	strtmi	r7, [r1], -r0, lsl #5
    5298:	svc	0x0048f7fd
    529c:			; <UNDEFINED> instruction: 0xf06fb9b0
    52a0:	movwls	r0, #8972	; 0x230c
    52a4:			; <UNDEFINED> instruction: 0xf7fd4620
    52a8:	stmdblt	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    52ac:	bls	2eb2bc <EXEC_NAME@@Base+0x2c52b4>
    52b0:	ldrdcc	pc, [r0], -r9
    52b4:			; <UNDEFINED> instruction: 0xd141429a
    52b8:	pop	{r2, r3, ip, sp, pc}
    52bc:	stmdals	r2, {r4, r5, r6, r7, r8, r9, sl, pc}
    52c0:	mvnsle	r2, r0, lsl #16
    52c4:			; <UNDEFINED> instruction: 0xf7ffa802
    52c8:			; <UNDEFINED> instruction: 0xe7effc15
    52cc:	strtmi	r2, [r0], -r0, lsl #2
    52d0:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52d4:	cmplt	r8, #5242880	; 0x500000
    52d8:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    52dc:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    52e0:	bcs	4cc50 <EXEC_NAME@@Base+0x26c48>
    52e4:			; <UNDEFINED> instruction: 0xf7fdd914
    52e8:	stmdavs	r3, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    52ec:	svclt	0x001c2b02
    52f0:	movwls	r4, #8795	; 0x225b
    52f4:			; <UNDEFINED> instruction: 0xf7fd4628
    52f8:	strtmi	lr, [r0], -lr, lsl #30
    52fc:	svc	0x00a0f7fd
    5300:	bicsle	r2, ip, r0, lsl #16
    5304:			; <UNDEFINED> instruction: 0xf7fde7d2
    5308:	stmdavs	r0, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    530c:	strb	r4, [lr, r0, asr #4]
    5310:	andeq	pc, r1, #-1073741784	; 0xc0000028
    5314:	blx	fec96b20 <EXEC_NAME@@Base+0xfec70b18>
    5318:	ldrtmi	pc, [fp], -r2, lsl #5	; <UNPREDICTABLE>
    531c:	ldmdbeq	r2, {r5, r9, sl, lr}^
    5320:	ldrtmi	r9, [r2], -r0, lsl #4
    5324:	cdp2	0, 11, cr15, cr10, cr3, {0}
    5328:	andls	r2, r2, r0, lsl #16
    532c:	ubfx	sp, fp, #21, #2
    5330:	svc	0x0020f7fd
    5334:	subsmi	r6, fp, #196608	; 0x30000
    5338:	ldr	r9, [r3, r2, lsl #6]!
    533c:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    5340:	andeq	r0, r2, r2, lsr #21
    5344:	andeq	r0, r0, ip, ror #5
    5348:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    534c:	andeq	r0, r2, lr, ror lr
    5350:	push	{r2, r3, r4, r5, r8, r9, fp, lr}
    5354:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    5358:	addlt	r4, sp, fp, lsr ip
    535c:	teqcs	sl, lr, lsl #12
    5360:	pkhbtmi	r4, r0, r7, lsl #12
    5364:	stmdavs	fp!, {r0, r2, r3, r4, r8, fp, ip, lr}
    5368:			; <UNDEFINED> instruction: 0xf7fd930b
    536c:	blmi	e00eac <EXEC_NAME@@Base+0xddaea4>
    5370:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5374:	ldmdbvs	sl, {r3, r5, r8, ip, sp, pc}^
    5378:	svclt	0x00082a03
    537c:	andseq	pc, r5, pc, rrx
    5380:	svcvs	0x00dcd00c
    5384:	ldfvsp	f3, [sl], {156}	; 0x9c
    5388:	ldmdavs	sl, {r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    538c:	strhle	r4, [lr, #-34]	; 0xffffffde
    5390:	adcsmi	r6, fp, #10158080	; 0x9b0000
    5394:			; <UNDEFINED> instruction: 0xf06fbf14
    5398:	andcs	r0, r0, lr, asr r0
    539c:	stmdavs	fp!, {r0, r1, r3, r9, fp, ip, pc}
    53a0:			; <UNDEFINED> instruction: 0xd14c429a
    53a4:	pop	{r0, r2, r3, ip, sp, pc}
    53a8:	strdcs	r8, [r0], -r0
    53ac:			; <UNDEFINED> instruction: 0xf10de7f6
    53b0:	strbmi	r0, [r8], -ip, lsl #18
    53b4:			; <UNDEFINED> instruction: 0xf89ef7ff
    53b8:	b	1b1a00 <EXEC_NAME@@Base+0x18b9f8>
    53bc:	strls	r0, [r2], #-775	; 0xfffffcf9
    53c0:	rscsle	r3, r2, r1, lsl #6
    53c4:	strtmi	r2, [r3], -r0, asr #4
    53c8:	strbmi	r9, [r1], -r0, lsl #4
    53cc:	strbmi	r4, [r8], -r2, lsr #12
    53d0:			; <UNDEFINED> instruction: 0xf8b4f7ff
    53d4:			; <UNDEFINED> instruction: 0xf7fdb940
    53d8:	stmdavs	r0, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    53dc:	ldrb	r4, [sp, r0, asr #4]
    53e0:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    53e4:	bfi	r6, fp, (invalid: 16:14)
    53e8:			; <UNDEFINED> instruction: 0x46214b1a
    53ec:	ldrbtmi	r4, [fp], #-1602	; 0xfffff9be
    53f0:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    53f4:	mcr	7, 3, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    53f8:	stmdacs	r0, {r2, r9, sl, lr}
    53fc:	ldrtmi	sp, [fp], -fp, ror #1
    5400:			; <UNDEFINED> instruction: 0x46484632
    5404:			; <UNDEFINED> instruction: 0xf7fd4621
    5408:	orrslt	lr, r8, r2, asr #27
    540c:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    5410:	subsmi	r6, fp, #196608	; 0x30000
    5414:	strtmi	r9, [r0], -r2, lsl #6
    5418:	svc	0x0012f7fd
    541c:	stmdals	r2, {r3, r5, r8, ip, sp, pc}
    5420:			; <UNDEFINED> instruction: 0xd1bb2800
    5424:			; <UNDEFINED> instruction: 0xf7ffa802
    5428:	stmdals	r2, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    542c:			; <UNDEFINED> instruction: 0xf06fe7b6
    5430:	sbfx	r0, lr, #0, #20
    5434:	strtmi	r2, [r0], -r4, lsl #2
    5438:	ldcl	7, cr15, [r8, #1012]!	; 0x3f4
    543c:			; <UNDEFINED> instruction: 0xf7fde7eb
    5440:	svclt	0x0000ed12
    5444:	andeq	r0, r2, lr, ror #18
    5448:	andeq	r0, r0, ip, ror #5
    544c:	andeq	r0, r2, r8, ror #27
    5450:	andeq	r0, r2, r6, ror sp
    5454:	andeq	r0, r2, sl, ror #26
    5458:	bmi	dd8138 <EXEC_NAME@@Base+0xdb2130>
    545c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    5460:	strdlt	r4, [ip], r0
    5464:			; <UNDEFINED> instruction: 0x460d589c
    5468:	smladxcs	r0, sl, r1, r2
    546c:	strls	r4, [r2, -r6, lsl #12]
    5470:	movwls	r6, #47139	; 0xb823
    5474:	mcr	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    5478:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    547c:			; <UNDEFINED> instruction: 0xb128681b
    5480:	bcs	df9f0 <EXEC_NAME@@Base+0xb99e8>
    5484:			; <UNDEFINED> instruction: 0xf06fbf08
    5488:	andle	r0, r7, r5, lsl r0
    548c:	ldrdlt	r6, [r7, #-255]!	; 0xffffff01
    5490:	blcs	20804 <nf_ns_user_prefix@@Base+0xe044>
    5494:			; <UNDEFINED> instruction: 0xf06fbf0c
    5498:	andcs	r0, r0, lr, asr r0
    549c:	stmdavs	r3!, {r0, r1, r3, r9, fp, ip, pc}
    54a0:			; <UNDEFINED> instruction: 0xd145429a
    54a4:	pop	{r2, r3, ip, sp, pc}
    54a8:			; <UNDEFINED> instruction: 0xf10d81f0
    54ac:	strbmi	r0, [r0], -ip, lsl #16
    54b0:			; <UNDEFINED> instruction: 0xf820f7ff
    54b4:	blmi	8b391c <EXEC_NAME@@Base+0x88d914>
    54b8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    54bc:	subcs	lr, r0, #232, 14	; 0x3a00000
    54c0:	andls	r4, r0, #61865984	; 0x3b00000
    54c4:			; <UNDEFINED> instruction: 0x463a4631
    54c8:			; <UNDEFINED> instruction: 0xf7ff4640
    54cc:	stmdblt	r0!, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
    54d0:	mrc	7, 2, APSR_nzcv, cr0, cr13, {7}
    54d4:	submi	r6, r0, #0, 16
    54d8:	blmi	6bf460 <EXEC_NAME@@Base+0x699458>
    54dc:			; <UNDEFINED> instruction: 0x46394632
    54e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    54e4:			; <UNDEFINED> instruction: 0xf7fd6818
    54e8:			; <UNDEFINED> instruction: 0x4606edf2
    54ec:	rscle	r2, pc, r0, lsl #16
    54f0:	strbmi	r4, [r0], -sl, lsr #12
    54f4:			; <UNDEFINED> instruction: 0xf7fd4631
    54f8:	lsllt	lr, ip, pc
    54fc:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    5500:	subsmi	r6, fp, #196608	; 0x30000
    5504:	ldmdbvs	r3!, {r1, r8, r9, ip, pc}
    5508:			; <UNDEFINED> instruction: 0xf0434630
    550c:	teqvs	r3, r1, lsl #6
    5510:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    5514:	stmdals	r2, {r3, r5, r8, ip, sp, pc}
    5518:			; <UNDEFINED> instruction: 0xd1bf2800
    551c:			; <UNDEFINED> instruction: 0xf7ffa802
    5520:	stmdals	r2, {r0, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    5524:			; <UNDEFINED> instruction: 0x2104e7ba
    5528:			; <UNDEFINED> instruction: 0xf7fd4630
    552c:	strb	lr, [sl, r0, lsl #27]!
    5530:	ldc	7, cr15, [r8], {253}	; 0xfd
    5534:	andeq	r0, r2, r8, ror #16
    5538:	andeq	r0, r0, ip, ror #5
    553c:	ldrdeq	r0, [r2], -lr
    5540:	andeq	r0, r2, r0, lsr #25
    5544:	andeq	r0, r2, r8, ror ip
    5548:	bmi	1cd8318 <EXEC_NAME@@Base+0x1cb2310>
    554c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    5550:	strdlt	r4, [lr], r0
    5554:			; <UNDEFINED> instruction: 0x460e589c
    5558:	strcs	r2, [r0, #-314]	; 0xfffffec6
    555c:	stmib	sp, {r0, r1, r2, r9, sl, lr}^
    5560:	stmdavs	r3!, {r0, r1, r8, sl, ip, lr}
    5564:			; <UNDEFINED> instruction: 0xf7fd930d
    5568:	stmdacs	r0, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    556c:	addshi	pc, r9, r0
    5570:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    5574:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    5578:			; <UNDEFINED> instruction: 0xf0002b03
    557c:	ldrtmi	r8, [r0], -r0, lsr #1
    5580:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    5584:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5588:	addshi	pc, ip, r0
    558c:			; <UNDEFINED> instruction: 0x8190f8df
    5590:	tstcs	r0, sl, lsr r6
    5594:			; <UNDEFINED> instruction: 0xf8d844f8
    5598:	ldmdavs	r8, {ip, sp}
    559c:	ldc	7, cr15, [r6, #1012]	; 0x3f4
    55a0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    55a4:	qsubcs	sp, ip, pc	; <UNPREDICTABLE>
    55a8:			; <UNDEFINED> instruction: 0xf7fd4628
    55ac:	stmdbge	r3, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    55b0:	andcc	r4, r1, r2, lsl #13
    55b4:	mrc	7, 6, APSR_nzcv, cr12, cr13, {7}
    55b8:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    55bc:			; <UNDEFINED> instruction: 0xf8d8db50
    55c0:	blvs	ff6915c8 <EXEC_NAME@@Base+0xff66b5c0>
    55c4:	ldmdavs	r8, {r1, r3, r6, r8, ip, sp, pc}
    55c8:	movwcs	r4, #5706	; 0x164a
    55cc:			; <UNDEFINED> instruction: 0xf7fd9903
    55d0:	stmdacs	r0, {r2, r3, r5, sl, fp, sp, lr, pc}
    55d4:			; <UNDEFINED> instruction: 0xf8d8d144
    55d8:	mrscs	r3, (UNDEF: 0)
    55dc:			; <UNDEFINED> instruction: 0xf88a462a
    55e0:	ldmdavs	r8, {ip}
    55e4:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    55e8:	stmdacs	r0, {r7, r9, sl, lr}
    55ec:			; <UNDEFINED> instruction: 0x4628d077
    55f0:	ldcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    55f4:	strmi	r4, [r2], r9, lsr #12
    55f8:	ldrtmi	r4, [r8], -r2, lsl #12
    55fc:	svc	0x0006f7fd
    5600:			; <UNDEFINED> instruction: 0xf817b918
    5604:	blcs	bd1634 <EXEC_NAME@@Base+0xbab62c>
    5608:			; <UNDEFINED> instruction: 0xf10dd07a
    560c:			; <UNDEFINED> instruction: 0x46500a14
    5610:			; <UNDEFINED> instruction: 0xff70f7fe
    5614:	sbccs	fp, r0, #112, 2
    5618:	andls	r4, r0, #59768832	; 0x3900000
    561c:	andcs	r4, r0, #53477376	; 0x3300000
    5620:			; <UNDEFINED> instruction: 0xf7fe4650
    5624:	stmdacs	r0, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5628:	blls	1797c8 <EXEC_NAME@@Base+0x1537c0>
    562c:			; <UNDEFINED> instruction: 0x3094f8d3
    5630:	ldrble	r0, [sl, #-2011]	; 0xfffff825
    5634:			; <UNDEFINED> instruction: 0xf389fa5f
    5638:	strbmi	r9, [r1], -r3, lsl #20
    563c:			; <UNDEFINED> instruction: 0xf7fd4630
    5640:	stmdacs	r0, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    5644:	ldmdbvs	r3!, {r0, r1, r3, r6, r8, ip, lr, pc}^
    5648:	tstcs	r4, r0, lsr r6
    564c:	nopeq	{67}	; 0x43
    5650:			; <UNDEFINED> instruction: 0xf7fd6173
    5654:	smlattcs	r6, ip, ip, lr
    5658:			; <UNDEFINED> instruction: 0xf7fd4640
    565c:	and	lr, r6, r8, ror #25
    5660:	stc	7, cr15, [r8, #1012]	; 0x3f4
    5664:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5668:	subsmi	r6, fp, #196608	; 0x30000
    566c:	strbmi	r9, [r0], -r4, lsl #6
    5670:	stcl	7, cr15, [r6, #1012]!	; 0x3f4
    5674:	blls	131a9c <EXEC_NAME@@Base+0x10ba94>
    5678:	ldrtmi	fp, [r0], -fp, asr #6
    567c:	stcl	7, cr15, [r0, #1012]!	; 0x3f4
    5680:	blls	131aa8 <EXEC_NAME@@Base+0x10baa0>
    5684:	stmdals	r3, {r0, r1, r3, r4, r5, r8, r9, ip, sp, pc}
    5688:	bl	1ec3684 <EXEC_NAME@@Base+0x1e9d67c>
    568c:			; <UNDEFINED> instruction: 0xf7fd4628
    5690:	stmdals	r4, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    5694:	stmdavs	r3!, {r0, r2, r3, r9, fp, ip, pc}
    5698:	teqle	r9, sl	; <illegal shifter operand>
    569c:	pop	{r1, r2, r3, ip, sp, pc}
    56a0:	teqcs	sl, r0	; <illegal shifter operand>
    56a4:			; <UNDEFINED> instruction: 0xf7fd4630
    56a8:	stmdacs	r0, {r4, r5, r8, sl, fp, sp, lr, pc}
    56ac:	svcge	0x0067f43f
    56b0:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    56b4:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    56b8:			; <UNDEFINED> instruction: 0xf47f2b03
    56bc:			; <UNDEFINED> instruction: 0xf06faf60
    56c0:			; <UNDEFINED> instruction: 0xe7e70015
    56c4:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    56c8:	submi	r6, r0, #0, 16
    56cc:	stmdage	r4, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    56d0:	blx	4436d4 <EXEC_NAME@@Base+0x41d6cc>
    56d4:	stmdage	r4, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    56d8:	blx	3436dc <EXEC_NAME@@Base+0x31d6d4>
    56dc:			; <UNDEFINED> instruction: 0xf7fde7d3
    56e0:	stmdavs	r3, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    56e4:	movwls	r4, #16987	; 0x425b
    56e8:	ldrbmi	lr, [r0], -r1, asr #15
    56ec:	strbmi	r2, [r1], -r0, asr #5
    56f0:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    56f4:	orrsle	r2, sp, r0, lsl #16
    56f8:	movweq	pc, #49263	; 0xc06f	; <UNPREDICTABLE>
    56fc:	ldr	r9, [r6, r4, lsl #6]!
    5700:	beq	541b3c <EXEC_NAME@@Base+0x51bb34>
    5704:			; <UNDEFINED> instruction: 0xf7fe4650
    5708:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    570c:	ldr	sp, [r1, sp, lsl #3]
    5710:	bl	fea4370c <EXEC_NAME@@Base+0xfea1d704>
    5714:	andeq	r0, r2, r8, ror r7
    5718:	andeq	r0, r0, ip, ror #5
    571c:	andeq	r0, r2, r6, ror #23
    5720:	andeq	r0, r2, r4, asr #23
    5724:	andeq	r0, r2, r6, lsr #21
    5728:			; <UNDEFINED> instruction: 0xf7fdb538
    572c:			; <UNDEFINED> instruction: 0x4605eb90
    5730:			; <UNDEFINED> instruction: 0x212fb1a0
    5734:	ldcl	7, cr15, [r8, #1012]	; 0x3f4
    5738:	cmplt	r0, r4, lsl #12
    573c:	andcs	r4, r0, #11264	; 0x2c00
    5740:	andvc	r4, r2, r1, lsl r6
    5744:			; <UNDEFINED> instruction: 0x462a447b
    5748:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    574c:	ldc	7, cr15, [lr], #1012	; 0x3f4
    5750:	strtmi	r4, [r8], -r4, lsl #12
    5754:	bl	543750 <EXEC_NAME@@Base+0x51d748>
    5758:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    575c:	stc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    5760:	movwcs	r4, #50732	; 0xc62c
    5764:	strtmi	r6, [r0], -r3
    5768:	svclt	0x0000bd38
    576c:	andeq	r0, r2, r4, lsl sl
    5770:	stmdbcc	r1, {r0, r5, r8, r9, fp, lr}
    5774:	mvnsmi	lr, sp, lsr #18
    5778:	strcs	r4, [r0], #-1147	; 0xfffffb85
    577c:	stmdbcs	r4, {r2, r4, sp, lr}
    5780:	ldm	pc, {r0, r1, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5784:	stmdaeq	sp!, {r0, ip, sp, lr, pc}
    5788:	andeq	r0, r3, r8, lsl #16
    578c:	pop	{r0, r4, r9, sl, lr}
    5790:			; <UNDEFINED> instruction: 0xf7fd41f0
    5794:	ldrmi	fp, [r4], -fp, ror #27
    5798:			; <UNDEFINED> instruction: 0x46054a18
    579c:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    57a0:			; <UNDEFINED> instruction: 0xf7fd4640
    57a4:	strmi	lr, [r6], -r6, lsr #25
    57a8:			; <UNDEFINED> instruction: 0xf7fd4628
    57ac:	ldrtmi	lr, [r0], #-3234	; 0xfffff35e
    57b0:			; <UNDEFINED> instruction: 0xf7fd3001
    57b4:			; <UNDEFINED> instruction: 0x4607ead8
    57b8:			; <UNDEFINED> instruction: 0x4632b1d8
    57bc:			; <UNDEFINED> instruction: 0xf7fd4641
    57c0:			; <UNDEFINED> instruction: 0x4629eb1c
    57c4:			; <UNDEFINED> instruction: 0xf7fd19b8
    57c8:			; <UNDEFINED> instruction: 0x4621ebf4
    57cc:			; <UNDEFINED> instruction: 0xf7fd4638
    57d0:			; <UNDEFINED> instruction: 0x4604edd0
    57d4:			; <UNDEFINED> instruction: 0xf7fd4638
    57d8:			; <UNDEFINED> instruction: 0x4620ead4
    57dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    57e0:	ldrmi	r4, [r1], -r7, lsl #24
    57e4:	pop	{r0, r1, r3, r4, r8, fp, ip, lr}
    57e8:	ldmdavs	fp, {r4, r5, r6, r7, r8, lr}
    57ec:			; <UNDEFINED> instruction: 0xf7fd4418
    57f0:			; <UNDEFINED> instruction: 0xf04fbdbd
    57f4:	udf	#847	; 0x34f
    57f8:	andeq	r0, r2, ip, asr #10
    57fc:	andeq	r0, r0, ip, lsl r3
    5800:	andeq	r0, r0, r0, lsl #6
    5804:	push	{r0, r1, r2, r3, r4, r8, r9, fp, lr}
    5808:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    580c:	addlt	r4, r5, lr, lsl ip
    5810:	stcls	6, cr4, [ip, #-56]	; 0xffffffc8
    5814:			; <UNDEFINED> instruction: 0xf015591c
    5818:			; <UNDEFINED> instruction: 0xf8dd0101
    581c:	stmdavs	r3!, {r2, r4, r5, pc}
    5820:			; <UNDEFINED> instruction: 0xd1299303
    5824:			; <UNDEFINED> instruction: 0x46174b19
    5828:	ldrbtmi	r4, [fp], #-1538	; 0xfffff9fe
    582c:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    5830:	mcrr	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    5834:	bicslt	r4, r0, r1, lsl #13
    5838:	andhi	pc, r0, sp, asr #17
    583c:	ldrtmi	r4, [sl], -fp, lsr #12
    5840:			; <UNDEFINED> instruction: 0xf7fd4631
    5844:	andls	lr, r2, lr, ror #24
    5848:			; <UNDEFINED> instruction: 0xf7fd4648
    584c:	ldmdblt	r8!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    5850:	bls	eb860 <EXEC_NAME@@Base+0xc5858>
    5854:	addsmi	r6, sl, #2293760	; 0x230000
    5858:	andlt	sp, r5, r1, lsl r1
    585c:	mvnshi	lr, #12386304	; 0xbd0000
    5860:	stmdacs	r0, {r1, fp, ip, pc}
    5864:	stmdage	r2, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5868:			; <UNDEFINED> instruction: 0xf944f7ff
    586c:			; <UNDEFINED> instruction: 0xf7fde7f0
    5870:	stmdavs	r0, {r1, r7, sl, fp, sp, lr, pc}
    5874:	strb	r4, [ip, r0, asr #4]!
    5878:	eoreq	pc, r5, pc, rrx
    587c:			; <UNDEFINED> instruction: 0xf7fde7e9
    5880:	svclt	0x0000eaf2
    5884:			; <UNDEFINED> instruction: 0x000204ba
    5888:	andeq	r0, r0, ip, ror #5
    588c:	andeq	r0, r2, lr, lsr #18
    5890:	strdlt	fp, [r3], r0
    5894:			; <UNDEFINED> instruction: 0x460f4c1c
    5898:			; <UNDEFINED> instruction: 0x46164b1c
    589c:	stmiapl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    58a0:	movwls	r6, #6187	; 0x182b
    58a4:	b	ff4c38a0 <EXEC_NAME@@Base+0xff49d898>
    58a8:	teqlt	r0, #0
    58ac:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    58b0:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    58b4:	svclt	0x00182b03
    58b8:	andle	r6, r9, r8, lsr r0
    58bc:	andcs	r4, r0, r5, lsl fp
    58c0:	eorsvs	r5, r3, r3, ror #17
    58c4:	stmdavs	fp!, {r0, r9, fp, ip, pc}
    58c8:			; <UNDEFINED> instruction: 0xd11b429a
    58cc:	ldcllt	0, cr11, [r0, #12]!
    58d0:			; <UNDEFINED> instruction: 0x46684911
    58d4:			; <UNDEFINED> instruction: 0xf7fd4479
    58d8:	blls	40860 <EXEC_NAME@@Base+0x1a858>
    58dc:	blcs	1d9c4 <nf_ns_user_prefix@@Base+0xb204>
    58e0:	ldrmi	sp, [r8], -ip, ror #1
    58e4:	ldrtmi	r2, [r1], -r0, lsl #8
    58e8:			; <UNDEFINED> instruction: 0xf7fd6034
    58ec:	stmdacs	r0, {r1, r6, r8, sl, fp, sp, lr, pc}
    58f0:	ldmdavs	r8!, {r3, r5, r6, r7, r9, fp, ip, lr, pc}
    58f4:	b	11438f0 <EXEC_NAME@@Base+0x111d8e8>
    58f8:			; <UNDEFINED> instruction: 0xf7fd603c
    58fc:	stmdavs	r0, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    5900:	ldrb	r4, [pc, r0, asr #4]
    5904:	b	febc3900 <EXEC_NAME@@Base+0xfeb9d8f8>
    5908:	andeq	r0, r2, r8, lsr #8
    590c:	andeq	r0, r0, ip, ror #5
    5910:	andeq	r0, r2, sl, lsr #17
    5914:	andeq	r0, r0, r4, ror #5
    5918:	andeq	ip, r0, r4, lsl #13
    591c:	svcmi	0x00f0e92d
    5920:	ldclmi	6, cr4, [r3], #-612	; 0xfffffd9c
    5924:	ldclmi	0, cr11, [r3, #-596]!	; 0xfffffdac
    5928:	ldrbtmi	r4, [ip], #-1680	; 0xfffff970
    592c:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
    5930:	strcs	r4, [r0], #-1571	; 0xfffff9dd
    5934:	strls	r5, [r8], #-2399	; 0xfffff6a1
    5938:	tstls	r3, #3866624	; 0x3b0000
    593c:			; <UNDEFINED> instruction: 0xffa8f7ff
    5940:	blle	ccd15c <EXEC_NAME@@Base+0xca7154>
    5944:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    5948:	bls	2171d4 <EXEC_NAME@@Base+0x1f11cc>
    594c:			; <UNDEFINED> instruction: 0xf8da44fa
    5950:	stmdavs	r0, {}	; <UNPREDICTABLE>
    5954:	bl	feec3950 <EXEC_NAME@@Base+0xfee9d948>
    5958:			; <UNDEFINED> instruction: 0xf7fd4606
    595c:	strmi	lr, [r3], ip, lsl #24
    5960:	ldmib	r6, {r1, r2, r3, r7, r8, ip, sp, pc}^
    5964:	stmdbcs	r0, {r8}
    5968:	ldmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    596c:	movwcs	fp, #7998	; 0x1f3e
    5970:	andcc	pc, r0, fp, asr #17
    5974:	mvnscc	pc, #79	; 0x4f
    5978:	ldmdbvs	r2!, {r0, r3, r8, r9, ip, lr, pc}^
    597c:	orrvs	pc, r0, #301989888	; 0x12000000
    5980:	subsle	r9, r0, r4, lsl #6
    5984:			; <UNDEFINED> instruction: 0xf8dbb33d
    5988:	strcs	r3, [r0], #-0
    598c:			; <UNDEFINED> instruction: 0x4620425b
    5990:			; <UNDEFINED> instruction: 0xf7fd9307
    5994:			; <UNDEFINED> instruction: 0x4630eb70
    5998:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    599c:	blls	1f1dc4 <EXEC_NAME@@Base+0x1cbdbc>
    59a0:	stmdals	r8, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    59a4:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    59a8:	vstrls.16	s22, [r7, #-282]	; 0xfffffee6	; <UNPREDICTABLE>
    59ac:			; <UNDEFINED> instruction: 0x46289a13
    59b0:	addsmi	r6, sl, #3866624	; 0x3b0000
    59b4:	addshi	pc, r9, r0, asr #32
    59b8:	pop	{r0, r2, r4, ip, sp, pc}
    59bc:	stmdage	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    59c0:			; <UNDEFINED> instruction: 0xf898f7ff
    59c4:			; <UNDEFINED> instruction: 0xf7fd9808
    59c8:	vstrcs.16	s28, [r0, #-440]	; 0xfffffe48	; <UNPREDICTABLE>
    59cc:	stmdals	r9, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
    59d0:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    59d4:			; <UNDEFINED> instruction: 0xf8dae7e9
    59d8:	bge	2859e0 <EXEC_NAME@@Base+0x25f9d8>
    59dc:	strls	r4, [sl, #-1585]	; 0xfffff9cf
    59e0:	ldc2	0, cr15, [r6], #-12
    59e4:	rsbsle	r2, fp, r0, lsl #16
    59e8:			; <UNDEFINED> instruction: 0xf06f6984
    59ec:	stmdals	sl, {r1, r2, r3, r4, r6, r8, r9}
    59f0:			; <UNDEFINED> instruction: 0x464bb134
    59f4:	strbmi	r4, [r2], -r1, lsl #12
    59f8:			; <UNDEFINED> instruction: 0x47a04630
    59fc:	stmdals	sl, {r0, r1, r9, sl, lr}
    5a00:			; <UNDEFINED> instruction: 0xf7fd9307
    5a04:			; <UNDEFINED> instruction: 0x9c07e9be
    5a08:			; <UNDEFINED> instruction: 0xd1bc2c00
    5a0c:			; <UNDEFINED> instruction: 0xf0436973
    5a10:	cmnvs	r3, r0, lsr #6
    5a14:	ldrtmi	r2, [r0], -r6, lsl #2
    5a18:	bl	243a14 <EXEC_NAME@@Base+0x21da0c>
    5a1c:	ldrmi	r2, [r3], -r0, lsl #4
    5a20:	andcs	pc, r0, fp, asr #17
    5a24:			; <UNDEFINED> instruction: 0x462be7b3
    5a28:	orrcs	r9, r0, r9, lsl #20
    5a2c:			; <UNDEFINED> instruction: 0xf7fd4630
    5a30:	strmi	lr, [r4], -r8, lsr #23
    5a34:	blge	2f287c <EXEC_NAME@@Base+0x2cc874>
    5a38:			; <UNDEFINED> instruction: 0x469a4618
    5a3c:	ldc2l	7, cr15, [sl, #-1016]	; 0xfffffc08
    5a40:	ldmib	r4, {r7, r8, r9, fp, ip, sp, pc}^
    5a44:	blvc	8ca274 <EXEC_NAME@@Base+0x8a426c>
    5a48:	andne	lr, r4, #3358720	; 0x334000
    5a4c:	ldmib	r4, {r0, r1, r3, r5, r8, ip, sp, pc}^
    5a50:	strbmi	r2, [r2, #-780]	; 0xfffffcf4
    5a54:	movweq	lr, #39795	; 0x9b73
    5a58:	strbmi	sp, [r2], -ip, lsl #22
    5a5c:	strtmi	r4, [r0], -fp, asr #12
    5a60:	b	ac3a5c <EXEC_NAME@@Base+0xa9da54>
    5a64:	ldmib	sp, {r4, r6, r7, r8, fp, ip, sp, pc}^
    5a68:	ldrmi	r2, [r9, #772]	; 0x304
    5a6c:	ldrmi	fp, [r0, #3848]	; 0xf08
    5a70:	strb	sp, [pc, ip, asr #3]
    5a74:	rscscc	pc, pc, #24, 2
    5a78:			; <UNDEFINED> instruction: 0xf149a90a
    5a7c:	strdls	r3, [r2, -pc]
    5a80:	tstcs	r0, r1
    5a84:	smlabteq	r0, sp, r9, lr
    5a88:	tstcs	r0, r0, lsr #12
    5a8c:	eorne	pc, r8, sp, lsl #17
    5a90:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a94:			; <UNDEFINED> instruction: 0xf1712801
    5a98:	ble	ff9066a0 <EXEC_NAME@@Base+0xff8e0698>
    5a9c:	ldrdcc	pc, [r0], -fp
    5aa0:			; <UNDEFINED> instruction: 0xe774425b
    5aa4:	bls	10dfac <EXEC_NAME@@Base+0xe7fa4>
    5aa8:	ldrtmi	r9, [r3], -r0, lsl #2
    5aac:	ldrbmi	r9, [r0], -r8, lsl #18
    5ab0:	stc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    5ab4:	blls	7b207c <EXEC_NAME@@Base+0x78c074>
    5ab8:	sbcle	r2, r2, r0, lsl #22
    5abc:			; <UNDEFINED> instruction: 0xf8d39b0b
    5ac0:	bfieq	r3, r4, #1, #27
    5ac4:			; <UNDEFINED> instruction: 0x4650d4bd
    5ac8:	ldrtmi	r2, [r1], -r0, lsl #5
    5acc:	bl	bc3ac8 <EXEC_NAME@@Base+0xb9dac0>
    5ad0:			; <UNDEFINED> instruction: 0xd1b62800
    5ad4:			; <UNDEFINED> instruction: 0xf8cb230d
    5ad8:			; <UNDEFINED> instruction: 0xf06f3000
    5adc:	ldrb	r0, [r6, -ip, lsl #6]
    5ae0:	ldrdcc	pc, [r0], -fp
    5ae4:	subsmi	r9, fp, #655360	; 0xa0000
    5ae8:			; <UNDEFINED> instruction: 0xf7fde78a
    5aec:	svclt	0x0000e9bc
    5af0:	muleq	r2, sl, r3
    5af4:	andeq	r0, r0, ip, ror #5
    5af8:	andeq	r0, r2, ip, lsl #16
    5afc:	mrsls	r2, (UNDEF: 16)
    5b00:	svclt	0x0000e70c
    5b04:	addlt	fp, r3, r0, lsl #10
    5b08:	tstls	r0, r1, lsl #2
    5b0c:			; <UNDEFINED> instruction: 0xff06f7ff
    5b10:			; <UNDEFINED> instruction: 0xf85db003
    5b14:	svclt	0x0000fb04
    5b18:	push	{r1, r2, r3, r5, r6, r8, r9, fp, lr}
    5b1c:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    5b20:	addslt	r4, r0, sp, ror #26
    5b24:	bge	157368 <EXEC_NAME@@Base+0x131360>
    5b28:	strcs	sl, [r0], #-2308	; 0xfffff6fc
    5b2c:	stmib	sp, {r1, r2, r3, r4, r6, r8, fp, ip, lr}^
    5b30:	ldmdavs	r3!, {r0, r1, sl, lr}
    5b34:			; <UNDEFINED> instruction: 0xf7ff930f
    5b38:	cdpne	14, 0, cr15, cr5, cr11, {5}
    5b3c:	blmi	19fc91c <EXEC_NAME@@Base+0x19d6914>
    5b40:	bls	1173cc <EXEC_NAME@@Base+0xf13c4>
    5b44:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5b48:			; <UNDEFINED> instruction: 0xf7fd6818
    5b4c:	strmi	lr, [r0], r0, asr #21
    5b50:	rsbsle	r2, r3, r0, lsl #16
    5b54:	ldrbeq	r6, [r9, #-2371]	; 0xfffff6bd
    5b58:	strtmi	sp, [fp], -r8, lsl #8
    5b5c:	orrcs	r9, r0, r5, lsl #20
    5b60:	bl	3c3b5c <EXEC_NAME@@Base+0x39db54>
    5b64:	stmdacs	r0, {r2, r9, sl, lr}
    5b68:	adchi	pc, r3, r0
    5b6c:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    5b70:			; <UNDEFINED> instruction: 0xf7fe4648
    5b74:	ldrhlt	pc, [r8, #207]	; 0xcf	; <UNPREDICTABLE>
    5b78:			; <UNDEFINED> instruction: 0x07da683b
    5b7c:			; <UNDEFINED> instruction: 0xf04fbf48
    5b80:	strle	r0, [r6], #-2688	; 0xfffff580
    5b84:	svceq	0x0002f013
    5b88:			; <UNDEFINED> instruction: 0xf44fbf14
    5b8c:	vst1.64	{d23-d24}, [pc], r0
    5b90:	subcs	r7, r0, #128, 20	; 0x80000
    5b94:	andls	r4, r0, #70254592	; 0x4300000
    5b98:	andcs	r4, r0, #72, 12	; 0x4800000
    5b9c:			; <UNDEFINED> instruction: 0xf7fe9904
    5ba0:	stmdacs	r0, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    5ba4:	blls	1f9d38 <EXEC_NAME@@Base+0x1d3d30>
    5ba8:			; <UNDEFINED> instruction: 0x3094f8d3
    5bac:	ldrble	r0, [r7, #-2009]	; 0xfffff827
    5bb0:			; <UNDEFINED> instruction: 0x3014f8d8
    5bb4:	strbtle	r0, [r1], #-1370	; 0xfffffaa6
    5bb8:	bcs	2c3cc <EXEC_NAME@@Base+0x63c4>
    5bbc:	ldmdavs	sl!, {r3, r5, r8, r9, fp, ip, lr, pc}
    5bc0:	mlale	r5, r0, r7, r0
    5bc4:			; <UNDEFINED> instruction: 0xf01189a1
    5bc8:	svclt	0x001e0fff
    5bcc:			; <UNDEFINED> instruction: 0xf042693a
    5bd0:	teqvs	sl, r1, lsl #4
    5bd4:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
    5bd8:	svcvs	0x00106812
    5bdc:	strbeq	fp, [r9], #-312	; 0xfffffec8
    5be0:	ldrbeq	sp, [fp], #-1029	; 0xfffffbfb
    5be4:	ldmdbvs	fp!, {r1, r6, r8, r9, sl, fp, ip, sp, pc}
    5be8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    5bec:	ldmib	r2, {r0, r1, r3, r4, r5, r8, sp, lr}^
    5bf0:	tstmi	r3, #8, 6	; 0x20000000
    5bf4:	ldmdbvs	fp!, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    5bf8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    5bfc:	ldmib	r8, {r0, r1, r3, r4, r5, r8, sp, lr}^
    5c00:	blcs	e808 <ntfs_check_empty_dir@plt+0xb35c>
    5c04:	bcs	43582c <EXEC_NAME@@Base+0x40f824>
    5c08:			; <UNDEFINED> instruction: 0xf04fbf3c
    5c0c:	movwls	r3, #13311	; 0x33ff
    5c10:			; <UNDEFINED> instruction: 0xf7fd4620
    5c14:			; <UNDEFINED> instruction: 0x4640ea30
    5c18:	bl	4c3c14 <EXEC_NAME@@Base+0x49dc0c>
    5c1c:	blls	f2044 <EXEC_NAME@@Base+0xcc03c>
    5c20:	stmdals	r4, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
    5c24:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c28:	vstrls.16	s22, [r3, #-298]	; 0xfffffed6	; <UNPREDICTABLE>
    5c2c:	strtmi	r9, [r8], -pc, lsl #20
    5c30:	addsmi	r6, sl, #3342336	; 0x330000
    5c34:	andslt	sp, r0, ip, asr #2
    5c38:			; <UNDEFINED> instruction: 0x87f0e8bd
    5c3c:	b	fe6c3c38 <EXEC_NAME@@Base+0xfe69dc30>
    5c40:	stmdals	r4, {r0, r1, fp, sp, lr}
    5c44:	movwls	r4, #12891	; 0x325b
    5c48:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c4c:	rscle	r2, ip, r0, lsl #26
    5c50:			; <UNDEFINED> instruction: 0xf7fd9805
    5c54:			; <UNDEFINED> instruction: 0xe7e8e896
    5c58:			; <UNDEFINED> instruction: 0xf7fea803
    5c5c:	strb	pc, [r0, fp, asr #30]!	; <UNPREDICTABLE>
    5c60:			; <UNDEFINED> instruction: 0x46484652
    5c64:			; <UNDEFINED> instruction: 0xf7fd4641
    5c68:	stmdacs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    5c6c:			; <UNDEFINED> instruction: 0xf8d8d1a0
    5c70:			; <UNDEFINED> instruction: 0xf06f3014
    5c74:	andls	r0, r3, #12, 4	; 0xc0000000
    5c78:	strble	r0, [r9, #1368]	; 0x558
    5c7c:	andcs	r4, r0, r9, lsl fp
    5c80:	bge	18e088 <EXEC_NAME@@Base+0x168080>
    5c84:	stmib	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5c88:	strbmi	r0, [r1], -r4, lsl #2
    5c8c:	ldmdavs	r8, {sl, sp}
    5c90:			; <UNDEFINED> instruction: 0xf0039406
    5c94:	ldrdlt	pc, [r8, sp]!
    5c98:	stmdbls	r6, {r0, r1, r6, fp, sp, lr}
    5c9c:			; <UNDEFINED> instruction: 0x463ab17b
    5ca0:	ldrmi	r4, [r8, r0, asr #12]
    5ca4:	strmi	r9, [r3], -r6, lsl #18
    5ca8:	movwls	r4, #13832	; 0x3608
    5cac:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cb0:			; <UNDEFINED> instruction: 0xf7fde7b1
    5cb4:	stmdavs	r3, {r5, r6, r9, fp, sp, lr, pc}
    5cb8:	movwls	r4, #12891	; 0x325b
    5cbc:			; <UNDEFINED> instruction: 0xf06fe7ab
    5cc0:	ubfx	r0, lr, #6, #18
    5cc4:	b	15c3cc0 <EXEC_NAME@@Base+0x159dcb8>
    5cc8:	stmdavs	r3, {r1, r2, r8, fp, ip, pc}
    5ccc:	ubfx	r4, fp, #4, #12
    5cd0:	stmia	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cd4:	andeq	r0, r2, r6, lsr #3
    5cd8:	andeq	r0, r0, ip, ror #5
    5cdc:	andeq	r0, r2, r4, lsl r6
    5ce0:	andeq	r0, r2, r2, lsl #11
    5ce4:	ldrdeq	r0, [r2], -r4
    5ce8:	svcmi	0x00f0e92d
    5cec:	stclmi	6, cr4, [r6], {14}
    5cf0:	stmibmi	r6, {r0, r3, r4, r7, ip, sp, pc}^
    5cf4:	ldrbtmi	r4, [ip], #-1667	; 0xfffff97d
    5cf8:	movwcs	lr, #18893	; 0x49cd
    5cfc:	ldrdge	pc, [r8], sp
    5d00:	strtmi	r2, [r2], -r0, lsl #6
    5d04:	stmib	sp, {r2, r5, r6, fp, ip, lr}^
    5d08:	movwls	r3, #41736	; 0xa308
    5d0c:	movwls	r6, #59426	; 0xe822
    5d10:	ldrdhi	pc, [ip], sp
    5d14:			; <UNDEFINED> instruction: 0xf7fd9217
    5d18:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
    5d1c:	rscshi	pc, r8, r0
    5d20:	strmi	r2, [r7], -pc, lsr #2
    5d24:	b	ff843d20 <EXEC_NAME@@Base+0xff81dd18>
    5d28:	strmi	sl, [r5], -r8, lsl #18
    5d2c:			; <UNDEFINED> instruction: 0xf7fd3001
    5d30:			; <UNDEFINED> instruction: 0xf1b0eb20
    5d34:	vqdmlal.s<illegal width 8>	q8, d0, d0
    5d38:	blmi	fed66098 <EXEC_NAME@@Base+0xfed40090>
    5d3c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5d40:	bcs	20cb0 <nf_ns_user_prefix@@Base+0xe4f0>
    5d44:	sbchi	pc, r6, r0, asr #32
    5d48:	bge	3576b0 <EXEC_NAME@@Base+0x3316a8>
    5d4c:			; <UNDEFINED> instruction: 0xf7ffa90a
    5d50:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    5d54:			; <UNDEFINED> instruction: 0x900ebfbc
    5d58:	vabal.s8	q9, d0, d0
    5d5c:	blmi	feb6608c <EXEC_NAME@@Base+0xfeb40084>
    5d60:	ldrtmi	r2, [sl], -r0, lsl #2
    5d64:	ldrbtmi	r7, [fp], #-41	; 0xffffffd7
    5d68:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    5d6c:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d70:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5d74:	sbcshi	pc, r1, r0
    5d78:	movwcs	lr, #2512	; 0x9d0
    5d7c:	svclt	0x00082b00
    5d80:			; <UNDEFINED> instruction: 0xf0002a0b
    5d84:	blge	3e60b4 <EXEC_NAME@@Base+0x3c00ac>
    5d88:	ldrmi	r9, [r8], -r6, lsl #6
    5d8c:	blx	fecc3d8e <EXEC_NAME@@Base+0xfec9dd86>
    5d90:			; <UNDEFINED> instruction: 0xf0402800
    5d94:	blmi	fe8260f8 <EXEC_NAME@@Base+0xfe8000f0>
    5d98:	rsbsmi	pc, r0, #100663296	; 0x6000000
    5d9c:	svcmi	0x0080f5b2
    5da0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5da4:	rschi	pc, r8, r0
    5da8:	b	9a0114 <EXEC_NAME@@Base+0x97a10c>
    5dac:	vaddw.u8	q8, <illegal reg q0.5>, d1
    5db0:	tstls	r7, r8, lsl #2
    5db4:			; <UNDEFINED> instruction: 0x109cf8d3
    5db8:	cmnlt	r9, fp, lsl #13
    5dbc:	addmi	pc, r0, #679477248	; 0x28800000
    5dc0:	blx	feca1d34 <EXEC_NAME@@Base+0xfec7bd2c>
    5dc4:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    5dc8:			; <UNDEFINED> instruction: 0xf0002b00
    5dcc:	strtmi	r8, [r9], -sl, asr #1
    5dd0:			; <UNDEFINED> instruction: 0xf7fd9806
    5dd4:	pkhtbmi	lr, r3, r4, asr #21
    5dd8:	ldrbtvs	pc, [pc], -r6, lsr #8	; <UNPREDICTABLE>
    5ddc:	streq	pc, [pc], -r6, lsr #32
    5de0:	svcmi	0x00c0f5b6
    5de4:	rschi	pc, r5, r0
    5de8:	svcmi	0x0020f5b6
    5dec:	sbchi	pc, pc, r0
    5df0:	svcpl	0x0000f5b6
    5df4:	sbcshi	pc, sp, r0
    5df8:	blx	17eb600 <EXEC_NAME@@Base+0x17c55f8>
    5dfc:	bls	242c28 <EXEC_NAME@@Base+0x21cc20>
    5e00:			; <UNDEFINED> instruction: 0x46284659
    5e04:	bl	ec3e00 <EXEC_NAME@@Base+0xe9ddf8>
    5e08:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    5e0c:	adchi	pc, r3, r0
    5e10:	blx	feed8c20 <EXEC_NAME@@Base+0xfeeb2c18>
    5e14:	ldrbtmi	pc, [fp], #-2955	; 0xfffff475	; <UNPREDICTABLE>
    5e18:	blne	170075c <EXEC_NAME@@Base+0x16da754>
    5e1c:			; <UNDEFINED> instruction: 0xf8d3681b
    5e20:	blcs	12098 <_IO_stdin_used@@Base+0x5b0>
    5e24:	uadd16mi	fp, fp, r4
    5e28:	blcs	ea30 <ntfs_check_empty_dir@plt+0xb584>
    5e2c:	sbcshi	pc, r5, r0, asr #32
    5e30:			; <UNDEFINED> instruction: 0xf0436973
    5e34:	cmnvs	r2, r0, lsr #4
    5e38:	svceq	0x0000f1b8
    5e3c:	ldreq	sp, [sl, #-30]	; 0xffffffe2
    5e40:			; <UNDEFINED> instruction: 0xf8d8d505
    5e44:			; <UNDEFINED> instruction: 0xf0422010
    5e48:			; <UNDEFINED> instruction: 0xf8c80201
    5e4c:	bmi	1d0de94 <EXEC_NAME@@Base+0x1ce7e8c>
    5e50:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    5e54:	teqlt	r9, r1, lsl pc
    5e58:	strle	r0, [r5, #-1115]	; 0xfffffba5
    5e5c:			; <UNDEFINED> instruction: 0x3010f8d8
    5e60:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    5e64:	andscc	pc, r0, r8, asr #17
    5e68:	movwcs	lr, #35282	; 0x89d2
    5e6c:	andle	r4, r5, r3, lsl r3
    5e70:			; <UNDEFINED> instruction: 0x3010f8d8
    5e74:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    5e78:	andscc	pc, r0, r8, asr #17
    5e7c:			; <UNDEFINED> instruction: 0x46306933
    5e80:			; <UNDEFINED> instruction: 0xf0434629
    5e84:	teqvs	r3, r1, lsl #6
    5e88:	svc	0x0012f7fc
    5e8c:	blls	3b2314 <EXEC_NAME@@Base+0x38c30c>
    5e90:	stmdage	lr, {r0, r1, r4, r8, fp, ip, sp, pc}
    5e94:	mcr2	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    5e98:	strtmi	r2, [r8], -r6, lsl #2
    5e9c:	stmia	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ea0:			; <UNDEFINED> instruction: 0xf7fc980a
    5ea4:	stmdals	r8, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5ea8:	svc	0x006af7fc
    5eac:			; <UNDEFINED> instruction: 0xf7fd4628
    5eb0:	bllt	c405d8 <EXEC_NAME@@Base+0xc1a5d0>
    5eb4:	tstlt	r8, r9, lsl #16
    5eb8:	svc	0x0062f7fc
    5ebc:			; <UNDEFINED> instruction: 0xf7fc4638
    5ec0:	stmdals	lr, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5ec4:	stmdavs	r3!, {r0, r1, r2, r4, r9, fp, ip, pc}
    5ec8:			; <UNDEFINED> instruction: 0xf040429a
    5ecc:	mulslt	r9, sl, r0
    5ed0:	svchi	0x00f0e8bd
    5ed4:			; <UNDEFINED> instruction: 0x464a6818
    5ed8:	stmdbls	r8, {r0, r8, r9, sp}
    5edc:	svc	0x00a4f7fc
    5ee0:			; <UNDEFINED> instruction: 0xf43f2800
    5ee4:			; <UNDEFINED> instruction: 0xf7fdaf31
    5ee8:	strcs	lr, [r0, #-2374]	; 0xfffff6ba
    5eec:	subsmi	r6, fp, #196608	; 0x30000
    5ef0:	stmdals	r8, {r1, r2, r3, r8, r9, ip, pc}
    5ef4:	svc	0x0044f7fc
    5ef8:			; <UNDEFINED> instruction: 0xf7fd4628
    5efc:	stmdacs	r0, {r1, r5, r7, r8, fp, sp, lr, pc}
    5f00:	blls	3ba268 <EXEC_NAME@@Base+0x394260>
    5f04:	bicsle	r2, r5, r0, lsl #22
    5f08:			; <UNDEFINED> instruction: 0xf7fea80e
    5f0c:			; <UNDEFINED> instruction: 0xe7d1fdf3
    5f10:	ldmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f14:	submi	r6, r0, #0, 16
    5f18:	stmdals	sl, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5f1c:	svc	0x0030f7fc
    5f20:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f24:	stmdbhi	r0, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    5f28:	svceq	0x0000f1b9
    5f2c:			; <UNDEFINED> instruction: 0xf1b8bf08
    5f30:	stmdavs	r3, {r0, r1, r3, r8, r9, sl, fp}
    5f34:	movweq	pc, #451	; 0x1c3	; <UNPREDICTABLE>
    5f38:	svclt	0x0004930e
    5f3c:	mvnscc	pc, #79	; 0x4f
    5f40:	ldrb	r9, [r6, lr, lsl #6]
    5f44:	bge	2f0b7c <EXEC_NAME@@Base+0x2cab74>
    5f48:	stmdals	r6, {r0, r3, r5, r9, sl, lr}
    5f4c:	mcr	7, 7, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5f50:			; <UNDEFINED> instruction: 0xf47f2800
    5f54:			; <UNDEFINED> instruction: 0xf7fdaf20
    5f58:	stmdavs	r3, {r1, r2, r3, r8, fp, sp, lr, pc}
    5f5c:	movwls	r4, #57947	; 0xe25b
    5f60:	andls	lr, r1, #41418752	; 0x2780000
    5f64:	bls	1d7818 <EXEC_NAME@@Base+0x1b1810>
    5f68:	ldmdbls	r3, {r1, r2, fp, ip, pc}
    5f6c:	bls	2ea774 <EXEC_NAME@@Base+0x2c476c>
    5f70:	svc	0x0090f7fc
    5f74:	str	r4, [pc, -r3, lsl #13]!
    5f78:	stmdals	ip, {r0, r3, r4, r8, fp, sp, lr}
    5f7c:	tsteq	r1, r6, lsr #20
    5f80:	smlabteq	r8, r1, r3, pc	; <UNPREDICTABLE>
    5f84:	addvs	pc, r0, r0, lsl #8
    5f88:	tstls	r7, r1, lsl #6
    5f8c:			; <UNDEFINED> instruction: 0x4650e712
    5f90:			; <UNDEFINED> instruction: 0xf7fda909
    5f94:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    5f98:	vmovls.32	d9[0], sp
    5f9c:			; <UNDEFINED> instruction: 0xf389fa5f
    5fa0:	ldrbmi	r9, [r9], -r1
    5fa4:	strtmi	r9, [r8], -r8, lsl #20
    5fa8:			; <UNDEFINED> instruction: 0xf7fd9600
    5fac:			; <UNDEFINED> instruction: 0x4606e8de
    5fb0:	ldmib	sp, {r0, r1, r3, r5, r8, r9, sl, sp, lr, pc}^
    5fb4:	ldrbmi	r2, [r9], -r4, lsl #6
    5fb8:	strtmi	r9, [r8], -r0, lsl #12
    5fbc:	movwcs	lr, #10701	; 0x29cd
    5fc0:			; <UNDEFINED> instruction: 0xf389fa5f
    5fc4:			; <UNDEFINED> instruction: 0xf7fc9a08
    5fc8:			; <UNDEFINED> instruction: 0x4606ee98
    5fcc:			; <UNDEFINED> instruction: 0xf7fde71d
    5fd0:	stmdavs	r3, {r1, r4, r6, r7, fp, sp, lr, pc}
    5fd4:	movwls	r4, #57947	; 0xe25b
    5fd8:	blls	1ffe0c <EXEC_NAME@@Base+0x1d9e04>
    5fdc:	stmdals	r6, {r0, r4, r5, r9, sl, lr}
    5fe0:	movwls	r9, #5376	; 0x1500
    5fe4:	blls	2ec838 <EXEC_NAME@@Base+0x2c6830>
    5fe8:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5fec:			; <UNDEFINED> instruction: 0xf6bf2800
    5ff0:	blls	3b1c74 <EXEC_NAME@@Base+0x38bc6c>
    5ff4:			; <UNDEFINED> instruction: 0xf47f2b00
    5ff8:	stmdage	lr, {r0, r1, r3, r4, r8, r9, sl, fp, sp, pc}
    5ffc:	ldc2l	7, cr15, [sl, #-1016]!	; 0xfffffc08
    6000:			; <UNDEFINED> instruction: 0xf7fce716
    6004:	svclt	0x0000ef30
    6008:	andeq	pc, r1, lr, asr #31
    600c:	andeq	r0, r0, ip, ror #5
    6010:	andeq	r0, r2, ip, lsl r4
    6014:	strdeq	r0, [r2], -r2
    6018:			; <UNDEFINED> instruction: 0x000203b8
    601c:	andeq	r0, r2, r2, asr #6
    6020:	andeq	r0, r2, r8, lsl #6
    6024:			; <UNDEFINED> instruction: 0x460cb530
    6028:	strmi	fp, [r5], -r3, lsl #1
    602c:			; <UNDEFINED> instruction: 0x4620213a
    6030:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6034:	blmi	2b253c <EXEC_NAME@@Base+0x28c534>
    6038:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    603c:	blcs	e05b0 <EXEC_NAME@@Base+0xba5a8>
    6040:			; <UNDEFINED> instruction: 0xf06fbf08
    6044:	andle	r0, r9, r5, lsl r0
    6048:	strls	r2, [r0, #-256]	; 0xffffff00
    604c:	strtmi	r9, [r0], -r1, lsl #2
    6050:	movwcs	r2, #512	; 0x200
    6054:	msrmi	CPSR_, pc, asr #8
    6058:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    605c:	ldclt	0, cr11, [r0, #-12]!
    6060:	andeq	r0, r2, r0, lsr #2
    6064:			; <UNDEFINED> instruction: 0x460cb530
    6068:	teqcs	sl, r3, lsl #1
    606c:			; <UNDEFINED> instruction: 0xf7fd4605
    6070:	cmplt	r0, ip, asr #16
    6074:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    6078:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    607c:	svclt	0x00082b03
    6080:	andseq	pc, r5, pc, rrx
    6084:	vaddl.u8	<illegal reg q14.5>, d4, d11
    6088:	strtmi	r0, [r8], -fp, lsl #2
    608c:	vst3.8	{d18-d20}, [r1], r0
    6090:	andcs	r4, r0, #128, 2
    6094:	stmib	sp, {r8, r9, sp}^
    6098:			; <UNDEFINED> instruction: 0xf7ff4400
    609c:	andlt	pc, r3, r5, lsr #28
    60a0:	svclt	0x0000bd30
    60a4:	andeq	r0, r2, r2, ror #1
    60a8:	ldrdgt	pc, [r8, -pc]!	; <UNPREDICTABLE>
    60ac:	svcmi	0x00f0e92d
    60b0:	mcrmi	4, 2, r4, cr9, cr12, {7}
    60b4:	mcrrmi	6, 9, r4, r9, cr8
    60b8:	strmi	fp, [r7], -r7, lsl #1
    60bc:			; <UNDEFINED> instruction: 0xf85c2500
    60c0:	ldrbtmi	r6, [ip], #-6
    60c4:	strmi	r4, [r9], r0, ror #12
    60c8:	ldrmi	r6, [r2], r4, lsr #16
    60cc:			; <UNDEFINED> instruction: 0x46296833
    60d0:	strls	r4, [r4, #-1594]	; 0xfffff9c6
    60d4:	movwls	r6, #22560	; 0x5820
    60d8:	svc	0x00f8f7fc
    60dc:	stmdacs	r0, {r2, r9, sl, lr}
    60e0:	blx	17fa230 <EXEC_NAME@@Base+0x17d4228>
    60e4:			; <UNDEFINED> instruction: 0xf04ff38a
    60e8:			; <UNDEFINED> instruction: 0xf04f0b00
    60ec:	strls	r0, [r0, #-2560]	; 0xfffff600
    60f0:	stmib	sp, {r1, r3, r6, r9, sl, lr}^
    60f4:	orrcs	sl, r0, r2, lsl #22
    60f8:	stcl	7, cr15, [r2, #1008]	; 0x3f0
    60fc:	teqle	sp, r0, lsl #16
    6100:	stmdbvs	r2!, {r2, r8, fp, ip, pc}^
    6104:	eoreq	pc, r0, #66	; 0x42
    6108:	bicmi	r6, fp, #-2147483624	; 0x80000018
    610c:	svceq	0x0000f1b8
    6110:	bicsvc	lr, r3, #323584	; 0x4f000
    6114:	movwcs	fp, #3848	; 0xf08
    6118:			; <UNDEFINED> instruction: 0xf8d8b31b
    611c:	ldreq	r3, [r8, r0]
    6120:	stmdbvs	r2!, {r0, r1, r2, r3, r4, ip, lr, pc}^
    6124:	svclt	0x00420511
    6128:			; <UNDEFINED> instruction: 0x3010f8d8
    612c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    6130:	andscc	pc, r0, r8, asr #17
    6134:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    6138:	svcvs	0x0019681b
    613c:	ldrbeq	fp, [r2], #-313	; 0xfffffec7
    6140:			; <UNDEFINED> instruction: 0xf8d8bf42
    6144:			; <UNDEFINED> instruction: 0xf0422010
    6148:			; <UNDEFINED> instruction: 0xf8c80202
    614c:	ldmib	r3, {r4, sp}^
    6150:	tstmi	r3, #8, 6	; 0x20000000
    6154:			; <UNDEFINED> instruction: 0xf8d8bf1e
    6158:			; <UNDEFINED> instruction: 0xf0433010
    615c:			; <UNDEFINED> instruction: 0xf8c80304
    6160:			; <UNDEFINED> instruction: 0x46203010
    6164:	stmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6168:	stmdals	r4, {r6, r8, r9, ip, sp, pc}
    616c:	bls	172dd4 <EXEC_NAME@@Base+0x14cdcc>
    6170:	addsmi	r6, sl, #3342336	; 0x330000
    6174:	andlt	sp, r7, fp, lsr #2
    6178:	svchi	0x00f0e8bd
    617c:	svc	0x00faf7fc
    6180:	subsmi	r6, r9, #196608	; 0x30000
    6184:	strb	r9, [r0, r4, lsl #2]
    6188:	svc	0x00f4f7fc
    618c:	strmi	r6, [r5], -r3, lsl #16
    6190:			; <UNDEFINED> instruction: 0xf1c32b02
    6194:	andls	r0, r4, r0
    6198:	strls	sp, [r1], #-489	; 0xfffffe17
    619c:	movwcs	r2, #512	; 0x200
    61a0:	vst3.8	{d25-d27}, [pc], r0
    61a4:	ldrtmi	r4, [r8], -r0, lsl #2
    61a8:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
    61ac:	teqlt	r8, r4
    61b0:	submi	r6, r0, #40, 16	; 0x280000
    61b4:	stmdage	r4, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    61b8:	ldc2	7, cr15, [ip], {254}	; 0xfe
    61bc:	ldrb	r9, [r6, r4, lsl #16]
    61c0:	ldrbmi	r4, [r2], -r3, asr #12
    61c4:	ldrtmi	r4, [r8], -r9, asr #12
    61c8:			; <UNDEFINED> instruction: 0xff6ef7ff
    61cc:			; <UNDEFINED> instruction: 0xf7fce7cf
    61d0:	svclt	0x0000ee4a
    61d4:	andeq	pc, r1, r4, lsl ip	; <UNPREDICTABLE>
    61d8:	andeq	r0, r0, ip, ror #5
    61dc:	muleq	r2, r6, r0
    61e0:	andeq	r0, r2, r2, lsr #32
    61e4:	mvnsmi	lr, #737280	; 0xb4000
    61e8:	stcmi	6, cr4, [r8], #-124	; 0xffffff84
    61ec:	stcmi	0, cr11, [r8, #-540]!	; 0xfffffde4
    61f0:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
    61f4:	stmdbge	r3, {r1, r2, r4, r9, sl, lr}
    61f8:	strtmi	sl, [r3], -r4, lsl #20
    61fc:	ldmdbpl	sp, {sl, sp}^
    6200:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
    6204:	stmdavs	fp!, {r0, r1, sl, ip, pc}
    6208:			; <UNDEFINED> instruction: 0xf7ff9305
    620c:	vmlsne.f64	d15, d4, d1
    6210:	andsle	sp, r4, sp, lsl #22
    6214:	ldmdami	r0!, {r3, sl, ip, sp, lr, pc}^
    6218:	svcmi	0x0000f5b8
    621c:			; <UNDEFINED> instruction: 0xf06fd01e
    6220:	stmdals	r3, {r0, r2, r4, sl}
    6224:	stc	7, cr15, [ip, #1008]!	; 0x3f0
    6228:			; <UNDEFINED> instruction: 0xf7fc9804
    622c:	bls	1818dc <EXEC_NAME@@Base+0x15b8d4>
    6230:	stmdavs	fp!, {r5, r9, sl, lr}
    6234:			; <UNDEFINED> instruction: 0xd127429a
    6238:	pop	{r0, r1, r2, ip, sp, pc}
    623c:	strls	r8, [r0], #-1008	; 0xfffffc10
    6240:			; <UNDEFINED> instruction: 0xf8cd4632
    6244:	ldrtmi	r9, [fp], -r4
    6248:			; <UNDEFINED> instruction: 0xf188fa1f
    624c:			; <UNDEFINED> instruction: 0xf7ff9803
    6250:	strmi	pc, [r4], -fp, asr #26
    6254:			; <UNDEFINED> instruction: 0xf7fc9803
    6258:			; <UNDEFINED> instruction: 0xe7e8ed94
    625c:	stmdbls	r4, {r0, r2, r3, r8, r9, fp, lr}
    6260:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6264:	ldmdblt	r2!, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr}
    6268:	strbmi	r4, [fp], -r2, lsr #12
    626c:			; <UNDEFINED> instruction: 0xf7ff9803
    6270:			; <UNDEFINED> instruction: 0x4604ff1b
    6274:	ldmdavs	r8, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6278:	movwcs	r4, #5666	; 0x1622
    627c:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    6280:	bicle	r2, ip, r0, lsl #16
    6284:	strb	r9, [pc, r4, lsl #18]!
    6288:	stcl	7, cr15, [ip, #1008]!	; 0x3f0
    628c:	ldrdeq	pc, [r1], -r2
    6290:	andeq	r0, r0, ip, ror #5
    6294:	strdeq	pc, [r1], -r8
    6298:	addlt	fp, r3, r0, lsl #10
    629c:	andls	r2, r0, #0, 6
    62a0:			; <UNDEFINED> instruction: 0xf7ff2200
    62a4:	mullt	r3, pc, pc	; <UNPREDICTABLE>
    62a8:	blx	144426 <EXEC_NAME@@Base+0x11e41e>
    62ac:	addlt	fp, r2, r0, lsl r5
    62b0:	strls	r2, [r0], #-1024	; 0xfffffc00
    62b4:			; <UNDEFINED> instruction: 0xff96f7ff
    62b8:	ldclt	0, cr11, [r0, #-8]
    62bc:	ldrblt	r4, [r0, #2864]!	; 0xb30
    62c0:	cfldrsmi	mvf4, [r0], #-492	; 0xfffffe14
    62c4:	bge	f2508 <EXEC_NAME@@Base+0xcc500>
    62c8:	strcs	sl, [r0], -r2, lsl #18
    62cc:			; <UNDEFINED> instruction: 0x9602591d
    62d0:	movwls	r6, #55339	; 0xd82b
    62d4:	blx	ff7442d8 <EXEC_NAME@@Base+0xff71e2d0>
    62d8:	blle	1cdaf0 <EXEC_NAME@@Base+0x1a7ae8>
    62dc:	stmdals	r2, {r0, r2, r3, r8, ip, lr, pc}
    62e0:	ldc2	7, cr15, [r0], {254}	; 0xfe
    62e4:	stmdals	r2, {r2, r9, sl, lr}
    62e8:	stcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    62ec:	strtmi	r9, [r0], -sp, lsl #20
    62f0:	addsmi	r6, sl, #2818048	; 0x2b0000
    62f4:	andlt	sp, pc, r1, asr #2
    62f8:	svcge	0x0005bdf0
    62fc:			; <UNDEFINED> instruction: 0xf7fe4638
    6300:	strdlt	pc, [r0, r9]!
    6304:	eorsvc	pc, r0, #1325400064	; 0x4f000000
    6308:	andls	r4, r0, #56, 12	; 0x3800000
    630c:			; <UNDEFINED> instruction: 0x46324633
    6310:			; <UNDEFINED> instruction: 0xf7fe9902
    6314:	ldmdblt	r0, {r0, r1, r4, r8, fp, ip, sp, lr, pc}^
    6318:	svc	0x002cf7fc
    631c:	rsbmi	r6, r4, #4, 16	; 0x40000
    6320:			; <UNDEFINED> instruction: 0xf7fc9802
    6324:	stmdals	r3, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
    6328:	stc	7, cr15, [sl, #-1008]!	; 0xfffffc10
    632c:	blmi	5c02ac <EXEC_NAME@@Base+0x59a2a4>
    6330:	strmi	r2, [r1], -r0
    6334:	ldrbtmi	r9, [fp], #-4
    6338:	svcls	0x00039a02
    633c:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    6340:	mcr	7, 6, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    6344:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6348:	strtmi	sp, [r3], -r6, ror #1
    634c:	orrcs	r4, r0, sl, lsr r6
    6350:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6354:			; <UNDEFINED> instruction: 0xf7fcb120
    6358:	stmdavs	r3, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    635c:	movwls	r4, #16987	; 0x425b
    6360:			; <UNDEFINED> instruction: 0xf7fc4630
    6364:	stcls	15, cr14, [r4], {110}	; 0x6e
    6368:	sbcsle	r2, r9, r0, lsl #16
    636c:	bicsle	r2, r7, r0, lsl #24
    6370:			; <UNDEFINED> instruction: 0xf7fea804
    6374:			; <UNDEFINED> instruction: 0x9c04fbbf
    6378:			; <UNDEFINED> instruction: 0xf7fce7d2
    637c:	svclt	0x0000ed74
    6380:	andeq	pc, r1, r4, lsl #20
    6384:	andeq	r0, r0, ip, ror #5
    6388:	andeq	pc, r1, r2, lsr #28
    638c:	svcmi	0x00f0e92d
    6390:	cdpmi	0, 7, cr11, cr13, cr15, {4}
    6394:	blmi	1f57ddc <EXEC_NAME@@Base+0x1f31dd4>
    6398:	ldrbtmi	sl, [lr], #-2569	; 0xfffff5f7
    639c:	stmdbge	r8, {r0, r1, r2, r8, ip, pc}
    63a0:			; <UNDEFINED> instruction: 0xf8562500
    63a4:	strls	r9, [r8, #-3]
    63a8:			; <UNDEFINED> instruction: 0xf8d9950a
    63ac:	movwls	r3, #53248	; 0xd000
    63b0:	blx	1bc43b4 <EXEC_NAME@@Base+0x1b9e3ac>
    63b4:	blle	3cdbcc <EXEC_NAME@@Base+0x3a7bc4>
    63b8:			; <UNDEFINED> instruction: 0x4628d018
    63bc:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    63c0:			; <UNDEFINED> instruction: 0xf7fc930a
    63c4:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    63c8:	stmdals	r8, {r3, r6, r8, ip, lr, pc}
    63cc:	ldcl	7, cr15, [r8], {252}	; 0xfc
    63d0:			; <UNDEFINED> instruction: 0xf7fc9809
    63d4:	stcls	12, cr14, [sl], {214}	; 0xd6
    63d8:	strtmi	r9, [r0], -sp, lsl #20
    63dc:	ldrdcc	pc, [r0], -r9
    63e0:			; <UNDEFINED> instruction: 0xf040429a
    63e4:	andlt	r8, pc, sl, asr #1
    63e8:	svchi	0x00f0e8bd
    63ec:	strtmi	r4, [r1], -r8, ror #30
    63f0:	ldrbtmi	r9, [pc], #-2568	; 63f8 <ntfs_check_empty_dir@plt+0x2f4c>
    63f4:	ldmdavs	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
    63f8:	mcr	7, 3, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    63fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6400:	stmdbvs	r3, {r3, r4, r5, ip, lr, pc}^
    6404:	ldrtle	r0, [fp], #-1370	; 0xfffffaa6
    6408:	svclt	0x005c075b
    640c:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    6410:	ldrle	r9, [r9, #-778]	; 0xfffffcf6
    6414:			; <UNDEFINED> instruction: 0x46234a5f
    6418:	ldmpl	r2!, {r7, r8, sp}
    641c:	mrc	7, 5, APSR_nzcv, cr0, cr12, {7}
    6420:	teqlt	r8, #136314880	; 0x8200000
    6424:	stmdacs	r8, {r7, r9, fp, sp, lr}
    6428:			; <UNDEFINED> instruction: 0xf06fbf9c
    642c:	movwls	r0, #41749	; 0xa315
    6430:	vmla.i8	d29, d2, d7
    6434:	addsmi	r0, r8, #8, 6	; 0x20000000
    6438:			; <UNDEFINED> instruction: 0xf06fbf84
    643c:	movwls	r0, #41763	; 0xa323
    6440:			; <UNDEFINED> instruction: 0x4650d93f
    6444:	mrc	7, 0, APSR_nzcv, cr6, cr12, {7}
    6448:			; <UNDEFINED> instruction: 0xf7fc4628
    644c:	strdlt	lr, [r8, -sl]
    6450:	teqlt	r3, sl, lsl #22
    6454:			; <UNDEFINED> instruction: 0xf7fc9808
    6458:			; <UNDEFINED> instruction: 0xe7bcec94
    645c:	blcs	2d08c <EXEC_NAME@@Base+0x7084>
    6460:	stmdage	sl, {r0, r1, r4, r5, r7, r8, ip, lr, pc}
    6464:	blx	11c4466 <EXEC_NAME@@Base+0x119e45e>
    6468:			; <UNDEFINED> instruction: 0xf7fc9808
    646c:	stccs	12, cr14, [r0], {138}	; 0x8a
    6470:	ldr	sp, [r0, lr, lsr #3]!
    6474:	mrc	7, 3, APSR_nzcv, cr14, cr12, {7}
    6478:	subsmi	r6, fp, #196608	; 0x30000
    647c:	strb	r9, [r3, sl, lsl #6]!
    6480:	bge	320568 <EXEC_NAME@@Base+0x2fa560>
    6484:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    6488:			; <UNDEFINED> instruction: 0xf002440b
    648c:	stmdacs	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6490:	stmdbvs	r3, {r0, r1, r2, r6, ip, lr, pc}^
    6494:	blcs	2c8cc <EXEC_NAME@@Base+0x68c4>
    6498:	bge	2fa5c4 <EXEC_NAME@@Base+0x2d45bc>
    649c:	ldrmi	r4, [r8, r8, lsr #12]
    64a0:	strmi	r9, [r3], -ip, lsl #18
    64a4:	movwls	r4, #42504	; 0xa608
    64a8:	stcl	7, cr15, [sl], #-1008	; 0xfffffc10
    64ac:	cmnlt	lr, #11, 28	; 0xb0
    64b0:	ldrtmi	r4, [r1], -r2, asr #12
    64b4:			; <UNDEFINED> instruction: 0xf7fc9807
    64b8:	stmdals	fp, {r3, r7, r9, sl, fp, sp, lr, pc}
    64bc:	stcl	7, cr15, [r0], #-1008	; 0xfffffc10
    64c0:			; <UNDEFINED> instruction: 0xf7fce7c2
    64c4:	pkhtbmi	lr, r3, r0, asr #24
    64c8:	subsle	r2, r0, r0, lsl #16
    64cc:	andcs	r9, r0, #2
    64d0:			; <UNDEFINED> instruction: 0x670ae9da
    64d4:	ldrbmi	r2, [r0], -r0, lsl #6
    64d8:	strvs	lr, [r0, -sp, asr #19]
    64dc:	mrc	7, 1, APSR_nzcv, cr8, cr12, {7}
    64e0:			; <UNDEFINED> instruction: 0x670ae9da
    64e4:	svclt	0x000842b9
    64e8:	teqle	sl, r0	; <illegal shifter operand>
    64ec:	ldmib	r1, {r2, r5, r8, sp, pc}^
    64f0:			; <UNDEFINED> instruction: 0xf8db0100
    64f4:			; <UNDEFINED> instruction: 0xf8db3004
    64f8:	addmi	r2, fp, #0
    64fc:	addmi	fp, r2, #8, 30
    6500:			; <UNDEFINED> instruction: 0xf06fd018
    6504:	movwls	r0, #41749	; 0xa315
    6508:			; <UNDEFINED> instruction: 0xf7fc4658
    650c:			; <UNDEFINED> instruction: 0xe798ec3a
    6510:	strbmi	r4, [r2], -r1, lsr #18
    6514:	ldrbtmi	r9, [r9], #-2055	; 0xfffff7f9
    6518:			; <UNDEFINED> instruction: 0xf7fc3108
    651c:			; <UNDEFINED> instruction: 0x960aee56
    6520:			; <UNDEFINED> instruction: 0xf7fce792
    6524:	stmdbls	ip, {r3, r5, r9, sl, fp, sp, lr, pc}
    6528:	subsmi	r6, fp, #196608	; 0x30000
    652c:			; <UNDEFINED> instruction: 0xf06fe7ba
    6530:	sbfx	r0, lr, #6, #24
    6534:	movweq	pc, #33206	; 0x81b6	; <UNPREDICTABLE>
    6538:			; <UNDEFINED> instruction: 0xf1479304
    653c:	andls	r3, r5, #-268435441	; 0xf000000f
    6540:			; <UNDEFINED> instruction: 0x6704e9dd
    6544:	bge	1d7e58 <EXEC_NAME@@Base+0x1b1e50>
    6548:	andeq	pc, r8, fp, lsl #2
    654c:	ldmdane	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp}^
    6550:	streq	pc, [r0, -r7, asr #2]
    6554:	b	1048720 <EXEC_NAME@@Base+0x1022718>
    6558:			; <UNDEFINED> instruction: 0xf7fc71c7
    655c:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    6560:			; <UNDEFINED> instruction: 0xf7fcdad2
    6564:	stmdavs	r3, {r3, r9, sl, fp, sp, lr, pc}
    6568:	movwls	r4, #41563	; 0xa25b
    656c:			; <UNDEFINED> instruction: 0xf7fce7cc
    6570:	stmdavs	r3, {r1, r9, sl, fp, sp, lr, pc}
    6574:	movwls	r4, #41563	; 0xa25b
    6578:			; <UNDEFINED> instruction: 0xf7fce763
    657c:	svclt	0x0000ec74
    6580:	ldmdavc	r4!, {r0, r3, r6, r9, sl, fp, sp, lr}^
    6584:	cmpeq	fp, ip, asr #28
    6588:	andeq	pc, r1, sl, lsr #18
    658c:	andeq	r0, r0, ip, ror #5
    6590:	andeq	pc, r1, r6, ror #26
    6594:	andeq	r0, r0, r4, ror #5
    6598:	ldrdeq	fp, [r0], -r2
    659c:	svcmi	0x00f0e92d
    65a0:			; <UNDEFINED> instruction: 0xf8dfb09f
    65a4:			; <UNDEFINED> instruction: 0x460c9634
    65a8:			; <UNDEFINED> instruction: 0x3630f8df
    65ac:	ldrbtmi	sl, [r9], #2579	; 0xa13
    65b0:	strcs	sl, [r0, #-2322]	; 0xfffff6ee
    65b4:			; <UNDEFINED> instruction: 0xf8594682
    65b8:	stmib	sp, {r0, r1, ip, sp}^
    65bc:	movwls	r5, #21777	; 0x5511
    65c0:	tstls	sp, #1769472	; 0x1b0000
    65c4:			; <UNDEFINED> instruction: 0xf964f7ff
    65c8:	blle	f0dde8 <EXEC_NAME@@Base+0xee7de0>
    65cc:	rsbcs	r4, r8, #42991616	; 0x2900000
    65d0:			; <UNDEFINED> instruction: 0xf7fc4620
    65d4:			; <UNDEFINED> instruction: 0xf8dfedee
    65d8:	strtmi	r3, [r9], -r8, lsl #12
    65dc:	ldrbtmi	r9, [fp], #-2578	; 0xfffff5ee
    65e0:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    65e4:	ldcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    65e8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    65ec:	rscshi	pc, r5, r0
    65f0:	shadd16mi	sl, r8, r5
    65f4:			; <UNDEFINED> instruction: 0xff7ef7fd
    65f8:	cmnlt	r0, #128, 12	; 0x8000000
    65fc:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6600:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    6604:	bl	18445fc <EXEC_NAME@@Base+0x181e5f4>
    6608:	ldmdbls	r2, {r6, r9, sp}
    660c:	andls	r4, r0, #45088768	; 0x2b00000
    6610:	ldrtmi	r2, [r8], -r0, lsl #16
    6614:	strtmi	fp, [sl], -ip, lsl #30
    6618:			; <UNDEFINED> instruction: 0xf7fd2200
    661c:	stmiblt	r0!, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    6620:	movweq	pc, #49263	; 0xc06f	; <UNPREDICTABLE>
    6624:			; <UNDEFINED> instruction: 0x46289311
    6628:	mcr	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    662c:	blls	472ab4 <EXEC_NAME@@Base+0x44caac>
    6630:	ldmdage	r1, {r0, r1, r4, r8, fp, ip, sp, pc}
    6634:	blx	17c4634 <EXEC_NAME@@Base+0x179e62c>
    6638:			; <UNDEFINED> instruction: 0xf7fc9812
    663c:	vmlacs.f64	d14, d16, d18
    6640:			; <UNDEFINED> instruction: 0x81a4f040
    6644:	blls	16de90 <EXEC_NAME@@Base+0x147e88>
    6648:	bls	757f10 <EXEC_NAME@@Base+0x731f08>
    664c:	addsmi	r6, sl, #1769472	; 0x1b0000
    6650:	adcshi	pc, r3, #64	; 0x40
    6654:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    6658:	stmiavs	sl!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    665c:	strcc	pc, [r8, #2271]	; 0x8df
    6660:			; <UNDEFINED> instruction: 0xf8b26969
    6664:	ldrbtmi	ip, [fp], #-18	; 0xffffffee
    6668:			; <UNDEFINED> instruction: 0xf8c46818
    666c:	bhi	ff4f66c4 <EXEC_NAME@@Base+0xff4d06bc>
    6670:			; <UNDEFINED> instruction: 0xf140079a
    6674:	mcrcs	0, 0, r8, cr0, cr8, {5}
    6678:	adcshi	pc, sl, r0, asr #32
    667c:			; <UNDEFINED> instruction: 0xf1000549
    6680:	stmdbvs	r3, {r2, r3, r6, r7, r8, pc}
    6684:	ldrbeq	r6, [r2], -sl, lsr #18
    6688:	movweq	lr, #14959	; 0x3a6f
    668c:	movweq	pc, #33731	; 0x83c3	; <UNPREDICTABLE>
    6690:	orrmi	pc, r0, #1124073472	; 0x43000000
    6694:			; <UNDEFINED> instruction: 0xf1406123
    6698:	blvs	a66e64 <EXEC_NAME@@Base+0xa40e5c>
    669c:	blvs	1a0f2a8 <EXEC_NAME@@Base+0x19e92a0>
    66a0:	blge	2c0dfc <EXEC_NAME@@Base+0x29adf4>
    66a4:	cmnvs	r3, r9, asr #20
    66a8:	bicpl	lr, r0, r1, asr #20
    66ac:	stmib	r4, {r6, r9, ip}^
    66b0:	stmib	r4, {r2, r3, r8, r9, fp, sp, pc}^
    66b4:			; <UNDEFINED> instruction: 0xf1b81010
    66b8:			; <UNDEFINED> instruction: 0xf0400f00
    66bc:			; <UNDEFINED> instruction: 0xf8df816b
    66c0:	ldrbtmi	r3, [fp], #-1324	; 0xfffffad4
    66c4:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    66c8:	stmib	r4, {r0, r8, r9, sp}^
    66cc:	stmdbvs	r3!, {r1, r2, r8, r9, sp}
    66d0:	rsbsmi	pc, r0, #50331648	; 0x3000000
    66d4:	svcmi	0x0020f5b2
    66d8:	b	1bf62e8 <EXEC_NAME@@Base+0x1bd02e0>
    66dc:	b	1bcf430 <EXEC_NAME@@Base+0x1ba9428>
    66e0:			; <UNDEFINED> instruction: 0x61232343
    66e4:			; <UNDEFINED> instruction: 0xf44f6d29
    66e8:			; <UNDEFINED> instruction: 0xf6c24700
    66ec:	stclvs	7, cr2, [r8, #-772]!	; 0xfffffcfc
    66f0:	ldmib	r5, {r0, r3, r6, r7, r8, fp, ip}^
    66f4:			; <UNDEFINED> instruction: 0xf6447800
    66f8:			; <UNDEFINED> instruction: 0xf6cf6b21
    66fc:	tstls	r6, r2, ror #22
    6700:	tsteq	fp, r0, asr #22
    6704:	movwcs	r9, #263	; 0x107
    6708:	ldmdavc	r8, {r2, r6, r7, r8, fp, sp, lr, pc}
    670c:	addvs	pc, r0, #-1879048188	; 0x90000004
    6710:	ldrdeq	lr, [r6, -sp]
    6714:	addseq	pc, r8, #192, 4
    6718:			; <UNDEFINED> instruction: 0xf8c6f00b
    671c:	andne	lr, r6, #3620864	; 0x374000
    6720:	bmi	ff503864 <EXEC_NAME@@Base+0xff4dd85c>
    6724:	bvc	1a04268 <EXEC_NAME@@Base+0x19de260>
    6728:	ldrdgt	pc, [r8], #-133	; 0xffffff7b
    672c:	ldmibne	pc!, {r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6730:	ldrd	pc, [ip], #-133	; 0xffffff7b
    6734:	ldmibcc	sl, {r0, r1, r6, r7, r9, sl, ip, sp, lr, pc}
    6738:	blx	ff28f342 <EXEC_NAME@@Base+0xff26933a>
    673c:	strtvs	r1, [r0], #512	; 0x200
    6740:	andmi	pc, r0, pc, asr #8
    6744:	sbccs	pc, r1, r2, asr #13
    6748:	addvs	pc, r0, #-1879048188	; 0x90000004
    674c:	addseq	pc, r8, #192, 4
    6750:	cmncs	r4, pc, lsl #12
    6754:			; <UNDEFINED> instruction: 0xf107fb01
    6758:	svclt	0x00884549
    675c:	bl	70eb64 <EXEC_NAME@@Base+0x6e8b5c>
    6760:	andls	r0, sl, r0
    6764:	andeq	lr, fp, lr, asr #22
    6768:	ldmib	sp, {r0, r1, r3, ip, pc}^
    676c:	strbtvs	r7, [r1], #2058	; 0x80a
    6770:			; <UNDEFINED> instruction: 0x46414638
    6774:			; <UNDEFINED> instruction: 0xf898f00b
    6778:			; <UNDEFINED> instruction: 0x46424639
    677c:			; <UNDEFINED> instruction: 0xce10e9d5
    6780:	blx	ff28f38a <EXEC_NAME@@Base+0xff269382>
    6784:	strvs	r1, [r0, #512]!	; 0x200
    6788:	andmi	pc, r0, pc, asr #8
    678c:	sbccs	pc, r1, r2, asr #13
    6790:	addvs	pc, r0, #-1879048188	; 0x90000004
    6794:	addseq	pc, r8, #192, 4
    6798:	cmncs	r4, pc, lsl #12
    679c:			; <UNDEFINED> instruction: 0xf107fb01
    67a0:	svclt	0x00884549
    67a4:	bl	70ebac <EXEC_NAME@@Base+0x6e8ba4>
    67a8:	andls	r0, r8, r0
    67ac:	andeq	lr, fp, lr, asr #22
    67b0:	ldmib	sp, {r0, r3, ip, pc}^
    67b4:	strbvs	r7, [r1, #2056]!	; 0x808
    67b8:			; <UNDEFINED> instruction: 0x46414638
    67bc:			; <UNDEFINED> instruction: 0xf874f00b
    67c0:			; <UNDEFINED> instruction: 0x4643463a
    67c4:	blx	ff28ed5e <EXEC_NAME@@Base+0xff268d56>
    67c8:	strvs	r2, [r0, #-768]!	; 0xfffffd00
    67cc:			; <UNDEFINED> instruction: 0xf702fb01
    67d0:	svclt	0x0088454f
    67d4:	strbvs	r2, [r7, #-1792]!	; 0xfffff900
    67d8:			; <UNDEFINED> instruction: 0xf7fce725
    67dc:	stmdavs	r3, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
    67e0:	tstls	r1, #-1342177275	; 0xb0000005
    67e4:	strbeq	lr, [fp, #-1823]	; 0xfffff8e1
    67e8:	cfsh32cs	mvfx13, mvfx0, #2
    67ec:	tsthi	r5, r0	; <UNPREDICTABLE>
    67f0:	vst1.32	{d22-d23}, [pc :128], fp
    67f4:	bvs	ffa99ffc <EXEC_NAME@@Base+0xffa73ff4>
    67f8:	ldrsbtgt	pc, [r0], #-128	; 0xffffff80	; <UNPREDICTABLE>
    67fc:	ands	pc, r0, r4, asr #17
    6800:	andcc	lr, ip, #196, 18	; 0x310000
    6804:	svceq	0x0000f1bc
    6808:	b	14fa838 <EXEC_NAME@@Base+0x14d4830>
    680c:	svclt	0x00140c02
    6810:	stceq	0, cr15, [r1], {79}	; 0x4f
    6814:	stceq	0, cr15, [r0], {79}	; 0x4f
    6818:	vldmiacc	r1, {s28-s55}
    681c:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
    6820:	vqdmulh.s<illegal width 8>	d22, d0, d27
    6824:	blvs	1a8d028 <EXEC_NAME@@Base+0x1a67020>
    6828:	bleq	4296c <EXEC_NAME@@Base+0x1c964>
    682c:	movweq	lr, #39699	; 0x9b13
    6830:	tsteq	r4, r1	; <UNPREDICTABLE>
    6834:	andeq	lr, fp, #67584	; 0x10800
    6838:	b	10c91ac <EXEC_NAME@@Base+0x10a31a4>
    683c:	subsne	r5, r2, #134217731	; 0x8000003
    6840:	andscc	lr, r0, #196, 18	; 0x310000
    6844:	movweq	lr, #27217	; 0x6a51
    6848:	adcshi	pc, r4, r0
    684c:	bls	4d8120 <EXEC_NAME@@Base+0x4b2118>
    6850:	strtmi	r2, [r8], -r0, lsl #3
    6854:	ldc	7, cr15, [r4], {252}	; 0xfc
    6858:	stmdacs	r0, {r1, r7, r9, sl, lr}
    685c:	addhi	pc, r7, r0
    6860:	ldrdeq	lr, [sl, -r0]
    6864:			; <UNDEFINED> instruction: 0xf0402e00
    6868:	stmdbvs	fp!, {r1, r2, r3, r5, r7, pc}^
    686c:	andeq	pc, r9, #176, 2	; 0x2c
    6870:			; <UNDEFINED> instruction: 0xf141920c
    6874:			; <UNDEFINED> instruction: 0x079b32ff
    6878:	strle	r9, [sp], #-525	; 0xfffffdf3
    687c:	movweq	lr, #6736	; 0x1a50
    6880:			; <UNDEFINED> instruction: 0xf44fbf04
    6884:	smlawbvs	r3, r0, r3, r5
    6888:	stmdbcs	r0, {r1, r2, ip, lr, pc}
    688c:	stmdacs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
    6890:	vst4.8	{d29,d31,d33,d35}, [pc], r2
    6894:			; <UNDEFINED> instruction: 0x61234340
    6898:	movwcs	lr, #51677	; 0xc9dd
    689c:	svclt	0x00082b00
    68a0:	svcpl	0x0000f5b2
    68a4:			; <UNDEFINED> instruction: 0xf7fcd25b
    68a8:	pkhtbmi	lr, r1, lr, asr #20
    68ac:			; <UNDEFINED> instruction: 0xf0002800
    68b0:	andls	r8, r2, pc, ror #2
    68b4:	ldmib	sl, {r9, sp}^
    68b8:	movwcs	fp, #3082	; 0xc0a
    68bc:	stmib	sp, {r4, r6, r9, sl, lr}^
    68c0:			; <UNDEFINED> instruction: 0xf7fcbc00
    68c4:	ldmib	sl, {r1, r2, r6, sl, fp, sp, lr, pc}^
    68c8:	addsmi	r2, r9, #671088640	; 0x28000000
    68cc:	addsmi	fp, r0, #8, 30
    68d0:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    68d4:	ldmib	r3, {r1, r3, r4, r5, r7, r8, r9, sp, pc}^
    68d8:			; <UNDEFINED> instruction: 0xf8d92300
    68dc:			; <UNDEFINED> instruction: 0xf8d9c004
    68e0:	ldrmi	fp, [ip]
    68e4:	ldrmi	fp, [r3, #3848]	; 0xf08
    68e8:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
    68ec:	ldmib	r3, {r1, r2, r4, r5, r7, r8, r9, sp, pc}^
    68f0:	ldrmi	r2, [ip, #768]	; 0x300
    68f4:	ldrmi	fp, [r3, #3848]	; 0xf08
    68f8:	tsthi	pc, r0	; <UNPREDICTABLE>
    68fc:	ldmib	r3, {r2, r4, r5, r7, r8, r9, sp, pc}^
    6900:	ldrmi	r2, [ip, #768]	; 0x300
    6904:	ldrmi	fp, [r3, #3848]	; 0xf08
    6908:			; <UNDEFINED> instruction: 0xf1b0d126
    690c:	movwls	r0, #58120	; 0xe308
    6910:	rscscc	pc, pc, #1073741840	; 0x40000010
    6914:	ldmib	sp, {r0, r1, r2, r3, r9, ip, pc}^
    6918:	movwcs	fp, #3086	; 0xc0e
    691c:			; <UNDEFINED> instruction: 0xf109aa14
    6920:	tstls	r4, #8
    6924:	svceq	0x00c94661
    6928:	bleq	8159c <EXEC_NAME@@Base+0x5b594>
    692c:	stfeqd	f7, [r0], {76}	; 0x4c
    6930:	cmpeq	fp, pc, asr #20
    6934:	bicvc	lr, ip, r1, asr #20
    6938:	bl	fe2c4930 <EXEC_NAME@@Base+0xfe29e928>
    693c:	bleq	43004 <EXEC_NAME@@Base+0x1cffc>
    6940:	rschi	pc, r6, r0, asr #5
    6944:			; <UNDEFINED> instruction: 0xf7fc9814
    6948:			; <UNDEFINED> instruction: 0x465aea1c
    694c:	msrmi	CPSR_, #1325400064	; 0x4f000000
    6950:	ldrbne	r6, [r3, r3, lsr #2]
    6954:	movwcs	lr, #51652	; 0xc9c4
    6958:			; <UNDEFINED> instruction: 0xf7fc4648
    695c:			; <UNDEFINED> instruction: 0x4650ea12
    6960:	bl	fe244958 <EXEC_NAME@@Base+0xfe21e950>
    6964:	stmdbvs	r1!, {r1, r5, r7, r9, fp, lr}
    6968:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    696c:	cdpcs	0, 0, cr14, cr0, cr4, {1}
    6970:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
    6974:			; <UNDEFINED> instruction: 0xf06f4628
    6978:	tstls	r1, #67108864	; 0x4000000
    697c:	stcl	7, cr15, [r0], #-1008	; 0xfffffc10
    6980:			; <UNDEFINED> instruction: 0xf47f2800
    6984:	ldmdals	r2, {r2, r4, r6, r9, sl, fp, sp, pc}
    6988:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    698c:			; <UNDEFINED> instruction: 0xf7fc9813
    6990:			; <UNDEFINED> instruction: 0xe657e9f8
    6994:			; <UNDEFINED> instruction: 0x46224638
    6998:			; <UNDEFINED> instruction: 0xf7fc4629
    699c:	stmdacs	r0, {r3, r4, r6, sl, fp, sp, lr, pc}
    69a0:	mrcge	6, 4, APSR_nzcv, cr5, cr15, {5}
    69a4:	blcs	2d5f0 <EXEC_NAME@@Base+0x75e8>
    69a8:	mrcge	4, 4, APSR_nzcv, cr1, cr15, {3}
    69ac:			; <UNDEFINED> instruction: 0xf7fea811
    69b0:	str	pc, [ip], r1, lsr #17
    69b4:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    69b8:	bicsmi	r6, fp, #12779520	; 0xc30000
    69bc:	movweq	pc, #33731	; 0x83c3	; <UNPREDICTABLE>
    69c0:			; <UNDEFINED> instruction: 0x6123430b
    69c4:			; <UNDEFINED> instruction: 0xf8dfe677
    69c8:	ldmib	sl, {r2, r3, r5, r9, lr, pc}^
    69cc:	ldrbtmi	r3, [ip], #520	; 0x208
    69d0:	smlabteq	ip, r4, r9, lr
    69d4:			; <UNDEFINED> instruction: 0xf8dc0a5b
    69d8:	b	10f69e0 <EXEC_NAME@@Base+0x10d09d8>
    69dc:	subsne	r5, r2, #134217731	; 0x8000003
    69e0:	ldrsbtgt	pc, [r0], #-140	; 0xffffff74	; <UNPREDICTABLE>
    69e4:	andscc	lr, r0, #196, 18	; 0x310000
    69e8:	svceq	0x0000f1bc
    69ec:			; <UNDEFINED> instruction: 0xf8bad0b7
    69f0:	ldrbeq	r3, [fp], #-12
    69f4:			; <UNDEFINED> instruction: 0xf8dad5b3
    69f8:			; <UNDEFINED> instruction: 0x079a3018
    69fc:	bl	43c0c0 <EXEC_NAME@@Base+0x4160b8>
    6a00:	vld2.8	{d0-d3}, [r3], r9
    6a04:	bl	1063a08 <EXEC_NAME@@Base+0x103da00>
    6a08:			; <UNDEFINED> instruction: 0xf0230b0b
    6a0c:	movwcc	r0, #8961	; 0x2301
    6a10:			; <UNDEFINED> instruction: 0xf14b6323
    6a14:	cmnvs	r3, #0, 6
    6a18:	bge	5408a4 <EXEC_NAME@@Base+0x51a89c>
    6a1c:	movwcs	r4, #1577	; 0x629
    6a20:			; <UNDEFINED> instruction: 0xf0029314
    6a24:	stmdacs	r0, {r0, r2, r4, sl, fp, ip, sp, lr, pc}
    6a28:	stmdavs	r3, {r0, r3, r5, r6, ip, lr, pc}
    6a2c:	blcs	2ce84 <EXEC_NAME@@Base+0x6e7c>
    6a30:	strtmi	sp, [r2], -fp, rrx
    6a34:	ldrmi	r4, [r8, r8, lsr #12]
    6a38:			; <UNDEFINED> instruction: 0x46039914
    6a3c:	tstls	r1, #8, 12	; 0x800000
    6a40:	ldmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a44:	blcs	2d690 <EXEC_NAME@@Base+0x7688>
    6a48:	blvs	afab60 <EXEC_NAME@@Base+0xad4b58>
    6a4c:	mvnsne	pc, r0, asr #4
    6a50:	andcs	r6, r0, sl, ror #22
    6a54:	pkhtbmi	r1, r4, fp, asr #16
    6a58:	andeq	lr, r2, #64, 22	; 0x10000
    6a5c:	msrmi	CPSR_, pc, asr #8
    6a60:			; <UNDEFINED> instruction: 0x61210a5b
    6a64:	bicpl	lr, r2, #274432	; 0x43000
    6a68:	subsne	r2, r2, #25
    6a6c:	strtvs	r2, [r3], #-256	; 0xffffff00
    6a70:	stmib	r4, {r1, r5, r6, sl, sp, lr}^
    6a74:			; <UNDEFINED> instruction: 0xf8cd010c
    6a78:	ldr	ip, [ip], -r4, asr #32
    6a7c:	movwcs	r4, #19038	; 0x4a5e
    6a80:	strtmi	r2, [r8], -r0, lsr #3
    6a84:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    6a88:	bl	1ec4a80 <EXEC_NAME@@Base+0x1e9ea78>
    6a8c:			; <UNDEFINED> instruction: 0xf43f2800
    6a90:	ldmib	r0, {r2, r9, sl, fp, sp, pc}^
    6a94:	ldmib	r0, {r1, r3, r8, r9, sp}^
    6a98:	stmdbvs	r9!, {r3, r8, r9, fp, sp, pc}
    6a9c:	movwcs	lr, #43461	; 0xa9c5
    6aa0:	cmpeq	r0, r1, asr #32	; <UNPREDICTABLE>
    6aa4:	blge	3411c0 <EXEC_NAME@@Base+0x31b1b8>
    6aa8:			; <UNDEFINED> instruction: 0xf7fc6129
    6aac:	ldrb	lr, [r4, #2788]!	; 0xae4
    6ab0:	lfmne	f7, 3, [pc], #256	; 6bb8 <ntfs_check_empty_dir@plt+0x370c>
    6ab4:	movweq	lr, #51987	; 0xcb13
    6ab8:	mvnsvc	pc, #587202560	; 0x23000000
    6abc:	stceq	0, cr15, [r0], {79}	; 0x4f
    6ac0:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    6ac4:	andeq	lr, ip, #67584	; 0x10800
    6ac8:			; <UNDEFINED> instruction: 0x63233302
    6acc:	andeq	lr, ip, #67584	; 0x10800
    6ad0:	strt	r6, [r5], r2, ror #6
    6ad4:	vst2.8	{d6,d8}, [r2 :128], r2
    6ad8:			; <UNDEFINED> instruction: 0xf5b34370
    6adc:	rsble	r4, r4, r0, lsl #30
    6ae0:	svcmi	0x0020f5b3
    6ae4:			; <UNDEFINED> instruction: 0xf5b3d05d
    6ae8:			; <UNDEFINED> instruction: 0xf47f4f80
    6aec:	blmi	10f2284 <EXEC_NAME@@Base+0x10cc27c>
    6af0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6af4:	b	8a0f68 <EXEC_NAME@@Base+0x87af60>
    6af8:			; <UNDEFINED> instruction: 0x61220203
    6afc:			; <UNDEFINED> instruction: 0xf7fce5db
    6b00:	ldmdbls	r4, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    6b04:	subsmi	r6, fp, #196608	; 0x30000
    6b08:			; <UNDEFINED> instruction: 0xf06fe798
    6b0c:			; <UNDEFINED> instruction: 0xe795035e
    6b10:	bl	c44b08 <EXEC_NAME@@Base+0xc1eb00>
    6b14:	strbmi	r6, [r8], -r3, lsl #16
    6b18:	tstls	r1, #-1342177275	; 0xb0000005
    6b1c:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b20:			; <UNDEFINED> instruction: 0xf7fc4650
    6b24:	strtmi	lr, [r8], -r8, lsr #21
    6b28:	bl	fe2c4b20 <EXEC_NAME@@Base+0xfe29eb18>
    6b2c:			; <UNDEFINED> instruction: 0xf47f2800
    6b30:	ldmdals	r2, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, pc}
    6b34:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b38:	stmdbcs	r0, {r2, r7, r8, sl, sp, lr, pc}
    6b3c:	ldmdacs	r8, {r3, r8, r9, sl, fp, ip, sp, pc}
    6b40:	svcge	0x000af47f
    6b44:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    6b48:	vst4.8	{d22,d24,d26,d28}, [pc :128], r3
    6b4c:			; <UNDEFINED> instruction: 0xf8d9427f
    6b50:	vmov.i32	d16, #0	; 0x00000000
    6b54:			; <UNDEFINED> instruction: 0xf8d9020f
    6b58:	tstcs	r0, r8
    6b5c:	mvnsvc	pc, pc, asr #13
    6b60:	tstcc	r0, r1, lsl #20
    6b64:	andcs	lr, r3, #8192	; 0x2000
    6b68:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
    6b6c:			; <UNDEFINED> instruction: 0xf023430a
    6b70:	sbclt	r0, r1, #1006632960	; 0x3c000000
    6b74:	tstpl	r0, #274432	; 0x43000
    6b78:	stmib	r4, {r1, r3, r8, r9, lr}^
    6b7c:	strbt	r2, [fp], r8, lsl #6
    6b80:	svclt	0x00042900
    6b84:	vst2.8	{d18-d19}, [pc :64], r8
    6b88:			; <UNDEFINED> instruction: 0xf47f43c0
    6b8c:	ldrb	sl, [fp, r5, ror #29]
    6b90:	b	ffc44b88 <EXEC_NAME@@Base+0xffc1eb80>
    6b94:	ldrbmi	r6, [r0], -r3, lsl #16
    6b98:	tstls	r1, #-1342177275	; 0xb0000005
    6b9c:	b	1ac4b94 <EXEC_NAME@@Base+0x1a9eb8c>
    6ba0:	vabd.s8	q15, q13, <illegal reg q0.5>
    6ba4:	strdvs	r1, [r3, -pc]!
    6ba8:	blmi	5801c4 <EXEC_NAME@@Base+0x55a1bc>
    6bac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6bb0:	b	8a0f24 <EXEC_NAME@@Base+0x87af1c>
    6bb4:			; <UNDEFINED> instruction: 0x61220203
    6bb8:			; <UNDEFINED> instruction: 0xf7fce57d
    6bbc:	svclt	0x0000e954
    6bc0:	ldmdavc	r4!, {r0, r3, r6, r9, sl, fp, sp, lr}^
    6bc4:	subeq	r4, fp, r2, asr #24
    6bc8:	ldmdavc	r4!, {r0, r3, r6, r9, sl, fp, sp, lr}^
    6bcc:	subseq	r4, r2, r3, asr #16
    6bd0:	ldmdavc	r4!, {r0, r3, r6, r9, sl, fp, sp, lr}^
    6bd4:	cmpeq	fp, ip, asr #28
    6bd8:	andeq	pc, r1, r6, lsl r7	; <UNPREDICTABLE>
    6bdc:	andeq	r0, r0, ip, ror #5
    6be0:	andeq	pc, r1, sl, ror fp	; <UNPREDICTABLE>
    6be4:	andeq	fp, r0, r2, asr r9
    6be8:	strdeq	pc, [r1], -r2
    6bec:	muleq	r1, r6, sl
    6bf0:	strdeq	pc, [r1], -r0
    6bf4:	andeq	pc, r1, sl, lsl #15
    6bf8:	strdeq	r0, [r0], -r8
    6bfc:	andeq	pc, r1, r8, ror #12
    6c00:	andeq	pc, r1, ip, lsr #11
    6c04:	bmi	1719978 <EXEC_NAME@@Base+0x16f3970>
    6c08:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    6c0c:	strdlt	r4, [r7], r0
    6c10:			; <UNDEFINED> instruction: 0x2700589c
    6c14:	ldreq	pc, [r5], -pc, rrx
    6c18:	stmdavs	r3!, {r0, r8, r9, sl, ip, pc}
    6c1c:	teqlt	r1, r5, lsl #6
    6c20:	movwcs	lr, #18897	; 0x49d1
    6c24:	tstmi	r3, #13631488	; 0xd00000
    6c28:	ldrtmi	fp, [lr], -r8, lsl #30
    6c2c:	bls	17b054 <EXEC_NAME@@Base+0x15504c>
    6c30:	stmdavs	r3!, {r4, r5, r9, sl, lr}
    6c34:			; <UNDEFINED> instruction: 0xf040429a
    6c38:	mullt	r7, fp, r0
    6c3c:	mvnshi	lr, #12386304	; 0xbd0000
    6c40:	stmdbge	r1, {r1, r9, fp, sp, pc}
    6c44:	mcr2	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    6c48:	blle	ffc0e468 <EXEC_NAME@@Base+0xffbe8460>
    6c4c:	ldrdls	pc, [ip, -pc]!	; <UNPREDICTABLE>
    6c50:	bls	5853c <EXEC_NAME@@Base+0x32534>
    6c54:			; <UNDEFINED> instruction: 0xf8d944f9
    6c58:	ldmdavs	r8, {ip, sp}
    6c5c:	b	dc4c54 <EXEC_NAME@@Base+0xd9ec4c>
    6c60:	bicslt	r4, r0, r0, lsl #13
    6c64:			; <UNDEFINED> instruction: 0xf4136943
    6c68:	andsle	r6, ip, r0, lsl #15
    6c6c:	eorsle	r2, r8, r0, lsl #28
    6c70:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    6c74:	strbmi	r9, [r0], -r3, lsl #6
    6c78:	b	ff8c4c70 <EXEC_NAME@@Base+0xff89ec68>
    6c7c:	blls	f3104 <EXEC_NAME@@Base+0xcd0fc>
    6c80:	stmdage	r3, {r0, r1, r4, r8, fp, ip, sp, pc}
    6c84:			; <UNDEFINED> instruction: 0xff36f7fd
    6c88:			; <UNDEFINED> instruction: 0xf7fc9801
    6c8c:	tstlt	r6, sl, ror r8
    6c90:			; <UNDEFINED> instruction: 0xf7fc9802
    6c94:	mcrls	8, 0, lr, cr3, cr6, {3}
    6c98:			; <UNDEFINED> instruction: 0xf7fce7c9
    6c9c:	stmdavs	r3, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    6ca0:	movwls	r4, #12891	; 0x325b
    6ca4:	ldrtmi	lr, [r3], -r7, ror #15
    6ca8:	orrcs	r9, r0, r2, lsl #20
    6cac:	b	1a44ca4 <EXEC_NAME@@Base+0x1a1ec9c>
    6cb0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    6cb4:	stmdbvs	r9!, {r0, r4, r5, r6, r7, ip, lr, pc}
    6cb8:	smladxls	r3, fp, r6, r4
    6cbc:	andeq	pc, r1, #1
    6cc0:	cmple	r8, r3, lsl r3
    6cc4:			; <UNDEFINED> instruction: 0xf0012000
    6cc8:	strmi	r0, [r3], -r2, lsl #4
    6ccc:	teqle	ip, r3, lsl r3
    6cd0:	andeq	pc, r4, #1
    6cd4:	tstmi	r3, #0, 6
    6cd8:			; <UNDEFINED> instruction: 0x4648d132
    6cdc:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ce0:			; <UNDEFINED> instruction: 0xf8d9e7c9
    6ce4:	bge	106cec <EXEC_NAME@@Base+0xe0ce4>
    6ce8:	strls	r4, [r4], -r1, asr #12
    6cec:	blx	fec42cfc <EXEC_NAME@@Base+0xfec1ccf4>
    6cf0:	stmvs	r3, {r8, r9, ip, sp, pc}
    6cf4:	blcs	2d10c <EXEC_NAME@@Base+0x7104>
    6cf8:			; <UNDEFINED> instruction: 0x462ad032
    6cfc:	ldrmi	r4, [r8, r0, asr #12]
    6d00:	strmi	r9, [r3], -r4, lsl #18
    6d04:	movwls	r4, #13832	; 0x3608
    6d08:	ldmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d0c:	blcs	2d920 <EXEC_NAME@@Base+0x7918>
    6d10:	stmdbvs	sl!, {r0, r4, r5, r7, r8, ip, lr, pc}
    6d14:			; <UNDEFINED> instruction: 0xf0024619
    6d18:	b	1406d30 <EXEC_NAME@@Base+0x13e0d28>
    6d1c:			; <UNDEFINED> instruction: 0xd1220301
    6d20:			; <UNDEFINED> instruction: 0xf7fc4640
    6d24:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    6d28:	stmdals	r1, {r0, r3, r5, r7, r8, ip, lr, pc}
    6d2c:	stmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d30:	ldrb	r9, [ip, -r3, lsl #28]!
    6d34:	b	7c4d2c <EXEC_NAME@@Base+0x79ed24>
    6d38:	stmdavs	r3, {r2, r8, fp, ip, pc}
    6d3c:	ubfx	r4, fp, #4, #2
    6d40:	strbmi	r2, [r0], -r6, lsl #2
    6d44:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d48:	strbmi	lr, [r9], -r7, asr #15
    6d4c:	stmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d50:	andls	r6, r3, r9, lsr #18
    6d54:			; <UNDEFINED> instruction: 0xf7fce7bc
    6d58:	stmdbvs	r9!, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    6d5c:	ldr	r9, [r1, r3]!
    6d60:	cmpeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
    6d64:	smlabtcs	r6, lr, r7, lr
    6d68:			; <UNDEFINED> instruction: 0xf7fc4640
    6d6c:	ldrb	lr, [r7, r0, ror #18]
    6d70:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d74:	strheq	pc, [r1], -ip	; <UNPREDICTABLE>
    6d78:	andeq	r0, r0, ip, ror #5
    6d7c:	andeq	pc, r1, r4, lsl #10
    6d80:	push	{r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}
    6d84:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    6d88:	addlt	r4, pc, lr, ror pc	; <UNPREDICTABLE>
    6d8c:	ldrmi	r4, [r6], -sl, lsl #13
    6d90:	bge	2711b8 <EXEC_NAME@@Base+0x24b1b0>
    6d94:	strcs	r5, [r0, #-2523]	; 0xfffff625
    6d98:	svcls	0x00199c18
    6d9c:	ldmdavs	fp, {r2, r8, r9, ip, pc}
    6da0:			; <UNDEFINED> instruction: 0xf8dd9508
    6da4:	movwls	fp, #53352	; 0xd068
    6da8:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    6dac:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    6db0:	blmi	1d7da6c <EXEC_NAME@@Base+0x1d57a64>
    6db4:	bls	218660 <EXEC_NAME@@Base+0x1f2658>
    6db8:	movwls	r4, #21627	; 0x547b
    6dbc:	stmdavs	r0, {r3, r4, fp, sp, lr}
    6dc0:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6dc4:	strmi	r9, [r1], r5, lsl #22
    6dc8:	subsle	r2, sp, r0, lsl #16
    6dcc:			; <UNDEFINED> instruction: 0xf4156945
    6dd0:	rsble	r6, r7, r0, lsl #11
    6dd4:			; <UNDEFINED> instruction: 0xf28bfabb
    6dd8:			; <UNDEFINED> instruction: 0xf1b80952
    6ddc:	svclt	0x000c0f00
    6de0:	strcs	r4, [r1, #-1557]	; 0xfffff9eb
    6de4:			; <UNDEFINED> instruction: 0xf06fb1ed
    6de8:	movwls	r0, #41749	; 0xa315
    6dec:			; <UNDEFINED> instruction: 0xf7fc4648
    6df0:			; <UNDEFINED> instruction: 0xb120ea28
    6df4:	ldmdblt	r3, {r1, r3, r8, r9, fp, ip, pc}
    6df8:			; <UNDEFINED> instruction: 0xf7fda80a
    6dfc:	stmdals	r8, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    6e00:	svc	0x00bef7fb
    6e04:	svceq	0x0000f1b8
    6e08:			; <UNDEFINED> instruction: 0xf8ddd175
    6e0c:	blls	126eb4 <EXEC_NAME@@Base+0x100eac>
    6e10:	bls	358718 <EXEC_NAME@@Base+0x332710>
    6e14:	addsmi	r6, sl, #1769472	; 0x1b0000
    6e18:	adchi	pc, sl, r0, asr #32
    6e1c:	pop	{r0, r1, r2, r3, ip, sp, pc}
    6e20:	ldmdavs	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6e24:	strbmi	sl, [r9], -fp, lsl #20
    6e28:			; <UNDEFINED> instruction: 0xf002950b
    6e2c:	stmdacs	r0, {r0, r4, r9, fp, ip, sp, lr, pc}
    6e30:	addshi	pc, r6, r0
    6e34:			; <UNDEFINED> instruction: 0xf06f6905
    6e38:	stmdbls	fp, {r1, r2, r3, r4, r6, r8, r9}
    6e3c:	ldrtmi	fp, [r3], -sp, asr #2
    6e40:	andlt	pc, r8, sp, asr #17
    6e44:	ldrbmi	r9, [r2], -r0, lsl #8
    6e48:	strbmi	r9, [r8], -r1, lsl #14
    6e4c:	stmdbls	fp, {r3, r5, r7, r8, r9, sl, lr}
    6e50:	strmi	r4, [r8], -r3, lsl #12
    6e54:			; <UNDEFINED> instruction: 0xf7fb930a
    6e58:	blls	2c2cb0 <EXEC_NAME@@Base+0x29cca8>
    6e5c:	blle	ff151a64 <EXEC_NAME@@Base+0xff12ba5c>
    6e60:			; <UNDEFINED> instruction: 0xf04fbf18
    6e64:	sbcle	r0, r1, r0, lsl #22
    6e68:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
    6e6c:	ldmib	r6, {r1, r2, r3, r4, fp, sp, lr}^
    6e70:	tstmi	r3, #8, 6	; 0x20000000
    6e74:	tstcs	r6, r7, asr #2
    6e78:			; <UNDEFINED> instruction: 0xf7fc4648
    6e7c:			; <UNDEFINED> instruction: 0xf1bbe8d8
    6e80:	teqle	r3, r0, lsl #30
    6e84:	and	r9, r4, sl, lsl #22
    6e88:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e8c:	subsmi	r6, fp, #196608	; 0x30000
    6e90:	blcs	2bac0 <EXEC_NAME@@Base+0x5ab8>
    6e94:			; <UNDEFINED> instruction: 0xf8d9bfc2
    6e98:			; <UNDEFINED> instruction: 0xf0433014
    6e9c:			; <UNDEFINED> instruction: 0xf8c90320
    6ea0:			; <UNDEFINED> instruction: 0xe7a33014
    6ea4:	bls	2587b8 <EXEC_NAME@@Base+0x2327b0>
    6ea8:			; <UNDEFINED> instruction: 0xf7fc2180
    6eac:	strmi	lr, [r3], sl, ror #18
    6eb0:	rscle	r2, r9, r0, lsl #16
    6eb4:	subs	fp, r9, r6, lsr r9
    6eb8:	strmi	r1, [r5], #-2084	; 0xfffff7dc
    6ebc:	streq	lr, [r7, -r1, asr #22]
    6ec0:	andsle	r1, ip, r6, lsr sl
    6ec4:	movweq	lr, #23306	; 0x5b0a
    6ec8:	movwls	r2, #8704	; 0x2200
    6ecc:	andls	r4, r1, #88, 12	; 0x5800000
    6ed0:			; <UNDEFINED> instruction: 0x9600463b
    6ed4:			; <UNDEFINED> instruction: 0xf7fb4622
    6ed8:	stmdacs	r1, {r2, r8, r9, sl, fp, sp, lr, pc}
    6edc:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    6ee0:			; <UNDEFINED> instruction: 0xf7fcdaea
    6ee4:	stmdavs	r3, {r3, r6, r8, fp, sp, lr, pc}
    6ee8:	movwls	r4, #41563	; 0xa25b
    6eec:			; <UNDEFINED> instruction: 0xf7fc4658
    6ef0:	blls	2c1200 <EXEC_NAME@@Base+0x29b1f8>
    6ef4:	stmdals	r9, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6ef8:	svc	0x0042f7fb
    6efc:	stccs	7, cr14, [r0, #-532]	; 0xfffffdec
    6f00:	cfldr32le	mvfx9, [r1], #40	; 0x28
    6f04:	stmdbge	fp, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6f08:			; <UNDEFINED> instruction: 0xf7fb2000
    6f0c:	bls	342ca4 <EXEC_NAME@@Base+0x31cc9c>
    6f10:	tstpl	pc, r8, asr #4	; <UNPREDICTABLE>
    6f14:	mvnne	pc, r5, asr #5
    6f18:	vqdmulh.s<illegal width 8>	d25, d9, d11
    6f1c:	blx	fe05f126 <EXEC_NAME@@Base+0xfe03911e>
    6f20:	ldrge	r4, [r5, #-258]	; 0xfffffefe
    6f24:	strmi	lr, [r0, #-2517]	; 0xfffff62b
    6f28:	addseq	pc, r8, r0, asr #5
    6f2c:	blx	ff00ce7e <EXEC_NAME@@Base+0xfefe6e76>
    6f30:	bl	ff098344 <EXEC_NAME@@Base+0xff07233c>
    6f34:			; <UNDEFINED> instruction: 0xf8d91261
    6f38:	stmiane	r0!, {r6, ip, sp}
    6f3c:	mvnvc	lr, r5, asr #22
    6f40:	movwls	r1, #27331	; 0x6ac3
    6f44:			; <UNDEFINED> instruction: 0xf8d9460d
    6f48:	ldmib	r6, {r2, r6, ip}^
    6f4c:	bl	194fb74 <EXEC_NAME@@Base+0x1929b6c>
    6f50:	tstls	r7, r1, lsl #2
    6f54:	ldrdeq	lr, [r6, -sp]
    6f58:	orrmi	r4, fp, r2, lsl #5
    6f5c:	str	sp, [lr, fp, lsl #23]
    6f60:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f64:	stmdavs	r3, {r0, r1, r3, r8, fp, ip, pc}
    6f68:			; <UNDEFINED> instruction: 0xe772425b
    6f6c:	ldr	r9, [sp, sl, lsl #12]!
    6f70:	svc	0x0078f7fb
    6f74:	andhi	pc, r0, pc, lsr #7
    6f78:	ldrle	r8, [lr, #-0]!
    6f7c:			; <UNDEFINED> instruction: 0x019db1de
    6f80:	andeq	lr, r1, lr, lsr pc
    6f84:	andeq	r0, r0, ip, ror #5
    6f88:	andeq	pc, r1, r0, lsr #7
    6f8c:	andeq	pc, r1, lr, ror #5
    6f90:	push	{r2, r3, r4, r7, r8, r9, fp, lr}
    6f94:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    6f98:	umullslt	r4, r3, fp, ip
    6f9c:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6fa0:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    6fa4:	strmi	r4, [r3], sl, lsl #13
    6fa8:			; <UNDEFINED> instruction: 0x4608591d
    6fac:	strbmi	r4, [r1], -sl, asr #12
    6fb0:	strls	r2, [r7], -r0, lsl #12
    6fb4:	tstls	r1, #2818048	; 0x2b0000
    6fb8:	stc2l	7, cr15, [sl], #-1016	; 0xfffffc08
    6fbc:	blle	b8e7d4 <EXEC_NAME@@Base+0xb687cc>
    6fc0:			; <UNDEFINED> instruction: 0x46314b92
    6fc4:	ldrbtmi	r9, [fp], #-2567	; 0xfffff5f9
    6fc8:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    6fcc:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fd0:	orrlt	r4, r8, r6, lsl #12
    6fd4:	b	1ac4fcc <EXEC_NAME@@Base+0x1a9efc4>
    6fd8:	andls	r2, r6, r0, lsl #16
    6fdc:	addshi	pc, r6, r0, asr #5
    6fe0:	ldmib	r6, {r4, r5, r9, sl, lr}^
    6fe4:			; <UNDEFINED> instruction: 0xf7fc6700
    6fe8:	movwlt	lr, #35116	; 0x892c
    6fec:	stmiblt	r3, {r1, r2, r8, r9, fp, ip, pc}
    6ff0:			; <UNDEFINED> instruction: 0xf7fda806
    6ff4:	and	pc, ip, pc, ror sp	; <UNPREDICTABLE>
    6ff8:			; <UNDEFINED> instruction: 0x46584651
    6ffc:	blx	fe944ffc <EXEC_NAME@@Base+0xfe91eff4>
    7000:	ldmdblt	r0!, {r1, r2, ip, pc}
    7004:			; <UNDEFINED> instruction: 0xf7ff4658
    7008:	andls	pc, r6, r9, asr r9	; <UNPREDICTABLE>
    700c:			; <UNDEFINED> instruction: 0xf0402800
    7010:	stmdals	r7, {r4, r7, pc}
    7014:	mrc	7, 5, APSR_nzcv, cr4, cr11, {7}
    7018:	cmnle	r3, r0, lsl #24
    701c:	bls	46e03c <EXEC_NAME@@Base+0x448034>
    7020:	stmdavs	fp!, {r5, r9, sl, lr}
    7024:			; <UNDEFINED> instruction: 0xf040429a
    7028:	andslt	r8, r3, fp, ror #1
    702c:	svchi	0x00f0e8bd
    7030:	stmdals	r7, {r2, ip, pc}
    7034:	mcr	7, 5, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    7038:	movwls	r9, #31492	; 0x7b04
    703c:	cmnle	r4, r0, lsl #24
    7040:	strbmi	r4, [r1], -sl, asr #12
    7044:			; <UNDEFINED> instruction: 0xf7fe4658
    7048:	cdpne	12, 0, cr15, cr4, cr3, {1}
    704c:			; <UNDEFINED> instruction: 0xf8dfdbe7
    7050:	smlabtcs	r0, r0, r1, r8
    7054:	ldrbtmi	r9, [r8], #2567	; 0xa07
    7058:	ldrdcc	pc, [r0], -r8
    705c:			; <UNDEFINED> instruction: 0xf7fc6818
    7060:	stmdacs	r0, {r1, r2, r4, r5, fp, sp, lr, pc}
    7064:	ldmib	r0, {r0, r1, r3, r4, r6, ip, lr, pc}^
    7068:	stmib	sp, {r8, r9, sp}^
    706c:			; <UNDEFINED> instruction: 0xf7fc2304
    7070:	strmi	lr, [r1], r8, ror #17
    7074:	cmple	r2, r0, lsl #16
    7078:	movwcs	lr, #18909	; 0x49dd
    707c:	svclt	0x000842bb
    7080:	strhle	r4, [r6], #34	; 0x22
    7084:			; <UNDEFINED> instruction: 0xf7fc4650
    7088:			; <UNDEFINED> instruction: 0xf100e834
    708c:			; <UNDEFINED> instruction: 0x46060114
    7090:	strmi	r9, [r8], -r4, lsl #2
    7094:	mcr	7, 3, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    7098:	strmi	r9, [r7], -r4, lsl #18
    709c:	suble	r2, ip, r0, lsl #16
    70a0:			; <UNDEFINED> instruction: 0xf04f4a5c
    70a4:			; <UNDEFINED> instruction: 0xf8cd33ff
    70a8:	ldrcc	sl, [r3], -r4
    70ac:	andls	r4, r4, #2046820352	; 0x7a000000
    70b0:			; <UNDEFINED> instruction: 0x2014f8d8
    70b4:	ldrd	pc, [r0, #-143]!	; 0xffffff71
    70b8:	stfeqd	f7, [r1], {2}
    70bc:	ldrbtmi	r9, [lr], #2564	; 0xa04
    70c0:			; <UNDEFINED> instruction: 0xec02e9cd
    70c4:	andcs	r9, r1, #0, 4
    70c8:	andsgt	pc, r4, r8, asr #17
    70cc:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70d0:	ldrhtle	r4, [r7], -r0
    70d4:	orrcs	r4, r0, #1327104	; 0x144000
    70d8:			; <UNDEFINED> instruction: 0xf6409002
    70dc:	ldmdami	r0, {r0, r1, r6, r7, r9, ip}^
    70e0:	tstls	r1, r9, ror r4
    70e4:	ldrbtmi	r4, [r8], #-2383	; 0xfffff6b1
    70e8:	subscc	r9, r4, r3, lsl #12
    70ec:	andls	pc, r0, sp, asr #17
    70f0:			; <UNDEFINED> instruction: 0xf06f4479
    70f4:			; <UNDEFINED> instruction: 0xf7fb064a
    70f8:			; <UNDEFINED> instruction: 0x4638edd6
    70fc:	mcr	7, 2, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    7100:	str	r9, [r6, r6, lsl #12]
    7104:			; <UNDEFINED> instruction: 0xf7fb9808
    7108:			; <UNDEFINED> instruction: 0xe787ee3c
    710c:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7110:	ldrtmi	r6, [r0], -r3, lsl #16
    7114:	movwls	r4, #25179	; 0x625b
    7118:	ldm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    711c:			; <UNDEFINED> instruction: 0xf7fce779
    7120:	stmdavs	r3, {r1, r3, r5, fp, sp, lr, pc}
    7124:	movwls	r4, #25179	; 0x625b
    7128:	stmdals	r8, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    712c:	mcr	7, 1, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    7130:	ldrbmi	lr, [r0], -r6, lsl #15
    7134:			; <UNDEFINED> instruction: 0xf8c2f7ff
    7138:			; <UNDEFINED> instruction: 0xf7fce76b
    713c:	stmdavs	r6, {r2, r3, r4, fp, sp, lr, pc}
    7140:			; <UNDEFINED> instruction: 0xe7dd4276
    7144:	ldrtmi	sl, [r0], -r9, lsl #28
    7148:			; <UNDEFINED> instruction: 0xf9d4f7fd
    714c:	vst4.16	{d27,d29,d31,d33}, [pc :128], r0
    7150:			; <UNDEFINED> instruction: 0x46307230
    7154:	strbmi	r9, [fp], -r0, lsl #4
    7158:	ldrbmi	r4, [r1], -sl, asr #12
    715c:			; <UNDEFINED> instruction: 0xf9eef7fd
    7160:			; <UNDEFINED> instruction: 0xf06fb910
    7164:	strb	r0, [r8, ip, lsl #12]
    7168:			; <UNDEFINED> instruction: 0x46504639
    716c:			; <UNDEFINED> instruction: 0xf9ecf7fe
    7170:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7174:	ldrbmi	sp, [r0], -r1, asr #3
    7178:			; <UNDEFINED> instruction: 0xf8a0f7ff
    717c:	bllt	e1899c <EXEC_NAME@@Base+0xdf2994>
    7180:			; <UNDEFINED> instruction: 0x46584651
    7184:			; <UNDEFINED> instruction: 0xf9e0f7fe
    7188:	ldmiblt	r8, {r1, r2, r9, sl, lr}^
    718c:			; <UNDEFINED> instruction: 0xf7ff4658
    7190:			; <UNDEFINED> instruction: 0x4606f895
    7194:	ldrbmi	fp, [r0], -r0, ror #3
    7198:			; <UNDEFINED> instruction: 0xf890f7ff
    719c:	stmdami	r2!, {r4, r7, r8, ip, sp, pc}
    71a0:	bmi	88f5a8 <EXEC_NAME@@Base+0x8695a0>
    71a4:	orrvc	pc, r0, #1325400064	; 0x4f000000
    71a8:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
    71ac:	ldrbtmi	r4, [sl], #-2336	; 0xfffff6e0
    71b0:	strge	lr, [r2, -sp, asr #19]
    71b4:	andls	r3, r1, #116	; 0x74
    71b8:			; <UNDEFINED> instruction: 0xf6404479
    71bc:			; <UNDEFINED> instruction: 0xf7fb12a1
    71c0:			; <UNDEFINED> instruction: 0xe79aed72
    71c4:			; <UNDEFINED> instruction: 0x46384651
    71c8:			; <UNDEFINED> instruction: 0xf9bef7fe
    71cc:	mvnle	r2, r0, lsl #16
    71d0:			; <UNDEFINED> instruction: 0xf7ff4638
    71d4:	stmdacs	r0, {r0, r1, r4, r5, r6, fp, ip, sp, lr, pc}
    71d8:	ldmdami	r6, {r0, r1, r2, r3, r7, r9, fp, ip, lr, pc}
    71dc:	bmi	58f5e4 <EXEC_NAME@@Base+0x5695dc>
    71e0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    71e4:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
    71e8:	ldrbtmi	r4, [sl], #-2324	; 0xfffff6ec
    71ec:	strge	lr, [r2, -sp, asr #19]
    71f0:	andls	r3, r1, #116	; 0x74
    71f4:			; <UNDEFINED> instruction: 0xf6404479
    71f8:			; <UNDEFINED> instruction: 0xf7fb12ac
    71fc:			; <UNDEFINED> instruction: 0xe77ced54
    7200:	mrc	7, 1, APSR_nzcv, cr0, cr11, {7}
    7204:	andeq	lr, r1, lr, lsr #26
    7208:	andeq	r0, r0, ip, ror #5
    720c:	muleq	r1, r2, r1
    7210:	andeq	pc, r1, r2, lsl #2
    7214:			; <UNDEFINED> instruction: 0x0000aebc
    7218:	muleq	r0, lr, lr
    721c:	muleq	r0, r4, lr
    7220:	andeq	sl, r0, r2, lsl #20
    7224:	ldrdeq	sl, [r0], -r8
    7228:	andeq	sl, r0, lr, lsr r9
    722c:	andeq	sl, r0, r2, ror #27
    7230:	andeq	sl, r0, r0, lsl sl
    7234:	andeq	sl, r0, r2, lsl #18
    7238:	ldrdeq	sl, [r0], -lr
    723c:	ldrdeq	sl, [r0], -r4
    7240:	blmi	a74a28 <EXEC_NAME@@Base+0xa4ea20>
    7244:	ldrbtmi	r4, [fp], #-3369	; 0xfffff2d7
    7248:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    724c:			; <UNDEFINED> instruction: 0x2c01695c
    7250:	strcs	fp, [r5], #-3864	; 0xfffff0e8
    7254:	strtmi	sp, [r0], -r1
    7258:	bmi	976a40 <EXEC_NAME@@Base+0x950a38>
    725c:	blmi	958a7c <EXEC_NAME@@Base+0x932a74>
    7260:	stmiapl	r9!, {r1, r3, r5, r7, fp, ip, lr}^
    7264:			; <UNDEFINED> instruction: 0x463a6817
    7268:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    726c:	ldrtmi	fp, [r0], -r0, lsr #18
    7270:	svc	0x003ef7fb
    7274:	mvnle	r4, r7, lsl #5
    7278:			; <UNDEFINED> instruction: 0x46304a1f
    727c:	stmiapl	sl!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
    7280:	ldmdavs	r4, {r0, r3, r5, r6, r7, fp, ip, lr}
    7284:			; <UNDEFINED> instruction: 0xf7fc4622
    7288:	ldmdblt	r0!, {r1, r6, r7, fp, sp, lr, pc}
    728c:			; <UNDEFINED> instruction: 0xf7fb4630
    7290:	addmi	lr, r4, #48, 30	; 0xc0
    7294:	strcs	fp, [r2], #-3864	; 0xfffff0e8
    7298:	bmi	67ba14 <EXEC_NAME@@Base+0x655a0c>
    729c:	blmi	658b64 <EXEC_NAME@@Base+0x632b5c>
    72a0:	stmiapl	r9!, {r1, r3, r5, r7, fp, ip, lr}^
    72a4:			; <UNDEFINED> instruction: 0x46226814
    72a8:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72ac:	bmi	5b38d4 <EXEC_NAME@@Base+0x58d8cc>
    72b0:	blmi	598b78 <EXEC_NAME@@Base+0x572b70>
    72b4:	stmiapl	r9!, {r1, r3, r5, r7, fp, ip, lr}^
    72b8:			; <UNDEFINED> instruction: 0x462a6815
    72bc:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72c0:	ldmdblt	r0!, {r2, r9, sl, lr}^
    72c4:			; <UNDEFINED> instruction: 0xf7fb4630
    72c8:	addmi	lr, r5, #20, 30	; 0x50
    72cc:	strcs	fp, [r4], #-3864	; 0xfffff0e8
    72d0:	ldrtmi	lr, [r0], -r1, asr #15
    72d4:	svc	0x000cf7fb
    72d8:	svclt	0x00184284
    72dc:			; <UNDEFINED> instruction: 0xd1ba2403
    72e0:	strcs	lr, [r0], #-2021	; 0xfffff81b
    72e4:	svclt	0x0000e7b7
    72e8:	andeq	lr, r1, r2, lsl pc
    72ec:	andeq	lr, r1, ip, ror sl
    72f0:	andeq	r0, r0, r0, lsl #6
    72f4:	andeq	r0, r0, r8, ror #5
    72f8:	andeq	r0, r0, r8, lsr #6
    72fc:	andeq	r0, r0, r0, lsr #6
    7300:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7304:	andeq	r0, r0, r4, lsl r3
    7308:	ldrdeq	r0, [r0], -r4
    730c:	andeq	r0, r0, r8, lsl r3
    7310:	blmi	1b4738 <EXEC_NAME@@Base+0x18e730>
    7314:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7318:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    731c:	svc	0x00f0f7fb
    7320:			; <UNDEFINED> instruction: 0xf7fbb118
    7324:	stmdavs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    7328:	sfmlt	f4, 4, [r8, #-256]	; 0xffffff00
    732c:	andeq	lr, r1, r4, asr #28
    7330:	mvnsmi	lr, sp, lsr #18
    7334:	strmi	r4, [r6], -sp, lsl #12
    7338:			; <UNDEFINED> instruction: 0x4628213a
    733c:			; <UNDEFINED> instruction: 0x461f4614
    7340:	mcr	7, 7, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    7344:	blmi	12737ec <EXEC_NAME@@Base+0x124d7e4>
    7348:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    734c:	blcs	e18c0 <EXEC_NAME@@Base+0xbb8b8>
    7350:			; <UNDEFINED> instruction: 0x4630d07e
    7354:	stmdaeq	sp, {r2, r5, r7, r8, ip, sp, lr, pc}
    7358:			; <UNDEFINED> instruction: 0xf8ccf7fd
    735c:	teqle	sl, r0, lsl #16
    7360:	svceq	0x0001f1b8
    7364:			; <UNDEFINED> instruction: 0xf1a4d945
    7368:	blx	fed0838c <EXEC_NAME@@Base+0xfece2384>
    736c:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    7370:	svclt	0x00184227
    7374:	suble	r2, sp, r0, asr #15
    7378:			; <UNDEFINED> instruction: 0x4628493d
    737c:			; <UNDEFINED> instruction: 0xf7fb4479
    7380:	stmdacs	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
    7384:	strtmi	sp, [r8], -pc, asr #32
    7388:	stcl	7, cr15, [r0, #-1004]!	; 0xfffffc14
    738c:	stmdacs	r0, {r2, r9, sl, lr}
    7390:			; <UNDEFINED> instruction: 0x212fd038
    7394:	svc	0x00a8f7fb
    7398:	strtmi	r2, [r2], -r0, lsl #2
    739c:	ldmdavs	r0!, {r0, ip, sp, lr}
    73a0:	mrc	7, 4, APSR_nzcv, cr4, cr11, {7}
    73a4:	stmdacs	r0, {r7, r9, sl, lr}
    73a8:	ldmdavs	r3!, {r2, r3, r6, ip, lr, pc}
    73ac:			; <UNDEFINED> instruction: 0x3094f8d3
    73b0:	ldrle	r0, [sp, #-2011]!	; 0xfffff825
    73b4:	svc	0x0044f7fb
    73b8:	cmple	r3, r0, lsl #16
    73bc:			; <UNDEFINED> instruction: 0xf7fb4620
    73c0:	blmi	b42748 <EXEC_NAME@@Base+0xb1c740>
    73c4:	tstcs	r0, sl, lsr #12
    73c8:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
    73cc:	ldmdavs	fp, {r4, r5, r6, r7, r8, lr}
    73d0:			; <UNDEFINED> instruction: 0xf7fb6818
    73d4:	blmi	a36dc0 <EXEC_NAME@@Base+0xa10db8>
    73d8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    73dc:	ldrdcc	pc, [r0], r2
    73e0:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    73e4:			; <UNDEFINED> instruction: 0xd1bb2b04
    73e8:	svcvs	0x00d3b17f
    73ec:	adcsle	r2, sl, r0, lsl #22
    73f0:			; <UNDEFINED> instruction: 0xf7fbe7b6
    73f4:	blmi	882efc <EXEC_NAME@@Base+0x85cef4>
    73f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    73fc:	ldrdlt	r6, [fp, #-203]!	; 0xffffff35
    7400:	andvs	r2, r3, r0, lsl #6
    7404:	ldmfd	sp!, {sp}
    7408:			; <UNDEFINED> instruction: 0xf1a481f0
    740c:	blx	fed08430 <EXEC_NAME@@Base+0xfece2428>
    7410:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    7414:	stccs	7, cr2, [r0], {64}	; 0x40
    7418:			; <UNDEFINED> instruction: 0xe7add0b5
    741c:	andvs	r2, r3, pc, asr r3
    7420:	ldmfd	sp!, {sp}
    7424:			; <UNDEFINED> instruction: 0xf7fb81f0
    7428:	movwcs	lr, #7846	; 0x1ea6
    742c:	strb	r6, [r9, r3]!
    7430:			; <UNDEFINED> instruction: 0x463a4630
    7434:			; <UNDEFINED> instruction: 0xf7fb4641
    7438:			; <UNDEFINED> instruction: 0x4606ee7a
    743c:			; <UNDEFINED> instruction: 0xf7fb4640
    7440:	cmnlt	r0, r0, lsl #30
    7444:			; <UNDEFINED> instruction: 0xf7fb4620
    7448:	mulcs	r0, ip, ip
    744c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7450:	mrc	7, 4, APSR_nzcv, cr0, cr11, {7}
    7454:	andvs	r2, r3, r6, lsl r3
    7458:	ldmfd	sp!, {sp}
    745c:			; <UNDEFINED> instruction: 0x462081f0
    7460:	stc	7, cr15, [lr], {251}	; 0xfb
    7464:			; <UNDEFINED> instruction: 0xd1ac2e00
    7468:	svclt	0x0000e7cc
    746c:	andeq	lr, r1, r0, lsl lr
    7470:	ldrdeq	sl, [r0], -r8
    7474:	muleq	r1, r0, sp
    7478:	andeq	lr, r1, r0, lsl #27
    747c:	andeq	lr, r1, r0, ror #26
    7480:	bmi	fe51a2d4 <EXEC_NAME@@Base+0xfe4f42cc>
    7484:	ldrbmi	lr, [r0, sp, lsr #18]!
    7488:			; <UNDEFINED> instruction: 0xf8df447b
    748c:	addlt	r8, lr, ip, asr #4
    7490:			; <UNDEFINED> instruction: 0x460e589d
    7494:			; <UNDEFINED> instruction: 0x460744f8
    7498:	strcs	r4, [r0], #-1544	; 0xfffff9f8
    749c:	ldrdcs	pc, [r0], -r8
    74a0:	strls	r6, [r3], #-2091	; 0xfffff7d5
    74a4:	movwls	r6, #55313	; 0xd811
    74a8:			; <UNDEFINED> instruction: 0xf7fb9404
    74ac:	strmi	lr, [r4], -r4, lsr #30
    74b0:			; <UNDEFINED> instruction: 0xf0402800
    74b4:			; <UNDEFINED> instruction: 0xf8d88082
    74b8:	ldmdbvs	fp, {ip, sp}^
    74bc:	blcs	560c8 <EXEC_NAME@@Base+0x300c0>
    74c0:	rscshi	pc, sp, r0, lsl #4
    74c4:			; <UNDEFINED> instruction: 0xf7ff4630
    74c8:			; <UNDEFINED> instruction: 0x4680febb
    74cc:			; <UNDEFINED> instruction: 0xf0002800
    74d0:			; <UNDEFINED> instruction: 0xf10d80f6
    74d4:			; <UNDEFINED> instruction: 0x46480914
    74d8:			; <UNDEFINED> instruction: 0xf80cf7fd
    74dc:	cmple	sp, r0, lsl #16
    74e0:	movweq	pc, #12712	; 0x31a8	; <UNPREDICTABLE>
    74e4:	ldmdale	sl, {r0, r8, r9, fp, sp}
    74e8:	stmdbcs	r0, {r0, r3, r8, fp, ip, pc}
    74ec:	rschi	pc, sl, r0, asr #32
    74f0:			; <UNDEFINED> instruction: 0x463a4b7a
    74f4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    74f8:			; <UNDEFINED> instruction: 0xf7fb6818
    74fc:	strmi	lr, [r4], -r8, ror #27
    7500:			; <UNDEFINED> instruction: 0xf0402800
    7504:			; <UNDEFINED> instruction: 0xf7fb809c
    7508:	stmdavs	r0, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    750c:	bls	357e14 <EXEC_NAME@@Base+0x331e0c>
    7510:	addsmi	r6, sl, #2818048	; 0x2b0000
    7514:	sbcshi	pc, r9, r0, asr #32
    7518:	pop	{r1, r2, r3, ip, sp, pc}
    751c:			; <UNDEFINED> instruction: 0xf8df87f0
    7520:	ldrtmi	sl, [sl], -r0, asr #3
    7524:	ldrbtmi	r2, [sl], #256	; 0x100
    7528:	ldrdcc	pc, [r0], -sl
    752c:			; <UNDEFINED> instruction: 0xf7fb6818
    7530:	strmi	lr, [r4], -lr, asr #27
    7534:	rscle	r2, r6, r0, lsl #16
    7538:	svceq	0x0002f1b8
    753c:	strbmi	sp, [r8], -r9, ror #2
    7540:			; <UNDEFINED> instruction: 0xf7fb4621
    7544:	stmdacs	r0, {r2, r5, sl, fp, sp, lr, pc}
    7548:			; <UNDEFINED> instruction: 0x4641d075
    754c:	bge	d8e14 <EXEC_NAME@@Base+0xb2e0c>
    7550:			; <UNDEFINED> instruction: 0xf90ef7fe
    7554:			; <UNDEFINED> instruction: 0xf0001c41
    7558:	strmi	r8, [r3], -r8, lsl #1
    755c:	orrcs	r9, r0, r3, lsl #20
    7560:			; <UNDEFINED> instruction: 0xf7fb4620
    7564:	blls	1433b4 <EXEC_NAME@@Base+0x11d3ac>
    7568:			; <UNDEFINED> instruction: 0xf7fbb138
    756c:	stmdavs	r3, {r2, r9, sl, fp, sp, lr, pc}
    7570:			; <UNDEFINED> instruction: 0xf0002b02
    7574:	subsmi	r8, fp, #158	; 0x9e
    7578:	blcs	2c190 <EXEC_NAME@@Base+0x6188>
    757c:	tstcs	r4, r5, ror #2
    7580:			; <UNDEFINED> instruction: 0xf7fb4620
    7584:	stmdbvs	r3!, {r2, r4, r6, r8, sl, fp, sp, lr, pc}^
    7588:	ldrble	r0, [lr], #-1690	; 0xfffff966
    758c:			; <UNDEFINED> instruction: 0xf0436922
    7590:	cmnvs	r3, r0, lsr #6
    7594:	andeq	pc, r8, #66	; 0x42
    7598:	subs	r6, r6, r2, lsr #2
    759c:	strtmi	r2, [r3], -r0, asr #4
    75a0:	ldrtmi	r9, [r9], -r0, lsl #4
    75a4:	strbmi	r4, [r8], -r2, lsr #12
    75a8:			; <UNDEFINED> instruction: 0xffc8f7fc
    75ac:	adcle	r2, sl, r0, lsl #16
    75b0:	movweq	pc, #12712	; 0x31a8	; <UNPREDICTABLE>
    75b4:	ldmible	r7, {r0, r8, r9, fp, sp}
    75b8:	stmdacs	fp, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    75bc:	movwcs	sp, #6152	; 0x1808
    75c0:	andsvc	pc, lr, #64, 12	; 0x4000000
    75c4:	andsmi	r4, r3, #131	; 0x83
    75c8:			; <UNDEFINED> instruction: 0xf04fbf18
    75cc:	ldrshle	r3, [lr, pc]
    75d0:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    75d4:	strtmi	r2, [r2], -r1, lsl #6
    75d8:			; <UNDEFINED> instruction: 0x46404639
    75dc:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    75e0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    75e4:	strmi	sp, [r1], -pc, lsl #1
    75e8:			; <UNDEFINED> instruction: 0xf7fb4640
    75ec:	stmdacs	r0, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    75f0:	stccs	0, cr13, [r7], {78}	; 0x4e
    75f4:			; <UNDEFINED> instruction: 0x4640d03f
    75f8:	ldrtmi	r2, [r2], -r0, lsl #6
    75fc:			; <UNDEFINED> instruction: 0xf7fb4621
    7600:	andls	lr, r4, ip, asr #23
    7604:	cmple	r3, r0, lsl #16
    7608:	ldrtmi	r2, [r0], -r4, lsl #2
    760c:	stc	7, cr15, [lr, #-1004]	; 0xfffffc14
    7610:			; <UNDEFINED> instruction: 0xf8dae049
    7614:	strtmi	r0, [r1], -r0
    7618:			; <UNDEFINED> instruction: 0xff1cf001
    761c:	blls	173c64 <EXEC_NAME@@Base+0x14dc5c>
    7620:			; <UNDEFINED> instruction: 0x3094f8d3
    7624:	ldrle	r0, [r0], #2008	; 0x7d8
    7628:	addcs	r4, r0, #72, 12	; 0x4800000
    762c:			; <UNDEFINED> instruction: 0xf7fb4621
    7630:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    7634:			; <UNDEFINED> instruction: 0xf06fd189
    7638:	movwls	r0, #17164	; 0x430c
    763c:	blls	27f658 <EXEC_NAME@@Base+0x259650>
    7640:	addle	r2, r2, r0, lsl #22
    7644:	mvnscc	pc, #79	; 0x4f
    7648:	stmdals	r3, {r2, r8, r9, ip, pc}
    764c:	bl	fe645640 <EXEC_NAME@@Base+0xfe61f638>
    7650:			; <UNDEFINED> instruction: 0xf7fb4620
    7654:	teqlt	r0, r6	; <illegal shifter operand>
    7658:	stmdacs	r0, {r2, fp, ip, pc}
    765c:	svcge	0x0057f47f
    7660:			; <UNDEFINED> instruction: 0xf7fda804
    7664:	stmdals	r4, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
    7668:			; <UNDEFINED> instruction: 0xf7fbe751
    766c:	stmdavs	r3, {r2, r7, r8, sl, fp, sp, lr, pc}
    7670:	movwls	r4, #16987	; 0x425b
    7674:	ldrtmi	lr, [r8], -r9, ror #15
    7678:			; <UNDEFINED> instruction: 0xf856f7fe
    767c:			; <UNDEFINED> instruction: 0x46214632
    7680:	strbmi	r4, [r0], -r3, lsl #12
    7684:	bl	fe245678 <EXEC_NAME@@Base+0xfe21f670>
    7688:	stmdacs	r0, {r2, ip, pc}
    768c:	svcge	0x003ff43f
    7690:	ldcl	7, cr15, [r0, #-1004]!	; 0xfffffc14
    7694:	stmdavs	r0, {r0, r1, r2, sl, fp, sp}
    7698:	andeq	pc, r0, r0, asr #3
    769c:			; <UNDEFINED> instruction: 0xf43f9004
    76a0:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, sl, fp, sp, pc}
    76a4:			; <UNDEFINED> instruction: 0x4630d0b0
    76a8:	stcl	7, cr15, [sl, #1004]	; 0x3ec
    76ac:	bicsle	r2, r3, r0, lsl #16
    76b0:	eorscs	lr, sp, #56885248	; 0x3640000
    76b4:	teqeq	ip, #111	; 0x6f	; <UNPREDICTABLE>
    76b8:	movwls	r6, #16386	; 0x4002
    76bc:			; <UNDEFINED> instruction: 0xf06fe7c5
    76c0:			; <UNDEFINED> instruction: 0xe724005e
    76c4:	andeq	pc, ip, pc, rrx
    76c8:			; <UNDEFINED> instruction: 0xf7fbe721
    76cc:	svclt	0x0000ebcc
    76d0:	andeq	lr, r1, ip, lsr r8
    76d4:	andeq	r0, r0, ip, ror #5
    76d8:	andeq	lr, r1, r4, asr #25
    76dc:	andeq	lr, r1, r4, ror #24
    76e0:	andeq	lr, r1, r2, lsr ip
    76e4:	svcmi	0x00f0e92d
    76e8:	stclmi	6, cr4, [pc], #56	; 7728 <ntfs_check_empty_dir@plt+0x427c>
    76ec:	stmibmi	pc!, {r0, r2, r3, r4, r9, sl, lr}^	; <UNPREDICTABLE>
    76f0:	ldrbtmi	r4, [ip], #-1680	; 0xfffff970
    76f4:	addslt	r4, r3, lr, ror #31
    76f8:	strtmi	r4, [r3], -r1, lsl #13
    76fc:	stmdapl	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    7700:	ldmdavs	sl!, {r4, r5, r9, sl, lr}
    7704:	beq	43848 <EXEC_NAME@@Base+0x1d840>
    7708:	andsge	pc, r8, sp, asr #17
    770c:	ldmdavs	r1, {r0, r1, r5, fp, sp, lr}
    7710:			; <UNDEFINED> instruction: 0xf7fb9311
    7714:			; <UNDEFINED> instruction: 0x4683edf0
    7718:			; <UNDEFINED> instruction: 0xf0402800
    771c:	ldmdavs	fp!, {r3, r5, r7, pc}
    7720:	blcs	e1c94 <EXEC_NAME@@Base+0xbbc8c>
    7724:	sbcshi	pc, pc, r0
    7728:			; <UNDEFINED> instruction: 0xf0002b00
    772c:			; <UNDEFINED> instruction: 0x4630819f
    7730:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    7734:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7738:	orrshi	pc, r8, r0
    773c:	ldrtmi	sl, [r8], -r9, lsl #30
    7740:	mrc2	7, 6, pc, cr8, cr12, {7}
    7744:	cmnle	fp, r0, lsl #16
    7748:	svceq	0x0004f1ba
    774c:	blls	37bb60 <EXEC_NAME@@Base+0x355b58>
    7750:			; <UNDEFINED> instruction: 0xf0402b00
    7754:			; <UNDEFINED> instruction: 0xf8df8179
    7758:			; <UNDEFINED> instruction: 0x464ab35c
    775c:	ldrbtmi	r2, [fp], #256	; 0x100
    7760:	ldrdcc	pc, [r0], -fp
    7764:			; <UNDEFINED> instruction: 0xf7fb6818
    7768:			; <UNDEFINED> instruction: 0x4681ecb2
    776c:	rsbsle	r2, r2, r0, lsl #16
    7770:	ldrdeq	pc, [r0], -fp
    7774:			; <UNDEFINED> instruction: 0xf0014649
    7778:	stmdacs	r0, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    777c:	adchi	pc, pc, r0
    7780:			; <UNDEFINED> instruction: 0xf8d39b09
    7784:	bfieq	r3, r4, #1, #24
    7788:	ldrtmi	sp, [r8], -r8, lsl #8
    778c:	addvc	pc, r0, #1325400064	; 0x4f000000
    7790:			; <UNDEFINED> instruction: 0xf7fb4649
    7794:	stmdacs	r0, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
    7798:	addshi	pc, r3, r0
    779c:			; <UNDEFINED> instruction: 0x46304651
    77a0:			; <UNDEFINED> instruction: 0xf7fdaa06
    77a4:	mcrrne	15, 14, pc, r1, cr5	; <UNPREDICTABLE>
    77a8:	addhi	pc, fp, r0
    77ac:	bls	198fc0 <EXEC_NAME@@Base+0x172fb8>
    77b0:	strbmi	r2, [r8], -r0, lsl #3
    77b4:	stcl	7, cr15, [r4], #1004	; 0x3ec
    77b8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    77bc:	addhi	pc, pc, r0
    77c0:	ldmib	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
    77c4:	ldrbtmi	r6, [fp], #-1802	; 0xfffff8f6
    77c8:	svcvs	0x001b681b
    77cc:	b	15b3ee0 <EXEC_NAME@@Base+0x158ded8>
    77d0:			; <UNDEFINED> instruction: 0xf0000307
    77d4:	stmibhi	r3, {r2, r8, pc}
    77d8:	ldrle	r0, [r1, #-1114]	; 0xfffffba6
    77dc:	ldreq	r6, [fp, r3, lsl #19]
    77e0:	vrshl.s8	d29, d14, d0
    77e4:	ldmne	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip}^
    77e8:	mvnsvc	pc, #587202560	; 0x23000000
    77ec:	andeq	pc, r0, #79	; 0x4f
    77f0:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    77f4:	andeq	lr, r2, #72704	; 0x11c00
    77f8:			; <UNDEFINED> instruction: 0xf1421c9e
    77fc:	ldrmi	r0, [r3], -r0, lsl #14
    7800:			; <UNDEFINED> instruction: 0xf0002d00
    7804:	adcsmi	r8, r5, #240	; 0xf0
    7808:			; <UNDEFINED> instruction: 0xf06fbf3c
    780c:	movwls	r0, #33569	; 0x8321
    7810:	rschi	pc, sl, r0, asr #1
    7814:			; <UNDEFINED> instruction: 0xf8cd2300
    7818:	andcs	r8, r0, #8
    781c:	strvs	lr, [r0, -sp, asr #19]
    7820:			; <UNDEFINED> instruction: 0xf7fb4650
    7824:	bfine	lr, r6, (invalid: 25:3)
    7828:	adcsmi	r9, fp, #8
    782c:	adcsmi	fp, r0, #8, 30
    7830:	sbcshi	pc, sl, r0
    7834:	ldc	7, cr15, [lr], {251}	; 0xfb
    7838:	subsmi	r6, fp, #196608	; 0x30000
    783c:	sbcs	r9, r3, r8, lsl #6
    7840:	ldrbmi	r2, [fp], -r0, asr #4
    7844:	strbmi	r9, [r9], -r0, lsl #4
    7848:			; <UNDEFINED> instruction: 0x4638465a
    784c:	mrc2	7, 3, pc, cr6, cr12, {7}
    7850:			; <UNDEFINED> instruction: 0xf47f2800
    7854:			; <UNDEFINED> instruction: 0xf7fbaf79
    7858:	stmdavs	r0, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
    785c:	bls	458164 <EXEC_NAME@@Base+0x43215c>
    7860:	addsmi	r6, sl, #2293760	; 0x230000
    7864:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    7868:	pop	{r0, r1, r4, ip, sp, pc}
    786c:	svcge	0x00098ff0
    7870:	ldrbmi	r4, [r3], -r2, lsl #12
    7874:	ldrtmi	r4, [r8], -r9, asr #12
    7878:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    787c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7880:	blls	27bc2c <EXEC_NAME@@Base+0x255c24>
    7884:			; <UNDEFINED> instruction: 0x3094f8d3
    7888:			; <UNDEFINED> instruction: 0xf14007db
    788c:			; <UNDEFINED> instruction: 0xf1bb80e0
    7890:			; <UNDEFINED> instruction: 0xf0000f07
    7894:	strls	r8, [r1, #-173]	; 0xffffff53
    7898:			; <UNDEFINED> instruction: 0xf8cd4659
    789c:	ldrtmi	r8, [r8], -r0
    78a0:	ldrtmi	r2, [r2], -r0, lsl #6
    78a4:	stcl	7, cr15, [r6], {251}	; 0xfb
    78a8:	ldrtmi	r9, [r0], -r8
    78ac:	stcl	7, cr15, [r8], {251}	; 0xfb
    78b0:	stmdals	r8, {r3, r5, r8, ip, sp, pc}
    78b4:	bicsle	r2, r2, r0, lsl #16
    78b8:			; <UNDEFINED> instruction: 0xf7fda808
    78bc:	stmdals	r8, {r0, r1, r3, r4, r8, fp, ip, sp, lr, pc}
    78c0:			; <UNDEFINED> instruction: 0xf7fbe7cd
    78c4:	stmdavs	r3, {r3, r4, r6, sl, fp, sp, lr, pc}
    78c8:	movwls	r4, #33371	; 0x825b
    78cc:			; <UNDEFINED> instruction: 0xf7fb9806
    78d0:			; <UNDEFINED> instruction: 0x4648ea58
    78d4:	ldc	7, cr15, [r4], #1004	; 0x3ec
    78d8:	mvnle	r2, r0, lsl #16
    78dc:			; <UNDEFINED> instruction: 0xf06fe7ef
    78e0:	movwls	r0, #33596	; 0x833c
    78e4:	ldmdbmi	r5!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    78e8:			; <UNDEFINED> instruction: 0xf8cd4630
    78ec:	ldrbtmi	fp, [r9], #-28	; 0xffffffe4
    78f0:	stmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78f4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    78f8:	adcshi	pc, r8, r0, asr #32
    78fc:	ldrtmi	sl, [r8], -r9, lsl #30
    7900:	ldc2l	7, cr15, [r8, #1008]!	; 0x3f0
    7904:			; <UNDEFINED> instruction: 0xf0402800
    7908:	blmi	1b67b5c <EXEC_NAME@@Base+0x1b41b54>
    790c:	tstcs	r0, sl, asr #12
    7910:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7914:			; <UNDEFINED> instruction: 0xf7fb6818
    7918:	pkhtbmi	lr, r2, sl, asr #23
    791c:	addsle	r2, sl, r0, lsl #16
    7920:			; <UNDEFINED> instruction: 0xf8d39b09
    7924:	bfieq	r3, r4, #1, #30
    7928:			; <UNDEFINED> instruction: 0x4638d417
    792c:	addvc	pc, r0, #1325400064	; 0x4f000000
    7930:			; <UNDEFINED> instruction: 0xf7fb4651
    7934:	stmiblt	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    7938:	ldc	7, cr15, [ip], {251}	; 0xfb
    793c:	subsmi	r6, fp, #196608	; 0x30000
    7940:	ldrbmi	r9, [r0], -r7, lsl #6
    7944:	ldcl	7, cr15, [ip], #-1004	; 0xfffffc14
    7948:	stmdals	r7, {r3, r5, r8, ip, sp, pc}
    794c:	orrle	r2, r6, r0, lsl #16
    7950:			; <UNDEFINED> instruction: 0xf7fda807
    7954:	stmdals	r7, {r0, r1, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    7958:	smlabbcs	r0, r1, r7, lr
    795c:			; <UNDEFINED> instruction: 0xf7fb4650
    7960:			; <UNDEFINED> instruction: 0x46c1ed38
    7964:	strmi	r2, [r7], -r0, lsl #12
    7968:	rscle	r2, r5, r0, lsl #16
    796c:			; <UNDEFINED> instruction: 0xf04f2300
    7970:			; <UNDEFINED> instruction: 0xf04f0b00
    7974:	stmib	sp, {sl, fp}^
    7978:	ldrmi	r6, [sl], -r3, lsl #14
    797c:	ldrmi	r9, [r9], -r2, lsl #12
    7980:			; <UNDEFINED> instruction: 0xbc00e9cd
    7984:			; <UNDEFINED> instruction: 0xf7fb2080
    7988:	stmdacs	r0, {r2, r3, r8, sl, fp, sp, lr, pc}
    798c:			; <UNDEFINED> instruction: 0xf8d7d171
    7990:	andls	ip, r8, r4
    7994:	mulne	r9, ip, r8
    7998:	rscle	r2, r7, r0, lsl #18
    799c:			; <UNDEFINED> instruction: 0xe00af8bc
    79a0:	bge	2191b4 <EXEC_NAME@@Base+0x1f31ac>
    79a4:	andeq	lr, lr, ip, lsl #22
    79a8:	bl	14c599c <EXEC_NAME@@Base+0x149f994>
    79ac:	blle	1acf1bc <EXEC_NAME@@Base+0x1aa91b4>
    79b0:	tstlt	r3, r7, lsl #22
    79b4:	ldrmi	r3, [r3], #-769	; 0xfffffcff
    79b8:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
    79bc:	cmplt	r5, r7, lsl #6
    79c0:	cmnle	r7, #-805306359	; 0xd0000009
    79c4:	ldrbmi	r4, [r9], -r8, asr #11
    79c8:			; <UNDEFINED> instruction: 0xf809bf18
    79cc:	strbmi	r6, [r8], -r1, lsl #22
    79d0:			; <UNDEFINED> instruction: 0xf7fb4491
    79d4:			; <UNDEFINED> instruction: 0x4658ebfa
    79d8:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    79dc:	stccs	7, cr14, [r0, #-792]	; 0xfffffce8
    79e0:	svcge	0x0018f47f
    79e4:	strls	r4, [r8], -lr, lsr #12
    79e8:			; <UNDEFINED> instruction: 0xf7fb4650
    79ec:	strb	lr, [sp, -r4, asr #22]!
    79f0:			; <UNDEFINED> instruction: 0xf7fd4648
    79f4:	strls	pc, [r1, #-3737]	; 0xfffff167
    79f8:			; <UNDEFINED> instruction: 0xf8cd4659
    79fc:	ldrtmi	r8, [r2], -r0
    7a00:	ldrtmi	r4, [r8], -r1, lsl #13
    7a04:			; <UNDEFINED> instruction: 0xf7fb464b
    7a08:	andls	lr, r8, r6, lsl ip
    7a0c:	svceq	0x0000f1b9
    7a10:	svcge	0x004bf43f
    7a14:			; <UNDEFINED> instruction: 0xf7fb4648
    7a18:	stmdacs	r0, {r2, r4, sl, fp, sp, lr, pc}
    7a1c:	svcge	0x0045f43f
    7a20:	blcs	2e648 <EXEC_NAME@@Base+0x8640>
    7a24:	svcge	0x0041f47f
    7a28:			; <UNDEFINED> instruction: 0xf7fda808
    7a2c:	ldr	pc, [ip, -r3, ror #16]!
    7a30:	ldrtmi	r2, [r3], -r0, asr #4
    7a34:	strbmi	r9, [r9], -r0, lsl #4
    7a38:			; <UNDEFINED> instruction: 0x46384632
    7a3c:	ldc2l	7, cr15, [lr, #-1008]!	; 0xfffffc10
    7a40:			; <UNDEFINED> instruction: 0xf47f2800
    7a44:	str	sl, [r6, -r2, ror #30]
    7a48:	eorseq	pc, ip, pc, rrx
    7a4c:	strmi	lr, [r1], -r7, lsl #14
    7a50:	addvc	pc, r0, #1325400064	; 0x4f000000
    7a54:			; <UNDEFINED> instruction: 0xf7fb4638
    7a58:	stmdacs	r0, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    7a5c:	svcge	0x0017f47f
    7a60:	bl	fe245a54 <EXEC_NAME@@Base+0xfe21fa4c>
    7a64:	subsmi	r6, fp, #196608	; 0x30000
    7a68:	ldr	r9, [lr, -r8, lsl #6]
    7a6c:	subseq	pc, lr, pc, rrx
    7a70:			; <UNDEFINED> instruction: 0xf7fbe6f5
    7a74:	stmdavs	r3, {r7, r8, r9, fp, sp, lr, pc}
    7a78:	andle	r2, r1, r2, lsl #22
    7a7c:	movwls	r4, #29275	; 0x725b
    7a80:			; <UNDEFINED> instruction: 0xf7fb4638
    7a84:	ldrb	lr, [ip, -r8, asr #22]
    7a88:	bl	1d45a7c <EXEC_NAME@@Base+0x1d1fa74>
    7a8c:	subsmi	r6, fp, #196608	; 0x30000
    7a90:	ldrb	r9, [r5, r7, lsl #6]!
    7a94:			; <UNDEFINED> instruction: 0xf7fb4658
    7a98:			; <UNDEFINED> instruction: 0xf06fe974
    7a9c:	movwls	r0, #29473	; 0x7321
    7aa0:			; <UNDEFINED> instruction: 0xf7fbe7ee
    7aa4:	svclt	0x0000e9e0
    7aa8:	ldrdeq	lr, [r1], -r2
    7aac:	andeq	r0, r0, ip, ror #5
    7ab0:	andeq	lr, r1, ip, asr sl
    7ab4:	strdeq	lr, [r1], -sl
    7ab8:	muleq	r1, r2, r9
    7abc:	andeq	sl, r0, r2, lsl r7
    7ac0:	andeq	lr, r1, r8, asr #16
    7ac4:	svcmi	0x00f0e92d
    7ac8:	ldclmi	6, cr4, [r9], {13}
    7acc:	ldmibmi	r9, {r0, r4, r7, r9, sl, lr}^
    7ad0:	ldrbtmi	r4, [ip], #-1688	; 0xfffff968
    7ad4:			; <UNDEFINED> instruction: 0xb0934ed8
    7ad8:			; <UNDEFINED> instruction: 0xf8544607
    7adc:	ldrbtmi	sl, [lr], #-1
    7ae0:	strtmi	r4, [r8], -r3, lsr #12
    7ae4:			; <UNDEFINED> instruction: 0xf04f6832
    7ae8:			; <UNDEFINED> instruction: 0xf8da0b00
    7aec:	ldmdavs	r1, {ip, sp}
    7af0:			; <UNDEFINED> instruction: 0xf8cd9311
    7af4:			; <UNDEFINED> instruction: 0xf7fbb01c
    7af8:			; <UNDEFINED> instruction: 0x4604ebfe
    7afc:			; <UNDEFINED> instruction: 0xf0402800
    7b00:	ldmdavs	r3!, {r0, r2, r4, r5, r7, pc}
    7b04:	blcc	62078 <EXEC_NAME@@Base+0x3c070>
    7b08:	vqdmulh.s<illegal width 8>	d2, d0, d1
    7b0c:	strtmi	r8, [r8], -ip, ror #2
    7b10:	blx	fe5c5b16 <EXEC_NAME@@Base+0xfe59fb0e>
    7b14:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7b18:	msrhi	SPSR_sc, r0
    7b1c:	bleq	943f58 <EXEC_NAME@@Base+0x91df50>
    7b20:			; <UNDEFINED> instruction: 0xf7fc4658
    7b24:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    7b28:	addshi	pc, r4, r0, asr #32
    7b2c:	blcs	4f700 <EXEC_NAME@@Base+0x296f8>
    7b30:	stmdbls	sp, {r0, r1, r3, r4, fp, ip, lr, pc}
    7b34:			; <UNDEFINED> instruction: 0xf0402900
    7b38:	blmi	ff0280fc <EXEC_NAME@@Base+0xff0020f4>
    7b3c:	ldrbtmi	r4, [fp], #-1594	; 0xfffff9c6
    7b40:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    7b44:	b	ff0c5b38 <EXEC_NAME@@Base+0xff09fb30>
    7b48:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    7b4c:	rscshi	pc, r0, r0, asr #32
    7b50:	bl	445b44 <EXEC_NAME@@Base+0x41fb3c>
    7b54:	submi	r6, r0, #0, 16
    7b58:			; <UNDEFINED> instruction: 0xf8da9a11
    7b5c:	addsmi	r3, sl, #0
    7b60:	msrhi	SPSR_s, r0, asr #32
    7b64:	pop	{r0, r1, r4, ip, sp, pc}
    7b68:	blmi	fed6bb30 <EXEC_NAME@@Base+0xfed45b28>
    7b6c:	tstcs	r0, sl, lsr r6
    7b70:	movwls	r4, #21627	; 0x547b
    7b74:	stmdavs	r0, {r3, r4, fp, sp, lr}
    7b78:	b	fea45b6c <EXEC_NAME@@Base+0xfea1fb64>
    7b7c:	strmi	r9, [r7], -r5, lsl #22
    7b80:	rscle	r2, r5, r0, lsl #16
    7b84:			; <UNDEFINED> instruction: 0xf0402e02
    7b88:			; <UNDEFINED> instruction: 0x465880bb
    7b8c:			; <UNDEFINED> instruction: 0xf7fb4639
    7b90:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    7b94:	sbchi	pc, r7, r0
    7b98:			; <UNDEFINED> instruction: 0x46284631
    7b9c:			; <UNDEFINED> instruction: 0xf7fdaa07
    7ba0:	mcrrne	13, 14, pc, r6, cr7	; <UNPREDICTABLE>
    7ba4:			; <UNDEFINED> instruction: 0xf0004605
    7ba8:	blmi	fe9a7f80 <EXEC_NAME@@Base+0xfe981f78>
    7bac:	ldrbtmi	r9, [fp], #-2567	; 0xfffff5f9
    7bb0:	blvs	ff6e1c24 <EXEC_NAME@@Base+0xff6bbc1c>
    7bb4:	ldrmi	fp, [r0], -r3, asr #2
    7bb8:	andcs	r4, r1, #42991616	; 0x2900000
    7bbc:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bc0:			; <UNDEFINED> instruction: 0xf0402800
    7bc4:	bls	1e7f64 <EXEC_NAME@@Base+0x1c1f5c>
    7bc8:	orrcs	r4, r0, fp, lsr #12
    7bcc:			; <UNDEFINED> instruction: 0xf7fb4638
    7bd0:	blls	742738 <EXEC_NAME@@Base+0x71c730>
    7bd4:	movweq	pc, #4515	; 0x11a3	; <UNPREDICTABLE>
    7bd8:			; <UNDEFINED> instruction: 0xf383fab3
    7bdc:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    7be0:	movwcs	fp, #3848	; 0xf08
    7be4:	blcs	19404 <nf_ns_user_prefix@@Base+0x6c44>
    7be8:	rscshi	pc, r9, r0, asr #32
    7bec:			; <UNDEFINED> instruction: 0xf0002800
    7bf0:	andcs	r8, r0, #168	; 0xa8
    7bf4:			; <UNDEFINED> instruction: 0xf7fb2300
    7bf8:	stmdacs	r0, {r5, r6, r8, fp, sp, lr, pc}
    7bfc:	rscshi	pc, r6, r0, asr #32
    7c00:	strls	r2, [r8, #-1280]	; 0xfffffb00
    7c04:	svceq	0x0000f1b8
    7c08:	ldrtmi	sp, [r0], -r2, ror #2
    7c0c:	b	ff8c5c00 <EXEC_NAME@@Base+0xff89fbf8>
    7c10:	cmnle	pc, r0, lsl #16
    7c14:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
    7c18:	svcvs	0x001b681b
    7c1c:	ldmdbvs	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    7c20:			; <UNDEFINED> instruction: 0xf1000459
    7c24:	blls	22801c <EXEC_NAME@@Base+0x202014>
    7c28:			; <UNDEFINED> instruction: 0xf0002b00
    7c2c:	ldrtmi	r8, [r0], -r5, ror #1
    7c30:	b	845c24 <EXEC_NAME@@Base+0x81fc1c>
    7c34:	ldrmi	r9, [r0], -r7, lsl #20
    7c38:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c3c:			; <UNDEFINED> instruction: 0xf7fb4638
    7c40:			; <UNDEFINED> instruction: 0xb128eb00
    7c44:	stmdacs	r0, {r3, fp, ip, pc}
    7c48:	stmdage	r8, {r1, r2, r7, r8, ip, lr, pc}
    7c4c:			; <UNDEFINED> instruction: 0xff52f7fc
    7c50:	str	r9, [r1, r8, lsl #16]
    7c54:	strtmi	r2, [r3], -r0, asr #4
    7c58:	ldrtmi	r9, [r9], -r0, lsl #4
    7c5c:	ldrbmi	r4, [r8], -r2, lsr #12
    7c60:	stc2l	7, cr15, [ip], #-1008	; 0xfffffc10
    7c64:			; <UNDEFINED> instruction: 0xf47f2800
    7c68:	ldrb	sl, [r1, -r1, ror #30]!
    7c6c:	strmi	sl, [r2], -r9, lsl #28
    7c70:	ldrtmi	r2, [r9], -r1, lsl #6
    7c74:			; <UNDEFINED> instruction: 0xf7ff4630
    7c78:			; <UNDEFINED> instruction: 0x4605fb5b
    7c7c:			; <UNDEFINED> instruction: 0xf43f2800
    7c80:	strmi	sl, [r1], -r7, ror #30
    7c84:			; <UNDEFINED> instruction: 0xf7fb4630
    7c88:	stmdacs	r0, {r1, r7, fp, sp, lr, pc}
    7c8c:	addshi	pc, sl, r0
    7c90:			; <UNDEFINED> instruction: 0xf0002c07
    7c94:	blls	727eb0 <EXEC_NAME@@Base+0x701ea8>
    7c98:			; <UNDEFINED> instruction: 0xf8cd4630
    7c9c:	strtmi	r8, [sl], -r4
    7ca0:	andls	pc, r0, sp, asr #17
    7ca4:	movwls	r4, #9761	; 0x2621
    7ca8:			; <UNDEFINED> instruction: 0xf7fb465b
    7cac:	strdls	lr, [r8], -ip
    7cb0:			; <UNDEFINED> instruction: 0xf0402800
    7cb4:	smlabbcs	r4, r7, r0, r8
    7cb8:			; <UNDEFINED> instruction: 0xf7fb4628
    7cbc:			; <UNDEFINED> instruction: 0x4628e9b8
    7cc0:	b	fefc5cb4 <EXEC_NAME@@Base+0xfef9fcac>
    7cc4:			; <UNDEFINED> instruction: 0xd1bd2800
    7cc8:	strmi	lr, [r4], #-1986	; 0xfffff83e
    7ccc:	stmdble	pc, {r5, r7, r8, sl, lr}	; <UNPREDICTABLE>
    7cd0:	andeq	lr, r4, #9216	; 0x2400
    7cd4:	movweq	lr, #19368	; 0x4ba8
    7cd8:	ldrtmi	r9, [r0], -r2, lsl #4
    7cdc:	strtmi	r9, [r2], -r0, lsl #6
    7ce0:	strls	r2, [r1, #-768]	; 0xfffffd00
    7ce4:	svc	0x00fcf7fa
    7ce8:			; <UNDEFINED> instruction: 0xf1712801
    7cec:	ble	ffb088f4 <EXEC_NAME@@Base+0xffae28ec>
    7cf0:	addle	r4, sl, r4, asr #10
    7cf4:	b	fc5ce8 <EXEC_NAME@@Base+0xf9fce0>
    7cf8:	subsmi	r6, fp, #196608	; 0x30000
    7cfc:	ldr	r9, [r3, r8, lsl #6]
    7d00:			; <UNDEFINED> instruction: 0x46396818
    7d04:	blx	fe9c3d12 <EXEC_NAME@@Base+0xfe99dd0a>
    7d08:	blls	2743d0 <EXEC_NAME@@Base+0x24e3c8>
    7d0c:			; <UNDEFINED> instruction: 0x3094f8d3
    7d10:			; <UNDEFINED> instruction: 0xf53f07db
    7d14:	ldrbmi	sl, [r8], -r1, asr #30
    7d18:	ldrtmi	r2, [r9], -r0, lsl #5
    7d1c:	b	1c5d10 <EXEC_NAME@@Base+0x19fd08>
    7d20:			; <UNDEFINED> instruction: 0xf47f2800
    7d24:			; <UNDEFINED> instruction: 0xf06faf39
    7d28:	bls	1c8960 <EXEC_NAME@@Base+0x1a2958>
    7d2c:	str	r9, [r2, r8, lsl #6]
    7d30:	blcs	2e96c <EXEC_NAME@@Base+0x8964>
    7d34:	svcge	0x0030f43f
    7d38:	mvnscc	pc, #79	; 0x4f
    7d3c:	movwls	r9, #35335	; 0x8a07
    7d40:	blls	741b2c <EXEC_NAME@@Base+0x71bb24>
    7d44:	blcs	ae568 <EXEC_NAME@@Base+0x88560>
    7d48:			; <UNDEFINED> instruction: 0xf06fbf04
    7d4c:	movwls	r0, #33596	; 0x833c
    7d50:	svcge	0x0071f43f
    7d54:	andls	r2, r0, r0, lsl #2
    7d58:	andcs	fp, r0, fp, ror #5
    7d5c:	smlabteq	r2, sp, r9, lr
    7d60:	ldrtmi	r2, [r8], -r0, lsl #3
    7d64:	svc	0x008cf7fa
    7d68:	ldmdbvs	fp!, {r3, r4, r7, r8, fp, ip, sp, pc}^
    7d6c:	strle	r0, [r6], #-1688	; 0xfffff968
    7d70:			; <UNDEFINED> instruction: 0xf043693a
    7d74:	cmnvs	fp, r0, lsr #6
    7d78:	andeq	pc, r8, #66	; 0x42
    7d7c:			; <UNDEFINED> instruction: 0x462b613a
    7d80:	orrcs	r9, r0, r7, lsl #20
    7d84:			; <UNDEFINED> instruction: 0xf7fb4638
    7d88:			; <UNDEFINED> instruction: 0x4606e9fc
    7d8c:			; <UNDEFINED> instruction: 0xf47f2800
    7d90:			; <UNDEFINED> instruction: 0xf7fbaf37
    7d94:	bls	20255c <EXEC_NAME@@Base+0x1dc554>
    7d98:	subsmi	r6, fp, #196608	; 0x30000
    7d9c:	strb	r9, [sl, -r8, lsl #6]
    7da0:			; <UNDEFINED> instruction: 0xf7fd4638
    7da4:	blls	7470b0 <EXEC_NAME@@Base+0x7210a8>
    7da8:			; <UNDEFINED> instruction: 0xf8cd462a
    7dac:	strtmi	r9, [r1], -r0
    7db0:	movwhi	lr, #6605	; 0x19cd
    7db4:	ldrtmi	r4, [r0], -r3, lsl #12
    7db8:	ldmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7dbc:	stmdacs	r0, {r3, ip, pc}
    7dc0:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    7dc4:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7dc8:	stmdavs	r0, {r0, r1, r2, sl, fp, sp}
    7dcc:	andeq	pc, r0, r0, asr #3
    7dd0:			; <UNDEFINED> instruction: 0xf43f9008
    7dd4:	stmdacs	r0, {r0, r6, r7, r9, sl, fp, sp, pc}
    7dd8:	svcge	0x0071f47f
    7ddc:			; <UNDEFINED> instruction: 0xf06fe76b
    7de0:	movwls	r0, #33552	; 0x8310
    7de4:			; <UNDEFINED> instruction: 0xf06fe723
    7de8:	ssat	r0, #22, lr, asr #0
    7dec:	stmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7df0:	subsmi	r6, fp, #196608	; 0x30000
    7df4:	ldr	r9, [sl, -r8, lsl #6]
    7df8:	ldrtmi	r2, [r8], -r4, lsl #2
    7dfc:	ldmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e00:			; <UNDEFINED> instruction: 0x069a697b
    7e04:	svcge	0x0013f53f
    7e08:			; <UNDEFINED> instruction: 0xf043693a
    7e0c:	cmnvs	fp, r0, lsr #6
    7e10:	andeq	pc, r8, #66	; 0x42
    7e14:	smladx	sl, sl, r1, r6
    7e18:	rscscc	pc, pc, pc, asr #32
    7e1c:			; <UNDEFINED> instruction: 0x4631e69c
    7e20:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e24:			; <UNDEFINED> instruction: 0xf47f2800
    7e28:	ldrbt	sl, [ip], r5, ror #30
    7e2c:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e30:	strdeq	lr, [r1], -r2
    7e34:	andeq	r0, r0, ip, ror #5
    7e38:	andeq	lr, r1, sl, ror r6
    7e3c:	andeq	lr, r1, sl, lsl r6
    7e40:	andeq	lr, r1, r8, ror #11
    7e44:	andeq	lr, r1, sl, lsr #11
    7e48:	andeq	lr, r1, r2, asr #10
    7e4c:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    7e50:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    7e54:	andle	r2, r5, r1, lsl #22
    7e58:	svclt	0x00182b02
    7e5c:	andle	r2, r4, r1, lsl #2
    7e60:	stmialt	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e64:			; <UNDEFINED> instruction: 0xf7fb2100
    7e68:	ldmib	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, pc}^
    7e6c:	ldrtlt	r2, [r0], #-788	; 0xfffffcec
    7e70:	ldrmi	lr, [r0, #-2512]	; 0xfffff630
    7e74:	bl	1cd8904 <EXEC_NAME@@Base+0x1cb28fc>
    7e78:	blle	188294 <EXEC_NAME@@Base+0x16228c>
    7e7c:	ldrmi	lr, [r2, #-2512]	; 0xfffff630
    7e80:			; <UNDEFINED> instruction: 0x41ab42a2
    7e84:			; <UNDEFINED> instruction: 0xbc30db01
    7e88:	tstcs	r1, r0, ror r7
    7e8c:			; <UNDEFINED> instruction: 0xf7fbbc30
    7e90:	svclt	0x0000b8cb
    7e94:	andeq	lr, r1, sl, lsl #6
    7e98:	push	{r0, r5, r7, r8, r9, fp, lr}
    7e9c:			; <UNDEFINED> instruction: 0x46894ff0
    7ea0:	ldrbtmi	r4, [fp], #-2464	; 0xfffff660
    7ea4:			; <UNDEFINED> instruction: 0xf04fb09b
    7ea8:	ldrmi	r0, [r6], -r0, lsl #16
    7eac:	ldmdapl	fp, {r0, r1, r2, r4, r9, sl, lr}^
    7eb0:			; <UNDEFINED> instruction: 0xf8cd9d26
    7eb4:	movwls	r8, #45140	; 0xb054
    7eb8:	tstls	r9, #1769472	; 0x1b0000
    7ebc:	blls	2f63ec <EXEC_NAME@@Base+0x2d03e4>
    7ec0:	bls	6597a8 <EXEC_NAME@@Base+0x6337a0>
    7ec4:	addsmi	r6, sl, #1769472	; 0x1b0000
    7ec8:	msrhi	CPSR_sxc, r0, asr #32
    7ecc:	pop	{r0, r1, r3, r4, ip, sp, pc}
    7ed0:	bge	5abe98 <EXEC_NAME@@Base+0x585e90>
    7ed4:	pkhbtmi	sl, r2, r5, lsl #18
    7ed8:	ldc2l	7, cr15, [sl], {253}	; 0xfd
    7edc:	blle	ffb8f700 <EXEC_NAME@@Base+0xffb696f8>
    7ee0:			; <UNDEFINED> instruction: 0x46414c91
    7ee4:	ldrbtmi	r9, [ip], #-2581	; 0xfffff5eb
    7ee8:	ldmdavs	r8, {r0, r1, r5, fp, sp, lr}
    7eec:	stmia	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ef0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    7ef4:	rschi	pc, r9, r0
    7ef8:	ldrbeq	r6, [fp, #-2371]	; 0xfffff6bd
    7efc:	blx	fed7d378 <EXEC_NAME@@Base+0xfed57370>
    7f00:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    7f04:	svclt	0x00182f00
    7f08:	blcs	10b14 <ntfs_check_empty_dir@plt+0xd668>
    7f0c:	adcshi	pc, r0, r0
    7f10:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    7f14:			; <UNDEFINED> instruction: 0x46589317
    7f18:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f1c:	blls	5f43a4 <EXEC_NAME@@Base+0x5ce39c>
    7f20:	ldmdage	r7, {r0, r1, r4, r8, fp, ip, sp, pc}
    7f24:	stc2l	7, cr15, [r6, #1008]!	; 0x3f0
    7f28:			; <UNDEFINED> instruction: 0xf7fa9815
    7f2c:	tstlt	r7, sl, lsr #30
    7f30:			; <UNDEFINED> instruction: 0xf7fa9816
    7f34:	svcls	0x0017ef26
    7f38:	ldrtmi	lr, [fp], -r1, asr #15
    7f3c:	orrcs	r9, r0, r6, lsl sl
    7f40:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f44:	stmdacs	r0, {r1, r2, r3, ip, pc}
    7f48:	adcshi	pc, pc, r0
    7f4c:	stmdals	lr, {r0, r5, fp, sp, lr}
    7f50:	ldmib	r0, {r0, r3, r8, r9, sl, fp, sp, lr}^
    7f54:			; <UNDEFINED> instruction: 0xb1b1230a
    7f58:	tsteq	r3, r2, asr sl
    7f5c:	stmibhi	r1, {r0, r1, r4, ip, lr, pc}
    7f60:	ldrle	r0, [r0, #-1100]	; 0xfffffbb4
    7f64:	streq	r6, [r9, r1, lsl #19]
    7f68:	vrshl.s8	d29, d13, d0
    7f6c:	ldmdane	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip}^
    7f70:	mvnsvc	pc, r1, lsr #8
    7f74:	andeq	pc, r0, pc, asr #32
    7f78:	tsteq	r1, r1, lsr #32	; <UNPREDICTABLE>
    7f7c:	andeq	lr, r0, r3, asr #22
    7f80:			; <UNDEFINED> instruction: 0xf1401c8a
    7f84:	stmdals	r4!, {r8, r9}
    7f88:	ldrtmi	r2, [r4], -r0, lsl #10
    7f8c:	stmdals	r5!, {r0, r4, r5, fp, ip}
    7f90:	bl	116c3c8 <EXEC_NAME@@Base+0x11463c0>
    7f94:	mrsls	r0, (UNDEF: 29)
    7f98:	ldrdeq	lr, [ip, -sp]
    7f9c:	bl	1cd89ac <EXEC_NAME@@Base+0x1cb29a4>
    7fa0:	vaddw.s8	q8, q0, d1
    7fa4:	blmi	186820c <EXEC_NAME@@Base+0x1842204>
    7fa8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7fac:	ldrbtmi	r4, [fp], #-2656	; 0xfffff5a0
    7fb0:	ldrlt	lr, [r2, -sp, asr #19]
    7fb4:	orrcc	r4, ip, #2046820352	; 0x7a000000
    7fb8:	subge	pc, r4, sp, asr #17
    7fbc:			; <UNDEFINED> instruction: 0xf8cd462f
    7fc0:			; <UNDEFINED> instruction: 0x46b19030
    7fc4:	strtmi	r9, [r6], -pc, lsl #4
    7fc8:	ldmib	sp, {r4, r8, r9, ip, pc}^
    7fcc:	ands	sl, r0, r4, lsr #22
    7fd0:	bl	1dd8a70 <EXEC_NAME@@Base+0x1db2a68>
    7fd4:	vsubw.s8	q8, q0, d5
    7fd8:	bl	6a8244 <EXEC_NAME@@Base+0x68223c>
    7fdc:	bl	12ca7f4 <EXEC_NAME@@Base+0x12a47ec>
    7fe0:	bl	60abfc <EXEC_NAME@@Base+0x5e4bf4>
    7fe4:	bl	fee49ffc <EXEC_NAME@@Base+0xfee23ff4>
    7fe8:			; <UNDEFINED> instruction: 0xf0000904
    7fec:	strbmi	r8, [lr], -r1, lsl #1
    7ff0:	blls	311bf8 <EXEC_NAME@@Base+0x2ebbf0>
    7ff4:	stmib	sp, {r1, r4, r6, r9, sl, lr}^
    7ff8:	bl	e1c00 <EXEC_NAME@@Base+0xbbbf8>
    7ffc:	stmdals	lr, {r3, r8}
    8000:	tstls	r2, fp, asr r6
    8004:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8008:	strmi	r4, [r4], -pc, lsl #5
    800c:	addmi	fp, r6, #8, 30
    8010:	rscle	r4, r2, sp, lsl #12
    8014:			; <UNDEFINED> instruction: 0xf04f9811
    8018:			; <UNDEFINED> instruction: 0xf8df0c00
    801c:	vst4.8	{d30,d32,d34,d36}, [pc :64], r8
    8020:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    8024:	vrshl.s8	d20, d8, d0
    8028:	ldrbtmi	r5, [lr], #749	; 0x2ed
    802c:	stmib	sp, {r1, ip, pc}^
    8030:	stmib	sp, {r1, r2, r8, r9, sl, sp, lr}^
    8034:	stmdbls	pc, {r2, r8, r9, fp, sp, pc}	; <UNPREDICTABLE>
    8038:	and	pc, r4, sp, asr #17
    803c:			; <UNDEFINED> instruction: 0xf8cd9810
    8040:			; <UNDEFINED> instruction: 0xf7fac000
    8044:	stccs	14, cr14, [r1], {48}	; 0x30
    8048:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    804c:	b	153eb54 <EXEC_NAME@@Base+0x1518b4c>
    8050:	ldmib	sp, {r0, r2, r8, r9}^
    8054:	svclt	0x0008b712
    8058:	movweq	pc, #16495	; 0x406f	; <UNPREDICTABLE>
    805c:			; <UNDEFINED> instruction: 0xf7fbd003
    8060:	stmdavs	r3, {r1, r3, r7, fp, sp, lr, pc}
    8064:	tstls	r7, #-1342177275	; 0xb0000005
    8068:			; <UNDEFINED> instruction: 0xf7fb980e
    806c:	ldrb	lr, [r2, -r4, lsl #16]
    8070:	bge	6220f8 <EXEC_NAME@@Base+0x5fc0f0>
    8074:	tstls	r8, #93323264	; 0x5900000
    8078:			; <UNDEFINED> instruction: 0xf8eaf001
    807c:	eorsle	r2, pc, r0, lsl #16
    8080:			; <UNDEFINED> instruction: 0xf06f68c4
    8084:	ldmdbls	r8, {r1, r2, r3, r4, r6, r8, r9}
    8088:			; <UNDEFINED> instruction: 0x4633b154
    808c:	ldmib	sp, {r1, r8, sl, ip, pc}^
    8090:	strbmi	r5, [sl], -r4, lsr #12
    8094:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    8098:	strmi	r5, [r0, r0, lsl #12]!
    809c:			; <UNDEFINED> instruction: 0x46039918
    80a0:	tstls	r7, #8, 12	; 0x800000
    80a4:	mcr	7, 3, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    80a8:	blcs	2ed0c <EXEC_NAME@@Base+0x8d04>
    80ac:	svcge	0x0033f6ff
    80b0:			; <UNDEFINED> instruction: 0xf7ff4658
    80b4:	ldrbmi	pc, [r8], -fp, asr #29	; <UNPREDICTABLE>
    80b8:	stmia	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    80bc:			; <UNDEFINED> instruction: 0xf47f2800
    80c0:	ldmdals	r5, {r1, r2, r3, r5, r8, r9, sl, fp, sp, pc}
    80c4:	mrc	7, 2, APSR_nzcv, cr12, cr10, {7}
    80c8:			; <UNDEFINED> instruction: 0xf7fbe735
    80cc:	stmdavs	r3, {r2, r4, r6, fp, sp, lr, pc}
    80d0:	tstls	r7, #-1342177275	; 0xb0000005
    80d4:	ldmib	sp, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
    80d8:	addmi	r0, r2, #36, 2
    80dc:	tsteq	r1, r3, ror fp
    80e0:	stmdbls	r4!, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
    80e4:	andle	r1, r6, r6, asr sl
    80e8:	strtmi	r2, [r5], -r0, lsl #8
    80ec:	smmlar	sl, r4, r6, r4
    80f0:			; <UNDEFINED> instruction: 0xb712e9dd
    80f4:	ldrbmi	r4, [r8], -r6, asr #12
    80f8:			; <UNDEFINED> instruction: 0xf7ff9617
    80fc:	ldr	pc, [r3, r7, lsr #29]!
    8100:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8104:	stmdavs	r3, {r3, r4, r8, fp, ip, pc}
    8108:			; <UNDEFINED> instruction: 0xe7c9425b
    810c:			; <UNDEFINED> instruction: 0xb712e9dd
    8110:	movweq	pc, #16495	; 0x406f	; <UNPREDICTABLE>
    8114:	strcs	lr, [r0], -r7, lsr #15
    8118:			; <UNDEFINED> instruction: 0xf7fae7ed
    811c:	svclt	0x0000eea4
    8120:	andeq	sp, r1, r2, lsr #28
    8124:	andeq	r0, r0, ip, ror #5
    8128:	andeq	lr, r1, r2, ror r2
    812c:	andeq	r9, r0, sl, lsr fp
    8130:	andeq	r9, r0, r4, lsl ip
    8134:	andeq	r9, r0, sl, ror #31
    8138:	push	{r1, r2, r4, r5, r8, r9, fp, lr}
    813c:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    8140:	addlt	r4, fp, r5, lsr ip
    8144:	ldrsbhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    8148:	strcs	r2, [r0], -r0, lsl #10
    814c:			; <UNDEFINED> instruction: 0xf8532700
    8150:	ldrbtmi	r9, [r8], #4
    8154:	strmi	r9, [r2], -r7, lsl #4
    8158:	ldrdcc	pc, [r0], -r8
    815c:	ldrdmi	pc, [r0], -r9
    8160:	strtmi	r9, [r9], -r8, lsl #2
    8164:	strls	r6, [r9], #-2072	; 0xfffff7e8
    8168:	strvs	lr, [r4, -sp, asr #19]
    816c:	cfmul32ls	mvfx9, mvfx4, mvfx2
    8170:	svc	0x00acf7fa
    8174:	suble	r2, r0, r0, lsl #16
    8178:	strmi	r6, [r4], -r3, asr #18
    817c:	strtle	r0, [r0], #-1371	; 0xfffffaa5
    8180:	bge	1dae24 <EXEC_NAME@@Base+0x1b4e1c>
    8184:	ldrbtmi	sl, [fp], #-2308	; 0xfffff6fc
    8188:	ldcl	7, cr15, [sl, #1000]	; 0x3e8
    818c:			; <UNDEFINED> instruction: 0xf7fab120
    8190:	stmdavs	r3, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8194:	movwls	r4, #8795	; 0x225b
    8198:			; <UNDEFINED> instruction: 0xf7ff4620
    819c:			; <UNDEFINED> instruction: 0x4620fe57
    81a0:	stmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    81a4:	stmdals	r2, {r5, r8, ip, sp, pc}
    81a8:	stmdage	r2, {r3, r4, r8, fp, ip, sp, pc}
    81ac:	stc2	7, cr15, [r2], #1008	; 0x3f0
    81b0:	bls	26e1c0 <EXEC_NAME@@Base+0x2481b8>
    81b4:	ldrdcc	pc, [r0], -r9
    81b8:			; <UNDEFINED> instruction: 0xd129429a
    81bc:	pop	{r0, r1, r3, ip, sp, pc}
    81c0:			; <UNDEFINED> instruction: 0xf8d883f0
    81c4:	bge	c81cc <EXEC_NAME@@Base+0xa21c4>
    81c8:	strls	r4, [r3, #-1569]	; 0xfffff9df
    81cc:			; <UNDEFINED> instruction: 0xf840f001
    81d0:	bvs	1f48d8 <EXEC_NAME@@Base+0x1ce8d0>
    81d4:	cmpeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
    81d8:	cmplt	pc, r3, lsl #18
    81dc:	blge	1db628 <EXEC_NAME@@Base+0x1b5620>
    81e0:	bge	12d9ec <EXEC_NAME@@Base+0x1079e4>
    81e4:			; <UNDEFINED> instruction: 0x4620447d
    81e8:	ldrmi	r9, [r8, r0, lsl #10]!
    81ec:	strmi	r9, [r3], -r3, lsl #18
    81f0:	movwls	r4, #9736	; 0x2608
    81f4:	stcl	7, cr15, [r4, #1000]	; 0x3e8
    81f8:			; <UNDEFINED> instruction: 0xf7fae7ce
    81fc:	stmdavs	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    8200:	ldrb	r4, [r6, r0, asr #4]
    8204:	svc	0x00b6f7fa
    8208:	stmdavs	r3, {r0, r1, r8, fp, ip, pc}
    820c:	ubfx	r4, fp, #4, #16
    8210:	mcr	7, 1, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    8214:	andeq	sp, r1, r6, lsl #23
    8218:	andeq	r0, r0, ip, ror #5
    821c:	andeq	lr, r1, r6
    8220:			; <UNDEFINED> instruction: 0xffffc5a7
    8224:			; <UNDEFINED> instruction: 0xffffc549
    8228:	svclt	0x00181c13
    822c:	stmdbcs	r0, {r0, r8, r9, sp}
    8230:	movwcs	fp, #3848	; 0xf08
    8234:	svclt	0x00082800
    8238:			; <UNDEFINED> instruction: 0xb1a32300
    823c:	tstcs	r8, fp, lsl #16
    8240:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
    8244:	andle	r4, r3, fp, lsl #5
    8248:	strle	r0, [ip, #-217]	; 0xffffff27
    824c:	strle	r0, [sl], #-153	; 0xffffff67
    8250:	bhi	ff6e2464 <EXEC_NAME@@Base+0xff6bc45c>
    8254:	strle	r0, [r6, #-1947]	; 0xfffff865
    8258:			; <UNDEFINED> instruction: 0xf0106810
    825c:	svclt	0x00180003
    8260:	subseq	pc, lr, pc, rrx
    8264:			; <UNDEFINED> instruction: 0xf06f4770
    8268:			; <UNDEFINED> instruction: 0x4770005e
    826c:	ldrbmi	r2, [r0, -r0]!
    8270:	mvnsmi	lr, #737280	; 0xb4000
    8274:	svclt	0x00181c13
    8278:	stmdbcs	r0, {r0, r8, r9, sp}
    827c:	movwcs	fp, #3848	; 0xf08
    8280:	svclt	0x00082800
    8284:	blcs	10e8c <ntfs_check_empty_dir@plt+0xd9e0>
    8288:	stmdavs	fp, {r0, r2, r6, ip, lr, pc}
    828c:	vsra.s8	d18, d8, #8
    8290:	addmi	r0, fp, #0, 2
    8294:	sbcseq	sp, sp, r3
    8298:	addseq	sp, ip, sp, lsr r5
    829c:	stmvs	r3, {r0, r1, r3, r4, r5, sl, ip, lr, pc}
    82a0:			; <UNDEFINED> instruction: 0x07998adb
    82a4:	stmdbvs	r3, {r0, r1, r2, r4, r5, r8, sl, ip, lr, pc}
    82a8:	pkhbtmi	r4, r0, r1, lsl #13
    82ac:	rsbne	pc, sp, #68, 4	; 0x40000004
    82b0:			; <UNDEFINED> instruction: 0xf8c9065b
    82b4:	ldrle	r2, [r5, #-16]
    82b8:	ldrsbtcc	pc, [r0], -r8	; <UNPREDICTABLE>
    82bc:			; <UNDEFINED> instruction: 0xf8d82000
    82c0:	tstcs	r1, r4, lsr r0
    82c4:	strmi	lr, [sl, #-2520]	; 0xfffff628
    82c8:			; <UNDEFINED> instruction: 0xf8c90a5b
    82cc:	b	10cc324 <EXEC_NAME@@Base+0x10a631c>
    82d0:	subsne	r5, r2, #134217731	; 0x8000003
    82d4:	subcc	pc, r0, r9, asr #17
    82d8:	subcs	pc, r4, r9, asr #17
    82dc:	strmi	lr, [ip, #-2505]	; 0xfffff637
    82e0:	mvnshi	lr, #12386304	; 0xbd0000
    82e4:	movwcs	r4, #18957	; 0x4a0d
    82e8:	ldrbtmi	r2, [sl], #-416	; 0xfffffe60
    82ec:	svc	0x0048f7fa
    82f0:	rscle	r2, r1, r0, lsl #16
    82f4:			; <UNDEFINED> instruction: 0x670ae9d0
    82f8:	strmi	lr, [r8, #-2512]	; 0xfffff630
    82fc:			; <UNDEFINED> instruction: 0x3010f8d8
    8300:	strvs	lr, [sl, -r8, asr #19]
    8304:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    8308:	strmi	lr, [ip, #-2504]	; 0xfffff638
    830c:	andscc	pc, r0, r8, asr #17
    8310:	mrc	7, 5, APSR_nzcv, cr0, cr10, {7}
    8314:			; <UNDEFINED> instruction: 0xf06fe7d0
    8318:	ubfx	r0, lr, #0, #2
    831c:			; <UNDEFINED> instruction: 0x0001ddba
    8320:	svclt	0x00182800
    8324:	ldrlt	r2, [r8, #-2304]!	; 0xfffff700
    8328:			; <UNDEFINED> instruction: 0x461a4615
    832c:	eorle	r9, r0, r4, lsl #22
    8330:	svclt	0x00181c14
    8334:	cfstrscs	mvf2, [r0, #-4]
    8338:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    833c:	svclt	0x00082b00
    8340:			; <UNDEFINED> instruction: 0xb1b42400
    8344:	ldrcs	r6, [r8], #-2057	; 0xfffff7f7
    8348:	streq	pc, [r0], #-712	; 0xfffffd38
    834c:	andle	r4, r3, r1, lsr #5
    8350:	strle	r0, [lr, #-204]	; 0xffffff34
    8354:	strle	r0, [ip], #-140	; 0xffffff74
    8358:	bhi	ff262564 <EXEC_NAME@@Base+0xff23c55c>
    835c:	strle	r0, [r8, #-1929]	; 0xfffff877
    8360:			; <UNDEFINED> instruction: 0xf7fa4629
    8364:	tstlt	r8, lr, ror #25
    8368:	svc	0x0004f7fa
    836c:	submi	r6, r0, #0, 16
    8370:			; <UNDEFINED> instruction: 0xf06fbd38
    8374:	ldclt	0, cr0, [r8, #-376]!	; 0xfffffe88
    8378:	ldrbmi	lr, [r0, sp, lsr #18]!
    837c:			; <UNDEFINED> instruction: 0xf8dfb084
    8380:	ldrbtmi	r9, [r9], #208	; 0xd0
    8384:	suble	r2, sl, r0, lsl #16
    8388:			; <UNDEFINED> instruction: 0x4606b359
    838c:	strmi	r4, [sp], -r8, lsl #12
    8390:	mcr	7, 5, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    8394:	ldrdhi	pc, [r0], -r6
    8398:			; <UNDEFINED> instruction: 0xf1b84607
    839c:	andsle	r0, sp, r0, lsl #30
    83a0:			; <UNDEFINED> instruction: 0xf7fa4640
    83a4:			; <UNDEFINED> instruction: 0xf5b0eea6
    83a8:	strmi	r5, [r2], r0, lsl #30
    83ac:	strcs	fp, [r0], #-3988	; 0xfffff06c
    83b0:			; <UNDEFINED> instruction: 0xf5b72401
    83b4:	svclt	0x00885f00
    83b8:	streq	pc, [r1], #-68	; 0xffffffbc
    83bc:			; <UNDEFINED> instruction: 0x1c79b9ac
    83c0:	ldrbmi	r4, [r1], #-1600	; 0xfffff9c0
    83c4:	ldcl	7, cr15, [r2, #-1000]!	; 0xfffffc18
    83c8:	eorsvs	fp, r0, r0, ror #6
    83cc:	ldrbmi	r4, [r0], #-1577	; 0xfffff9d7
    83d0:	stcl	7, cr15, [lr, #1000]!	; 0x3e8
    83d4:	andlt	r4, r4, r0, lsr #12
    83d8:			; <UNDEFINED> instruction: 0x87f0e8bd
    83dc:	strbmi	r4, [r2], r4, asr #12
    83e0:	strmi	lr, [r8], -r7, ror #15
    83e4:	pop	{r2, ip, sp, pc}
    83e8:			; <UNDEFINED> instruction: 0xf7fa87f0
    83ec:	ldcmi	14, cr14, [r9, #-784]	; 0xfffffcf0
    83f0:	ldcmi	7, cr2, [r9], {75}	; 0x4b
    83f4:	ldmdbmi	r9, {r9, sl, sp}
    83f8:	vst3.16	{d20-d22}, [pc :256], ip
    83fc:	addscs	r7, fp, #128, 6
    8400:	andvs	r4, r7, r9, ror r4
    8404:	andeq	pc, r5, r9, asr r8	; <UNPREDICTABLE>
    8408:	strvs	lr, [r0], #-2509	; 0xfffff633
    840c:	ldmdami	r4, {r2, fp, sp, lr}
    8410:	ldrbtmi	r9, [r8], #-1026	; 0xfffffbfe
    8414:	mcrr	7, 15, pc, r6, cr10	; <UNPREDICTABLE>
    8418:	rscscc	pc, pc, pc, asr #32
    841c:			; <UNDEFINED> instruction: 0xf04fe7db
    8420:			; <UNDEFINED> instruction: 0xe7d830ff
    8424:			; <UNDEFINED> instruction: 0xf44f4c0b
    8428:	stmdbmi	lr, {r7, r8, r9, ip, sp, lr}
    842c:			; <UNDEFINED> instruction: 0xf85922a1
    8430:	ldrbtmi	r4, [r9], #-4
    8434:	smlabteq	r0, sp, r9, lr
    8438:	stmdavs	r4!, {r0, r1, r3, r8, fp, lr}
    843c:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    8440:	strls	r4, [r2], #-1144	; 0xfffffb88
    8444:	stc	7, cr15, [lr], #-1000	; 0xfffffc18
    8448:	rscscc	pc, pc, pc, asr #32
    844c:	svclt	0x0000e7c3
    8450:	andeq	sp, r1, r2, asr #18
    8454:	ldrdeq	r0, [r0], -r8
    8458:	andeq	sl, r0, r0, ror #7
    845c:	andeq	sl, r0, r4, asr #7
    8460:	andeq	sl, r0, sl, asr #5
    8464:	andeq	sl, r0, r2, asr #7
    8468:	andeq	sl, r0, r6, lsl #7
    846c:	muleq	r0, ip, r2
    8470:	svcmi	0x00f0e92d
    8474:	svcmi	0x004bb085
    8478:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    847c:	stmdbcs	r0, {r3, r4, r5, r6, ip, lr, pc}
    8480:			; <UNDEFINED> instruction: 0x4605d054
    8484:	strmi	r4, [ip], -r8, lsl #12
    8488:	mrc	7, 1, APSR_nzcv, cr2, cr10, {7}
    848c:	strmi	r6, [r2], lr, lsr #16
    8490:	eorsle	r2, sl, r0, lsl #28
    8494:			; <UNDEFINED> instruction: 0xf7fa4630
    8498:			; <UNDEFINED> instruction: 0xf5b0ee2c
    849c:	strmi	r5, [r0], r0, lsl #30
    84a0:	movwcs	fp, #3988	; 0xf94
    84a4:			; <UNDEFINED> instruction: 0xf5ba2301
    84a8:	svclt	0x00885f00
    84ac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    84b0:	teqle	pc, r0, lsl #22
    84b4:	beq	848e4 <EXEC_NAME@@Base+0x5e8dc>
    84b8:	andeq	lr, r8, sl, lsl #22
    84bc:	ldcl	7, cr15, [r4, #1000]	; 0x3e8
    84c0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    84c4:			; <UNDEFINED> instruction: 0xf8dfd057
    84c8:	ldrtmi	fp, [r1], -r0, ror #1
    84cc:	ldcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    84d0:	ldrbtmi	r4, [fp], #1608	; 0x648
    84d4:			; <UNDEFINED> instruction: 0xf7fa4659
    84d8:	strmi	lr, [r7], -lr, asr #23
    84dc:	strtmi	fp, [r1], -r0, asr #3
    84e0:			; <UNDEFINED> instruction: 0xf7fa4652
    84e4:	ldrbmi	lr, [r9], -sl, lsl #25
    84e8:			; <UNDEFINED> instruction: 0xf7fa4630
    84ec:	tstlt	r8, r4, asr #23
    84f0:	strbmi	r4, [r8], -r1, lsl #12
    84f4:	stcl	7, cr15, [r4, #-1000]	; 0xfffffc18
    84f8:			; <UNDEFINED> instruction: 0xf7fa4630
    84fc:	andcs	lr, r0, r2, asr #24
    8500:	andls	pc, r0, r5, asr #17
    8504:	pop	{r0, r2, ip, sp, pc}
    8508:	shsub8mi	r8, r3, r0
    850c:			; <UNDEFINED> instruction: 0xe7ca46b0
    8510:			; <UNDEFINED> instruction: 0xf7fa4630
    8514:			; <UNDEFINED> instruction: 0xf8c5ec36
    8518:	strtmi	r9, [r1], -r0
    851c:	andeq	lr, r8, r9, lsl #22
    8520:	stcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    8524:	andlt	r4, r5, r8, lsr r6
    8528:	svchi	0x00f0e8bd
    852c:	andlt	r4, r5, r8, lsl #12
    8530:	svchi	0x00f0e8bd
    8534:	mrc	7, 0, APSR_nzcv, cr14, cr10, {7}
    8538:			; <UNDEFINED> instruction: 0xf04f4d1c
    853c:	ldcmi	14, cr0, [ip], {75}	; 0x4b
    8540:	stceq	0, cr15, [r0], {79}	; 0x4f
    8544:	ldrbtmi	r4, [ip], #-3611	; 0xfffff1e5
    8548:	ldrbtmi	r4, [lr], #-2331	; 0xfffff6e5
    854c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    8550:	ldrbtmi	r2, [r9], #-705	; 0xfffffd3f
    8554:	and	pc, r0, r0, asr #17
    8558:	andseq	pc, r0, r6, lsl #2
    855c:	stmib	sp, {r0, r2, r3, r4, r5, r6, r8, fp, ip, lr}^
    8560:	stmdavs	ip!, {sl, lr, pc}
    8564:			; <UNDEFINED> instruction: 0xf7fa9402
    8568:			; <UNDEFINED> instruction: 0xf04feb9e
    856c:			; <UNDEFINED> instruction: 0xe7c930ff
    8570:	rscscc	pc, pc, pc, asr #32
    8574:	stmdami	sp, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    8578:	orrvc	pc, r0, #1325400064	; 0x4f000000
    857c:	sbccs	r4, r7, #245760	; 0x3c000
    8580:	ldrbtmi	r5, [r9], #-2108	; 0xfffff7c4
    8584:	andls	pc, r0, sp, asr #17
    8588:	stmdavs	r4!, {r0, r2, r3, fp, lr}
    858c:	ldrbtmi	r9, [r8], #-257	; 0xfffffeff
    8590:	andscc	r4, r0, ip, lsl #18
    8594:	ldrbtmi	r9, [r9], #-1026	; 0xfffffbfe
    8598:	bl	fe146588 <EXEC_NAME@@Base+0xfe120580>
    859c:	rscscc	pc, pc, pc, asr #32
    85a0:	svclt	0x0000e7b0
    85a4:	andeq	sp, r1, ip, asr #16
    85a8:	andeq	sl, r0, r2, ror #6
    85ac:	ldrdeq	r0, [r0], -r8
    85b0:	muleq	r0, r2, r2
    85b4:	muleq	r0, r2, r1
    85b8:	andeq	sl, r0, r2, ror r2
    85bc:	muleq	r0, r2, r2
    85c0:	andeq	sl, r0, lr, asr #2
    85c4:	andeq	sl, r0, lr, lsr #4
    85c8:	svcmi	0x00f0e92d
    85cc:			; <UNDEFINED> instruction: 0xf8df4689
    85d0:	addslt	r4, r3, r8, asr #14
    85d4:			; <UNDEFINED> instruction: 0x1744f8df
    85d8:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    85dc:			; <UNDEFINED> instruction: 0xf8d99208
    85e0:	andcs	r0, r1, #4
    85e4:	movwcs	r5, #2145	; 0x861
    85e8:			; <UNDEFINED> instruction: 0xf8c66472
    85ec:	stmdavs	sl, {r7, ip, sp}
    85f0:	movwls	r9, #61700	; 0xf104
    85f4:	andsls	r6, r1, #13369344	; 0xcc0000
    85f8:			; <UNDEFINED> instruction: 0xf0002800
    85fc:			; <UNDEFINED> instruction: 0xf7fa81c7
    8600:	strmi	lr, [r0], r6, lsr #24
    8604:			; <UNDEFINED> instruction: 0xf0002800
    8608:			; <UNDEFINED> instruction: 0xf8df8310
    860c:	smladcs	r0, r4, r7, r3
    8610:			; <UNDEFINED> instruction: 0x900d46bb
    8614:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8618:			; <UNDEFINED> instruction: 0x33207706
    861c:	strmi	r9, [r3], -r9, lsl #6
    8620:	ldmdavc	fp, {r0, r2, r8, r9, sl, ip, pc}
    8624:			; <UNDEFINED> instruction: 0xf0002b00
    8628:			; <UNDEFINED> instruction: 0xf8df808d
    862c:	stmdage	sp, {r3, r4, r5, r6, r7, r9, sl, ip}
    8630:			; <UNDEFINED> instruction: 0xf7fa4479
    8634:	andls	lr, lr, r2, lsr sp
    8638:			; <UNDEFINED> instruction: 0xf0002800
    863c:			; <UNDEFINED> instruction: 0xf8df8083
    8640:	stmdage	lr, {r3, r5, r6, r7, r9, sl, ip}
    8644:	usatmi	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    8648:			; <UNDEFINED> instruction: 0xf7fa4479
    864c:	ldrbtmi	lr, [ip], #-3366	; 0xfffff2da
    8650:			; <UNDEFINED> instruction: 0xf8df4605
    8654:	ldrbtmi	r0, [r8], #-1756	; 0xfffff924
    8658:			; <UNDEFINED> instruction: 0xf854e004
    865c:	stmdacs	r0, {r2, r3, r8, r9, sl, fp}
    8660:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    8664:			; <UNDEFINED> instruction: 0xf7fa4629
    8668:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
    866c:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8670:			; <UNDEFINED> instruction: 0xf14007d9
    8674:	bls	3a8958 <EXEC_NAME@@Base+0x382950>
    8678:			; <UNDEFINED> instruction: 0xf0402a00
    867c:	ldrbeq	r8, [sl, -fp, ror #5]
    8680:	adchi	pc, lr, #0, 2
    8684:	ldrle	r0, [r1, #-1818]	; 0xfffff8e6
    8688:	bls	389ff0 <EXEC_NAME@@Base+0x363fe8>
    868c:	sbcshi	pc, ip, r0, asr #2
    8690:			; <UNDEFINED> instruction: 0xf0002a00
    8694:			; <UNDEFINED> instruction: 0xf8df8112
    8698:			; <UNDEFINED> instruction: 0x4610169c
    869c:	ldrbtmi	sl, [r9], #-2576	; 0xfffff5f0
    86a0:	ldcl	7, cr15, [sl, #-1000]!	; 0xfffffc18
    86a4:			; <UNDEFINED> instruction: 0xf0002800
    86a8:	stmiavs	r3!, {r1, r4, r6, r7, pc}
    86ac:	strle	r0, [r3, #-1946]	; 0xfffff866
    86b0:	bcs	2eef0 <EXEC_NAME@@Base+0x8ee8>
    86b4:	rschi	pc, fp, #0
    86b8:	bcs	b62848 <EXEC_NAME@@Base+0xb3c840>
    86bc:	subshi	pc, lr, #0, 4
    86c0:			; <UNDEFINED> instruction: 0xf012e8df
    86c4:	cmneq	r9, r6, ror r1
    86c8:	cmneq	pc, ip, ror r1	; <UNPREDICTABLE>
    86cc:	bicseq	r0, r6, lr, lsr #32
    86d0:	subseq	r0, ip, #-2147483619	; 0x8000001d
    86d4:	ldrsbeq	r0, [lr, #25]
    86d8:	mvneq	r0, r1, ror #3
    86dc:	mvneq	r0, r7, ror #3
    86e0:	ldrsheq	r0, [r4, #16]!
    86e4:	ldrsheq	r0, [ip, #24]!
    86e8:	andeq	r0, r2, #-1073741761	; 0xc000003f
    86ec:	andeq	r0, ip, #1342177280	; 0x50000000
    86f0:			; <UNDEFINED> instruction: 0x01ae020f
    86f4:			; <UNDEFINED> instruction: 0x01b401b1
    86f8:			; <UNDEFINED> instruction: 0x01ba01b7
    86fc:			; <UNDEFINED> instruction: 0x01ab01a8
    8700:	subseq	r0, ip, #805306372	; 0x30000004
    8704:	andseq	r0, r2, #92, 4	; 0xc0000005
    8708:	eorseq	r0, sl, r3, ror r1
    870c:	orreq	r0, fp, r2, lsl #3
    8710:			; <UNDEFINED> instruction: 0x01bd018e
    8714:	biceq	r0, pc, ip, asr #3
    8718:	eoreq	r0, r1, #-2147483609	; 0x80000027
    871c:			; <UNDEFINED> instruction: 0x01a5022c
    8720:	stmdacs	r0, {r4, fp, ip, pc}
    8724:	subhi	pc, r9, #0
    8728:	addvs	pc, r0, #-1879048188	; 0x90000004
    872c:	addseq	pc, r8, #192, 4
    8730:	smlabbeq	r2, r0, fp, pc	; <UNPREDICTABLE>
    8734:	smlabteq	r8, r6, r9, lr
    8738:	strbtle	r0, [r5], #-1752	; 0xfffff928
    873c:	blcs	2f378 <EXEC_NAME@@Base+0x9370>
    8740:	svcge	0x006ff47f
    8744:	blcs	2f360 <EXEC_NAME@@Base+0x9358>
    8748:	eorshi	pc, pc, #0
    874c:	blls	1b3790 <EXEC_NAME@@Base+0x18d788>
    8750:	bls	1f6be4 <EXEC_NAME@@Base+0x1d0bdc>
    8754:	movweq	pc, #4235	; 0x108b	; <UNPREDICTABLE>
    8758:	andle	r4, r7, r3, lsl r2
    875c:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8760:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8764:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    8768:	cmple	ip, r0, lsl #16
    876c:	blcs	a2e40 <EXEC_NAME@@Base+0x7ce38>
    8770:	andshi	pc, r6, #0
    8774:			; <UNDEFINED> instruction: 0xf0002b00
    8778:	blcs	68f38 <EXEC_NAME@@Base+0x42f30>
    877c:	mvnshi	pc, r0
    8780:	ldrne	pc, [r8, #2271]!	; 0x8df
    8784:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8788:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
    878c:	cmple	sl, r0, lsl #16
    8790:	ldrdne	pc, [r8], -r9
    8794:			; <UNDEFINED> instruction: 0xf7ff4620
    8798:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    879c:	bls	1fccb0 <EXEC_NAME@@Base+0x1d6ca8>
    87a0:	movweq	pc, #4235	; 0x108b	; <UNPREDICTABLE>
    87a4:			; <UNDEFINED> instruction: 0xf0404213
    87a8:			; <UNDEFINED> instruction: 0xf1bb822c
    87ac:	andle	r0, r5, r0, lsl #30
    87b0:	ldrdcc	pc, [r0], r6
    87b4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    87b8:	addcc	pc, r0, r6, asr #17
    87bc:			; <UNDEFINED> instruction: 0xf8d6b12f
    87c0:			; <UNDEFINED> instruction: 0xf0433080
    87c4:			; <UNDEFINED> instruction: 0xf8c60320
    87c8:	bvs	fecd49d0 <EXEC_NAME@@Base+0xfecae9c8>
    87cc:	cmnlt	r3, #3840	; 0xf00
    87d0:	ldrdcc	pc, [r0], r6
    87d4:	ldrbvs	r2, [r2, #-512]!	; 0xfffffe00
    87d8:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    87dc:			; <UNDEFINED> instruction: 0xf8c662f2
    87e0:	eor	r3, r4, r0, lsl #1
    87e4:			; <UNDEFINED> instruction: 0xf57f0759
    87e8:	stmdals	lr, {r0, r2, r3, r6, r8, r9, sl, fp, sp, pc}
    87ec:			; <UNDEFINED> instruction: 0xf0002800
    87f0:			; <UNDEFINED> instruction: 0xf8df81f7
    87f4:	bge	40dd2c <EXEC_NAME@@Base+0x3e7d24>
    87f8:			; <UNDEFINED> instruction: 0xf7fa4479
    87fc:	stmdacs	r0, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    8800:	mvnhi	pc, r0
    8804:	ldr	r6, [sp, -r3, lsr #17]!
    8808:	beq	f44c44 <EXEC_NAME@@Base+0xf1ec3c>
    880c:	ldrbmi	r6, [r0], -r1, lsr #16
    8810:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
    8814:			; <UNDEFINED> instruction: 0xf8dfb938
    8818:	ldrbmi	r1, [r0], -ip, lsr #10
    881c:			; <UNDEFINED> instruction: 0xf7ff4479
    8820:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    8824:	stmdals	pc, {r1, r3, r7, ip, lr, pc}	; <UNPREDICTABLE>
    8828:			; <UNDEFINED> instruction: 0xf7fa2400
    882c:	strbmi	lr, [r0], -sl, lsr #21
    8830:	b	fe9c6820 <EXEC_NAME@@Base+0xfe9a0818>
    8834:	strtmi	r9, [r0], -r4, lsl #22
    8838:	ldmdavs	fp, {r0, r4, r9, fp, ip, pc}
    883c:			; <UNDEFINED> instruction: 0xf040429a
    8840:	andslt	r8, r3, r8, asr r2
    8844:	svchi	0x00f0e8bd
    8848:			; <UNDEFINED> instruction: 0xf47f2a00
    884c:			; <UNDEFINED> instruction: 0xf8dfaf24
    8850:	strcs	r1, [r0], #-1272	; 0xfffffb08
    8854:	ldrbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    8858:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    885c:			; <UNDEFINED> instruction: 0xf8df9101
    8860:	ldrbtmi	r1, [r8], #-1264	; 0xfffffb10
    8864:	vst3.8	{d25,d27,d29}, [pc], r2
    8868:	strls	r7, [r0], #-655	; 0xfffffd71
    886c:	eorcc	r4, r0, r9, ror r4
    8870:	b	646860 <EXEC_NAME@@Base+0x620858>
    8874:			; <UNDEFINED> instruction: 0xf10de7d7
    8878:			; <UNDEFINED> instruction: 0x46290a3c
    887c:			; <UNDEFINED> instruction: 0xf7ff4650
    8880:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    8884:	blls	3bcfc8 <EXEC_NAME@@Base+0x396fc0>
    8888:			; <UNDEFINED> instruction: 0xf8dfb16b
    888c:	ldrbmi	r1, [r0], -r8, asr #9
    8890:			; <UNDEFINED> instruction: 0xf7ff4479
    8894:	stmdacs	r0, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    8898:	stmdbls	lr, {r0, r2, r6, r7, r8, ip, lr, pc}
    889c:			; <UNDEFINED> instruction: 0xf7ff4650
    88a0:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    88a4:			; <UNDEFINED> instruction: 0xf8dfd1bf
    88a8:			; <UNDEFINED> instruction: 0x465014b0
    88ac:			; <UNDEFINED> instruction: 0xf7ff4479
    88b0:	stmdacs	r0, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    88b4:	svcge	0x0042f43f
    88b8:			; <UNDEFINED> instruction: 0x0799e7b5
    88bc:			; <UNDEFINED> instruction: 0xf1009210
    88c0:	stmdavs	r1!, {r1, r2, r5, r6, r7, r8, pc}^
    88c4:	vmla.i8	d2, d0, d29
    88c8:	andge	r8, r2, r9, asr r1
    88cc:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    88d0:	strmi	r4, [r0, -r8, lsl #8]
    88d4:	ldrdeq	r0, [r0], -sp
    88d8:	andeq	r0, r0, r3, ror #1
    88dc:	andeq	r0, r0, r9, ror #1
    88e0:	andeq	r0, r0, pc, ror #1
    88e4:	andeq	r0, r0, r7, ror #5
    88e8:	muleq	r0, sp, r1
    88ec:	ldrdeq	r0, [r0], -sp
    88f0:	andeq	r0, r0, r9, lsr #5
    88f4:	andeq	r0, r0, r3, lsr #3
    88f8:	andeq	r0, r0, sp, lsr #3
    88fc:			; <UNDEFINED> instruction: 0x000001b3
    8900:			; <UNDEFINED> instruction: 0x000001b9
    8904:			; <UNDEFINED> instruction: 0x000001bf
    8908:	andeq	r0, r0, r9, asr #3
    890c:	ldrdeq	r0, [r0], -r1
    8910:	ldrdeq	r0, [r0], -r9
    8914:	andeq	r0, r0, r1, ror #3
    8918:	andeq	r0, r0, r9, ror #3
    891c:	andeq	r0, r0, pc, ror #3
    8920:	strdeq	r0, [r0], -r5
    8924:	strdeq	r0, [r0], -fp
    8928:	andeq	r0, r0, r9, lsl #4
    892c:	andeq	r0, r0, pc, lsl #4
    8930:	andeq	r0, r0, sp, asr #2
    8934:	andeq	r0, r0, r3, asr r1
    8938:	andeq	r0, r0, r9, asr r1
    893c:	andeq	r0, r0, pc, asr r1
    8940:	andeq	r0, r0, r5, ror #2
    8944:	andeq	r0, r0, r1, asr #2
    8948:	andeq	r0, r0, r7, asr #2
    894c:	andeq	r0, r0, r9, ror r2
    8950:	andeq	r0, r0, r9, lsr #5
    8954:	andeq	r0, r0, r9, lsr #5
    8958:	andeq	r0, r0, r7, lsl r2
    895c:	ldrdeq	r0, [r0], -r7
    8960:			; <UNDEFINED> instruction: 0xfffffe65
    8964:	strdeq	r0, [r0], -r5
    8968:	andeq	r0, r0, r7, lsl #2
    896c:	andeq	r0, r0, sp, lsl #2
    8970:	andeq	r0, r0, fp, ror #2
    8974:	andeq	r0, r0, r9, lsl #3
    8978:	andeq	r0, r0, pc, lsl #3
    897c:	andeq	r0, r0, sp, lsr #2
    8980:	andeq	r0, r0, r5, lsr r2
    8984:	andeq	r0, r0, fp, asr #4
    8988:	andeq	r0, r0, fp, lsr r1
    898c:	ldrbtmi	r4, [r8], #-2291	; 0xfffff70d
    8990:	ldmibmi	r3!, {r0, r2, r4, r5, r9, sl, sp, lr, pc}^
    8994:	movwls	r4, #46608	; 0xb610
    8998:	andls	r4, sl, #2030043136	; 0x79000000
    899c:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89a0:	movwcs	lr, #43485	; 0xa9dd
    89a4:			; <UNDEFINED> instruction: 0xf0402800
    89a8:	andcs	r8, r1, #-1073741812	; 0xc000000c
    89ac:			; <UNDEFINED> instruction: 0xe6c36172
    89b0:	adcsvs	r2, r2, #268435456	; 0x10000000
    89b4:	andcs	lr, r1, #192, 12	; 0xc000000
    89b8:			; <UNDEFINED> instruction: 0xe6bd61b2
    89bc:			; <UNDEFINED> instruction: 0x61b22200
    89c0:	andcs	lr, r2, #195035136	; 0xba00000
    89c4:			; <UNDEFINED> instruction: 0xe6b761b2
    89c8:	ldrtvs	r2, [r0], -r1
    89cc:	stc	7, cr15, [r6, #-1000]	; 0xfffffc18
    89d0:			; <UNDEFINED> instruction: 0xf7fa2002
    89d4:	stmiavs	r3!, {r2, r8, sl, fp, sp, lr, pc}
    89d8:	andcs	lr, r1, #182452224	; 0xae00000
    89dc:			; <UNDEFINED> instruction: 0xe6ab6672
    89e0:	andcs	r4, r0, #224, 18	; 0x380000
    89e4:	orrcs	r4, r0, #224, 16	; 0xe00000
    89e8:	tstls	r1, r9, ror r4
    89ec:	ldrbtmi	r4, [r8], #-2527	; 0xfffff621
    89f0:	eorcc	r9, r0, r0, lsl #4
    89f4:	sbcne	pc, r1, #64, 4
    89f8:			; <UNDEFINED> instruction: 0xf7fa4479
    89fc:			; <UNDEFINED> instruction: 0xe712e954
    8a00:	ldrdcs	pc, [r0], r6
    8a04:	andseq	pc, r0, #66	; 0x42
    8a08:	addcs	pc, r0, r6, asr #17
    8a0c:	andcs	lr, r1, #148, 12	; 0x9400000
    8a10:			; <UNDEFINED> instruction: 0xe6916732
    8a14:	ldrvs	r2, [r2, #513]!	; 0x201
    8a18:	andcs	lr, r1, #148897792	; 0x8e00000
    8a1c:			; <UNDEFINED> instruction: 0xe68b65f2
    8a20:	ldrbtvs	r2, [r2], #-512	; 0xfffffe00
    8a24:	andcs	lr, r1, #136, 12	; 0x8800000
    8a28:			; <UNDEFINED> instruction: 0xe68564f2
    8a2c:	ldrvs	r2, [r2, #-513]!	; 0xfffffdff
    8a30:	andcs	lr, r0, #136314880	; 0x8200000
    8a34:			; <UNDEFINED> instruction: 0xe67f6532
    8a38:	ldrbvs	r2, [r2, #-513]!	; 0xfffffdff
    8a3c:	stmiami	ip, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    8a40:	stmibmi	ip, {r9, sp}^
    8a44:	ldrbtmi	r2, [r8], #-776	; 0xfffffcf8
    8a48:	andls	r9, r1, r0, lsl #4
    8a4c:	sbcne	pc, r5, #64, 4
    8a50:	stmdals	r9, {r0, r3, r4, r5, r6, sl, lr}
    8a54:	stmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a58:	strbt	r6, [sp], -r3, lsr #17
    8a5c:	ldrbvs	r2, [r2, r1, lsl #4]!
    8a60:			; <UNDEFINED> instruction: 0xf8d6e66a
    8a64:			; <UNDEFINED> instruction: 0xf0422080
    8a68:			; <UNDEFINED> instruction: 0xf8c60208
    8a6c:	strbt	r2, [r3], -r0, lsl #1
    8a70:	rscsvs	r2, r2, #268435456	; 0x10000000
    8a74:	andcs	lr, r0, #96, 12	; 0x6000000
    8a78:	andcs	r6, r1, #-234881024	; 0xf2000000
    8a7c:	ldrb	r9, [fp], -r5, lsl #4
    8a80:	andls	r2, r6, #268435456	; 0x10000000
    8a84:	andcs	lr, r1, #88, 12	; 0x5800000
    8a88:	ldrb	r9, [r5], -r7, lsl #4
    8a8c:	bleq	84bd0 <EXEC_NAME@@Base+0x5ebc8>
    8a90:	bls	4423e0 <EXEC_NAME@@Base+0x41c3d8>
    8a94:	stmib	r6, {r0, r8, r9, sl, sp}^
    8a98:	strb	r2, [sp], -r3, lsl #4
    8a9c:	smladcs	r1, r0, sl, r9
    8aa0:			; <UNDEFINED> instruction: 0xe64960f2
    8aa4:	smladcs	r1, r0, sl, r9
    8aa8:			; <UNDEFINED> instruction: 0xe6456132
    8aac:	smladcs	r1, r0, sl, r9
    8ab0:			; <UNDEFINED> instruction: 0xe6416072
    8ab4:	smladcs	r1, r0, sl, r9
    8ab8:			; <UNDEFINED> instruction: 0xe63d60b2
    8abc:	teqvs	r2, #268435456	; 0x10000000
    8ac0:	andcs	lr, r1, #60817408	; 0x3a00000
    8ac4:			; <UNDEFINED> instruction: 0xe6376372
    8ac8:			; <UNDEFINED> instruction: 0x63b22201
    8acc:	bls	2423a4 <EXEC_NAME@@Base+0x21c39c>
    8ad0:			; <UNDEFINED> instruction: 0xf0002a00
    8ad4:	andcs	r8, r1, #252	; 0xfc
    8ad8:			; <UNDEFINED> instruction: 0xe62d6432
    8adc:	mvnsvs	r2, #268435456	; 0x10000000
    8ae0:	andcs	lr, r1, #44040192	; 0x2a00000
    8ae4:			; <UNDEFINED> instruction: 0xe6276472
    8ae8:	stmibmi	r3!, {r1, r2, r3, r9, fp, ip, pc}
    8aec:	movwls	r4, #46608	; 0xb610
    8af0:	andls	r4, sl, #2030043136	; 0x79000000
    8af4:	stmia	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8af8:	movwcs	lr, #43485	; 0xa9dd
    8afc:			; <UNDEFINED> instruction: 0xf47f2800
    8b00:	cmnvs	r0, r8, asr #30
    8b04:	bls	3c236c <EXEC_NAME@@Base+0x39c364>
    8b08:			; <UNDEFINED> instruction: 0xf7fa4610
    8b0c:			; <UNDEFINED> instruction: 0xf8c6e9a0
    8b10:	stmdacs	r0, {r3, r7}
    8b14:	rschi	pc, pc, r0
    8b18:	str	r6, [sp], -r3, lsr #17
    8b1c:	ldrmi	r9, [r0], -lr, lsl #20
    8b20:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b24:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, sp, lr}
    8b28:	ldmibmi	r4, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8b2c:	ldcmi	3, cr2, [r4], {128}	; 0x80
    8b30:	rscsvc	pc, r5, #1325400064	; 0x4f000000
    8b34:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    8b38:	streq	lr, [r0], #-2509	; 0xfffff633
    8b3c:	eoreq	pc, r0, r1, lsl #2
    8b40:	ldrbtmi	r4, [r9], #-2448	; 0xfffff670
    8b44:	stmia	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b48:	bls	3c2504 <EXEC_NAME@@Base+0x39c4fc>
    8b4c:			; <UNDEFINED> instruction: 0xf7fa4610
    8b50:	stmiavs	r3!, {r1, r2, r8, r9, fp, sp, lr, pc}
    8b54:	stmibmi	ip, {r4, r5, r6, r7, r8, sl, sp, lr, pc}
    8b58:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8b5c:	stc2	7, cr15, [ip], {255}	; 0xff
    8b60:			; <UNDEFINED> instruction: 0xf47f2800
    8b64:	ldmibvs	r3!, {r5, r6, r9, sl, fp, sp, pc}
    8b68:	stmibmi	r8, {r0, r1, r2, r9, sl, sp, lr, pc}
    8b6c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8b70:	stc2	7, cr15, [r2], {255}	; 0xff
    8b74:			; <UNDEFINED> instruction: 0xf43f2800
    8b78:	ldrb	sl, [r4], -r3, lsl #28
    8b7c:	orrcs	r4, r0, #132, 18	; 0x210000
    8b80:	strcs	r6, [r0], #-2082	; 0xfffff7de
    8b84:	ldrbtmi	r4, [r9], #-2179	; 0xfffff77d
    8b88:	stmibmi	r3, {r0, r8, ip, pc}
    8b8c:	andls	r4, r2, #120, 8	; 0x78000000
    8b90:	vhadd.s8	d19, d0, d16
    8b94:	strls	r1, [r0], #-763	; 0xfffffd05
    8b98:			; <UNDEFINED> instruction: 0xf7fa4479
    8b9c:	strb	lr, [r2], -r4, lsl #17
    8ba0:			; <UNDEFINED> instruction: 0x4620497e
    8ba4:			; <UNDEFINED> instruction: 0xf7ff4479
    8ba8:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8bac:	mrcge	4, 1, APSR_nzcv, cr11, cr15, {3}
    8bb0:	blcs	23284 <nf_ns_user_prefix@@Base+0x10ac4>
    8bb4:	cfstrdge	mvd15, [r1, #508]!	; 0x1fc
    8bb8:	vst1.64	{d30}, [pc]!
    8bbc:	eorscs	r4, ip, #140	; 0x8c
    8bc0:	sbccc	pc, r3, r2, asr #5
    8bc4:	andsls	r2, r0, #0, 2
    8bc8:	ldmdbmi	r5!, {r2, r4, r5, r7, r8, sl, sp, lr, pc}^
    8bcc:	ldrbtmi	sl, [r9], #-3087	; 0xfffff3f1
    8bd0:	cmncc	r0, r0, lsr #12
    8bd4:	blx	ff446bda <EXEC_NAME@@Base+0xff420bd2>
    8bd8:			; <UNDEFINED> instruction: 0xf43f2800
    8bdc:			; <UNDEFINED> instruction: 0xe622adb8
    8be0:	strcs	r4, [r0], #-2416	; 0xfffff690
    8be4:	orrcs	r4, r0, #112, 16	; 0x700000
    8be8:	tstls	r1, r9, ror r4
    8bec:	ldrbtmi	r4, [r8], #-2415	; 0xfffff691
    8bf0:	vrshl.s8	d25, d2, d0
    8bf4:	strls	r1, [r0], #-531	; 0xfffffded
    8bf8:	eorcc	r4, r0, r9, ror r4
    8bfc:	ldmda	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c00:			; <UNDEFINED> instruction: 0xf8d6e611
    8c04:			; <UNDEFINED> instruction: 0xf0433080
    8c08:			; <UNDEFINED> instruction: 0xf8c60301
    8c0c:	ldrb	r3, [r5, #128]	; 0x80
    8c10:	ldrmi	r4, [r0], -r7, ror #18
    8c14:	ldrbtmi	r9, [r9], #-779	; 0xfffffcf5
    8c18:			; <UNDEFINED> instruction: 0xf7fa920a
    8c1c:	ldmib	sp, {r1, r2, r4, r6, fp, sp, lr, pc}^
    8c20:	bllt	e11850 <EXEC_NAME@@Base+0xdeb848>
    8c24:	cmnvs	r2, r2, lsl #4
    8c28:	stmdami	r2!, {r1, r2, r7, r8, sl, sp, lr, pc}^
    8c2c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    8c30:	vmla.i8	q10, q0, <illegal reg q8.5>
    8c34:	stmdapl	r0!, {r0, r9, ip}
    8c38:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    8c3c:	strbmi	r8, [r4], -r0, lsl #2
    8c40:	stmdavs	r5, {r1, r2, r3, r4, r6, r8, fp, lr}
    8c44:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
    8c48:	strls	r4, [r2, #-1144]	; 0xfffffb88
    8c4c:			; <UNDEFINED> instruction: 0xf7fa3020
    8c50:	strb	lr, [pc, #2090]!	; 9482 <ntfs_check_empty_dir@plt+0x5fd6>
    8c54:	orrcs	r4, r0, #1490944	; 0x16c000
    8c58:	sbcscs	r4, lr, #23296	; 0x5b00
    8c5c:	tstls	r1, r9, ror r4
    8c60:	ldmdbmi	sl, {r2, r3, r4, r5, r6, sl, lr}^
    8c64:	strls	r9, [r2, #-0]
    8c68:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8c6c:			; <UNDEFINED> instruction: 0xf7fa3034
    8c70:	ldrb	lr, [r8, #2074]	; 0x81a
    8c74:	blls	22d8a4 <EXEC_NAME@@Base+0x20789c>
    8c78:	ldmdbmi	r5, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}^
    8c7c:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    8c80:	stmda	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c84:	andcs	fp, r3, #152, 18	; 0x260000
    8c88:	cmnvs	r2, sl, lsl #22
    8c8c:	ldmdbmi	r1, {r2, r4, r6, r8, sl, sp, lr, pc}^
    8c90:	ldmdami	r1, {sl, sp}^
    8c94:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    8c98:	ldmdbmi	r0, {r0, r8, ip, pc}^
    8c9c:	strls	r4, [r2, #-1144]	; 0xfffffb88
    8ca0:	strls	r2, [r0], #-743	; 0xfffffd19
    8ca4:	subcc	r4, r8, r9, ror r4
    8ca8:	svc	0x00fcf7f9
    8cac:	stmdbmi	ip, {r0, r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
    8cb0:	stmdami	ip, {r9, sp}^
    8cb4:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    8cb8:	stmdbmi	fp, {r0, r8, ip, pc}^
    8cbc:	andls	r4, r0, #120, 8	; 0x78000000
    8cc0:	vst4.8	{d19-d22}, [pc :128], r0
    8cc4:	ldrbtmi	r7, [r9], #-726	; 0xfffffd2a
    8cc8:	svc	0x00ecf7f9
    8ccc:	stmdals	r8, {r0, r1, r3, r5, r7, r8, sl, sp, lr, pc}
    8cd0:	stmdavs	r4!, {r7, r8, r9, sp}
    8cd4:	adcsvc	pc, r8, #1325400064	; 0x4f000000
    8cd8:	andls	r4, r0, r4, asr #18
    8cdc:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
    8ce0:	strne	lr, [r1], #-2509	; 0xfffff633
    8ce4:	ldrbtmi	r4, [r8], #-2371	; 0xfffff6bd
    8ce8:	ldrbtmi	r3, [r9], #-32	; 0xffffffe0
    8cec:	svc	0x00daf7f9
    8cf0:			; <UNDEFINED> instruction: 0xf7fae599
    8cf4:	stmdbmi	r0, {r3, r4, r5, r7, fp, sp, lr, pc}^
    8cf8:	mcrrmi	3, 8, r2, r0, cr0
    8cfc:	rscsvc	pc, r0, #1325400064	; 0x4f000000
    8d00:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    8d04:	streq	lr, [r0], #-2509	; 0xfffff633
    8d08:	eoreq	pc, r0, r1, lsl #2
    8d0c:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
    8d10:	svc	0x00c8f7f9
    8d14:	svclt	0x0000e587
    8d18:	andeq	sp, r1, sl, ror #13
    8d1c:	andeq	r0, r0, ip, ror #5
    8d20:	andeq	sl, r0, r8, asr #1
    8d24:	andeq	sl, r0, r8, asr r4
    8d28:	andeq	fp, r0, r0, asr #8
    8d2c:	andeq	ip, r1, lr, lsl #25
    8d30:	andeq	sl, r0, sl, ror #3
    8d34:	andeq	sl, r0, sl, lsr #4
    8d38:	andeq	sl, r0, r6, lsl #6
    8d3c:	andeq	sl, r0, lr, lsl #6
    8d40:	andeq	sl, r0, r4, lsl #1
    8d44:	andeq	sl, r0, ip, ror #4
    8d48:	andeq	sl, r0, r2, ror r0
    8d4c:	andeq	r9, r0, sl, ror lr
    8d50:	andeq	r9, r0, r8, asr pc
    8d54:	strdeq	fp, [r0], -r8
    8d58:	ldrdeq	sl, [r0], -ip
    8d5c:	andeq	fp, r0, r6, lsl ip
    8d60:	andeq	r9, r0, r4, lsl #31
    8d64:	andeq	r9, r0, r4, ror pc
    8d68:	andeq	r9, r0, lr, ror #25
    8d6c:	andeq	r9, r0, ip, asr #27
    8d70:	andeq	r9, r0, sl, ror pc
    8d74:	andeq	r9, r0, r4, ror sp
    8d78:	andeq	r9, r0, r0, lsr #28
    8d7c:	andeq	r9, r0, r8, lsr #23
    8d80:	andeq	r9, r0, r2, lsl #30
    8d84:	andeq	r9, r0, r2, lsl #25
    8d88:	andeq	r9, r0, r2, lsr pc
    8d8c:	andeq	r9, r0, lr, lsr #30
    8d90:	andeq	r9, r0, sl, ror #26
    8d94:	andeq	r9, r0, r0, asr fp
    8d98:	andeq	r9, r0, ip, lsr #24
    8d9c:	ldrdeq	r9, [r0], -ip
    8da0:	andeq	r9, r0, lr, lsl #22
    8da4:	muleq	r0, r8, ip
    8da8:	andeq	r9, r0, lr, ror #21
    8dac:	andeq	r9, r0, ip, asr #23
    8db0:	andeq	r9, r0, r2, lsl #26
    8db4:	ldrdeq	r0, [r0], -r8
    8db8:	andeq	r9, r0, ip, lsl #24
    8dbc:	andeq	r9, r0, lr, ror fp
    8dc0:	muleq	r0, r4, sl
    8dc4:	strdeq	r9, [r0], -ip
    8dc8:	andeq	r9, r0, ip, ror sl
    8dcc:	andeq	r9, r0, sl, asr fp
    8dd0:	andeq	r9, r0, r6, lsr #25
    8dd4:	andeq	r9, r0, lr, lsl #24
    8dd8:	andeq	r9, r0, r0, asr #20
    8ddc:	andeq	r9, r0, r0, lsr #22
    8de0:	andeq	r9, r0, r6, ror ip
    8de4:	andeq	r9, r0, r0, lsr #20
    8de8:	strdeq	r9, [r0], -lr
    8dec:	andeq	r9, r0, r2, lsl ip
    8df0:	strdeq	r9, [r0], -r6
    8df4:	ldrdeq	r9, [r0], -sl
    8df8:	ldrdeq	r9, [r0], -ip
    8dfc:	andeq	r9, r0, r6, lsl #26
    8e00:			; <UNDEFINED> instruction: 0x00009ab6
    8e04:	svcmi	0x00f0e92d
    8e08:	cdpmi	6, 8, cr4, cr8, cr1, {4}
    8e0c:	stmmi	r8, {r0, r3, r7, ip, sp, pc}
    8e10:	ldrbtmi	r4, [lr], #-1688	; 0xfffff968
    8e14:	stfmid	f1, [r7, #28]
    8e18:	ldmdapl	r3!, {r0, r1, r4, r7, r9, sl, lr}
    8e1c:			; <UNDEFINED> instruction: 0xf8df2200
    8e20:	ldrbtmi	sl, [sp], #-536	; 0xfffffde8
    8e24:	strvc	pc, [sp, #-1285]	; 0xfffffafb
    8e28:	ldrbtmi	r6, [sl], #26
    8e2c:	ldrbtmi	r4, [fp], #-2947	; 0xfffff47d
    8e30:	strcs	r9, [r0, -r6, lsl #6]
    8e34:	strls	r4, [r0, -fp, lsr #12]
    8e38:			; <UNDEFINED> instruction: 0x46414652
    8e3c:			; <UNDEFINED> instruction: 0xf7fa4658
    8e40:	mcrrne	9, 3, lr, r3, cr14	; <UNPREDICTABLE>
    8e44:	adchi	pc, r7, r0
    8e48:	rscsle	r2, r3, lr, ror #16
    8e4c:	ldmdacs	r6, {r0, r2, r4, sl, fp, ip, lr, pc}^
    8e50:	stmdacs	r8!, {r4, r6, ip, lr, pc}^
    8e54:	adcshi	pc, lr, r0
    8e58:			; <UNDEFINED> instruction: 0xd1292801
    8e5c:	ldrdcc	pc, [r8], -r9
    8e60:	rsble	r2, r6, r0, lsl #22
    8e64:	ldrdcc	pc, [r0], -r9
    8e68:			; <UNDEFINED> instruction: 0xf0402b00
    8e6c:	blmi	1d290ec <EXEC_NAME@@Base+0x1d030e4>
    8e70:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    8e74:	andcc	pc, r0, r9, asr #17
    8e78:	ldmdacs	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8e7c:	ldmdacs	r6!, {r1, r3, r4, r6, r7, ip, lr, pc}^
    8e80:	stmdacs	pc!, {r3, r4, r6, r7, ip, lr, pc}^	; <UNPREDICTABLE>
    8e84:			; <UNDEFINED> instruction: 0xf8d9d114
    8e88:			; <UNDEFINED> instruction: 0xf1093004
    8e8c:			; <UNDEFINED> instruction: 0xb1230404
    8e90:	strtmi	r9, [r0], -r6, lsl #18
    8e94:	blx	1c46e98 <EXEC_NAME@@Base+0x1c20e90>
    8e98:	blmi	1a77380 <EXEC_NAME@@Base+0x1a51378>
    8e9c:	ldmpl	r3!, {r5, r9, sl, lr}^
    8ea0:			; <UNDEFINED> instruction: 0xf7ff6819
    8ea4:	stmdacs	r0, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    8ea8:			; <UNDEFINED> instruction: 0xf04fd0c3
    8eac:			; <UNDEFINED> instruction: 0xe01d34ff
    8eb0:	strcs	r4, [r0, #-2660]	; 0xfffff59c
    8eb4:	orrcs	r4, r0, #100, 16	; 0x640000
    8eb8:	ldrbtcc	pc, [pc], #79	; 8ec0 <ntfs_check_empty_dir@plt+0x5a14>	; <UNPREDICTABLE>
    8ebc:	vtst.8	d21, d16, d17
    8ec0:	stmdavs	r9, {r1, r2, r7, r9, sp}
    8ec4:	orrmi	pc, r0, r1, lsl #2
    8ec8:			; <UNDEFINED> instruction: 0xf8583901
    8ecc:	tstls	r3, r1, lsr #32
    8ed0:	strls	r5, [r0, #-2096]	; 0xfffff7d0
    8ed4:	stmdavs	r5, {r0, r2, r3, r4, r6, r8, fp, lr}
    8ed8:	ldrbtmi	r4, [r9], #-2141	; 0xfffff7a3
    8edc:	strne	lr, [r1, #-2509]	; 0xfffff633
    8ee0:	ldmdbmi	ip, {r3, r4, r5, r6, sl, lr}^
    8ee4:	ldrbtmi	r3, [r9], #-120	; 0xffffff88
    8ee8:	mrc	7, 6, APSR_nzcv, cr12, cr9, {7}
    8eec:	andlt	r4, r9, r0, lsr #12
    8ef0:	svchi	0x00f0e8bd
    8ef4:	mrrcmi	11, 5, r4, r8, cr4
    8ef8:	ldmpl	r3!, {r3, r4, r6, r8, sl, fp, lr}^
    8efc:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    8f00:			; <UNDEFINED> instruction: 0xf007681e
    8f04:	ldmdbmi	r6, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    8f08:	strls	r2, [r4], #-776	; 0xfffffcf8
    8f0c:	addcs	pc, r2, #64, 4
    8f10:	ldrbtmi	r4, [r9], #-3156	; 0xfffff3ac
    8f14:	ldmdbmi	r4, {r0, r8, ip, pc}^
    8f18:			; <UNDEFINED> instruction: 0x9602447c
    8f1c:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    8f20:	andls	r9, r5, r3, lsl #10
    8f24:	rsbseq	pc, r8, r4, lsl #2
    8f28:	mrc	7, 5, APSR_nzcv, cr12, cr9, {7}
    8f2c:			; <UNDEFINED> instruction: 0xf7fa2000
    8f30:	vtst.8	q15, <illegal reg q8.5>, q5
    8f34:			; <UNDEFINED> instruction: 0xf7f90001
    8f38:			; <UNDEFINED> instruction: 0xf8c9ef16
    8f3c:	stmdacs	r0, {r3}
    8f40:	blmi	ffd214 <EXEC_NAME@@Base+0xfd720c>
    8f44:	ldmpl	r4!, {r0, r9, sl, lr}^
    8f48:			; <UNDEFINED> instruction: 0xf8c96820
    8f4c:			; <UNDEFINED> instruction: 0xf7fa000c
    8f50:	stmdacs	r0, {r1, r3, r4, r6, fp, sp, lr, pc}
    8f54:	svcge	0x006df47f
    8f58:	ldmdbmi	fp!, {r0, r1, r2, r9, sl, lr}
    8f5c:	vst2.8	{d22-d23}, [pc :128], r0
    8f60:	vst2.32	{d23-d26}, [pc], r0
    8f64:			; <UNDEFINED> instruction: 0xf04f7216
    8f68:	strdls	r3, [r3], -pc	; <UNPREDICTABLE>
    8f6c:	ldmdbmi	pc!, {r4, r5, r6, fp, ip, lr}	; <UNPREDICTABLE>
    8f70:	stmdavs	r5, {r8, r9, sl, ip, pc}
    8f74:	ldmdami	lr!, {r0, r3, r4, r5, r6, sl, lr}
    8f78:	ldmdbmi	lr!, {r0, r8, ip, pc}
    8f7c:	strls	r4, [r2, #-1144]	; 0xfffffb88
    8f80:	ldrbtmi	r3, [r9], #-120	; 0xffffff88
    8f84:	mcr	7, 4, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    8f88:	ldrdeq	pc, [r8], -r9
    8f8c:	mrc	7, 7, APSR_nzcv, cr8, cr9, {7}
    8f90:	andvc	pc, r8, r9, asr #17
    8f94:			; <UNDEFINED> instruction: 0xf8d9e7aa
    8f98:	strmi	r1, [r4], -r8
    8f9c:	eorsle	r2, r1, r0, lsl #18
    8fa0:	ldrdne	pc, [r0], -r9
    8fa4:	strcs	fp, [r0], #-473	; 0xfffffe27
    8fa8:	stmdami	r7!, {r5, r7, r8, r9, sl, sp, lr, pc}
    8fac:	ldmdbmi	r2!, {r7, r8, r9, sp}
    8fb0:	rsbcs	pc, r2, #64, 4
    8fb4:	ldrbtcc	pc, [pc], #79	; 8fbc <ntfs_check_empty_dir@plt+0x5b10>	; <UNPREDICTABLE>
    8fb8:	ldrbtmi	r5, [r9], #-2096	; 0xfffff7d0
    8fbc:	smlabtvc	r0, sp, r9, lr
    8fc0:	stmdavs	r5, {r1, r2, r3, r5, r8, fp, lr}
    8fc4:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
    8fc8:	strls	r4, [r2, #-1144]	; 0xfffffb88
    8fcc:			; <UNDEFINED> instruction: 0xf7f93078
    8fd0:	str	lr, [fp, sl, ror #28]
    8fd4:	ldrmi	r9, [r8, r7, lsl #22]
    8fd8:			; <UNDEFINED> instruction: 0xf7fa2009
    8fdc:	ldcmi	8, cr14, [sl, #-528]	; 0xfffffdf0
    8fe0:	stmdami	r8!, {r7, r8, r9, sp}
    8fe4:	eorvc	pc, r4, #1325400064	; 0x4f000000
    8fe8:	ldrbtmi	r5, [r8], #-2421	; 0xfffff68b
    8fec:	andne	lr, r0, sp, asr #19
    8ff0:	stmdavs	sp!, {r0, r2, r5, fp, lr}
    8ff4:	ldrbtmi	r4, [r8], #-2341	; 0xfffff6db
    8ff8:	ldrbtmi	r3, [r9], #-120	; 0xffffff88
    8ffc:			; <UNDEFINED> instruction: 0xf7f99502
    9000:			; <UNDEFINED> instruction: 0xe773ee52
    9004:	orrcs	r4, r0, #16, 26	; 0x400
    9008:	vst2.8	{d20-d21}, [pc :128], r1
    900c:	ldmdbpl	r5!, {r0, r1, r5, r9, ip, sp, lr}^
    9010:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    9014:	ldmdami	pc, {ip}	; <UNPREDICTABLE>
    9018:	ldmdbmi	pc, {r0, r2, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
    901c:	rsbscc	r4, r8, r8, ror r4
    9020:	strls	r4, [r2, #-1145]	; 0xfffffb87
    9024:	mrc	7, 1, APSR_nzcv, cr14, cr9, {7}
    9028:	svclt	0x0000e760
    902c:			; <UNDEFINED> instruction: 0x0001ceb2
    9030:	andeq	r0, r0, ip, lsr #6
    9034:			; <UNDEFINED> instruction: 0x0001c4ba
    9038:	andeq	r9, r0, r6, lsl sp
    903c:	andeq	r9, r0, sl, asr ip
    9040:	andeq	r0, r0, r4, lsr r3
    9044:	strdeq	r0, [r0], -r4
    9048:	ldrdeq	r0, [r0], -r8
    904c:	andeq	r9, r0, sl, asr #24
    9050:	strdeq	r9, [r0], -ip
    9054:	ldrdeq	r9, [r0], -lr
    9058:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    905c:	andeq	r8, r0, r6, ror #25
    9060:	andeq	r9, r0, r2, lsl #24
    9064:	andeq	r9, r0, r4, asr #15
    9068:	andeq	r9, r0, r6, lsr #17
    906c:	andeq	r9, r0, r4, lsr fp
    9070:	andeq	r9, r0, r0, ror #14
    9074:	andeq	r9, r0, r2, asr #16
    9078:	andeq	r9, r0, r2, lsl fp
    907c:	strdeq	r9, [r0], -lr
    9080:	andeq	r9, r0, r4, lsl r7
    9084:	andeq	r9, r0, r2, lsl #23
    9088:	andeq	r9, r0, r6, ror #13
    908c:	andeq	r9, r0, sl, asr #15
    9090:	andeq	r9, r0, ip, lsr fp
    9094:	andeq	r9, r0, r0, asr #13
    9098:	andeq	r9, r0, r4, lsr #15
    909c:	svcmi	0x00f0e92d
    90a0:	mrrcmi	6, 8, r4, r8, cr3
    90a4:	ldmdami	r8, {r0, r3, r4, r7, r9, sl, lr}^
    90a8:	ldrbtmi	fp, [ip], #-139	; 0xffffff75
    90ac:			; <UNDEFINED> instruction: 0xf8dd460f
    90b0:			; <UNDEFINED> instruction: 0x4616a050
    90b4:	stmdapl	r3!, {r0, r1, r5, r9, sl, lr}
    90b8:	strcs	r4, [r0], #-2388	; 0xfffff6ac
    90bc:	ldrbtmi	r9, [r9], #-775	; 0xfffffcf9
    90c0:			; <UNDEFINED> instruction: 0xf101681b
    90c4:	andls	r0, r6, #140, 4	; 0xc0000008
    90c8:	movwcs	r9, #777	; 0x309
    90cc:	andcs	r2, r0, #0, 2
    90d0:	stmib	sp, {r2, r8, r9, sl, ip, pc}^
    90d4:	addcs	r1, r0, r0, lsl #4
    90d8:	ldrmi	r9, [sl], -r3, lsl #6
    90dc:	ldrmi	r9, [r9], -r2, lsl #6
    90e0:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    90e4:	cmple	r4, r0, lsl #16
    90e8:	andls	r6, r8, sp, ror r8
    90ec:	stmdbcs	r0, {r0, r3, r5, r6, r9, fp, ip, sp, lr}
    90f0:			; <UNDEFINED> instruction: 0xf8b5d0eb
    90f4:	strmi	ip, [r3], -sl
    90f8:	bl	173920 <EXEC_NAME@@Base+0x14d918>
    90fc:			; <UNDEFINED> instruction: 0xf7f9000c
    9100:	cdpne	15, 0, cr14, cr5, cr8, {5}
    9104:			; <UNDEFINED> instruction: 0xf8dddb6d
    9108:			; <UNDEFINED> instruction: 0xf1ba8020
    910c:	eorle	r0, r3, r0, lsl #30
    9110:			; <UNDEFINED> instruction: 0xf7f94640
    9114:	stmdacs	r9, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    9118:	andcs	sp, r8, #81920	; 0x14000
    911c:	strbmi	r9, [r0], -r6, lsl #18
    9120:	ldmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9124:	stfned	f3, [fp, #640]!	; 0x280
    9128:			; <UNDEFINED> instruction: 0xf1b9441c
    912c:	svclt	0x00180f00
    9130:	andle	r2, sp, r0, lsl #26
    9134:	ldmdale	r9, {r2, r3, r6, r8, sl, lr}^
    9138:	svceq	0x0000f1ba
    913c:	strtmi	sp, [sl], -pc, lsl #2
    9140:			; <UNDEFINED> instruction: 0x46414630
    9144:	stmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9148:	andcs	r1, r0, #1884160	; 0x1cc000
    914c:	cfldr64ne	mvdx5, [lr], {114}	; 0x72
    9150:			; <UNDEFINED> instruction: 0xf7f94640
    9154:			; <UNDEFINED> instruction: 0xe7b8ee16
    9158:	ldrmi	r1, [ip], #-3179	; 0xfffff395
    915c:	blmi	b430f8 <EXEC_NAME@@Base+0xb1d0f0>
    9160:	ldrbtmi	r3, [fp], #-1541	; 0xfffff9fb
    9164:	ldmhi	fp, {r3, r4, fp, sp, lr}
    9168:	stceq	8, cr15, [r5], {70}	; 0x46
    916c:	stccc	8, cr15, [r1], {38}	; 0x26
    9170:			; <UNDEFINED> instruction: 0xf8dbe7e5
    9174:			; <UNDEFINED> instruction: 0xf8d3300c
    9178:	movtlt	r5, #53468	; 0xd0dc
    917c:	ands	r4, r7, pc, asr #12
    9180:	tstle	r3, r5, lsl #22
    9184:			; <UNDEFINED> instruction: 0x3014f8db
    9188:	strle	r0, [pc, #-1371]	; 8c35 <ntfs_check_empty_dir@plt+0x5789>
    918c:	stmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
    9190:	strbmi	r3, [r0], -r1, lsl #8
    9194:	svc	0x00acf7f9
    9198:	teqlt	pc, r4, lsl #8
    919c:	stmdale	fp!, {r2, r3, r4, r5, r7, r9, lr}
    91a0:	strbmi	r1, [r1], -r2, asr #24
    91a4:	ldrmi	r4, [r6], #-1584	; 0xfffff9d0
    91a8:	mcr	7, 1, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    91ac:	cmnlt	sp, sp, lsr #16
    91b0:	blcs	123364 <EXEC_NAME@@Base+0xfd35c>
    91b4:			; <UNDEFINED> instruction: 0xf8dbd1e4
    91b8:			; <UNDEFINED> instruction: 0xf8d3300c
    91bc:	blcs	15524 <nf_ns_user_prefix@@Base+0x2d64>
    91c0:			; <UNDEFINED> instruction: 0xf8dbd0f4
    91c4:	ldrbeq	r3, [sl], #-20	; 0xffffffec
    91c8:	stmdavs	sp!, {r5, r6, r7, sl, ip, lr, pc}
    91cc:	mvnle	r2, r0, lsl #26
    91d0:	strtmi	r9, [r0], -r7, lsl #22
    91d4:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    91d8:			; <UNDEFINED> instruction: 0xd110429a
    91dc:	pop	{r0, r1, r3, ip, sp, pc}
    91e0:			; <UNDEFINED> instruction: 0xf7f98ff0
    91e4:	stmdavs	r4, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    91e8:	ldrb	r4, [r1, r4, ror #4]!
    91ec:			; <UNDEFINED> instruction: 0xf06f4640
    91f0:			; <UNDEFINED> instruction: 0xf7f90421
    91f4:	strb	lr, [fp, r6, asr #27]!
    91f8:	strteq	pc, [r1], #-111	; 0xffffff91
    91fc:			; <UNDEFINED> instruction: 0xf7f9e7e8
    9200:	svclt	0x0000ee32
    9204:	andeq	ip, r1, sl, lsl ip
    9208:	andeq	r0, r0, ip, ror #5
    920c:	andeq	r9, r0, lr, lsl r6
    9210:	andeq	r9, r0, lr, lsr #20
    9214:	push	{r6, r7, r8, ip, sp, pc}
    9218:			; <UNDEFINED> instruction: 0x460541f0
    921c:			; <UNDEFINED> instruction: 0x46982010
    9220:			; <UNDEFINED> instruction: 0x460f4616
    9224:	ldc	7, cr15, [lr, #996]	; 0x3e4
    9228:	cmplt	r0, r4, lsl #12
    922c:			; <UNDEFINED> instruction: 0x3090f8d5
    9230:	stmib	r4, {sp}^
    9234:	stmib	r4, {r1, r8, r9, sl, sp, lr}^
    9238:			; <UNDEFINED> instruction: 0xf8c53800
    923c:	pop	{r4, r7, lr}
    9240:			; <UNDEFINED> instruction: 0xf04f81f0
    9244:	udf	#41743	; 0xa30f
    9248:	rscscc	pc, pc, pc, asr #32
    924c:	svclt	0x00004770
    9250:	push	{r0, r1, r2, r4, r6, r8, r9, fp, lr}
    9254:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    9258:	adclt	r4, r1, r6, asr ip
    925c:	strmi	r4, [r8], -r6, lsl #12
    9260:			; <UNDEFINED> instruction: 0xf8534615
    9264:			; <UNDEFINED> instruction: 0xf8d99004
    9268:	tstls	pc, #0
    926c:	stmia	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9270:	strmi	r4, [r2], r7, lsl #12
    9274:	suble	r2, r4, r0, lsl #16
    9278:	ldrdhi	pc, [r0], -r0
    927c:			; <UNDEFINED> instruction: 0x3090f8d6
    9280:	strpl	pc, [r0], #24
    9284:	strbmi	fp, [r4], -r8, lsl #30
    9288:	ldmvs	sl, {r0, r1, r3, r6, r8, ip, sp, pc}^
    928c:			; <UNDEFINED> instruction: 0xd1034294
    9290:	ldmvs	sl, {r6, sp, lr, pc}^
    9294:	eorsle	r4, sp, r2, lsr #5
    9298:	blcs	2330c <nf_ns_user_prefix@@Base+0x10b4c>
    929c:			; <UNDEFINED> instruction: 0xf10dd1f9
    92a0:	bmi	114bef8 <EXEC_NAME@@Base+0x1125ef0>
    92a4:	strls	r2, [r1], #-869	; 0xfffffc9b
    92a8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    92ac:	andls	r4, r0, #88, 12	; 0x5800000
    92b0:			; <UNDEFINED> instruction: 0xf7fa2201
    92b4:			; <UNDEFINED> instruction: 0x4658e8d8
    92b8:			; <UNDEFINED> instruction: 0xf7f92101
    92bc:	strmi	lr, [r2], r6, lsl #29
    92c0:	eorsle	r2, r6, r0, lsl #16
    92c4:	ldrbtmi	r4, [r9], #-2365	; 0xfffff6c3
    92c8:	stmia	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    92cc:	stmdacs	r0, {r0, r1, r9, sl, lr}
    92d0:			; <UNDEFINED> instruction: 0x4640d038
    92d4:	pkhbtmi	r4, r0, r8, lsl #15
    92d8:	eorsle	r2, r7, r0, lsl #16
    92dc:			; <UNDEFINED> instruction: 0xf7f92010
    92e0:	stmdacs	r0, {r1, r6, r8, sl, fp, sp, lr, pc}
    92e4:			; <UNDEFINED> instruction: 0xf8d6d032
    92e8:	stcne	0, cr2, [fp], #-576	; 0xfffffdc0
    92ec:	stmdage	r1, {r6, r7, r8, fp, sp, lr, pc}
    92f0:	svclt	0x001846c2
    92f4:	sbcvs	r2, r4, r1, lsl #6
    92f8:			; <UNDEFINED> instruction: 0xf8c66002
    92fc:			; <UNDEFINED> instruction: 0xb1a30090
    9300:	bls	7e13c4 <EXEC_NAME@@Base+0x7bb3bc>
    9304:			; <UNDEFINED> instruction: 0xf8d94650
    9308:	addsmi	r3, sl, #0
    930c:	eorlt	sp, r1, sp, asr #2
    9310:	svchi	0x00f0e8bd
    9314:	ldrdge	pc, [r8], -r3
    9318:	svclt	0x00181c2b
    931c:			; <UNDEFINED> instruction: 0xf1ba2301
    9320:	svclt	0x00080f00
    9324:	blcs	11f2c <_IO_stdin_used@@Base+0x444>
    9328:	ldrtmi	sp, [r8], -sl, ror #3
    932c:	stc	7, cr15, [r8, #-996]!	; 0xfffffc1c
    9330:			; <UNDEFINED> instruction: 0xf8d6e7e7
    9334:	ldrbeq	r3, [sl, r4, lsl #1]
    9338:			; <UNDEFINED> instruction: 0xf043d50e
    933c:			; <UNDEFINED> instruction: 0xf8c60301
    9340:	ldrb	r3, [r2, r4, lsl #1]!
    9344:	svc	0x0016f7f9
    9348:	andvs	r2, r3, r0, asr r3
    934c:			; <UNDEFINED> instruction: 0xf04f4650
    9350:			; <UNDEFINED> instruction: 0xf7f90a00
    9354:			; <UNDEFINED> instruction: 0xe7e8ed9a
    9358:			; <UNDEFINED> instruction: 0xf44f4c19
    935c:	ldcmi	3, cr7, [r9, #-512]	; 0xfffffe00
    9360:	adcscc	pc, sp, #64, 4
    9364:			; <UNDEFINED> instruction: 0xf8df447c
    9368:	ldrbtmi	ip, [sp], #-96	; 0xffffffa0
    936c:	ldrbtmi	r3, [ip], #1176	; 0x498
    9370:	andlt	pc, r8, sp, asr #17
    9374:			; <UNDEFINED> instruction: 0xf8cd4629
    9378:			; <UNDEFINED> instruction: 0xf8cdc004
    937c:	strtmi	sl, [r0], -r0
    9380:	ldc	7, cr15, [r0], {249}	; 0xf9
    9384:	stc	7, cr15, [r4, #996]!	; 0x3e4
    9388:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    938c:	strtmi	r2, [r9], -r0, lsl #7
    9390:			; <UNDEFINED> instruction: 0xf8cd44fc
    9394:	vhadd.s8	d26, d0, d0
    9398:	stmib	sp, {r1, r2, r3, r4, r5, r7, r9, ip, sp}^
    939c:	strtmi	ip, [r0], -r1
    93a0:	stc	7, cr15, [r0], {249}	; 0xf9
    93a4:	ldrdcc	pc, [r4], r6
    93a8:			; <UNDEFINED> instruction: 0xf7f9e7c7
    93ac:	svclt	0x0000ed5c
    93b0:	andeq	ip, r1, lr, ror #20
    93b4:	andeq	r0, r0, ip, ror #5
    93b8:	andeq	r9, r0, lr, lsl r9
    93bc:	ldrdeq	r9, [r0], -r2
    93c0:	andeq	r9, r0, r8, ror r3
    93c4:	andeq	r9, r0, sl, asr r4
    93c8:	andeq	r9, r0, r2, lsr r8
    93cc:	andeq	r9, r0, ip, lsr #16
    93d0:			; <UNDEFINED> instruction: 0xf8d0b538
    93d4:			; <UNDEFINED> instruction: 0xb1744090
    93d8:	ldmib	r4, {r0, r2, r9, sl, lr}^
    93dc:	ldrmi	r4, [r0], -r0, lsl #4
    93e0:			; <UNDEFINED> instruction: 0xf7f9b10a
    93e4:			; <UNDEFINED> instruction: 0xf8d5ed52
    93e8:			; <UNDEFINED> instruction: 0xf7f90090
    93ec:			; <UNDEFINED> instruction: 0xf8c5ecca
    93f0:	stccs	0, cr4, [r0], {144}	; 0x90
    93f4:	ldfltd	f5, [r8, #-964]!	; 0xfffffc3c
    93f8:	ldrlt	fp, [r8, #-824]!	; 0xfffffcc8
    93fc:	andscs	r4, r0, r4, lsl #12
    9400:	ldc	7, cr15, [r0], #996	; 0x3e4
    9404:			; <UNDEFINED> instruction: 0xf8d4b170
    9408:	andscs	r1, r8, #144	; 0x90
    940c:	vqdmlsl.s<illegal width 8>	q10, d8, d15
    9410:	sbcvs	r0, r2, r0, lsl #4
    9414:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    9418:	msrvc	CPSR_sc, #12582912	; 0xc00000
    941c:	andeq	lr, lr, r0, lsl #17
    9420:	addseq	pc, r0, r4, asr #17
    9424:			; <UNDEFINED> instruction: 0xf7f92010
    9428:			; <UNDEFINED> instruction: 0xb168ec9e
    942c:			; <UNDEFINED> instruction: 0x1090f8d4
    9430:	strpl	pc, [r0, #79]	; 0x4f
    9434:	andcs	r4, r0, #6144	; 0x1800
    9438:	ldrbtmi	r6, [fp], #-197	; 0xffffff3b
    943c:	msrvc	CPSR_sc, #12582912	; 0xc00000
    9440:	andeq	lr, lr, r0, lsl #17
    9444:	addseq	pc, r0, r4, asr #17
    9448:			; <UNDEFINED> instruction: 0x4770bd38
    944c:	andeq	fp, r1, r6, asr #29
    9450:	andeq	fp, r1, r2, lsr #29
    9454:	push	{r0, r3, r5, r9, fp, lr}
    9458:	ldrbtmi	r4, [sl], #-1008	; 0xfffffc10
    945c:	addslt	r4, pc, r8, lsr #24
    9460:	vmla.i8	q11, q0, <illegal reg q5.5>
    9464:	ldmdbpl	r5, {r2, r8, r9, sl, lr}
    9468:	stmdavs	sl!, {r0, r1, r3, r4, r5, r9, lr}
    946c:	andsle	r9, fp, sp, lsl r2
    9470:	stmdbhi	r0, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
    9474:			; <UNDEFINED> instruction: 0xf1b9460e
    9478:	svclt	0x00080f00
    947c:	svceq	0x0005f1b8
    9480:			; <UNDEFINED> instruction: 0xf413d012
    9484:	tstle	r8, r0, lsl #9
    9488:	svceq	0x0000f1b9
    948c:			; <UNDEFINED> instruction: 0xf1b8bf08
    9490:	movwle	r0, #44816	; 0xaf10
    9494:			; <UNDEFINED> instruction: 0xf7f94608
    9498:	stmdacc	r4, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    949c:	movweq	pc, #16432	; 0x4030	; <UNPREDICTABLE>
    94a0:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    94a4:	and	r2, r0, r0, lsl #8
    94a8:	bls	7524b4 <EXEC_NAME@@Base+0x72c4ac>
    94ac:	stmdavs	fp!, {r5, r9, sl, lr}
    94b0:			; <UNDEFINED> instruction: 0xd121429a
    94b4:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    94b8:	bge	6a480 <EXEC_NAME@@Base+0x44478>
    94bc:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    94c0:	stmdacs	r0, {r2, r9, sl, lr}
    94c4:	stmdavs	r4, {r0, r4, r5, r6, r7, ip, lr, pc}
    94c8:	cmnlt	ip, r1, lsl #16
    94cc:	bge	9acd8 <EXEC_NAME@@Base+0x74cd0>
    94d0:			; <UNDEFINED> instruction: 0x47a04630
    94d4:	blls	1b7a7c <EXEC_NAME@@Base+0x191a74>
    94d8:	vst2.8	{d9-d10}, [r3], r1
    94dc:			; <UNDEFINED> instruction: 0xf5a34370
    94e0:	vld2.32	{d4-d7}, [r3], r0
    94e4:	blx	fecda2ec <EXEC_NAME@@Base+0xfecb42e4>
    94e8:	stmdbeq	r4!, {r0, r1, r7, sl, ip, sp, lr, pc}^
    94ec:	mcrr	7, 15, pc, r8, cr9	; <UNPREDICTABLE>
    94f0:	stmdals	r1, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    94f4:	ldrb	r2, [r9, r0, lsl #8]!
    94f8:	ldc	7, cr15, [r4], #996	; 0x3e4
    94fc:	andeq	ip, r1, sl, ror #16
    9500:	andeq	r0, r0, ip, ror #5
    9504:			; <UNDEFINED> instruction: 0x3094f8d0
    9508:	stmib	r2, {r0, r1, r3, r8, fp, ip, sp, pc}^
    950c:			; <UNDEFINED> instruction: 0xf8d01318
    9510:	swpblt	r3, ip, [r3]	; <UNPREDICTABLE>
    9514:	ldmdbvs	r1, {r0, r1, r9, sl, fp, sp, lr}
    9518:	vst2.<illegal width 64>	{d4-d7}, [r1 :64], fp
    951c:	vbic.i32	q10, #176	; 0x000000b0
    9520:	movwmi	r0, #45832	; 0xb308
    9524:			; <UNDEFINED> instruction: 0xf8d06113
    9528:	smlatblt	fp, r0, r0, r3
    952c:	orrsvs	r6, r3, r3, lsl #27
    9530:	ldrdcc	pc, [r4], r0	; <UNPREDICTABLE>
    9534:	stfvsp	f3, [r3, #44]	; 0x2c
    9538:			; <UNDEFINED> instruction: 0x477061d3
    953c:	svclt	0x00004770
    9540:	ldclt	7, cr15, [ip], {249}	; 0xf9
    9544:	push	{r0, r1, r3, fp, sp, lr}
    9548:	blcs	9d510 <EXEC_NAME@@Base+0x77508>
    954c:	strmi	fp, [sl], fp, lsl #1
    9550:	movwls	r4, #5636	; 0x1604
    9554:	ldmib	r1, {r2, r8, ip, lr, pc}^
    9558:	tstmi	r3, #134217728	; 0x8000000
    955c:	adcshi	pc, r9, r0
    9560:			; <UNDEFINED> instruction: 0xf7f92030
    9564:	strmi	lr, [r6], -r2, lsl #27
    9568:			; <UNDEFINED> instruction: 0x96062030
    956c:	ldcl	7, cr15, [ip, #-996]!	; 0xfffffc1c
    9570:	svclt	0x00182800
    9574:	strmi	r2, [r5], -r0, lsl #28
    9578:			; <UNDEFINED> instruction: 0xf0009007
    957c:			; <UNDEFINED> instruction: 0xf10480dc
    9580:	blvs	90c248 <EXEC_NAME@@Base+0x8e6240>
    9584:	eorsle	r2, r9, r0, lsl #24
    9588:	ldrdeq	lr, [r8, -r4]
    958c:	movwcs	lr, #35290	; 0x89da
    9590:	svclt	0x00084299
    9594:			; <UNDEFINED> instruction: 0xd1514290
    9598:	stmdals	r1, {r0, r5, fp, sp, lr}
    959c:	movwcs	lr, #18900	; 0x49d4
    95a0:	ldmib	sl, {r0, r7, r9, lr}^
    95a4:	suble	r8, pc, r2, lsl #18
    95a8:	bl	1cdaab8 <EXEC_NAME@@Base+0x1cb4ab0>
    95ac:	blle	11499d8 <EXEC_NAME@@Base+0x11239d0>
    95b0:	ldrdeq	lr, [r4, -sl]
    95b4:			; <UNDEFINED> instruction: 0x6702e9d4
    95b8:	bl	1c5a080 <EXEC_NAME@@Base+0x1c34078>
    95bc:	blle	74a9e0 <EXEC_NAME@@Base+0x7249d8>
    95c0:	bl	1c5a008 <EXEC_NAME@@Base+0x1c34000>
    95c4:	svclt	0x00ac0503
    95c8:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    95cc:			; <UNDEFINED> instruction: 0xf0054546
    95d0:	bl	1dca9dc <EXEC_NAME@@Base+0x1da49d4>
    95d4:	svclt	0x00b80c09
    95d8:	cfstr32cs	mvfx2, [r0, #-0]
    95dc:	addsmi	sp, r0, #1073741851	; 0x4000001b
    95e0:	movweq	lr, #15217	; 0x3b71
    95e4:	addshi	pc, lr, r0, lsl #5
    95e8:	stfeqd	f7, [r1], {16}
    95ec:	mvfeqsm	f7, f1
    95f0:	bl	1ddab10 <EXEC_NAME@@Base+0x1db4b08>
    95f4:	blle	1eca220 <EXEC_NAME@@Base+0x1ea4218>
    95f8:	vmlsgt.f16	s28, s5, s8	; <UNPREDICTABLE>
    95fc:	blcs	b0208 <EXEC_NAME@@Base+0x8a200>
    9600:	ldm	sl!, {r1, r4, ip, lr, pc}
    9604:	stcls	0, cr0, [r6, #-60]	; 0xffffffc4
    9608:	strgt	r4, [pc], #-1580	; 9610 <ntfs_check_empty_dir@plt+0x6164>
    960c:			; <UNDEFINED> instruction: 0x000fe8ba
    9610:	ldm	sl, {r0, r1, r2, r3, sl, lr, pc}
    9614:	stm	r4, {r0, r1, r2, r3}
    9618:			; <UNDEFINED> instruction: 0xf8db000f
    961c:	adcvs	r3, fp, #0
    9620:			; <UNDEFINED> instruction: 0xf8cb2300
    9624:	movwls	r5, #24576	; 0x6000
    9628:			; <UNDEFINED> instruction: 0xf7f99806
    962c:	stmdals	r7, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    9630:	bl	fe9c761c <EXEC_NAME@@Base+0xfe9a1614>
    9634:	andlt	r2, fp, r0
    9638:	svchi	0x00f0e8bd
    963c:	ldrdhi	pc, [r8], -r4	; <UNPREDICTABLE>
    9640:	bleq	a45a58 <EXEC_NAME@@Base+0xa1fa50>
    9644:	ldr	r4, [sp, r4, asr #12]
    9648:	mvnscc	pc, r8, lsl r1	; <UNPREDICTABLE>
    964c:			; <UNDEFINED> instruction: 0xf1499104
    9650:	strdls	r3, [r5, -pc]
    9654:	ldrdeq	lr, [r4, -sp]
    9658:	bl	1cda068 <EXEC_NAME@@Base+0x1cb4060>
    965c:	blle	ffb49a68 <EXEC_NAME@@Base+0xffb23a60>
    9660:	ldrdeq	lr, [r2, -r4]
    9664:			; <UNDEFINED> instruction: 0x6704e9da
    9668:	ldrbcc	pc, [pc, #272]!	; 9780 <ntfs_check_empty_dir@plt+0x62d4>	; <UNPREDICTABLE>
    966c:	stmib	sp, {r3, r8, sl, ip, pc}^
    9670:	stmdbls	r3, {r1, r8}
    9674:	ldrbcc	pc, [pc, #321]!	; 97bd <ntfs_check_empty_dir@plt+0x6311>	; <UNPREDICTABLE>
    9678:	ldmib	sp, {r0, r3, r8, sl, ip, pc}^
    967c:	addmi	r0, r6, #8, 2
    9680:	tsteq	r1, r7, ror fp
    9684:	ldmib	sp, {r1, r3, r4, r5, r7, r8, r9, fp, ip, lr, pc}^
    9688:	strmi	r0, [r0, #258]	; 0x102
    968c:	tsteq	r1, r9, ror fp
    9690:	adcsmi	sp, r2, #13312	; 0x3400
    9694:	tsteq	r7, r3, ror fp
    9698:	ldmib	sp, {r1, r2, r6, r7, r9, fp, ip, lr, pc}^
    969c:	strbmi	r0, [r0, #-258]	; 0xfffffefe
    96a0:	tsteq	r9, r1, ror fp
    96a4:	ldmib	sp, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    96a8:	stmib	sl, {r1, r8}^
    96ac:	addsmi	r0, r6, #-2147483648	; 0x80000000
    96b0:	tsteq	r3, r7, ror fp
    96b4:	stmib	sl, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    96b8:	bvs	fe8d22d0 <EXEC_NAME@@Base+0xfe8ac2c8>
    96bc:			; <UNDEFINED> instruction: 0xf8cb4620
    96c0:			; <UNDEFINED> instruction: 0xf7f93000
    96c4:			; <UNDEFINED> instruction: 0xf8daeb5e
    96c8:			; <UNDEFINED> instruction: 0xf8db3000
    96cc:	movwls	r4, #4096	; 0x1000
    96d0:	ldmib	r1, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    96d4:			; <UNDEFINED> instruction: 0xf06f2304
    96d8:			; <UNDEFINED> instruction: 0xf04f4100
    96dc:	addmi	r3, fp, #255	; 0xff
    96e0:	addmi	fp, r2, #8, 30
    96e4:	svcge	0x003cf47f
    96e8:	stmib	sp, {r8, r9, sp}^
    96ec:	strb	r3, [r6, -r6, lsl #6]
    96f0:	cfmadd32ls	mvax1, mvfx4, mvfx7, mvfx7
    96f4:			; <UNDEFINED> instruction: 0xf118cf0f
    96f8:			; <UNDEFINED> instruction: 0x46b03bff
    96fc:	ldmibcc	pc!, {r0, r3, r6, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9700:	svcgt	0x000fc60f
    9704:	ldm	r7, {r0, r1, r2, r3, r9, sl, lr, pc}
    9708:	stm	r6, {r0, r1, r2, r3}
    970c:	bvs	fe8c9750 <EXEC_NAME@@Base+0xfe8a3748>
    9710:	vmlsgt.f16	s28, s5, s16	; <UNPREDICTABLE>
    9714:	stmdblt	r4, {r2, r6, r7, r8, fp, sp, lr, pc}
    9718:	eorcc	pc, r8, r8, asr #17
    971c:	eorhi	pc, r8, r4, asr #17
    9720:	str	r9, [sp, r7, lsl #10]
    9724:	mvnscc	pc, #24, 2
    9728:	ldrdhi	pc, [r8], -r4	; <UNPREDICTABLE>
    972c:			; <UNDEFINED> instruction: 0xf1496123
    9730:	strdvs	r3, [r3, #-63]!	; 0xffffffc1
    9734:	ldrtmi	lr, [r0], -r4, lsl #15
    9738:	bl	8c7724 <EXEC_NAME@@Base+0x8a171c>
    973c:			; <UNDEFINED> instruction: 0xf7f94628
    9740:			; <UNDEFINED> instruction: 0xf06feb20
    9744:	ldrb	r0, [r6, -r4, lsr #32]!
    9748:	ldrdcs	pc, [ip], r0
    974c:	ldrblt	r4, [r0, #-2848]!	; 0xfffff4e0
    9750:	addlt	r4, r2, fp, ror r4
    9754:	strmi	r4, [ip], -r5, lsl #12
    9758:	stmibvs	r3!, {r1, r3, r4, r8, r9, fp, ip, sp, pc}
    975c:	stmdbvs	r9!, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    9760:			; <UNDEFINED> instruction: 0xf00868a0
    9764:	stmiavs	fp!, {r0, r1, r4, r7, fp, ip, sp, lr, pc}^
    9768:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    976c:	addeq	lr, r1, r3, lsl #22
    9770:	addsmi	fp, r4, #-2147483632	; 0x80000010
    9774:	and	sp, ip, r3, lsl #2
    9778:	mulle	r9, ip, r2
    977c:	ldmdavs	r3, {r1, r3, r4, r9, sl, lr}^
    9780:	mvnsle	r2, r0, lsl #22
    9784:	andlt	r4, r2, r0, lsr #12
    9788:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    978c:	blt	ffdc7778 <EXEC_NAME@@Base+0xffda1770>
    9790:	stmdavs	r3!, {r4, r8, sl, fp, ip}^
    9794:	strtmi	r6, [r0], -r3
    9798:	pop	{r1, ip, sp, pc}
    979c:			; <UNDEFINED> instruction: 0xf7f94070
    97a0:	bmi	33835c <EXEC_NAME@@Base+0x312354>
    97a4:	stmvs	r8, {r9, sl, sp}
    97a8:	ldmpl	fp, {r0, r8, sp}
    97ac:	stmib	sp, {r1, r3, r9, fp, lr}^
    97b0:	ldrbtmi	r0, [sl], #-1536	; 0xfffffa00
    97b4:			; <UNDEFINED> instruction: 0xf7f96818
    97b8:	bfi	lr, r4, (invalid: 26:14)
    97bc:	vqdmulh.s<illegal width 8>	d20, d0, d7
    97c0:	stmdbmi	r7, {r0, r3, r5, r6, r9, ip}
    97c4:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    97c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    97cc:	mrc	7, 2, APSR_nzcv, cr0, cr9, {7}
    97d0:	andeq	ip, r1, r4, ror r5
    97d4:	andeq	r0, r0, r4, lsl #6
    97d8:	muleq	r0, r6, r6
    97dc:	andeq	r9, r0, lr, lsr r6
    97e0:	muleq	r0, r0, r6
    97e4:	muleq	r0, r6, r6
    97e8:	eorscs	fp, r0, #208, 10	; 0x34000000
    97ec:	strmi	r4, [r8], -r4, lsl #12
    97f0:			; <UNDEFINED> instruction: 0xf7f92100
    97f4:	ldmib	r4, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    97f8:	ldmib	r4, {r2, r8, r9, sl, sp, lr}^
    97fc:	strmi	r2, [r3], -r2, lsl #2
    9800:			; <UNDEFINED> instruction: 0x0000f9b4
    9804:	smlabtcs	r2, r3, r9, lr
    9808:	b	15a1870 <EXEC_NAME@@Base+0x157b868>
    980c:	svclt	0x00040007
    9810:	rscscc	pc, pc, #79	; 0x4f
    9814:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
    9818:	ldmibne	r2, {r1, r2, ip, lr, pc}
    981c:	tsteq	r1, r7, asr #22
    9820:	rscscc	pc, pc, #-2147483644	; 0x80000004
    9824:	mvnscc	pc, r1, asr #2
    9828:	stmib	r3, {r5, r7, r8, fp, sp, lr}^
    982c:	orrsvs	r2, r8, r4, lsl #2
    9830:	svclt	0x0000bdd0
    9834:	bvs	fe136d1c <EXEC_NAME@@Base+0xfe110d14>
    9838:	svclt	0x0028428c
    983c:	andsle	r2, r2, #0
    9840:	svclt	0x00082c00
    9844:	strvs	pc, [r0], #1103	; 0x44f
    9848:	stmdble	r3, {r0, r5, r7, r9, lr}
    984c:	ble	2d4854 <EXEC_NAME@@Base+0x2ae84c>
    9850:	ldrbtcc	pc, [pc], #79	; 9858 <ntfs_check_empty_dir@plt+0x63ac>	; <UNPREDICTABLE>
    9854:	strtmi	r4, [r1], -r5, lsl #12
    9858:			; <UNDEFINED> instruction: 0xf7f96a00
    985c:			; <UNDEFINED> instruction: 0xb128eb28
    9860:	andcs	r6, r0, r8, lsr #4
    9864:	lfmlt	f6, 4, [r8, #-688]!	; 0xfffffd50
    9868:	strb	r0, [sp, r4, rrx]!
    986c:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    9870:	rscscc	pc, pc, pc, asr #32
    9874:	cfldrslt	mvf6, [r8, #-172]!	; 0xffffff54
    9878:	svcmi	0x00f0e92d
    987c:	addlt	r4, r3, r2, lsl #13
    9880:			; <UNDEFINED> instruction: 0x46154618
    9884:	pkhbtmi	r4, r8, pc, lsl #12	; <UNPREDICTABLE>
    9888:	ldc	7, cr15, [r2], #-996	; 0xfffffc1c
    988c:			; <UNDEFINED> instruction: 0xf8da4606
    9890:			; <UNDEFINED> instruction: 0xf1c60000
    9894:	bl	14c49c <EXEC_NAME@@Base+0x126494>
    9898:	strmi	r0, [r1, #2315]	; 0x90b
    989c:			; <UNDEFINED> instruction: 0xf8d8d824
    98a0:	bne	b6d8a8 <EXEC_NAME@@Base+0xb478a0>
    98a4:	andeq	lr, r5, #173056	; 0x2a400
    98a8:			; <UNDEFINED> instruction: 0x464c1c53
    98ac:	addsmi	r4, ip, #855638016	; 0x33000000
    98b0:	sfmcs	f5, 1, [r0], {3}
    98b4:			; <UNDEFINED> instruction: 0xf04fda26
    98b8:			; <UNDEFINED> instruction: 0x462134ff
    98bc:			; <UNDEFINED> instruction: 0xf7f99201
    98c0:			; <UNDEFINED> instruction: 0x4603eaf6
    98c4:			; <UNDEFINED> instruction: 0xf8d8b1d0
    98c8:	bl	fe94d8d0 <EXEC_NAME@@Base+0xfe9278c8>
    98cc:	stmdbne	r0!, {r0, r3, r8, sl}^
    98d0:	andcc	pc, r0, sl, asr #17
    98d4:	ldrmi	r4, [r8], #-1065	; 0xfffffbd7
    98d8:	ldrmi	r9, [r9], #-2561	; 0xfffff5ff
    98dc:	stmdbeq	fp, {r8, r9, fp, sp, lr, pc}
    98e0:	b	ec78cc <EXEC_NAME@@Base+0xea18c4>
    98e4:	andmi	pc, r0, r8, asr #17
    98e8:			; <UNDEFINED> instruction: 0x46394632
    98ec:			; <UNDEFINED> instruction: 0xf7f94648
    98f0:			; <UNDEFINED> instruction: 0xf109ec6c
    98f4:	eorcs	r3, pc, #-67108861	; 0xfc000003
    98f8:	stccs	8, cr15, [r1], {9}
    98fc:	andlt	r4, r3, r8, lsl r6
    9900:	svchi	0x00f0e8bd
    9904:	ldrb	r0, [r2, r4, rrx]
    9908:			; <UNDEFINED> instruction: 0x460cb538
    990c:			; <UNDEFINED> instruction: 0xf7f94605
    9910:	strtmi	lr, [r3], -lr, ror #20
    9914:			; <UNDEFINED> instruction: 0xf8432100
    9918:	ldrmi	r0, [r8], -r8, lsl #22
    991c:	b	fea47908 <EXEC_NAME@@Base+0xfea21900>
    9920:	movwcs	r4, #2308	; 0x904
    9924:	strtmi	r4, [r2], -r8, lsr #12
    9928:	ldrbtmi	r6, [r9], #-931	; 0xfffffc5d
    992c:	ldrhtmi	lr, [r8], -sp
    9930:	bllt	194594c <EXEC_NAME@@Base+0x191f944>
    9934:	andeq	r0, r0, fp
    9938:	bmi	99c5d4 <EXEC_NAME@@Base+0x9765cc>
    993c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    9940:	strdlt	r4, [r9], r0
    9944:	pkhbtmi	r5, fp, fp, lsl #17
    9948:	ldmdavs	fp, {r0, r8, r9, ip, pc}
    994c:			; <UNDEFINED> instruction: 0xf0059307
    9950:	strmi	pc, [r6], -pc, asr #22
    9954:	b	12c7940 <EXEC_NAME@@Base+0x12a1938>
    9958:	ldrdcc	pc, [r0], -fp
    995c:	eorle	r4, ip, r3, lsl #5
    9960:	streq	pc, [r0, #-262]!	; 0xfffffefa
    9964:	beq	245d98 <EXEC_NAME@@Base+0x21fd90>
    9968:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    996c:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    9970:	vst1.8	{d20-d22}, [pc :128], r8
    9974:			; <UNDEFINED> instruction: 0xf7f9777a
    9978:			; <UNDEFINED> instruction: 0xf8dbea22
    997c:	stmiblt	fp, {r3, r4, r5, ip, sp}^
    9980:	ldrsbtne	pc, [r4], r6	; <UNPREDICTABLE>
    9984:	ldrdeq	pc, [r0], -fp
    9988:	mcrr	7, 15, pc, r2, cr9	; <UNPREDICTABLE>
    998c:	strbmi	r2, [r8], -r0, lsl #2
    9990:	bl	54797c <EXEC_NAME@@Base+0x521974>
    9994:	movwmi	lr, #14813	; 0x39dd
    9998:	strtmi	r4, [r9], -r2, asr #12
    999c:	strcc	r4, [r1], #-1616	; 0xfffff9b0
    99a0:	vqrdmulh.s<illegal width 8>	d15, d3, d7
    99a4:	movwmi	lr, #22989	; 0x59cd
    99a8:	mrrc	7, 15, pc, ip, cr9	; <UNPREDICTABLE>
    99ac:	ldrsbtcc	pc, [r8], -fp	; <UNPREDICTABLE>
    99b0:	rscle	r2, r5, r0, lsl #22
    99b4:			; <UNDEFINED> instruction: 0xf7f94628
    99b8:	blls	83f08 <EXEC_NAME@@Base+0x5df00>
    99bc:	ldmdavs	fp, {r0, r1, r2, r9, fp, ip, pc}
    99c0:			; <UNDEFINED> instruction: 0xd102429a
    99c4:	pop	{r0, r3, ip, sp, pc}
    99c8:			; <UNDEFINED> instruction: 0xf7f98ff0
    99cc:	svclt	0x0000ea4c
    99d0:	andeq	ip, r1, r8, lsl #7
    99d4:	andeq	r0, r0, ip, ror #5
    99d8:			; <UNDEFINED> instruction: 0xf100b5f8
    99dc:			; <UNDEFINED> instruction: 0xf1020520
    99e0:	ldrmi	r0, [r6], -r8, lsl #8
    99e4:	strmi	r4, [pc], -r8, lsr #12
    99e8:	stmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99ec:	strtmi	r2, [r0], -r1, lsl #6
    99f0:			; <UNDEFINED> instruction: 0xf7f963b3
    99f4:			; <UNDEFINED> instruction: 0x4628e952
    99f8:	ldmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99fc:	ldrtmi	r2, [r8], -r0, lsl #4
    9a00:			; <UNDEFINED> instruction: 0xf0054611
    9a04:			; <UNDEFINED> instruction: 0x4620fafb
    9a08:	ldrhtmi	lr, [r8], #141	; 0x8d
    9a0c:	blt	1b479f8 <EXEC_NAME@@Base+0x1b219f0>
    9a10:			; <UNDEFINED> instruction: 0x4604b570
    9a14:			; <UNDEFINED> instruction: 0x46167810
    9a18:	movwlt	r4, #1549	; 0x60d
    9a1c:	andcc	r7, r1, #5439488	; 0x530000
    9a20:	bl	ff035ef4 <EXEC_NAME@@Base+0xff00feec>
    9a24:	ldrmi	r1, [r8], #-64	; 0xffffffc0
    9a28:	svccc	0x0001f812
    9a2c:	mvnsle	r2, r0, lsl #22
    9a30:	stmiavs	r1!, {r3, r5, sl, lr}
    9a34:			; <UNDEFINED> instruction: 0xff2af007
    9a38:			; <UNDEFINED> instruction: 0xf8536863
    9a3c:	ldmdblt	r4, {r0, r5, lr}
    9a40:	stmdavs	r4!, {r0, r1, r3, sp, lr, pc}
    9a44:	stmdbvs	r3!, {r2, r3, r6, r8, ip, sp, pc}^
    9a48:	adcmi	r6, fp, #10158080	; 0x9b0000
    9a4c:			; <UNDEFINED> instruction: 0x4631d1f9
    9a50:			; <UNDEFINED> instruction: 0xf7f969a0
    9a54:	stmdacs	r0, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    9a58:			; <UNDEFINED> instruction: 0x4620d1f3
    9a5c:			; <UNDEFINED> instruction: 0x4608bd70
    9a60:	svclt	0x0000e7e7
    9a64:			; <UNDEFINED> instruction: 0xf100b5f8
    9a68:	strmi	r0, [r4], -r0, lsr #10
    9a6c:	ldrmi	r4, [r7], -lr, lsl #12
    9a70:			; <UNDEFINED> instruction: 0xf7f94628
    9a74:	strtmi	lr, [r0], -r4, lsr #19
    9a78:			; <UNDEFINED> instruction: 0x4631463a
    9a7c:			; <UNDEFINED> instruction: 0xffc8f7ff
    9a80:			; <UNDEFINED> instruction: 0xb1204604
    9a84:			; <UNDEFINED> instruction: 0x2c006a84
    9a88:	strcs	fp, [r0], #-4052	; 0xfffff02c
    9a8c:	strtmi	r2, [r8], -r1, lsl #8
    9a90:	stmia	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a94:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    9a98:	cfstr32mi	mvfx11, [ip], {16}
    9a9c:			; <UNDEFINED> instruction: 0x4620447c
    9aa0:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9aa4:	blcc	64138 <EXEC_NAME@@Base+0x3e130>
    9aa8:			; <UNDEFINED> instruction: 0xb12b61a3
    9aac:	pop	{r3, fp, lr}
    9ab0:	ldrbtmi	r4, [r8], #-16
    9ab4:	ldmlt	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ab8:			; <UNDEFINED> instruction: 0xf7f969e0
    9abc:			; <UNDEFINED> instruction: 0xf7f9ecec
    9ac0:	stmibvs	r0!, {r5, r6, r8, fp, sp, lr, pc}^
    9ac4:	bl	e47ab0 <EXEC_NAME@@Base+0xe21aa8>
    9ac8:	svclt	0x0000e7f0
    9acc:	ldrdeq	ip, [r1], -r4
    9ad0:			; <UNDEFINED> instruction: 0x0001c6be
    9ad4:	cfstr32mi	mvfx11, [r9], {56}	; 0x38
    9ad8:	tstlt	sl, ip, ror r4
    9adc:	ldclt	0, cr2, [r8, #-4]!
    9ae0:	stmdami	r7, {r0, r2, r9, sl, lr}
    9ae4:	movwcs	r4, #43527	; 0xaa07
    9ae8:	stmdapl	r0!, {r0, r8, sp}
    9aec:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    9af0:	bl	1dc7adc <EXEC_NAME@@Base+0x1da1ad4>
    9af4:	andcs	r2, r1, r1, lsl #6
    9af8:	ldclt	6, cr6, [r8, #-172]!	; 0xffffff54
    9afc:	andeq	ip, r1, ip, ror #3
    9b00:	andeq	r0, r0, r4, lsl #6
    9b04:	andeq	r9, r0, r0, lsl #7
    9b08:			; <UNDEFINED> instruction: 0x4605b530
    9b0c:	strmi	fp, [r8], -r3, lsl #1
    9b10:	stmdbvs	r9!, {r2, r3, r9, sl, lr}
    9b14:	cdp2	0, 11, cr15, cr10, cr7, {0}
    9b18:	stcmi	8, cr6, [sp, #-940]	; 0xfffffc54
    9b1c:			; <UNDEFINED> instruction: 0xf853447d
    9b20:	ldmdblt	r0, {r0, r5}
    9b24:	stmdavs	r0, {r1, r2, sp, lr, pc}^
    9b28:	stmvs	r3, {r5, r8, ip, sp, pc}
    9b2c:			; <UNDEFINED> instruction: 0xd1fa429c
    9b30:	ldclt	0, cr11, [r0, #-12]!
    9b34:	andcs	r4, r0, r7, lsl #22
    9b38:	tstcs	r1, r7, lsl #20
    9b3c:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
    9b40:	andmi	lr, r0, sp, asr #19
    9b44:			; <UNDEFINED> instruction: 0xf7f96818
    9b48:			; <UNDEFINED> instruction: 0xf7f9eb4c
    9b4c:	svclt	0x0000ec66
    9b50:	andeq	ip, r1, r8, lsr #3
    9b54:	andeq	r0, r0, r4, lsl #6
    9b58:	andeq	r9, r0, lr, asr #12
    9b5c:	mvnsmi	lr, #737280	; 0xb4000
    9b60:	ldmdavc	r8, {r0, r1, r2, r9, sl, lr}
    9b64:			; <UNDEFINED> instruction: 0x460d461e
    9b68:			; <UNDEFINED> instruction: 0xb1584690
    9b6c:	mrrcne	8, 5, r7, ip, cr9
    9b70:	bl	ff03603c <EXEC_NAME@@Base+0xff010034>
    9b74:	strmi	r1, [r8], #-64	; 0xffffffc0
    9b78:	svcne	0x0001f814
    9b7c:	mvnsle	r2, r0, lsl #18
    9b80:	and	r4, r0, r0, asr #8
    9b84:	ldmvs	r9!, {r4, r9, sl, lr}
    9b88:	cdp2	0, 8, cr15, cr0, cr7, {0}
    9b8c:			; <UNDEFINED> instruction: 0x46894638
    9b90:			; <UNDEFINED> instruction: 0xf7ff4641
    9b94:			; <UNDEFINED> instruction: 0x4604ffb9
    9b98:			; <UNDEFINED> instruction: 0xf7f94630
    9b9c:			; <UNDEFINED> instruction: 0x61a8e958
    9ba0:	ldmdavs	sl!, {r5, r6, r8, ip, sp, pc}^
    9ba4:	stmdbvs	r3!, {sp}
    9ba8:			; <UNDEFINED> instruction: 0x61233301
    9bac:			; <UNDEFINED> instruction: 0xf852616c
    9bb0:	eorvs	r3, fp, r9, lsr #32
    9bb4:	eorpl	pc, r9, r2, asr #16
    9bb8:	mvnshi	lr, #12386304	; 0xbd0000
    9bbc:	rscscc	pc, pc, pc, asr #32
    9bc0:	svclt	0x0000e7fa
    9bc4:	mvnsmi	lr, #737280	; 0xb4000
    9bc8:	ldcmi	0, cr11, [sl], #-540	; 0xfffffde4
    9bcc:	orrvc	pc, r0, #1325400064	; 0x4f000000
    9bd0:			; <UNDEFINED> instruction: 0x46064d39
    9bd4:			; <UNDEFINED> instruction: 0x4618447c
    9bd8:	ldrmi	r4, [r1], pc, lsl #12
    9bdc:	andhi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    9be0:	movwls	r4, #13857	; 0x3621
    9be4:	ldrdcc	pc, [r0], -r8
    9be8:			; <UNDEFINED> instruction: 0xf7f99305
    9bec:	andls	lr, r4, lr, lsr sl
    9bf0:	eorsle	r2, r8, r0, lsl #16
    9bf4:	movwcs	r4, #1538	; 0x602
    9bf8:			; <UNDEFINED> instruction: 0xf88032ff
    9bfc:			; <UNDEFINED> instruction: 0xf1b930ff
    9c00:	andle	r0, r6, r0, lsl #30
    9c04:	stmdbge	r3, {r0, r1, r3, r6, r9, sl, lr}
    9c08:			; <UNDEFINED> instruction: 0xf7ffa804
    9c0c:			; <UNDEFINED> instruction: 0x4602fe35
    9c10:			; <UNDEFINED> instruction: 0xf106b328
    9c14:	andls	r0, r1, #32, 18	; 0x80000
    9c18:			; <UNDEFINED> instruction: 0xf7f94648
    9c1c:			; <UNDEFINED> instruction: 0x4639e8d0
    9c20:			; <UNDEFINED> instruction: 0xf7ff4630
    9c24:			; <UNDEFINED> instruction: 0x4604ff71
    9c28:	stmvs	r3, {r4, r5, r7, r8, ip, sp, pc}
    9c2c:	blcs	70438 <EXEC_NAME@@Base+0x4a430>
    9c30:	stmibvs	r3, {r0, r5, ip, lr, pc}
    9c34:	svcge	0x0003b183
    9c38:	and	sl, r6, r4, lsl #28
    9c3c:	cmplt	ip, r4, ror #18
    9c40:	blcs	63ed4 <EXEC_NAME@@Base+0x3decc>
    9c44:	stmibvs	r3!, {r1, r2, r3, r5, ip, lr, pc}
    9c48:			; <UNDEFINED> instruction: 0x4639b133
    9c4c:			; <UNDEFINED> instruction: 0xf7ff4630
    9c50:			; <UNDEFINED> instruction: 0x4602fe13
    9c54:	mvnsle	r2, r0, lsl #16
    9c58:			; <UNDEFINED> instruction: 0xf7f94648
    9c5c:	stmdals	r4, {fp, sp, lr, pc}
    9c60:	stm	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c64:	bls	151c6c <EXEC_NAME@@Base+0x12bc64>
    9c68:	ldrdcc	pc, [r0], -r8
    9c6c:			; <UNDEFINED> instruction: 0xd11f429a
    9c70:	pop	{r0, r1, r2, ip, sp, pc}
    9c74:			; <UNDEFINED> instruction: 0x464883f0
    9c78:			; <UNDEFINED> instruction: 0xf7f89201
    9c7c:	bls	85c44 <EXEC_NAME@@Base+0x5fc3c>
    9c80:	rscle	r2, ip, r0, lsl #20
    9c84:	stmdals	r4, {r0, r1, r4, fp, ip, sp, lr}
    9c88:	blmi	33813c <EXEC_NAME@@Base+0x312134>
    9c8c:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9c90:	stmdals	r4, {r0, r1, pc}
    9c94:	stcls	7, cr14, [r3], {231}	; 0xe7
    9c98:			; <UNDEFINED> instruction: 0x46111a13
    9c9c:			; <UNDEFINED> instruction: 0xf7f91ae2
    9ca0:	ubfx	lr, ip, #16, #23
    9ca4:	strbmi	r9, [r8], -r1
    9ca8:	svc	0x00d8f7f8
    9cac:	strb	r9, [r9, r1, lsl #20]!
    9cb0:	ldm	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9cb4:	strdeq	ip, [r1], -r0
    9cb8:	andeq	r0, r0, ip, ror #5
    9cbc:	andeq	r8, r0, r8, asr #5
    9cc0:	cfldr32mi	mvfx11, [r0, #-448]	; 0xfffffe40
    9cc4:	ldrbtmi	r4, [sp], #-3600	; 0xfffff1f0
    9cc8:	stmibvs	r8!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    9ccc:	bl	ff8c7cb8 <EXEC_NAME@@Base+0xff8a1cb0>
    9cd0:	tstlt	r8, r4, lsl #12
    9cd4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    9cd8:			; <UNDEFINED> instruction: 0xf7f9201c
    9cdc:	strmi	lr, [r4], -r6, asr #19
    9ce0:	stmibvs	r8!, {r3, r5, r8, ip, sp, pc}^
    9ce4:			; <UNDEFINED> instruction: 0xf7f94621
    9ce8:	strtmi	lr, [r0], -sl, asr #21
    9cec:	blmi	1f92b4 <EXEC_NAME@@Base+0x1d32ac>
    9cf0:	stmdami	r7, {r1, r2, r3, r5, r9, sp}
    9cf4:	ldmpl	r3!, {r0, r8, sp}^
    9cf8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    9cfc:	ldmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d00:	bl	fe2c7cec <EXEC_NAME@@Base+0xfe2a1ce4>
    9d04:	andeq	ip, r1, sl, lsr #9
    9d08:	strdeq	fp, [r1], -ip
    9d0c:	andeq	r0, r0, r4, lsl #6
    9d10:	andeq	r9, r0, r0, asr #9
    9d14:			; <UNDEFINED> instruction: 0x4606b570
    9d18:			; <UNDEFINED> instruction: 0xffd2f7ff
    9d1c:	ldrtmi	r4, [r0], -r4, lsl #12
    9d20:			; <UNDEFINED> instruction: 0xf96af005
    9d24:	strmi	r6, [r5], -r6, lsr #3
    9d28:			; <UNDEFINED> instruction: 0xf0054630
    9d2c:	ldmib	r5, {r0, r5, r6, r8, fp, ip, sp, lr, pc}^
    9d30:	ldmib	r5, {r8, sp, lr}^
    9d34:	stmib	r4, {r1, r8, r9, sp}^
    9d38:	rscvs	r6, r2, r1, lsl #2
    9d3c:	eorvs	r6, r0, r3, ror #2
    9d40:	svclt	0x0000bd70
    9d44:	vst3.8	{d27,d29,d31}, [pc], r8
    9d48:	blmi	126830 <EXEC_NAME@@Base+0x100828>
    9d4c:	stmdami	r5, {r2, r8, fp, lr}
    9d50:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9d54:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    9d58:	bl	fe2c7d44 <EXEC_NAME@@Base+0xfe2a1d3c>
    9d5c:	strheq	r9, [r0], -r4
    9d60:	andeq	r9, r0, r6, lsl #2
    9d64:	muleq	r0, r2, r4
    9d68:	push	{r3, r6, r8, r9, fp, lr}
    9d6c:			; <UNDEFINED> instruction: 0x46044ff0
    9d70:	ldrbtmi	r4, [fp], #-2119	; 0xfffff7b9
    9d74:	strmi	fp, [r8], r1, lsr #1
    9d78:	beq	4461b4 <EXEC_NAME@@Base+0x4201ac>
    9d7c:			; <UNDEFINED> instruction: 0xf8534611
    9d80:	ldmib	sp, {ip, pc}^
    9d84:			; <UNDEFINED> instruction: 0xf8d9672a
    9d88:	tstls	pc, #0
    9d8c:	rsbsle	r2, r0, r0, lsl #20
    9d90:	ldrbmi	r2, [r0], -r8, ror #4
    9d94:	ldmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d98:			; <UNDEFINED> instruction: 0xf8d269a2
    9d9c:	stmdblt	r5, {r2, r4, r7, ip, lr}^
    9da0:			; <UNDEFINED> instruction: 0x3098f8d2
    9da4:	rscscc	pc, pc, pc, asr #32
    9da8:	stmib	sp, {r8, sp}^
    9dac:	blcs	a224 <ntfs_check_empty_dir@plt+0x6d78>
    9db0:	b	15be2d8 <EXEC_NAME@@Base+0x15982d0>
    9db4:			; <UNDEFINED> instruction: 0xd12a0307
    9db8:	bleq	45efc <EXEC_NAME@@Base+0x1fef4>
    9dbc:	strvs	lr, [r2, -sp, asr #19]
    9dc0:	andlt	pc, r0, sp, asr #17
    9dc4:			; <UNDEFINED> instruction: 0x4659465a
    9dc8:	stmibvs	r0!, {r0, r1, r6, r9, sl, lr}^
    9dcc:			; <UNDEFINED> instruction: 0xf0036a65
    9dd0:	strmi	pc, [r5], #-3781	; 0xfffff13b
    9dd4:	strtmi	r4, [r9], -r0, lsr #12
    9dd8:	stc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    9ddc:	eorle	r3, pc, r1
    9de0:	strbmi	r6, [r3], -r1, ror #20
    9de4:	stmib	sp, {r1, r5, r7, r9, fp, sp, lr}^
    9de8:	bvs	8209f8 <EXEC_NAME@@Base+0x7fa9f0>
    9dec:			; <UNDEFINED> instruction: 0xf8cd1a52
    9df0:	strmi	sl, [r1], #-0
    9df4:			; <UNDEFINED> instruction: 0xf00369e0
    9df8:			; <UNDEFINED> instruction: 0x2000feb1
    9dfc:	bls	7e2798 <EXEC_NAME@@Base+0x7bc790>
    9e00:	ldrdcc	pc, [r0], -r9
    9e04:	teqle	lr, sl	; <illegal shifter operand>
    9e08:	pop	{r0, r5, ip, sp, pc}
    9e0c:	bvs	ff86ddd4 <EXEC_NAME@@Base+0xff847dcc>
    9e10:			; <UNDEFINED> instruction: 0xf7ff4620
    9e14:	andcc	pc, r1, pc, lsl #26
    9e18:	bvs	197de68 <EXEC_NAME@@Base+0x1957e60>
    9e1c:	bvs	ff89b730 <EXEC_NAME@@Base+0xff875728>
    9e20:	stmib	sp, {sp}^
    9e24:	bvs	863a34 <EXEC_NAME@@Base+0x83da2c>
    9e28:			; <UNDEFINED> instruction: 0xf8cd1b52
    9e2c:	strtmi	sl, [r9], #-0
    9e30:	stmibvs	r0!, {r5, r8, r9, sp, lr}^
    9e34:	cdp2	0, 9, cr15, cr2, cr3, {0}
    9e38:	strmi	r6, [r5], #-2787	; 0xfffff51d
    9e3c:	sbcsle	r4, ip, #-1342177270	; 0xb000000a
    9e40:	ldrb	r2, [ip, r1]
    9e44:	eoreq	pc, r0, r2, lsl #2
    9e48:	svc	0x00b8f7f8
    9e4c:			; <UNDEFINED> instruction: 0xb018f8d4
    9e50:	stclvs	6, cr4, [r1], #-264	; 0xfffffef8
    9e54:			; <UNDEFINED> instruction: 0xf7ff4658
    9e58:			; <UNDEFINED> instruction: 0xb110fddb
    9e5c:	stmib	sp, {r0, r1, r7, fp, sp, lr}^
    9e60:			; <UNDEFINED> instruction: 0xf10b351c
    9e64:			; <UNDEFINED> instruction: 0xf7f80020
    9e68:	b	15c5a58 <EXEC_NAME@@Base+0x159fa50>
    9e6c:	adcle	r0, r3, r7, lsl #6
    9e70:	rsbcs	lr, r0, #53739520	; 0x3340000
    9e74:			; <UNDEFINED> instruction: 0xf7f94650
    9e78:			; <UNDEFINED> instruction: 0xf04fe99c
    9e7c:	movwcs	r3, #767	; 0x2ff
    9e80:	tstcs	ip, #3358720	; 0x334000
    9e84:			; <UNDEFINED> instruction: 0xf7f8e788
    9e88:	svclt	0x0000efee
    9e8c:	andeq	fp, r1, r2, asr pc
    9e90:	andeq	r0, r0, ip, ror #5
    9e94:	strdlt	fp, [r3], r0
    9e98:	vmulmi.f16	s12, s17, s30	; <UNPREDICTABLE>
    9e9c:	cmplt	r7, #2113929216	; 0x7e000000
    9ea0:	ldmdavc	fp!, {r1, r3, r6, r8, fp, sp, lr}
    9ea4:	ldrdgt	pc, [r8], -r2
    9ea8:			; <UNDEFINED> instruction: 0x4605bb3b
    9eac:	strbtmi	r4, [r0], -ip, lsl #12
    9eb0:			; <UNDEFINED> instruction: 0xf00768a9
    9eb4:	stmdavs	fp!, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    9eb8:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    9ebc:	addeq	lr, r1, r3, lsl #22
    9ec0:	addsmi	fp, r4, #-2013265919	; 0x88000001
    9ec4:	and	sp, r5, r1, lsl #2
    9ec8:	ldmdavs	r3, {r1, r3, r4, r9, sl, lr}
    9ecc:	adcmi	fp, r3, #-872415232	; 0xcc000000
    9ed0:			; <UNDEFINED> instruction: 0x4610d1fa
    9ed4:	movwcs	r6, #2082	; 0x822
    9ed8:	stmdbvs	r1!, {r1, sp, lr}^
    9edc:	stmdbvs	fp, {r0, r1, r5, sp, lr}
    9ee0:	vstmdble	r9!, {d2-d1}
    9ee4:	tstvs	fp, r1, lsl #22
    9ee8:			; <UNDEFINED> instruction: 0x4638b19b
    9eec:	svc	0x0048f7f8
    9ef0:	stmib	r4, {r8, r9, sp}^
    9ef4:	andlt	r3, r3, r5, lsl #6
    9ef8:	ldmdavc	sl!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    9efc:	teqlt	r2, sp, ror ip
    9f00:	movtne	lr, #15299	; 0x3bc3
    9f04:			; <UNDEFINED> instruction: 0xf8154413
    9f08:	bcs	15b14 <nf_ns_user_prefix@@Base+0x3354>
    9f0c:	ldrmi	sp, [ip], #504	; 0x1f8
    9f10:	strtmi	lr, [r8], -fp, asr #15
    9f14:	ldc2	7, cr15, [r8], {255}	; 0xff
    9f18:	strb	r6, [r6, r7, lsr #19]!
    9f1c:	andcs	r4, r0, r8, lsl #22
    9f20:	smlatbcs	r1, r4, r8, r6
    9f24:	ldmpl	r3!, {r0, r1, r2, r9, fp, lr}^
    9f28:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    9f2c:	ldmdavs	r8, {lr}
    9f30:	ldmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f34:	b	1c47f20 <EXEC_NAME@@Base+0x1c21f18>
    9f38:			; <UNDEFINED> instruction: 0xff04f7ff
    9f3c:	andeq	fp, r1, r8, lsr #28
    9f40:	andeq	r0, r0, r4, lsl #6
    9f44:	ldrdeq	r9, [r0], -r4
    9f48:	eorsle	r2, r4, r1, lsl #18
    9f4c:	ldrbmi	lr, [r0, sp, lsr #18]!
    9f50:	beq	846358 <EXEC_NAME@@Base+0x820350>
    9f54:	strmi	r4, [r1], r8, lsl #13
    9f58:			; <UNDEFINED> instruction: 0x46144650
    9f5c:			; <UNDEFINED> instruction: 0xf7f8461d
    9f60:	strbmi	lr, [r1], -lr, lsr #30
    9f64:			; <UNDEFINED> instruction: 0xf7ff4648
    9f68:	ldmib	r0, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    9f6c:	strmi	r2, [r0], r8, lsl #6
    9f70:	svclt	0x000842ab
    9f74:	tstle	pc, #536870922	; 0x2000000a
    9f78:	bl	18d0bd8 <EXEC_NAME@@Base+0x18aabd0>
    9f7c:	stmib	r0, {r0, r2, r8, r9, sl}^
    9f80:	b	15a3ba8 <EXEC_NAME@@Base+0x157dba0>
    9f84:	andle	r0, r4, r7, lsl #6
    9f88:	pop	{r4, r6, r9, sl, lr}
    9f8c:			; <UNDEFINED> instruction: 0xf7f847f0
    9f90:	strmi	fp, [r1], -r3, ror #28
    9f94:			; <UNDEFINED> instruction: 0xf7ff4648
    9f98:			; <UNDEFINED> instruction: 0xf8d8ff7d
    9f9c:	blcs	15fe4 <nf_ns_user_prefix@@Base+0x3824>
    9fa0:	blcc	813fc <EXEC_NAME@@Base+0x5b3f4>
    9fa4:	andscc	pc, r0, r8, asr #17
    9fa8:	mvnle	r2, r0, lsl #22
    9fac:	strbmi	r4, [r8], -r1, asr #12
    9fb0:	blx	ff2c7fb6 <EXEC_NAME@@Base+0xff2a1fae>
    9fb4:	ldrbmi	lr, [r0, -r8, ror #15]!
    9fb8:	vqdmulh.s<illegal width 8>	d20, d0, d6
    9fbc:	stmdbmi	r6, {r1, r3, r4, r5, r9, sp}
    9fc0:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    9fc4:	tstcc	r8, #2030043136	; 0x79000000
    9fc8:			; <UNDEFINED> instruction: 0xf7f94478
    9fcc:			; <UNDEFINED> instruction: 0xf7ffea52
    9fd0:	svclt	0x0000feb9
    9fd4:	andeq	r8, r0, r2, asr #28
    9fd8:	muleq	r0, r4, lr
    9fdc:	andeq	r9, r0, r8, ror #4
    9fe0:	ldrblt	fp, [r0, #-2402]!	; 0xfffff69e
    9fe4:	strmi	r4, [ip], -r5, lsl #12
    9fe8:			; <UNDEFINED> instruction: 0xf802f005
    9fec:	strmi	r4, [r6], -r1, lsr #12
    9ff0:			; <UNDEFINED> instruction: 0xf0044628
    9ff4:			; <UNDEFINED> instruction: 0x3002fcb3
    9ff8:	ldcllt	0, cr13, [r0, #-12]!
    9ffc:			; <UNDEFINED> instruction: 0xf0034251
    a000:	stmdavs	r1!, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, pc}
    a004:	andcs	r4, r1, #48, 12	; 0x3000000
    a008:	pop	{r8, r9, sp}
    a00c:			; <UNDEFINED> instruction: 0xe79b4070
    a010:	strdlt	fp, [r5], r0
    a014:			; <UNDEFINED> instruction: 0x460d4616
    a018:			; <UNDEFINED> instruction: 0xf0044607
    a01c:	blmi	449fc8 <EXEC_NAME@@Base+0x423fc0>
    a020:			; <UNDEFINED> instruction: 0xf8d0447b
    a024:	strmi	r2, [r4], -ip, lsl #1
    a028:			; <UNDEFINED> instruction: 0x4620b95a
    a02c:			; <UNDEFINED> instruction: 0x46294632
    a030:			; <UNDEFINED> instruction: 0xf7ff2300
    a034:	ldrtmi	pc, [r8], -r9, lsl #31	; <UNPREDICTABLE>
    a038:	pop	{r0, r2, ip, sp, pc}
    a03c:			; <UNDEFINED> instruction: 0xf00440f0
    a040:	stmdami	r8, {r0, r3, r4, r5, r6, sl, fp, ip, sp, pc}
    a044:	stceq	0, cr15, [r0], {79}	; 0x4f
    a048:	tstcs	r1, r7, lsl #20
    a04c:	ldrbtmi	r5, [sl], #-2075	; 0xfffff7e5
    a050:	strls	r9, [r0, #-1538]	; 0xfffff9fe
    a054:			; <UNDEFINED> instruction: 0xf8cd6818
    a058:			; <UNDEFINED> instruction: 0xf7f9c004
    a05c:	strb	lr, [r4, r2, asr #17]!
    a060:	andeq	fp, r1, r4, lsr #25
    a064:	andeq	r0, r0, r4, lsl #6
    a068:	strdeq	r9, [r0], -lr
    a06c:	ldrbmi	lr, [r0, sp, lsr #18]!
    a070:	stmdaeq	r0!, {r8, ip, sp, lr, pc}
    a074:	ldrmi	r4, [r6], -r4, lsl #12
    a078:	strbmi	r4, [r0], -sp, lsl #12
    a07c:	svcls	0x00094699
    a080:	mrc	7, 4, APSR_nzcv, cr12, cr8, {7}
    a084:			; <UNDEFINED> instruction: 0x46294632
    a088:			; <UNDEFINED> instruction: 0xf7ff4620
    a08c:			; <UNDEFINED> instruction: 0xf8dffcc1
    a090:	bls	232308 <EXEC_NAME@@Base+0x20c300>
    a094:	ldrbtmi	r4, [sl], #1609	; 0x649
    a098:	strtmi	r4, [r0], -r6, lsl #12
    a09c:	ldc2	7, cr15, [r8], #1020	; 0x3fc
    a0a0:			; <UNDEFINED> instruction: 0x4605b196
    a0a4:	bllt	fe9f688c <EXEC_NAME@@Base+0xfe9d0884>
    a0a8:	strtmi	r4, [r0], -r1, lsl #12
    a0ac:	mrc2	7, 7, pc, cr2, cr15, {7}
    a0b0:			; <UNDEFINED> instruction: 0x46204631
    a0b4:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    a0b8:	strbmi	r9, [sl], -r8, lsl #22
    a0bc:			; <UNDEFINED> instruction: 0x46204631
    a0c0:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    a0c4:	andle	r3, r6, r1
    a0c8:	strbmi	r2, [r0], -r0, lsl #10
    a0cc:	stcl	7, cr15, [r6, #992]	; 0x3e0
    a0d0:	pop	{r3, r5, r9, sl, lr}
    a0d4:			; <UNDEFINED> instruction: 0xf06f87f0
    a0d8:	strbmi	r0, [r0], -fp, lsl #10
    a0dc:	ldc	7, cr15, [lr, #992]!	; 0x3e0
    a0e0:	pop	{r3, r5, r9, sl, lr}
    a0e4:			; <UNDEFINED> instruction: 0x463187f0
    a0e8:			; <UNDEFINED> instruction: 0xf7ff4620
    a0ec:	blls	249c40 <EXEC_NAME@@Base+0x223c38>
    a0f0:	ldrtmi	r4, [r1], -sl, asr #12
    a0f4:			; <UNDEFINED> instruction: 0xf7ff4620
    a0f8:	andcc	pc, r1, r1, lsr sp	; <UNPREDICTABLE>
    a0fc:	svccs	0x0000d0eb
    a100:	movwcs	sp, #4322	; 0x10e2
    a104:	rscsvs	r4, r3, #64, 12	; 0x4000000
    a108:	stc	7, cr15, [r8, #992]!	; 0x3e0
    a10c:	pop	{r3, r5, r9, sl, lr}
    a110:	blmi	1ec0d8 <EXEC_NAME@@Base+0x1c60d0>
    a114:	stmdami	r7, {r2, r3, r5, r9, sp}
    a118:			; <UNDEFINED> instruction: 0xf06f2101
    a11c:			; <UNDEFINED> instruction: 0xf85a050f
    a120:	ldrbtmi	r3, [r8], #-3
    a124:			; <UNDEFINED> instruction: 0xf7f8681b
    a128:	strb	lr, [lr, r6, lsr #30]
    a12c:	andeq	fp, r1, lr, lsr #24
    a130:	andeq	r0, r0, r4, lsl #6
    a134:	andeq	r9, r0, lr, lsr r1
    a138:			; <UNDEFINED> instruction: 0xf100b5f8
    a13c:	strmi	r0, [r4], -r0, lsr #10
    a140:	ldrmi	r4, [r7], -lr, lsl #12
    a144:			; <UNDEFINED> instruction: 0xf7f84628
    a148:			; <UNDEFINED> instruction: 0x463aee3a
    a14c:			; <UNDEFINED> instruction: 0x46204631
    a150:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    a154:			; <UNDEFINED> instruction: 0x4601b118
    a158:			; <UNDEFINED> instruction: 0xf7ff4620
    a15c:			; <UNDEFINED> instruction: 0x4628fe9b
    a160:	ldrhtmi	lr, [r8], #141	; 0x8d
    a164:	ldcllt	7, cr15, [r8, #-992]!	; 0xfffffc20
    a168:	ldrbmi	r6, [r0, -r0, lsl #16]!
    a16c:	stmdavs	r0, {r4, r8, ip, sp, pc}
    a170:	stmiblt	sl, {r0, r1, ip, sp, lr, pc}^
    a174:	rscscc	pc, pc, pc, asr #32
    a178:	svclt	0x00004770
    a17c:			; <UNDEFINED> instruction: 0xf0056800
    a180:	svclt	0x0000bc03
    a184:			; <UNDEFINED> instruction: 0xf7ffb508
    a188:	stclt	13, cr15, [r8, #-620]	; 0xfffffd94
    a18c:	mvnsmi	lr, sp, lsr #18
    a190:	strmi	r4, [lr], -r4, lsl #12
    a194:			; <UNDEFINED> instruction: 0xf7ff4617
    a198:			; <UNDEFINED> instruction: 0xf8d4fff5
    a19c:	stmdavs	r3!, {r2, r3, r4, r7, ip, lr}
    a1a0:			; <UNDEFINED> instruction: 0xb1236105
    a1a4:			; <UNDEFINED> instruction: 0x46304639
    a1a8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    a1ac:			; <UNDEFINED> instruction: 0xf06f4718
    a1b0:	pop	{r0, r2, r5}
    a1b4:	svclt	0x000081f0
    a1b8:	bmi	c9ce84 <EXEC_NAME@@Base+0xc76e7c>
    a1bc:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    a1c0:	strdlt	r4, [sp], r0	; <UNPREDICTABLE>
    a1c4:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    a1c8:	strmi	r4, [r0], pc, lsl #12
    a1cc:			; <UNDEFINED> instruction: 0xf8d9466d
    a1d0:			; <UNDEFINED> instruction: 0x932b3000
    a1d4:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
    a1d8:	tstcs	r0, r8, ror #4
    a1dc:	beq	e465e4 <EXEC_NAME@@Base+0xe205dc>
    a1e0:	strtmi	r4, [r8], -r4, lsl #12
    a1e4:	svc	0x00e4f7f8
    a1e8:			; <UNDEFINED> instruction: 0xf7f84650
    a1ec:			; <UNDEFINED> instruction: 0x4639ee36
    a1f0:	andcs	r4, r0, #32, 12	; 0x2000000
    a1f4:	stc2l	7, cr15, [r6], #1020	; 0x3fc
    a1f8:			; <UNDEFINED> instruction: 0xf8d4b3a0
    a1fc:			; <UNDEFINED> instruction: 0x460630b0
    a200:			; <UNDEFINED> instruction: 0x462abb5b
    a204:			; <UNDEFINED> instruction: 0xf8d44631
    a208:			; <UNDEFINED> instruction: 0xf7ff00c4
    a20c:			; <UNDEFINED> instruction: 0xf8d4ffbf
    a210:			; <UNDEFINED> instruction: 0x468330b0
    a214:			; <UNDEFINED> instruction: 0x4630b9db
    a218:	ldc	7, cr15, [r2, #992]!	; 0x3e0
    a21c:			; <UNDEFINED> instruction: 0xf7f84650
    a220:			; <UNDEFINED> instruction: 0xf1bbefce
    a224:			; <UNDEFINED> instruction: 0xd1250f00
    a228:			; <UNDEFINED> instruction: 0x46204639
    a22c:			; <UNDEFINED> instruction: 0xf7ff462a
    a230:	strtmi	pc, [r9], -r9, ror #18
    a234:	ldc	6, cr4, [r4, #256]	; 0x100
    a238:			; <UNDEFINED> instruction: 0xf0040b1e
    a23c:	bls	b092f0 <EXEC_NAME@@Base+0xae32e8>
    a240:	ldrdcc	pc, [r0], -r9
    a244:			; <UNDEFINED> instruction: 0xd118429a
    a248:	pop	{r0, r2, r3, r5, ip, sp, pc}
    a24c:	bge	6ae214 <EXEC_NAME@@Base+0x68820c>
    a250:	strtmi	r4, [r0], -r1, asr #12
    a254:	blx	ff04825a <EXEC_NAME@@Base+0xff022252>
    a258:	ldmdbge	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a25c:			; <UNDEFINED> instruction: 0xf7ff4640
    a260:			; <UNDEFINED> instruction: 0xe7cefb53
    a264:			; <UNDEFINED> instruction: 0xf7f84650
    a268:	smlatbcs	r2, sl, pc, lr	; <UNPREDICTABLE>
    a26c:			; <UNDEFINED> instruction: 0xf0034640
    a270:			; <UNDEFINED> instruction: 0xe7e4fc9b
    a274:	smlabteq	r0, fp, r1, pc	; <UNPREDICTABLE>
    a278:			; <UNDEFINED> instruction: 0xf7f8e7f8
    a27c:	svclt	0x0000edf4
    a280:	andeq	fp, r1, r8, lsl #22
    a284:	andeq	r0, r0, ip, ror #5
    a288:	mvnsmi	lr, sp, lsr #18
    a28c:	ldrmi	r4, [r6], -r4, lsl #12
    a290:			; <UNDEFINED> instruction: 0x460d461f
    a294:			; <UNDEFINED> instruction: 0xff76f7ff
    a298:			; <UNDEFINED> instruction: 0x209cf8d4
    a29c:	ldrdcc	pc, [r4], r4
    a2a0:			; <UNDEFINED> instruction: 0xb12b6102
    a2a4:			; <UNDEFINED> instruction: 0x4631463a
    a2a8:	pop	{r3, r5, r9, sl, lr}
    a2ac:			; <UNDEFINED> instruction: 0x471841f0
    a2b0:			; <UNDEFINED> instruction: 0xb1236823
    a2b4:			; <UNDEFINED> instruction: 0x46284631
    a2b8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    a2bc:			; <UNDEFINED> instruction: 0xf06f4718
    a2c0:	pop	{r0, r2, r5}
    a2c4:	svclt	0x000081f0
    a2c8:	svcmi	0x00f0e92d
    a2cc:			; <UNDEFINED> instruction: 0xf8dfb085
    a2d0:	strmi	r9, [r4], -r4, lsl #3
    a2d4:	strmi	r9, [sl], lr, lsl #26
    a2d8:	ldrmi	r9, [r3], pc, lsl #28
    a2dc:	addcs	r2, r0, #0, 2
    a2e0:	ldrmi	r4, [pc], -r8, lsr #12
    a2e4:	stmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
    a2e8:	svc	0x0062f7f8
    a2ec:	mcrcs	4, 0, r4, cr0, cr9, {7}
    a2f0:			; <UNDEFINED> instruction: 0x4633d03c
    a2f4:			; <UNDEFINED> instruction: 0x46424639
    a2f8:	ldrdeq	pc, [r4], #132	; 0x84
    a2fc:			; <UNDEFINED> instruction: 0xffc4f7ff
    a300:	tstlt	lr, r6, lsl #12
    a304:	andlt	r4, r5, r0, lsr r6
    a308:	svchi	0x00f0e8bd
    a30c:	msreq	CPSR_, #4, 2
    a310:	ldrmi	r9, [r8], -r0, lsl #6
    a314:	ldcl	7, cr15, [r2, #-992]	; 0xfffffc20
    a318:			; <UNDEFINED> instruction: 0x4651465a
    a31c:			; <UNDEFINED> instruction: 0xf7ff4620
    a320:			; <UNDEFINED> instruction: 0x4607fb77
    a324:	eorsle	r2, r7, r0, lsl #16
    a328:	bvs	1ea4c1c <EXEC_NAME@@Base+0x1e7ec14>
    a32c:	stmdals	r0, {r0, r8, r9, ip, sp}
    a330:	andeq	pc, r0, #-2147483632	; 0x80000010
    a334:	rsbsvs	r6, sl, #-1342177277	; 0xb0000003
    a338:	ldc	7, cr15, [r0], {248}	; 0xf8
    a33c:	blvc	6c5994 <EXEC_NAME@@Base+0x69f98c>
    a340:			; <UNDEFINED> instruction: 0x464268fb
    a344:			; <UNDEFINED> instruction: 0x462068b9
    a348:	blge	7c4aa0 <EXEC_NAME@@Base+0x79ea98>
    a34c:	blvc	7c5968 <EXEC_NAME@@Base+0x79f960>
    a350:	movwne	lr, #2501	; 0x9c5
    a354:	blge	744a70 <EXEC_NAME@@Base+0x71ea68>
    a358:			; <UNDEFINED> instruction: 0xf8d4f7ff
    a35c:	ldrdcc	pc, [ip], r4
    a360:	ldrmi	fp, [lr], -r3, ror #18
    a364:	andlt	r4, r5, r0, lsr r6
    a368:	svchi	0x00f0e8bd
    a36c:			; <UNDEFINED> instruction: 0x46424639
    a370:	ldrdeq	pc, [r4], #132	; 0x84
    a374:			; <UNDEFINED> instruction: 0xff0af7ff
    a378:	strb	r4, [r2, r6, lsl #12]
    a37c:	tstcs	r1, r6, lsr r8
    a380:	stmdavs	fp!, {r1, r2, r4, r5, r9, fp, lr}
    a384:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    a388:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    a38c:	svc	0x0028f7f8
    a390:	andlt	r4, r5, r0, lsr r6
    a394:	svchi	0x00f0e8bd
    a398:	andcs	r2, r1, r8, lsr r1
    a39c:	stcl	7, cr15, [r4], #-992	; 0xfffffc20
    a3a0:	suble	r2, r8, r0, lsl #16
    a3a4:	tstcs	r1, r3, ror #18
    a3a8:	strmi	r6, [fp], #-257	; 0xfffffeff
    a3ac:	stmibvs	r2!, {r0, r5, r6, r7, fp, sp, lr}
    a3b0:	ldrmi	r9, [sp], -lr, lsl #10
    a3b4:	stmdbvs	r1!, {r0, r8, ip, pc}
    a3b8:			; <UNDEFINED> instruction: 0x96034617
    a3bc:	strmi	r9, [lr], -r2
    a3c0:	strcc	fp, [r1, -r5, lsr #18]
    a3c4:	strcc	r6, [r1, #-423]	; 0xfffffe59
    a3c8:	rscsle	r2, sl, r0, lsl #26
    a3cc:	rscsle	r1, sl, fp, ror #24
    a3d0:			; <UNDEFINED> instruction: 0x46284631
    a3d4:	blx	16c63f8 <EXEC_NAME@@Base+0x16a03f0>
    a3d8:			; <UNDEFINED> instruction: 0xf8539b01
    a3dc:	cmplt	r9, r1, lsr #32
    a3e0:	addmi	r6, r5, #136, 16	; 0x880000
    a3e4:	strb	sp, [lr, r3, lsl #2]!
    a3e8:	adcmi	r6, fp, #9109504	; 0x8b0000
    a3ec:	stmdavs	r9, {r0, r1, r3, r5, r6, r7, ip, lr, pc}^
    a3f0:	mvnsle	r2, r0, lsl #18
    a3f4:	svcls	0x0002463a
    a3f8:			; <UNDEFINED> instruction: 0xf04f462b
    a3fc:	cmnvs	r3, r0, lsl #24
    a400:	adcsvs	r4, fp, r0, lsr #12
    a404:	rscsvs	r4, sl, r9, lsr r6
    a408:			; <UNDEFINED> instruction: 0x4652465b
    a40c:	eorgt	pc, r8, r7, asr #17
    a410:	eorgt	pc, ip, r7, asr #17
    a414:	stcls	14, cr9, [lr, #-12]
    a418:	blx	fe84841e <EXEC_NAME@@Base+0xfe822416>
    a41c:	andsle	r3, r0, r1
    a420:	ldmvs	r8!, {r0, r5, r8, fp, sp, lr}
    a424:	blx	cc6448 <EXEC_NAME@@Base+0xca0440>
    a428:			; <UNDEFINED> instruction: 0xf85368e3
    a42c:	rsbsvs	r2, sl, r1, lsr #32
    a430:	eorvc	pc, r1, r3, asr #16
    a434:	stmdals	r0, {r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    a438:	streq	pc, [fp], -pc, rrx
    a43c:	stc	7, cr15, [lr], {248}	; 0xf8
    a440:	ldrtmi	lr, [r8], -r0, ror #14
    a444:	streq	pc, [fp], -pc, rrx
    a448:	ldc	7, cr15, [sl], {248}	; 0xf8
    a44c:			; <UNDEFINED> instruction: 0xf7f89800
    a450:	ldrb	lr, [r7, -r6, lsl #24]
    a454:	ldrdeq	fp, [r1], -r8
    a458:	andeq	r0, r0, r4, lsl #6
    a45c:	andeq	r8, r0, r8, lsl #30
    a460:	svcmi	0x00f0e92d
    a464:	mrcmi	0, 1, fp, cr12, cr5, {5}
    a468:	blmi	f1bcac <EXEC_NAME@@Base+0xef5ca4>
    a46c:	ldrbtmi	r4, [lr], #-1680	; 0xfffff970
    a470:			; <UNDEFINED> instruction: 0xf8564681
    a474:			; <UNDEFINED> instruction: 0xf8daa003
    a478:	teqls	r3, #0
    a47c:	mcrr2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    a480:	bleq	e46888 <EXEC_NAME@@Base+0xe20880>
    a484:	ldrbmi	r4, [r8], -r4, lsl #12
    a488:	stcl	7, cr15, [r6], #992	; 0x3e0
    a48c:	ldrtmi	r4, [r9], -r2, asr #12
    a490:			; <UNDEFINED> instruction: 0xf7ff4620
    a494:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    a498:			; <UNDEFINED> instruction: 0xf8d4d057
    a49c:	strmi	r3, [r5], -ip, lsl #1
    a4a0:	teqle	lr, r0, lsl #22
    a4a4:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    a4a8:			; <UNDEFINED> instruction: 0x4642bbb3
    a4ac:			; <UNDEFINED> instruction: 0x462b4639
    a4b0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a4b4:			; <UNDEFINED> instruction: 0xf8cdaf02
    a4b8:	strls	r8, [r0, -r4]
    a4bc:			; <UNDEFINED> instruction: 0xf7ff4620
    a4c0:	stcne	15, cr15, [r3], {3}
    a4c4:	andsle	r4, r6, r6, lsl #12
    a4c8:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    a4cc:	teqle	r6, r0, lsl #22
    a4d0:			; <UNDEFINED> instruction: 0xf7f84628
    a4d4:			; <UNDEFINED> instruction: 0x4658ec56
    a4d8:	mrc	7, 3, APSR_nzcv, cr0, cr8, {7}
    a4dc:			; <UNDEFINED> instruction: 0x46394632
    a4e0:			; <UNDEFINED> instruction: 0xf7ff4648
    a4e4:	bls	d09ae0 <EXEC_NAME@@Base+0xce3ad8>
    a4e8:	ldrdcc	pc, [r0], -sl
    a4ec:	teqle	r0, sl	; <illegal shifter operand>
    a4f0:	pop	{r0, r2, r4, r5, ip, sp, pc}
    a4f4:	vldr	<invalid reg 4>, [r4, #448]	; 0x1c0
    a4f8:	vmov.32	r7, d5[1]
    a4fc:	vneg.f64	d23, d0
    a500:	rscle	pc, r1, r0, lsl sl	; <UNPREDICTABLE>
    a504:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    a508:			; <UNDEFINED> instruction: 0xf8cd4646
    a50c:	stc	0, cr8, [sp, #32]
    a510:	blcs	29198 <EXEC_NAME@@Base+0x3190>
    a514:	ldrsb	sp, [r2], -ip
    a518:	strbmi	sl, [r8], -r2, lsr #18
    a51c:			; <UNDEFINED> instruction: 0xf9f4f7ff
    a520:	stmdami	pc, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    a524:	bmi	3dbdd8 <EXEC_NAME@@Base+0x3b5dd0>
    a528:	ldmdapl	r0!, {r0, r8, sp}
    a52c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    a530:	mrc	7, 2, APSR_nzcv, cr6, cr8, {7}
    a534:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    a538:	adcsle	r2, r6, r0, lsl #22
    a53c:	strtmi	lr, [r0], -ip, ror #15
    a540:	strbmi	sl, [r9], -r2, lsr #20
    a544:	blx	1248548 <EXEC_NAME@@Base+0x1222540>
    a548:	svcge	0x0002e7c2
    a54c:	streq	pc, [r1], -pc, rrx
    a550:			; <UNDEFINED> instruction: 0xf7f8e7c1
    a554:	svclt	0x0000ec88
    a558:	andeq	fp, r1, r6, asr r8
    a55c:	andeq	r0, r0, ip, ror #5
    a560:	andeq	r0, r0, r4, lsl #6
    a564:	andeq	r8, r0, r4, ror sp
    a568:	mvnsmi	lr, sp, lsr #18
    a56c:	strmi	r4, [lr], -r4, lsl #12
    a570:			; <UNDEFINED> instruction: 0xf7ff4617
    a574:			; <UNDEFINED> instruction: 0xf8d4fe07
    a578:	stmibvs	r3!, {r2, r3, r4, r7, ip, lr}^
    a57c:			; <UNDEFINED> instruction: 0xb1236105
    a580:			; <UNDEFINED> instruction: 0x46304639
    a584:	ldrhmi	lr, [r0, #141]!	; 0x8d
    a588:			; <UNDEFINED> instruction: 0xf06f4718
    a58c:	pop	{r0, r2, r5}
    a590:	svclt	0x000081f0
    a594:	svcmi	0x00f0e92d
    a598:	stclmi	6, cr4, [r0, #-16]
    a59c:	stmdami	r0, {r0, r2, r4, r5, r7, ip, sp, pc}^
    a5a0:	ldrbtmi	r4, [sp], #-1675	; 0xfffff975
    a5a4:			; <UNDEFINED> instruction: 0x469a4e3f
    a5a8:	stmdbeq	r0!, {r2, r8, ip, sp, lr, pc}
    a5ac:			; <UNDEFINED> instruction: 0x9606447e
    a5b0:	svcge	0x00235829
    a5b4:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a5b8:			; <UNDEFINED> instruction: 0xf8cd4616
    a5bc:			; <UNDEFINED> instruction: 0x462ab01c
    a5c0:	tstls	r5, fp, lsl #16
    a5c4:			; <UNDEFINED> instruction: 0x46489333
    a5c8:	bl	ffe485b0 <EXEC_NAME@@Base+0xffe225a8>
    a5cc:			; <UNDEFINED> instruction: 0x46314652
    a5d0:			; <UNDEFINED> instruction: 0xf7ff4620
    a5d4:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, ip, sp, lr, pc}
    a5d8:	pkhtbmi	sp, r3, r7, asr #32
    a5dc:	andcs	r6, r1, #224, 18	; 0x380000
    a5e0:	movtcs	r9, #3334	; 0xd06
    a5e4:	andls	r4, r2, r0, lsl r4
    a5e8:	ldrdgt	pc, [r8], -fp
    a5ec:	mvnvs	r4, r9, lsl r6
    a5f0:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    a5f4:			; <UNDEFINED> instruction: 0xf7f85c00
    a5f8:	shasxmi	lr, sl, r6
    a5fc:			; <UNDEFINED> instruction: 0x46204631
    a600:	blx	1c8604 <EXEC_NAME@@Base+0x1a25fc>
    a604:	mvnle	r2, r0, lsl #16
    a608:			; <UNDEFINED> instruction: 0xf7f84648
    a60c:	ldrtmi	lr, [sl], -r8, lsr #22
    a610:			; <UNDEFINED> instruction: 0x46204631
    a614:	blx	ff5c8618 <EXEC_NAME@@Base+0xff5a2610>
    a618:	orrslt	r4, r0, r5, lsl #12
    a61c:	bge	21be28 <EXEC_NAME@@Base+0x1f5e20>
    a620:	ldrdeq	pc, [r4], #132	; 0x84
    a624:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
    a628:	svceq	0x0002f110
    a62c:	andsle	r4, r3, r3, lsl #13
    a630:			; <UNDEFINED> instruction: 0xf7f84628
    a634:			; <UNDEFINED> instruction: 0xf1bbeba6
    a638:	tstle	r2, r0, lsl #30
    a63c:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    a640:			; <UNDEFINED> instruction: 0xf06fd1c1
    a644:	blls	14c688 <EXEC_NAME@@Base+0x126680>
    a648:	bls	cdbf50 <EXEC_NAME@@Base+0xcb5f48>
    a64c:	addsmi	r6, sl, #1769472	; 0x1b0000
    a650:	eorslt	sp, r5, r1, lsr #2
    a654:	svchi	0x00f0e8bd
    a658:			; <UNDEFINED> instruction: 0xb01cf8dd
    a65c:			; <UNDEFINED> instruction: 0xf8d4462a
    a660:	ldrbmi	r0, [r9], -r4, asr #1
    a664:			; <UNDEFINED> instruction: 0xff80f7ff
    a668:	tstlt	r8, r0, lsl #13
    a66c:			; <UNDEFINED> instruction: 0xf7f84628
    a670:	strb	lr, [r8, r8, lsl #23]!
    a674:	strls	r2, [r0, -r1, lsl #6]
    a678:	ldrbmi	r9, [r2], -r1, lsl #6
    a67c:	ldrtmi	r4, [r3], -r0, lsr #12
    a680:			; <UNDEFINED> instruction: 0xf7ff4631
    a684:			; <UNDEFINED> instruction: 0x4680fcf3
    a688:			; <UNDEFINED> instruction: 0x4648e7f0
    a68c:	stmdaeq	pc, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a690:	b	ff948678 <EXEC_NAME@@Base+0xff922670>
    a694:			; <UNDEFINED> instruction: 0xf7f8e7d7
    a698:	svclt	0x0000ebe6
    a69c:	andeq	fp, r1, r2, lsr #14
    a6a0:	andeq	r0, r0, ip, ror #5
    a6a4:	andeq	r8, r0, r0, lsl #26
    a6a8:	svcmi	0x00f0e92d
    a6ac:	stclmi	0, cr11, [r6, #-612]	; 0xfffffd9c
    a6b0:	ldrmi	r4, [fp], r9, lsl #13
    a6b4:	blls	89cbd0 <EXEC_NAME@@Base+0x876bc8>
    a6b8:			; <UNDEFINED> instruction: 0x4692447d
    a6bc:	movwls	r4, #18048	; 0x4680
    a6c0:	movwls	r5, #14443	; 0x386b
    a6c4:	tstls	r7, #1769472	; 0x1b0000
    a6c8:	blx	9486ce <EXEC_NAME@@Base+0x9226c6>
    a6cc:	ldrteq	pc, [r8], -r0, lsl #2	; <UNPREDICTABLE>
    a6d0:	ldrtmi	r4, [r0], -r4, lsl #12
    a6d4:	bl	febc86bc <EXEC_NAME@@Base+0xfeba26b4>
    a6d8:			; <UNDEFINED> instruction: 0x46494652
    a6dc:			; <UNDEFINED> instruction: 0xf7ff4620
    a6e0:	stmdacs	r0, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    a6e4:			; <UNDEFINED> instruction: 0x4607d036
    a6e8:	ldrbmi	r9, [r9], -r4, lsl #20
    a6ec:			; <UNDEFINED> instruction: 0xf7ff4620
    a6f0:	andls	pc, r5, r9, ror #20
    a6f4:	suble	r2, r0, r0, lsl #16
    a6f8:	ldrdcc	pc, [ip], r4
    a6fc:	cmple	r3, r0, lsl #22
    a700:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    a704:	teqle	sl, r0, lsl #22
    a708:			; <UNDEFINED> instruction: 0x3090f8d4
    a70c:	bls	1773a0 <EXEC_NAME@@Base+0x151398>
    a710:			; <UNDEFINED> instruction: 0xf8d44639
    a714:			; <UNDEFINED> instruction: 0xf7ff00c4
    a718:	strmi	pc, [r5], -r7, lsr #30
    a71c:	suble	r2, r5, r0, lsl #16
    a720:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    a724:	teqle	fp, r0, lsl #22
    a728:	rsbmi	r9, sp, #327680	; 0x50000
    a72c:	bl	a48714 <EXEC_NAME@@Base+0xa2270c>
    a730:			; <UNDEFINED> instruction: 0xf7f84638
    a734:	ldrtmi	lr, [r0], -r6, lsr #22
    a738:	stcl	7, cr15, [r0, #-992]	; 0xfffffc20
    a73c:	strbmi	r4, [r0], -r9, lsr #12
    a740:	blx	cc6754 <EXEC_NAME@@Base+0xca074c>
    a744:	bls	5f1358 <EXEC_NAME@@Base+0x5cb350>
    a748:	addsmi	r6, sl, #1769472	; 0x1b0000
    a74c:	andslt	sp, r9, r9, lsr r1
    a750:	svchi	0x00f0e8bd
    a754:	strb	r2, [lr, r2, lsl #10]!
    a758:	ldrbmi	r9, [r9], -r4, lsl #20
    a75c:			; <UNDEFINED> instruction: 0xf7ff4620
    a760:	stmdacs	r0, {r0, r7, r8, fp, ip, sp, lr, pc}
    a764:	blls	13eab8 <EXEC_NAME@@Base+0x118ab0>
    a768:	stmdbls	r5, {r1, r3, r4, r6, r9, sl, lr}
    a76c:			; <UNDEFINED> instruction: 0xf7ff4620
    a770:			; <UNDEFINED> instruction: 0x4605ff11
    a774:	sbcle	r2, sl, r0, lsl #16
    a778:	strcs	lr, [r2, #-2002]	; 0xfffff82e
    a77c:	stmdbge	r6, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a780:			; <UNDEFINED> instruction: 0xf7ff4640
    a784:	ldr	pc, [pc, r1, asr #17]!
    a788:			; <UNDEFINED> instruction: 0x463b4811
    a78c:	tstcs	r1, r1, lsl sl
    a790:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    a794:	strls	r9, [r0, #-3333]	; 0xfffff2fb
    a798:			; <UNDEFINED> instruction: 0xf7f86800
    a79c:	str	lr, [pc, r2, lsr #26]!
    a7a0:	bge	19c028 <EXEC_NAME@@Base+0x176020>
    a7a4:			; <UNDEFINED> instruction: 0xf7ff4641
    a7a8:			; <UNDEFINED> instruction: 0xe7bdf917
    a7ac:	ldrbmi	r9, [fp], -r4, lsl #20
    a7b0:	strbmi	r9, [r9], -r1
    a7b4:	andls	r4, r0, #32, 12	; 0x2000000
    a7b8:			; <UNDEFINED> instruction: 0xf7ff4652
    a7bc:			; <UNDEFINED> instruction: 0x4605fc57
    a7c0:			; <UNDEFINED> instruction: 0xf7f8e7ae
    a7c4:	svclt	0x0000eb50
    a7c8:	andeq	fp, r1, ip, lsl #12
    a7cc:	andeq	r0, r0, ip, ror #5
    a7d0:	andeq	r0, r0, r4, lsl #6
    a7d4:	andeq	r8, r0, r2, lsr fp
    a7d8:			; <UNDEFINED> instruction: 0x4604b570
    a7dc:			; <UNDEFINED> instruction: 0xf7ff460d
    a7e0:			; <UNDEFINED> instruction: 0xf8d4fcd1
    a7e4:	stmdbvs	r3!, {r2, r3, r4, r7, sp}
    a7e8:	tstlt	fp, r2, lsl #2
    a7ec:	pop	{r3, r5, r9, sl, lr}
    a7f0:			; <UNDEFINED> instruction: 0x47184070
    a7f4:	eoreq	pc, r5, pc, rrx
    a7f8:	svclt	0x0000bd70
    a7fc:	svcmi	0x00f0e92d
    a800:	ldcmi	0, cr11, [lr, #-588]!	; 0xfffffdb4
    a804:	blmi	f9c048 <EXEC_NAME@@Base+0xf76040>
    a808:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
    a80c:	stmiapl	lr!, {r7, r9, sl, lr}^
    a810:	tstls	r1, #3342336	; 0x330000
    a814:	blx	1fc8818 <EXEC_NAME@@Base+0x1fa2810>
    a818:	beq	e46c20 <EXEC_NAME@@Base+0xe20c18>
    a81c:	ldrbmi	r4, [r0], -r4, lsl #12
    a820:	bl	248808 <EXEC_NAME@@Base+0x222800>
    a824:	ldrtmi	r4, [r9], -sl, asr #12
    a828:			; <UNDEFINED> instruction: 0xf7ff4620
    a82c:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    a830:			; <UNDEFINED> instruction: 0xf8d4d049
    a834:	strmi	r3, [r3], ip, lsl #1
    a838:			; <UNDEFINED> instruction: 0xf8d4bb8b
    a83c:	bllt	ad6b04 <EXEC_NAME@@Base+0xab0afc>
    a840:			; <UNDEFINED> instruction: 0x3090f8d4
    a844:			; <UNDEFINED> instruction: 0x464ab933
    a848:			; <UNDEFINED> instruction: 0x46204639
    a84c:			; <UNDEFINED> instruction: 0xf90af7ff
    a850:	cmple	r4, r0, lsl #16
    a854:			; <UNDEFINED> instruction: 0xf8d44659
    a858:			; <UNDEFINED> instruction: 0xf7ff00c4
    a85c:			; <UNDEFINED> instruction: 0x4605ffbd
    a860:			; <UNDEFINED> instruction: 0xf8d4b398
    a864:	bllt	10d6b2c <EXEC_NAME@@Base+0x10b0b24>
    a868:	rsbmi	r4, sp, #88, 12	; 0x5800000
    a86c:	b	fe248854 <EXEC_NAME@@Base+0xfe22284c>
    a870:			; <UNDEFINED> instruction: 0xf7f84650
    a874:	strtmi	lr, [r9], -r4, lsr #25
    a878:			; <UNDEFINED> instruction: 0xf0034640
    a87c:	bls	488ed8 <EXEC_NAME@@Base+0x462ed0>
    a880:	addsmi	r6, sl, #3342336	; 0x330000
    a884:	andslt	sp, r3, r7, lsr r1
    a888:	svchi	0x00f0e8bd
    a88c:	strbmi	r4, [r0], -r9, ror #12
    a890:			; <UNDEFINED> instruction: 0xf83af7ff
    a894:			; <UNDEFINED> instruction: 0x3090f8d4
    a898:	bicsle	r2, fp, r0, lsl #22
    a89c:	ldmdami	r9, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a8a0:	bmi	65c214 <EXEC_NAME@@Base+0x63620c>
    a8a4:	stmdapl	r8!, {r0, r8, sp}
    a8a8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    a8ac:	ldc	7, cr15, [r8], {248}	; 0xf8
    a8b0:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    a8b4:	sbcle	r2, r3, r0, lsl #22
    a8b8:	strtmi	lr, [r0], -r8, ror #15
    a8bc:	strbmi	r4, [r1], -sl, ror #12
    a8c0:			; <UNDEFINED> instruction: 0xf88af7ff
    a8c4:	strcs	lr, [r2, #-2000]	; 0xfffff830
    a8c8:			; <UNDEFINED> instruction: 0x464ae7d2
    a8cc:			; <UNDEFINED> instruction: 0x46204639
    a8d0:	ldc2	7, cr15, [r2], #-1020	; 0xfffffc04
    a8d4:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    a8d8:	sbcle	r2, r5, r0, lsl #22
    a8dc:	strbmi	lr, [fp], -sp, ror #15
    a8e0:			; <UNDEFINED> instruction: 0x4659463a
    a8e4:			; <UNDEFINED> instruction: 0xf7ff4620
    a8e8:			; <UNDEFINED> instruction: 0xf8d4fe55
    a8ec:			; <UNDEFINED> instruction: 0x460530b0
    a8f0:	adcsle	r2, r9, r0, lsl #22
    a8f4:			; <UNDEFINED> instruction: 0xf7f8e7e1
    a8f8:	svclt	0x0000eab6
    a8fc:			; <UNDEFINED> instruction: 0x0001b4ba
    a900:	andeq	r0, r0, ip, ror #5
    a904:	andeq	r0, r0, r4, lsl #6
    a908:	andeq	r8, r0, r0, lsr sl
    a90c:			; <UNDEFINED> instruction: 0x4604b570
    a910:			; <UNDEFINED> instruction: 0xf7ff460d
    a914:			; <UNDEFINED> instruction: 0xf8d4fc37
    a918:	stmdbvs	r3!, {r2, r3, r4, r7, sp}^
    a91c:	tstlt	fp, r2, lsl #2
    a920:	pop	{r3, r5, r9, sl, lr}
    a924:			; <UNDEFINED> instruction: 0x47184070
    a928:	eoreq	pc, r5, pc, rrx
    a92c:	svclt	0x0000bd70
    a930:	svcmi	0x00f0e92d
    a934:	ldcmi	0, cr11, [r0, #-588]!	; 0xfffffdb4
    a938:	blmi	c1c368 <EXEC_NAME@@Base+0xbf6360>
    a93c:	ldrbtmi	r4, [sp], #-1683	; 0xfffff96d
    a940:	stmiapl	pc!, {r0, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    a944:	tstls	r1, #3866624	; 0x3b0000
    a948:			; <UNDEFINED> instruction: 0xf9e4f7ff
    a94c:	ldmdaeq	r8!, {r8, ip, sp, lr, pc}
    a950:	strbmi	r4, [r0], -r4, lsl #12
    a954:	b	1bc893c <EXEC_NAME@@Base+0x1ba2934>
    a958:			; <UNDEFINED> instruction: 0x4651465a
    a95c:			; <UNDEFINED> instruction: 0xf7ff4620
    a960:	stmdacs	r0, {r0, r4, r5, r8, fp, ip, sp, lr, pc}
    a964:			; <UNDEFINED> instruction: 0xf8d4d043
    a968:	strmi	r3, [r6], -ip, lsl #1
    a96c:			; <UNDEFINED> instruction: 0xf8d4bb8b
    a970:	bllt	12d6c38 <EXEC_NAME@@Base+0x12b0c30>
    a974:			; <UNDEFINED> instruction: 0xf8d44631
    a978:			; <UNDEFINED> instruction: 0xf7ff00c4
    a97c:			; <UNDEFINED> instruction: 0xf8d4ffc7
    a980:			; <UNDEFINED> instruction: 0x460530b0
    a984:	orrlt	fp, sp, r3, asr #19
    a988:	rsbmi	r4, sp, #48, 12	; 0x3000000
    a98c:	ldmib	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a990:			; <UNDEFINED> instruction: 0xf7f84640
    a994:			; <UNDEFINED> instruction: 0x4629ec14
    a998:			; <UNDEFINED> instruction: 0xf0034648
    a99c:	bls	488db8 <EXEC_NAME@@Base+0x462db0>
    a9a0:	addsmi	r6, sl, #3866624	; 0x3b0000
    a9a4:	andslt	sp, r3, r5, lsr #2
    a9a8:	svchi	0x00f0e8bd
    a9ac:			; <UNDEFINED> instruction: 0x4651465a
    a9b0:			; <UNDEFINED> instruction: 0xf7ff4620
    a9b4:	strb	pc, [r7, r1, asr #23]!	; <UNPREDICTABLE>
    a9b8:	strbmi	r4, [r9], -sl, ror #12
    a9bc:			; <UNDEFINED> instruction: 0xf7ff4620
    a9c0:	stccs	8, cr15, [r0, #-44]	; 0xffffffd4
    a9c4:	ldrb	sp, [r1, r0, ror #3]!
    a9c8:	strbmi	r4, [r8], -r9, ror #12
    a9cc:			; <UNDEFINED> instruction: 0xff9cf7fe
    a9d0:	stmdami	fp, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a9d4:	bmi	2dc2a8 <EXEC_NAME@@Base+0x2b62a0>
    a9d8:	stmdapl	r8!, {r0, r8, sp}
    a9dc:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    a9e0:	bl	fffc89c8 <EXEC_NAME@@Base+0xfffa29c0>
    a9e4:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    a9e8:	sbcle	r2, r3, r0, lsl #22
    a9ec:	strcs	lr, [r2, #-2028]	; 0xfffff814
    a9f0:			; <UNDEFINED> instruction: 0xf7f8e7ce
    a9f4:	svclt	0x0000ea38
    a9f8:	andeq	fp, r1, r6, lsl #7
    a9fc:	andeq	r0, r0, ip, ror #5
    aa00:	andeq	r0, r0, r4, lsl #6
    aa04:	andeq	r8, r0, r8, lsl #18
    aa08:	mvnsmi	lr, sp, lsr #18
    aa0c:	strmi	r4, [lr], -r4, lsl #12
    aa10:			; <UNDEFINED> instruction: 0xf7ff4617
    aa14:			; <UNDEFINED> instruction: 0xf8d4fbb7
    aa18:	stmibvs	r3!, {r2, r3, r4, r7, ip, lr}
    aa1c:			; <UNDEFINED> instruction: 0xb1236105
    aa20:			; <UNDEFINED> instruction: 0x46304639
    aa24:	ldrhmi	lr, [r0, #141]!	; 0x8d
    aa28:			; <UNDEFINED> instruction: 0xf06f4718
    aa2c:	pop	{r0, r2, r5}
    aa30:	svclt	0x000081f0
    aa34:	svcmi	0x00f0e92d
    aa38:	cfmsuba32mi	mvax4, mvax4, mvfx13, mvfx11
    aa3c:	ldmdbmi	sp!, {r1, r3, r4, r7, r9, sl, lr}
    aa40:	ldrbtmi	fp, [lr], #-183	; 0xffffff49
    aa44:	pkhbtmi	r4, r0, r1, lsl #13
    aa48:	movwls	r5, #14451	; 0x3873
    aa4c:	teqls	r5, #1769472	; 0x1b0000
    aa50:			; <UNDEFINED> instruction: 0xf960f7ff
    aa54:	ldreq	pc, [r8, -r0, lsl #2]!
    aa58:	ldrtmi	r4, [r8], -r4, lsl #12
    aa5c:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa60:			; <UNDEFINED> instruction: 0x46494652
    aa64:			; <UNDEFINED> instruction: 0xf7ff4620
    aa68:	stmdacs	r0, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}
    aa6c:			; <UNDEFINED> instruction: 0xf8d4d059
    aa70:	strmi	r3, [r5], -ip, lsl #1
    aa74:	teqle	r9, r0, lsl #22
    aa78:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    aa7c:	cmple	r2, r0, lsl #22
    aa80:			; <UNDEFINED> instruction: 0x462a4659
    aa84:	ldrdeq	pc, [r4], #132	; 0x84
    aa88:			; <UNDEFINED> instruction: 0xffbef7ff
    aa8c:			; <UNDEFINED> instruction: 0xb1b84606
    aa90:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    aa94:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    aa98:			; <UNDEFINED> instruction: 0x4628bb13
    aa9c:	ldmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aaa0:			; <UNDEFINED> instruction: 0xf7f84638
    aaa4:	ldrtmi	lr, [r2], -ip, lsl #23
    aaa8:	strbmi	r4, [r0], -r9, asr #12
    aaac:	blx	fe648ab0 <EXEC_NAME@@Base+0xfe622aa8>
    aab0:	bls	d716c4 <EXEC_NAME@@Base+0xd4b6bc>
    aab4:	addsmi	r6, sl, #1769472	; 0x1b0000
    aab8:	eorslt	sp, r7, r8, lsr r1
    aabc:	svchi	0x00f0e8bd
    aac0:	strbmi	r9, [r9], -r1
    aac4:	ldrbmi	r4, [r2], -fp, lsr #12
    aac8:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    aacc:			; <UNDEFINED> instruction: 0xf8cd4620
    aad0:			; <UNDEFINED> instruction: 0xf7ff9000
    aad4:			; <UNDEFINED> instruction: 0xf8d4fbf9
    aad8:			; <UNDEFINED> instruction: 0x460630b0
    aadc:	sbcsle	r2, ip, r0, lsl #22
    aae0:	bge	91c368 <EXEC_NAME@@Base+0x8f6360>
    aae4:			; <UNDEFINED> instruction: 0xf7fe4641
    aae8:			; <UNDEFINED> instruction: 0xe7d6ff77
    aaec:			; <UNDEFINED> instruction: 0x462b4812
    aaf0:	tstcs	r1, r2, lsl sl
    aaf4:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    aaf8:			; <UNDEFINED> instruction: 0xf7f86800
    aafc:			; <UNDEFINED> instruction: 0xf8d4eb72
    ab00:	blcs	16dc8 <nf_ns_user_prefix@@Base+0x4608>
    ab04:	stmdbge	r4!, {r2, r3, r4, r5, r7, ip, lr, pc}
    ab08:			; <UNDEFINED> instruction: 0xf7fe4640
    ab0c:			; <UNDEFINED> instruction: 0x4659fefd
    ab10:			; <UNDEFINED> instruction: 0xf8d4462a
    ab14:			; <UNDEFINED> instruction: 0xf7ff00c4
    ab18:			; <UNDEFINED> instruction: 0x4606ff77
    ab1c:			; <UNDEFINED> instruction: 0xd1b72800
    ab20:			; <UNDEFINED> instruction: 0xf10de7ce
    ab24:			; <UNDEFINED> instruction: 0xf06f0910
    ab28:	ldr	r0, [r9, r1, lsl #12]!
    ab2c:	ldmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab30:	andeq	fp, r1, r2, lsl #5
    ab34:	andeq	r0, r0, ip, ror #5
    ab38:	andeq	r0, r0, r4, lsl #6
    ab3c:	strdeq	r8, [r0], -sl
    ab40:	mvnsmi	lr, sp, lsr #18
    ab44:	strmi	r4, [lr], -r4, lsl #12
    ab48:			; <UNDEFINED> instruction: 0xf7ff4617
    ab4c:			; <UNDEFINED> instruction: 0xf8d4fb1b
    ab50:	bvs	8dedc8 <EXEC_NAME@@Base+0x8b8dc0>
    ab54:			; <UNDEFINED> instruction: 0xb1236105
    ab58:			; <UNDEFINED> instruction: 0x46304639
    ab5c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ab60:			; <UNDEFINED> instruction: 0xf06f4718
    ab64:	pop	{r0, r2, r5}
    ab68:	svclt	0x000081f0
    ab6c:	svcmi	0x00f0e92d
    ab70:	ldcmi	6, cr4, [sp, #-620]!	; 0xfffffd94
    ab74:	ldcmi	0, cr11, [sp], #-732	; 0xfffffd24
    ab78:	ldrbtmi	r4, [sp], #-1551	; 0xfffff9f1
    ab7c:	pkhbtmi	r4, r0, r2, lsl #13
    ab80:	movwls	r5, #14635	; 0x392b
    ab84:	teqls	r5, #1769472	; 0x1b0000
    ab88:			; <UNDEFINED> instruction: 0xf8c4f7ff
    ab8c:	ldrteq	pc, [r8], -r0, lsl #2	; <UNPREDICTABLE>
    ab90:	ldrtmi	r4, [r0], -r4, lsl #12
    ab94:	stmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab98:			; <UNDEFINED> instruction: 0x46204639
    ab9c:			; <UNDEFINED> instruction: 0xf7ff2200
    aba0:	orrslt	pc, r0, #1114112	; 0x110000
    aba4:	ldrbmi	r4, [sl], -r7, lsl #12
    aba8:			; <UNDEFINED> instruction: 0x46204651
    abac:			; <UNDEFINED> instruction: 0xf80af7ff
    abb0:	cmnlt	r8, #135266304	; 0x8100000
    abb4:	ldrdcc	pc, [ip], r4
    abb8:	cmple	r8, r0, lsl #22
    abbc:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    abc0:	teqle	pc, r0, lsl #22
    abc4:	ldrtmi	r4, [r9], -sl, asr #12
    abc8:	ldrdeq	pc, [r4], #132	; 0x84
    abcc:			; <UNDEFINED> instruction: 0xffb8f7ff
    abd0:	cmplt	r0, #5242880	; 0x500000
    abd4:	beq	447010 <EXEC_NAME@@Base+0x421008>
    abd8:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    abdc:			; <UNDEFINED> instruction: 0x4648b9fb
    abe0:	stmia	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    abe4:			; <UNDEFINED> instruction: 0xf7f84638
    abe8:	ldrtmi	lr, [r0], -ip, asr #17
    abec:	b	ff9c8bd4 <EXEC_NAME@@Base+0xff9a2bcc>
    abf0:	ldrbmi	r4, [r1], -sl, lsr #12
    abf4:			; <UNDEFINED> instruction: 0xf7ff4640
    abf8:	blls	1093cc <EXEC_NAME@@Base+0xe33c4>
    abfc:	ldmdavs	fp, {r0, r2, r4, r5, r9, fp, ip, pc}
    ac00:			; <UNDEFINED> instruction: 0xd12e429a
    ac04:	pop	{r0, r1, r2, r4, r5, ip, sp, pc}
    ac08:			; <UNDEFINED> instruction: 0xf10d8ff0
    ac0c:			; <UNDEFINED> instruction: 0xf06f0a10
    ac10:	strb	r0, [sl, r1, lsl #10]!
    ac14:	beq	447050 <EXEC_NAME@@Base+0x421048>
    ac18:	streq	pc, [r1, #-111]	; 0xffffff91
    ac1c:	strtmi	lr, [r0], -r2, ror #15
    ac20:	strbmi	sl, [r1], -r4, lsr #20
    ac24:	mrc2	7, 6, pc, cr8, cr14, {7}
    ac28:	ldrdls	lr, [r1], -r9
    ac2c:			; <UNDEFINED> instruction: 0x465a4651
    ac30:	beq	44706c <EXEC_NAME@@Base+0x421064>
    ac34:			; <UNDEFINED> instruction: 0xf8cd464b
    ac38:	strtmi	sl, [r0], -r0
    ac3c:	blx	1148c42 <EXEC_NAME@@Base+0x1122c3a>
    ac40:	strb	r4, [r9, r5, lsl #12]
    ac44:	strbmi	sl, [r0], -r4, lsr #18
    ac48:	mrc2	7, 2, pc, cr14, cr14, {7}
    ac4c:	stmdami	r8, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    ac50:	bmi	21c584 <EXEC_NAME@@Base+0x1f657c>
    ac54:	stmdapl	r8!, {r0, r8, sp}
    ac58:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    ac5c:	b	ff048c44 <EXEC_NAME@@Base+0xff022c3c>
    ac60:			; <UNDEFINED> instruction: 0xf7f8e7ac
    ac64:	svclt	0x0000e900
    ac68:	andeq	fp, r1, sl, asr #2
    ac6c:	andeq	r0, r0, ip, ror #5
    ac70:	andeq	r0, r0, r4, lsl #6
    ac74:	andeq	r8, r0, r4, lsr #13
    ac78:			; <UNDEFINED> instruction: 0x4604b570
    ac7c:	ldrmi	r4, [r6], -sp, lsl #12
    ac80:	blx	fe048c84 <EXEC_NAME@@Base+0xfe022c7c>
    ac84:			; <UNDEFINED> instruction: 0x109cf8d4
    ac88:	smlatbvs	r1, r3, ip, r6
    ac8c:	ldrtmi	fp, [r1], -r3, lsr #2
    ac90:	pop	{r3, r5, r9, sl, lr}
    ac94:			; <UNDEFINED> instruction: 0x47184070
    ac98:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    ac9c:			; <UNDEFINED> instruction: 0x4604b5f8
    aca0:			; <UNDEFINED> instruction: 0xf8d0460f
    aca4:	ldrmi	r0, [r5], -r4, asr #1
    aca8:	cmplt	r2, #17825792	; 0x1100000
    acac:	strteq	pc, [r0], -r4, lsl #2
    acb0:			; <UNDEFINED> instruction: 0xf7ff461a
    acb4:	ldrtmi	pc, [r0], -r1, ror #31	; <UNPREDICTABLE>
    acb8:	stm	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    acbc:			; <UNDEFINED> instruction: 0x46204639
    acc0:			; <UNDEFINED> instruction: 0xff22f7fe
    acc4:	strmi	r6, [r1], -r3, lsl #21
    acc8:	vldrle	d2, [sp, #-0]
    accc:	bvs	ff0198d8 <EXEC_NAME@@Base+0xfeff38d0>
    acd0:			; <UNDEFINED> instruction: 0xf283fab3
    acd4:	ldmdbeq	r2, {r0, r1, r3, r7, r9, sp, lr}^
    acd8:	svclt	0x00082800
    acdc:	ldrtmi	r2, [r0], -r0, lsl #4
    ace0:	pop	{r1, r3, r4, r8, fp, ip, sp, pc}
    ace4:			; <UNDEFINED> instruction: 0xf7f740f8
    ace8:	movwcs	fp, #4023	; 0xfb7
    acec:			; <UNDEFINED> instruction: 0xf7f762cb
    acf0:			; <UNDEFINED> instruction: 0xb1a5efb6
    acf4:			; <UNDEFINED> instruction: 0xf8d44629
    acf8:	pop	{r2, r6, r7}
    acfc:			; <UNDEFINED> instruction: 0xf7ff40f8
    ad00:	stmdbmi	r7, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, pc}
    ad04:			; <UNDEFINED> instruction: 0xe7d14479
    ad08:	vqdmulh.s<illegal width 8>	d20, d0, d6
    ad0c:	stmdbmi	r6, {r0, r1, r3, r5, r6, r7, r9, sp, lr}
    ad10:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    ad14:			; <UNDEFINED> instruction: 0x33244479
    ad18:			; <UNDEFINED> instruction: 0xf7f84478
    ad1c:			; <UNDEFINED> instruction: 0xbdf8ebaa
    ad20:	andeq	r7, r0, r0, ror #4
    ad24:	strdeq	r8, [r0], -r2
    ad28:	andeq	r8, r0, r4, asr #2
    ad2c:	strdeq	r8, [r0], -r0
    ad30:			; <UNDEFINED> instruction: 0x4604b570
    ad34:	ldrmi	r4, [r6], -sp, lsl #12
    ad38:	blx	948d3c <EXEC_NAME@@Base+0x922d34>
    ad3c:			; <UNDEFINED> instruction: 0x109cf8d4
    ad40:	tstvs	r1, r3, lsr #28
    ad44:	ldrtmi	fp, [r1], -r3, lsr #2
    ad48:	pop	{r3, r5, r9, sl, lr}
    ad4c:			; <UNDEFINED> instruction: 0x47184070
    ad50:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    ad54:			; <UNDEFINED> instruction: 0x4604b570
    ad58:	ldrmi	r4, [r6], -sp, lsl #12
    ad5c:	blx	4c8d60 <EXEC_NAME@@Base+0x4a2d58>
    ad60:			; <UNDEFINED> instruction: 0x109cf8d4
    ad64:	tstvs	r1, r3, ror #22
    ad68:	ldrtmi	fp, [r1], -r3, lsr #2
    ad6c:	pop	{r3, r5, r9, sl, lr}
    ad70:			; <UNDEFINED> instruction: 0x47184070
    ad74:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    ad78:	svcmi	0x00f0e92d
    ad7c:	svcmi	0x0056b099
    ad80:	blmi	159c7a8 <EXEC_NAME@@Base+0x15767a0>
    ad84:	ldrbtmi	r4, [pc], #-1558	; ad8c <ntfs_check_empty_dir@plt+0x78e0>
    ad88:			; <UNDEFINED> instruction: 0xf8574681
    ad8c:			; <UNDEFINED> instruction: 0xf8dbb003
    ad90:	tstls	r7, #0
    ad94:			; <UNDEFINED> instruction: 0xffbef7fe
    ad98:	beq	e471a0 <EXEC_NAME@@Base+0xe21198>
    ad9c:	ldrbmi	r4, [r0], -r4, lsl #12
    ada0:	ldmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ada4:	strtmi	r4, [r0], -r1, asr #12
    ada8:			; <UNDEFINED> instruction: 0xf7fe2200
    adac:	stmdacs	r0, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    adb0:			; <UNDEFINED> instruction: 0xf8d4d077
    adb4:			; <UNDEFINED> instruction: 0x460530b0
    adb8:	cmple	sl, r0, lsl #22
    adbc:			; <UNDEFINED> instruction: 0x46294632
    adc0:	ldrdeq	pc, [r4], #132	; 0x84
    adc4:			; <UNDEFINED> instruction: 0xffc6f7ff
    adc8:	stmdacs	r0, {r0, r1, r9, sl, lr}
    adcc:			; <UNDEFINED> instruction: 0xf8d4d13c
    add0:	tstlt	fp, r8, lsr #1
    add4:			; <UNDEFINED> instruction: 0xf0437b33
    add8:	teqvc	r3, #67108864	; 0x4000000
    addc:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
    ade0:	blvc	cf7254 <EXEC_NAME@@Base+0xcd124c>
    ade4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    ade8:			; <UNDEFINED> instruction: 0xf8d47333
    adec:	blcs	170b4 <nf_ns_user_prefix@@Base+0x48f4>
    adf0:			; <UNDEFINED> instruction: 0xf104d16b
    adf4:	andls	r0, r5, #32, 4
    adf8:			; <UNDEFINED> instruction: 0xf7f74610
    adfc:	strbmi	lr, [r1], -r0, ror #31
    ae00:			; <UNDEFINED> instruction: 0xf7fe4620
    ae04:	bls	18a810 <EXEC_NAME@@Base+0x164808>
    ae08:	strmi	r6, [r1], -r3, lsl #21
    ae0c:	movwcc	r4, #5648	; 0x1610
    ae10:			; <UNDEFINED> instruction: 0xf7f7628b
    ae14:	ldrtmi	lr, [r1], -r4, lsr #30
    ae18:			; <UNDEFINED> instruction: 0xf0034648
    ae1c:	andcc	pc, r2, sp, lsl #30
    ae20:			; <UNDEFINED> instruction: 0xf8d4d02c
    ae24:			; <UNDEFINED> instruction: 0xb1b3308c
    ae28:	tstcs	r1, sp, lsr #22
    ae2c:	ldmpl	r8!, {r2, r4, r5, fp, sp, lr}^
    ae30:	movwcs	lr, #18902	; 0x49d6
    ae34:	stmdavs	r0, {r0, r1, r8, sl, ip, pc}
    ae38:	movwcs	lr, #2509	; 0x9cd
    ae3c:	strls	r4, [r2], #-2601	; 0xfffff5d7
    ae40:			; <UNDEFINED> instruction: 0xf7f8447a
    ae44:	and	lr, r6, lr, asr #19
    ae48:	ldrsbtcs	pc, [r0], r4	; <UNPREDICTABLE>
    ae4c:	subsmi	fp, r9, #116736	; 0x1c800
    ae50:			; <UNDEFINED> instruction: 0xf0024648
    ae54:	strtmi	pc, [r8], -r9, lsr #29
    ae58:	svc	0x0092f7f7
    ae5c:			; <UNDEFINED> instruction: 0xf7f84650
    ae60:	bls	605520 <EXEC_NAME@@Base+0x5df518>
    ae64:	ldrdcc	pc, [r0], -fp
    ae68:			; <UNDEFINED> instruction: 0xd12c429a
    ae6c:	pop	{r0, r3, r4, ip, sp, pc}
    ae70:	stmdbge	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ae74:			; <UNDEFINED> instruction: 0xf7fe4648
    ae78:	ldr	pc, [pc, r7, asr #26]
    ae7c:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    ae80:	ldrtmi	fp, [r3], -r3, ror #19
    ae84:	strtmi	r4, [sl], -r1, asr #12
    ae88:			; <UNDEFINED> instruction: 0xf7ff4620
    ae8c:			; <UNDEFINED> instruction: 0xf8d4ff07
    ae90:	blcs	17158 <nf_ns_user_prefix@@Base+0x4998>
    ae94:			; <UNDEFINED> instruction: 0x4649d0df
    ae98:	bge	19c720 <EXEC_NAME@@Base+0x176718>
    ae9c:	ldc2	7, cr15, [ip, #1016]	; 0x3f8
    aea0:			; <UNDEFINED> instruction: 0x4648e7d9
    aea4:			; <UNDEFINED> instruction: 0xf0022102
    aea8:			; <UNDEFINED> instruction: 0xe7d7fe7f
    aeac:	bge	1aeec8 <EXEC_NAME@@Base+0x188ec0>
    aeb0:	strbmi	r4, [r9], -r0, lsr #12
    aeb4:	ldc2	7, cr15, [r0, #1016]	; 0x3f8
    aeb8:	strb	r9, [r8, r5, lsl #22]
    aebc:	strbmi	sl, [r8], -r6, lsl #18
    aec0:	stc2	7, cr15, [r2, #-1016]!	; 0xfffffc08
    aec4:			; <UNDEFINED> instruction: 0xf7f7e7dd
    aec8:	bge	1c6e08 <EXEC_NAME@@Base+0x1a0e00>
    aecc:	strtmi	r4, [r0], -r9, asr #12
    aed0:	stc2	7, cr15, [r2, #1016]	; 0x3f8
    aed4:	svclt	0x0000e78d
    aed8:	andeq	sl, r1, lr, lsr pc
    aedc:	andeq	r0, r0, ip, ror #5
    aee0:	andeq	r0, r0, r4, lsl #6
    aee4:	andeq	r8, r0, r0, ror #9
    aee8:	blmi	ffc453a4 <EXEC_NAME@@Base+0xffc1f39c>
    aeec:	ldrmi	r4, [fp], r4, lsl #12
    aef0:	ldrmi	r4, [r1], r8, lsl #13
    aef4:			; <UNDEFINED> instruction: 0x6708e9dd
    aef8:			; <UNDEFINED> instruction: 0xf7ff9d0a
    aefc:			; <UNDEFINED> instruction: 0xf8d4f943
    af00:	blvs	fe917178 <EXEC_NAME@@Base+0xfe8f1170>
    af04:	cmplt	ip, r3, lsl #2
    af08:	ldrbmi	r9, [sl], -sl, lsl #10
    af0c:	strvs	lr, [r8, -sp, asr #19]
    af10:	strbmi	r4, [r0], -r9, asr #12
    af14:	pop	{r0, r1, r5, r9, sl, lr}
    af18:			; <UNDEFINED> instruction: 0x47184bf0
    af1c:	eoreq	pc, r5, pc, rrx
    af20:	blhi	ffc4521c <EXEC_NAME@@Base+0xffc1f214>
    af24:	svcmi	0x00f0e92d
    af28:			; <UNDEFINED> instruction: 0x4617b09f
    af2c:	ldmib	sp, {r3, r7, r9, sl, lr}^
    af30:	strmi	r1, [r3], r8, lsr #4
    af34:	blmi	16de8a4 <EXEC_NAME@@Base+0x16b889c>
    af38:	andne	lr, r8, #3358720	; 0x334000
    af3c:	bls	a9c13c <EXEC_NAME@@Base+0xa76134>
    af40:	ldmpl	r3!, {r0, r1, r2, r9, ip, pc}^
    af44:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
    af48:			; <UNDEFINED> instruction: 0xf7fe931d
    af4c:	strmi	pc, [r4], -r3, ror #29
    af50:			; <UNDEFINED> instruction: 0xf7f84638
    af54:	stmdacs	r0, {r1, r3, r7, fp, sp, lr, pc}
    af58:	addshi	pc, r0, r0
    af5c:	beq	e47374 <EXEC_NAME@@Base+0xe2136c>
    af60:	ldrbmi	r4, [r0], -r5, lsl #12
    af64:	svc	0x0078f7f7
    af68:	andcs	r4, r0, #68157440	; 0x4100000
    af6c:			; <UNDEFINED> instruction: 0xf7fe4620
    af70:	strmi	pc, [r1], r9, lsr #28
    af74:	subsle	r2, r4, r0, lsl #16
    af78:	ldrdcc	pc, [ip], r4
    af7c:	cmple	lr, r0, lsl #22
    af80:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    af84:	cmnle	r4, r0, lsl #22
    af88:	ldrdgt	pc, [r4], #132	; 0x84
    af8c:	ldmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
    af90:	bls	1cb3b8 <EXEC_NAME@@Base+0x1a53b0>
    af94:	smlabteq	r0, sp, r9, lr
    af98:	andls	r4, r2, #76546048	; 0x4900000
    af9c:	strtmi	r4, [sl], -r0, ror #12
    afa0:			; <UNDEFINED> instruction: 0xffa2f7ff
    afa4:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    afa8:	blcs	1c9b0 <nf_ns_user_prefix@@Base+0xa1f0>
    afac:	strbmi	sp, [r8], -r1, asr #2
    afb0:	mcr	7, 7, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    afb4:			; <UNDEFINED> instruction: 0xf7f84650
    afb8:			; <UNDEFINED> instruction: 0xf1b8e902
    afbc:	blle	1a4ebc4 <EXEC_NAME@@Base+0x1a28bbc>
    afc0:	ldrdcc	pc, [ip], r4
    afc4:	ldrmi	fp, [r8, #2523]!	; 0x9db
    afc8:	strbmi	sp, [r2], -pc, lsl #16
    afcc:			; <UNDEFINED> instruction: 0x46294658
    afd0:	cdp2	0, 13, cr15, cr6, cr3, {0}
    afd4:	bls	771bf4 <EXEC_NAME@@Base+0x74bbec>
    afd8:	addsmi	r6, sl, #1769472	; 0x1b0000
    afdc:			; <UNDEFINED> instruction: 0x4628d15d
    afe0:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    afe4:			; <UNDEFINED> instruction: 0xf7f74ff0
    afe8:	blmi	bfab14 <EXEC_NAME@@Base+0xbd4b0c>
    afec:	stmdami	pc!, {r0, r3, r4, r9, sp}	; <UNPREDICTABLE>
    aff0:	ldmpl	r3!, {r0, r8, sp}^
    aff4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    aff8:	svc	0x00bcf7f7
    affc:	bls	204f98 <EXEC_NAME@@Base+0x1def90>
    b000:	blmi	a5340c <EXEC_NAME@@Base+0xa2d404>
    b004:	bls	145754 <EXEC_NAME@@Base+0x11f74c>
    b008:	bmi	a613dc <EXEC_NAME@@Base+0xa3b3d4>
    b00c:	andhi	pc, r8, sp, asr #17
    b010:	bls	4574c <EXEC_NAME@@Base+0x1f744>
    b014:	ldmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
    b018:	stmia	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b01c:	ldmible	r4, {r3, r4, r5, r7, r8, sl, lr}^
    b020:	ldrbmi	lr, [r0], -r3, ror #15
    b024:	stmia	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b028:	ldrbmi	r2, [r8], -r2, lsl #2
    b02c:	ldc2	0, cr15, [ip, #8]!
    b030:	bge	344f78 <EXEC_NAME@@Base+0x31ef70>
    b034:			; <UNDEFINED> instruction: 0x46204659
    b038:	stc2l	7, cr15, [lr], {254}	; 0xfe
    b03c:	bls	204f20 <EXEC_NAME@@Base+0x1def18>
    b040:	ldmdami	r9, {r0, r8, sp}
    b044:	movwcs	lr, #18898	; 0x49d2
    b048:	movwcs	lr, #43469	; 0xa9cd
    b04c:	movwcs	lr, #35293	; 0x89dd
    b050:	smladxls	r2, r0, r8, r5
    b054:	movwcs	lr, #18893	; 0x49cd
    b058:	movwcs	lr, #43485	; 0xa9dd
    b05c:	stmib	sp, {fp, sp, lr}^
    b060:	bmi	513c68 <EXEC_NAME@@Base+0x4edc60>
    b064:			; <UNDEFINED> instruction: 0xf7f8447a
    b068:			; <UNDEFINED> instruction: 0xf8d4e8bc
    b06c:	blcs	17334 <nf_ns_user_prefix@@Base+0x4b74>
    b070:	stmdbge	ip, {r1, r3, r7, ip, lr, pc}
    b074:			; <UNDEFINED> instruction: 0xf7fe4658
    b078:	str	pc, [r5, r7, asr #24]
    b07c:	tstcs	ip, r8, asr r6
    b080:	ldc2	0, cr15, [r2, #8]
    b084:	bls	771ca4 <EXEC_NAME@@Base+0x74bc9c>
    b088:	addsmi	r6, sl, #1769472	; 0x1b0000
    b08c:	andslt	sp, pc, r5, lsl #2
    b090:	svchi	0x00f0e8bd
    b094:	smlabteq	r0, r8, r1, pc	; <UNPREDICTABLE>
    b098:			; <UNDEFINED> instruction: 0xf7f7e7c7
    b09c:	svclt	0x0000eee4
    b0a0:	andeq	sl, r1, r8, lsl #27
    b0a4:	andeq	r0, r0, ip, ror #5
    b0a8:	andeq	r0, r0, r4, lsl #6
    b0ac:	andeq	r8, r0, r0, lsl #7
    b0b0:	andeq	r8, r0, r8, asr #6
    b0b4:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    b0b8:	blmi	ffc45574 <EXEC_NAME@@Base+0xffc1f56c>
    b0bc:	ldrmi	r4, [fp], r4, lsl #12
    b0c0:	ldrmi	r4, [r1], r8, lsl #13
    b0c4:			; <UNDEFINED> instruction: 0x6708e9dd
    b0c8:			; <UNDEFINED> instruction: 0xf7ff9d0a
    b0cc:			; <UNDEFINED> instruction: 0xf8d4f85b
    b0d0:	blvs	ff917348 <EXEC_NAME@@Base+0xff8f1340>
    b0d4:	cmplt	ip, r3, lsl #2
    b0d8:	ldrbmi	r9, [sl], -sl, lsl #10
    b0dc:	strvs	lr, [r8, -sp, asr #19]
    b0e0:	strbmi	r4, [r0], -r9, asr #12
    b0e4:	pop	{r0, r1, r5, r9, sl, lr}
    b0e8:			; <UNDEFINED> instruction: 0x47184bf0
    b0ec:	eoreq	pc, r5, pc, rrx
    b0f0:	blhi	ffc453ec <EXEC_NAME@@Base+0xffc1f3e4>
    b0f4:	svcmi	0x00f0e92d
    b0f8:	ldclmi	6, cr4, [r1, #-60]	; 0xffffffc4
    b0fc:	ldmdbmi	r1, {r1, r3, r4, r7, r9, sl, lr}^
    b100:	ldrbtmi	fp, [sp], #-155	; 0xffffff65
    b104:	pkhbtmi	r4, r3, r6, lsl #12
    b108:			; <UNDEFINED> instruction: 0x8098f8dd
    b10c:	movwls	r5, #30827	; 0x786b
    b110:	tstls	r9, #1769472	; 0x1b0000
    b114:	ldc2l	7, cr15, [lr, #1016]!	; 0x3f8
    b118:	ldmdbeq	r8!, {r8, ip, sp, lr, pc}
    b11c:	strbmi	r4, [r8], -r4, lsl #12
    b120:	mrc	7, 4, APSR_nzcv, cr10, cr7, {7}
    b124:			; <UNDEFINED> instruction: 0x46204639
    b128:			; <UNDEFINED> instruction: 0xf7fe2200
    b12c:	stmdacs	r0, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    b130:			; <UNDEFINED> instruction: 0xf8d4d073
    b134:	strmi	r3, [r7], -ip, lsl #1
    b138:	blmi	10f782c <EXEC_NAME@@Base+0x10d1824>
    b13c:	ldrdcs	pc, [r8], -r8
    b140:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b144:	cmnle	r3, r0, lsl #20
    b148:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
    b14c:	andne	lr, r4, #216, 18	; 0x360000
    b150:	andge	pc, r8, sp, asr #17
    b154:	andne	lr, r0, #3358720	; 0x334000
    b158:	eorne	lr, r4, #3620864	; 0x374000
    b15c:	andne	lr, r4, #3358720	; 0x334000
    b160:	bmi	ed356c <EXEC_NAME@@Base+0xead564>
    b164:			; <UNDEFINED> instruction: 0xf7f8447a
    b168:			; <UNDEFINED> instruction: 0xf8d4e83c
    b16c:	blcs	17434 <nf_ns_user_prefix@@Base+0x4c74>
    b170:			; <UNDEFINED> instruction: 0xf8d4d14e
    b174:	ldrtmi	ip, [r2], -r4, asr #1
    b178:	ldrdeq	lr, [r4, -sp]!
    b17c:			; <UNDEFINED> instruction: 0xf8cd4653
    b180:	stmib	sp, {r3, pc}^
    b184:	ldrtmi	r0, [r9], -r0, lsl #2
    b188:			; <UNDEFINED> instruction: 0xf7ff4660
    b18c:			; <UNDEFINED> instruction: 0xf8d4ff95
    b190:			; <UNDEFINED> instruction: 0x460630b0
    b194:	teqle	r5, r0, lsl #22
    b198:			; <UNDEFINED> instruction: 0xf7f74638
    b19c:			; <UNDEFINED> instruction: 0x4648edf2
    b1a0:	stmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b1a4:	blle	11969ac <EXEC_NAME@@Base+0x11709a4>
    b1a8:	ldrdcc	pc, [ip], r4
    b1ac:	blmi	9b7800 <EXEC_NAME@@Base+0x9917f8>
    b1b0:	ldrdcs	pc, [r8], -r8
    b1b4:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b1b8:	teqle	r6, r0, lsl #20
    b1bc:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    b1c0:	stmdbhi	r4, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    b1c4:	bmi	9135d0 <EXEC_NAME@@Base+0x8ed5c8>
    b1c8:	ldrbtmi	r9, [sl], #-1538	; 0xfffff9fe
    b1cc:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    b1d0:	stmda	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b1d4:	stmdale	fp, {r1, r2, r4, r6, r8, sl, lr}
    b1d8:			; <UNDEFINED> instruction: 0x46584631
    b1dc:	ldc2	0, cr15, [r0, #12]!
    b1e0:	bls	671e04 <EXEC_NAME@@Base+0x64bdfc>
    b1e4:	addsmi	r6, sl, #1769472	; 0x1b0000
    b1e8:	andslt	sp, fp, r7, lsr #2
    b1ec:	svchi	0x00f0e8bd
    b1f0:	andscs	r4, sl, #21504	; 0x5400
    b1f4:	tstcs	r1, r9, lsl r8
    b1f8:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    b1fc:			; <UNDEFINED> instruction: 0xf7f7681b
    b200:			; <UNDEFINED> instruction: 0xe7e9eeba
    b204:	ldrbmi	sl, [r9], -r8, lsl #20
    b208:			; <UNDEFINED> instruction: 0xf7fe4620
    b20c:	strb	pc, [r3, r5, ror #23]	; <UNPREDICTABLE>
    b210:	ldrbmi	sl, [r8], -r8, lsl #18
    b214:	blx	1e49216 <EXEC_NAME@@Base+0x1e2320e>
    b218:	strbmi	lr, [r8], -fp, lsr #15
    b21c:	svc	0x00cef7f7
    b220:	ldrbmi	r2, [r8], -r2, lsl #2
    b224:	stc2l	0, cr15, [r0], {2}
    b228:	blmi	385198 <EXEC_NAME@@Base+0x35f190>
    b22c:			; <UNDEFINED> instruction: 0xe7c7447b
    b230:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    b234:	rsbsmi	lr, r1, #36175872	; 0x2280000
    b238:			; <UNDEFINED> instruction: 0xf7f7e7f3
    b23c:	svclt	0x0000ee14
    b240:	andeq	sl, r1, r2, asr #23
    b244:	andeq	r0, r0, ip, ror #5
    b248:	andeq	r0, r0, r4, lsl #6
    b24c:	andeq	r9, r0, sl, asr r4
    b250:	andeq	r8, r0, r4, lsr r2
    b254:	andeq	r9, r0, r6, ror #7
    b258:	strdeq	r8, [r0], -r2
    b25c:	ldrdeq	r8, [r0], -lr
    b260:	andeq	r8, r0, r4, ror #2
    b264:	andeq	r8, r0, lr, asr r1
    b268:	mvnsmi	lr, sp, lsr #18
    b26c:	strmi	r4, [lr], -r4, lsl #12
    b270:			; <UNDEFINED> instruction: 0x46984617
    b274:			; <UNDEFINED> instruction: 0xff86f7fe
    b278:			; <UNDEFINED> instruction: 0x509cf8d4
    b27c:	smlattvs	r5, r4, ip, r6
    b280:			; <UNDEFINED> instruction: 0x4642b134
    b284:			; <UNDEFINED> instruction: 0x46304639
    b288:	pop	{r0, r1, r5, r9, sl, lr}
    b28c:			; <UNDEFINED> instruction: 0x471841f0
    b290:	eoreq	pc, r5, pc, rrx
    b294:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b298:	svcmi	0x00f0e92d
    b29c:	mcrmi	6, 1, r4, cr14, cr10, {4}
    b2a0:	stcmi	0, cr11, [lr], #-596	; 0xfffffdac
    b2a4:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    b2a8:	pkhbtmi	r4, r1, r3, lsl #13
    b2ac:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r8, fp, ip, lr}
    b2b0:			; <UNDEFINED> instruction: 0xf7fe9313
    b2b4:			; <UNDEFINED> instruction: 0xf100fd2f
    b2b8:			; <UNDEFINED> instruction: 0x46040838
    b2bc:			; <UNDEFINED> instruction: 0xf7f74640
    b2c0:	strtmi	lr, [r9], -ip, asr #27
    b2c4:	andcs	r4, r0, #32, 12	; 0x2000000
    b2c8:	ldc2l	7, cr15, [ip], #-1016	; 0xfffffc08
    b2cc:	eorsle	r2, pc, r0, lsl #16
    b2d0:	ldrdcc	pc, [ip], r4
    b2d4:	bllt	14dcaf0 <EXEC_NAME@@Base+0x14b6ae8>
    b2d8:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    b2dc:			; <UNDEFINED> instruction: 0x4653bb13
    b2e0:			; <UNDEFINED> instruction: 0x4629465a
    b2e4:	ldrdeq	pc, [r4], #132	; 0x84
    b2e8:			; <UNDEFINED> instruction: 0xffbef7ff
    b2ec:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    b2f0:	stmiblt	fp, {r1, r2, r9, sl, lr}
    b2f4:	rsbsmi	r4, r6, #40, 12	; 0x2800000
    b2f8:	stcl	7, cr15, [r2, #-988]	; 0xfffffc24
    b2fc:			; <UNDEFINED> instruction: 0xf7f74640
    b300:	shsaxmi	lr, r1, lr
    b304:			; <UNDEFINED> instruction: 0xf0024648
    b308:	bls	50a44c <EXEC_NAME@@Base+0x4e4444>
    b30c:	addsmi	r6, sl, #3866624	; 0x3b0000
    b310:	andslt	sp, r5, r0, lsr #2
    b314:	svchi	0x00f0e8bd
    b318:	bge	9cba0 <EXEC_NAME@@Base+0x76b98>
    b31c:			; <UNDEFINED> instruction: 0xf7fe4649
    b320:	ubfx	pc, fp, #22, #8
    b324:	strbmi	sl, [r8], -r2, lsl #18
    b328:	blx	ffbc9328 <EXEC_NAME@@Base+0xffba3320>
    b32c:	blmi	345290 <EXEC_NAME@@Base+0x31f288>
    b330:	ldmpl	r0!, {r0, r8, sp}^
    b334:	movwcs	lr, #18906	; 0x49da
    b338:	movwcs	lr, #2509	; 0x9cd
    b33c:	stmdavs	r0, {r0, r3, r9, fp, lr}
    b340:			; <UNDEFINED> instruction: 0xf7f7447a
    b344:			; <UNDEFINED> instruction: 0xf8d4ef4e
    b348:	blcs	17610 <nf_ns_user_prefix@@Base+0x4e50>
    b34c:	strb	sp, [r9, r7, asr #1]!
    b350:	ldrb	r2, [r3, r2, lsl #12]
    b354:	stc	7, cr15, [r6, #988]	; 0x3dc
    b358:	andeq	sl, r1, lr, lsl sl
    b35c:	andeq	r0, r0, ip, ror #5
    b360:	andeq	r0, r0, r4, lsl #6
    b364:	strheq	r8, [r0], -r4
    b368:	mvnsmi	lr, sp, lsr #18
    b36c:	strmi	r4, [lr], -r4, lsl #12
    b370:			; <UNDEFINED> instruction: 0x46984617
    b374:			; <UNDEFINED> instruction: 0xff06f7fe
    b378:			; <UNDEFINED> instruction: 0x509cf8d4
    b37c:	smlattvs	r5, r4, lr, r6
    b380:			; <UNDEFINED> instruction: 0x4642b134
    b384:			; <UNDEFINED> instruction: 0x46304639
    b388:	pop	{r0, r1, r5, r9, sl, lr}
    b38c:			; <UNDEFINED> instruction: 0x471841f0
    b390:	eoreq	pc, r5, pc, rrx
    b394:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b398:	svcmi	0x00f0e92d
    b39c:	stcmi	6, cr4, [fp], #-616	; 0xfffffd98
    b3a0:	stcmi	0, cr11, [fp, #-620]!	; 0xfffffd94
    b3a4:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
    b3a8:			; <UNDEFINED> instruction: 0x46074691
    b3ac:	stmdbpl	r5!, {r1, r2, r3, r5, r6, r9, sl, lr}^
    b3b0:	stmdavs	fp!, {r1, r5, r9, sl, lr}
    b3b4:			; <UNDEFINED> instruction: 0xf7fe9319
    b3b8:			; <UNDEFINED> instruction: 0xf8dafcad
    b3bc:	tstcs	r0, r0, lsl r0
    b3c0:	strmi	r2, [r4], -r0, lsr #4
    b3c4:			; <UNDEFINED> instruction: 0xf7f74630
    b3c8:			; <UNDEFINED> instruction: 0xf104eef4
    b3cc:	ldmib	fp, {r3, r4, r5, r9, fp}^
    b3d0:	ldrbmi	r3, [r0], -lr, lsl #4
    b3d4:	movwls	r9, #16901	; 0x4205
    b3d8:			; <UNDEFINED> instruction: 0xf7f79301
    b3dc:			; <UNDEFINED> instruction: 0x4641ed3e
    b3e0:	andcs	r4, r0, #32, 12	; 0x2000000
    b3e4:	blx	ffbc93e6 <EXEC_NAME@@Base+0xffba33de>
    b3e8:			; <UNDEFINED> instruction: 0xf8d4b358
    b3ec:			; <UNDEFINED> instruction: 0x468030b0
    b3f0:			; <UNDEFINED> instruction: 0x4633bb13
    b3f4:	strbmi	r4, [r1], -sl, asr #12
    b3f8:	ldrdeq	pc, [r4], #132	; 0x84
    b3fc:			; <UNDEFINED> instruction: 0xffb4f7ff
    b400:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    b404:	stmiblt	fp, {r1, r2, r9, sl, lr}
    b408:	rsbsmi	r4, r6, #64, 12	; 0x4000000
    b40c:	ldc	7, cr15, [r8], #988	; 0x3dc
    b410:			; <UNDEFINED> instruction: 0xf7f74650
    b414:			; <UNDEFINED> instruction: 0x4631eed4
    b418:			; <UNDEFINED> instruction: 0xf0024638
    b41c:	bls	68a338 <EXEC_NAME@@Base+0x664330>
    b420:	addsmi	r6, sl, #2818048	; 0x2b0000
    b424:	andslt	sp, fp, pc, lsl #2
    b428:	svchi	0x00f0e8bd
    b42c:	bge	21ccb4 <EXEC_NAME@@Base+0x1f6cac>
    b430:			; <UNDEFINED> instruction: 0xf7fe4639
    b434:	ubfx	pc, r1, #21, #8
    b438:	ldrtmi	sl, [r8], -r8, lsl #18
    b43c:	blx	194943c <EXEC_NAME@@Base+0x1923434>
    b440:			; <UNDEFINED> instruction: 0x2602e7d7
    b444:			; <UNDEFINED> instruction: 0xf7f7e7e4
    b448:	svclt	0x0000ed0e
    b44c:	andeq	sl, r1, lr, lsl r9
    b450:	andeq	r0, r0, ip, ror #5
    b454:	mvnsmi	lr, sp, lsr #18
    b458:	strmi	r4, [lr], -r4, lsl #12
    b45c:			; <UNDEFINED> instruction: 0xf7fe4617
    b460:			; <UNDEFINED> instruction: 0xf8d4fe91
    b464:	stclvs	0, cr5, [r3], #-624	; 0xfffffd90
    b468:			; <UNDEFINED> instruction: 0xb1236105
    b46c:			; <UNDEFINED> instruction: 0x46304639
    b470:	ldrhmi	lr, [r0, #141]!	; 0x8d
    b474:			; <UNDEFINED> instruction: 0xf06f4718
    b478:	pop	{r0, r2, r5}
    b47c:	svclt	0x000081f0
    b480:			; <UNDEFINED> instruction: 0x4604b570
    b484:			; <UNDEFINED> instruction: 0x460e4615
    b488:	mrc2	7, 3, pc, cr12, cr14, {7}
    b48c:			; <UNDEFINED> instruction: 0x209cf8d4
    b490:	tstvs	r2, r3, lsr #24
    b494:	strtmi	fp, [r9], -r3, lsr #2
    b498:	pop	{r4, r5, r9, sl, lr}
    b49c:			; <UNDEFINED> instruction: 0x47184070
    b4a0:	rscscs	r4, pc, #24, 12	; 0x1800000
    b4a4:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    b4a8:	eorvs	r6, fp, sl, ror #8
    b4ac:	svclt	0x0000bd70
    b4b0:	bmi	e1e194 <EXEC_NAME@@Base+0xdf818c>
    b4b4:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    b4b8:	strdlt	r4, [sl], r0	; <UNPREDICTABLE>
    b4bc:			; <UNDEFINED> instruction: 0x460d589f
    b4c0:	cfmsub32ge	mvax4, mvfx4, mvfx0, mvfx0
    b4c4:			; <UNDEFINED> instruction: 0x9329683b
    b4c8:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    b4cc:	tstcs	r0, r0, ror #4
    b4d0:	ldmdbeq	r8!, {r8, ip, sp, lr, pc}
    b4d4:	ldrtmi	r4, [r0], -r4, lsl #12
    b4d8:	mcr	7, 3, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    b4dc:			; <UNDEFINED> instruction: 0xf7f74648
    b4e0:	stccs	12, cr14, [r0, #-752]	; 0xfffffd10
    b4e4:	stmdami	ip!, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
    b4e8:			; <UNDEFINED> instruction: 0xf7f74478
    b4ec:			; <UNDEFINED> instruction: 0x4605ecb0
    b4f0:	suble	r2, r6, r0, lsl #16
    b4f4:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    b4f8:			; <UNDEFINED> instruction: 0x4632bb73
    b4fc:			; <UNDEFINED> instruction: 0xf8d44629
    b500:			; <UNDEFINED> instruction: 0xf7ff00c4
    b504:			; <UNDEFINED> instruction: 0xf8d4ffbd
    b508:			; <UNDEFINED> instruction: 0x468230b0
    b50c:			; <UNDEFINED> instruction: 0x4628b99b
    b510:	ldc	7, cr15, [r6], #-988	; 0xfffffc24
    b514:			; <UNDEFINED> instruction: 0xf7f74648
    b518:			; <UNDEFINED> instruction: 0xf1baee52
    b51c:	tstle	r8, r0, lsl #30
    b520:			; <UNDEFINED> instruction: 0x46404631
    b524:	mcrr2	0, 0, pc, sl, cr3	; <UNPREDICTABLE>
    b528:	ldmdavs	fp!, {r0, r3, r5, r9, fp, ip, pc}
    b52c:			; <UNDEFINED> instruction: 0xd12d429a
    b530:	pop	{r1, r3, r5, ip, sp, pc}
    b534:			; <UNDEFINED> instruction: 0x462087f0
    b538:	strbmi	r4, [r1], -sl, ror #12
    b53c:	blx	134953c <EXEC_NAME@@Base+0x1323534>
    b540:			; <UNDEFINED> instruction: 0xf7f74628
    b544:			; <UNDEFINED> instruction: 0x4648ec1e
    b548:	mrc	7, 1, APSR_nzcv, cr8, cr7, {7}
    b54c:	svceq	0x0000f1ba
    b550:			; <UNDEFINED> instruction: 0xf1cad0e6
    b554:	ands	r0, r0, r0, lsl #2
    b558:	strbmi	r4, [r0], -r9, ror #12
    b55c:			; <UNDEFINED> instruction: 0xf9d4f7fe
    b560:	strtmi	lr, [r9], -fp, asr #15
    b564:	strtmi	r2, [r0], -r0, lsl #4
    b568:	blx	b4956a <EXEC_NAME@@Base+0xb23562>
    b56c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b570:	strbmi	sp, [r8], -r0, asr #3
    b574:	mcr	7, 1, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    b578:	strbmi	r2, [r0], -r2, lsl #2
    b57c:	blx	54758e <EXEC_NAME@@Base+0x521586>
    b580:			; <UNDEFINED> instruction: 0x4648e7d2
    b584:	mrc	7, 0, APSR_nzcv, cr10, cr7, {7}
    b588:	ldrb	r2, [r6, ip, lsl #2]!
    b58c:	stcl	7, cr15, [sl], #-988	; 0xfffffc24
    b590:	andeq	sl, r1, r0, lsl r8
    b594:	andeq	r0, r0, ip, ror #5
    b598:	andeq	r6, r0, ip, ror #20
    b59c:			; <UNDEFINED> instruction: 0x4604b570
    b5a0:	ldrmi	r4, [r6], -sp, lsl #12
    b5a4:	stc2l	7, cr15, [lr, #1016]!	; 0x3f8
    b5a8:			; <UNDEFINED> instruction: 0x109cf8d4
    b5ac:	smlatbvs	r1, r3, lr, r6
    b5b0:	ldrtmi	fp, [r1], -r3, lsr #2
    b5b4:	pop	{r3, r5, r9, sl, lr}
    b5b8:			; <UNDEFINED> instruction: 0x47184070
    b5bc:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    b5c0:	push	{r0, r1, r3, r4, r5, r8, r9, fp, lr}
    b5c4:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    b5c8:	addslt	r4, sl, sl, lsr ip
    b5cc:			; <UNDEFINED> instruction: 0x460e4691
    b5d0:	strbtmi	r4, [pc], -r0, lsl #13
    b5d4:	andge	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    b5d8:	ldrdcc	pc, [r0], -sl
    b5dc:			; <UNDEFINED> instruction: 0xf7fe9319
    b5e0:			; <UNDEFINED> instruction: 0xf8d9fb99
    b5e4:	tstcs	r0, r0, lsl r0
    b5e8:	strmi	r2, [r5], -r0, lsr #4
    b5ec:			; <UNDEFINED> instruction: 0xf7f74638
    b5f0:			; <UNDEFINED> instruction: 0xf105ede0
    b5f4:	ldmib	r4, {r3, r4, r5, r8, fp}^
    b5f8:	strbmi	r3, [r8], -lr, lsl #4
    b5fc:	movwls	r9, #4868	; 0x1304
    b600:			; <UNDEFINED> instruction: 0xf7f79205
    b604:	ldrtmi	lr, [r1], -sl, lsr #24
    b608:	andcs	r4, r0, #40, 12	; 0x2800000
    b60c:	blx	ff6c960c <EXEC_NAME@@Base+0xff6a3604>
    b610:	ldrsbtcc	pc, [r0], r5	; <UNPREDICTABLE>
    b614:	bllt	16dce34 <EXEC_NAME@@Base+0x16b6e2c>
    b618:	ldrdeq	pc, [r4], #133	; 0x85
    b61c:	ldrtmi	fp, [sl], -r6, lsl #7
    b620:			; <UNDEFINED> instruction: 0xf7ff4631
    b624:			; <UNDEFINED> instruction: 0xf8d5ffbb
    b628:	blcs	178f0 <nf_ns_user_prefix@@Base+0x5130>
    b62c:			; <UNDEFINED> instruction: 0x4630d137
    b630:	bl	fe9c9614 <EXEC_NAME@@Base+0xfe9a360c>
    b634:			; <UNDEFINED> instruction: 0xf7f74648
    b638:	strtmi	lr, [r0], -r2, asr #27
    b63c:	bl	fefc9620 <EXEC_NAME@@Base+0xfefa3618>
    b640:			; <UNDEFINED> instruction: 0xf7f74620
    b644:	strtmi	lr, [r0], -ip, lsl #22
    b648:	bl	1d4962c <EXEC_NAME@@Base+0x1d23624>
    b64c:			; <UNDEFINED> instruction: 0xf7f76a20
    b650:			; <UNDEFINED> instruction: 0x4620eb98
    b654:	bl	fe549638 <EXEC_NAME@@Base+0xfe523630>
    b658:	tstcs	r0, r0, asr #12
    b65c:	blx	fe94766c <EXEC_NAME@@Base+0xfe921664>
    b660:			; <UNDEFINED> instruction: 0xf8da9a19
    b664:	addsmi	r3, sl, #0
    b668:	andslt	sp, sl, pc, lsl r1
    b66c:			; <UNDEFINED> instruction: 0x87f0e8bd
    b670:	stmdbge	r8, {r6, r9, sl, lr}
    b674:			; <UNDEFINED> instruction: 0xf948f7fe
    b678:	ldrdeq	pc, [r4], #133	; 0x85
    b67c:	bicle	r2, lr, r0, lsl #28
    b680:	ldrtmi	r4, [sl], -sp, lsl #18
    b684:			; <UNDEFINED> instruction: 0xf7ff4479
    b688:			; <UNDEFINED> instruction: 0xf8d5ff89
    b68c:	blcs	17954 <nf_ns_user_prefix@@Base+0x5194>
    b690:			; <UNDEFINED> instruction: 0x4628d0d0
    b694:	strbmi	sl, [r1], -r8, lsl #20
    b698:			; <UNDEFINED> instruction: 0xf99ef7fe
    b69c:	strtmi	lr, [r8], -sl, asr #15
    b6a0:	strbmi	sl, [r1], -r8, lsl #20
    b6a4:			; <UNDEFINED> instruction: 0xf998f7fe
    b6a8:			; <UNDEFINED> instruction: 0xf7f7e7c1
    b6ac:	svclt	0x0000ebdc
    b6b0:	strdeq	sl, [r1], -lr
    b6b4:	andeq	r0, r0, ip, ror #5
    b6b8:	andeq	r6, r0, r0, ror #17
    b6bc:	push	{r0, r1, r4, r6, r8, r9, fp, lr}
    b6c0:			; <UNDEFINED> instruction: 0x46894ff0
    b6c4:	ldrbtmi	r4, [fp], #-2386	; 0xfffff6ae
    b6c8:			; <UNDEFINED> instruction: 0x4617b09d
    b6cc:			; <UNDEFINED> instruction: 0xf8534682
    b6d0:			; <UNDEFINED> instruction: 0xf8d88001
    b6d4:	tstls	fp, #0
    b6d8:	blx	7496da <EXEC_NAME@@Base+0x7236d2>
    b6dc:	subcs	r4, r8, r6, lsl #12
    b6e0:	stcl	7, cr15, [r2], {247}	; 0xf7
    b6e4:			; <UNDEFINED> instruction: 0xf0002800
    b6e8:	smlabbcs	r0, r2, r0, r8
    b6ec:	strmi	r4, [ip], -r5, lsl #12
    b6f0:			; <UNDEFINED> instruction: 0xf7f72244
    b6f4:			; <UNDEFINED> instruction: 0x4621ed5e
    b6f8:	strtmi	r6, [r8], -ip, lsr #4
    b6fc:			; <UNDEFINED> instruction: 0xf106626c
    b700:			; <UNDEFINED> instruction: 0x632c0b38
    b704:			; <UNDEFINED> instruction: 0xf8c561ae
    b708:			; <UNDEFINED> instruction: 0xf7f79044
    b70c:	ldmdavs	sl!, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    b710:	strpl	lr, [r4], #-2503	; 0xfffff639
    b714:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    b718:	stmib	sp, {r0, r1, sl, lr}^
    b71c:	stmib	sp, {r0, r2, sl, lr}^
    b720:	strls	r4, [r9], #-1031	; 0xfffffbf9
    b724:			; <UNDEFINED> instruction: 0xf7f79202
    b728:			; <UNDEFINED> instruction: 0x4622eb98
    b72c:	ldrtmi	r4, [r0], -r9, asr #12
    b730:	blx	1249730 <EXEC_NAME@@Base+0x1223728>
    b734:	stmdacs	r0, {r2, r9, sl, lr}
    b738:			; <UNDEFINED> instruction: 0xf8d6d05e
    b73c:	blcs	17a04 <nf_ns_user_prefix@@Base+0x5244>
    b740:			; <UNDEFINED> instruction: 0xf10dd150
    b744:	strtmi	r0, [r1], -r8, lsl #18
    b748:	ldrdeq	pc, [r4], #134	; 0x86
    b74c:			; <UNDEFINED> instruction: 0xf7ff464a
    b750:			; <UNDEFINED> instruction: 0xf8d6faef
    b754:			; <UNDEFINED> instruction: 0x460320b0
    b758:	ldmib	sp, {r1, r3, r5, r7, r8, r9, fp, ip, sp, pc}^
    b75c:	stmib	r5, {r1, r2, r8}^
    b760:	subsmi	r0, r9, #-2147483645	; 0x80000003
    b764:			; <UNDEFINED> instruction: 0x4650b1b3
    b768:	blx	7c7778 <EXEC_NAME@@Base+0x7a1770>
    b76c:			; <UNDEFINED> instruction: 0xf7f74628
    b770:	strtmi	lr, [r8], -r2, ror #21
    b774:	bl	149758 <EXEC_NAME@@Base+0x123750>
    b778:			; <UNDEFINED> instruction: 0xf7f74620
    b77c:	ldrbmi	lr, [r8], -r2, lsl #22
    b780:	ldc	7, cr15, [ip, #-988]	; 0xfffffc24
    b784:			; <UNDEFINED> instruction: 0xf8d89a1b
    b788:	addsmi	r3, sl, #0
    b78c:	andslt	sp, sp, fp, lsr r1
    b790:	svchi	0x00f0e8bd
    b794:			; <UNDEFINED> instruction: 0x46504639
    b798:	blx	13c77ac <EXEC_NAME@@Base+0x13a17a4>
    b79c:	mvnle	r3, r2
    b7a0:	ldrsbtcc	pc, [r0], r6	; <UNPREDICTABLE>
    b7a4:			; <UNDEFINED> instruction: 0x464abb53
    b7a8:			; <UNDEFINED> instruction: 0xf8d64621
    b7ac:			; <UNDEFINED> instruction: 0xf7ff00c4
    b7b0:			; <UNDEFINED> instruction: 0xf8d6fef5
    b7b4:	blcs	17a7c <nf_ns_user_prefix@@Base+0x52bc>
    b7b8:			; <UNDEFINED> instruction: 0x4651d0d8
    b7bc:	bge	29d084 <EXEC_NAME@@Base+0x27707c>
    b7c0:			; <UNDEFINED> instruction: 0xf90af7fe
    b7c4:	ldrdls	lr, [r1], -r2
    b7c8:			; <UNDEFINED> instruction: 0x46304651
    b7cc:			; <UNDEFINED> instruction: 0xf7feaa0a
    b7d0:	ldmib	sp, {r0, r1, r8, fp, ip, sp, lr, pc}^
    b7d4:	blls	4bbf4 <EXEC_NAME@@Base+0x25bec>
    b7d8:	smlabteq	lr, r5, r9, lr
    b7dc:	blcs	1c148 <nf_ns_user_prefix@@Base+0x9988>
    b7e0:	ldrb	sp, [r7, r1, asr #3]
    b7e4:	ldrbmi	sl, [r0], -sl, lsl #18
    b7e8:			; <UNDEFINED> instruction: 0xf88ef7fe
    b7ec:	ldrbmi	lr, [r0], -r9, lsr #15
    b7f0:			; <UNDEFINED> instruction: 0xf002210c
    b7f4:			; <UNDEFINED> instruction: 0xe7c5f9d9
    b7f8:	ldr	r2, [r4, r2, lsl #2]!
    b7fc:	ldrbmi	sl, [r0], -sl, lsl #18
    b800:			; <UNDEFINED> instruction: 0xf882f7fe
    b804:			; <UNDEFINED> instruction: 0xf7f7e7cf
    b808:	svclt	0x0000eb2e
    b80c:	strdeq	sl, [r1], -lr
    b810:	andeq	r0, r0, ip, ror #5
    b814:	blmi	ffc45cd0 <EXEC_NAME@@Base+0xffc1fcc8>
    b818:	ldrmi	r4, [fp], r4, lsl #12
    b81c:	ldrmi	r4, [r1], r8, lsl #13
    b820:			; <UNDEFINED> instruction: 0x6708e9dd
    b824:			; <UNDEFINED> instruction: 0xf7fe9d0a
    b828:			; <UNDEFINED> instruction: 0xf8d4fcad
    b82c:	mcrvs	0, 3, r3, cr4, cr12, {4}
    b830:	cmplt	ip, r3, lsl #2
    b834:	ldrbmi	r9, [sl], -sl, lsl #10
    b838:	strvs	lr, [r8, -sp, asr #19]
    b83c:	strbmi	r4, [r0], -r9, asr #12
    b840:	pop	{r0, r1, r5, r9, sl, lr}
    b844:			; <UNDEFINED> instruction: 0x47184bf0
    b848:	eoreq	pc, r5, pc, rrx
    b84c:	blhi	ffc45b48 <EXEC_NAME@@Base+0xffc1fb40>
    b850:	push	{r0, r1, r2, r4, r6, r8, r9, fp, lr}
    b854:			; <UNDEFINED> instruction: 0x468a4ff0
    b858:	ldrbtmi	r4, [fp], #-2390	; 0xfffff6aa
    b85c:	ldrmi	fp, [r5], -r1, lsr #1
    b860:			; <UNDEFINED> instruction: 0xf10d4680
    b864:	ldmdapl	lr, {r3, r4, r8, fp}^
    b868:	ldmdavs	r3!, {r2, r3, r5, sl, fp, ip, pc}
    b86c:			; <UNDEFINED> instruction: 0xf7fe931f
    b870:	stmdbvs	r4!, {r0, r4, r6, r9, fp, ip, sp, lr, pc}
    b874:	tstcs	r0, r0, lsr #4
    b878:	strbmi	r4, [r8], -r7, lsl #12
    b87c:	ldc	7, cr15, [r8], {247}	; 0xf7
    b880:	andcc	lr, lr, #212, 18	; 0x350000
    b884:	movwls	r4, #42528	; 0xa620
    b888:	andls	r9, fp, #469762048	; 0x1c000000
    b88c:	b	fe5c9870 <EXEC_NAME@@Base+0xfe5a3868>
    b890:			; <UNDEFINED> instruction: 0x232ae9dd
    b894:	svclt	0x00044313
    b898:			; <UNDEFINED> instruction: 0x63232300
    b89c:			; <UNDEFINED> instruction: 0xf107d14f
    b8a0:	movwls	r0, #21304	; 0x5338
    b8a4:			; <UNDEFINED> instruction: 0xf7f74618
    b8a8:			; <UNDEFINED> instruction: 0x4651ead8
    b8ac:	ldrtmi	r2, [r8], -r0, lsl #4
    b8b0:			; <UNDEFINED> instruction: 0xf988f7fe
    b8b4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    b8b8:	movwcs	sp, #115	; 0x73
    b8bc:	rsbvs	r6, r3, #1342177294	; 0x5000000e
    b8c0:	strtvs	r2, [r3], #-513	; 0xfffffdff
    b8c4:			; <UNDEFINED> instruction: 0xf8d76322
    b8c8:			; <UNDEFINED> instruction: 0xf8c430b0
    b8cc:	blcs	2b944 <EXEC_NAME@@Base+0x593c>
    b8d0:	ldmib	sp, {r1, r5, r6, r8, ip, lr, pc}^
    b8d4:	strtmi	fp, [r2], -sl, lsr #24
    b8d8:			; <UNDEFINED> instruction: 0x46514b37
    b8dc:	ldrdeq	pc, [r4], #135	; 0x87
    b8e0:			; <UNDEFINED> instruction: 0xf8cd447b
    b8e4:	stmib	sp, {r3, ip, pc}^
    b8e8:			; <UNDEFINED> instruction: 0xf7ffbc00
    b8ec:			; <UNDEFINED> instruction: 0xf8d7ff93
    b8f0:			; <UNDEFINED> instruction: 0x468130b0
    b8f4:	cmple	r9, r0, lsl #22
    b8f8:	ldrbmi	r2, [r0], -r0, lsl #6
    b8fc:			; <UNDEFINED> instruction: 0xf1b961e3
    b900:	teqle	r6, r0, lsl #30
    b904:	ldrdls	pc, [r0], #-132	; 0xffffff7c
    b908:	svceq	0x0000f1b9
    b90c:			; <UNDEFINED> instruction: 0xf7f7d131
    b910:	stmdals	r5, {r3, r4, r5, r9, fp, sp, lr, pc}
    b914:	mrrc	7, 15, pc, r2, cr7	; <UNPREDICTABLE>
    b918:	ldmiblt	fp, {r0, r1, r5, r8, r9, fp, sp, lr}
    b91c:	bvs	8662b8 <EXEC_NAME@@Base+0x8402b0>
    b920:	strbmi	r4, [r0], -sl, lsr #12
    b924:			; <UNDEFINED> instruction: 0xf0034449
    b928:	strtmi	pc, [r0], -fp, lsr #20
    b92c:	ldmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b930:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r9, fp, ip, pc}
    b934:	teqle	r9, sl	; <illegal shifter operand>
    b938:	pop	{r0, r5, ip, sp, pc}
    b93c:	blvs	8ef904 <EXEC_NAME@@Base+0x8c98fc>
    b940:	adcle	r2, ip, r0, lsl #22
    b944:	blge	ac60c0 <EXEC_NAME@@Base+0xaa00b8>
    b948:	bvs	1814550 <EXEC_NAME@@Base+0x17ee548>
    b94c:	ldrdls	pc, [r8], sp	; <UNPREDICTABLE>
    b950:	bl	1edcf60 <EXEC_NAME@@Base+0x1eb6f58>
    b954:	svclt	0x00a80103
    b958:	ble	ff814d60 <EXEC_NAME@@Base+0xff7eed58>
    b95c:	beq	1865cc <EXEC_NAME@@Base+0x1605c4>
    b960:	bleq	47e94 <EXEC_NAME@@Base+0x21e8c>
    b964:	bl	1cdceac <EXEC_NAME@@Base+0x1cb6ea4>
    b968:	svclt	0x00bc030b
    b96c:	bne	ff15d2a0 <EXEC_NAME@@Base+0xff137298>
    b970:	movwcs	lr, #2005	; 0x7d5
    b974:			; <UNDEFINED> instruction: 0xf7f76323
    b978:	stmdals	r5, {r2, r9, fp, sp, lr, pc}
    b97c:	ldc	7, cr15, [lr], {247}	; 0xf7
    b980:	smlabteq	r0, r9, r1, pc	; <UNPREDICTABLE>
    b984:			; <UNDEFINED> instruction: 0xf0024640
    b988:	strb	pc, [lr, pc, lsl #18]	; <UNPREDICTABLE>
    b98c:	bge	39d274 <EXEC_NAME@@Base+0x37726c>
    b990:			; <UNDEFINED> instruction: 0xf7fe4641
    b994:	str	pc, [pc, r1, lsr #16]!
    b998:	strbmi	sl, [r0], -lr, lsl #18
    b99c:			; <UNDEFINED> instruction: 0xffb4f7fd
    b9a0:	stmdals	r5, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    b9a4:	stc	7, cr15, [sl], {247}	; 0xf7
    b9a8:	strb	r2, [fp, r2, lsl #2]!
    b9ac:	b	16c9990 <EXEC_NAME@@Base+0x16a3988>
    b9b0:	andeq	sl, r1, sl, ror #8
    b9b4:	andeq	r0, r0, ip, ror #5
    b9b8:			; <UNDEFINED> instruction: 0xffffe485
    b9bc:	mvnsmi	lr, sp, lsr #18
    b9c0:	strmi	r4, [lr], -r4, lsl #12
    b9c4:			; <UNDEFINED> instruction: 0x46984617
    b9c8:	blx	ff7499ca <EXEC_NAME@@Base+0xff7239c2>
    b9cc:			; <UNDEFINED> instruction: 0x509cf8d4
    b9d0:	smlattvs	r5, r4, pc, r6	; <UNPREDICTABLE>
    b9d4:			; <UNDEFINED> instruction: 0x4642b134
    b9d8:			; <UNDEFINED> instruction: 0x46304639
    b9dc:	pop	{r0, r1, r5, r9, sl, lr}
    b9e0:			; <UNDEFINED> instruction: 0x471841f0
    b9e4:	eoreq	pc, r5, pc, rrx
    b9e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b9ec:	svcmi	0x00f0e92d
    b9f0:	cdpmi	6, 7, cr4, cr8, cr9, {4}
    b9f4:	ldmdbmi	r8!, {r0, r3, r4, r5, r7, ip, sp, pc}^
    b9f8:	ldrbtmi	r4, [lr], #-1691	; 0xfffff965
    b9fc:	ldrmi	r9, [r2], r4
    ba00:	ldrdhi	pc, [r8, -sp]
    ba04:	movwls	r5, #22643	; 0x5873
    ba08:	teqls	r7, #1769472	; 0x1b0000
    ba0c:			; <UNDEFINED> instruction: 0xf982f7fe
    ba10:	ldreq	pc, [r8, -r0, lsl #2]!
    ba14:	ldrtmi	r4, [r8], -r4, lsl #12
    ba18:	b	7c99fc <EXEC_NAME@@Base+0x7a39f4>
    ba1c:			; <UNDEFINED> instruction: 0x46494652
    ba20:			; <UNDEFINED> instruction: 0xf7fe4620
    ba24:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    ba28:			; <UNDEFINED> instruction: 0xf8d4d057
    ba2c:			; <UNDEFINED> instruction: 0x460530b0
    ba30:	ldrbmi	fp, [sl], -fp, lsl #22
    ba34:	strtmi	r4, [r9], -r3, asr #12
    ba38:	ldrdeq	pc, [r4], #132	; 0x84
    ba3c:			; <UNDEFINED> instruction: 0xffbef7ff
    ba40:	mvnlt	r4, r3, lsl #13
    ba44:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    ba48:	smlabteq	r0, fp, r1, pc	; <UNPREDICTABLE>
    ba4c:			; <UNDEFINED> instruction: 0xf0402b00
    ba50:	stmdals	r4, {r0, r1, r3, r5, r7, pc}
    ba54:			; <UNDEFINED> instruction: 0xf8a8f002
    ba58:			; <UNDEFINED> instruction: 0xf7f74628
    ba5c:			; <UNDEFINED> instruction: 0x4638e992
    ba60:	bl	feb49a44 <EXEC_NAME@@Base+0xfeb23a3c>
    ba64:	bls	df2680 <EXEC_NAME@@Base+0xdcc678>
    ba68:	addsmi	r6, sl, #1769472	; 0x1b0000
    ba6c:	adcshi	pc, r0, r0, asr #32
    ba70:	pop	{r0, r3, r4, r5, ip, sp, pc}
    ba74:	stmdbge	r6!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ba78:			; <UNDEFINED> instruction: 0xf7fd9804
    ba7c:	ldrb	pc, [r8, r5, asr #30]	; <UNPREDICTABLE>
    ba80:			; <UNDEFINED> instruction: 0xf8cd4649
    ba84:	ldrbmi	r8, [r2], -r4
    ba88:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    ba8c:			; <UNDEFINED> instruction: 0xf8cd462b
    ba90:	strtmi	r9, [r0], -r0
    ba94:	ldc2	7, cr15, [r8], {254}	; 0xfe
    ba98:	ldmiblt	r8!, {r0, r1, r7, r9, sl, lr}
    ba9c:			; <UNDEFINED> instruction: 0xf4039b0c
    baa0:			; <UNDEFINED> instruction: 0xf5b34370
    baa4:	andsle	r4, sp, r0, lsl #30
    baa8:	strtmi	r4, [r9], -r2, asr #12
    baac:	ldrdeq	pc, [r4], #132	; 0x84
    bab0:			; <UNDEFINED> instruction: 0xf8e2f7ff
    bab4:	andcs	r2, r1, #0, 6
    bab8:	strtmi	r9, [r0], -r6, lsl #18
    babc:	blx	1149abc <EXEC_NAME@@Base+0x1123ab4>
    bac0:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    bac4:	cmnle	sp, r0, lsl #22
    bac8:	strb	r2, [r2, r5, lsl #2]
    bacc:	strtmi	r4, [r9], -r2, asr #12
    bad0:	ldrdeq	pc, [r4], #132	; 0x84
    bad4:			; <UNDEFINED> instruction: 0xf8d0f7ff
    bad8:	stmdals	r4, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    badc:			; <UNDEFINED> instruction: 0xf0022102
    bae0:	ldr	pc, [ip, r3, ror #16]!
    bae4:	ldrdcc	pc, [r8], r4	; <UNPREDICTABLE>
    bae8:			; <UNDEFINED> instruction: 0xf898b12b
    baec:			; <UNDEFINED> instruction: 0xf043300c
    baf0:			; <UNDEFINED> instruction: 0xf8880301
    baf4:			; <UNDEFINED> instruction: 0xf8d4300c
    baf8:	blcs	17db0 <nf_ns_user_prefix@@Base+0x55f0>
    bafc:			; <UNDEFINED> instruction: 0xf8d4d142
    bb00:	blcs	17dc8 <nf_ns_user_prefix@@Base+0x5608>
    bb04:			; <UNDEFINED> instruction: 0xf104d145
    bb08:	ldrbmi	r0, [r0], -r0, lsr #20
    bb0c:	ldmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bb10:	strtmi	r9, [r0], -r6, lsl #18
    bb14:			; <UNDEFINED> instruction: 0xfff8f7fd
    bb18:	strmi	r6, [r2], -r3, lsl #21
    bb1c:	movwcc	r4, #5712	; 0x1650
    bb20:			; <UNDEFINED> instruction: 0xf7f76293
    bb24:			; <UNDEFINED> instruction: 0x4642e89c
    bb28:	stmdals	r4, {r0, r3, r6, r9, sl, lr}
    bb2c:			; <UNDEFINED> instruction: 0xff50f002
    bb30:	andsle	r3, r4, r2
    bb34:	ldrdcc	pc, [ip], r4
    bb38:	addle	r2, sp, r0, lsl #22
    bb3c:	tstcs	r1, r7, lsr #22
    bb40:	ldrdmi	pc, [r0], -r8
    bb44:	ldmib	r8, {r4, r5, r6, r7, fp, ip, lr}^
    bb48:	strls	r2, [r3, #-772]	; 0xfffffcfc
    bb4c:	stmib	sp, {fp, sp, lr}^
    bb50:	bmi	8d4758 <EXEC_NAME@@Base+0x8ae750>
    bb54:	ldrbtmi	r9, [sl], #-1026	; 0xfffffbfe
    bb58:	bl	10c9b3c <EXEC_NAME@@Base+0x10a3b34>
    bb5c:			; <UNDEFINED> instruction: 0xf8d4e77c
    bb60:	stmiblt	r3!, {r4, r5, r7, ip, sp}^
    bb64:	strtmi	r4, [sl], -r3, asr #12
    bb68:	strtmi	r9, [r0], -r6, lsl #18
    bb6c:			; <UNDEFINED> instruction: 0xf896f7ff
    bb70:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    bb74:	strtmi	fp, [r0], -r3, lsl #22
    bb78:	movwcs	r2, #513	; 0x201
    bb7c:			; <UNDEFINED> instruction: 0xf7fe9906
    bb80:	strb	pc, [r9, -r3, ror #19]!	; <UNPREDICTABLE>
    bb84:	mulcc	ip, r8, r8
    bb88:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    bb8c:	andcc	pc, ip, r8, lsl #17
    bb90:	bge	9c5a6c <EXEC_NAME@@Base+0x99fa64>
    bb94:	strtmi	r9, [r0], -r4, lsl #18
    bb98:			; <UNDEFINED> instruction: 0xff1ef7fd
    bb9c:	stmdbge	r6!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    bba0:			; <UNDEFINED> instruction: 0xf7fd9804
    bba4:			; <UNDEFINED> instruction: 0xe7ddfeb1
    bba8:	strtmi	r9, [r0], -r4, lsl #18
    bbac:			; <UNDEFINED> instruction: 0xf7fdaa26
    bbb0:			; <UNDEFINED> instruction: 0xf1cbff13
    bbb4:	strb	r0, [ip, -r0, lsl #2]
    bbb8:	bge	9b1fd0 <EXEC_NAME@@Base+0x98bfc8>
    bbbc:			; <UNDEFINED> instruction: 0xf7fd4620
    bbc0:	ldrb	pc, [r8, fp, lsl #30]	; <UNPREDICTABLE>
    bbc4:	bge	99d44c <EXEC_NAME@@Base+0x977444>
    bbc8:			; <UNDEFINED> instruction: 0xf7fd9904
    bbcc:	ldrb	pc, [fp, -r5, lsl #30]!	; <UNPREDICTABLE>
    bbd0:	stmdb	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bbd4:	andeq	sl, r1, sl, asr #5
    bbd8:	andeq	r0, r0, ip, ror #5
    bbdc:	andeq	r0, r0, r4, lsl #6
    bbe0:	andeq	r7, r0, lr, lsr #17
    bbe4:	mvnsmi	lr, sp, lsr #18
    bbe8:	ldrmi	r4, [r8], r4, lsl #12
    bbec:	ldrmi	r4, [r7], -lr, lsl #12
    bbf0:			; <UNDEFINED> instruction: 0xf7fe9d06
    bbf4:			; <UNDEFINED> instruction: 0xf8d4fac7
    bbf8:			; <UNDEFINED> instruction: 0xf8d4309c
    bbfc:	smlabbvs	r3, r8, r0, r4
    bc00:			; <UNDEFINED> instruction: 0x462bb13c
    bc04:	ldrtmi	r4, [r9], -r2, asr #12
    bc08:			; <UNDEFINED> instruction: 0x46a44630
    bc0c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    bc10:			; <UNDEFINED> instruction: 0xf06f4760
    bc14:	pop	{r0, r2, r5}
    bc18:	svclt	0x000081f0
    bc1c:	svcmi	0x00f0e92d
    bc20:	stcmi	6, cr4, [r5], #-120	; 0xffffff88
    bc24:	stcmi	0, cr11, [r5, #-596]!	; 0xfffffdac
    bc28:	ldrbtmi	r4, [ip], #-1673	; 0xfffff977
    bc2c:	pkhbtmi	r4, r0, r7, lsl #12
    bc30:	andge	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    bc34:			; <UNDEFINED> instruction: 0xf8da4623
    bc38:	tstls	r3, #0
    bc3c:			; <UNDEFINED> instruction: 0xf86af7fe
    bc40:	bleq	e48048 <EXEC_NAME@@Base+0xe22040>
    bc44:	ldrbmi	r4, [r8], -r4, lsl #12
    bc48:	stmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc4c:	strtmi	r4, [r0], -r9, asr #12
    bc50:			; <UNDEFINED> instruction: 0xf7fd2200
    bc54:	movtlt	pc, #36791	; 0x8fb7	; <UNPREDICTABLE>
    bc58:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    bc5c:	ldmiblt	r3, {r0, r2, r9, sl, lr}^
    bc60:	ldrdeq	pc, [r4], #132	; 0x84
    bc64:			; <UNDEFINED> instruction: 0x9600463a
    bc68:	blls	79d514 <EXEC_NAME@@Base+0x77750c>
    bc6c:			; <UNDEFINED> instruction: 0xffbaf7ff
    bc70:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    bc74:	ldmiblt	fp, {r1, r2, r9, sl, lr}
    bc78:			; <UNDEFINED> instruction: 0xf7f74628
    bc7c:	ldrbmi	lr, [r8], -r2, lsl #17
    bc80:	b	fe749c64 <EXEC_NAME@@Base+0xfe723c5c>
    bc84:			; <UNDEFINED> instruction: 0xf8da9a13
    bc88:	ldrtmi	r3, [r0], -r0
    bc8c:			; <UNDEFINED> instruction: 0xd110429a
    bc90:	pop	{r0, r2, r4, ip, sp, pc}
    bc94:	stmdbge	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bc98:			; <UNDEFINED> instruction: 0xf7fd4640
    bc9c:			; <UNDEFINED> instruction: 0xe7dffe35
    bca0:	strtmi	r4, [r0], -r1, asr #12
    bca4:			; <UNDEFINED> instruction: 0xf7fdaa02
    bca8:			; <UNDEFINED> instruction: 0xe7e5fe97
    bcac:	streq	pc, [r1], -pc, rrx
    bcb0:			; <UNDEFINED> instruction: 0xf7f7e7e5
    bcb4:	svclt	0x0000e8d8
    bcb8:	muleq	r1, sl, r0
    bcbc:	andeq	r0, r0, ip, ror #5
    bcc0:	svcmi	0x00f0e92d
    bcc4:	ldcmi	0, cr11, [pc], {145}	; 0x91
    bcc8:	ldcmi	6, cr4, [pc, #-28]	; bcb4 <ntfs_check_empty_dir@plt+0x8808>
    bccc:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
    bcd0:			; <UNDEFINED> instruction: 0x46919e1a
    bcd4:	stmdbpl	r4!, {r1, r3, r4, r7, r9, sl, lr}^
    bcd8:	svclt	0x00142e00
    bcdc:	strcs	r2, [sp, #-1294]	; 0xfffffaf2
    bce0:	stmdavs	r5!, {r8, sl, ip, pc}
    bce4:			; <UNDEFINED> instruction: 0xf7ff950f
    bce8:			; <UNDEFINED> instruction: 0x4605ff99
    bcec:	rsbmi	fp, r9, #80, 2
    bcf0:			; <UNDEFINED> instruction: 0xf0014638
    bcf4:	bls	40ba60 <EXEC_NAME@@Base+0x3e5a58>
    bcf8:	addsmi	r6, sl, #2293760	; 0x230000
    bcfc:	andslt	sp, r1, r0, lsr #2
    bd00:	svchi	0x00f0e8bd
    bd04:			; <UNDEFINED> instruction: 0xf10d4638
    bd08:			; <UNDEFINED> instruction: 0xf0030b08
    bd0c:			; <UNDEFINED> instruction: 0x4659f971
    bd10:	ldrbmi	r4, [r0], -r6, lsl #12
    bd14:	stc2l	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    bd18:	beq	848138 <EXEC_NAME@@Base+0x822130>
    bd1c:	movwcs	lr, #27097	; 0x69d9
    bd20:	stmib	sp, {r4, r6, r9, sl, lr}^
    bd24:			; <UNDEFINED> instruction: 0xf7f7230a
    bd28:	strbmi	lr, [r1], -sl, asr #16
    bd2c:			; <UNDEFINED> instruction: 0xf7fd4630
    bd30:	ldrbmi	pc, [r9], -fp, ror #29	; <UNPREDICTABLE>
    bd34:	stc2	7, cr15, [r6], {253}	; 0xfd
    bd38:			; <UNDEFINED> instruction: 0xf7f64650
    bd3c:	bfi	lr, r0, (invalid: 31:22)
    bd40:	ldm	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bd44:	strdeq	r9, [r1], -r6
    bd48:	andeq	r0, r0, ip, ror #5
    bd4c:	svcmi	0x00f0e92d
    bd50:	stclmi	6, cr4, [lr, #-112]	; 0xffffff90
    bd54:			; <UNDEFINED> instruction: 0xf8dfb099
    bd58:			; <UNDEFINED> instruction: 0x460fc138
    bd5c:			; <UNDEFINED> instruction: 0x4690447d
    bd60:			; <UNDEFINED> instruction: 0xf8554606
    bd64:	strtmi	r9, [fp], -ip
    bd68:	ldrdcc	pc, [r0], -r9
    bd6c:			; <UNDEFINED> instruction: 0xf0039317
    bd70:	stmdbge	sl, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    bd74:	strtmi	r4, [r0], -r2, lsl #13
    bd78:	ldc2	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    bd7c:	streq	pc, [r0, #-266]!	; 0xfffffef6
    bd80:	movwcs	lr, #27096	; 0x69d8
    bd84:	stmib	sp, {r3, r5, r9, sl, lr}^
    bd88:			; <UNDEFINED> instruction: 0xf7f72312
    bd8c:			; <UNDEFINED> instruction: 0x4639e818
    bd90:			; <UNDEFINED> instruction: 0xf7fd4650
    bd94:			; <UNDEFINED> instruction: 0xf8d0feb9
    bd98:			; <UNDEFINED> instruction: 0xf1bcc030
    bd9c:	eorsle	r0, r1, r0, lsl #30
    bda0:	tstcs	r2, #3620864	; 0x374000
    bda4:	stmdbls	sl, {r5, r6, r9, sl, lr}
    bda8:	movwcs	lr, #10701	; 0x29cd
    bdac:	movwcs	lr, #51677	; 0xc9dd
    bdb0:	movwcs	lr, #18893	; 0x49cd
    bdb4:	movwcs	lr, #59869	; 0xe9dd
    bdb8:	movwcs	lr, #27085	; 0x69cd
    bdbc:	movwcs	lr, #35280	; 0x89d0
    bdc0:	blge	c653c <EXEC_NAME@@Base+0xa0534>
    bdc4:	svclt	0x0008455b
    bdc8:	andsle	r4, r8, r2, asr r5
    bdcc:	blge	146514 <EXEC_NAME@@Base+0x12050c>
    bdd0:	movwcs	lr, #18909	; 0x49dd
    bdd4:	stmib	sp, {r1, r4, r7, r8, sl, lr}^
    bdd8:	bl	1ef6a00 <EXEC_NAME@@Base+0x1ed09f8>
    bddc:	blle	38c9f0 <EXEC_NAME@@Base+0x3669e8>
    bde0:	movwcs	lr, #10704	; 0x29d0
    bde4:	blge	1c6560 <EXEC_NAME@@Base+0x1a0558>
    bde8:	bl	1edd438 <EXEC_NAME@@Base+0x1eb7430>
    bdec:	blle	18ee00 <EXEC_NAME@@Base+0x168df8>
    bdf0:	ldrd	pc, [r0], -r0
    bdf4:	svceq	0x0001f1be
    bdf8:	stmdbcs	r1, {r0, r2, r4, ip, lr, pc}
    bdfc:	bvs	fe03fe50 <EXEC_NAME@@Base+0xfe019e48>
    be00:	bicsle	r2, fp, r0, lsl #16
    be04:			; <UNDEFINED> instruction: 0xf7f64628
    be08:	andcs	lr, ip, sl, lsr #30
    be0c:	andls	r4, r0, r2, asr #12
    be10:			; <UNDEFINED> instruction: 0x46234639
    be14:			; <UNDEFINED> instruction: 0xf7ff4630
    be18:	movtlt	pc, #3841	; 0xf01	; <UNPREDICTABLE>
    be1c:	ldrtmi	r4, [r0], -r1, asr #4
    be20:	cdp2	0, 12, cr15, cr2, cr1, {0}
    be24:	ldmib	sp, {r0, r1, r2, r5, sp, lr, pc}^
    be28:			; <UNDEFINED> instruction: 0xf06fab08
    be2c:	strmi	r4, [r4], r0, lsl #2
    be30:	rscscc	pc, pc, pc, asr #32
    be34:	ldrmi	r4, [r7], -fp, lsl #11
    be38:	strmi	fp, [r2, #3848]	; 0xf08
    be3c:			; <UNDEFINED> instruction: 0xf8a44698
    be40:	svclt	0x0008e000
    be44:	stmib	r4, {r9, sp}^
    be48:	svclt	0x00087802
    be4c:	andle	r4, r6, r3, lsl r6
    be50:	andeq	lr, r7, #190464	; 0x2e800
    be54:	movweq	lr, #35691	; 0x8b6b
    be58:			; <UNDEFINED> instruction: 0xf1433201
    be5c:			; <UNDEFINED> instruction: 0xf8dc0300
    be60:			; <UNDEFINED> instruction: 0x46281018
    be64:	movwcs	lr, #18884	; 0x49c4
    be68:			; <UNDEFINED> instruction: 0xf7f661a1
    be6c:			; <UNDEFINED> instruction: 0x4621eef8
    be70:			; <UNDEFINED> instruction: 0xf0034630
    be74:	bls	609f48 <EXEC_NAME@@Base+0x5e3f40>
    be78:	ldrdcc	pc, [r0], -r9
    be7c:			; <UNDEFINED> instruction: 0xd102429a
    be80:	pop	{r0, r3, r4, ip, sp, pc}
    be84:			; <UNDEFINED> instruction: 0xf7f68ff0
    be88:	svclt	0x0000efee
    be8c:	andeq	r9, r1, r8, ror #30
    be90:	andeq	r0, r0, ip, ror #5
    be94:	svcmi	0x00f0e92d
    be98:	ldcmi	6, cr4, [r3, #-16]!
    be9c:	ldmdami	r3!, {r1, r2, r3, r4, r9, sl, lr}
    bea0:	ldrbtmi	r4, [sp], #-1551	; 0xfffff9f1
    bea4:	ldrsbtne	pc, [r0], r4	; <UNPREDICTABLE>
    bea8:	ldrmi	fp, [r0], r9, lsr #1
    beac:			; <UNDEFINED> instruction: 0xf853462b
    beb0:	ldcls	0, cr10, [r2, #-0]
    beb4:	ldrdcc	pc, [r0], -sl
    beb8:	stmdbcs	r0, {r0, r1, r2, r5, r8, r9, ip, pc}
    bebc:	andscs	sp, lr, #76, 2
    bec0:			; <UNDEFINED> instruction: 0xf10d2100
    bec4:			; <UNDEFINED> instruction: 0xf10d000a
    bec8:			; <UNDEFINED> instruction: 0xf7f70b08
    becc:			; <UNDEFINED> instruction: 0x4631e972
    bed0:			; <UNDEFINED> instruction: 0xf8d4462a
    bed4:	movwcs	r0, #8388	; 0x20c4
    bed8:	andcc	pc, r8, sp, lsr #17
    bedc:	blx	feec9ee0 <EXEC_NAME@@Base+0xfeea3ed8>
    bee0:			; <UNDEFINED> instruction: 0xf8cd4631
    bee4:	movwcs	fp, #53248	; 0xd000
    bee8:	strmi	r4, [r1], sl, lsr #12
    beec:	ldrdeq	pc, [r4], #132	; 0x84
    bef0:	mrc2	7, 3, pc, cr8, cr15, {7}
    bef4:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    bef8:	bllt	edd718 <EXEC_NAME@@Base+0xeb7710>
    befc:	andsle	r3, ip, r6, lsr #12
    bf00:	ldrbmi	sl, [r8], -sl, lsl #30
    bf04:	strteq	pc, [r0], -r4, lsl #2
    bf08:			; <UNDEFINED> instruction: 0xf7fd4639
    bf0c:	ldmib	r5, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
    bf10:	ldrtmi	r2, [r0], -r6, lsl #6
    bf14:	tstcs	r2, #3358720	; 0x334000
    bf18:	svc	0x0050f7f6
    bf1c:	strtmi	r4, [r0], -r1, asr #12
    bf20:	ldc2l	7, cr15, [r2, #1012]!	; 0x3f4
    bf24:			; <UNDEFINED> instruction: 0xf7fd4639
    bf28:	ldrtmi	pc, [r0], -sp, lsl #22	; <UNPREDICTABLE>
    bf2c:	mrc	7, 4, APSR_nzcv, cr6, cr6, {7}
    bf30:	svceq	0x0026f119
    bf34:			; <UNDEFINED> instruction: 0xf04fbf08
    bf38:	bls	9ce340 <EXEC_NAME@@Base+0x9a8338>
    bf3c:			; <UNDEFINED> instruction: 0xf8da4648
    bf40:	addsmi	r3, sl, #0
    bf44:	eorlt	sp, r9, sp, lsl #2
    bf48:	svchi	0x00f0e8bd
    bf4c:	bge	59d838 <EXEC_NAME@@Base+0x577830>
    bf50:			; <UNDEFINED> instruction: 0xf7fd4620
    bf54:	ldrb	pc, [r1, r1, asr #26]	; <UNPREDICTABLE>
    bf58:			; <UNDEFINED> instruction: 0x4638a916
    bf5c:	ldc2l	7, cr15, [r4], {253}	; 0xfd
    bf60:			; <UNDEFINED> instruction: 0xf7f6e7ad
    bf64:	svclt	0x0000ef80
    bf68:	andeq	r9, r1, r2, lsr #28
    bf6c:	andeq	r0, r0, ip, ror #5
    bf70:	svcmi	0x00f0e92d
    bf74:			; <UNDEFINED> instruction: 0xf8dfb097
    bf78:	strmi	fp, [pc], -r0, ror #1
    bf7c:			; <UNDEFINED> instruction: 0x46154b37
    bf80:			; <UNDEFINED> instruction: 0x468244fb
    bf84:	andhi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    bf88:	ldrdcc	pc, [r0], -r8
    bf8c:			; <UNDEFINED> instruction: 0xf7fd9315
    bf90:			; <UNDEFINED> instruction: 0xf100fec1
    bf94:			; <UNDEFINED> instruction: 0x46040938
    bf98:			; <UNDEFINED> instruction: 0xf7f64648
    bf9c:	shsaxmi	lr, r9, lr
    bfa0:	andcs	r4, r0, #32, 12	; 0x2000000
    bfa4:	mcr2	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    bfa8:	ldrdcc	pc, [ip], r4
    bfac:	orrslt	r4, fp, r6, lsl #12
    bfb0:	blvc	a9ec64 <EXEC_NAME@@Base+0xa78c5c>
    bfb4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    bfb8:	ldmdavs	r8, {r1, r4, r6, r8, r9, sl}
    bfbc:	blmi	a81080 <EXEC_NAME@@Base+0xa5b078>
    bfc0:	stmdavs	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
    bfc4:	ldmib	r5, {r0, r8, sp}^
    bfc8:	andls	fp, r2, #4, 24	; 0x400
    bfcc:	stmib	sp, {r1, r2, r5, r9, fp, lr}^
    bfd0:	ldrbtmi	fp, [sl], #-3072	; 0xfffff400
    bfd4:	stmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bfd8:	ldrbeq	r7, [fp, -fp, lsr #22]
    bfdc:			; <UNDEFINED> instruction: 0xf04fd42d
    bfe0:			; <UNDEFINED> instruction: 0xf8d40b00
    bfe4:	bllt	6d82ac <EXEC_NAME@@Base+0x6b22a4>
    bfe8:	ldrtmi	r4, [r9], -fp, lsr #12
    bfec:			; <UNDEFINED> instruction: 0x46204632
    bff0:	mrc2	7, 2, pc, cr4, cr14, {7}
    bff4:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    bff8:	ldrtmi	fp, [r0], -r3, lsr #19
    bffc:	mcr	7, 6, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    c000:			; <UNDEFINED> instruction: 0xf7f74648
    c004:			; <UNDEFINED> instruction: 0x4659e8dc
    c008:			; <UNDEFINED> instruction: 0xf0014650
    c00c:	bls	58b748 <EXEC_NAME@@Base+0x565740>
    c010:	ldrdcc	pc, [r0], -r8
    c014:			; <UNDEFINED> instruction: 0xd11d429a
    c018:	pop	{r0, r1, r2, r4, ip, sp, pc}
    c01c:	blmi	4effe4 <EXEC_NAME@@Base+0x4c9fdc>
    c020:			; <UNDEFINED> instruction: 0xe7ce447b
    c024:	bge	11d8ac <EXEC_NAME@@Base+0xf78a4>
    c028:			; <UNDEFINED> instruction: 0xf7fd4651
    c02c:	ubfx	pc, r5, #25, #5
    c030:	ldrbmi	sl, [r0], -r4, lsl #18
    c034:	stc2l	7, cr15, [r8], #-1012	; 0xfffffc0c
    c038:	strls	lr, [r0, #-2006]	; 0xfffff82a
    c03c:			; <UNDEFINED> instruction: 0x463a4633
    c040:			; <UNDEFINED> instruction: 0x46204651
    c044:			; <UNDEFINED> instruction: 0xff26f7ff
    c048:	svceq	0x0026f110
    c04c:			; <UNDEFINED> instruction: 0xf1c0d0c7
    c050:	strb	r0, [r6, r0, lsl #22]
    c054:	svc	0x0006f7f6
    c058:	andeq	r9, r1, r4, asr #26
    c05c:	andeq	r0, r0, ip, ror #5
    c060:	andeq	r0, r0, r4, lsl #6
    c064:	andeq	r8, r0, r4, ror #11
    c068:	andeq	r7, r0, sl, asr r4
    c06c:	andeq	r7, r0, r4, lsl #8
    c070:	svcmi	0x00f0e92d
    c074:	strmi	fp, [r8], r3, lsl #1
    c078:			; <UNDEFINED> instruction: 0x46064691
    c07c:	mcr2	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    c080:	ldrdge	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c084:			; <UNDEFINED> instruction: 0xf10044fa
    c088:			; <UNDEFINED> instruction: 0x46040738
    c08c:			; <UNDEFINED> instruction: 0xf7f64638
    c090:	strbmi	lr, [r1], -r4, ror #29
    c094:	andcs	r4, r0, #32, 12	; 0x2000000
    c098:	ldc2	7, cr15, [r4, #1012]	; 0x3f4
    c09c:	tstlt	r0, r5, lsl #12
    c0a0:	ldrdcc	pc, [ip], r4
    c0a4:	ldrtmi	fp, [r1], -fp, lsr #19
    c0a8:	strtmi	r4, [fp], -r2, asr #12
    c0ac:	andls	pc, r0, sp, asr #17
    c0b0:			; <UNDEFINED> instruction: 0xf7ff4620
    c0b4:	strmi	pc, [r4], -pc, ror #29
    c0b8:			; <UNDEFINED> instruction: 0xf7f64628
    c0bc:	ldrtmi	lr, [r8], -r2, ror #28
    c0c0:	ldmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c0c4:	ldrtmi	r4, [r0], -r1, ror #4
    c0c8:	pop	{r0, r1, ip, sp, pc}
    c0cc:			; <UNDEFINED> instruction: 0xf0014ff0
    c0d0:	blmi	23b684 <EXEC_NAME@@Base+0x21567c>
    c0d4:	bmi	2144e0 <EXEC_NAME@@Base+0x1ee4d8>
    c0d8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    c0dc:	ldmib	r9, {r1, r3, r4, r5, r6, sl, lr}^
    c0e0:	stmib	sp, {r2, r8, r9, fp, sp, pc}^
    c0e4:	ldmdavs	r8, {r8, r9, fp, sp, pc}
    c0e8:	ldmda	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c0ec:	svclt	0x0000e7db
    c0f0:	andeq	r9, r1, r0, asr #24
    c0f4:	andeq	r0, r0, r4, lsl #6
    c0f8:	andeq	r7, r0, r0, ror r3
    c0fc:	mvnsmi	lr, sp, lsr #18
    c100:	strmi	r4, [lr], -r4, lsl #12
    c104:			; <UNDEFINED> instruction: 0x46984617
    c108:			; <UNDEFINED> instruction: 0xf83cf7fe
    c10c:			; <UNDEFINED> instruction: 0x509cf8d4
    c110:	smlatbvs	r5, r4, sl, r6
    c114:			; <UNDEFINED> instruction: 0x4642b134
    c118:			; <UNDEFINED> instruction: 0x46304639
    c11c:	pop	{r0, r1, r5, r9, sl, lr}
    c120:			; <UNDEFINED> instruction: 0x471841f0
    c124:	eoreq	pc, r5, pc, rrx
    c128:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c12c:	mvnsmi	lr, sp, lsr #18
    c130:	ldrmi	r4, [pc], -r4, lsl #12
    c134:	ldrmi	r4, [r6], -sp, lsl #12
    c138:			; <UNDEFINED> instruction: 0xf824f7fe
    c13c:			; <UNDEFINED> instruction: 0x309cf8d4
    c140:	smlattvs	r3, r4, sl, r6
    c144:			; <UNDEFINED> instruction: 0x4632b134
    c148:			; <UNDEFINED> instruction: 0x4628463b
    c14c:	pop	{r0, r5, r9, sl, lr}
    c150:			; <UNDEFINED> instruction: 0x470841f0
    c154:	eoreq	pc, r5, pc, rrx
    c158:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c15c:	ldrbmi	lr, [r0, sp, lsr #18]!
    c160:	ldrmi	r4, [pc], -r4, lsl #12
    c164:	ldrmi	r4, [r6], -r8, lsl #13
    c168:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
    c16c:			; <UNDEFINED> instruction: 0xf80af7fe
    c170:			; <UNDEFINED> instruction: 0x309cf8d4
    c174:	ldrdpl	pc, [r0], r4
    c178:	cmplt	r5, r3, lsl #2
    c17c:	eorls	pc, r0, sp, asr #17
    c180:			; <UNDEFINED> instruction: 0x463b4632
    c184:	strtmi	r4, [r9], -r0, asr #12
    c188:			; <UNDEFINED> instruction: 0x47f0e8bd
    c18c:	bvs	ff85ddb4 <EXEC_NAME@@Base+0xff837dac>
    c190:	ldrtmi	fp, [r2], -r9, lsr #2
    c194:			; <UNDEFINED> instruction: 0x4640463b
    c198:			; <UNDEFINED> instruction: 0x47f0e8bd
    c19c:			; <UNDEFINED> instruction: 0xf06f4708
    c1a0:	pop	{r0, r2, r5}
    c1a4:	svclt	0x000087f0
    c1a8:	ldrblt	r4, [r0, #2837]!	; 0xb15
    c1ac:	ldmdami	r5, {r2, r9, sl, lr}
    c1b0:	addlt	r4, r5, fp, ror r4
    c1b4:			; <UNDEFINED> instruction: 0x460e4617
    c1b8:	stmdavs	fp!, {r0, r2, r3, r4, fp, ip, lr}
    c1bc:			; <UNDEFINED> instruction: 0xf7fd9303
    c1c0:			; <UNDEFINED> instruction: 0xf8d4ffe1
    c1c4:			; <UNDEFINED> instruction: 0xf8d4209c
    c1c8:	smlabbvs	r2, ip, r0, r3
    c1cc:	ldrtmi	fp, [r9], -r3, asr #2
    c1d0:			; <UNDEFINED> instruction: 0x47984630
    c1d4:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    c1d8:			; <UNDEFINED> instruction: 0xd10e429a
    c1dc:	ldcllt	0, cr11, [r0, #20]!
    c1e0:	teqlt	fp, r3, lsr #22
    c1e4:			; <UNDEFINED> instruction: 0x4630683c
    c1e8:	stmdbge	r1, {r1, r3, r4, r5, r7, fp, sp, lr}
    c1ec:	andmi	lr, r1, #3358720	; 0x334000
    c1f0:			; <UNDEFINED> instruction: 0xe7ef4798
    c1f4:	eoreq	pc, r5, pc, rrx
    c1f8:			; <UNDEFINED> instruction: 0xf7f6e7ec
    c1fc:	svclt	0x0000ee34
    c200:	andeq	r9, r1, r4, lsl fp
    c204:	andeq	r0, r0, ip, ror #5
    c208:	mvnsmi	lr, sp, lsr #18
    c20c:	strmi	r4, [lr], -r4, lsl #12
    c210:			; <UNDEFINED> instruction: 0xf7fd4617
    c214:			; <UNDEFINED> instruction: 0xf8d4ffb7
    c218:	svcvs	0x00a3509c
    c21c:			; <UNDEFINED> instruction: 0xb1236105
    c220:			; <UNDEFINED> instruction: 0x46304639
    c224:	ldrhmi	lr, [r0, #141]!	; 0x8d
    c228:			; <UNDEFINED> instruction: 0xf06f4718
    c22c:	pop	{r0, r2, r5}
    c230:	svclt	0x000081f0
    c234:	ldrbmi	lr, [r0, sp, lsr #18]!
    c238:	mcrmi	0, 1, fp, cr13, cr4, {4}
    c23c:	blmi	b5da78 <EXEC_NAME@@Base+0xb37a70>
    c240:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    c244:	ldmpl	r7!, {r7, r9, sl, lr}^
    c248:	tstls	r3, #3866624	; 0x3b0000
    c24c:	stc2l	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    c250:	beq	e48658 <EXEC_NAME@@Base+0xe22650>
    c254:	ldrbmi	r4, [r0], -r4, lsl #12
    c258:	ldcl	7, cr15, [lr, #984]!	; 0x3d8
    c25c:	strtmi	r4, [r0], -r9, lsr #12
    c260:			; <UNDEFINED> instruction: 0xf7fd2200
    c264:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    c268:			; <UNDEFINED> instruction: 0xf8d4d03d
    c26c:	strmi	r3, [r5], -ip, lsl #1
    c270:			; <UNDEFINED> instruction: 0xf8d4bb4b
    c274:	bllt	2d853c <EXEC_NAME@@Base+0x2b2534>
    c278:	strtmi	r4, [r9], -sl, asr #12
    c27c:	ldrdeq	pc, [r4], #132	; 0x84
    c280:			; <UNDEFINED> instruction: 0xffc2f7ff
    c284:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c288:	stmiblt	fp, {r1, r2, r9, sl, lr}
    c28c:	rsbsmi	r4, r6, #40, 12	; 0x2800000
    c290:	ldcl	7, cr15, [r6, #-984]!	; 0xfffffc28
    c294:			; <UNDEFINED> instruction: 0xf7f64650
    c298:	shadd8mi	lr, r1, r2
    c29c:			; <UNDEFINED> instruction: 0xf0014640
    c2a0:	bls	50b4b4 <EXEC_NAME@@Base+0x4e54ac>
    c2a4:	addsmi	r6, sl, #3866624	; 0x3b0000
    c2a8:	andslt	sp, r4, pc, lsl r1
    c2ac:			; <UNDEFINED> instruction: 0x87f0e8bd
    c2b0:	bge	9db38 <EXEC_NAME@@Base+0x77b30>
    c2b4:			; <UNDEFINED> instruction: 0xf7fd4641
    c2b8:	strb	pc, [r7, pc, lsl #23]!	; <UNPREDICTABLE>
    c2bc:	strbmi	sl, [r0], -r2, lsl #18
    c2c0:	blx	8ca2be <EXEC_NAME@@Base+0x8a42b6>
    c2c4:	stmdami	ip, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c2c8:	bmi	31db7c <EXEC_NAME@@Base+0x2f7b74>
    c2cc:	ldmdapl	r0!, {r0, r8, sp}
    c2d0:			; <UNDEFINED> instruction: 0xf8cd447a
    c2d4:	stmdavs	r0, {ip, pc}
    c2d8:	svc	0x0082f7f6
    c2dc:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c2e0:	sbcle	r2, r9, r0, lsl #22
    c2e4:	strcs	lr, [r2], -sl, ror #15
    c2e8:			; <UNDEFINED> instruction: 0xf7f6e7d4
    c2ec:	svclt	0x0000edbc
    c2f0:	andeq	r9, r1, r2, lsl #21
    c2f4:	andeq	r0, r0, ip, ror #5
    c2f8:	andeq	r0, r0, r4, lsl #6
    c2fc:	andeq	r7, r0, ip, lsl #3
    c300:	mvnsmi	lr, sp, lsr #18
    c304:	strmi	r4, [lr], -r4, lsl #12
    c308:			; <UNDEFINED> instruction: 0x46984617
    c30c:			; <UNDEFINED> instruction: 0xff3af7fd
    c310:			; <UNDEFINED> instruction: 0x509cf8d4
    c314:	tstvs	r5, r4, ror #16
    c318:			; <UNDEFINED> instruction: 0x4642b134
    c31c:			; <UNDEFINED> instruction: 0x46304639
    c320:	pop	{r0, r1, r5, r9, sl, lr}
    c324:			; <UNDEFINED> instruction: 0x471841f0
    c328:	eoreq	pc, r5, pc, rrx
    c32c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c330:	bmi	cdf000 <EXEC_NAME@@Base+0xcb8ff8>
    c334:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    c338:			; <UNDEFINED> instruction: 0xf5ad4ff0
    c33c:	ldmpl	lr, {r1, r7, r8, sl, fp, ip, lr}
    c340:			; <UNDEFINED> instruction: 0xf50db083
    c344:	strmi	r5, [sp], -r2, lsl #5
    c348:	strmi	r3, [r0], r4, lsl #4
    c34c:	andsvs	r6, r3, r3, lsr r8
    c350:	stc2l	7, cr15, [r0], #1012	; 0x3f4
    c354:	ldreq	pc, [r8, -r0, lsl #2]!
    c358:	ldrtmi	r4, [r8], -r4, lsl #12
    c35c:	ldcl	7, cr15, [ip, #-984]!	; 0xfffffc28
    c360:	strtmi	r4, [r0], -r9, lsr #12
    c364:			; <UNDEFINED> instruction: 0xf7fd2200
    c368:	biclt	pc, r8, #11520	; 0x2d00
    c36c:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c370:	bllt	fe0ddb8c <EXEC_NAME@@Base+0xfe0b7b84>
    c374:	beq	12487b0 <EXEC_NAME@@Base+0x12227a8>
    c378:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    c37c:	bleq	248a2c <EXEC_NAME@@Base+0x222a24>
    c380:			; <UNDEFINED> instruction: 0xf8d44629
    c384:	ldrbmi	r0, [sl], -r4, asr #1
    c388:			; <UNDEFINED> instruction: 0xffbaf7ff
    c38c:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c390:	ldmiblt	r3, {r0, r7, r9, sl, lr}^
    c394:			; <UNDEFINED> instruction: 0xf7f64628
    c398:			; <UNDEFINED> instruction: 0x4638ecf4
    c39c:	svc	0x000ef7f6
    c3a0:	svceq	0x0000f1b9
    c3a4:	ldrbmi	sp, [r9], -r4, lsr #2
    c3a8:			; <UNDEFINED> instruction: 0xf88a4640
    c3ac:			; <UNDEFINED> instruction: 0xf0029ff8
    c3b0:			; <UNDEFINED> instruction: 0xf50dfc1f
    c3b4:	movwcc	r5, #17282	; 0x4382
    c3b8:	ldmdavs	r3!, {r1, r3, r4, fp, sp, lr}
    c3bc:			; <UNDEFINED> instruction: 0xd11a429a
    c3c0:	cfstr32pl	mvfx15, [r2, #52]	; 0x34
    c3c4:	pop	{r0, r1, ip, sp, pc}
    c3c8:	qsub8mi	r8, r0, r0
    c3cc:	strbmi	r4, [r1], -sl, ror #12
    c3d0:	blx	ca3ce <EXEC_NAME@@Base+0xa43c6>
    c3d4:			; <UNDEFINED> instruction: 0x4669e7de
    c3d8:			; <UNDEFINED> instruction: 0xf7fd4640
    c3dc:	bfi	pc, r5, (invalid: 21:9)	; <UNPREDICTABLE>
    c3e0:			; <UNDEFINED> instruction: 0xf7f64638
    c3e4:	smlattcs	r2, ip, lr, lr
    c3e8:			; <UNDEFINED> instruction: 0xf0014640
    c3ec:	ubfx	pc, sp, #23, #1
    c3f0:	smlabteq	r0, r9, r1, pc	; <UNPREDICTABLE>
    c3f4:			; <UNDEFINED> instruction: 0xf7f6e7f8
    c3f8:	svclt	0x0000ed36
    c3fc:	muleq	r1, r0, r9
    c400:	andeq	r0, r0, ip, ror #5
    c404:	mvnsmi	lr, sp, lsr #18
    c408:	strmi	r4, [sp], -r4, lsl #12
    c40c:	ldmib	sp, {r4, r7, r9, sl, lr}^
    c410:			; <UNDEFINED> instruction: 0xf7fd6706
    c414:			; <UNDEFINED> instruction: 0xf8d4feb7
    c418:	stmiavs	r4!, {r2, r3, r4, r7, ip, sp}
    c41c:	teqlt	ip, r3, lsl #2
    c420:			; <UNDEFINED> instruction: 0x463b4632
    c424:	strtmi	r4, [r8], -r1, asr #12
    c428:	pop	{r2, r5, r7, r9, sl, lr}
    c42c:			; <UNDEFINED> instruction: 0x476041f0
    c430:	eoreq	pc, r5, pc, rrx
    c434:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c438:	svcmi	0x00f0e92d
    c43c:	cdpmi	6, 5, cr4, cr8, cr9, {4}
    c440:	ldmdbmi	r8, {r0, r1, r3, r4, r7, r9, sl, lr}^
    c444:	ldrbtmi	fp, [lr], #-193	; 0xffffff3f
    c448:	pkhbtmi	r4, r0, r2, lsl #13
    c44c:	movwls	r5, #18547	; 0x4873
    c450:	teqls	pc, #1769472	; 0x1b0000
    c454:	mrrc2	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    c458:	ldreq	pc, [r8, -r0, lsl #2]!
    c45c:	ldrtmi	r4, [r8], -r4, lsl #12
    c460:	ldcl	7, cr15, [sl], #984	; 0x3d8
    c464:			; <UNDEFINED> instruction: 0x46494652
    c468:			; <UNDEFINED> instruction: 0xf7fd4620
    c46c:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    c470:			; <UNDEFINED> instruction: 0xf8d4d06a
    c474:	strmi	r3, [r5], -ip, lsl #1
    c478:	cmple	ip, r0, lsl #22
    c47c:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c480:	cmple	r5, r0, lsl #22
    c484:	cmnmi	r0, #184549376	; 0xb000000	; <UNPREDICTABLE>
    c488:	ldrdeq	pc, [r4], #132	; 0x84
    c48c:	svcmi	0x0000f5b3
    c490:	blge	3c0524 <EXEC_NAME@@Base+0x39a51c>
    c494:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    c498:	strtmi	r2, [r9], -sl, asr #6
    c49c:	movwcs	lr, #2509	; 0x9cd
    c4a0:			; <UNDEFINED> instruction: 0xf7ff465a
    c4a4:	strmi	pc, [r6], -pc, lsr #31
    c4a8:	rsble	r2, fp, r0, lsl #16
    c4ac:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c4b0:	cmple	lr, r0, lsl #22
    c4b4:			; <UNDEFINED> instruction: 0xf7f64628
    c4b8:	ldrtmi	lr, [r8], -r4, ror #24
    c4bc:	mrc	7, 3, APSR_nzcv, cr14, cr6, {7}
    c4c0:	stmdbls	r3, {r1, r4, r5, r9, sl, lr}
    c4c4:			; <UNDEFINED> instruction: 0xf7fd4640
    c4c8:	blls	14bafc <EXEC_NAME@@Base+0x125af4>
    c4cc:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r9, fp, ip, pc}
    c4d0:			; <UNDEFINED> instruction: 0xd162429a
    c4d4:	pop	{r0, r6, ip, sp, pc}
    c4d8:	blge	1b04a0 <EXEC_NAME@@Base+0x18a498>
    c4dc:			; <UNDEFINED> instruction: 0x4629465a
    c4e0:	stceq	0, cr15, [r0], {79}	; 0x4f
    c4e4:	movwls	r2, #22209	; 0x56c1
    c4e8:			; <UNDEFINED> instruction: 0xf8cd9606
    c4ec:			; <UNDEFINED> instruction: 0xf8cdc020
    c4f0:	stmib	sp, {r2, r3, r4, lr, pc}^
    c4f4:	stmib	sp, {r0, r3, sl, fp, lr, pc}^
    c4f8:			; <UNDEFINED> instruction: 0xf8cdcc0b
    c4fc:			; <UNDEFINED> instruction: 0xf7ffc034
    c500:			; <UNDEFINED> instruction: 0x4606fa5d
    c504:	blge	3b926c <EXEC_NAME@@Base+0x393264>
    c508:			; <UNDEFINED> instruction: 0xf1169303
    c50c:	bicle	r0, sp, r6, lsr #30
    c510:	ldrdeq	pc, [r4], #132	; 0x84
    c514:	stmdami	r4!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    c518:	bmi	91ddcc <EXEC_NAME@@Base+0x8f7dc4>
    c51c:	ldmdapl	r0!, {r0, r8, sp}
    c520:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c524:	mrc	7, 2, APSR_nzcv, cr12, cr6, {7}
    c528:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c52c:	adcle	r2, r9, r0, lsl #22
    c530:	stmdbge	lr!, {r6, r9, sl, lr}
    c534:			; <UNDEFINED> instruction: 0xf9e8f7fd
    c538:	cmnmi	r0, #184549376	; 0xb000000	; <UNPREDICTABLE>
    c53c:	svcmi	0x0000f5b3
    c540:	ldrdeq	pc, [r4], #132	; 0x84
    c544:	strb	sp, [r8, r5, lsr #3]
    c548:			; <UNDEFINED> instruction: 0xf06fab0e
    c54c:	movwls	r0, #13825	; 0x3601
    c550:			; <UNDEFINED> instruction: 0x4620e7b3
    c554:	strbmi	sl, [r1], -lr, lsr #20
    c558:	blx	fca554 <EXEC_NAME@@Base+0xfa454c>
    c55c:	blls	18640c <EXEC_NAME@@Base+0x160404>
    c560:	ldrbmi	sl, [r2], -lr, lsl #18
    c564:	tstls	r0, r3, lsl #2
    c568:	movwls	r4, #5664	; 0x1620
    c56c:	strtmi	r4, [fp], -r9, asr #12
    c570:	mcr2	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    c574:	strtmi	r9, [r9], -r5, lsl #20
    c578:			; <UNDEFINED> instruction: 0xf8d44606
    c57c:			; <UNDEFINED> instruction: 0xf7fe00c4
    c580:			; <UNDEFINED> instruction: 0xe7c2fb7b
    c584:	ldrbmi	r9, [r2], -r3, lsl #22
    c588:	strbmi	r9, [r9], -r1
    c58c:	movwls	r4, #1568	; 0x620
    c590:			; <UNDEFINED> instruction: 0xf7fd462b
    c594:			; <UNDEFINED> instruction: 0x4606fe99
    c598:			; <UNDEFINED> instruction: 0xf7f6e788
    c59c:	svclt	0x0000ec64
    c5a0:	andeq	r9, r1, lr, ror r8
    c5a4:	andeq	r0, r0, ip, ror #5
    c5a8:	andeq	r0, r0, r4, lsl #6
    c5ac:	andeq	r6, r0, ip, asr #30
    c5b0:	mvnsmi	lr, sp, lsr #18
    c5b4:	strmi	r4, [lr], -r4, lsl #12
    c5b8:			; <UNDEFINED> instruction: 0xf7fd4617
    c5bc:			; <UNDEFINED> instruction: 0xf8d4fde3
    c5c0:	stmiavs	r3!, {r2, r3, r4, r7, ip, lr}^
    c5c4:			; <UNDEFINED> instruction: 0xb1236105
    c5c8:			; <UNDEFINED> instruction: 0x46304639
    c5cc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    c5d0:			; <UNDEFINED> instruction: 0xf06f4718
    c5d4:	pop	{r0, r2, r5}
    c5d8:	svclt	0x000081f0
    c5dc:	svcmi	0x00f0e92d
    c5e0:	cfmsuba32mi	mvax4, mvax4, mvfx13, mvfx9
    c5e4:	ldmdbmi	sp!, {r0, r1, r3, r4, r7, r9, sl, lr}
    c5e8:	ldrbtmi	fp, [lr], #-183	; 0xffffff49
    c5ec:	pkhbtmi	r4, r0, r2, lsl #13
    c5f0:	movwls	r5, #14451	; 0x3873
    c5f4:	teqls	r5, #1769472	; 0x1b0000
    c5f8:	blx	fe34a5f6 <EXEC_NAME@@Base+0xfe3245ee>
    c5fc:	ldreq	pc, [r8, -r0, lsl #2]!
    c600:	ldrtmi	r4, [r8], -r4, lsl #12
    c604:	stc	7, cr15, [r8], #-984	; 0xfffffc28
    c608:			; <UNDEFINED> instruction: 0x46494652
    c60c:			; <UNDEFINED> instruction: 0xf7fd4620
    c610:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    c614:			; <UNDEFINED> instruction: 0xf8d4d059
    c618:	strmi	r3, [r5], -ip, lsl #1
    c61c:	teqle	r9, r0, lsl #22
    c620:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c624:	cmple	r2, r0, lsl #22
    c628:			; <UNDEFINED> instruction: 0x4629465a
    c62c:	ldrdeq	pc, [r4], #132	; 0x84
    c630:			; <UNDEFINED> instruction: 0xffbef7ff
    c634:			; <UNDEFINED> instruction: 0xb1b84606
    c638:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c63c:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    c640:			; <UNDEFINED> instruction: 0x4628bb13
    c644:	bl	fe74a624 <EXEC_NAME@@Base+0xfe72461c>
    c648:			; <UNDEFINED> instruction: 0xf7f64638
    c64c:			; <UNDEFINED> instruction: 0x4632edb8
    c650:	strbmi	r4, [r0], -r9, asr #12
    c654:	stc2l	7, cr15, [r4], {253}	; 0xfd
    c658:	bls	d7326c <EXEC_NAME@@Base+0xd4d264>
    c65c:	addsmi	r6, sl, #1769472	; 0x1b0000
    c660:	eorslt	sp, r7, r8, lsr r1
    c664:	svchi	0x00f0e8bd
    c668:	strbmi	r9, [r9], -r1
    c66c:	ldrbmi	r4, [r2], -fp, lsr #12
    c670:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    c674:			; <UNDEFINED> instruction: 0xf8cd4620
    c678:			; <UNDEFINED> instruction: 0xf7fd9000
    c67c:			; <UNDEFINED> instruction: 0xf8d4fe25
    c680:			; <UNDEFINED> instruction: 0x460630b0
    c684:	sbcsle	r2, ip, r0, lsl #22
    c688:	bge	91df10 <EXEC_NAME@@Base+0x8f7f08>
    c68c:			; <UNDEFINED> instruction: 0xf7fd4641
    c690:	ldrb	pc, [r6, r3, lsr #19]	; <UNPREDICTABLE>
    c694:			; <UNDEFINED> instruction: 0x462b4812
    c698:	tstcs	r1, r2, lsl sl
    c69c:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    c6a0:			; <UNDEFINED> instruction: 0xf7f66800
    c6a4:			; <UNDEFINED> instruction: 0xf8d4ed9e
    c6a8:	blcs	18970 <nf_ns_user_prefix@@Base+0x61b0>
    c6ac:	stmdbge	r4!, {r2, r3, r4, r5, r7, ip, lr, pc}
    c6b0:			; <UNDEFINED> instruction: 0xf7fd4640
    c6b4:	ldrbmi	pc, [sl], -r9, lsr #18	; <UNPREDICTABLE>
    c6b8:			; <UNDEFINED> instruction: 0xf8d44629
    c6bc:			; <UNDEFINED> instruction: 0xf7ff00c4
    c6c0:			; <UNDEFINED> instruction: 0x4606ff77
    c6c4:			; <UNDEFINED> instruction: 0xd1b72800
    c6c8:			; <UNDEFINED> instruction: 0xf10de7ce
    c6cc:			; <UNDEFINED> instruction: 0xf06f0910
    c6d0:	ldr	r0, [r9, r1, lsl #12]!
    c6d4:	bl	ff1ca6b4 <EXEC_NAME@@Base+0xff1a46ac>
    c6d8:	ldrdeq	r9, [r1], -sl
    c6dc:	andeq	r0, r0, ip, ror #5
    c6e0:	andeq	r0, r0, r4, lsl #6
    c6e4:	ldrdeq	r6, [r0], -sl
    c6e8:	ldrbmi	lr, [r0, sp, lsr #18]!
    c6ec:	ldrmi	r4, [r8], r4, lsl #12
    c6f0:	ldrmi	r4, [r7], -lr, lsl #12
    c6f4:	bpl	246e70 <EXEC_NAME@@Base+0x220e68>
    c6f8:	stc2l	7, cr15, [r4, #-1012]	; 0xfffffc0c
    c6fc:			; <UNDEFINED> instruction: 0x309cf8d4
    c700:	tstvs	r3, r4, lsr #26
    c704:			; <UNDEFINED> instruction: 0xf8cdb14c
    c708:	strtmi	sl, [fp], -r0, lsr #32
    c70c:	ldrtmi	r4, [r9], -r2, asr #12
    c710:			; <UNDEFINED> instruction: 0x46a44630
    c714:			; <UNDEFINED> instruction: 0x47f0e8bd
    c718:			; <UNDEFINED> instruction: 0xf06f4760
    c71c:	pop	{r0, r2, r5}
    c720:	svclt	0x000087f0
    c724:	ldrbmi	lr, [r0, sp, lsr #18]!
    c728:	stcmi	6, cr4, [r6], #-608	; 0xfffffda0
    c72c:	stcmi	0, cr11, [r6, #-592]!	; 0xfffffdb0
    c730:	ldrbtmi	r4, [ip], #-1673	; 0xfffff977
    c734:			; <UNDEFINED> instruction: 0x46064617
    c738:	strtmi	r5, [r3], -r5, ror #18
    c73c:	tstls	r3, #2818048	; 0x2b0000
    c740:	blx	ffa4a73c <EXEC_NAME@@Base+0xffa24734>
    c744:	beq	e48b4c <EXEC_NAME@@Base+0xe22b44>
    c748:	ldrbmi	r4, [r0], -r4, lsl #12
    c74c:	bl	fe14a72c <EXEC_NAME@@Base+0xfe124724>
    c750:	strtmi	r4, [r0], -r9, asr #12
    c754:			; <UNDEFINED> instruction: 0xf7fd2200
    c758:	cmnlt	r8, #217088	; 0x35000	; <UNPREDICTABLE>
    c75c:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c760:	bllt	cde16c <EXEC_NAME@@Base+0xcb8164>
    c764:			; <UNDEFINED> instruction: 0x4643991d
    c768:	ldrdeq	pc, [r4], #132	; 0x84
    c76c:	tstls	r1, sl, lsr r6
    c770:	tstls	r0, ip, lsl r9
    c774:			; <UNDEFINED> instruction: 0xf7ff4649
    c778:			; <UNDEFINED> instruction: 0xf8d4ffb7
    c77c:			; <UNDEFINED> instruction: 0x460730b0
    c780:	strbmi	fp, [r8], -fp, lsl #19
    c784:			; <UNDEFINED> instruction: 0xf7f6427f
    c788:			; <UNDEFINED> instruction: 0x4650eafc
    c78c:	ldc	7, cr15, [r6, #-984]	; 0xfffffc28
    c790:			; <UNDEFINED> instruction: 0x46304639
    c794:	blx	2487a0 <EXEC_NAME@@Base+0x222798>
    c798:	stmdavs	fp!, {r0, r1, r4, r9, fp, ip, pc}
    c79c:			; <UNDEFINED> instruction: 0xd10f429a
    c7a0:	pop	{r2, r4, ip, sp, pc}
    c7a4:			; <UNDEFINED> instruction: 0x462087f0
    c7a8:	ldrtmi	sl, [r1], -r2, lsl #20
    c7ac:			; <UNDEFINED> instruction: 0xf914f7fd
    c7b0:	stmdbge	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c7b4:			; <UNDEFINED> instruction: 0xf7fd4630
    c7b8:	ldrb	pc, [r3, r7, lsr #17]	; <UNPREDICTABLE>
    c7bc:	strb	r2, [r4, r2, lsl #14]!
    c7c0:	bl	144a7a0 <EXEC_NAME@@Base+0x1424798>
    c7c4:	muleq	r1, r2, r5
    c7c8:	andeq	r0, r0, ip, ror #5
    c7cc:	mvnsmi	lr, sp, lsr #18
    c7d0:	ldrmi	r4, [r8], r4, lsl #12
    c7d4:	ldrmi	r4, [r7], -lr, lsl #12
    c7d8:			; <UNDEFINED> instruction: 0xf7fd9d06
    c7dc:			; <UNDEFINED> instruction: 0xf8d4fcd3
    c7e0:	stclvs	0, cr3, [r4, #-624]!	; 0xfffffd90
    c7e4:	teqlt	ip, r3, lsl #2
    c7e8:	strbmi	r4, [r2], -fp, lsr #12
    c7ec:			; <UNDEFINED> instruction: 0x46304639
    c7f0:	pop	{r2, r5, r7, r9, sl, lr}
    c7f4:			; <UNDEFINED> instruction: 0x476041f0
    c7f8:	eoreq	pc, r5, pc, rrx
    c7fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c800:	svcmi	0x00f0e92d
    c804:	ldreq	pc, [r8, -r0, lsl #2]!
    c808:	ldrmi	r4, [r8], r2, lsr #26
    c80c:	addslt	r4, r5, r2, lsr #28
    c810:			; <UNDEFINED> instruction: 0x4692447d
    c814:	ldrtmi	r4, [r8], -r4, lsl #12
    c818:	strtmi	r5, [fp], -lr, lsr #19
    c81c:			; <UNDEFINED> instruction: 0xf8dd4689
    c820:	ldmdavs	r3!, {r3, r4, r5, r6, ip, sp, pc}
    c824:			; <UNDEFINED> instruction: 0xf7f69313
    c828:			; <UNDEFINED> instruction: 0x4651eb18
    c82c:	andcs	r4, r0, #32, 12	; 0x2000000
    c830:			; <UNDEFINED> instruction: 0xf9c8f7fd
    c834:			; <UNDEFINED> instruction: 0xf8d4b348
    c838:			; <UNDEFINED> instruction: 0x460530b0
    c83c:	blls	7faf90 <EXEC_NAME@@Base+0x7d4f88>
    c840:	strtmi	r4, [r9], -r2, asr #12
    c844:	ldrbmi	r9, [fp], -r0, lsl #6
    c848:	ldrdeq	pc, [r4], #132	; 0x84
    c84c:			; <UNDEFINED> instruction: 0xffbef7ff
    c850:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c854:	ldmiblt	r3, {r7, r9, sl, lr}
    c858:			; <UNDEFINED> instruction: 0xf7f64628
    c85c:			; <UNDEFINED> instruction: 0x4638ea92
    c860:	stc	7, cr15, [ip], #984	; 0x3d8
    c864:	ldmdavs	r3!, {r0, r1, r4, r9, fp, ip, pc}
    c868:	addsmi	r4, sl, #64, 12	; 0x4000000
    c86c:	andslt	sp, r5, r0, lsl r1
    c870:	svchi	0x00f0e8bd
    c874:	strbmi	sl, [r8], -r2, lsl #18
    c878:			; <UNDEFINED> instruction: 0xf846f7fd
    c87c:			; <UNDEFINED> instruction: 0x4649e7df
    c880:	bge	9e108 <EXEC_NAME@@Base+0x78100>
    c884:			; <UNDEFINED> instruction: 0xf8a8f7fd
    c888:			; <UNDEFINED> instruction: 0xf06fe7e6
    c88c:	strb	r0, [r6, r1, lsl #16]!
    c890:	b	ffa4a870 <EXEC_NAME@@Base+0xffa24868>
    c894:			; <UNDEFINED> instruction: 0x000194b4
    c898:	andeq	r0, r0, ip, ror #5
    c89c:	mvnsmi	lr, #737280	; 0xb4000
    c8a0:	addlt	r4, r3, ip, lsl r6
    c8a4:	ldrmi	r4, [r0], pc, lsl #12
    c8a8:			; <UNDEFINED> instruction: 0xf7fd4605
    c8ac:	tstlt	r4, #208896	; 0x33000	; <UNPREDICTABLE>
    c8b0:	strtmi	r4, [r0], -r1, lsl #13
    c8b4:	bl	ff64a894 <EXEC_NAME@@Base+0xff62488c>
    c8b8:	strmi	r2, [r6], -ip, lsl #2
    c8bc:			; <UNDEFINED> instruction: 0xb1ae4628
    c8c0:	strls	r4, [r1], #-1594	; 0xfffff9c6
    c8c4:	strls	r4, [r0], -r3, asr #12
    c8c8:	strtmi	r4, [r9], -r8, asr #12
    c8cc:			; <UNDEFINED> instruction: 0xff98f7ff
    c8d0:	ldcle	14, cr1, [pc, #-8]	; c8d0 <ntfs_check_empty_dir@plt+0x9424>
    c8d4:	ldrtmi	r4, [r1], -r8, lsr #12
    c8d8:	blx	14c88e8 <EXEC_NAME@@Base+0x14a28e0>
    c8dc:	andlt	r4, r3, r0, lsr r6
    c8e0:	mvnsmi	lr, #12386304	; 0xbd0000
    c8e4:	blt	12ca8c4 <EXEC_NAME@@Base+0x12a48bc>
    c8e8:	strtmi	r4, [r8], -r9, asr #4
    c8ec:	pop	{r0, r1, ip, sp, pc}
    c8f0:			; <UNDEFINED> instruction: 0xf00143f0
    c8f4:			; <UNDEFINED> instruction: 0x4629b959
    c8f8:	strbmi	r9, [r3], -r1, lsl #8
    c8fc:	ldrtmi	r9, [sl], -r0, lsl #8
    c900:			; <UNDEFINED> instruction: 0xff7ef7ff
    c904:	blle	ffbd4110 <EXEC_NAME@@Base+0xffbae108>
    c908:	andlt	r4, r3, r8, lsr #12
    c90c:	mvnsmi	lr, #12386304	; 0xbd0000
    c910:	blt	ff148920 <EXEC_NAME@@Base+0xff122918>
    c914:			; <UNDEFINED> instruction: 0x46284251
    c918:			; <UNDEFINED> instruction: 0xf946f001
    c91c:	andlt	r4, r3, r0, lsr r6
    c920:	mvnsmi	lr, #12386304	; 0xbd0000
    c924:	blt	aca904 <EXEC_NAME@@Base+0xaa48fc>
    c928:	mvnsmi	lr, sp, lsr #18
    c92c:	strmi	r4, [lr], -r4, lsl #12
    c930:			; <UNDEFINED> instruction: 0x46984617
    c934:	stc2	7, cr15, [r6], #-1012	; 0xfffffc0c
    c938:			; <UNDEFINED> instruction: 0x509cf8d4
    c93c:	smlatbvs	r5, r4, sp, r6
    c940:			; <UNDEFINED> instruction: 0x4642b134
    c944:			; <UNDEFINED> instruction: 0x46304639
    c948:	pop	{r0, r1, r5, r9, sl, lr}
    c94c:			; <UNDEFINED> instruction: 0x471841f0
    c950:	eoreq	pc, r5, pc, rrx
    c954:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c958:	ldrbmi	lr, [r0, sp, lsr #18]!
    c95c:	ldreq	pc, [r8, -r0, lsl #2]!
    c960:	ldrmi	r4, [r8], r0, lsr #26
    c964:	addslt	r4, r2, r0, lsr #28
    c968:			; <UNDEFINED> instruction: 0x4692447d
    c96c:	ldrtmi	r4, [r8], -r4, lsl #12
    c970:	strtmi	r5, [fp], -lr, lsr #19
    c974:	ldmdavs	r3!, {r0, r3, r7, r9, sl, lr}
    c978:			; <UNDEFINED> instruction: 0xf7f69311
    c97c:	ldrbmi	lr, [r1], -lr, ror #20
    c980:	andcs	r4, r0, #32, 12	; 0x2000000
    c984:			; <UNDEFINED> instruction: 0xf91ef7fd
    c988:			; <UNDEFINED> instruction: 0xf8d4b338
    c98c:			; <UNDEFINED> instruction: 0x460530b0
    c990:	strbmi	fp, [r2], -r3, asr #19
    c994:			; <UNDEFINED> instruction: 0x46299b1a
    c998:	ldrdeq	pc, [r4], #132	; 0x84
    c99c:			; <UNDEFINED> instruction: 0xffc4f7ff
    c9a0:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    c9a4:	ldmiblt	r3, {r7, r9, sl, lr}
    c9a8:			; <UNDEFINED> instruction: 0xf7f64628
    c9ac:	ldrtmi	lr, [r8], -sl, ror #19
    c9b0:	stc	7, cr15, [r4], {246}	; 0xf6
    c9b4:	ldmdavs	r3!, {r0, r4, r9, fp, ip, pc}
    c9b8:	addsmi	r4, sl, #64, 12	; 0x4000000
    c9bc:	andslt	sp, r2, r0, lsl r1
    c9c0:			; <UNDEFINED> instruction: 0x87f0e8bd
    c9c4:	strbmi	r4, [r8], -r9, ror #12
    c9c8:			; <UNDEFINED> instruction: 0xff9ef7fc
    c9cc:	strbmi	lr, [r9], -r1, ror #15
    c9d0:	strbtmi	r4, [sl], -r0, lsr #12
    c9d4:			; <UNDEFINED> instruction: 0xf800f7fd
    c9d8:			; <UNDEFINED> instruction: 0xf06fe7e6
    c9dc:	strb	r0, [r6, r1, lsl #16]!
    c9e0:	b	104a9c0 <EXEC_NAME@@Base+0x10249b8>
    c9e4:	andeq	r9, r1, ip, asr r3
    c9e8:	andeq	r0, r0, ip, ror #5
    c9ec:	mvnsmi	lr, sp, lsr #18
    c9f0:	addlt	r4, r2, r4, lsl r6
    c9f4:	strmi	r4, [r5], -pc, lsl #12
    c9f8:			; <UNDEFINED> instruction: 0xf98cf7fd
    c9fc:	strmi	fp, [r0], ip, lsl #6
    ca00:			; <UNDEFINED> instruction: 0xf7f64620
    ca04:	tstcs	ip, r2, lsr fp
    ca08:	strtmi	r4, [r8], -r6, lsl #12
    ca0c:	ldrtmi	fp, [sl], -r6, lsr #3
    ca10:	strbmi	r9, [r0], -r0, lsl #8
    ca14:			; <UNDEFINED> instruction: 0x46294633
    ca18:			; <UNDEFINED> instruction: 0xff9ef7ff
    ca1c:	ldcle	14, cr1, [lr, #-8]
    ca20:	ldrtmi	r4, [r1], -r8, lsr #12
    ca24:			; <UNDEFINED> instruction: 0xf9acf002
    ca28:	andlt	r4, r2, r0, lsr r6
    ca2c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ca30:	stmiblt	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca34:	strtmi	r4, [r8], -r9, asr #4
    ca38:	pop	{r1, ip, sp, pc}
    ca3c:			; <UNDEFINED> instruction: 0xf00141f0
    ca40:			; <UNDEFINED> instruction: 0x4629b8b3
    ca44:	strtmi	r9, [r3], -r0, lsl #8
    ca48:			; <UNDEFINED> instruction: 0xf7ff463a
    ca4c:	cdpne	15, 0, cr15, cr1, cr5, {4}
    ca50:			; <UNDEFINED> instruction: 0x4628dbf0
    ca54:	pop	{r1, ip, sp, pc}
    ca58:			; <UNDEFINED> instruction: 0xf00241f0
    ca5c:	subsmi	fp, r1, #126976	; 0x1f000
    ca60:			; <UNDEFINED> instruction: 0xf0014628
    ca64:	ldrtmi	pc, [r0], -r1, lsr #17	; <UNPREDICTABLE>
    ca68:	pop	{r1, ip, sp, pc}
    ca6c:			; <UNDEFINED> instruction: 0xf7f641f0
    ca70:	svclt	0x0000b985
    ca74:	mvnsmi	lr, sp, lsr #18
    ca78:	strmi	r4, [lr], -r4, lsl #12
    ca7c:			; <UNDEFINED> instruction: 0x46984617
    ca80:	blx	fe04aa7e <EXEC_NAME@@Base+0xfe024a76>
    ca84:			; <UNDEFINED> instruction: 0x509cf8d4
    ca88:			; <UNDEFINED> instruction: 0x4090f8d4
    ca8c:	teqlt	r4, r5, lsl #2
    ca90:	ldrtmi	r4, [r9], -r2, asr #12
    ca94:			; <UNDEFINED> instruction: 0x46234630
    ca98:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ca9c:			; <UNDEFINED> instruction: 0xf06f4718
    caa0:	pop	{r0, r2, r5}
    caa4:	svclt	0x000081f0
    caa8:	push	{r0, r3, r5, r8, r9, fp, lr}
    caac:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    cab0:	addslt	r4, r3, r8, lsr #24
    cab4:	ldrmi	r4, [r7], -sp, lsl #12
    cab8:	ldmdbpl	lr, {r7, r9, sl, lr}
    cabc:	tstls	r1, #3342336	; 0x330000
    cac0:			; <UNDEFINED> instruction: 0xf928f7fd
    cac4:	ldmdbeq	r8!, {r8, ip, sp, lr, pc}
    cac8:	strbmi	r4, [r8], -r4, lsl #12
    cacc:	stmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cad0:	strtmi	r4, [r0], -r9, lsr #12
    cad4:			; <UNDEFINED> instruction: 0xf7fd2200
    cad8:	msrlt	SPSR_, #7667712	; 0x750000
    cadc:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    cae0:	bllt	6de2fc <EXEC_NAME@@Base+0x6b82f4>
    cae4:	blge	69e3d4 <EXEC_NAME@@Base+0x6783cc>
    cae8:			; <UNDEFINED> instruction: 0xf8d44629
    caec:			; <UNDEFINED> instruction: 0xf7ff00c4
    caf0:			; <UNDEFINED> instruction: 0xf8d4ffc1
    caf4:			; <UNDEFINED> instruction: 0x460730b0
    caf8:			; <UNDEFINED> instruction: 0x4628b993
    cafc:	stmdb	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb00:			; <UNDEFINED> instruction: 0xf7f64648
    cb04:	ldmiblt	r7!, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    cb08:	ldmib	sp, {r6, r9, sl, lr}^
    cb0c:			; <UNDEFINED> instruction: 0xf002231a
    cb10:	bls	48b3b4 <EXEC_NAME@@Base+0x4653ac>
    cb14:	addsmi	r6, sl, #3342336	; 0x330000
    cb18:	andslt	sp, r3, r7, lsl r1
    cb1c:	mvnshi	lr, #12386304	; 0xbd0000
    cb20:	strbtmi	r4, [sl], -r0, lsr #12
    cb24:			; <UNDEFINED> instruction: 0xf7fc4641
    cb28:	ubfx	pc, r7, #30, #7
    cb2c:	strbmi	r4, [r0], -r9, ror #12
    cb30:	mcr2	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    cb34:			; <UNDEFINED> instruction: 0x4648e7d6
    cb38:	bl	104ab18 <EXEC_NAME@@Base+0x1024b10>
    cb3c:	strbmi	r2, [r0], -r2, lsl #2
    cb40:			; <UNDEFINED> instruction: 0xf832f001
    cb44:	rsbsmi	lr, r9, #60030976	; 0x3940000
    cb48:			; <UNDEFINED> instruction: 0xf7f6e7f9
    cb4c:	svclt	0x0000e98c
    cb50:	andeq	r9, r1, r6, lsl r2
    cb54:	andeq	r0, r0, ip, ror #5
    cb58:	mvnsmi	lr, sp, lsr #18
    cb5c:	strmi	r4, [lr], -r4, lsl #12
    cb60:			; <UNDEFINED> instruction: 0xf7fd4617
    cb64:			; <UNDEFINED> instruction: 0xf8d4fb0f
    cb68:	stclvs	0, cr5, [r3, #624]!	; 0x270
    cb6c:			; <UNDEFINED> instruction: 0xb1236105
    cb70:			; <UNDEFINED> instruction: 0x46304639
    cb74:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cb78:			; <UNDEFINED> instruction: 0xf06f4718
    cb7c:	pop	{r0, r2, r5}
    cb80:	svclt	0x000081f0
    cb84:	push	{r0, r2, r5, r8, r9, fp, lr}
    cb88:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    cb8c:	addslt	r4, r3, r4, lsr #24
    cb90:	ldrmi	r4, [r5], -lr, lsl #12
    cb94:			; <UNDEFINED> instruction: 0xf8534607
    cb98:			; <UNDEFINED> instruction: 0xf8d88004
    cb9c:	tstls	r1, #0
    cba0:			; <UNDEFINED> instruction: 0xf8b8f7fd
    cba4:	ldmdbeq	r8!, {r8, ip, sp, lr, pc}
    cba8:	strbmi	r4, [r8], -r4, lsl #12
    cbac:	ldmdb	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cbb0:			; <UNDEFINED> instruction: 0x46204631
    cbb4:			; <UNDEFINED> instruction: 0xf7fd2200
    cbb8:	cmplt	r8, #327680	; 0x50000	; <UNPREDICTABLE>
    cbbc:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    cbc0:	bllt	4de3e0 <EXEC_NAME@@Base+0x4b83d8>
    cbc4:	ldrtmi	r4, [r1], -sl, lsr #12
    cbc8:	ldrdeq	pc, [r4], #132	; 0x84
    cbcc:			; <UNDEFINED> instruction: 0xffc4f7ff
    cbd0:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    cbd4:	ldmiblt	r3, {r0, r2, r9, sl, lr}
    cbd8:	rsbmi	r4, sp, #48, 12	; 0x3000000
    cbdc:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cbe0:			; <UNDEFINED> instruction: 0xf7f64648
    cbe4:	strtmi	lr, [r9], -ip, ror #21
    cbe8:			; <UNDEFINED> instruction: 0xf0004638
    cbec:	bls	48cb68 <EXEC_NAME@@Base+0x466b60>
    cbf0:	ldrdcc	pc, [r0], -r8
    cbf4:			; <UNDEFINED> instruction: 0xd10f429a
    cbf8:	pop	{r0, r1, r4, ip, sp, pc}
    cbfc:			; <UNDEFINED> instruction: 0x462083f0
    cc00:	ldrtmi	r4, [r9], -sl, ror #12
    cc04:	mcr2	7, 7, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    cc08:	strbtmi	lr, [r9], -r6, ror #15
    cc0c:			; <UNDEFINED> instruction: 0xf7fc4638
    cc10:			; <UNDEFINED> instruction: 0xe7d7fe7b
    cc14:	strb	r2, [r3, r2, lsl #10]!
    cc18:	stmdb	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc1c:	andeq	r9, r1, sl, lsr r1
    cc20:	andeq	r0, r0, ip, ror #5
    cc24:			; <UNDEFINED> instruction: 0x4df0e92d
    cc28:	ldrmi	r4, [r8], r4, lsl #12
    cc2c:	ldrmi	r4, [r7], -lr, lsl #12
    cc30:	strlt	lr, [r8, #-2525]	; 0xfffff623
    cc34:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
    cc38:	blx	fe94ac34 <EXEC_NAME@@Base+0xfe924c2c>
    cc3c:			; <UNDEFINED> instruction: 0x309cf8d4
    cc40:			; <UNDEFINED> instruction: 0x4094f8d4
    cc44:	cmplt	r4, r3, lsl #2
    cc48:	eorge	pc, r4, sp, asr #17
    cc4c:	strls	r4, [r8, #-1627]	; 0xfffff9a5
    cc50:	ldrtmi	r4, [r9], -r2, asr #12
    cc54:			; <UNDEFINED> instruction: 0x46a44630
    cc58:	ldclmi	8, cr14, [r0, #756]!	; 0x2f4
    cc5c:			; <UNDEFINED> instruction: 0xf06f4760
    cc60:	pop	{r0, r2, r5}
    cc64:	svclt	0x00008df0
    cc68:	svcmi	0x00f0e92d
    cc6c:	mcrrmi	0, 10, fp, sp, cr3
    cc70:	smlabbls	r5, r1, r6, r4
    cc74:	stmdbmi	ip, {r2, r3, r4, r5, r6, sl, lr}^
    cc78:	strtmi	r9, [r3], -r7, lsl #6
    cc7c:	ldmdapl	fp, {r1, r2, r9, ip, pc}^
    cc80:	stcls	13, cr9, [ip], #-180	; 0xffffff4c
    cc84:	ldmdavs	fp, {r2, r8, r9, ip, pc}
    cc88:	bhi	bc7404 <EXEC_NAME@@Base+0xba13fc>
    cc8c:			; <UNDEFINED> instruction: 0x93219f30
    cc90:			; <UNDEFINED> instruction: 0xf840f7fd
    cc94:	tsteq	r2, r5, lsl r0	; <UNPREDICTABLE>
    cc98:	strbteq	sp, [fp], r1, ror #2
    cc9c:	ldrtle	r4, [pc], #-1542	; cca4 <ntfs_check_empty_dir@plt+0x97f8>
    cca0:			; <UNDEFINED> instruction: 0xf10dcc0f
    cca4:	ldrbmi	r0, [ip], r0, lsr #22
    cca8:	andeq	lr, pc, ip, lsr #17
    ccac:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    ccb0:	stm	ip, {r2, r3, r4, r5, r9, sl, lr}
    ccb4:	svccs	0x0000000f
    ccb8:	stmdbls	r5, {r0, r6, r8, ip, lr, pc}
    ccbc:	ldrtmi	r2, [r0], -r0, lsl #4
    ccc0:			; <UNDEFINED> instruction: 0xff80f7fc
    ccc4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    ccc8:			; <UNDEFINED> instruction: 0xf8d6d04f
    cccc:	blcs	18f94 <nf_ns_user_prefix@@Base+0x67d4>
    ccd0:			; <UNDEFINED> instruction: 0xf8d6d14e
    ccd4:	stccs	0, cr0, [r0], {196}	; 0xc4
    ccd8:	ssatmi	fp, #1, r8, lsl #30
    ccdc:	movwcs	lr, #27101	; 0x69dd
    cce0:	stmib	sp, {r0, r4, r6, r9, sl, lr}^
    cce4:			; <UNDEFINED> instruction: 0xf8cdb500
    cce8:			; <UNDEFINED> instruction: 0xf7ff8008
    ccec:			; <UNDEFINED> instruction: 0xf8d6ff9b
    ccf0:			; <UNDEFINED> instruction: 0x460530b0
    ccf4:	cmple	r0, r0, lsl #22
    ccf8:			; <UNDEFINED> instruction: 0xf7f64650
    ccfc:	ldrtmi	lr, [fp], -r2, asr #16
    cd00:	strtmi	r4, [r9], -r2, lsr #12
    cd04:			; <UNDEFINED> instruction: 0xf0024648
    cd08:	blls	14b23c <EXEC_NAME@@Base+0x125234>
    cd0c:	ldmdavs	fp, {r0, r5, r9, fp, ip, pc}
    cd10:	teqle	sl, sl	; <illegal shifter operand>
    cd14:	eorlt	r4, r3, r0, lsr #12
    cd18:	svcmi	0x00f0e8bd
    cd1c:	stmdalt	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd20:			; <UNDEFINED> instruction: 0xf10d6924
    cd24:	eorcs	r0, r0, #32, 22	; 0x8000
    cd28:			; <UNDEFINED> instruction: 0xf7f64658
    cd2c:	ldmib	r4, {r1, r6, r9, fp, sp, lr, pc}^
    cd30:	ldrtmi	r3, [ip], -lr, lsl #4
    cd34:	movwls	r9, #37644	; 0x930c
    cd38:	svccs	0x0000920d
    cd3c:			; <UNDEFINED> instruction: 0x4638d0bd
    cd40:	ldmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd44:	mvnslt	r4, r4, lsl #12
    cd48:	svceq	0x0000f1ba
    cd4c:	ldrbmi	sp, [r7, #-1]
    cd50:			; <UNDEFINED> instruction: 0x4652d11d
    cd54:	strtmi	r4, [r0], -r1, asr #12
    cd58:	stmda	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd5c:	smlatbcs	r1, sp, r7, lr
    cd60:	strbmi	r2, [r8], -r0, lsl #8
    cd64:			; <UNDEFINED> instruction: 0xff20f000
    cd68:			; <UNDEFINED> instruction: 0xf06fe7cf
    cd6c:	ldrb	r0, [r8, r1, lsl #2]!
    cd70:			; <UNDEFINED> instruction: 0x4648a910
    cd74:	stc2l	7, cr15, [r8, #1008]	; 0x3f0
    cd78:	ldrtmi	lr, [r0], -fp, lsr #15
    cd7c:			; <UNDEFINED> instruction: 0x4649aa10
    cd80:	mcr2	7, 1, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    cd84:			; <UNDEFINED> instruction: 0x210ce7b8
    cd88:			; <UNDEFINED> instruction: 0xf7f6e7eb
    cd8c:	blmi	206f44 <EXEC_NAME@@Base+0x1e0f3c>
    cd90:	sbccs	pc, sp, #64, 12	; 0x4000000
    cd94:	stmdami	r7, {r1, r2, r8, fp, lr}
    cd98:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    cd9c:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
    cda0:	bl	19cad80 <EXEC_NAME@@Base+0x19a4d78>
    cda4:	andeq	r9, r1, r0, asr r0
    cda8:	andeq	r0, r0, ip, ror #5
    cdac:	andeq	r6, r0, ip, rrx
    cdb0:	strheq	r6, [r0], -lr
    cdb4:	andeq	r6, r0, r6, ror #13
    cdb8:			; <UNDEFINED> instruction: 0x4604b538
    cdbc:			; <UNDEFINED> instruction: 0xf7fd460d
    cdc0:			; <UNDEFINED> instruction: 0xf8d4f9e1
    cdc4:	svcvs	0x0023209c
    cdc8:	tstlt	fp, r2, lsl #2
    cdcc:	ldrmi	r4, [r8, r8, lsr #12]
    cdd0:	addseq	pc, ip, r4, asr #17
    cdd4:	svclt	0x0000bd38
    cdd8:			; <UNDEFINED> instruction: 0x4604b538
    cddc:			; <UNDEFINED> instruction: 0xf7fc460d
    cde0:	movwcs	pc, #3951	; 0xf6f	; <UNPREDICTABLE>
    cde4:	subvs	r4, r3, r9, lsr #12
    cde8:	sbcvs	r6, r3, r3, lsl #1
    cdec:	cmpvs	r3, r3, lsl #2
    cdf0:	andvs	r6, r4, r3, lsl #3
    cdf4:	ldrdeq	pc, [r4], #132	; 0x84
    cdf8:	ldrhtmi	lr, [r8], -sp
    cdfc:	svclt	0x00dcf7ff
    ce00:			; <UNDEFINED> instruction: 0x4604b510
    ce04:			; <UNDEFINED> instruction: 0xf9bef7fd
    ce08:			; <UNDEFINED> instruction: 0x209cf8d4
    ce0c:	tstvs	r2, r3, ror #30
    ce10:	ldrmi	fp, [r0], -fp, lsl #2
    ce14:			; <UNDEFINED> instruction: 0x46204798
    ce18:			; <UNDEFINED> instruction: 0x4010e8bd
    ce1c:	svclt	0x00aef7f5
    ce20:			; <UNDEFINED> instruction: 0x4605b538
    ce24:			; <UNDEFINED> instruction: 0xff4cf7fc
    ce28:	andvs	r2, r5, r0, lsl #8
    ce2c:	addvs	r6, r4, r4, asr #32
    ce30:	smlabtvs	r4, r4, r0, r6
    ce34:	orrvs	r6, r4, r4, asr #2
    ce38:	ldrdeq	pc, [r4], #133	; 0x85
    ce3c:			; <UNDEFINED> instruction: 0xffe0f7ff
    ce40:	sbcmi	pc, r4, r5, asr #17
    ce44:	svclt	0x0000bd38
    ce48:	mvnsmi	lr, sp, lsr #18
    ce4c:	strmi	r4, [lr], -r4, lsl #12
    ce50:			; <UNDEFINED> instruction: 0xf7fd4617
    ce54:			; <UNDEFINED> instruction: 0xf8d4f997
    ce58:	bvs	18e10d0 <EXEC_NAME@@Base+0x18bb0c8>
    ce5c:			; <UNDEFINED> instruction: 0xb1236105
    ce60:			; <UNDEFINED> instruction: 0x46304639
    ce64:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ce68:			; <UNDEFINED> instruction: 0xf06f4718
    ce6c:	pop	{r0, r2, r5}
    ce70:	svclt	0x000081f0
    ce74:	svcmi	0x00f0e92d
    ce78:	ldclmi	0, cr11, [r8], #-724	; 0xfffffd2c
    ce7c:	ldrmi	r4, [r2], r8, lsl #13
    ce80:	bls	f9f464 <EXEC_NAME@@Base+0xf7945c>
    ce84:			; <UNDEFINED> instruction: 0x461d447c
    ce88:	strtmi	r4, [r3], -r1, lsl #13
    ce8c:	stmdapl	r3!, {r0, r1, r9, ip, pc}^
    ce90:	ldmdavs	fp, {r1, r8, r9, ip, pc}
    ce94:			; <UNDEFINED> instruction: 0xf7fc9333
    ce98:			; <UNDEFINED> instruction: 0xf100ff3d
    ce9c:			; <UNDEFINED> instruction: 0x46040738
    cea0:			; <UNDEFINED> instruction: 0xf7f54638
    cea4:			; <UNDEFINED> instruction: 0x4641efda
    cea8:	andcs	r4, r0, #32, 12	; 0x2000000
    ceac:	mcr2	7, 4, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    ceb0:			; <UNDEFINED> instruction: 0xf0002800
    ceb4:			; <UNDEFINED> instruction: 0xf8d480ab
    ceb8:			; <UNDEFINED> instruction: 0x460630b0
    cebc:			; <UNDEFINED> instruction: 0xf0402b00
    cec0:	strbeq	r8, [fp, ip, lsl #1]!
    cec4:	ldrdgt	pc, [r4], #132	; 0x84
    cec8:	addshi	pc, r0, r0, lsl #2
    cecc:	svceq	0x0006f015
    ced0:			; <UNDEFINED> instruction: 0x07a8d03c
    ced4:	svclt	0x004c4660
    ced8:			; <UNDEFINED> instruction: 0x2018f8da
    cedc:	rscscc	pc, pc, #79	; 0x4f
    cee0:	ldrtmi	r0, [r1], -r9, ror #14
    cee4:			; <UNDEFINED> instruction: 0xf8dabf4c
    cee8:			; <UNDEFINED> instruction: 0xf04f301c
    ceec:			; <UNDEFINED> instruction: 0xf7ff33ff
    cef0:	strmi	pc, [r3], r5, lsl #18
    cef4:			; <UNDEFINED> instruction: 0xf8d4b340
    cef8:	bcs	151c0 <nf_ns_user_prefix@@Base+0x2a00>
    cefc:	addshi	pc, sl, r0
    cf00:	strbmi	sl, [r9], -r2, lsr #20
    cf04:			; <UNDEFINED> instruction: 0xf7fc4620
    cf08:	ldrtmi	pc, [r0], -r7, ror #26	; <UNPREDICTABLE>
    cf0c:	svc	0x0038f7f5
    cf10:			; <UNDEFINED> instruction: 0xf7f64638
    cf14:			; <UNDEFINED> instruction: 0xf1bbe954
    cf18:			; <UNDEFINED> instruction: 0xf0400f00
    cf1c:	stcge	0, cr8, [r4, #-624]	; 0xfffffd90
    cf20:	strtmi	r4, [r0], -r1, asr #12
    cf24:			; <UNDEFINED> instruction: 0xf7fc462a
    cf28:	strtmi	pc, [r9], -sp, ror #21
    cf2c:	ldc	6, cr4, [r4, #288]	; 0x120
    cf30:			; <UNDEFINED> instruction: 0xf0010b1e
    cf34:	blls	cc5f8 <EXEC_NAME@@Base+0xa65f0>
    cf38:	ldmdavs	fp, {r0, r1, r4, r5, r9, fp, ip, pc}
    cf3c:			; <UNDEFINED> instruction: 0xf040429a
    cf40:	eorslt	r8, r5, r8, lsl #1
    cf44:	svchi	0x00f0e8bd
    cf48:	ldrdgt	pc, [r4], #132	; 0x84
    cf4c:	strle	r0, [pc, #-1834]	; c82a <ntfs_check_empty_dir@plt+0x937e>
    cf50:	ldmib	sl, {r0, r1, r8, fp, ip, pc}^
    cf54:	stmdbcs	r0, {r2, r3, r8, r9, sp}
    cf58:	tstls	r0, r5, ror r0
    cf5c:	ldrtmi	r4, [r1], -r0, ror #12
    cf60:			; <UNDEFINED> instruction: 0xf8fcf7ff
    cf64:			; <UNDEFINED> instruction: 0xf1bb4683
    cf68:	bicle	r0, r4, r0, lsl #30
    cf6c:	ldrdgt	pc, [r4], #132	; 0x84
    cf70:	svceq	0x0030f015
    cf74:			; <UNDEFINED> instruction: 0xf64fd026
    cf78:			; <UNDEFINED> instruction: 0xf6c373fe
    cf7c:	tstls	pc, #-67108861	; 0xfc000003
    cf80:			; <UNDEFINED> instruction: 0x93212200
    cf84:	andsls	r0, lr, #45088768	; 0x2b00000
    cf88:	strble	r9, [r7, #-544]	; 0xfffffde0
    cf8c:			; <UNDEFINED> instruction: 0xf06faa1e
    cf90:	tstls	pc, #64, 6
    cf94:	svclt	0x004405e9
    cf98:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    cf9c:	strle	r9, [r8], #-801	; 0xfffffcdf
    cfa0:	svclt	0x004106ab
    cfa4:	beq	14493d4 <EXEC_NAME@@Base+0x14233cc>
    cfa8:	ldmib	sl, {r5, r8, r9, fp, sp, pc}^
    cfac:	stmib	r3, {r8}^
    cfb0:	strbtmi	r0, [r0], -r0, lsl #2
    cfb4:			; <UNDEFINED> instruction: 0xf7ff4631
    cfb8:			; <UNDEFINED> instruction: 0x4683f8f7
    cfbc:	orrsle	r2, sl, r0, lsl #16
    cfc0:	ldrdgt	pc, [r4], #132	; 0x84
    cfc4:	strbtmi	sl, [r0], -r4, lsl #20
    cfc8:			; <UNDEFINED> instruction: 0xf7fd4631
    cfcc:			; <UNDEFINED> instruction: 0xf8d4f8df
    cfd0:			; <UNDEFINED> instruction: 0x468320b0
    cfd4:	addsle	r2, r8, r0, lsl #20
    cfd8:	stmdbge	r2!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
    cfdc:			; <UNDEFINED> instruction: 0xf7fc4648
    cfe0:			; <UNDEFINED> instruction: 0x07ebfc93
    cfe4:	ldrdgt	pc, [r4], #132	; 0x84
    cfe8:	svcge	0x0070f57f
    cfec:			; <UNDEFINED> instruction: 0xf8da4660
    cff0:			; <UNDEFINED> instruction: 0x46312010
    cff4:			; <UNDEFINED> instruction: 0xff28f7ff
    cff8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    cffc:	svcge	0x007bf47f
    d000:	svceq	0x0006f015
    d004:	ldrdgt	pc, [r4], #132	; 0x84
    d008:	strb	sp, [r2, -r0, lsr #1]!
    d00c:			; <UNDEFINED> instruction: 0xf7f64638
    d010:	ldrdcs	lr, [r2, -r6]
    d014:			; <UNDEFINED> instruction: 0xf0004648
    d018:	str	pc, [ip, r7, asr #27]
    d01c:	svclt	0x004506e8
    d020:	movteq	pc, #33034	; 0x810a	; <UNPREDICTABLE>
    d024:	bge	7b78a4 <EXEC_NAME@@Base+0x79189c>
    d028:	ldrdeq	lr, [r0, -r3]
    d02c:	stmib	r2, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    d030:	str	r0, [pc, r0, lsl #2]!
    d034:			; <UNDEFINED> instruction: 0xf7f54630
    d038:	ldrtmi	lr, [r8], -r4, lsr #29
    d03c:	ldm	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d040:	smlabteq	r0, fp, r1, pc	; <UNPREDICTABLE>
    d044:	strbtmi	lr, [r0], -r6, ror #15
    d048:			; <UNDEFINED> instruction: 0xf7ff4631
    d04c:	strmi	pc, [r3], pc, ror #16
    d050:			; <UNDEFINED> instruction: 0xf7f5e789
    d054:			; <UNDEFINED> instruction: 0xf1cbef08
    d058:	ldrb	r0, [fp, r0, lsl #2]
    d05c:	andeq	r8, r1, r0, asr #28
    d060:	andeq	r0, r0, ip, ror #5
    d064:			; <UNDEFINED> instruction: 0xf7fcb508
    d068:	pop	{r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    d06c:	stmibvs	r0, {r3, lr}
    d070:	svclt	0x00dcf001
    d074:	mvnsmi	lr, sp, lsr #18
    d078:	svcmi	0x0016299c
    d07c:	ldrmi	r4, [r0], r6, lsl #12
    d080:			; <UNDEFINED> instruction: 0x460dbf98
    d084:	ldmdale	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    d088:	andcs	r2, r1, r0, lsr #3
    d08c:	stcl	7, cr15, [ip, #980]!	; 0x3d4
    d090:			; <UNDEFINED> instruction: 0xb1a84604
    d094:	addshi	pc, ip, r0, asr #17
    d098:	strtmi	fp, [sl], -r6, lsr #2
    d09c:	movcs	r4, #51380224	; 0x3100000
    d0a0:	svc	0x0060f7f5
    d0a4:	pop	{r5, r9, sl, lr}
    d0a8:	blmi	2ed870 <EXEC_NAME@@Base+0x2c7868>
    d0ac:	stmdami	fp, {r0, r6, r9, sp}
    d0b0:	ldrcs	r2, [ip, #257]	; 0x101
    d0b4:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    d0b8:			; <UNDEFINED> instruction: 0xf7f5681b
    d0bc:	ubfx	lr, ip, #30, #4
    d0c0:	eorcs	r4, r8, #5120	; 0x1400
    d0c4:	tstcs	r1, r6, lsl #16
    d0c8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    d0cc:			; <UNDEFINED> instruction: 0xf7f5681b
    d0d0:	ubfx	lr, r2, #30, #8
    d0d4:	andeq	r8, r1, r0, asr #24
    d0d8:	andeq	r0, r0, r4, lsl #6
    d0dc:	andeq	r6, r0, r2, lsl #8
    d0e0:	andeq	r6, r0, r2, lsr r4
    d0e4:	svcmi	0x00f0e92d
    d0e8:	cdpmi	0, 10, cr11, cr13, cr13, {7}
    d0ec:	stcmi	6, cr4, [sp], #544	; 0x220
    d0f0:	ldrbtmi	sl, [lr], #-3842	; 0xfffff0fe
    d0f4:	stcmi	0, cr9, [ip, #4]!
    d0f8:	ldmdbpl	r1!, {r1, r3, r4, r7, r9, sl, lr}
    d0fc:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
    d100:	ldrtmi	r2, [r8], -ip, lsl #5
    d104:	ldrsblt	pc, [r8, #141]	; 0x8d	; <UNPREDICTABLE>
    d108:	tstls	r0, ip, lsl #12
    d10c:	stmibmi	r7!, {r0, r1, r5, fp, sp, lr}
    d110:	cmnls	fp, #2030043136	; 0x79000000
    d114:	mrc	7, 3, APSR_nzcv, cr0, cr5, {7}
    d118:			; <UNDEFINED> instruction: 0xf7f54628
    d11c:	stmibvs	ip!, {r4, r6, r9, sl, fp, sp, lr, pc}
    d120:	stmibmi	r3!, {r2, r6, r8, fp, ip, sp, pc}
    d124:	andseq	pc, ip, r5, lsl #2
    d128:			; <UNDEFINED> instruction: 0xf7f54479
    d12c:	stmdacs	r0, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    d130:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
    d134:	strcc	r4, [r1], #-2975	; 0xfffff461
    d138:			; <UNDEFINED> instruction: 0x4618447b
    d13c:			; <UNDEFINED> instruction: 0xf7f5619c
    d140:	biccs	lr, r8, lr, lsl #27
    d144:			; <UNDEFINED> instruction: 0xf7f52001
    d148:			; <UNDEFINED> instruction: 0x4604ed90
    d14c:			; <UNDEFINED> instruction: 0xf0002800
    d150:	strbmi	r8, [r8], -r7, ror #1
    d154:			; <UNDEFINED> instruction: 0x4651465a
    d158:			; <UNDEFINED> instruction: 0xff8cf7ff
    d15c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    d160:	adchi	pc, r3, r0
    d164:	ldrdcc	pc, [r8], r0
    d168:	sbceq	pc, r4, r4, asr #17
    d16c:			; <UNDEFINED> instruction: 0xf0002b00
    d170:	bmi	fe46d390 <EXEC_NAME@@Base+0xfe447388>
    d174:			; <UNDEFINED> instruction: 0xf8c4230a
    d178:			; <UNDEFINED> instruction: 0xf04f30b4
    d17c:	blmi	fe3cf984 <EXEC_NAME@@Base+0xfe3a997c>
    d180:	andcs	r4, r0, sl, ror r4
    d184:			; <UNDEFINED> instruction: 0xf04f2100
    d188:	stmib	r4, {r8, r9, fp}^
    d18c:			; <UNDEFINED> instruction: 0xf6c3011c
    d190:	addcc	r7, ip, #240, 22	; 0x3c000
    d194:			; <UNDEFINED> instruction: 0xf104447b
    d198:			; <UNDEFINED> instruction: 0x46400158
    d19c:	blge	6c78b4 <EXEC_NAME@@Base+0x6a18ac>
    d1a0:	blge	7c78b8 <EXEC_NAME@@Base+0x7a18b0>
    d1a4:	blx	fe6c91b4 <EXEC_NAME@@Base+0xfe6a31ac>
    d1a8:	rsbsle	r3, r7, r1
    d1ac:	ldrdcc	pc, [r8], r4
    d1b0:	subsle	r2, pc, r0, lsl #22
    d1b4:			; <UNDEFINED> instruction: 0x46404639
    d1b8:	addcs	r4, ip, #36700160	; 0x2300000
    d1bc:			; <UNDEFINED> instruction: 0xff46f001
    d1c0:	stmdacs	r0, {r5, sp, lr}
    d1c4:	stmdbls	r1, {r1, r3, r5, r6, ip, lr, pc}
    d1c8:			; <UNDEFINED> instruction: 0xf0022700
    d1cc:	vpadd.i8	<illegal reg q15.5>, <illegal reg q1.5>, <illegal reg q13.5>
    d1d0:	cmnvs	r7, r9, ror #11
    d1d4:			; <UNDEFINED> instruction: 0x31a4f64d
    d1d8:	andcs	r6, r1, r7, lsr #3
    d1dc:			; <UNDEFINED> instruction: 0xf7f560a5
    d1e0:	rsbvs	lr, r0, r4, asr #26
    d1e4:	suble	r2, sp, r0, lsl #16
    d1e8:			; <UNDEFINED> instruction: 0xf64d6125
    d1ec:	andcs	r3, r1, r4, lsr #3
    d1f0:	ldc	7, cr15, [sl, #-980]!	; 0xfffffc2c
    d1f4:	stmdacs	r0, {r5, r6, r7, sp, lr}
    d1f8:	adchi	pc, ip, r0
    d1fc:			; <UNDEFINED> instruction: 0xf1044639
    d200:			; <UNDEFINED> instruction: 0xf7f50020
    d204:	ldrtmi	lr, [r9], -r0, lsl #28
    d208:	eorseq	pc, r8, r4, lsl #2
    d20c:	ldc	7, cr15, [r0, #980]!	; 0x3d4
    d210:	andcs	r2, r1, r8, lsr r1
    d214:	stc	7, cr15, [r8, #-980]!	; 0xfffffc2c
    d218:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d21c:	adchi	pc, r4, r0
    d220:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
    d224:	mrc	7, 0, APSR_nzcv, cr2, cr5, {7}
    d228:	stmdacs	r0, {r3, r5, r7, r8, sp, lr}
    d22c:	adchi	pc, r6, r0
    d230:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    d234:	teqle	pc, r0, lsl #22
    d238:	andcs	r2, r0, #67108864	; 0x4000000
    d23c:	ldrmi	r6, [r8], -fp, lsr #1
    d240:	strcs	r6, [r1], -fp, lsr #2
    d244:	strcs	r6, [r0, -sl, ror #2]
    d248:	stmdbvs	r1!, {r1, r3, r5, r6, r7, sp, lr}
    d24c:	strvs	lr, [r8, -r5, asr #19]
    d250:	blx	74926a <EXEC_NAME@@Base+0x723262>
    d254:			; <UNDEFINED> instruction: 0xf85368e3
    d258:	rsbvs	r2, sl, r1, lsr #32
    d25c:	eorpl	pc, r1, r3, asr #16
    d260:	strtmi	r9, [r0], -r0, lsl #22
    d264:	ldmdavs	fp, {r0, r1, r3, r5, r6, r9, fp, ip, pc}
    d268:			; <UNDEFINED> instruction: 0xf040429a
    d26c:	mlslt	sp, r1, r0, r8
    d270:	svchi	0x00f0e8bd
    d274:	tstcs	lr, #212, 18	; 0x350000
    d278:			; <UNDEFINED> instruction: 0x2320e9c4
    d27c:	stmib	r7, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    d280:			; <UNDEFINED> instruction: 0xe776331f
    d284:	andscs	r4, pc, #80896	; 0x13c00
    d288:	tstcs	r1, pc, asr #16
    d28c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    d290:			; <UNDEFINED> instruction: 0xf7f5681b
    d294:	stmdavs	r0!, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    d298:	blx	ff5c92aa <EXEC_NAME@@Base+0xff5a32a2>
    d29c:			; <UNDEFINED> instruction: 0xf8d42300
    d2a0:			; <UNDEFINED> instruction: 0xf8c900c4
    d2a4:			; <UNDEFINED> instruction: 0xf7ff3074
    d2a8:	strtmi	pc, [r0], -fp, lsr #27
    d2ac:	stcl	7, cr15, [r8, #-980]!	; 0xfffffc2c
    d2b0:	blx	ffccb2aa <EXEC_NAME@@Base+0xffca52a2>
    d2b4:	ldrb	r2, [r3, r0, lsl #8]
    d2b8:	ldrsbthi	pc, [r4], r4	; <UNPREDICTABLE>
    d2bc:	ldrtmi	sl, [r9], -r5, lsr #28
    d2c0:			; <UNDEFINED> instruction: 0x46404632
    d2c4:	mcr	7, 2, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    d2c8:	rsble	r3, r3, r1
    d2cc:	mcrcs	8, 0, r6, cr0, cr6, {1}
    d2d0:	blge	12819a0 <EXEC_NAME@@Base+0x125b998>
    d2d4:	addcs	r4, r8, #51380224	; 0x3100000
    d2d8:			; <UNDEFINED> instruction: 0xf7f54618
    d2dc:	bmi	f0908c <EXEC_NAME@@Base+0xee3084>
    d2e0:	subls	r4, r8, #2046820352	; 0x7a000000
    d2e4:	svc	0x00d0f7f5
    d2e8:	stmdbge	r8, {r1, r4, r5, r9, sl, lr}^
    d2ec:			; <UNDEFINED> instruction: 0xf7f54640
    d2f0:	andcc	lr, r1, r4, lsr lr
    d2f4:	movwcs	fp, #7964	; 0x1f1c
    d2f8:	sbccc	pc, r0, r4, asr #17
    d2fc:	ldmdami	r4!, {r2, r3, r4, r7, r8, ip, lr, pc}
    d300:			; <UNDEFINED> instruction: 0xf7f54478
    d304:	stmibvs	r8!, {r1, r2, r9, sl, fp, sp, lr, pc}
    d308:	ldc	7, cr15, [sl, #-980]!	; 0xfffffc2c
    d30c:			; <UNDEFINED> instruction: 0xf7f54628
    d310:	stmiavs	r0!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}^
    d314:	ldc	7, cr15, [r4, #-980]!	; 0xfffffc2c
    d318:			; <UNDEFINED> instruction: 0xf7f56860
    d31c:			; <UNDEFINED> instruction: 0xe7baed32
    d320:	eorcs	r4, r5, #40, 22	; 0xa000
    d324:	tstcs	r1, fp, lsr #16
    d328:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    d32c:			; <UNDEFINED> instruction: 0xf7f5681b
    d330:	ldr	lr, [sp, r2, lsr #28]!
    d334:	ldmpl	r3!, {r0, r1, r5, r8, r9, fp, lr}^
    d338:			; <UNDEFINED> instruction: 0xf7f5681e
    d33c:	bmi	9c8de4 <EXEC_NAME@@Base+0x9a2ddc>
    d340:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d344:	ldrtmi	r4, [r0], -r3, lsl #12
    d348:	svc	0x004af7f5
    d34c:			; <UNDEFINED> instruction: 0xf7f54628
    d350:	str	lr, [r5, r6, lsl #25]
    d354:	andscs	r4, pc, #27648	; 0x6c00
    d358:	tstcs	r1, r0, lsr #16
    d35c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    d360:			; <UNDEFINED> instruction: 0xf7f5681b
    d364:	ldrb	lr, [r7, r8, lsl #28]
    d368:	andscs	r4, pc, #22528	; 0x5800
    d36c:	tstcs	r1, ip, lsl r8
    d370:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    d374:			; <UNDEFINED> instruction: 0xf7f5681b
    d378:			; <UNDEFINED> instruction: 0xe7caedfe
    d37c:	andscs	r4, pc, #17408	; 0x4400
    d380:	tstcs	r1, r8, lsl r8
    d384:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    d388:			; <UNDEFINED> instruction: 0xf7f5681b
    d38c:			; <UNDEFINED> instruction: 0xe7bdedf4
    d390:	stcl	7, cr15, [r8, #-980]!	; 0xfffffc2c
    d394:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    d398:	ldc	7, cr15, [sl, #980]!	; 0x3d4
    d39c:	svclt	0x0000e7b3
    d3a0:	ldrdeq	r8, [r1], -r2
    d3a4:	andeq	r0, r0, ip, ror #5
    d3a8:	andeq	r9, r1, r2, ror r0
    d3ac:	andeq	r8, r1, r4, lsl #9
    d3b0:			; <UNDEFINED> instruction: 0xffffc415
    d3b4:	andeq	r9, r1, r8, lsr r0
    d3b8:	andeq	r8, r1, r4, lsl r4
    d3bc:			; <UNDEFINED> instruction: 0xffffc93d
    d3c0:	andeq	r4, r0, r2, lsr sp
    d3c4:	andeq	r0, r0, r4, lsl #6
    d3c8:	strdeq	r6, [r0], -r2
    d3cc:			; <UNDEFINED> instruction: 0xffffc259
    d3d0:	andeq	r6, r0, r4, asr #5
    d3d4:	andeq	r6, r0, lr, lsr #4
    d3d8:	andeq	r6, r0, r6, ror #3
    d3dc:	andeq	r6, r0, r2, lsr #4
    d3e0:	andeq	r6, r0, lr, lsl #4
    d3e4:	strdeq	r6, [r0], -sl
    d3e8:	andeq	r6, r0, sl, lsl #4
    d3ec:	bmi	1160104 <EXEC_NAME@@Base+0x113a0fc>
    d3f0:			; <UNDEFINED> instruction: 0xf8d0447b
    d3f4:	push	{r4, r5, r7, ip}
    d3f8:	strdlt	r4, [r4], r0	; <UNPREDICTABLE>
    d3fc:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    d400:			; <UNDEFINED> instruction: 0xf8d84606
    d404:			; <UNDEFINED> instruction: 0x93233000
    d408:			; <UNDEFINED> instruction: 0xf8d0b119
    d40c:	blcs	19714 <nf_ns_user_prefix@@Base+0x6f54>
    d410:			; <UNDEFINED> instruction: 0xf8d6d166
    d414:	blcs	1972c <nf_ns_user_prefix@@Base+0x6f6c>
    d418:			; <UNDEFINED> instruction: 0xf7fcd05f
    d41c:	smusdcs	r0, r1, ip
    d420:	addvs	r6, r7, r7, asr #32
    d424:	smlabtvs	r7, r7, r0, r6
    d428:	orrvs	r6, r7, r7, asr #2
    d42c:	andvs	r6, r6, r3, lsr r9
    d430:	blcs	277f8 <EXEC_NAME@@Base+0x17f0>
    d434:			; <UNDEFINED> instruction: 0xf850d034
    d438:	ldmdblt	r4, {r0, r1, r2, r5, lr}
    d43c:	stmdavs	r4!, {r0, r3, r4, sp, lr, pc}^
    d440:	bvs	ff8f9af8 <EXEC_NAME@@Base+0xff8d3af0>
    d444:	rscsle	r2, sl, r0, lsl #22
    d448:	stmiavs	r1!, {r9, sp}
    d44c:			; <UNDEFINED> instruction: 0xf7fc4630
    d450:			; <UNDEFINED> instruction: 0x4605fbb9
    d454:	rscsle	r2, r2, r0, lsl #16
    d458:			; <UNDEFINED> instruction: 0xf8d64601
    d45c:			; <UNDEFINED> instruction: 0xf7fd00c4
    d460:			; <UNDEFINED> instruction: 0x4628f9bb
    d464:	stc	7, cr15, [ip], {245}	; 0xf5
    d468:	stccs	8, cr6, [r0], {100}	; 0x64
    d46c:	ldmib	r6, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
    d470:	strcc	r0, [r1, -r3, lsl #6]
    d474:	ldmle	lr, {r0, r1, r3, r4, r5, r7, r9, lr}^
    d478:			; <UNDEFINED> instruction: 0x2700b193
    d47c:	eormi	pc, r7, r0, asr r8	; <UNPREDICTABLE>
    d480:	stmdavs	r5!, {r2, r3, r4, r6, r8, ip, sp, pc}^
    d484:			; <UNDEFINED> instruction: 0xf7f569a0
    d488:			; <UNDEFINED> instruction: 0x4620ec7c
    d48c:	ldcl	7, cr15, [r8], #-980	; 0xfffffc2c
    d490:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
    d494:	ldmib	r6, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    d498:	strcc	r0, [r1, -r3, lsl #6]
    d49c:	stmiale	sp!, {r0, r1, r3, r4, r5, r7, r9, lr}^
    d4a0:	stcl	7, cr15, [lr], #-980	; 0xfffffc2c
    d4a4:			; <UNDEFINED> instruction: 0xf7f56870
    d4a8:			; <UNDEFINED> instruction: 0xf106ec6c
    d4ac:			; <UNDEFINED> instruction: 0xf7f50020
    d4b0:			; <UNDEFINED> instruction: 0xf106ec42
    d4b4:			; <UNDEFINED> instruction: 0xf7f50038
    d4b8:	ldmdavs	r0!, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    d4bc:	blx	ff1494cc <EXEC_NAME@@Base+0xff1234c4>
    d4c0:			; <UNDEFINED> instruction: 0xf7f54630
    d4c4:			; <UNDEFINED> instruction: 0xf7fcec5e
    d4c8:	bls	90c06c <EXEC_NAME@@Base+0x8e6064>
    d4cc:	ldrdcc	pc, [r0], -r8
    d4d0:			; <UNDEFINED> instruction: 0xd113429a
    d4d4:	pop	{r2, r5, ip, sp, pc}
    d4d8:	ldmib	r6, {r4, r5, r6, r7, r8, pc}^
    d4dc:	strb	r0, [fp, r3, lsl #6]
    d4e0:			; <UNDEFINED> instruction: 0xf8d0466b
    d4e4:	addcs	r4, ip, #180	; 0xb4
    d4e8:	ldrmi	r2, [r8], -r0, lsl #2
    d4ec:	mcr	7, 3, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    d4f0:	strmi	r2, [r1], -r0, lsl #4
    d4f4:			; <UNDEFINED> instruction: 0xf7f54620
    d4f8:			; <UNDEFINED> instruction: 0xe78aed30
    d4fc:	ldc	7, cr15, [r2], #980	; 0x3d4
    d500:	ldrdeq	r8, [r1], -r4
    d504:	andeq	r0, r0, ip, ror #5
    d508:	ldrbmi	lr, [r0, sp, lsr #18]!
    d50c:	stcmi	0, cr11, [r7], #-520	; 0xfffffdf8
    d510:	blmi	9d5918 <EXEC_NAME@@Base+0x9af910>
    d514:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    d518:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    d51c:	ldrdcc	pc, [r0], -sl
    d520:			; <UNDEFINED> instruction: 0xf0029301
    d524:	pkhbtmi	pc, r0, r1, lsl #20	; <UNPREDICTABLE>
    d528:	blx	1d49538 <EXEC_NAME@@Base+0x1d23530>
    d52c:			; <UNDEFINED> instruction: 0xf7f54681
    d530:	cmnlt	r0, #156, 26	; 0x2700
    d534:	strbtmi	r4, [pc], -r5, lsl #12
    d538:	ldrtmi	r2, [r0], -r0, lsl #8
    d53c:	blx	e4954c <EXEC_NAME@@Base+0xe23544>
    d540:			; <UNDEFINED> instruction: 0x464ab9b0
    d544:	ldrtmi	r4, [r8], -r9, lsr #12
    d548:	andhi	pc, r0, sp, asr #17
    d54c:	blx	1a4955c <EXEC_NAME@@Base+0x1a23554>
    d550:	strmi	r1, [r4], -r3, lsl #26
    d554:	stmdacs	r0, {r0, r4, r5, r6, r7, ip, lr, pc}
    d558:	strmi	sp, [r2], -sl, lsl #26
    d55c:	ldrtmi	r9, [r0], -r0, lsl #22
    d560:			; <UNDEFINED> instruction: 0xf0024629
    d564:	ldrtmi	pc, [r0], -r9, lsl #20	; <UNPREDICTABLE>
    d568:	blx	8c9578 <EXEC_NAME@@Base+0x8a3570>
    d56c:	rscle	r2, r8, r0, lsl #16
    d570:			; <UNDEFINED> instruction: 0xf7f54628
    d574:	ldrtmi	lr, [r0], -r6, lsl #24
    d578:	blx	449588 <EXEC_NAME@@Base+0x423580>
    d57c:	bls	53504 <EXEC_NAME@@Base+0x2d4fc>
    d580:	ldrdcc	pc, [r0], -sl
    d584:			; <UNDEFINED> instruction: 0xd10e429a
    d588:	pop	{r1, ip, sp, pc}
    d58c:	blmi	26f554 <EXEC_NAME@@Base+0x24954c>
    d590:	stmdami	r9, {r0, r2, r5, r9, sp}
    d594:	stmiapl	r3!, {r0, r8, sp}^
    d598:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d59c:	stcl	7, cr15, [sl], #980	; 0x3d4
    d5a0:	rscscc	pc, pc, pc, asr #32
    d5a4:			; <UNDEFINED> instruction: 0xf7f5e7eb
    d5a8:	svclt	0x0000ec5e
    d5ac:	andeq	r8, r1, lr, lsr #15
    d5b0:	andeq	r0, r0, ip, ror #5
    d5b4:	andeq	r0, r0, r4, lsl #6
    d5b8:	andeq	r6, r0, r8, asr r1
    d5bc:	andeq	r0, r0, r0
    d5c0:	blvc	7c8c0c <EXEC_NAME@@Base+0x7a2c04>
    d5c4:	push	{r8, r9, sp}
    d5c8:	ldc	3, cr0, [pc, #960]	; d990 <ntfs_check_empty_dir@plt+0xa4e4>
    d5cc:	ldmib	r1, {r0, r3, r4, r6, r8, r9, fp, sp, lr}^
    d5d0:	sbcvs	r4, r3, r0, lsl #4
    d5d4:	blvc	ff1c90ac <EXEC_NAME@@Base+0xff1a30a4>
    d5d8:	stmib	r0, {r2, sp, lr}^
    d5dc:	cdp	2, 15, cr3, cr1, cr1, {0}
    d5e0:	vpmin.u8	d15, d0, d0
    d5e4:	mrc	0, 5, r8, cr5, cr14, {4}
    d5e8:	vsqrt.f64	d23, d0
    d5ec:	ldrbtle	pc, [ip], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    d5f0:	blvs	ff2090e8 <EXEC_NAME@@Base+0xff1e30e0>
    d5f4:	stfs	f6, [r0, #268]	; 0x10c
    d5f8:	ldrbtle	r6, [sl], #-2564	; 0xfffff5fc
    d5fc:	blvs	11c90e4 <EXEC_NAME@@Base+0x11a30dc>
    d600:	blvc	11c8ee4 <EXEC_NAME@@Base+0x11a2edc>
    d604:	blvc	ff0490e0 <EXEC_NAME@@Base+0xff0230d8>
    d608:	blx	4491d4 <EXEC_NAME@@Base+0x4231cc>
    d60c:	cfldrs	mvf13, [pc, #452]	; d7d8 <ntfs_check_empty_dir@plt+0xa32c>
    d610:	vcmp.f64	d6, d10
    d614:	vsqrt.f64	d23, d6
    d618:	ble	1e0be60 <EXEC_NAME@@Base+0x1de5e58>
    d61c:	blvs	1248ca0 <EXEC_NAME@@Base+0x1222c98>
    d620:	blvc	1c8ec4 <EXEC_NAME@@Base+0x1a2ebc>
    d624:	blvc	ff20921c <EXEC_NAME@@Base+0xff1e3214>
    d628:	bcc	fe448e8c <EXEC_NAME@@Base+0xfe422e84>
    d62c:	blvc	748c78 <EXEC_NAME@@Base+0x722c70>
    d630:	lfm	f6, 4, [pc, #12]	; d644 <ntfs_check_empty_dir@plt+0xa198>
    d634:	vmov.u16	r6, d4[2]
    d638:	vsqrt.f64	d23, d6
    d63c:			; <UNDEFINED> instruction: 0xdc6afa10
    d640:	blvc	ff04911c <EXEC_NAME@@Base+0xff023114>
    d644:	blx	449210 <EXEC_NAME@@Base+0x423208>
    d648:	mrc	4, 5, sp, cr12, cr5, {2}
    d64c:			; <UNDEFINED> instruction: 0xf04f6bc7
    d650:	bicvs	r0, r3, r0, lsl #6
    d654:	bvs	1c8c5c <EXEC_NAME@@Base+0x1a2c54>
    d658:	mrc	4, 5, sp, cr8, cr1, {2}
    d65c:	vsub.f64	d6, d7, d6
    d660:	vcmp.f64	d7, #0.0
    d664:	vsqrt.f64	d23, d0
    d668:	strble	pc, [r8], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    d66c:	blvs	cc8cf0 <EXEC_NAME@@Base+0xca2ce8>
    d670:	blvc	ff1c9148 <EXEC_NAME@@Base+0xff1a3140>
    d674:	blx	449240 <EXEC_NAME@@Base+0x423238>
    d678:	vldr	s26, [pc, #268]	; d78c <ntfs_check_empty_dir@plt+0xa2e0>
    d67c:	vmov.16	d7[2], r6
    d680:	vmov.f64	d23, #198	; 0xbe300000 -0.1718750
    d684:	vnmla.f64	d7, d23, d7
    d688:	ldmib	r1, {r4, r7, r9, fp, ip, sp}^
    d68c:	cfstr32vs	mvfx4, [sl, #-104]	; 0xffffff98
    d690:	stmibvs	pc, {r1, r2, r3, r7, r8, fp, sp, lr}^	; <UNPREDICTABLE>
    d694:	strmi	lr, [sl, #-2496]	; 0xfffff640
    d698:	strpl	lr, [r8], #-2513	; 0xfffff62f
    d69c:	bvs	fe3a6fbc <EXEC_NAME@@Base+0xfe380fb4>
    d6a0:	stclvs	6, cr6, [pc, #-540]	; d48c <ntfs_check_empty_dir@plt+0x9fe0>
    d6a4:	stclvs	6, cr6, [sp, #788]	; 0x314
    d6a8:	ldmib	r1, {r2, r8, r9, sl, sp, lr}^
    d6ac:	strbvs	r8, [r5, #2322]	; 0x912
    d6b0:	strmi	lr, [lr, #-2513]	; 0xfffff62f
    d6b4:	ldrbne	r6, [r3, r3, asr #4]
    d6b8:	cdpvs	7, 4, cr6, cr14, cr6, {2}
    d6bc:	strmi	lr, [ip, #-2496]	; 0xfffff640
    d6c0:	tstcs	r0, #192, 18	; 0x300000
    d6c4:	cdpvs	13, 0, cr6, cr10, cr12, {4}
    d6c8:	stmdbhi	lr, {r6, r7, r8, fp, sp, lr, pc}
    d6cc:	strvs	r1, [r7, #2021]	; 0x7e5
    d6d0:	ldrmi	lr, [r2, #-2496]	; 0xfffff640
    d6d4:	strcs	r1, [r0], #-2003	; 0xfffff82d
    d6d8:	stmib	r0, {r8, sl, sp}^
    d6dc:			; <UNDEFINED> instruction: 0x66062314
    d6e0:	ldrmi	lr, [lr, #-2496]	; 0xfffff640
    d6e4:	mvnseq	lr, #12386304	; 0xbd0000
    d6e8:	andcs	r4, r0, #112, 14	; 0x1c00000
    d6ec:	stmib	r0, {r8, r9, sp}^
    d6f0:	movwcs	r2, #772	; 0x304
    d6f4:	andcs	lr, r0, #40370176	; 0x2680000
    d6f8:	stmib	r0, {r8, r9, sp}^
    d6fc:	movwcs	r2, #774	; 0x306
    d700:			; <UNDEFINED> instruction: 0xf64ce7c3
    d704:			; <UNDEFINED> instruction: 0xf6c313ff
    d708:			; <UNDEFINED> instruction: 0xe7be339a
    d70c:	mvnsne	pc, #76, 12	; 0x4c00000
    d710:	orrscc	pc, sl, #204472320	; 0xc300000
    d714:			; <UNDEFINED> instruction: 0xf04fe78a
    d718:	movwcs	r3, #767	; 0x2ff
    d71c:	movwcs	lr, #27072	; 0x69c0
    d720:			; <UNDEFINED> instruction: 0xf04fe79d
    d724:	movwcs	r3, #767	; 0x2ff
    d728:	movwcs	lr, #18880	; 0x49c0
    d72c:	svclt	0x0000e768
    d730:			; <UNDEFINED> instruction: 0xffe00000
    d734:	strdmi	pc, [pc, #255]	; d83b <ntfs_check_empty_dir@plt+0xa38f>
    d738:			; <UNDEFINED> instruction: 0xff768fa1
    d73c:	svccc	0x00efffff
    d740:	andeq	r0, r0, r0
    d744:	bicmi	ip, sp, r5, ror #26
    d748:	eorcs	fp, r0, #248, 10	; 0x3e000000
    d74c:	strmi	r4, [r8], -r4, lsl #12
    d750:			; <UNDEFINED> instruction: 0xf06f2100
    d754:			; <UNDEFINED> instruction: 0xf7f54700
    d758:	stmdbvs	r2!, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    d75c:			; <UNDEFINED> instruction: 0xf04f6825
    d760:			; <UNDEFINED> instruction: 0xf8d436ff
    d764:			; <UNDEFINED> instruction: 0xf04fc004
    d768:	strmi	r0, [r3], -r0, lsl #28
    d76c:	ldrdeq	lr, [r2, -r4]
    d770:	adcsmi	r8, r9, #26
    d774:	and	pc, r2, r3, lsr #17
    d778:	adcsmi	fp, r0, #8, 30
    d77c:			; <UNDEFINED> instruction: 0x5c02e9c3
    d780:	mcrrne	0, 0, sp, r2, cr10
    d784:	bl	1067d0c <EXEC_NAME@@Base+0x1041d04>
    d788:	blne	148dbc8 <EXEC_NAME@@Base+0x1467bc0>
    d78c:	tsteq	ip, r1, ror #22
    d790:	smlabtcs	r4, r3, r9, lr
    d794:	ldflte	f6, [r8, #608]!	; 0x260
    d798:	andcs	r6, r0, #96, 18	; 0x180000
    d79c:	stmib	r3, {r0, r4, r9, sl, lr}^
    d7a0:	orrsvs	r2, r8, r4, lsl #2
    d7a4:	svclt	0x0000bdf8
    d7a8:			; <UNDEFINED> instruction: 0x4605b570
    d7ac:	blvs	54b908 <EXEC_NAME@@Base+0x525900>
    d7b0:			; <UNDEFINED> instruction: 0xf5064604
    d7b4:	strtmi	r7, [r8], -r8, ror #13
    d7b8:	bl	4b794 <EXEC_NAME@@Base+0x2578c>
    d7bc:	strtmi	r2, [r8], -r0, lsl #6
    d7c0:	tstcc	r2, #196, 18	; 0x310000
    d7c4:	b	12cb7a0 <EXEC_NAME@@Base+0x12a5798>
    d7c8:			; <UNDEFINED> instruction: 0xf7f54630
    d7cc:	ldmib	r4, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    d7d0:			; <UNDEFINED> instruction: 0x46303214
    d7d4:	vmlacc.f16	s12, s2, s13	; <UNPREDICTABLE>
    d7d8:	ldrbvs	r6, [sl, #-1299]	; 0xfffffaed
    d7dc:			; <UNDEFINED> instruction: 0xf7f56126
    d7e0:	tstlt	r6, lr, lsr sl
    d7e4:			; <UNDEFINED> instruction: 0x4628bd70
    d7e8:	b	fe94b7c4 <EXEC_NAME@@Base+0xfe9257bc>
    d7ec:	pop	{r5, r9, sl, lr}
    d7f0:			; <UNDEFINED> instruction: 0xf7f54070
    d7f4:	svclt	0x0000bac3
    d7f8:	svcmi	0x00f0e92d
    d7fc:			; <UNDEFINED> instruction: 0xf8df460e
    d800:	ldrmi	r8, [r7], -r4, asr #1
    d804:			; <UNDEFINED> instruction: 0x461c4930
    d808:	vqshl.s8	q2, q12, q11
    d80c:	addlt	r3, pc, r7, ror #7
    d810:	svcvc	0x007af5b3
    d814:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    d818:			; <UNDEFINED> instruction: 0xf8d94605
    d81c:	andls	r2, sp, #0
    d820:	ldmib	r5, {r0, r1, r3, r5, r9, ip, lr, pc}^
    d824:			; <UNDEFINED> instruction: 0xf04fab02
    d828:	andcs	r0, r0, #16, 24	; 0x1000
    d82c:	blge	21f114 <EXEC_NAME@@Base+0x1f910c>
    d830:	eorsvs	r4, fp, r1, ror #12
    d834:			; <UNDEFINED> instruction: 0x96094613
    d838:	blge	2c7f74 <EXEC_NAME@@Base+0x2a1f6c>
    d83c:	svcgt	0x0004f840
    d840:			; <UNDEFINED> instruction: 0xf850e001
    d844:	movwcc	r1, #4147	; 0x1033
    d848:	addsmi	r4, ip, #167772160	; 0xa000000
    d84c:	stmdavs	r9!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    d850:	stmdavs	sl, {r3, r9, ip, pc}
    d854:			; <UNDEFINED> instruction: 0x461ab9f2
    d858:	blvs	ffa1f144 <EXEC_NAME@@Base+0xff9f913c>
    d85c:			; <UNDEFINED> instruction: 0xf8e4f002
    d860:	strtmi	r4, [r8], -r4, lsl #12
    d864:			; <UNDEFINED> instruction: 0xffa0f7ff
    d868:			; <UNDEFINED> instruction: 0xf8d99a0d
    d86c:	strtmi	r3, [r0], -r0
    d870:			; <UNDEFINED> instruction: 0xd125429a
    d874:	pop	{r0, r1, r2, r3, ip, sp, pc}
    d878:	ldmdami	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d87c:	bmi	51f150 <EXEC_NAME@@Base+0x4f9148>
    d880:			; <UNDEFINED> instruction: 0xf06f2101
    d884:			; <UNDEFINED> instruction: 0xf8580621
    d888:	ldrbtmi	r0, [sl], #-0
    d88c:			; <UNDEFINED> instruction: 0xf7f56800
    d890:	strb	lr, [r6, r8, lsr #25]
    d894:	rsbsmi	r4, r0, #53248	; 0xd000
    d898:			; <UNDEFINED> instruction: 0xf8589307
    d89c:	ldmdavs	r4, {r1, sp}
    d8a0:	bl	ffd4b87c <EXEC_NAME@@Base+0xffd25874>
    d8a4:	tstcs	r1, r8, lsl #20
    d8a8:	stmib	sp, {r1, r9, sl, ip, pc}^
    d8ac:	andls	sl, r4, #0, 22
    d8b0:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    d8b4:	strtmi	r9, [r0], -r3
    d8b8:	ldc	7, cr15, [r2], {245}	; 0xf5
    d8bc:	strb	r9, [sl, r7, lsl #22]
    d8c0:	b	ff44b89c <EXEC_NAME@@Base+0xff425894>
    d8c4:			; <UNDEFINED> instruction: 0x000184bc
    d8c8:	andeq	r0, r0, ip, ror #5
    d8cc:	andeq	r0, r0, r4, lsl #6
    d8d0:	andeq	r5, r0, lr, lsl #29
    d8d4:	andeq	r5, r0, r2, lsl #29
    d8d8:	bmi	42051c <EXEC_NAME@@Base+0x3fa514>
    d8dc:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    d8e0:	ldmpl	ip, {r0, r2, r9, sl, lr}
    d8e4:	stmdavs	r9!, {r0, r1, r2, r7, ip, sp, pc}
    d8e8:	stmdavs	r2!, {r0, sp}
    d8ec:			; <UNDEFINED> instruction: 0xf8c168cb
    d8f0:	andls	r0, r5, #232, 2	; 0x3a
    d8f4:			; <UNDEFINED> instruction: 0xf8d1b113
    d8f8:			; <UNDEFINED> instruction: 0x47980098
    d8fc:	bge	56508 <EXEC_NAME@@Base+0x30500>
    d900:	tstcs	r0, r8, lsr #12
    d904:			; <UNDEFINED> instruction: 0xff78f7ff
    d908:	stmdavs	r3!, {r0, r2, r9, fp, ip, pc}
    d90c:			; <UNDEFINED> instruction: 0xd101429a
    d910:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    d914:	b	fe9cb8f0 <EXEC_NAME@@Base+0xfe9a58e8>
    d918:	andeq	r8, r1, r8, ror #7
    d91c:	andeq	r0, r0, ip, ror #5
    d920:			; <UNDEFINED> instruction: 0x3094f8d0
    d924:			; <UNDEFINED> instruction: 0x4604b510
    d928:			; <UNDEFINED> instruction: 0xf8d0b13b
    d92c:	stmdblt	r3!, {r3, r5, r6, r7, r8, ip, sp}
    d930:	tstlt	r3, r3, asr #17
    d934:			; <UNDEFINED> instruction: 0x0098f8d0
    d938:			; <UNDEFINED> instruction: 0xf5044798
    d93c:			; <UNDEFINED> instruction: 0xf7f570e8
    d940:			; <UNDEFINED> instruction: 0x4620e9fa
    d944:			; <UNDEFINED> instruction: 0x4010e8bd
    d948:	blt	64b924 <EXEC_NAME@@Base+0x62591c>
    d94c:	ldrlt	r4, [r0, #-2069]	; 0xfffff7eb
    d950:	cfldrsmi	mvf4, [r5], {120}	; 0x78
    d954:	stmdbpl	r0, {r1, r7, ip, sp, pc}
    d958:	cmplt	sl, r0, lsl #16
    d95c:	andsle	r2, r4, r1, lsl #20
    d960:			; <UNDEFINED> instruction: 0x460b4a12
    d964:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d968:	ldc	7, cr15, [sl], #-980	; 0xfffffc2c
    d96c:	rscscc	pc, pc, pc, asr #32
    d970:	ldclt	0, cr11, [r0, #-8]
    d974:	stmdami	lr, {r0, r1, r9, sl, lr}
    d978:	smlattcs	r1, r8, r2, r2
    d97c:			; <UNDEFINED> instruction: 0xf7f54478
    d980:			; <UNDEFINED> instruction: 0xf04feafa
    d984:	strdlt	r3, [r2], -pc	; <UNPREDICTABLE>
    d988:			; <UNDEFINED> instruction: 0x4611bd10
    d98c:	andls	r2, r0, #536870913	; 0x20000001
    d990:	bmi	2165b4 <EXEC_NAME@@Base+0x1f05ac>
    d994:			; <UNDEFINED> instruction: 0xf7f5447a
    d998:			; <UNDEFINED> instruction: 0xf04fec24
    d99c:	strdlt	r3, [r2], -pc	; <UNPREDICTABLE>
    d9a0:	svclt	0x0000bd10
    d9a4:	andeq	r8, r1, r4, ror r3
    d9a8:	andeq	r0, r0, r4, lsl #6
    d9ac:	andeq	r5, r0, r6, lsl pc
    d9b0:	andeq	r5, r0, r8, ror #27
    d9b4:			; <UNDEFINED> instruction: 0x00005ebc
    d9b8:	mvnsmi	lr, #737280	; 0xb4000
    d9bc:	stmdavs	r5, {r1, r2, r4, r9, sl, lr}
    d9c0:	ldmib	r2, {r0, r1, r7, ip, sp, pc}^
    d9c4:	strmi	r8, [r4], -r0, lsl #18
    d9c8:	stmdavs	sl!, {r0, r2, r6, r8, r9, fp, lr}
    d9cc:	bcs	1ebc0 <nf_ns_user_prefix@@Base+0xc400>
    d9d0:			; <UNDEFINED> instruction: 0xf505d172
    d9d4:	stmib	r4, {r3, r5, r6, r7, r9, sl, ip, sp, lr}^
    d9d8:			; <UNDEFINED> instruction: 0x46308912
    d9dc:	stmib	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d9e0:	ldrsbvc	pc, [r0, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    d9e4:	cfldr32vc	mvfx15, [r0], {5}
    d9e8:	andsle	r4, r1, r7, ror #10
    d9ec:			; <UNDEFINED> instruction: 0x0112e9d4
    d9f0:	movwcs	lr, #10711	; 0x29d7
    d9f4:	svclt	0x00084299
    d9f8:			; <UNDEFINED> instruction: 0xd1064290
    d9fc:	ldmib	r7, {r0, r2, r3, r5, sp, lr, pc}^
    da00:	addmi	r2, fp, #134217728	; 0x8000000
    da04:	addmi	fp, r2, #8, 30
    da08:	ldcvs	0, cr13, [pc, #-156]!	; d974 <ntfs_check_empty_dir@plt+0xa4c8>
    da0c:	mvnsle	r4, r7, ror #10
    da10:	ldrdvc	pc, [r8, #133]	; 0x85
    da14:	adcsvc	pc, ip, #20971520	; 0x1400000
    da18:	mulsle	r1, r7, r2
    da1c:			; <UNDEFINED> instruction: 0x0112e9d4
    da20:	ldmdbhi	r2, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    da24:	svclt	0x00084549
    da28:	tstle	r6, r0, asr #10
    da2c:	ldmib	r7, {r0, r1, r2, r4, r5, sp, lr, pc}^
    da30:	strmi	r8, [r9, #2322]	; 0x912
    da34:	strmi	fp, [r0, #3848]	; 0xf08
    da38:	ldcvs	0, cr13, [pc, #-196]!	; d97c <ntfs_check_empty_dir@plt+0xa4d0>
    da3c:			; <UNDEFINED> instruction: 0xd1f64297
    da40:	ldrdcc	pc, [ip, #133]	; 0x85
    da44:	stmib	r4, {r4, r5, r9, sl, lr}^
    da48:	ldrvs	r2, [ip, #-788]	; 0xfffffcec
    da4c:	bicmi	pc, ip, r5, asr #17
    da50:	pop	{r0, r1, ip, sp, pc}
    da54:			; <UNDEFINED> instruction: 0xf7f543f0
    da58:	ldmdbvs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, pc}
    da5c:	ldreq	pc, [r4, #-263]	; 0xfffffef9
    da60:	movwcc	r4, #5680	; 0x1630
    da64:			; <UNDEFINED> instruction: 0xf7f5613b
    da68:			; <UNDEFINED> instruction: 0x4628e8fa
    da6c:	stmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da70:			; <UNDEFINED> instruction: 0xf7f54630
    da74:	movwcs	lr, #6564	; 0x19a4
    da78:	ldrtvs	r4, [fp], #-1584	; 0xfffff9d0
    da7c:	stmia	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da80:			; <UNDEFINED> instruction: 0xb1136cbb
    da84:			; <UNDEFINED> instruction: 0x46386cf9
    da88:			; <UNDEFINED> instruction: 0x46284798
    da8c:	stmia	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da90:			; <UNDEFINED> instruction: 0xf7f54630
    da94:	ldmdbvs	fp!, {r2, r4, r7, r8, fp, sp, lr, pc}
    da98:	teqvs	fp, r1, lsl #22
    da9c:			; <UNDEFINED> instruction: 0xf104b1cb
    daa0:			; <UNDEFINED> instruction: 0xf7f50014
    daa4:	strtmi	lr, [r0], -r8, asr #18
    daa8:	stmdb	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    daac:	andlt	r4, r3, r0, lsr r6
    dab0:	mvnsmi	lr, #12386304	; 0xbd0000
    dab4:	ldmlt	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dab8:	tstcs	r1, sl, lsl #16
    dabc:	ldmdapl	fp, {r1, r3, r9, fp, lr}
    dac0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    dac4:	ldmdavs	r8, {r8, fp, pc}
    dac8:	bl	fe2cbaa4 <EXEC_NAME@@Base+0xfe2a5a9c>
    dacc:	stmdbhi	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    dad0:			; <UNDEFINED> instruction: 0x4628e77f
    dad4:	stmdb	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dad8:			; <UNDEFINED> instruction: 0xf7f54638
    dadc:			; <UNDEFINED> instruction: 0xe7dee952
    dae0:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    dae4:	andeq	r0, r0, r4, lsl #6
    dae8:	ldrdeq	r5, [r0], -r8
    daec:			; <UNDEFINED> instruction: 0xf020301f
    daf0:	ldrbmi	r0, [r0, -r7]!
    daf4:	svcmi	0x00f8e92d
    daf8:	strmi	r4, [r8], -r4, lsl #12
    dafc:			; <UNDEFINED> instruction: 0x460e4693
    db00:	b	ffdcbadc <EXEC_NAME@@Base+0xffda5ad4>
    db04:			; <UNDEFINED> instruction: 0xf7ff4605
    db08:	shsub8mi	pc, r1, r1	; <UNPREDICTABLE>
    db0c:			; <UNDEFINED> instruction: 0x670ae9dd
    db10:	ldmdbhi	r8, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    db14:			; <UNDEFINED> instruction: 0xf8db462a
    db18:			; <UNDEFINED> instruction: 0xf1053010
    db1c:	stmib	r4, {r3, r4, r8, r9, fp}^
    db20:	vabdl.u8	q11, d3, d2
    db24:	stmib	r4, {r0, r1, r8, r9, ip, sp}^
    db28:	stmib	r4, {r8, fp, pc}^
    db2c:	bl	fe822744 <EXEC_NAME@@Base+0xfe7fc73c>
    db30:	strmi	r0, [r2], fp, lsl #12
    db34:	andseq	pc, r8, r4, lsl #2
    db38:	bl	11cbb14 <EXEC_NAME@@Base+0x11a5b0c>
    db3c:	bl	13bfbc <EXEC_NAME@@Base+0x115fb4>
    db40:	pop	{r1, r3}
    db44:	shsub8mi	r8, r2, r8
    db48:	andeq	lr, fp, r4, lsl #22
    db4c:			; <UNDEFINED> instruction: 0xf7f52100
    db50:	bl	148818 <EXEC_NAME@@Base+0x122810>
    db54:	pop	{r1, r3}
    db58:	svclt	0x00008ff8
    db5c:	mvnsmi	lr, sp, lsr #18
    db60:	addlt	r4, r2, r8, lsl r6
    db64:	ldrmi	r4, [r0], lr, lsl #12
    db68:			; <UNDEFINED> instruction: 0xf7f5461f
    db6c:			; <UNDEFINED> instruction: 0xf7ffeac2
    db70:	strbmi	pc, [r0, #-4029]	; 0xfffff043	; <UNPREDICTABLE>
    db74:	svclt	0x008c4605
    db78:	strcs	r2, [r1], #-1024	; 0xfffffc00
    db7c:	svclt	0x00082e00
    db80:	ldmdblt	ip, {sl, sp}
    db84:	andlt	r4, r2, r8, lsr #12
    db88:	ldrhhi	lr, [r0, #141]!	; 0x8d
    db8c:	strcc	lr, [sl], #-2525	; 0xfffff623
    db90:			; <UNDEFINED> instruction: 0x46304639
    db94:	stmib	sp, {r3, r9, fp, ip, pc}^
    db98:			; <UNDEFINED> instruction: 0xf7ff3400
    db9c:	strtmi	pc, [r8], -fp, lsr #31
    dba0:	pop	{r1, ip, sp, pc}
    dba4:	svclt	0x000081f0
    dba8:	addlt	fp, r7, r0, lsr r5
    dbac:	movwcs	r4, #7177	; 0x1c09
    dbb0:	bge	60fdc <EXEC_NAME@@Base+0x3afd4>
    dbb4:	submi	r4, r9, #124, 8	; 0x7c000000
    dbb8:	stmdavs	r5!, {r2, r5, r6, r8, fp, ip, lr}
    dbbc:			; <UNDEFINED> instruction: 0xf7ff9505
    dbc0:	bls	18d434 <EXEC_NAME@@Base+0x16742c>
    dbc4:	addsmi	r6, sl, #2293760	; 0x230000
    dbc8:	andlt	sp, r7, r1, lsl #2
    dbcc:			; <UNDEFINED> instruction: 0xf7f5bd30
    dbd0:	svclt	0x0000e94a
    dbd4:	andeq	r8, r1, r0, lsl r1
    dbd8:	andeq	r0, r0, ip, ror #5
    dbdc:	svcmi	0x00f0e92d
    dbe0:	stmdavs	r1, {r2, r3, r9, sl, lr}
    dbe4:	cdpmi	0, 8, cr11, cr3, cr7, {4}
    dbe8:	ldrmi	r4, [pc], -r5, lsl #12
    dbec:	mvnslt	r4, lr, ror r4
    dbf0:			; <UNDEFINED> instruction: 0xf8d44b81
    dbf4:	ldmib	r4, {r2, lr, pc}^
    dbf8:	ldmpl	r3!, {r1, r8, fp, pc}^
    dbfc:	svceq	0x0027f1bc
    dc00:	vtst.8	d6, d0, d8
    dc04:	blmi	1f6de8c <EXEC_NAME@@Base+0x1f47e84>
    dc08:	bl	dedfc <EXEC_NAME@@Base+0xb8df4>
    dc0c:	ldmdavs	fp, {r2, r3, r6, r7, r8, r9}^
    dc10:			; <UNDEFINED> instruction: 0xf0002b00
    dc14:	stmdbvs	r1!, {r0, r2, r4, r5, r7, pc}
    dc18:			; <UNDEFINED> instruction: 0x3c02e9cd
    dc1c:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    dc20:	andne	lr, r4, #3358720	; 0x334000
    dc24:	bmi	1d96030 <EXEC_NAME@@Base+0x1d70028>
    dc28:			; <UNDEFINED> instruction: 0xf7f5447a
    dc2c:	ldrsbcs	lr, [r8, #-170]	; 0xffffff56
    dc30:			; <UNDEFINED> instruction: 0xf7f52001
    dc34:	pkhbtmi	lr, r0, sl, lsl #16
    dc38:			; <UNDEFINED> instruction: 0xf0002800
    dc3c:	ldmib	r4, {r0, r2, r4, r7, pc}^
    dc40:	andvs	r2, r5, r2, lsl #6
    dc44:	stmibvs	r1!, {r0, r1, r2, r6, r7, r8, r9, sp, lr}
    dc48:	stmib	r8, {r5, r6, r7, r8, fp, sp, lr}^
    dc4c:	movwcs	r2, #4866	; 0x1302
    dc50:	stmib	r8, {r1, r5, r9, fp, sp, lr}^
    dc54:	tstcs	r0, fp
    dc58:	andscc	pc, r0, r8, asr #17
    dc5c:	andseq	pc, r4, r8, lsl #2
    dc60:	ldmdahi	r4, {r3, r6, r7, r8, fp, sp, lr, pc}
    dc64:	eorscs	pc, r4, r8, asr #17
    dc68:	stmia	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc6c:			; <UNDEFINED> instruction: 0x3094f8d5
    dc70:	cmple	r5, r0, lsl #22
    dc74:	blcs	6a7e08 <EXEC_NAME@@Base+0x681e00>
    dc78:			; <UNDEFINED> instruction: 0x4640bf1c
    dc7c:	cmple	sp, r5, lsl #2
    dc80:			; <UNDEFINED> instruction: 0xb12a686a
    dc84:	ldrbtmi	r4, [sl], #-2655	; 0xfffff5a1
    dc88:	eorscc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    dc8c:	subsle	r2, r3, r0, lsl #22
    dc90:	bvc	ffa4b0ac <EXEC_NAME@@Base+0xffa250a4>
    dc94:	blvc	fe44b0b0 <EXEC_NAME@@Base+0xfe4250a8>
    dc98:			; <UNDEFINED> instruction: 0xf7f54650
    dc9c:			; <UNDEFINED> instruction: 0xf8d5e890
    dca0:			; <UNDEFINED> instruction: 0xf50591c8
    dca4:	strmi	r7, [r9, #444]	; 0x1bc
    dca8:	addshi	pc, r2, r0
    dcac:			; <UNDEFINED> instruction: 0x6702e9d8
    dcb0:	ldmib	r9, {r3, r6, r9, sl, lr}^
    dcb4:	addsmi	r2, pc, #1207959552	; 0x48000000
    dcb8:	addsmi	fp, r6, #8, 30
    dcbc:	rsb	sp, r2, r6, lsl #2
    dcc0:	tstcs	r2, #208, 18	; 0x340000
    dcc4:	svclt	0x000842bb
    dcc8:	ldrhle	r4, [ip], #-34	; 0xffffffde
    dccc:	addmi	r6, r8, #0, 26
    dcd0:			; <UNDEFINED> instruction: 0xf8d9d1f6
    dcd4:			; <UNDEFINED> instruction: 0x46502054
    dcd8:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    dcdc:	ldrbvs	r6, [sl, #-1299]	; 0xfffffaed
    dce0:	subsls	pc, r4, r9, asr #17
    dce4:	ldrsbcc	pc, [r4, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    dce8:	subsls	pc, r0, r9, asr #17
    dcec:	tstlt	r4, #200, 18	; 0x320000
    dcf0:	subshi	pc, r0, r3, asr #17
    dcf4:	cmnhi	r4, r5, asr #17	; <UNPREDICTABLE>
    dcf8:	svc	0x00b0f7f4
    dcfc:	tstcs	fp, r8, asr #12
    dd00:			; <UNDEFINED> instruction: 0xff52f7ff
    dd04:	stmdavs	r2!, {r6, r8, r9, fp, lr}^
    dd08:			; <UNDEFINED> instruction: 0xf853447b
    dd0c:			; <UNDEFINED> instruction: 0x46406032
    dd10:	eoreq	pc, r8, #4, 2
    dd14:	ldrtmi	r6, [r3], -r1, lsr #18
    dd18:	pop	{r0, r1, r2, ip, sp, pc}
    dd1c:			; <UNDEFINED> instruction: 0x47184ff0
    dd20:	stmdavs	r3!, {r1, r3, r5, r6, fp, sp, lr}^
    dd24:	stmibvs	r2!, {r1, r4, r5, r8, ip, sp, pc}
    dd28:			; <UNDEFINED> instruction: 0x109cf8d5
    dd2c:	svclt	0x00184291
    dd30:	tstle	fp, r0, lsl #20
    dd34:	stmdble	lr, {r0, r1, r2, r5, r8, r9, fp, sp}
    dd38:			; <UNDEFINED> instruction: 0x21264640
    dd3c:	pop	{r0, r1, r2, ip, sp, pc}
    dd40:			; <UNDEFINED> instruction: 0xf7ff4ff0
    dd44:	blmi	c7da10 <EXEC_NAME@@Base+0xc57a08>
    dd48:			; <UNDEFINED> instruction: 0xe764447b
    dd4c:	ldmdble	r6!, {r1, r2, r3, r4, r8, r9, fp, sp}
    dd50:	tstcs	sp, r0, asr #12
    dd54:	bmi	bc7d24 <EXEC_NAME@@Base+0xba1d1c>
    dd58:			; <UNDEFINED> instruction: 0xf852447a
    dd5c:	mcrcs	0, 0, r6, cr0, cr3, {1}
    dd60:	blcs	942110 <EXEC_NAME@@Base+0x91c108>
    dd64:			; <UNDEFINED> instruction: 0xe793d0d3
    dd68:	eorcs	r4, r1, #35840	; 0x8c00
    dd6c:	tstcs	r1, r9, lsr #16
    dd70:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    dd74:	andlt	r6, r7, fp, lsl r8
    dd78:	svcmi	0x00f0e8bd
    dd7c:	ldmlt	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd80:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    dd84:	stclvs	7, cr14, [r2, #-284]	; 0xfffffee4
    dd88:	stfvss	f2, [r3, #-4]
    dd8c:	subne	pc, r0, r8, asr #17
    dd90:	ldrbvs	r6, [sl, #-1299]	; 0xfffffaed
    dd94:	svc	0x00f4f7f4
    dd98:	ldrsbcc	pc, [r4, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    dd9c:	subslt	pc, r0, r8, asr #17
    dda0:			; <UNDEFINED> instruction: 0xf8c84650
    dda4:			; <UNDEFINED> instruction: 0xf8c33054
    dda8:			; <UNDEFINED> instruction: 0xf8c58050
    ddac:			; <UNDEFINED> instruction: 0xf7f48174
    ddb0:	blmi	6c9b10 <EXEC_NAME@@Base+0x6a3b08>
    ddb4:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    ddb8:	eorsvs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    ddbc:	vst1.32	{d30}, [pc :128], r7
    ddc0:	vsubl.s8	q10, d7, d0
    ddc4:	sbcsmi	r4, sl, r5, lsl r2
    ddc8:			; <UNDEFINED> instruction: 0xf53f07d2
    ddcc:	sbfx	sl, fp, #30, #32
    ddd0:	ldrsbcc	pc, [r4, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    ddd4:	stmib	r8, {r4, r6, r9, sl, lr}^
    ddd8:			; <UNDEFINED> instruction: 0xf8c3b314
    dddc:			; <UNDEFINED> instruction: 0xf8c58050
    dde0:			; <UNDEFINED> instruction: 0xf7f48174
    dde4:	blmi	3c9adc <EXEC_NAME@@Base+0x3a3ad4>
    dde8:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    ddec:	eorsvs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    ddf0:	svclt	0x0000e78d
    ddf4:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    ddf8:	andeq	r0, r0, r4, lsl #6
    ddfc:	andeq	r7, r1, r4, asr #22
    de00:	andeq	r5, r0, r8, lsl #25
    de04:	andeq	r7, r1, r6, asr #21
    de08:	andeq	r7, r1, r4, asr #20
    de0c:	andeq	r5, r0, r4, ror #22
    de10:	strdeq	r7, [r1], -r4
    de14:	andeq	r5, r0, sl, ror fp
    de18:	andeq	r5, r0, sl, lsr #22
    de1c:	muleq	r1, r6, r9
    de20:	andeq	r7, r1, r2, ror #18
    de24:	push	{r2, r5, r8, r9, fp, lr}
    de28:	ssub8mi	r4, r4, r0
    de2c:	ldrbtmi	r4, [fp], #-2595	; 0xfffff5dd
    de30:	addslt	r6, r1, r5, lsr #19
    de34:	strmi	r4, [pc], -r0, lsl #13
    de38:			; <UNDEFINED> instruction: 0xf104589e
    de3c:			; <UNDEFINED> instruction: 0xf8d40b20
    de40:	ldmdavs	r3!, {r3, ip, pc}
    de44:	stmdblt	r5, {r0, r1, r2, r3, r8, r9, ip, pc}
    de48:			; <UNDEFINED> instruction: 0xf01946ab
    de4c:			; <UNDEFINED> instruction: 0xf8d80f10
    de50:	andle	sl, r3, r0
    de54:	ldrsbtcc	pc, [r8], sl	; <UNPREDICTABLE>
    de58:	strle	r0, [r6, #-1307]!	; 0xfffffae5
    de5c:	tstcs	r0, r6, lsl #22
    de60:	ldrmi	r2, [r8], -r0, lsr #4
    de64:	stmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de68:			; <UNDEFINED> instruction: 0xa090f8da
    de6c:	ldmib	r4, {r0, r1, r9, sl, lr}^
    de70:	stmib	sp, {r8}^
    de74:			; <UNDEFINED> instruction: 0xf1ba010a
    de78:	andsle	r0, r1, r0, lsl #30
    de7c:	ldrtmi	r6, [r9], -r2, ror #19
    de80:	strbmi	r9, [r0], -r3, lsl #10
    de84:	blls	885c0 <EXEC_NAME@@Base+0x625b8>
    de88:	andls	r9, r4, #0, 6
    de8c:	movwcs	lr, #14804	; 0x39d4
    de90:	bls	3dfdd8 <EXEC_NAME@@Base+0x3b9dd0>
    de94:	addsmi	r6, sl, #3342336	; 0x330000
    de98:	andslt	sp, r1, ip, lsl #2
    de9c:	svchi	0x00f0e8bd
    dea0:			; <UNDEFINED> instruction: 0x21264640
    dea4:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    dea8:			; <UNDEFINED> instruction: 0x4640e7f3
    deac:			; <UNDEFINED> instruction: 0xf7ff2119
    deb0:			; <UNDEFINED> instruction: 0xe7eefe7b
    deb4:	svc	0x00d6f7f4
    deb8:	muleq	r1, r6, lr
    debc:	andeq	r0, r0, ip, ror #5
    dec0:			; <UNDEFINED> instruction: 0xf8d36803
    dec4:	smlalbblt	r3, fp, ip, r0
    dec8:	addlt	fp, r3, r0, lsr r5
    decc:	strmi	lr, [r0, #-2514]	; 0xfffff62e
    ded0:	stmib	sp, {r1, r4, r7, fp, sp, lr}^
    ded4:	ldrmi	r4, [r8, r0, lsl #10]
    ded8:	ldclt	0, cr11, [r0, #-12]!
    dedc:			; <UNDEFINED> instruction: 0xf7ff2126
    dee0:	svclt	0x0000be63
    dee4:	ldrblt	r4, [r0, #2842]!	; 0xb1a
    dee8:	cfldrsmi	mvf4, [sl], {123}	; 0x7b
    deec:	stmdavs	r7, {r0, r2, r3, r7, ip, sp, pc}
    def0:			; <UNDEFINED> instruction: 0xf8d7591c
    def4:	stmdavs	r3!, {r7, sp, lr}
    def8:	tstlt	r6, #738197504	; 0x2c000000
    defc:	ldrdgt	pc, [r4], r7	; <UNPREDICTABLE>
    df00:	ldmdavs	r7, {r0, r2, r9, sl, lr}
    df04:			; <UNDEFINED> instruction: 0xf1bc2000
    df08:	andls	r0, r4, fp, lsl #30
    df0c:	andeq	lr, r5, sp, asr #19
    df10:	ldmvs	r3, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
    df14:	andvc	lr, r2, sp, asr #19
    df18:	andeq	lr, r7, sp, asr #19
    df1c:	svclt	0x008a9009
    df20:	andseq	pc, r0, r2, lsl #2
    df24:	andeq	pc, r8, r2, lsl #2
    df28:	ldmdavs	r3, {r0, r1, r3, r5, r7, r8, r9, sp, lr}^
    df2c:	strtmi	r4, [r8], -r2, lsl #12
    df30:	strls	sl, [r0, #-3330]	; 0xfffff2fe
    df34:	bls	2dfdfc <EXEC_NAME@@Base+0x2b9df4>
    df38:	addsmi	r6, sl, #2293760	; 0x230000
    df3c:	andlt	sp, sp, r5, lsl #2
    df40:	strdcs	fp, [r6, -r0]!
    df44:	mrc2	7, 1, pc, cr0, cr15, {7}
    df48:			; <UNDEFINED> instruction: 0xf7f4e7f5
    df4c:	svclt	0x0000ef8c
    df50:	ldrdeq	r7, [r1], -ip
    df54:	andeq	r0, r0, ip, ror #5
    df58:	svcvs	0x00db6803
    df5c:	ldmdavs	r2, {r0, r1, r3, r8, ip, sp, pc}
    df60:			; <UNDEFINED> instruction: 0x21264718
    df64:	mcrlt	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    df68:	ldrbmi	lr, [r0, sp, lsr #18]!
    df6c:	ldcmi	6, cr4, [ip], {128}	; 0x80
    df70:	ldcmi	6, cr4, [ip, #-548]	; 0xfffffddc
    df74:	ldrbtmi	fp, [ip], #-148	; 0xffffff6c
    df78:	ldrdeq	lr, [r0, -r2]
    df7c:	beq	a4a3b8 <EXEC_NAME@@Base+0xa243b0>
    df80:	stmdbpl	r5!, {r0, r1, r2, r3, r4, r9, sl, lr}^
    df84:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
    df88:	cps	#6
    df8c:	ldmib	r2, {r4}^
    df90:	ldrbmi	r2, [r1], -r2, lsl #6
    df94:	stmib	sp, {r1, r2, r3, r5, fp, sp, lr}^
    df98:	movwcs	r2, #776	; 0x308
    df9c:	stmib	sp, {r0, r1, r4, r9, sl, ip, pc}^
    dfa0:	stmib	sp, {r1, r8, r9, ip, sp}^
    dfa4:			; <UNDEFINED> instruction: 0xf7ff3304
    dfa8:			; <UNDEFINED> instruction: 0xf8d8fbcf
    dfac:			; <UNDEFINED> instruction: 0xf8d33000
    dfb0:	cmnlt	lr, r8, lsl #1
    dfb4:	strls	sl, [r0, -r2, lsl #24]
    dfb8:			; <UNDEFINED> instruction: 0x46494653
    dfbc:	strbmi	r4, [r0], -r2, lsr #12
    dfc0:	bls	4dfe88 <EXEC_NAME@@Base+0x4b9e80>
    dfc4:	addsmi	r6, sl, #2818048	; 0x2b0000
    dfc8:	andslt	sp, r4, r7, lsl #2
    dfcc:			; <UNDEFINED> instruction: 0x87f0e8bd
    dfd0:			; <UNDEFINED> instruction: 0x21264640
    dfd4:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
    dfd8:			; <UNDEFINED> instruction: 0xf7f4e7f3
    dfdc:	svclt	0x0000ef44
    dfe0:	andeq	r7, r1, lr, asr #26
    dfe4:	andeq	r0, r0, ip, ror #5
    dfe8:	ldr	r2, [sp, r1, lsl #6]!
    dfec:	ldr	r2, [fp, r0, lsl #6]!
    dff0:	push	{r0, r1, r3, r4, r8, r9, fp, lr}
    dff4:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    dff8:	addslt	r4, r3, sl, lsl ip
    dffc:	stmdbhi	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    e000:	bleq	84a43c <EXEC_NAME@@Base+0x824434>
    e004:	strbtmi	r4, [sl], r6, lsl #12
    e008:			; <UNDEFINED> instruction: 0x460f591d
    e00c:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e010:	andseq	pc, r0, r2, lsl #2
    e014:	stmdbhi	r2, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    e018:	stmdavs	fp!, {r0, r3, r4, r6, r9, sl, lr}
    e01c:			; <UNDEFINED> instruction: 0xf8ca2400
    e020:	stmib	sp, {r2, lr}^
    e024:	strls	r8, [r0], #-2310	; 0xfffff6fa
    e028:	stmib	sl, {r0, r4, r8, r9, ip, pc}^
    e02c:			; <UNDEFINED> instruction: 0xf7ff4402
    e030:	ldmdavs	r3!, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    e034:	ldrdmi	pc, [r4], r3
    e038:			; <UNDEFINED> instruction: 0x465bb15c
    e03c:			; <UNDEFINED> instruction: 0x46394652
    e040:			; <UNDEFINED> instruction: 0x47a04630
    e044:	stmdavs	fp!, {r0, r4, r9, fp, ip, pc}
    e048:			; <UNDEFINED> instruction: 0xd107429a
    e04c:	pop	{r0, r1, r4, ip, sp, pc}
    e050:	shsub8mi	r8, r0, r0
    e054:			; <UNDEFINED> instruction: 0xf7ff2126
    e058:	ldrb	pc, [r3, r7, lsr #27]!	; <UNPREDICTABLE>
    e05c:	svc	0x0002f7f4
    e060:	andeq	r7, r1, lr, asr #25
    e064:	andeq	r0, r0, ip, ror #5
    e068:	mvnsmi	lr, sp, lsr #18
    e06c:	ldcmi	0, cr11, [r6], {138}	; 0x8a
    e070:	ldcmi	6, cr4, [r6, #-28]	; 0xffffffe4
    e074:	ldrbtmi	r4, [ip], #-1643	; 0xfffff995
    e078:			; <UNDEFINED> instruction: 0x46184616
    e07c:	stmdbpl	r5!, {r5, r9, sp}^
    e080:	smlabbcs	r0, r8, r6, r4
    e084:	strls	r6, [r9], #-2092	; 0xfffff7d4
    e088:	ldm	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e08c:	ldrdcs	lr, [r0, -r6]
    e090:	andls	r9, r1, #4, 4	; 0x40000000
    e094:	strmi	r9, [r3], -r5, lsl #2
    e098:	mcrvs	8, 2, r6, cr4, cr8, {1}
    e09c:	ldmvs	r2!, {r2, r5, r6, r8, ip, sp, pc}
    e0a0:	ldrtmi	r4, [r8], -r1, asr #12
    e0a4:	andeq	pc, r1, #2
    e0a8:	bls	25ff30 <EXEC_NAME@@Base+0x239f28>
    e0ac:	addsmi	r6, sl, #2818048	; 0x2b0000
    e0b0:	andlt	sp, sl, r7, lsl #2
    e0b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e0b8:			; <UNDEFINED> instruction: 0x21264638
    e0bc:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
    e0c0:			; <UNDEFINED> instruction: 0xf7f4e7f3
    e0c4:	svclt	0x0000eed0
    e0c8:	andeq	r7, r1, lr, asr #24
    e0cc:	andeq	r0, r0, ip, ror #5
    e0d0:	ldrblt	r4, [r0, #2834]!	; 0xb12
    e0d4:	cfldrsmi	mvf4, [r2, #-492]	; 0xfffffe14
    e0d8:	stmdavs	r6, {r0, r1, r3, r7, ip, sp, pc}
    e0dc:	ldmdbpl	sp, {sl, sp}^
    e0e0:	strls	r6, [r3], #-3639	; 0xfffff1c9
    e0e4:	strls	r6, [r2], #-2094	; 0xfffff7d2
    e0e8:	strls	r9, [r9], -r6, lsl #8
    e0ec:	strls	r6, [r7], #-2198	; 0xfffff76a
    e0f0:	ldmib	r2, {r9, sl, ip, pc}^
    e0f4:	strls	r6, [r4], -r0, lsl #4
    e0f8:	andls	r9, r5, #1048576	; 0x100000
    e0fc:			; <UNDEFINED> instruction: 0x466ab13f
    e100:	bls	25ffe8 <EXEC_NAME@@Base+0x239fe0>
    e104:	addsmi	r6, sl, #2818048	; 0x2b0000
    e108:	andlt	sp, fp, r5, lsl #2
    e10c:			; <UNDEFINED> instruction: 0x4639bdf0
    e110:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    e114:			; <UNDEFINED> instruction: 0xf7f4e7f5
    e118:	svclt	0x0000eea6
    e11c:	strdeq	r7, [r1], -r0
    e120:	andeq	r0, r0, ip, ror #5
    e124:	push	{r0, r3, r4, r8, r9, fp, lr}
    e128:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    e12c:	addlt	r4, pc, r8, lsl sp	; <UNPREDICTABLE>
    e130:	strmi	sl, [r6], -r4, lsl #30
    e134:	pkhbtmi	r4, r8, r4, lsl #12
    e138:	eorcs	r5, r0, #1523712	; 0x174000
    e13c:	ldrtmi	r2, [r8], -r0, lsl #2
    e140:	movwls	r6, #55339	; 0xd82b
    e144:	ldmda	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e148:	ldmib	r4, {r0, r4, r5, fp, sp, lr}^
    e14c:			; <UNDEFINED> instruction: 0xf8d13200
    e150:	movwls	r9, #32860	; 0x805c
    e154:	andls	r9, r9, #335544320	; 0x14000000
    e158:	svceq	0x0000f1b9
    e15c:	ldmib	r4, {r0, r1, r2, r3, ip, lr, pc}^
    e160:	strbmi	sl, [r1], -r2, lsl #22
    e164:	ldrtmi	r9, [r0], -r2, lsl #14
    e168:	stmib	sp, {r1, r5, r8, fp, sp, lr}^
    e16c:	strbmi	sl, [r8, r0, lsl #22]
    e170:	stmdavs	fp!, {r0, r2, r3, r9, fp, ip, pc}
    e174:			; <UNDEFINED> instruction: 0xd107429a
    e178:	pop	{r0, r1, r2, r3, ip, sp, pc}
    e17c:	shsub8mi	r8, r0, r0
    e180:			; <UNDEFINED> instruction: 0xf7ff2126
    e184:			; <UNDEFINED> instruction: 0xe7f3fd11
    e188:	mcr	7, 3, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    e18c:	muleq	r1, sl, fp
    e190:	andeq	r0, r0, ip, ror #5
    e194:	ldrbmi	lr, [r0, sp, lsr #18]!
    e198:	svcmi	0x00a5b08e
    e19c:	blmi	fe95fba4 <EXEC_NAME@@Base+0xfe939b9c>
    e1a0:	ldrbtmi	r4, [pc], #-1557	; e1a8 <ntfs_check_empty_dir@plt+0xacfc>
    e1a4:	blvs	ff0281bc <EXEC_NAME@@Base+0xff0021b4>
    e1a8:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    e1ac:	ldrdcc	pc, [r0], -r9
    e1b0:			; <UNDEFINED> instruction: 0xf001930d
    e1b4:	stmdavs	r3!, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    e1b8:	blcs	1f9d8 <nf_ns_user_prefix@@Base+0xd218>
    e1bc:	sbchi	pc, r0, r0, asr #32
    e1c0:	andcc	lr, r0, #3489792	; 0x354000
    e1c4:	stmib	r4, {r1, r2, r8, r9, fp, sp}^
    e1c8:	vhsub.s8	d19, d0, d24
    e1cc:	bcs	16e648 <EXEC_NAME@@Base+0x148640>
    e1d0:	blcs	1fe038 <EXEC_NAME@@Base+0x1d8030>
    e1d4:	rscshi	pc, fp, r0
    e1d8:	ldrdcs	pc, [r8], r4	; <UNPREDICTABLE>
    e1dc:	tstlt	sl, fp, ror #17
    e1e0:	andeq	pc, r1, #3
    e1e4:	adccs	pc, r8, r4, asr #17
    e1e8:			; <UNDEFINED> instruction: 0xf8d468aa
    e1ec:	addmi	r1, sl, #176	; 0xb0
    e1f0:			; <UNDEFINED> instruction: 0xf8c4bf38
    e1f4:			; <UNDEFINED> instruction: 0x065820b0
    e1f8:			; <UNDEFINED> instruction: 0xf8d4bf42
    e1fc:			; <UNDEFINED> instruction: 0xf04220b4
    e200:			; <UNDEFINED> instruction: 0xf8c40240
    e204:	tsteq	r9, #180	; 0xb4
    e208:			; <UNDEFINED> instruction: 0xf8d4bf42
    e20c:	vst4.32	{d18-d21}, [r2 :256], r4
    e210:			; <UNDEFINED> instruction: 0xf8c42280
    e214:			; <UNDEFINED> instruction: 0x069a20b4
    e218:			; <UNDEFINED> instruction: 0xf8d4bf42
    e21c:			; <UNDEFINED> instruction: 0xf04220b4
    e220:			; <UNDEFINED> instruction: 0xf8c40220
    e224:	ldreq	r2, [fp, #-180]	; 0xffffff4c
    e228:			; <UNDEFINED> instruction: 0xf5b6d472
    e22c:	svclt	0x00285f00
    e230:	strpl	pc, [r0], r6, lsr #11
    e234:			; <UNDEFINED> instruction: 0xf8d4d378
    e238:	andcs	r3, r1, #172	; 0xac
    e23c:	addscs	pc, r4, r4, asr #17
    e240:	stmiavs	r3!, {r0, r1, r4, r5, r7, r9, lr}
    e244:			; <UNDEFINED> instruction: 0xf8c4bf88
    e248:			; <UNDEFINED> instruction: 0xb12360ac
    e24c:	lsleq	pc, r4, #2	; <UNPREDICTABLE>
    e250:			; <UNDEFINED> instruction: 0x0098f8d4
    e254:	stmdavs	r9!, {r3, r4, r7, r8, r9, sl, lr}
    e258:	andcs	r2, r0, #7
    e25c:	addmi	r9, r1, #3
    e260:	andcs	lr, r4, #3358720	; 0x334000
    e264:	andcs	lr, r6, #3358720	; 0x334000
    e268:			; <UNDEFINED> instruction: 0xf8d49208
    e26c:	stmdble	r9, {r3, r4, r5, r7, ip, sp}^
    e270:			; <UNDEFINED> instruction: 0xf04f051e
    e274:	andls	r0, r4, #536870913	; 0x20000001
    e278:			; <UNDEFINED> instruction: 0xf44fbf44
    e27c:	andls	r6, r6, #0, 4
    e280:	strle	r0, [r3, #-1624]	; 0xfffff9a8
    e284:			; <UNDEFINED> instruction: 0xf0429a06
    e288:	andls	r0, r6, #64, 4
    e28c:	svclt	0x0042035a
    e290:	vst1.8	{d25-d26}, [r2], r6
    e294:	andls	r2, r6, #0, 4
    e298:	ldrdcs	pc, [r8], r4	; <UNPREDICTABLE>
    e29c:	bls	1ba70c <EXEC_NAME@@Base+0x194704>
    e2a0:	andeq	pc, r1, #66	; 0x42
    e2a4:			; <UNDEFINED> instruction: 0xf8d49206
    e2a8:	teqlt	r2, r4, lsl #1
    e2ac:	ldrdcs	pc, [r8], r4
    e2b0:	bls	1ba720 <EXEC_NAME@@Base+0x194718>
    e2b4:	andeq	pc, r2, #66	; 0x42
    e2b8:	ldreq	r9, [fp], r6, lsl #4
    e2bc:	ldrdcs	lr, [fp, -r4]!
    e2c0:	blls	1bdfd0 <EXEC_NAME@@Base+0x197fc8>
    e2c4:	nopeq	{67}	; 0x43
    e2c8:	stmdavs	r3!, {r1, r2, r8, r9, ip, pc}
    e2cc:	andls	r9, r8, #1073741825	; 0x40000001
    e2d0:	cmple	r7, r0, lsl #22
    e2d4:	strbmi	r6, [r0], -r9, ror #16
    e2d8:	bge	256ee8 <EXEC_NAME@@Base+0x230ee0>
    e2dc:			; <UNDEFINED> instruction: 0xf04f2905
    e2e0:	svclt	0x00340100
    e2e4:	ldrcs	r2, [r8], #-1032	; 0xfffffbf8
    e2e8:	cfstrsge	mvf9, [r3], {12}
    e2ec:			; <UNDEFINED> instruction: 0xf7ff940b
    e2f0:	bls	38cd04 <EXEC_NAME@@Base+0x366cfc>
    e2f4:	ldrdcc	pc, [r0], -r9
    e2f8:			; <UNDEFINED> instruction: 0xf040429a
    e2fc:	mullt	lr, r7, r0
    e300:			; <UNDEFINED> instruction: 0x87f0e8bd
    e304:			; <UNDEFINED> instruction: 0xf000686a
    e308:	stmib	sp, {r0, r1, r7, pc}^
    e30c:	strb	r1, [r3, r3, lsl #4]
    e310:	ldrsbtcc	pc, [r4], r4	; <UNPREDICTABLE>
    e314:	svcpl	0x0000f5b6
    e318:			; <UNDEFINED> instruction: 0xf5a6bf28
    e31c:	vst1.32	{d21-d23}, [r3], r0
    e320:			; <UNDEFINED> instruction: 0xf8c46300
    e324:	addle	r3, r6, #180	; 0xb4
    e328:	ldrtmi	r4, [r3], -r3, asr #16
    e32c:	tstcs	r1, r3, asr #20
    e330:	strpl	pc, [r0], pc, asr #8
    e334:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    e338:			; <UNDEFINED> instruction: 0xf7f46800
    e33c:			; <UNDEFINED> instruction: 0xe77aef52
    e340:	tstcs	r1, sp, lsr sl
    e344:	stmdavs	fp!, {r3, r5, r6, fp, sp, lr}
    e348:	andge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    e34c:			; <UNDEFINED> instruction: 0xf8da4a3c
    e350:	ldrbtmi	ip, [sl], #-0
    e354:	strbtmi	r9, [r0], -r0
    e358:	svc	0x0042f7f4
    e35c:	blcs	1e8410 <EXEC_NAME@@Base+0x1c2408>
    e360:	stmdavs	sl!, {r0, r1, r3, r4, r5, fp, ip, lr, pc}^
    e364:	stmib	r4, {r0, r1, r2, r3, r5, ip, lr, pc}^
    e368:			; <UNDEFINED> instruction: 0xf8da3228
    e36c:	mrscs	r0, (UNDEF: 1)
    e370:	bmi	d32b78 <EXEC_NAME@@Base+0xd0cb70>
    e374:			; <UNDEFINED> instruction: 0xf7f4447a
    e378:			; <UNDEFINED> instruction: 0x4640ef34
    e37c:			; <UNDEFINED> instruction: 0xf7ff2147
    e380:			; <UNDEFINED> instruction: 0xe7b6fc13
    e384:	tstcs	r1, ip, lsr #20
    e388:	ldrdcc	lr, [r3], -sp
    e38c:	bmi	ba4684 <EXEC_NAME@@Base+0xb7e67c>
    e390:	ldrbtmi	r9, [sl], #-0
    e394:			; <UNDEFINED> instruction: 0xf7f46820
    e398:	bmi	b4a030 <EXEC_NAME@@Base+0xb24028>
    e39c:	tstcs	r1, r6, lsl #22
    e3a0:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    e3a4:	svc	0x001cf7f4
    e3a8:	blls	160c54 <EXEC_NAME@@Base+0x13ac4c>
    e3ac:	stmdavs	r0!, {r0, r8, sp}
    e3b0:			; <UNDEFINED> instruction: 0xf7f4447a
    e3b4:	bmi	a0a014 <EXEC_NAME@@Base+0x9e400c>
    e3b8:	tstcs	r1, r0, lsr #16
    e3bc:	ldrbtmi	r9, [sl], #-2824	; 0xfffff4f8
    e3c0:	svc	0x000ef7f4
    e3c4:	bcs	1881e4 <EXEC_NAME@@Base+0x1621dc>
    e3c8:	stmib	r4, {r0, r1, r2, fp, ip, lr, pc}^
    e3cc:	movwcs	r3, #552	; 0x228
    e3d0:	adccc	pc, r8, r4, asr #17
    e3d4:	adcscc	pc, r0, r4, asr #17
    e3d8:	bmi	80807c <EXEC_NAME@@Base+0x7e2074>
    e3dc:	stmiavs	fp!, {r0, r8, sp}^
    e3e0:			; <UNDEFINED> instruction: 0xf8da447a
    e3e4:			; <UNDEFINED> instruction: 0xf7f40000
    e3e8:	bmi	749fe0 <EXEC_NAME@@Base+0x723fd8>
    e3ec:	smlatbcs	r1, fp, r8, r6
    e3f0:			; <UNDEFINED> instruction: 0xf8da447a
    e3f4:			; <UNDEFINED> instruction: 0xf7f40000
    e3f8:	ldmib	r5, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    e3fc:	blcs	19ac04 <EXEC_NAME@@Base+0x174bfc>
    e400:	eorcc	lr, r8, #196, 18	; 0x310000
    e404:	mcrge	6, 7, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    e408:			; <UNDEFINED> instruction: 0xf857490b
    e40c:	str	sl, [ip, r1]!
    e410:			; <UNDEFINED> instruction: 0xf63f2a11
    e414:	bcs	2fa0d0 <EXEC_NAME@@Base+0x2d40c8>
    e418:	svcge	0x0077f67f
    e41c:			; <UNDEFINED> instruction: 0xf04f0659
    e420:	andls	r0, r4, #12, 4	; 0xc0000000
    e424:	subcs	fp, r0, #68, 30	; 0x110
    e428:	str	r9, [pc, -r6, lsl #4]!
    e42c:	ldc	7, cr15, [sl, #-976]	; 0xfffffc30
    e430:	andeq	r7, r1, r2, lsr #22
    e434:	andeq	r0, r0, ip, ror #5
    e438:	andeq	r0, r0, r4, lsl #6
    e43c:	andeq	r5, r0, lr, lsr r6
    e440:			; <UNDEFINED> instruction: 0x000055be
    e444:	ldrdeq	r5, [r0], -r4
    e448:	andeq	r5, r0, lr, lsl #12
    e44c:	andeq	r5, r0, lr, lsl #12
    e450:	andeq	r5, r0, r4, lsl r6
    e454:	andeq	r5, r0, r2, lsr #12
    e458:	andeq	r5, r0, r0, asr #10
    e45c:	andeq	r5, r0, r0, asr #10
    e460:	push	{r0, r1, r3, r4, r8, r9, fp, lr}
    e464:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    e468:	addlt	r4, sl, sl, lsl ip
    e46c:			; <UNDEFINED> instruction: 0x46064615
    e470:	eorcs	r4, r0, #232, 12	; 0xe800000
    e474:			; <UNDEFINED> instruction: 0x460f591c
    e478:	tstcs	r0, r0, asr #12
    e47c:	movwls	r6, #38947	; 0x9823
    e480:	mrc	7, 4, APSR_nzcv, cr6, cr4, {7}
    e484:			; <UNDEFINED> instruction: 0xf04f6831
    e488:	ldmib	r5, {r2, sl, fp}^
    e48c:			; <UNDEFINED> instruction: 0xf88d0200
    e490:			; <UNDEFINED> instruction: 0xf8d1c00c
    e494:	andls	r3, r5, #164	; 0xa4
    e498:	andls	r2, r4, r6, lsl #22
    e49c:	svclt	0x00849001
    e4a0:	movwcs	lr, #18901	; 0x49d5
    e4a4:	movwcs	lr, #27085	; 0x69cd
    e4a8:	cmplt	r3, fp, asr #25
    e4ac:	ldrtmi	r4, [r9], -r2, asr #12
    e4b0:			; <UNDEFINED> instruction: 0x47984630
    e4b4:	stmdavs	r3!, {r0, r3, r9, fp, ip, pc}
    e4b8:			; <UNDEFINED> instruction: 0xd107429a
    e4bc:	pop	{r1, r3, ip, sp, pc}
    e4c0:			; <UNDEFINED> instruction: 0x463081f0
    e4c4:			; <UNDEFINED> instruction: 0xf7ff2126
    e4c8:	ldrb	pc, [r3, pc, ror #22]!	; <UNPREDICTABLE>
    e4cc:	stcl	7, cr15, [sl], {244}	; 0xf4
    e4d0:	andeq	r7, r1, lr, asr r8
    e4d4:	andeq	r0, r0, ip, ror #5
    e4d8:	svcvs	0x009b6803
    e4dc:	ldrmi	fp, [r8, -r3, lsl #2]
    e4e0:			; <UNDEFINED> instruction: 0xf7ff2126
    e4e4:	svclt	0x0000bb61
    e4e8:	svcvs	0x005b6803
    e4ec:	ldmdavs	r2, {r0, r1, r3, r8, ip, sp, pc}
    e4f0:			; <UNDEFINED> instruction: 0x21264718
    e4f4:	bllt	164c4f8 <EXEC_NAME@@Base+0x16264f0>
    e4f8:	ldrlt	r6, [r0], #-2051	; 0xfffff7fd
    e4fc:			; <UNDEFINED> instruction: 0xb12c6f1c
    e500:			; <UNDEFINED> instruction: 0xf85246a4
    e504:			; <UNDEFINED> instruction: 0xf85d3b08
    e508:	strbmi	r4, [r0, -r4, lsl #22]!
    e50c:			; <UNDEFINED> instruction: 0xf85d2126
    e510:			; <UNDEFINED> instruction: 0xf7ff4b04
    e514:	svclt	0x0000bb49
    e518:	mvnsmi	lr, sp, lsr #18
    e51c:	streq	pc, [r8], #-258	; 0xfffffefe
    e520:	addlt	r4, r2, r6, lsl #12
    e524:	ldrmi	r4, [r5], -r0, lsr #12
    e528:			; <UNDEFINED> instruction: 0xf7f44688
    e52c:	ldmdavs	r3!, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    e530:	ldrdcc	r6, [r1], -pc	; <UNPREDICTABLE>
    e534:	cmplt	r7, r3, lsr #16
    e538:			; <UNDEFINED> instruction: 0x5c00e9d5
    e53c:	strbmi	r4, [r1], -r2, lsr #12
    e540:	stmib	sp, {r4, r5, r9, sl, lr}^
    e544:	ldrmi	r5, [r8, r0, lsl #24]!
    e548:	pop	{r1, ip, sp, pc}
    e54c:			; <UNDEFINED> instruction: 0x463081f0
    e550:	andlt	r2, r2, r6, lsr #2
    e554:	ldrhmi	lr, [r0, #141]!	; 0x8d
    e558:	bllt	9cc55c <EXEC_NAME@@Base+0x9a6554>
    e55c:	mvnsmi	lr, sp, lsr #18
    e560:	ldcmi	0, cr11, [r6], {138}	; 0x8a
    e564:	ldcmi	6, cr4, [r6, #-28]	; 0xffffffe4
    e568:	ldrbtmi	r4, [ip], #-1643	; 0xfffff995
    e56c:			; <UNDEFINED> instruction: 0x46184616
    e570:	stmdbpl	r5!, {r5, r9, sp}^
    e574:	smlabbcs	r0, r8, r6, r4
    e578:	strls	r6, [r9], #-2092	; 0xfffff7d4
    e57c:	mrc	7, 0, APSR_nzcv, cr8, cr4, {7}
    e580:	ldrdcs	lr, [r0, -r6]
    e584:	andls	r9, r1, #4, 4	; 0x40000000
    e588:	strmi	r9, [r3], -r5, lsl #2
    e58c:	stclvs	8, cr6, [r4, #-224]	; 0xffffff20
    e590:	ldmvs	r2!, {r2, r5, r6, r8, ip, sp, pc}
    e594:	ldrtmi	r4, [r8], -r1, asr #12
    e598:	andeq	pc, r1, #2
    e59c:	bls	260424 <EXEC_NAME@@Base+0x23a41c>
    e5a0:	addsmi	r6, sl, #2818048	; 0x2b0000
    e5a4:	andlt	sp, sl, r7, lsl #2
    e5a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e5ac:			; <UNDEFINED> instruction: 0x21264638
    e5b0:	blx	ffecc5b4 <EXEC_NAME@@Base+0xffea65ac>
    e5b4:			; <UNDEFINED> instruction: 0xf7f4e7f3
    e5b8:	svclt	0x0000ec56
    e5bc:	andeq	r7, r1, sl, asr r7
    e5c0:	andeq	r0, r0, ip, ror #5
    e5c4:	ldrblt	r4, [r0, #2841]!	; 0xb19
    e5c8:	cfldrsmi	mvf4, [r9], {123}	; 0x7b
    e5cc:	ldmvs	r5, {r0, r1, r3, r7, ip, sp, pc}
    e5d0:	ldmdbpl	lr, {r0, r1, r2, fp, sp, lr}
    e5d4:	strls	r2, [r0, #-1024]	; 0xfffffc00
    e5d8:	ldmdavs	r5!, {r0, r1, r4, fp, sp, lr}
    e5dc:	strmi	lr, [r2], #-2509	; 0xfffff633
    e5e0:	strls	r9, [r9, #-772]	; 0xfffffcfc
    e5e4:	ldrdpl	pc, [r4], r7	; <UNPREDICTABLE>
    e5e8:	ldmdavs	r3, {r0, r8, r9, ip, pc}^
    e5ec:	stmib	sp, {r0, r1, r2, r8, sl, fp, sp}^
    e5f0:	movwls	r4, #21510	; 0x5406
    e5f4:	ldmvs	r5, {r1, r3, r8, fp, ip, lr, pc}^
    e5f8:	movwcs	lr, #18898	; 0x49d2
    e5fc:	mulmi	ip, sp, r8
    e600:	movwcs	lr, #27085	; 0x69cd
    e604:	streq	pc, [r2], #869	; 0x365
    e608:	andmi	pc, ip, sp, lsl #17
    e60c:	teqlt	fp, fp, lsr sp
    e610:	ldrmi	r4, [r8, sl, ror #12]
    e614:	ldmdavs	r3!, {r0, r3, r9, fp, ip, pc}
    e618:			; <UNDEFINED> instruction: 0xd105429a
    e61c:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    e620:			; <UNDEFINED> instruction: 0xf7ff4619
    e624:	ldrb	pc, [r5, r1, asr #21]!	; <UNPREDICTABLE>
    e628:	ldc	7, cr15, [ip], {244}	; 0xf4
    e62c:	strdeq	r7, [r1], -ip
    e630:	andeq	r0, r0, ip, ror #5
    e634:	push	{r0, r5, r8, r9, fp, lr}
    e638:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    e63c:	addlt	r4, pc, r0, lsr #26
    e640:	beq	44aa7c <EXEC_NAME@@Base+0x424a74>
    e644:			; <UNDEFINED> instruction: 0x46064614
    e648:	ldmdbpl	sp, {r5, r9, sp}^
    e64c:	ldrbmi	r4, [r0], -pc, lsl #12
    e650:	stmdavs	fp!, {r8, sp}
    e654:			; <UNDEFINED> instruction: 0xf7f4930d
    e658:	ldmdavs	r0!, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    e65c:	andne	lr, r0, #212, 18	; 0x350000
    e660:			; <UNDEFINED> instruction: 0xf8d06963
    e664:			; <UNDEFINED> instruction: 0xf003b048
    e668:	tstls	r8, r1, lsl #6
    e66c:	movwne	lr, #22989	; 0x59cd
    e670:			; <UNDEFINED> instruction: 0xf1bb9209
    e674:	andsle	r0, r9, r0, lsl #30
    e678:	ldrdcc	pc, [r4], r0	; <UNPREDICTABLE>
    e67c:	ldmib	r4, {r0, r3, r4, r5, r9, sl, lr}^
    e680:	ldrtmi	r8, [r0], -r2, lsl #18
    e684:			; <UNDEFINED> instruction: 0xf8cd2b0b
    e688:	svclt	0x0088a008
    e68c:	eoreq	pc, r8, #4, 2
    e690:	svclt	0x00986923
    e694:	andseq	pc, r8, #4, 2
    e698:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e69c:	bls	360604 <EXEC_NAME@@Base+0x33a5fc>
    e6a0:	addsmi	r6, sl, #2818048	; 0x2b0000
    e6a4:	andlt	sp, pc, r7, lsl #2
    e6a8:	svchi	0x00f0e8bd
    e6ac:			; <UNDEFINED> instruction: 0x21264630
    e6b0:	blx	1ecc6b4 <EXEC_NAME@@Base+0x1ea66ac>
    e6b4:			; <UNDEFINED> instruction: 0xf7f4e7f3
    e6b8:	svclt	0x0000ebd6
    e6bc:	andeq	r7, r1, sl, lsl #13
    e6c0:	andeq	r0, r0, ip, ror #5
    e6c4:	push	{r1, r3, r4, r8, r9, fp, lr}
    e6c8:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    e6cc:			; <UNDEFINED> instruction: 0x460f4c19
    e6d0:	addlt	r6, lr, r1, lsl #16
    e6d4:			; <UNDEFINED> instruction: 0xf8d1591c
    e6d8:	stmdavs	r3!, {r2, r6, sp, pc}
    e6dc:			; <UNDEFINED> instruction: 0xf1ba930d
    e6e0:	andsle	r0, lr, r0, lsl #30
    e6e4:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    e6e8:			; <UNDEFINED> instruction: 0x46064615
    e6ec:	tstcs	r0, r0, lsr #4
    e6f0:			; <UNDEFINED> instruction: 0xf7f44648
    e6f4:	ldmib	r5, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
    e6f8:	ldrtmi	r3, [r9], -r0, lsl #4
    e6fc:	stmdavc	r2, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    e700:			; <UNDEFINED> instruction: 0xf8cd4630
    e704:	andls	r9, r9, #8
    e708:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e70c:	movwls	r9, #21256	; 0x5308
    e710:	ldrbmi	r6, [r0, sl, lsr #18]
    e714:	stmdavs	r3!, {r0, r2, r3, r9, fp, ip, pc}
    e718:			; <UNDEFINED> instruction: 0xd106429a
    e71c:	pop	{r1, r2, r3, ip, sp, pc}
    e720:	strdcs	r8, [r6, -r0]!
    e724:	blx	104c728 <EXEC_NAME@@Base+0x1026720>
    e728:			; <UNDEFINED> instruction: 0xf7f4e7f4
    e72c:	svclt	0x0000eb9c
    e730:	strdeq	r7, [r1], -sl
    e734:	andeq	r0, r0, ip, ror #5
    e738:	ldrlt	r6, [r0], #-2051	; 0xfffff7fd
    e73c:	teqlt	ip, ip	; <illegal shifter operand>
    e740:	ssatmi	r4, #5, r3, lsl #12
    e744:			; <UNDEFINED> instruction: 0xf85d460a
    e748:			; <UNDEFINED> instruction: 0xf8534b04
    e74c:	strbmi	r1, [r0, -r8, lsl #22]!
    e750:			; <UNDEFINED> instruction: 0xf85d2126
    e754:			; <UNDEFINED> instruction: 0xf7ff4b04
    e758:	svclt	0x0000ba27
    e75c:	mvnsmi	lr, sp, lsr #18
    e760:	streq	pc, [r8], #-258	; 0xfffffefe
    e764:	addlt	r4, r2, r5, lsl #12
    e768:	ldrmi	r4, [r7], -r0, lsr #12
    e76c:			; <UNDEFINED> instruction: 0xf7f44688
    e770:	stmdavs	fp!, {r6, r7, sl, fp, sp, lr, pc}
    e774:	mulcc	r1, lr, fp
    e778:	cmplt	r6, r0, lsr #8
    e77c:	strtmi	r9, [r2], -r0
    e780:			; <UNDEFINED> instruction: 0x4641683b
    e784:	ldrmi	r4, [r0, r8, lsr #12]!
    e788:	pop	{r1, ip, sp, pc}
    e78c:			; <UNDEFINED> instruction: 0x462881f0
    e790:	andlt	r2, r2, r6, lsr #2
    e794:	ldrhmi	lr, [r0, #141]!	; 0x8d
    e798:	blt	1cc79c <EXEC_NAME@@Base+0x1a6794>
    e79c:	blvs	6e87b0 <EXEC_NAME@@Base+0x6c27a8>
    e7a0:	ldrmi	fp, [r8, -r3, lsl #2]
    e7a4:			; <UNDEFINED> instruction: 0xf7ff2126
    e7a8:	svclt	0x0000b9ff
    e7ac:	bvs	ff6e87c0 <EXEC_NAME@@Base+0xff6c27b8>
    e7b0:	ldrmi	fp, [r8, -r3, lsl #2]
    e7b4:			; <UNDEFINED> instruction: 0xf7ff2126
    e7b8:	svclt	0x0000b9f7
    e7bc:	ldrlt	r6, [r0], #-2051	; 0xfffff7fd
    e7c0:	ldrdmi	pc, [r4], r3	; <UNPREDICTABLE>
    e7c4:	svclt	0x00842c0b
    e7c8:	orrvs	r6, r4, #84, 16	; 0x540000
    e7cc:			; <UNDEFINED> instruction: 0xb12c6a9c
    e7d0:			; <UNDEFINED> instruction: 0xf85246a4
    e7d4:			; <UNDEFINED> instruction: 0xf85d3b08
    e7d8:	strbmi	r4, [r0, -r4, lsl #22]!
    e7dc:			; <UNDEFINED> instruction: 0xf85d2126
    e7e0:			; <UNDEFINED> instruction: 0xf7ff4b04
    e7e4:	svclt	0x0000b9e1
    e7e8:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    e7ec:			; <UNDEFINED> instruction: 0xf8d3b082
    e7f0:	stccs	0, cr4, [fp], {164}	; 0xa4
    e7f4:			; <UNDEFINED> instruction: 0xf102bf89
    e7f8:			; <UNDEFINED> instruction: 0xf1020510
    e7fc:	ldmvs	r4, {r3, r8, sl}
    e800:	bvs	1727618 <EXEC_NAME@@Base+0x1701610>
    e804:	ldmdavs	r6, {r2, r3, r6, r8, ip, sp, pc}^
    e808:	ldmdavs	fp, {r0, r1, r4, r9, sl, lr}
    e80c:	strcs	r4, [r0, #-1578]	; 0xfffff9d6
    e810:	strvs	lr, [r0, #-2509]	; 0xfffff633
    e814:	andlt	r4, r2, r0, lsr #15
    e818:			; <UNDEFINED> instruction: 0x2126bd70
    e81c:	pop	{r1, ip, sp, pc}
    e820:			; <UNDEFINED> instruction: 0xf7ff4070
    e824:	svclt	0x0000b9c1
    e828:	mvnsmi	lr, sp, lsr #18
    e82c:	ldrmi	r4, [r0], -r5, lsl #12
    e830:			; <UNDEFINED> instruction: 0x460f4614
    e834:	mrrc	7, 15, pc, ip, cr4	; <UNPREDICTABLE>
    e838:	blvs	17a88ec <EXEC_NAME@@Base+0x17828e4>
    e83c:	stmdane	r1!, {r0, ip, sp}
    e840:			; <UNDEFINED> instruction: 0x4623b136
    e844:			; <UNDEFINED> instruction: 0x4628463a
    e848:	pop	{r2, r4, r5, r7, r9, sl, lr}
    e84c:			; <UNDEFINED> instruction: 0x476041f0
    e850:			; <UNDEFINED> instruction: 0x21264628
    e854:	ldrhmi	lr, [r0, #141]!	; 0x8d
    e858:	stmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e85c:	bvs	6e8870 <EXEC_NAME@@Base+0x6c2868>
    e860:	ldrmi	fp, [r8, -r3, lsl #2]
    e864:			; <UNDEFINED> instruction: 0xf7ff2126
    e868:	svclt	0x0000b99f
    e86c:	push	{r0, r1, r2, r5, r8, r9, fp, lr}
    e870:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    e874:	ldrmi	r4, [r4], -r6, lsr #26
    e878:	adclt	r6, r7, r7, lsl #16
    e87c:	ldmibvs	fp!, {r0, r2, r3, r4, r6, r8, fp, ip, lr}^
    e880:	eorls	r6, r5, #2752512	; 0x2a0000
    e884:	eorsle	r2, sl, r0, lsl #22
    e888:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    e88c:	strmi	r2, [r6], -r8, ror #4
    e890:	strbmi	r4, [r0], -r9, lsl #13
    e894:			; <UNDEFINED> instruction: 0xf7f42100
    e898:	ldmib	r4, {r2, r3, r7, sl, fp, sp, lr, pc}^
    e89c:	ldmib	r4, {r0, r1, r4, r8, r9, sp}^
    e8a0:			; <UNDEFINED> instruction: 0x6c61ab04
    e8a4:	andsls	r6, r0, #160, 22	; 0x28000
    e8a8:	stmib	sp, {r1, r5, r7, r9, fp, sp, lr}^
    e8ac:			; <UNDEFINED> instruction: 0xf8d4ab16
    e8b0:	mrsls	sl, (UNDEF: 14)
    e8b4:	bvs	873500 <EXEC_NAME@@Base+0x84d4f8>
    e8b8:	stmib	sp, {r0, r1, r5, r6, r7, r8, r9, fp, sp, lr}^
    e8bc:			; <UNDEFINED> instruction: 0xf01a021d
    e8c0:	tstls	ip, r0, asr #32
    e8c4:	tstle	lr, pc, lsl r3
    e8c8:			; <UNDEFINED> instruction: 0xf02a9000
    e8cc:	ldmibvs	ip!, {r6, r8, r9}^
    e8d0:	strbmi	r4, [r9], -r2, asr #12
    e8d4:			; <UNDEFINED> instruction: 0x47a04630
    e8d8:	stmdavs	fp!, {r0, r2, r5, r9, fp, ip, pc}
    e8dc:			; <UNDEFINED> instruction: 0xd112429a
    e8e0:	pop	{r0, r1, r2, r5, ip, sp, pc}
    e8e4:	blge	b28ac <EXEC_NAME@@Base+0x8c8a4>
    e8e8:	tstcs	r0, r0, lsr #4
    e8ec:			; <UNDEFINED> instruction: 0xf7f44618
    e8f0:	ldmib	r4, {r5, r6, sl, fp, sp, lr, pc}^
    e8f4:	andls	r2, r6, #-2147483648	; 0x80000000
    e8f8:	tstls	r7, r3, lsl #4
    e8fc:			; <UNDEFINED> instruction: 0x2126e7e4
    e900:			; <UNDEFINED> instruction: 0xf952f7ff
    e904:			; <UNDEFINED> instruction: 0xf7f4e7e8
    e908:	svclt	0x0000eaae
    e90c:	andeq	r7, r1, r2, asr r4
    e910:	andeq	r0, r0, ip, ror #5
    e914:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    e918:	andcs	fp, r0, #-1073741822	; 0xc0000002
    e91c:			; <UNDEFINED> instruction: 0x21264718
    e920:	stmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e924:	ldmdbvs	fp, {r0, r1, fp, sp, lr}
    e928:	ldrmi	fp, [r8, -r3, lsl #2]
    e92c:			; <UNDEFINED> instruction: 0xf7ff2126
    e930:	svclt	0x0000b93b
    e934:	ldrlt	r2, [r0, #-512]	; 0xfffffe00
    e938:			; <UNDEFINED> instruction: 0x46044611
    e93c:			; <UNDEFINED> instruction: 0xf0016bc0
    e940:			; <UNDEFINED> instruction: 0x4620f873
    e944:			; <UNDEFINED> instruction: 0x4010e8bd
    e948:	svclt	0x002ef7fe
    e94c:	ldmdbvs	fp, {r0, r1, fp, sp, lr}^
    e950:	ldmdavs	r2, {r0, r1, r3, r8, ip, sp, pc}
    e954:			; <UNDEFINED> instruction: 0xf7ff4718
    e958:	svclt	0x0000bfed
    e95c:	bmi	6e15cc <EXEC_NAME@@Base+0x6bb5c4>
    e960:	ldrblt	r4, [r0, #1147]!	; 0x47b
    e964:	ldmpl	lr, {r0, r1, r2, r3, r9, sl, lr}
    e968:	stmdavs	r9, {r0, r1, r2, r5, r7, ip, sp, pc}
    e96c:	ldmdavs	r3!, {r0, r2, r9, sl, lr}
    e970:	stmdblt	r1!, {r0, r2, r5, r8, r9, ip, pc}
    e974:			; <UNDEFINED> instruction: 0xf8d36803
    e978:	blcs	dac10 <EXEC_NAME@@Base+0xb4c08>
    e97c:			; <UNDEFINED> instruction: 0x466cd91e
    e980:	strtmi	r2, [r0], -r0, lsl #5
    e984:			; <UNDEFINED> instruction: 0xf7f42100
    e988:			; <UNDEFINED> instruction: 0x4620ec14
    e98c:			; <UNDEFINED> instruction: 0xf7fe4639
    e990:	stmdavs	pc!, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    e994:	movwcs	r4, #9768	; 0x2628
    e998:	tstcs	r0, r1, lsr #20
    e99c:	ldrdpl	pc, [r4], r7	; <UNPREDICTABLE>
    e9a0:	cfstrscs	mvf9, [fp, #-140]	; 0xffffff74
    e9a4:	strcs	fp, [r0], #3980	; 0xf8c
    e9a8:	strtls	r2, [r4], #-1144	; 0xfffffb88
    e9ac:			; <UNDEFINED> instruction: 0xff24f7fe
    e9b0:	ldmdavs	r3!, {r0, r2, r5, r9, fp, ip, pc}
    e9b4:			; <UNDEFINED> instruction: 0xd105429a
    e9b8:	ldcllt	0, cr11, [r0, #156]!	; 0x9c
    e9bc:			; <UNDEFINED> instruction: 0xf7ff2102
    e9c0:	udf	#24451	; 0x5f83
    e9c4:	b	13cc99c <EXEC_NAME@@Base+0x13a6994>
    e9c8:	andeq	r7, r1, r4, ror #6
    e9cc:	andeq	r0, r0, ip, ror #5
    e9d0:	push	{r1, r2, r3, r5, r8, r9, fp, lr}
    e9d4:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    e9d8:	adclt	r4, sl, sp, lsr #26
    e9dc:			; <UNDEFINED> instruction: 0x46064617
    e9e0:	addscs	r4, r0, #108, 12	; 0x6c00000
    e9e4:	pkhtbmi	r5, r8, sp, asr #18
    e9e8:	tstcs	r0, r0, lsr #12
    e9ec:			; <UNDEFINED> instruction: 0x9329682b
    e9f0:	bl	ff7cc9c8 <EXEC_NAME@@Base+0xff7a69c0>
    e9f4:	strtmi	r4, [r0], -r1, asr #12
    e9f8:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
    e9fc:	blvc	e68ad0 <EXEC_NAME@@Base+0xe42ac8>
    ea00:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
    ea04:	ldmib	r7, {r0, r1, r3, r8, r9, fp, sp}^
    ea08:	stmdale	r1!, {r2, r8, r9, sp}
    ea0c:	stmib	sp, {r3, r6, r7, r8, r9, sl}^
    ea10:			; <UNDEFINED> instruction: 0x4630231e
    ea14:	svclt	0x0048aa25
    ea18:	strtls	r9, [r7], #-2848	; 0xfffff4e0
    ea1c:	streq	pc, [r8], #79	; 0x4f
    ea20:			; <UNDEFINED> instruction: 0xf043bf48
    ea24:	strtls	r0, [r8], #-769	; 0xfffffcff
    ea28:			; <UNDEFINED> instruction: 0x9320bf48
    ea2c:			; <UNDEFINED> instruction: 0xf04f0789
    ea30:	svclt	0x00420100
    ea34:			; <UNDEFINED> instruction: 0xf0439b20
    ea38:			; <UNDEFINED> instruction: 0x93200302
    ea3c:			; <UNDEFINED> instruction: 0xf7fe2302
    ea40:	bls	a8e5b4 <EXEC_NAME@@Base+0xa685ac>
    ea44:	addsmi	r6, sl, #2818048	; 0x2b0000
    ea48:	eorlt	sp, sl, lr, lsl r1
    ea4c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ea50:			; <UNDEFINED> instruction: 0x2320e9cd
    ea54:	ldrtmi	r0, [r0], -sl, asr #15
    ea58:	svclt	0x0048aa25
    ea5c:	strtls	r9, [r7], #-2850	; 0xfffff4de
    ea60:	ldreq	pc, [r0], #79	; 0x4f
    ea64:			; <UNDEFINED> instruction: 0xf043bf48
    ea68:	strtls	r0, [r8], #-769	; 0xfffffcff
    ea6c:			; <UNDEFINED> instruction: 0x9322bf48
    ea70:			; <UNDEFINED> instruction: 0xf04f078b
    ea74:	svclt	0x00420100
    ea78:			; <UNDEFINED> instruction: 0xf0439b22
    ea7c:			; <UNDEFINED> instruction: 0x93220302
    ea80:			; <UNDEFINED> instruction: 0xf7fe2302
    ea84:			; <UNDEFINED> instruction: 0xe7dcfeb9
    ea88:	stmib	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ea8c:	andeq	r7, r1, lr, ror #5
    ea90:	andeq	r0, r0, ip, ror #5
    ea94:	mvnsmi	lr, sp, lsr #18
    ea98:	sfm	f2, 4, [sp, #-368]!	; 0xfffffe90
    ea9c:	strmi	r8, [r6], -r2, lsl #22
    eaa0:			; <UNDEFINED> instruction: 0x460c4b51
    eaa4:	tstcs	r0, r1, asr sp
    eaa8:	mrc	4, 5, r4, cr0, cr11, {3}
    eaac:	adclt	r8, r0, r0, asr #22
    eab0:	andhi	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    eab4:			; <UNDEFINED> instruction: 0xf8d8a803
    eab8:	tstls	pc, #0
    eabc:	bl	1e4ca94 <EXEC_NAME@@Base+0x1e26a8c>
    eac0:	bleq	110a144 <EXEC_NAME@@Base+0x10e413c>
    eac4:	blhi	ff04a59c <EXEC_NAME@@Base+0xff024594>
    eac8:	blx	44a694 <EXEC_NAME@@Base+0x42468c>
    eacc:	mrc	12, 5, sp, cr5, cr7, {3}
    ead0:	vsqrt.f64	d24, d0
    ead4:	strbtle	pc, [r7], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    ead8:	bleq	ff24a5d0 <EXEC_NAME@@Base+0xff2245c8>
    eadc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eae0:	stc	3, cr9, [sp, #4]
    eae4:	strbtle	r0, [r3], #-2560	; 0xfffff600
    eae8:	bleq	104a5d0 <EXEC_NAME@@Base+0x10245c8>
    eaec:	blhi	104a3d4 <EXEC_NAME@@Base+0x10243cc>
    eaf0:	blhi	ff04a5cc <EXEC_NAME@@Base+0xff0245c4>
    eaf4:	blx	44a6c0 <EXEC_NAME@@Base+0x4246b8>
    eaf8:	cfldrs	mvf13, [pc, #360]	; ec68 <ntfs_check_empty_dir@plt+0xb7bc>
    eafc:	vmov.u16	r7, d4[2]
    eb00:	vsqrt.f64	d24, d7
    eb04:	ble	158d34c <EXEC_NAME@@Base+0x1567344>
    eb08:	bleq	d8a18c <EXEC_NAME@@Base+0xd64184>
    eb0c:	blhi	4a3b4 <EXEC_NAME@@Base+0x243ac>
    eb10:	blvc	ff24a708 <EXEC_NAME@@Base+0xff224700>
    eb14:	bcs	fe44a378 <EXEC_NAME@@Base+0xfe424370>
    eb18:			; <UNDEFINED> instruction: 0x46306833
    eb1c:	stmdbvs	r1!, {r1, r2, r5, r7, sl, fp, sp, lr}
    eb20:	ldrdpl	pc, [r4], r3	; <UNPREDICTABLE>
    eb24:	ldrbne	r2, [r7, r2, lsl #6]!
    eb28:	strvs	lr, [sl, -sp, asr #19]
    eb2c:	stccs	13, cr6, [fp, #-152]	; 0xffffff68
    eb30:	tstls	r3, r5, lsr #20
    eb34:			; <UNDEFINED> instruction: 0xf04fbf88
    eb38:	b	13d1ce0 <EXEC_NAME@@Base+0x13abcd8>
    eb3c:	stmib	sp, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
    eb40:	stcvs	7, cr6, [r6, #48]!	; 0x30
    eb44:			; <UNDEFINED> instruction: 0xf04fbf98
    eb48:	stmdbvs	r1!, {r5, r6, sl, fp}^
    eb4c:			; <UNDEFINED> instruction: 0x17f79517
    eb50:	strvs	lr, [lr, -sp, asr #19]
    eb54:			; <UNDEFINED> instruction: 0x6718e9d4
    eb58:	andls	r6, r2, #58624	; 0xe500
    eb5c:	stmib	sp, {r0, r1, r3, r4, r9, fp, sp, pc}^
    eb60:	ldmib	r4, {r2, r8, r9, sl, sp, lr}^
    eb64:	tstls	r4, r6, lsl #12
    eb68:	ldrls	r2, [r0, #-256]	; 0xffffff00
    eb6c:	ldrvc	lr, [r5], -sp, asr #19
    eb70:			; <UNDEFINED> instruction: 0x670ce9d4
    eb74:	strvs	lr, [r6, -sp, asr #19]
    eb78:			; <UNDEFINED> instruction: 0x6710e9d4
    eb7c:	strvs	lr, [r8, -sp, asr #19]
    eb80:	stclvs	6, cr4, [r7, #-440]!	; 0xfffffe48
    eb84:	ldrls	r6, [sp], -r4, ror #27
    eb88:	ldrvc	lr, [r1], #-2509	; 0xfffff633
    eb8c:	rsbsgt	pc, r8, sp, asr #17
    eb90:	mrc2	7, 1, pc, cr2, cr14, {7}
    eb94:			; <UNDEFINED> instruction: 0xf8d89a1f
    eb98:	addsmi	r3, sl, #0
    eb9c:	eorlt	sp, r0, r5, lsl r1
    eba0:	blhi	c9e9c <EXEC_NAME@@Base+0xa3e94>
    eba4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    eba8:	movwcs	r2, #512	; 0x200
    ebac:	movwcs	lr, #2509	; 0x9cd
    ebb0:	ldr	r2, [r1, r0, lsl #4]!
    ebb4:	rscsne	pc, pc, #76, 12	; 0x4c00000
    ebb8:	addscc	pc, sl, #204472320	; 0xc300000
    ebbc:			; <UNDEFINED> instruction: 0xf04fe7ac
    ebc0:	movwcs	r3, #767	; 0x2ff
    ebc4:	movwcs	lr, #2509	; 0x9cd
    ebc8:			; <UNDEFINED> instruction: 0xf7f4e790
    ebcc:	svclt	0x0000e94c
    ebd0:			; <UNDEFINED> instruction: 0xffe00000
    ebd4:	strdmi	pc, [pc, #255]	; ecdb <ntfs_check_empty_dir@plt+0xb82f>
    ebd8:			; <UNDEFINED> instruction: 0xff768fa1
    ebdc:	svccc	0x00efffff
    ebe0:	andeq	r0, r0, r0
    ebe4:	bicmi	ip, sp, r5, ror #26
    ebe8:	andeq	r7, r1, ip, lsl r2
    ebec:	andeq	r0, r0, ip, ror #5
    ebf0:	bmi	421834 <EXEC_NAME@@Base+0x3fb82c>
    ebf4:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    ebf8:	ldmpl	ip, {r1, r2, r7, ip, sp, pc}
    ebfc:	strmi	r4, [r8], -r6, lsl #12
    ec00:	stmdavs	r3!, {r0, r2, r3, r9, sl, lr}
    ec04:			; <UNDEFINED> instruction: 0xf7f49305
    ec08:	movwcs	lr, #6772	; 0x1a74
    ec0c:	movwcs	fp, #8464	; 0x2110
    ec10:	andls	r9, r4, r3, lsl #10
    ec14:	ldrtmi	sl, [r0], -r1, lsl #20
    ec18:			; <UNDEFINED> instruction: 0xf7fe2100
    ec1c:	bls	18e3d8 <EXEC_NAME@@Base+0x1683d0>
    ec20:	addsmi	r6, sl, #2293760	; 0x230000
    ec24:	andlt	sp, r6, r1, lsl #2
    ec28:			; <UNDEFINED> instruction: 0xf7f4bd70
    ec2c:	svclt	0x0000e91c
    ec30:	ldrdeq	r7, [r1], -r0
    ec34:	andeq	r0, r0, ip, ror #5
    ec38:	bmi	62189c <EXEC_NAME@@Base+0x5fb894>
    ec3c:	ldrblt	r4, [r0, #1147]!	; 0x47b
    ec40:	ldmpl	ip, {r0, r1, r3, r7, ip, sp, pc}
    ec44:	ldmib	r1, {r9, sp}^
    ec48:	strbtmi	r6, [sp], -r4, lsl #14
    ec4c:	stmdavs	r3!, {r0, r3, r8, r9, fp, ip, sp, lr}
    ec50:	andls	r9, r3, #536870912	; 0x20000000
    ec54:	movwls	r0, #38858	; 0x97ca
    ec58:	svclt	0x0044aa05
    ec5c:	movwls	r2, #8961	; 0x2301
    ec60:			; <UNDEFINED> instruction: 0xf04f078b
    ec64:	strls	r0, [r7, #-256]	; 0xffffff00
    ec68:	ldreq	pc, [r0, #-79]	; 0xffffffb1
    ec6c:	blls	be994 <EXEC_NAME@@Base+0x9898c>
    ec70:	strvs	lr, [r0, -sp, asr #19]
    ec74:			; <UNDEFINED> instruction: 0xf043bf48
    ec78:	strls	r0, [r8, #-770]	; 0xfffffcfe
    ec7c:	movwls	fp, #12104	; 0x2f48
    ec80:			; <UNDEFINED> instruction: 0xf7fe2302
    ec84:	bls	28e370 <EXEC_NAME@@Base+0x268368>
    ec88:	addsmi	r6, sl, #2293760	; 0x230000
    ec8c:	andlt	sp, fp, r1, lsl #2
    ec90:			; <UNDEFINED> instruction: 0xf7f4bdf0
    ec94:	svclt	0x0000e8e8
    ec98:	andeq	r7, r1, r8, lsl #1
    ec9c:	andeq	r0, r0, ip, ror #5
    eca0:	ldrblt	r4, [r0, #2833]!	; 0xb11
    eca4:	cfldrsmi	mvf4, [r1, #-492]	; 0xfffffe14
    eca8:	ldmdavs	r6, {r0, r1, r3, r7, ip, sp, pc}
    ecac:	strbtmi	r2, [sl], -r0, lsl #8
    ecb0:	stmdavs	r3, {r0, r2, r3, r4, r6, r8, fp, ip, lr}
    ecb4:	stmdavs	pc!, {r9, sl, ip, pc}	; <UNPREDICTABLE>
    ecb8:	strls	r6, [r2], #-3486	; 0xfffff262
    ecbc:	strls	r9, [r1], #-1801	; 0xfffff8f7
    ecc0:	strmi	lr, [r3], #-2509	; 0xfffff633
    ecc4:	strmi	lr, [r5], #-2509	; 0xfffff633
    ecc8:	teqlt	r6, r7, lsl #8
    eccc:	bls	260b94 <EXEC_NAME@@Base+0x23ab8c>
    ecd0:	addsmi	r6, sl, #2818048	; 0x2b0000
    ecd4:	andlt	sp, fp, r5, lsl #2
    ecd8:			; <UNDEFINED> instruction: 0x4611bdf0
    ecdc:			; <UNDEFINED> instruction: 0xffacf7ff
    ece0:			; <UNDEFINED> instruction: 0xf7f4e7f5
    ece4:	svclt	0x0000e8c0
    ece8:	andeq	r7, r1, r0, lsr #32
    ecec:	andeq	r0, r0, ip, ror #5
    ecf0:	ldrblt	r4, [r0, #2833]!	; 0xb11
    ecf4:	cfldrsmi	mvf4, [r1, #-492]	; 0xfffffe14
    ecf8:	ldmdavs	r6, {r0, r1, r3, r7, ip, sp, pc}
    ecfc:	strbtmi	r2, [sl], -r0, lsl #8
    ed00:	stmdavs	r3, {r0, r2, r3, r4, r6, r8, fp, ip, lr}
    ed04:	stmdavs	pc!, {r9, sl, ip, pc}	; <UNPREDICTABLE>
    ed08:	strls	r6, [r2], #-3102	; 0xfffff3e2
    ed0c:	strls	r9, [r1], #-1801	; 0xfffff8f7
    ed10:	strmi	lr, [r3], #-2509	; 0xfffff633
    ed14:	strmi	lr, [r5], #-2509	; 0xfffff633
    ed18:	teqlt	r6, r7, lsl #8
    ed1c:	bls	260be4 <EXEC_NAME@@Base+0x23abdc>
    ed20:	addsmi	r6, sl, #2818048	; 0x2b0000
    ed24:	andlt	sp, fp, r5, lsl #2
    ed28:			; <UNDEFINED> instruction: 0x4611bdf0
    ed2c:			; <UNDEFINED> instruction: 0xff84f7ff
    ed30:			; <UNDEFINED> instruction: 0xf7f4e7f5
    ed34:	svclt	0x0000e898
    ed38:	ldrdeq	r6, [r1], -r0
    ed3c:	andeq	r0, r0, ip, ror #5
    ed40:	addlt	fp, r8, r0, ror r5
    ed44:	strcs	r4, [r0], -ip, lsl #24
    ed48:	movwcs	r4, #11532	; 0x2d0c
    ed4c:	bge	dff44 <EXEC_NAME@@Base+0xb9f3c>
    ed50:	stmib	sp, {r2, r5, r6, r8, fp, ip, lr}^
    ed54:	ldrtmi	r1, [r1], -r1, lsl #12
    ed58:	strls	sl, [r5], -r1, lsl #28
    ed5c:	strcs	r6, [r8], -r5, lsr #16
    ed60:	strls	r9, [r7, #-1542]	; 0xfffff9fa
    ed64:	stc2l	7, cr15, [r8, #-1016]	; 0xfffffc08
    ed68:	stmdavs	r3!, {r0, r1, r2, r9, fp, ip, pc}
    ed6c:			; <UNDEFINED> instruction: 0xd101429a
    ed70:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    ed74:	ldmda	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ed78:	andeq	r6, r1, r8, ror pc
    ed7c:	andeq	r0, r0, ip, ror #5
    ed80:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    ed84:	cfstrsmi	mvf4, [ip], {123}	; 0x7b
    ed88:	ldmdbpl	ip, {r1, r2, r7, ip, sp, pc}
    ed8c:	movwls	r6, #22563	; 0x5823
    ed90:	tstlt	r2, r1, lsl #6
    ed94:	tstls	r3, r2, lsl #6
    ed98:	bge	735b0 <EXEC_NAME@@Base+0x4d5a8>
    ed9c:			; <UNDEFINED> instruction: 0xf7fe2100
    eda0:	bls	18e254 <EXEC_NAME@@Base+0x16824c>
    eda4:	addsmi	r6, sl, #2293760	; 0x230000
    eda8:	andlt	sp, r6, r1, lsl #2
    edac:			; <UNDEFINED> instruction: 0xf7f4bd10
    edb0:	svclt	0x0000e85a
    edb4:	andeq	r6, r1, r0, asr #30
    edb8:	andeq	r0, r0, ip, ror #5
    edbc:	bmi	8a1a48 <EXEC_NAME@@Base+0x87ba40>
    edc0:	mvnsmi	lr, #737280	; 0xb4000
    edc4:			; <UNDEFINED> instruction: 0x460c447b
    edc8:	ldmpl	sp, {r0, fp, sp, lr}
    edcc:	stmdavs	r2!, {r0, r1, r3, r4, r7, ip, sp, pc}
    edd0:			; <UNDEFINED> instruction: 0xf8d12600
    edd4:	ldrls	r3, [r2], -r4, lsr #1
    edd8:	stmdavs	fp!, {r2, r8, r9, fp, sp}
    eddc:	svclt	0x0034920e
    ede0:	cmpcs	r0, r0, lsr r1
    ede4:	stmdavs	r3!, {r0, r3, r4, r8, r9, ip, pc}^
    ede8:	ldrtmi	r9, [r1], -r3, lsl #2
    edec:	ldrvs	lr, [r3], -sp, asr #19
    edf0:	ldrcc	lr, [r0], -sp, asr #19
    edf4:	movwcs	lr, #10708	; 0x29d4
    edf8:	ldrvs	lr, [r5], -sp, asr #19
    edfc:	stmib	sp, {r0, r1, r2, r4, r9, sl, ip, pc}^
    ee00:	ldmib	r4, {r2, r8, r9, sp}^
    ee04:	ldmib	r4, {r2, r8, r9, sp}^
    ee08:	ldmib	r4, {r3, r8, r9, sl, sp, lr}^
    ee0c:	stmib	sp, {r1, r2, r8, fp, pc}^
    ee10:	movwcs	r2, #8966	; 0x2306
    ee14:	stmib	sp, {r1, r5, r6, sl, fp, sp, lr}^
    ee18:	ldmib	r4, {r1, r3, r8, r9, sl, sp, lr}^
    ee1c:	stcge	7, cr6, [r4], {10}
    ee20:	strbtmi	r9, [sl], -pc, lsl #4
    ee24:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    ee28:	stmib	sp, {r1, sl, ip, pc}^
    ee2c:			; <UNDEFINED> instruction: 0xf7fe670c
    ee30:	bls	68e1c4 <EXEC_NAME@@Base+0x6681bc>
    ee34:	addsmi	r6, sl, #2818048	; 0x2b0000
    ee38:	andslt	sp, fp, r2, lsl #2
    ee3c:	mvnshi	lr, #12386304	; 0xbd0000
    ee40:	ldmda	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee44:	andeq	r6, r1, r0, lsl #30
    ee48:	andeq	r0, r0, ip, ror #5
    ee4c:	bmi	4a1a98 <EXEC_NAME@@Base+0x47ba90>
    ee50:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    ee54:	ldmpl	ip, {r1, r3, r4, r7, ip, sp, pc}
    ee58:	stmdavs	r2!, {r1, r2, fp, sp, lr}
    ee5c:	andsls	r6, r9, #2864	; 0xb30
    ee60:			; <UNDEFINED> instruction: 0x4798b133
    ee64:	stmdavs	r3!, {r0, r3, r4, r9, fp, ip, pc}
    ee68:			; <UNDEFINED> instruction: 0xd111429a
    ee6c:	ldcllt	0, cr11, [r0, #-104]!	; 0xffffff98
    ee70:	ldrmi	r4, [r9], -r5, lsl #12
    ee74:	stmdage	r1, {r2, r3, r4, r6, r9, sp}
    ee78:	ldmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee7c:	strbtmi	r4, [r9], -r8, lsr #12
    ee80:	andvc	pc, r0, #1325400064	; 0x4f000000
    ee84:	andls	r2, r0, #-67108861	; 0xfc000003
    ee88:			; <UNDEFINED> instruction: 0xf7ff9311
    ee8c:			; <UNDEFINED> instruction: 0xe7e9ff97
    ee90:	svc	0x00e8f7f3
    ee94:	andeq	r6, r1, r4, ror lr
    ee98:	andeq	r0, r0, ip, ror #5
    ee9c:	addlt	fp, r8, r0, ror r5
    eea0:	strcs	r4, [r0], -ip, lsl #24
    eea4:	movwcs	r4, #11532	; 0x2d0c
    eea8:	bge	e00a0 <EXEC_NAME@@Base+0xba098>
    eeac:	stmib	sp, {r2, r5, r6, r8, fp, ip, lr}^
    eeb0:	ldrtmi	r1, [r1], -r1, lsl #12
    eeb4:	strls	sl, [r5], -r1, lsl #28
    eeb8:	strcs	r6, [r8], -r5, lsr #16
    eebc:	strls	r9, [r7, #-1542]	; 0xfffff9fa
    eec0:	ldc2	7, cr15, [sl], {254}	; 0xfe
    eec4:	stmdavs	r3!, {r0, r1, r2, r9, fp, ip, pc}
    eec8:			; <UNDEFINED> instruction: 0xd101429a
    eecc:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    eed0:	svc	0x00c8f7f3
    eed4:	andeq	r6, r1, ip, lsl lr
    eed8:	andeq	r0, r0, ip, ror #5
    eedc:	movwcs	r4, #2590	; 0xa1e
    eee0:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    eee4:	addlt	r4, sp, sp, lsl sp
    eee8:			; <UNDEFINED> instruction: 0x6000f9b1
    eeec:	ldmdbpl	r5, {r2, r3, r5, r6, r9, sl, lr}^
    eef0:	strls	r2, [r4], -r2, lsl #28
    eef4:	stmdavs	sl!, {r0, r1, r5, r6, sp, lr}
    eef8:	adcvs	r9, r3, r0, lsl #6
    eefc:	rscvs	r9, r3, fp, lsl #4
    ef00:	ldmib	r1, {r1, r2, r3, ip, lr, pc}^
    ef04:	ldmib	r1, {r2, r8, r9, sl, sp, lr}^
    ef08:	b	159b718 <EXEC_NAME@@Base+0x1575710>
    ef0c:	stmib	sp, {r0, r1, r2, sl, fp}^
    ef10:	tstle	r5, r0, lsl #4
    ef14:	rscscc	pc, pc, #79	; 0x4f
    ef18:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    ef1c:	movwcs	lr, #10701	; 0x29cd
    ef20:	movwcs	r6, #10638	; 0x298e
    ef24:	tstcs	r0, r7, lsl #20
    ef28:	ldrcs	r9, [r8], #-1033	; 0xfffffbf7
    ef2c:	strls	r9, [sl], #-1541	; 0xfffff9fb
    ef30:	stc2l	7, cr15, [r2], #-1016	; 0xfffffc08
    ef34:	stmdavs	fp!, {r0, r1, r3, r9, fp, ip, pc}
    ef38:			; <UNDEFINED> instruction: 0xd10b429a
    ef3c:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    ef40:	bl	11d55b4 <EXEC_NAME@@Base+0x11af5ac>
    ef44:			; <UNDEFINED> instruction: 0xf1130202
    ef48:			; <UNDEFINED> instruction: 0xf14233ff
    ef4c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    ef50:	strb	r3, [r5, r2, lsl #4]!
    ef54:	svc	0x0086f7f3
    ef58:	andeq	r6, r1, r2, ror #27
    ef5c:	andeq	r0, r0, ip, ror #5
    ef60:	addlt	fp, r8, r0, ror r5
    ef64:	tstcs	r0, ip, lsl #26
    ef68:	strcs	r4, [r8], -ip, lsl #24
    ef6c:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    ef70:	movwcs	lr, #2509	; 0x9cd
    ef74:	strbtmi	r2, [sl], -r2, lsl #6
    ef78:	stmdavs	r5!, {r0, r2, r9, ip, pc}
    ef7c:	strls	sl, [r6], -r3, lsl #20
    ef80:			; <UNDEFINED> instruction: 0xf7fe9507
    ef84:	bls	20e070 <EXEC_NAME@@Base+0x1e8068>
    ef88:	addsmi	r6, sl, #2293760	; 0x230000
    ef8c:	andlt	sp, r8, r1, lsl #2
    ef90:			; <UNDEFINED> instruction: 0xf7f3bd70
    ef94:	svclt	0x0000ef68
    ef98:	andeq	r6, r1, r8, asr sp
    ef9c:	andeq	r0, r0, ip, ror #5
    efa0:	addlt	fp, ip, r0, ror r5
    efa4:	strcs	r4, [r0, #-3088]	; 0xfffff3f0
    efa8:	ldrbtmi	r4, [ip], #-3600	; 0xfffff1f0
    efac:	smlatbls	r1, r4, r9, r5
    efb0:	strls	sl, [r3, #-2305]	; 0xfffff6ff
    efb4:	strls	r6, [r2, #-2086]	; 0xfffff7da
    efb8:	ldrcs	r9, [r0, #-1284]	; 0xfffffafc
    efbc:	stmib	sp, {r0, r1, r3, r9, sl, ip, pc}^
    efc0:	cmnlt	fp, r7, lsl #10
    efc4:	andcs	r9, r3, #-1879048192	; 0x90000000
    efc8:	ldrmi	r9, [r3], -sl, lsl #6
    efcc:	bge	1573d4 <EXEC_NAME@@Base+0x1313cc>
    efd0:	ldc2	7, cr15, [r2], {254}	; 0xfe
    efd4:	stmdavs	r3!, {r0, r1, r3, r9, fp, ip, pc}
    efd8:			; <UNDEFINED> instruction: 0xd103429a
    efdc:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    efe0:	ldrb	r2, [r2, r2, lsl #4]!
    efe4:	svc	0x003ef7f3
    efe8:	andeq	r6, r1, sl, lsl sp
    efec:	andeq	r0, r0, ip, ror #5
    eff0:			; <UNDEFINED> instruction: 0xf8d36803
    eff4:			; <UNDEFINED> instruction: 0x47700098
    eff8:	ldrbmi	r3, [r0, -ip, lsr #32]!
    effc:			; <UNDEFINED> instruction: 0xf100b5f8
    f000:			; <UNDEFINED> instruction: 0x46040614
    f004:	ldrtmi	r4, [r0], -sp, lsl #12
    f008:			; <UNDEFINED> instruction: 0xf7f34617
    f00c:	stcvs	14, cr14, [r3], #-864	; 0xfffffca0
    f010:	ldrpl	lr, [r2, -r4, asr #19]
    f014:	svclt	0x00182b00
    f018:	andle	r2, r2, r0, lsl #26
    f01c:			; <UNDEFINED> instruction: 0x46204639
    f020:	ldrtmi	r4, [r0], -r8, lsr #15
    f024:	ldrhtmi	lr, [r8], #141	; 0x8d
    f028:	mrclt	7, 0, APSR_nzcv, cr6, cr3, {7}
    f02c:			; <UNDEFINED> instruction: 0x4604b510
    f030:			; <UNDEFINED> instruction: 0xf5006800
    f034:			; <UNDEFINED> instruction: 0xf7f370e8
    f038:	stmdavs	r0!, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
    f03c:			; <UNDEFINED> instruction: 0xf5006c24
    f040:			; <UNDEFINED> instruction: 0xf7f370e8
    f044:	strtmi	lr, [r0], -ip, lsl #28
    f048:	svclt	0x0000bd10
    f04c:	ldrbmi	lr, [r0, sp, lsr #18]!
    f050:	ldcmi	6, cr4, [fp, #-552]!	; 0xfffffdd8
    f054:	ldcmi	0, cr11, [fp], #-536	; 0xfffffde8
    f058:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    f05c:	bmi	ea0ac8 <EXEC_NAME@@Base+0xe7aac0>
    f060:	stmdbpl	pc!, {r2, r3, r7, r9, sl, fp, sp}	; <UNPREDICTABLE>
    f064:	blmi	e60a6c <EXEC_NAME@@Base+0xe3aa64>
    f068:	andls	r4, r1, #2046820352	; 0x7a000000
    f06c:	andeq	pc, r0, #79	; 0x4f
    f070:	ldrbtmi	r6, [fp], #-2105	; 0xfffff7c7
    f074:	movwls	r9, #16899	; 0x4203
    f078:	andls	r9, r2, #1073741825	; 0x40000001
    f07c:	vst2.16	{d29-d30}, [pc], r3
    f080:	strdcs	r7, [r1], -r8
    f084:	ldcl	7, cr15, [r0, #972]!	; 0x3cc
    f088:	stmdacs	r0, {r2, r9, sl, lr}
    f08c:			; <UNDEFINED> instruction: 0xf500d04b
    f090:			; <UNDEFINED> instruction: 0xf04f7290
    f094:			; <UNDEFINED> instruction: 0xf8c031ff
    f098:	movwcs	r2, #4464	; 0x1170
    f09c:	adcne	pc, ip, r0, asr #17
    f0a0:	adccc	pc, r8, r0, asr #17
    f0a4:			; <UNDEFINED> instruction: 0x73bcf500
    f0a8:	adcsne	pc, r0, r0, asr #17
    f0ac:			; <UNDEFINED> instruction: 0xf8c42100
    f0b0:			; <UNDEFINED> instruction: 0xf5002174
    f0b4:	stmib	r4, {r3, r5, r6, r7, ip, sp, lr}^
    f0b8:			; <UNDEFINED> instruction: 0xf7f33372
    f0bc:	blmi	94ab54 <EXEC_NAME@@Base+0x924b4c>
    f0c0:	strbmi	r4, [r0], -r4, lsr #20
    f0c4:			; <UNDEFINED> instruction: 0x4621447b
    f0c8:			; <UNDEFINED> instruction: 0xf000447a
    f0cc:	andcc	pc, r1, r7, lsl #22
    f0d0:	ldrbmi	sp, [r1], -r4, lsr #32
    f0d4:	vst1.8	{d20-d22}, [pc :256], r2
    f0d8:			; <UNDEFINED> instruction: 0xf10473f4
    f0dc:			; <UNDEFINED> instruction: 0xf7f30008
    f0e0:			; <UNDEFINED> instruction: 0xf7f3ef42
    f0e4:			; <UNDEFINED> instruction: 0xf8c4ee34
    f0e8:			; <UNDEFINED> instruction: 0x46219098
    f0ec:	addseq	pc, ip, r4, asr #17
    f0f0:			; <UNDEFINED> instruction: 0xf000a801
    f0f4:	orrlt	pc, r8, r3, asr #23
    f0f8:	ldmdavs	fp!, {r0, r2, r9, fp, ip, pc}
    f0fc:			; <UNDEFINED> instruction: 0xd11d429a
    f100:	pop	{r1, r2, ip, sp, pc}
    f104:	blmi	5310cc <EXEC_NAME@@Base+0x50b0c4>
    f108:	ldmdami	r4, {r0, r2, r3, r4, r5, r9, sp}
    f10c:	strcs	r2, [ip], r1, lsl #2
    f110:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    f114:			; <UNDEFINED> instruction: 0xf7f3681b
    f118:	ldr	lr, [r0, lr, lsr #30]!
    f11c:			; <UNDEFINED> instruction: 0xf7f34620
    f120:	andcs	lr, r0, r0, lsr lr
    f124:	blmi	3490cc <EXEC_NAME@@Base+0x3230c4>
    f128:	stmdami	sp, {r0, r2, r5, r9, sp}
    f12c:	stmiapl	fp!, {r0, r8, sp}^
    f130:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    f134:	svc	0x001ef7f3
    f138:	ldrb	r4, [sp, r0, lsr #12]
    f13c:	mrc	7, 4, APSR_nzcv, cr2, cr3, {7}
    f140:	andeq	r6, r1, sl, ror #24
    f144:	andeq	r0, r0, ip, ror #5
    f148:			; <UNDEFINED> instruction: 0xffffeb71
    f14c:			; <UNDEFINED> instruction: 0xffffe8ab
    f150:			; <UNDEFINED> instruction: 0xffffe885
    f154:	andeq	r6, r1, r4, ror #31
    f158:	andeq	r0, r0, r4, lsl #6
    f15c:	andeq	r4, r0, r6, ror #17
    f160:	andeq	r4, r0, r8, lsr #8
    f164:	mvnsmi	lr, #737280	; 0xb4000
    f168:	suble	r2, r0, r0, lsl #16
    f16c:	stccs	8, cr6, [r0], {4}
    f170:			; <UNDEFINED> instruction: 0x4606d039
    f174:	ldrmi	r4, [r0], r8, lsl #12
    f178:			; <UNDEFINED> instruction: 0xf7f3460f
    f17c:	selmi	lr, r1, sl
    f180:	strcc	lr, [ip], -r3
    f184:	ldmdavs	r4!, {r5, ip, lr, pc}
    f188:	teqcs	sp, ip, ror #6
    f18c:			; <UNDEFINED> instruction: 0xf7f34620
    f190:	strhlt	lr, [r0, #252]!	; 0xfc
    f194:	blcs	96d2a8 <EXEC_NAME@@Base+0x9472a0>
    f198:	blcs	3ee00 <EXEC_NAME@@Base+0x18df8>
    f19c:	stmdavc	r3, {r2, r3, r8, ip, lr, pc}
    f1a0:	blcs	f55dbc <EXEC_NAME@@Base+0xf2fdb4>
    f1a4:	stclne	15, cr11, [sl], #-48	; 0xffffffd0
    f1a8:	ldrmi	r4, [r1, #1578]	; 0x62a
    f1ac:	strtmi	sp, [r1], -r4, lsl #22
    f1b0:			; <UNDEFINED> instruction: 0xf7f44638
    f1b4:	orrlt	lr, r8, ip, lsr #18
    f1b8:	ldrtmi	r4, [r9], -r0, lsr #12
    f1bc:	stc	7, cr15, [r4, #972]	; 0x3cc
    f1c0:	bicsle	r2, lr, r0, lsl #16
    f1c4:	andeq	pc, r0, r8, asr #17
    f1c8:	pop	{r4, r5, r9, sl, lr}
    f1cc:	strdcs	r8, [r0, -r8]!	; <UNPREDICTABLE>
    f1d0:			; <UNDEFINED> instruction: 0xf7f34620
    f1d4:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    f1d8:	ldrb	sp, [fp, lr, ror #1]
    f1dc:	andpl	pc, r0, r8, asr #17
    f1e0:	pop	{r4, r5, r9, sl, lr}
    f1e4:			; <UNDEFINED> instruction: 0x462683f8
    f1e8:	pop	{r4, r5, r9, sl, lr}
    f1ec:			; <UNDEFINED> instruction: 0x460683f8
    f1f0:	svclt	0x0000e7ea
    f1f4:	ldrlt	fp, [r8, #-456]!	; 0xfffffe38
    f1f8:	stmdavs	r0, {r2, r9, sl, lr}^
    f1fc:	stmiavs	r3!, {r7, r8, ip, sp, pc}
    f200:	stmdavs	r3!, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    f204:	vstrle	d2, [r9, #-0]
    f208:			; <UNDEFINED> instruction: 0xf8502500
    f20c:	strcc	r0, [r1, #-37]	; 0xffffffdb
    f210:	ldc	7, cr15, [r6, #972]!	; 0x3cc
    f214:	ldrdcc	lr, [r0], -r4
    f218:	lfmle	f4, 2, [r6], #684	; 0x2ac
    f21c:	ldc	7, cr15, [r0, #972]!	; 0x3cc
    f220:	stmib	r4, {r8, r9, sp}^
    f224:	adcvs	r3, r3, r0, lsl #6
    f228:			; <UNDEFINED> instruction: 0x4770bd38
    f22c:			; <UNDEFINED> instruction: 0x4604b5f8
    f230:	strmi	r6, [pc], -r0, asr #16
    f234:	ldrbtmi	r4, [lr], #-3609	; 0xfffff1e7
    f238:	stmiavs	r3!, {r3, r8, ip, sp, pc}
    f23c:	stmdavs	r1!, {r0, r1, r3, r5, r8, r9, ip, sp, pc}
    f240:	addeq	r3, r9, r2, lsl #2
    f244:	mrc	7, 1, APSR_nzcv, cr2, cr3, {7}
    f248:	orrslt	r4, r0, r5, lsl #12
    f24c:			; <UNDEFINED> instruction: 0xf7f34638
    f250:			; <UNDEFINED> instruction: 0x4601edfe
    f254:	stmdavs	r3!, {r3, r5, r6, r8, ip, sp, pc}
    f258:	rsbvs	r2, r5, r0, lsl #4
    f25c:	mrrcne	6, 1, r4, lr, cr0
    f260:	strcs	r6, [r1], -r6, lsr #32
    f264:	bl	167504 <EXEC_NAME@@Base+0x1414fc>
    f268:			; <UNDEFINED> instruction: 0xf8450483
    f26c:	rsbvs	r1, r2, r3, lsr #32
    f270:	blmi	2fea58 <EXEC_NAME@@Base+0x2d8a50>
    f274:	stmdami	fp, {r0, r1, r2, r3, r4, r9, sp}
    f278:	ldmpl	r3!, {r0, r8, sp}^
    f27c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    f280:	mrc	7, 3, APSR_nzcv, cr8, cr3, {7}
    f284:	rscscc	pc, pc, pc, asr #32
    f288:	blmi	1fea70 <EXEC_NAME@@Base+0x1d8a68>
    f28c:	stmdbmi	r7, {r0, r1, r2, r4, r5, r9, sp}
    f290:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    f294:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f298:	stmia	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f29c:	andeq	r6, r1, lr, lsl #21
    f2a0:	andeq	r0, r0, r4, lsl #6
    f2a4:	andeq	r4, r0, r4, lsl #6
    f2a8:	andeq	r4, r0, sl, asr #18
    f2ac:	andeq	r4, r0, r4, lsl #19
    f2b0:	andeq	r4, r0, lr, lsl #19
    f2b4:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    f2b8:	blle	85fcec <EXEC_NAME@@Base+0x839ce4>
    f2bc:	ldrmi	r4, [r1], -ip, lsl #12
    f2c0:			; <UNDEFINED> instruction: 0xf7ff4605
    f2c4:	mcrrne	15, 11, pc, r3, cr3	; <UNPREDICTABLE>
    f2c8:	stmdavs	fp!, {r0, r2, ip, lr, pc}
    f2cc:	adcmi	r1, r2, #1440	; 0x5a0
    f2d0:	andcs	fp, r0, r8, lsl #30
    f2d4:	ldfltp	f5, [r0, #-0]
    f2d8:	blne	696460 <EXEC_NAME@@Base+0x670458>
    f2dc:	stmdavs	ip!, {r0, r9, fp, ip, sp}^
    f2e0:			; <UNDEFINED> instruction: 0xf1030080
    f2e4:	svcne	0x00064380
    f2e8:	stmibne	r1!, {r0, r8, r9, fp, ip, sp}
    f2ec:	strtmi	r0, [r0], #-146	; 0xffffff6e
    f2f0:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    f2f4:	ldc	7, cr15, [r0, #-972]!	; 0xfffffc34
    f2f8:	andcs	r6, r0, fp, ror #16
    f2fc:	ldflte	f5, [r0, #-624]!	; 0xfffffd90
    f300:	subcs	r4, r7, #4, 22	; 0x1000
    f304:	stmdami	r5, {r2, r8, fp, lr}
    f308:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f30c:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    f310:	stmia	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f314:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    f318:	andeq	r4, r0, lr, lsl #18
    f31c:	andeq	r4, r0, r6, lsr r9
    f320:	mvnsmi	lr, sp, lsr #18
    f324:	stmdavs	r4, {r0, r2, r9, sl, lr}
    f328:	svcmi	0x0019460e
    f32c:	biclt	r4, r4, pc, ror r4
    f330:			; <UNDEFINED> instruction: 0xf7f34620
    f334:	pkhtbmi	lr, r0, lr, asr #29
    f338:			; <UNDEFINED> instruction: 0xf7f34630
    f33c:	bl	4aeac <EXEC_NAME@@Base+0x24ea4>
    f340:	strtmi	r0, [r0], -r8, lsl #2
    f344:			; <UNDEFINED> instruction: 0xf7f33102
    f348:			; <UNDEFINED> instruction: 0x4604edb2
    f34c:			; <UNDEFINED> instruction: 0xf108b190
    f350:			; <UNDEFINED> instruction: 0x232c0001
    f354:	strtmi	r4, [r0], #-1585	; 0xfffff9cf
    f358:	andcc	pc, r8, r4, lsl #16
    f35c:	mcr	7, 1, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    f360:	strmi	lr, [r8], -r4
    f364:	ldcl	7, cr15, [r2, #-972]!	; 0xfffffc34
    f368:	tstlt	r8, r4, lsl #12
    f36c:	eorvs	r2, ip, r0
    f370:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f374:	andscs	r4, pc, #7168	; 0x1c00
    f378:	tstcs	r1, r7, lsl #16
    f37c:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    f380:			; <UNDEFINED> instruction: 0xf7f3681b
    f384:			; <UNDEFINED> instruction: 0xf04fedf8
    f388:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    f38c:	svclt	0x000081f0
    f390:	muleq	r1, r8, r9
    f394:	andeq	r0, r0, r4, lsl #6
    f398:	andeq	r4, r0, r2, lsl #4
    f39c:	svceq	0x0004f112
    f3a0:	ldrblt	sp, [r8, #30]!
    f3a4:			; <UNDEFINED> instruction: 0x460f1cd4
    f3a8:			; <UNDEFINED> instruction: 0x4605461e
    f3ac:	stmvs	r4, {r3, ip, lr, pc}
    f3b0:			; <UNDEFINED> instruction: 0x4603b134
    f3b4:	bleq	64d508 <EXEC_NAME@@Base+0x627500>
    f3b8:	mcrrne	7, 10, r4, r3, cr0
    f3bc:	stmdble	lr, {r0, r8, r9, fp, sp}
    f3c0:			; <UNDEFINED> instruction: 0x4639b136
    f3c4:	eoreq	pc, r4, r5, lsl #2
    f3c8:	ldrhtmi	lr, [r8], #141	; 0x8d
    f3cc:	svclt	0x00a8f7ff
    f3d0:			; <UNDEFINED> instruction: 0xf1054639
    f3d4:	pop	{r3, r4}
    f3d8:			; <UNDEFINED> instruction: 0xf7ff40f8
    f3dc:	ldcllt	15, cr11, [r8, #156]!	; 0x9c
    f3e0:	ldrbmi	r2, [r0, -r0]!
    f3e4:	strdlt	fp, [r3], r0
    f3e8:	cdpmi	8, 2, cr6, cr14, cr12, {2}
    f3ec:	ldrbtmi	r1, [lr], #-3173	; 0xfffff39b
    f3f0:	stmdavs	r5, {r0, r1, r2, r3, r5, ip, lr, pc}
    f3f4:			; <UNDEFINED> instruction: 0x0c04eb05
    f3f8:	stmvs	fp, {r1, r5, r8, fp, ip, sp, pc}
    f3fc:			; <UNDEFINED> instruction: 0x512b2000
    f400:	ldcllt	0, cr11, [r0, #12]!
    f404:	mrrcne	8, 0, r6, r7, cr8
    f408:	vmlaeq.f64	d14, d7, d0
    f40c:	svccs	0x00005dc7
    f410:	stcpl	0, cr13, [r1], {243}	; 0xf3
    f414:	ldmdbcs	sp!, {r3, r4, r7, fp, ip}
    f418:	andcc	fp, r1, r8, lsl #30
    f41c:			; <UNDEFINED> instruction: 0xd12a2f25
    f420:	mulcs	r1, lr, r8
    f424:	eorle	r2, r0, r3, ror sl
    f428:	ldrbtmi	r4, [r1], -r2, ror #12
    f42c:			; <UNDEFINED> instruction: 0xf7f39301
    f430:	blls	8af08 <EXEC_NAME@@Base+0x64f00>
    f434:	svclt	0x00082801
    f438:	rscle	r2, r1, r0
    f43c:	tstcs	r1, sl, lsl r8
    f440:	ldmdapl	r0!, {r1, r3, r4, r9, fp, lr}
    f444:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    f448:	mcr	7, 6, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
    f44c:	rscscc	pc, pc, pc, asr #32
    f450:	stmvs	sl, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f454:	blls	220cc0 <EXEC_NAME@@Base+0x1facb8>
    f458:			; <UNDEFINED> instruction: 0xffa0f7ff
    f45c:			; <UNDEFINED> instruction: 0xf04f3001
    f460:	svclt	0x001830ff
    f464:	andlt	r2, r3, r0
    f468:			; <UNDEFINED> instruction: 0xf7f3bdf0
    f46c:	strdlt	lr, [r0, #-192]!	; 0xffffff40
    f470:	andcs	r5, r0, r8, lsr #2
    f474:	blmi	3c938c <EXEC_NAME@@Base+0x3a3384>
    f478:	stmdbmi	lr, {r2, r4, r5, r7, r9, sp}
    f47c:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    f480:			; <UNDEFINED> instruction: 0x33284479
    f484:			; <UNDEFINED> instruction: 0xf7f34478
    f488:	blmi	20b460 <EXEC_NAME@@Base+0x1e5458>
    f48c:	stmdami	fp, {r0, r1, r2, r3, r4, r9, sp}
    f490:	ldmpl	r3!, {r0, r8, sp}^
    f494:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    f498:	stcl	7, cr15, [ip, #-972]!	; 0xfffffc34
    f49c:	rscscc	pc, pc, pc, asr #32
    f4a0:	svclt	0x0000e7ae
    f4a4:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    f4a8:	andeq	r0, r0, r4, lsl #6
    f4ac:	andeq	r4, r0, r8, lsr #16
    f4b0:	andeq	r4, r0, lr, asr r7
    f4b4:	muleq	r0, r8, r7
    f4b8:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    f4bc:	andeq	r4, r0, ip, ror #1
    f4c0:	svcmi	0x00f0e92d
    f4c4:			; <UNDEFINED> instruction: 0xf8dfb087
    f4c8:			; <UNDEFINED> instruction: 0xf10da134
    f4cc:	blmi	1311514 <EXEC_NAME@@Base+0x12eb50c>
    f4d0:	ldrbtmi	r4, [sl], #1543	; 0x607
    f4d4:	stmdavs	r0, {r0, r4, r7, r9, sl, lr}^
    f4d8:			; <UNDEFINED> instruction: 0xf85a4642
    f4dc:	strmi	r3, [sp], -r3
    f4e0:	ldmdavs	fp, {r1, r8, r9, ip, pc}
    f4e4:			; <UNDEFINED> instruction: 0xf7ff9305
    f4e8:	stmdacs	r0, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    f4ec:			; <UNDEFINED> instruction: 0x4604d05d
    f4f0:			; <UNDEFINED> instruction: 0xf8cd464e
    f4f4:	ands	sl, r3, ip
    f4f8:	ldrbmi	r9, [r2], -r0, lsl #12
    f4fc:	strtmi	r4, [r1], -fp, lsr #12
    f500:			; <UNDEFINED> instruction: 0xf7ff4638
    f504:	strmi	pc, [r3], pc, ror #30
    f508:	svccc	0x00fff1bb
    f50c:			; <UNDEFINED> instruction: 0xf104d041
    f510:	strbmi	r0, [r2], -ip
    f514:			; <UNDEFINED> instruction: 0xf7ff4629
    f518:	strmi	pc, [r4], -r5, lsr #28
    f51c:	eorsle	r2, sl, r0, lsl #16
    f520:			; <UNDEFINED> instruction: 0xa010f8dd
    f524:	svceq	0x0000f1ba
    f528:	stmdavs	r2!, {r1, r2, r5, r6, r7, ip, lr, pc}
    f52c:	andcs	pc, sl, r2, lsl r8	; <UNPREDICTABLE>
    f530:	mvnle	r2, r0, lsr #20
    f534:	andcs	pc, sl, r5, lsl r8	; <UNPREDICTABLE>
    f538:	bicsle	r2, sp, r0, lsl #20
    f53c:	ldrdcs	lr, [r3, -r7]
    f540:	addsmi	r3, r1, #268435456	; 0x10000000
    f544:	ldmdbvs	r9!, {r1, r3, r4, r5, r8, sl, fp, ip, lr, pc}^
    f548:			; <UNDEFINED> instruction: 0xf85160fa
    f54c:	ldrbmi	fp, [r8], -r2, lsr #32
    f550:	stcl	7, cr15, [lr, #972]	; 0x3cc
    f554:	andeq	pc, r1, #-2147483646	; 0x80000002
    f558:			; <UNDEFINED> instruction: 0xf7f34410
    f55c:	strmi	lr, [r1], r6, lsl #27
    f560:	eorsle	r2, sl, r0, lsl #16
    f564:			; <UNDEFINED> instruction: 0x46294652
    f568:	mcrr	7, 15, pc, r6, cr3	; <UNPREDICTABLE>
    f56c:	bl	260ed8 <EXEC_NAME@@Base+0x23aed0>
    f570:			; <UNDEFINED> instruction: 0xf7f3000a
    f574:			; <UNDEFINED> instruction: 0x4652ed1e
    f578:	strtmi	r4, [r1], -fp, asr #12
    f57c:	ldrtmi	r9, [r8], -r0, lsl #12
    f580:			; <UNDEFINED> instruction: 0xff30f7ff
    f584:	strbmi	r4, [r8], -r3, lsl #13
    f588:	bl	ffecd55c <EXEC_NAME@@Base+0xffea7554>
    f58c:	svccc	0x00fff1bb
    f590:			; <UNDEFINED> instruction: 0x465ed1bd
    f594:	strmi	lr, [r6], -r0
    f598:	ldrtmi	r9, [r0], -r2, lsl #22
    f59c:	ldmdavs	fp, {r0, r2, r9, fp, ip, pc}
    f5a0:			; <UNDEFINED> instruction: 0xd129429a
    f5a4:	pop	{r0, r1, r2, ip, sp, pc}
    f5a8:			; <UNDEFINED> instruction: 0x464b8ff0
    f5ac:	ldrtmi	r4, [r8], -r9, lsr #12
    f5b0:	rscscc	pc, pc, #79	; 0x4f
    f5b4:	mrc2	7, 7, pc, cr2, cr15, {7}
    f5b8:	strb	r4, [sp, r6, lsl #12]!
    f5bc:	ldrdge	pc, [ip], -sp
    f5c0:	ldmdami	r0, {r0, r1, r3, r5, r9, sl, lr}
    f5c4:	bmi	4179d0 <EXEC_NAME@@Base+0x3f19c8>
    f5c8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    f5cc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    f5d0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    f5d4:	mcr	7, 0, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
    f5d8:			; <UNDEFINED> instruction: 0xf8dde7de
    f5dc:	andscs	sl, pc, #12
    f5e0:	tstcs	r1, r8, lsl #22
    f5e4:			; <UNDEFINED> instruction: 0xf04f4809
    f5e8:			; <UNDEFINED> instruction: 0xf85a36ff
    f5ec:	ldrbtmi	r3, [r8], #-3
    f5f0:			; <UNDEFINED> instruction: 0xf7f3681b
    f5f4:	strb	lr, [pc, r0, asr #25]
    f5f8:	ldc	7, cr15, [r4], #-972	; 0xfffffc34
    f5fc:	strdeq	r6, [r1], -r2
    f600:	andeq	r0, r0, ip, ror #5
    f604:	andeq	r0, r0, r4, lsl #6
    f608:	andeq	r4, r0, r4, asr #13
    f60c:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    f610:	mvnsmi	lr, #737280	; 0xb4000
    f614:	stcmi	6, cr4, [r1, #-48]!	; 0xffffffd0
    f618:	smlawbcs	ip, r0, r6, r4
    f61c:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
    f620:	ldcl	7, cr15, [r2, #-972]!	; 0xfffffc34
    f624:	strtmi	fp, [r0], -r0, asr #6
    f628:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f62c:	stc	7, cr15, [lr], {243}	; 0xf3
    f630:	strmi	r4, [r4], -r7, lsl #12
    f634:			; <UNDEFINED> instruction: 0x212cb330
    f638:			; <UNDEFINED> instruction: 0xf7f34620
    f63c:	strtmi	lr, [r1], -r6, ror #26
    f640:	strmi	r2, [r5], -r1, lsl #4
    f644:			; <UNDEFINED> instruction: 0xf880b170
    f648:	strbmi	r9, [r0], -r0
    f64c:			; <UNDEFINED> instruction: 0xff38f7ff
    f650:	mcrrne	12, 6, r1, r3, cr12
    f654:	mvnle	r4, r6, lsl #12
    f658:			; <UNDEFINED> instruction: 0xf7f34638
    f65c:			; <UNDEFINED> instruction: 0x4630eb92
    f660:	mvnshi	lr, #12386304	; 0xbd0000
    f664:	andcs	r4, r1, #64, 12	; 0x4000000
    f668:			; <UNDEFINED> instruction: 0xff2af7ff
    f66c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    f670:	svclt	0x00183001
    f674:	strb	r2, [pc, r0, lsl #12]!
    f678:	strbmi	r4, [r0], -r1, lsr #12
    f67c:	pop	{r0, r9, sp}
    f680:			; <UNDEFINED> instruction: 0xe71d43f8
    f684:	andscs	r4, pc, #6144	; 0x1800
    f688:	tstcs	r1, r6, lsl #16
    f68c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    f690:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    f694:			; <UNDEFINED> instruction: 0xf7f3681b
    f698:	strb	lr, [r0, lr, ror #24]!
    f69c:	andeq	r6, r1, r6, lsr #13
    f6a0:	andeq	r0, r0, r4, lsl #6
    f6a4:	andeq	r3, r0, lr, ror #29
    f6a8:	ldrlt	r4, [r0, #-2826]	; 0xfffff4f6
    f6ac:	cfstrsmi	mvf4, [sl], {123}	; 0x7b
    f6b0:	strbtmi	fp, [sl], -r2, lsl #1
    f6b4:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    f6b8:			; <UNDEFINED> instruction: 0xf7ff9301
    f6bc:	bls	8ec10 <EXEC_NAME@@Base+0x68c08>
    f6c0:	andcc	r6, r0, r3, lsr #16
    f6c4:	andcs	fp, r1, r8, lsl pc
    f6c8:			; <UNDEFINED> instruction: 0xd101429a
    f6cc:	ldclt	0, cr11, [r0, #-8]
    f6d0:	bl	ff24d6a4 <EXEC_NAME@@Base+0xff22769c>
    f6d4:	andeq	r6, r1, r8, lsl r6
    f6d8:	andeq	r0, r0, ip, ror #5
    f6dc:	mvnsmi	lr, #737280	; 0xb4000
    f6e0:	stclmi	6, cr4, [r1, #-16]!
    f6e4:	stmdami	r1!, {r0, r1, r2, r3, r4, r9, sl, lr}^
    f6e8:	ldrbtmi	fp, [sp], #-145	; 0xffffff6f
    f6ec:	pkhbtmi	r4, r9, r0, lsl #13
    f6f0:	stmdapl	lr!, {r5, r9, sp}
    f6f4:	stmdage	r7, {r8, sp}
    f6f8:	movwls	r6, #63539	; 0xf833
    f6fc:	ldcl	7, cr15, [r8, #-972]	; 0xfffffc34
    f700:	stmdals	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    f704:	strls	r4, [r6, -r0, lsr #13]
    f708:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}^
    f70c:			; <UNDEFINED> instruction: 0xb1234698
    f710:	ldrdhi	pc, [r0], -r4
    f714:	svceq	0x0000f1b8
    f718:	bls	403b40 <EXEC_NAME@@Base+0x3ddb38>
    f71c:	ldmdavs	r3!, {r6, r9, sl, lr}
    f720:			; <UNDEFINED> instruction: 0xf040429a
    f724:	mulslt	r1, lr, r0
    f728:	mvnshi	lr, #12386304	; 0xbd0000
    f72c:	ldmdavs	r9, {r1, r3, r8, r9, sl, fp, sp, pc}
    f730:	eorhi	pc, r0, sp, asr #17
    f734:	movwls	r4, #38456	; 0x9638
    f738:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    f73c:	eorle	r3, lr, r1
    f740:	andcs	r9, r1, #8, 22	; 0x2000
    f744:	addsmi	r9, r3, #1879048192	; 0x70000000
    f748:			; <UNDEFINED> instruction: 0xf10ddd44
    f74c:	ands	r0, r3, r0, lsl r8
    f750:	stmdacs	pc!, {r3, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    f754:	stmdacs	sp!, {r0, r4, r5, ip, lr, pc}
    f758:	stmvc	fp, {r1, r3, r5, r8, ip, lr, pc}
    f75c:	ldrtmi	fp, [r8], -r3, asr #22
    f760:	stc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
    f764:	andsle	r3, sl, r1
    f768:	movwls	r9, #60170	; 0xeb0a
    f76c:	movwcs	lr, #31197	; 0x79dd
    f770:	andls	r3, r7, #268435456	; 0x10000000
    f774:	ble	b601e4 <EXEC_NAME@@Base+0xb3a1dc>
    f778:	ldrdgt	pc, [r4], -sp	; <UNPREDICTABLE>
    f77c:			; <UNDEFINED> instruction: 0x0e82ea4f
    f780:			; <UNDEFINED> instruction: 0xf85c980e
    f784:	ldmdblt	r0, {r1, r5, ip}
    f788:	stmdacs	sp!, {r3, fp, ip, sp, lr}
    f78c:	movwcs	sp, #224	; 0xe0
    f790:	andeq	pc, r1, #111	; 0x6f
    f794:			; <UNDEFINED> instruction: 0xf7ff4640
    f798:	andcc	pc, r1, r1, lsl #28
    f79c:			; <UNDEFINED> instruction: 0xf04fd1e6
    f7a0:	stmdals	sp, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}
    f7a4:	b	ffb4d778 <EXEC_NAME@@Base+0xffb27770>
    f7a8:			; <UNDEFINED> instruction: 0xf7ff4638
    f7ac:	ldr	pc, [r4, r3, lsr #26]!
    f7b0:	strbmi	r2, [r0], -r0, lsl #4
    f7b4:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    f7b8:	stmvc	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f7bc:	andcc	fp, r1, #128, 22	; 0x20000
    f7c0:	sfmle	f4, 2, [r2, #-588]	; 0xfffffdb4
    f7c4:			; <UNDEFINED> instruction: 0x464044f4
    f7c8:			; <UNDEFINED> instruction: 0xf8dc9207
    f7cc:			; <UNDEFINED> instruction: 0xf7ff1004
    f7d0:			; <UNDEFINED> instruction: 0xe7e2ff1f
    f7d4:	cmnlt	r3, sp, lsl #22
    f7d8:	tstcs	r1, r5, lsr #20
    f7dc:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    f7e0:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    f7e4:	sbcsle	r3, sl, r1
    f7e8:	tstcs	r2, sp, lsl #20
    f7ec:			; <UNDEFINED> instruction: 0xf7ff4638
    f7f0:	andcc	pc, r1, r1, ror #26
    f7f4:	blls	3c3b48 <EXEC_NAME@@Base+0x39db40>
    f7f8:	bls	2bbc4c <EXEC_NAME@@Base+0x295c44>
    f7fc:	mulsle	r4, r3, r2
    f800:	muleq	r7, r4, r8
    f804:			; <UNDEFINED> instruction: 0xf04fab01
    f808:	stm	r3, {fp}
    f80c:	ldm	r7, {r0, r1, r2}
    f810:	stm	r4, {r0, r1, r2}
    f814:	ldm	r3, {r0, r1, r2}
    f818:	stm	r7, {r0, r1, r2}
    f81c:	strb	r0, [r0, r7]
    f820:	strbmi	r3, [r0], -r2, lsl #2
    f824:	mrc2	7, 7, pc, cr4, cr15, {7}
    f828:	bls	30970c <EXEC_NAME@@Base+0x2e3704>
    f82c:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    f830:			; <UNDEFINED> instruction: 0xf8523b01
    f834:			; <UNDEFINED> instruction: 0xf7f30023
    f838:	ldmib	sp, {r2, r5, r7, r9, fp, sp, lr, pc}^
    f83c:	tstcs	r0, sl, lsl #4
    f840:	movwls	r3, #43777	; 0xab01
    f844:	eorne	pc, r3, r2, asr #16
    f848:	stmdami	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f84c:	bmi	2a1080 <EXEC_NAME@@Base+0x27b078>
    f850:			; <UNDEFINED> instruction: 0xf04f2101
    f854:	stmdapl	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}
    f858:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    f85c:	stcl	7, cr15, [r0], {243}	; 0xf3
    f860:			; <UNDEFINED> instruction: 0xf7f3e79f
    f864:	svclt	0x0000eb00
    f868:	ldrdeq	r6, [r1], -sl
    f86c:	andeq	r0, r0, ip, ror #5
    f870:	muleq	r0, sl, fp
    f874:	andeq	r0, r0, r4, lsl #6
    f878:	andeq	r4, r0, ip, lsr r4
    f87c:			; <UNDEFINED> instruction: 0x4605b5f8
    f880:			; <UNDEFINED> instruction: 0x460f201c
    f884:	bl	ffc4d858 <EXEC_NAME@@Base+0xffc27850>
    f888:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    f88c:	cmplt	r8, r4, lsl #12
    f890:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    f894:			; <UNDEFINED> instruction: 0x61272600
    f898:	strvs	lr, [r5], -r4, asr #19
    f89c:	andeq	lr, pc, r4, lsl #17
    f8a0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    f8a4:	eorcs	r4, r1, #320	; 0x140
    f8a8:	tstcs	r1, r5, lsl #16
    f8ac:	ldrbtmi	r5, [r8], #-2395	; 0xfffff6a5
    f8b0:			; <UNDEFINED> instruction: 0xf7f3681b
    f8b4:	ldrb	lr, [r3, r0, ror #22]!
    f8b8:	andeq	r6, r1, sl, lsr r4
    f8bc:	andeq	r0, r0, r4, lsl #6
    f8c0:	andeq	r4, r0, r6, asr r4
    f8c4:	stmibvs	r3, {r3, r8, sl, ip, sp, pc}
    f8c8:	stmiavs	fp, {r0, r1, r5, r8, fp, ip, sp, pc}^
    f8cc:	orrvs	fp, r1, fp, asr r9
    f8d0:	stclt	0, cr6, [r8, #-800]	; 0xfffffce0
    f8d4:	eorscs	r4, sl, #8, 22	; 0x2000
    f8d8:	stmdami	r9, {r3, r8, fp, lr}
    f8dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f8e0:			; <UNDEFINED> instruction: 0xf7f34478
    f8e4:	blmi	20b004 <EXEC_NAME@@Base+0x1e4ffc>
    f8e8:	stmdbmi	r7, {r0, r1, r3, r4, r5, r9, sp}
    f8ec:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    f8f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f8f4:	ldc	7, cr15, [ip, #972]!	; 0x3cc
    f8f8:	ldrdeq	r4, [r0], -ip
    f8fc:	andeq	r4, r0, sl, asr #8
    f900:	andeq	r4, r0, r8, asr r4
    f904:	andeq	r4, r0, sl, asr #7
    f908:	andeq	r4, r0, r8, lsr r4
    f90c:	andeq	r4, r0, r6, asr r4
    f910:	stmiavs	r3, {r3, r8, sl, ip, sp, pc}^
    f914:	ldmibvs	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
    f918:	svclt	0x00024282
    f91c:	orrsvs	r2, r9, r0, lsl #2
    f920:	ldrdle	r6, [r0, -r1]
    f924:	blmi	17ed4c <EXEC_NAME@@Base+0x158d44>
    f928:	stmdbmi	r5, {r2, r6, r9, sp}
    f92c:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    f930:	tstcc	r8, #2030043136	; 0x79000000
    f934:			; <UNDEFINED> instruction: 0xf7f34478
    f938:	svclt	0x0000ed9c
    f93c:	andeq	r4, r0, sl, lsl #7
    f940:	strdeq	r4, [r0], -r8
    f944:	andeq	r4, r0, r4, lsr #8
    f948:	tstlt	r9, r0, lsl #19
    f94c:	svclt	0x00084281
    f950:	mrsle	r2, (UNDEF: 0)
    f954:	strlt	r4, [r8, #-1904]	; 0xfffff890
    f958:	blmi	118294 <EXEC_NAME@@Base+0xf228c>
    f95c:	stmdami	r5, {r2, r8, fp, lr}
    f960:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f964:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
    f968:	stc	7, cr15, [r2, #972]	; 0x3cc
    f96c:	andeq	r4, r0, r8, asr r3
    f970:	andeq	r4, r0, r6, asr #7
    f974:	andeq	r4, r0, r2, lsl #8
    f978:	stmdavs	r4, {r4, sl, ip, sp, pc}
    f97c:	strtmi	r6, [r4], r0, lsl #18
    f980:	blmi	14dafc <EXEC_NAME@@Base+0x127af4>
    f984:	svclt	0x00004760
    f988:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    f98c:	tstlt	r3, r4, lsl #12
    f990:	stmdbvs	r0, {r0, r8, sp}
    f994:	movwcs	r4, #6040	; 0x1798
    f998:	ldflts	f6, [r0, #-396]	; 0xfffffe74
    f99c:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    f9a0:	tstlt	r3, r4, lsl #12
    f9a4:	stmdbvs	r0, {r8, sp}
    f9a8:	movwcs	r4, #1944	; 0x798
    f9ac:	ldflts	f6, [r0, #-396]	; 0xfffffe74
    f9b0:	smlabblt	fp, r3, r8, r6
    f9b4:	ldrmi	r6, [r8, -r0, lsl #18]
    f9b8:	ldrbmi	r6, [r0, -r0, asr #18]!
    f9bc:	mvnsmi	lr, #737280	; 0xb4000
    f9c0:	andscs	r4, ip, r5, lsl #12
    f9c4:	ldrmi	r4, [r0], r9, lsl #13
    f9c8:			; <UNDEFINED> instruction: 0xf7f3461f
    f9cc:	vmlsmi.f64	d14, d13, d14
    f9d0:			; <UNDEFINED> instruction: 0x4604447e
    f9d4:	ldm	r5, {r3, r4, r6, r8, ip, sp, pc}
    f9d8:	movwcs	r0, #7
    f9dc:	stmdals	r4, {r2, r6, r7, r8, fp, sp, lr, pc}
    f9e0:	rscvs	r6, r3, r7, lsr #3
    f9e4:	andeq	lr, r7, r4, lsl #17
    f9e8:	pop	{r5, r9, sl, lr}
    f9ec:	blmi	1b09d4 <EXEC_NAME@@Base+0x18a9cc>
    f9f0:	stmdami	r6, {r0, r5, r9, sp}
    f9f4:	ldmpl	r3!, {r0, r8, sp}^
    f9f8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    f9fc:	b	feecd9d0 <EXEC_NAME@@Base+0xfeea79c8>
    fa00:	svclt	0x0000e7f2
    fa04:	strdeq	r6, [r1], -r4
    fa08:	andeq	r0, r0, r4, lsl #6
    fa0c:	andeq	r4, r0, ip, lsl #7
    fa10:	ldrbmi	r6, [r0, -r0, lsl #18]!
    fa14:	ldrbmi	r6, [r0, -r0, asr #18]!
    fa18:	ldrbmi	r6, [r0, -r0, lsl #19]!
    fa1c:	ldrbmi	r6, [r0, -r0, asr #17]!
    fa20:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    fa24:	svclt	0x00004718
    fa28:	ldrmi	r6, [r8, -r3, asr #16]
    fa2c:			; <UNDEFINED> instruction: 0x4604b510
    fa30:			; <UNDEFINED> instruction: 0xff6ef7ff
    fa34:	smlatblt	fp, r3, r8, r6
    fa38:	ldrmi	r4, [r8, r0, lsr #12]
    fa3c:	pop	{r5, r9, sl, lr}
    fa40:			; <UNDEFINED> instruction: 0xf7f34010
    fa44:	svclt	0x0000b99b
    fa48:	ldrlt	r6, [r0, #-2243]	; 0xfffff73d
    fa4c:	tstlt	fp, r4, lsl #12
    fa50:	ldrmi	r6, [r8, r0, lsl #18]
    fa54:	smlatblt	r8, r0, r9, r6
    fa58:			; <UNDEFINED> instruction: 0xffe8f7ff
    fa5c:	pop	{r5, r9, sl, lr}
    fa60:			; <UNDEFINED> instruction: 0xf7f34010
    fa64:	svclt	0x0000b98b
    fa68:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    fa6c:	tstlt	r8, r8, lsl r8
    fa70:	svclt	0x008af7ff
    fa74:	svclt	0x00004770
    fa78:	andeq	r6, r1, r6, lsr #14
    fa7c:	push	{r0, r1, r3, r5, r8, r9, fp, lr}
    fa80:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    fa84:	sbclt	r4, r9, sl, lsr #24
    fa88:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    fa8c:			; <UNDEFINED> instruction: 0x46074615
    fa90:			; <UNDEFINED> instruction: 0xf853460e
    fa94:	strbmi	r9, [r0], -r4
    fa98:	smlabbcs	r0, r8, r2, r2
    fa9c:			; <UNDEFINED> instruction: 0xf8d9ac01
    faa0:	movtls	r3, #28672	; 0x7000
    faa4:	bl	fe14da78 <EXEC_NAME@@Base+0xfe127a70>
    faa8:			; <UNDEFINED> instruction: 0x4640b9dd
    faac:			; <UNDEFINED> instruction: 0xf7f36026
    fab0:	bge	94aa68 <EXEC_NAME@@Base+0x924a60>
    fab4:	ldrtmi	r4, [r8], -r9, lsr #12
    fab8:	addpl	pc, r4, r4, asr #17
    fabc:	b	134da90 <EXEC_NAME@@Base+0x1327a88>
    fac0:	svclt	0x00183001
    fac4:	andsle	r4, sl, lr, lsr #12
    fac8:	addsmi	r9, lr, #36, 22	; 0x9000
    facc:	strcs	sp, [r0], #-30	; 0xffffffe2
    fad0:	strtmi	r9, [r0], -r7, asr #20
    fad4:	ldrdcc	pc, [r0], -r9
    fad8:			; <UNDEFINED> instruction: 0xd124429a
    fadc:	pop	{r0, r3, r6, ip, sp, pc}
    fae0:	strcs	r8, [r0, #-1008]	; 0xfffffc10
    fae4:	eorvs	r4, r5, r0, asr #12
    fae8:	bl	ff3cdabc <EXEC_NAME@@Base+0xff3a7ab4>
    faec:	bge	921398 <EXEC_NAME@@Base+0x8fb390>
    faf0:			; <UNDEFINED> instruction: 0xf8c44638
    faf4:			; <UNDEFINED> instruction: 0xf7f35084
    faf8:	andcc	lr, r1, r0, lsr sl
    fafc:	stmdami	sp, {r2, r5, r6, r7, r8, ip, lr, pc}
    fb00:	ldrbtcc	pc, [pc], #79	; fb08 <ntfs_check_empty_dir@plt+0xc65c>	; <UNPREDICTABLE>
    fb04:			; <UNDEFINED> instruction: 0xf7f34478
    fb08:	strb	lr, [r1, r4, lsl #20]!
    fb0c:	ldrtmi	r4, [r8], -r1, lsr #12
    fb10:			; <UNDEFINED> instruction: 0xf7f32200
    fb14:	mcrrne	10, 2, lr, r3, cr2
    fb18:	bicsle	r4, r8, r4, lsl #12
    fb1c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    fb20:	ldmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fb24:			; <UNDEFINED> instruction: 0xf7f3e7d4
    fb28:	svclt	0x0000e99e
    fb2c:	andeq	r6, r1, r2, asr #4
    fb30:	andeq	r0, r0, ip, ror #5
    fb34:	muleq	r0, ip, sl
    fb38:	andeq	r4, r0, sl, lsl #5
    fb3c:	andcs	fp, r0, #56, 10	; 0xe000000
    fb40:			; <UNDEFINED> instruction: 0x46054c12
    fb44:	ldrbtmi	r2, [ip], #-1
    fb48:			; <UNDEFINED> instruction: 0xf7ff4621
    fb4c:	mulcc	r1, r7, pc	; <UNPREDICTABLE>
    fb50:	andcs	sp, r0, #25
    fb54:	andcs	r4, r2, r1, lsr #12
    fb58:			; <UNDEFINED> instruction: 0xff90f7ff
    fb5c:	andsle	r3, r2, r1
    fb60:	andcs	r4, r0, #34603008	; 0x2100000
    fb64:			; <UNDEFINED> instruction: 0xf7ff200f
    fb68:	andcc	pc, r1, r9, lsl #31
    fb6c:	andcs	sp, r0, #11
    fb70:	andcs	r2, sp, r1, lsl #2
    fb74:			; <UNDEFINED> instruction: 0xff82f7ff
    fb78:	andle	r3, r4, r1
    fb7c:	andcs	r4, r0, r4, lsl #22
    fb80:	andsvs	r4, sp, fp, ror r4
    fb84:			; <UNDEFINED> instruction: 0xf04fbd38
    fb88:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    fb8c:			; <UNDEFINED> instruction: 0xffffff1f
    fb90:	andeq	r6, r1, r0, lsl r6
    fb94:	blmi	5a23f0 <EXEC_NAME@@Base+0x57c3e8>
    fb98:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    fb9c:	ldrlt	r6, [r0, #-2065]	; 0xfffff7ef
    fba0:	svclt	0x00044281
    fba4:	andsvs	r2, r3, r0, lsl #6
    fba8:	ldcmi	0, cr13, [r2], {8}
    fbac:	ldmdami	r2, {r0, r1, r4, r5, r9, sp}
    fbb0:	ldmdbpl	fp, {r0, r8, sp}
    fbb4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    fbb8:	ldmib	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fbbc:	andcs	r4, r1, #3840	; 0xf00
    fbc0:	ldrbtmi	r4, [ip], #-1552	; 0xfffff9f0
    fbc4:			; <UNDEFINED> instruction: 0xf7ff4621
    fbc8:	qsaxmi	pc, r1, r9	; <UNPREDICTABLE>
    fbcc:	andcs	r2, r2, r1, lsl #4
    fbd0:			; <UNDEFINED> instruction: 0xff54f7ff
    fbd4:	andcs	r4, r1, #34603008	; 0x2100000
    fbd8:			; <UNDEFINED> instruction: 0xf7ff200f
    fbdc:	andcs	pc, r1, #316	; 0x13c
    fbe0:	andcs	r4, sp, r1, lsl r6
    fbe4:			; <UNDEFINED> instruction: 0x4010e8bd
    fbe8:	svclt	0x0000e748
    fbec:	strdeq	r6, [r1], -r8
    fbf0:	andeq	r6, r1, sl, lsr #2
    fbf4:	andeq	r0, r0, r4, lsl #6
    fbf8:	andeq	r4, r0, r4, lsl r2
    fbfc:			; <UNDEFINED> instruction: 0xfffffea3
    fc00:			; <UNDEFINED> instruction: 0x4605b538
    fc04:	strmi	r4, [ip], -r8, lsl #12
    fc08:	b	1ccdbdc <EXEC_NAME@@Base+0x1ca7bd4>
    fc0c:	strmi	r4, [r2], -r1, lsr #12
    fc10:			; <UNDEFINED> instruction: 0xf7f34628
    fc14:	blx	fec4ac0c <EXEC_NAME@@Base+0xfec24c04>
    fc18:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    fc1c:	svclt	0x0000bd38
    fc20:	mvnsmi	lr, #737280	; 0xb4000
    fc24:			; <UNDEFINED> instruction: 0xf8d04605
    fc28:	addlt	r9, r3, r0
    fc2c:			; <UNDEFINED> instruction: 0x460e4f1c
    fc30:			; <UNDEFINED> instruction: 0xf1b9447f
    fc34:	andsle	r0, r9, r0, lsl #30
    fc38:	ldrmi	r4, [r4], -r8, asr #12
    fc3c:	b	164dc10 <EXEC_NAME@@Base+0x1627c08>
    fc40:	ldrtmi	r4, [r0], -r0, lsl #13
    fc44:	b	154dc18 <EXEC_NAME@@Base+0x1527c10>
    fc48:	strbmi	r1, [r1], #-3233	; 0xfffff35f
    fc4c:	strbmi	r4, [r8], -r1, lsl #8
    fc50:	stmdb	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fc54:	orrslt	r4, r8, r4, lsl #12
    fc58:	strbmi	r4, [r0], #-2834	; 0xfffff4ee
    fc5c:			; <UNDEFINED> instruction: 0xf04f9600
    fc60:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    fc64:			; <UNDEFINED> instruction: 0xf7f32101
    fc68:	mul	r4, r2, sl
    fc6c:			; <UNDEFINED> instruction: 0xf7f34608
    fc70:	strmi	lr, [r4], -lr, ror #17
    fc74:	andcs	fp, r0, r0, lsr #2
    fc78:	andlt	r6, r3, ip, lsr #32
    fc7c:	mvnshi	lr, #12386304	; 0xbd0000
    fc80:	tstcs	r1, r9, lsl #16
    fc84:	bmi	2a28b0 <EXEC_NAME@@Base+0x27c8a8>
    fc88:	ldrbtmi	r5, [fp], #-2104	; 0xfffff7c8
    fc8c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    fc90:	b	fe9cdc64 <EXEC_NAME@@Base+0xfe9a7c5c>
    fc94:	rscscc	pc, pc, pc, asr #32
    fc98:	pop	{r0, r1, ip, sp, pc}
    fc9c:	svclt	0x000083f0
    fca0:	muleq	r1, r4, r0
    fca4:	muleq	r0, sl, r1
    fca8:	andeq	r0, r0, r4, lsl #6
    fcac:	andeq	r4, r0, r6, ror r1
    fcb0:	andeq	r4, r0, r4, lsl #3
    fcb4:			; <UNDEFINED> instruction: 0xf7f3b510
    fcb8:	stmiblt	r0, {r1, r3, r6, r8, fp, sp, lr, pc}
    fcbc:	b	1ccdc90 <EXEC_NAME@@Base+0x1ca7c88>
    fcc0:			; <UNDEFINED> instruction: 0xf7f34604
    fcc4:	strtmi	lr, [r1], -r4, asr #18
    fcc8:			; <UNDEFINED> instruction: 0xf04f4602
    fccc:			; <UNDEFINED> instruction: 0xf7f330ff
    fcd0:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    fcd4:			; <UNDEFINED> instruction: 0xf7f3db27
    fcd8:	adcmi	lr, r0, #950272	; 0xe8000
    fcdc:			; <UNDEFINED> instruction: 0xf7f3d11c
    fce0:	tstlt	r8, r2, lsl r9
    fce4:	ldclt	0, cr2, [r0, #-0]
    fce8:	ldmda	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fcec:			; <UNDEFINED> instruction: 0xf7f34604
    fcf0:	strtmi	lr, [r1], -sl, lsl #18
    fcf4:			; <UNDEFINED> instruction: 0xf04f4602
    fcf8:			; <UNDEFINED> instruction: 0xf7f330ff
    fcfc:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
    fd00:			; <UNDEFINED> instruction: 0xf7f3db18
    fd04:	addmi	lr, r4, #0, 18
    fd08:	stmdami	lr, {r2, r3, r5, r6, r7, ip, lr, pc}
    fd0c:			; <UNDEFINED> instruction: 0xf7f34478
    fd10:			; <UNDEFINED> instruction: 0xf04fe900
    fd14:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    fd18:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    fd1c:	ldm	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd20:	rscscc	pc, pc, pc, asr #32
    fd24:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    fd28:			; <UNDEFINED> instruction: 0xf7f34478
    fd2c:			; <UNDEFINED> instruction: 0xf04fe8f2
    fd30:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    fd34:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    fd38:	stmia	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd3c:	rscscc	pc, pc, pc, asr #32
    fd40:	svclt	0x0000bd10
    fd44:	andeq	r4, r0, ip, ror r1
    fd48:	andeq	r4, r0, r2, lsr r1
    fd4c:	andeq	r4, r0, r8, lsl #2
    fd50:	andeq	r4, r0, r6, lsr r1
    fd54:	bmi	c22a18 <EXEC_NAME@@Base+0xbfca10>
    fd58:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    fd5c:	ldmpl	ip, {r2, r7, ip, sp, pc}
    fd60:	movwls	r6, #14371	; 0x3823
    fd64:	stmia	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd68:	bge	bc3d0 <EXEC_NAME@@Base+0x963c8>
    fd6c:	strbtmi	sl, [r8], -r1, lsl #18
    fd70:	b	fe44dd44 <EXEC_NAME@@Base+0xfe427d3c>
    fd74:	blle	dd9d7c <EXEC_NAME@@Base+0xdb3d74>
    fd78:	rscscc	pc, pc, #79	; 0x4f
    fd7c:	ldrmi	r9, [r0], -r2, lsl #18
    fd80:	b	ff14dd54 <EXEC_NAME@@Base+0xff127d4c>
    fd84:	blle	d19d8c <EXEC_NAME@@Base+0xcf3d84>
    fd88:	ldm	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fd8c:	addsmi	r9, r8, #2048	; 0x800
    fd90:			; <UNDEFINED> instruction: 0xf7f3d123
    fd94:	stmdblt	r8!, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    fd98:	stmdavs	r3!, {r0, r1, r9, fp, ip, pc}
    fd9c:	teqle	r7, sl	; <illegal shifter operand>
    fda0:	ldclt	0, cr11, [r0, #-16]
    fda4:	stmdbge	r1, {r1, r9, fp, sp, pc}
    fda8:			; <UNDEFINED> instruction: 0xf7f34668
    fdac:	stmdacs	r0, {r1, fp, sp, lr, pc}
    fdb0:			; <UNDEFINED> instruction: 0xf04fdb24
    fdb4:	stmdbls	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    fdb8:			; <UNDEFINED> instruction: 0xf7f34610
    fdbc:	stmdacs	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
    fdc0:			; <UNDEFINED> instruction: 0xf7f3db21
    fdc4:	blls	ca0dc <EXEC_NAME@@Base+0xa40d4>
    fdc8:	svclt	0x00084298
    fdcc:	rscle	r2, r3, r0
    fdd0:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    fdd4:	ldm	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fdd8:	ldmdami	r1, {r0, r1, sp, lr, pc}
    fddc:			; <UNDEFINED> instruction: 0xf7f34478
    fde0:			; <UNDEFINED> instruction: 0xf04fe898
    fde4:			; <UNDEFINED> instruction: 0xe7d730ff
    fde8:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    fdec:	ldm	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fdf0:	stmdami	sp, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fdf4:			; <UNDEFINED> instruction: 0xf7f34478
    fdf8:	ldrb	lr, [r2, ip, lsl #17]!
    fdfc:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    fe00:	stm	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fe04:	stmdami	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fe08:			; <UNDEFINED> instruction: 0xf7f34478
    fe0c:	strb	lr, [r8, r2, lsl #17]!
    fe10:	stmda	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fe14:	andeq	r5, r1, ip, ror #30
    fe18:	andeq	r0, r0, ip, ror #5
    fe1c:	andeq	r4, r0, r2, ror r1
    fe20:	andeq	r4, r0, ip, lsl #2
    fe24:	strheq	r4, [r0], -lr
    fe28:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    fe2c:	andeq	r4, r0, r6, lsl #2
    fe30:	andeq	r4, r0, ip, lsl r1
    fe34:	svcmi	0x00f0e92d
    fe38:			; <UNDEFINED> instruction: 0xf8df4606
    fe3c:			; <UNDEFINED> instruction: 0x461cab10
    fe40:	bleq	34e1c4 <EXEC_NAME@@Base+0x3281bc>
    fe44:	cfldr32vc	mvfx15, [r9, #-692]	; 0xfffffd4c
    fe48:			; <UNDEFINED> instruction: 0xf8df44fa
    fe4c:	strmi	r5, [pc], -r8, lsl #22
    fe50:			; <UNDEFINED> instruction: 0xf85a99a2
    fe54:	ldrbtmi	r3, [sp], #-0
    fe58:			; <UNDEFINED> instruction: 0x46284691
    fe5c:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
    fe60:			; <UNDEFINED> instruction: 0xf0019397
    fe64:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    fe68:	strbhi	pc, [r1], #-0	; <UNPREDICTABLE>
    fe6c:	andscs	r4, fp, r0, lsl #13
    fe70:	b	feecde44 <EXEC_NAME@@Base+0xfeea7e3c>
    fe74:	cdpcs	0, 0, cr9, cr0, cr6, {0}
    fe78:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    fe7c:			; <UNDEFINED> instruction: 0xff6af7ff
    fe80:			; <UNDEFINED> instruction: 0xf0402800
    fe84:			; <UNDEFINED> instruction: 0xf8df811e
    fe88:	ldrdcs	r6, [r2, -r0]
    fe8c:			; <UNDEFINED> instruction: 0x4630447e
    fe90:	ldm	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fe94:			; <UNDEFINED> instruction: 0xf7ff4683
    fe98:	andls	pc, r9, sp, lsl #30
    fe9c:			; <UNDEFINED> instruction: 0xf0402800
    fea0:			; <UNDEFINED> instruction: 0xf1bb8110
    fea4:			; <UNDEFINED> instruction: 0xf0003fff
    fea8:			; <UNDEFINED> instruction: 0x4630819d
    feac:	svc	0x00cef7f2
    feb0:	stmdacs	r0, {r1, r2, r3, ip, pc}
    feb4:	strthi	pc, [sl], #0
    feb8:	svccc	0x00fff1bb
    febc:	ldrbhi	pc, [r7], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    fec0:	svc	0x0044f7f2
    fec4:			; <UNDEFINED> instruction: 0xf8dfb398
    fec8:			; <UNDEFINED> instruction: 0xf8df6a94
    fecc:	ldrbtmi	r1, [lr], #-2708	; 0xfffff56c
    fed0:			; <UNDEFINED> instruction: 0x46304479
    fed4:	b	1c4dea8 <EXEC_NAME@@Base+0x1c27ea0>
    fed8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    fedc:	cmnhi	r7, #0	; <UNPREDICTABLE>
    fee0:	bls	fe04e264 <EXEC_NAME@@Base+0xfe02825c>
    fee4:			; <UNDEFINED> instruction: 0xf8df9e09
    fee8:	ldrbtmi	r3, [r9], #2688	; 0xa80
    feec:	movwls	r4, #29819	; 0x747b
    fef0:			; <UNDEFINED> instruction: 0xf7f34638
    fef4:	orrslt	lr, r0, ip, ror r8
    fef8:	strbmi	r6, [r9], -r5, lsl #17
    fefc:			; <UNDEFINED> instruction: 0xf7f24628
    ff00:	teqlt	r0, r4, ror #29
    ff04:	andcs	r4, r5, #40, 12	; 0x2800000
    ff08:			; <UNDEFINED> instruction: 0xf7f39907
    ff0c:	stmdacs	r0, {r7, r9, fp, sp, lr, pc}
    ff10:	ldrtmi	sp, [r8], -lr, ror #3
    ff14:			; <UNDEFINED> instruction: 0xf7f33601
    ff18:	stmdacs	r0, {r1, r3, r5, r6, fp, sp, lr, pc}
    ff1c:	strmi	sp, [r5], -ip, ror #3
    ff20:			; <UNDEFINED> instruction: 0xf7f34638
    ff24:			; <UNDEFINED> instruction: 0xf5b6e99a
    ff28:			; <UNDEFINED> instruction: 0xf2807f7a
    ff2c:	ldcge	3, cr8, [sl, #-244]	; 0xffffff0c
    ff30:	andcs	r4, r3, r1, asr #12
    ff34:			; <UNDEFINED> instruction: 0xf7f3462a
    ff38:	andcc	lr, r1, lr, asr sl
    ff3c:	ldrthi	pc, [sl], #-0	; <UNPREDICTABLE>
    ff40:	svc	0x0004f7f2
    ff44:			; <UNDEFINED> instruction: 0xf0002800
    ff48:	stmdbvs	fp!, {r0, r2, r4, r5, r9, pc}
    ff4c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    ff50:	svcmi	0x0080f5b3
    ff54:	adchi	pc, sp, #0
    ff58:	svcmi	0x0000f5b3
    ff5c:	andshi	pc, r0, #64	; 0x40
    ff60:	strbmi	r2, [r0], -r1, lsl #2
    ff64:	ldmda	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff68:	andls	r1, r8, r3, asr #24
    ff6c:	ldrthi	pc, [r9], #-0	; <UNPREDICTABLE>
    ff70:	stmdbls	r8, {r1, r3, r5, r9, sl, lr}
    ff74:			; <UNDEFINED> instruction: 0xf7f22003
    ff78:	ldrdcc	lr, [r1], -lr	; <UNPREDICTABLE>
    ff7c:	strbthi	pc, [fp], #-0	; <UNPREDICTABLE>
    ff80:	vst2.8	{d6,d8}, [r3 :128], fp
    ff84:			; <UNDEFINED> instruction: 0xf5b34370
    ff88:			; <UNDEFINED> instruction: 0xf0404f00
    ff8c:	blls	230f00 <EXEC_NAME@@Base+0x20aef8>
    ff90:	addvc	pc, r0, #1325400064	; 0x4f000000
    ff94:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    ff98:			; <UNDEFINED> instruction: 0xf04f2101
    ff9c:			; <UNDEFINED> instruction: 0x960d36ff
    ffa0:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
    ffa4:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    ffa8:	ldrbtmi	r9, [fp], #-20	; 0xffffffec
    ffac:	stmia	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ffb0:	strtmi	r6, [r0], -sl, lsr #18
    ffb4:	smladcs	r0, r7, fp, sl
    ffb8:	andsls	r9, r5, #12, 6	; 0x30000000
    ffbc:			; <UNDEFINED> instruction: 0xf7f39717
    ffc0:	umullcc	lr, r0, r8, r8
    ffc4:	ldmda	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ffc8:	stmdacs	r0, {r4, ip, pc}
    ffcc:	ldrbhi	pc, [r8], #-0	; <UNPREDICTABLE>
    ffd0:	movwls	r2, #29446	; 0x7306
    ffd4:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ffd8:	ldrbtmi	r7, [fp], #-2086	; 0xfffff7da
    ffdc:			; <UNDEFINED> instruction: 0xf8df930a
    ffe0:	mulsls	r1, r8, r9
    ffe4:	movwls	r4, #46203	; 0xb47b
    ffe8:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ffec:	blhi	4ca728 <EXEC_NAME@@Base+0x4a4720>
    fff0:	movwls	r4, #62587	; 0xf47b
    fff4:	stmdbls	sl, {r1, r2, r3, r6, r8, r9, ip, sp, pc}
    fff8:			; <UNDEFINED> instruction: 0xf7ff4620
    fffc:	cdpcs	14, 2, cr15, cr12, cr1, {0}
   10000:	stclne	15, cr11, [r2], #-112	; 0xffffff90
   10004:	mrsle	r2, SP_irq
   10008:	ldrtmi	lr, [r3], -lr, rrx
   1000c:	mulhi	r0, r2, r8
   10010:	mrrcne	6, 1, r4, lr, cr5
   10014:			; <UNDEFINED> instruction: 0xf1b83201
   10018:	svclt	0x00180f00
   1001c:	svceq	0x002cf1b8
   10020:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   10024:	sbchi	pc, r8, r0, asr #32
   10028:	cmnle	r2, r6, lsl #28
   1002c:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   10030:			; <UNDEFINED> instruction: 0x46204632
   10034:			; <UNDEFINED> instruction: 0xf7f34479
   10038:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   1003c:	movwcs	sp, #4441	; 0x1159
   10040:			; <UNDEFINED> instruction: 0xf1b89309
   10044:			; <UNDEFINED> instruction: 0xf0400f00
   10048:	bls	470320 <EXEC_NAME@@Base+0x44a318>
   1004c:	ldmib	sp, {r8, r9, sp}^
   10050:	andsvc	r8, r3, r2, lsl fp
   10054:			; <UNDEFINED> instruction: 0xf0139b07
   10058:			; <UNDEFINED> instruction: 0xf0000501
   1005c:			; <UNDEFINED> instruction: 0xf8df80f0
   10060:	ldrbtmi	r5, [sp], #-2340	; 0xfffff6dc
   10064:	svcne	0x0010f855
   10068:			; <UNDEFINED> instruction: 0xf0002900
   1006c:	stmiavs	fp!, {r1, r3, r5, r7, r8, pc}
   10070:	rscsle	r2, r7, r0, lsl #22
   10074:	bls	1ea228 <EXEC_NAME@@Base+0x1c4220>
   10078:	rscsle	r4, r3, sl, lsl r2
   1007c:	stmdals	ip, {r9, sp}
   10080:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
   10084:	mvnle	r3, r1
   10088:	strtmi	r2, [ip], -r0, lsl #10
   1008c:			; <UNDEFINED> instruction: 0xf7ffe129
   10090:	ldmiblt	r0!, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   10094:	svc	0x0036f7f2
   10098:			; <UNDEFINED> instruction: 0xf0002800
   1009c:			; <UNDEFINED> instruction: 0xf1b980c9
   100a0:	strbmi	r0, [r0], -r0, lsl #30
   100a4:	strbmi	fp, [r9], -ip, lsl #30
   100a8:			; <UNDEFINED> instruction: 0xf7f22102
   100ac:			; <UNDEFINED> instruction: 0xf1b0efa6
   100b0:	svclt	0x00083fff
   100b4:	strmi	r2, [r3], r0, lsl #30
   100b8:	subshi	pc, ip, #0
   100bc:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
   100c0:			; <UNDEFINED> instruction: 0xf04fb108
   100c4:	stmdals	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
   100c8:	stmib	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   100cc:			; <UNDEFINED> instruction: 0xf7f24640
   100d0:	blls	18ba38 <EXEC_NAME@@Base+0x165a30>
   100d4:	bls	fe5e1a3c <EXEC_NAME@@Base+0xfe5bba34>
   100d8:	addsmi	r6, sl, #1769472	; 0x1b0000
   100dc:	mvnhi	pc, #64	; 0x40
   100e0:	cfldr32vc	mvfx15, [r9, #-52]	; 0xffffffcc
   100e4:	svchi	0x00f0e8bd
   100e8:			; <UNDEFINED> instruction: 0xf0402800
   100ec:			; <UNDEFINED> instruction: 0x460681dc
   100f0:	stmdbls	fp, {r0, r2, r5, r9, sl, lr}
   100f4:			; <UNDEFINED> instruction: 0xf7ff4620
   100f8:	stmdacs	r0, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
   100fc:	stmdbls	pc, {r0, r1, r4, r6, r8, ip, lr, pc}	; <UNPREDICTABLE>
   10100:			; <UNDEFINED> instruction: 0xf7ff4620
   10104:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   10108:			; <UNDEFINED> instruction: 0xf8dfd14d
   1010c:			; <UNDEFINED> instruction: 0x4620187c
   10110:			; <UNDEFINED> instruction: 0xf7ff4479
   10114:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   10118:			; <UNDEFINED> instruction: 0xf8dfd145
   1011c:			; <UNDEFINED> instruction: 0x46201870
   10120:			; <UNDEFINED> instruction: 0xf7ff4479
   10124:	strmi	pc, [r1], sp, ror #26
   10128:	teqle	ip, r0, lsl #16
   1012c:			; <UNDEFINED> instruction: 0xf0402e0a
   10130:			; <UNDEFINED> instruction: 0xf8df8092
   10134:			; <UNDEFINED> instruction: 0x4632185c
   10138:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1013c:	stmdb	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10140:			; <UNDEFINED> instruction: 0xf0402800
   10144:	ldmdage	r5!, {r3, r7, pc}
   10148:	mrc	7, 3, APSR_nzcv, cr10, cr2, {7}
   1014c:			; <UNDEFINED> instruction: 0xf0402800
   10150:			; <UNDEFINED> instruction: 0xf10d8082
   10154:			; <UNDEFINED> instruction: 0xf10d0b64
   10158:			; <UNDEFINED> instruction: 0xf8df0860
   1015c:			; <UNDEFINED> instruction: 0xf50d1838
   10160:	ldrbmi	r7, [fp], -fp, lsr #1
   10164:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
   10168:	ldmda	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1016c:	cmnle	r2, r2, lsl #16
   10170:	ldrdcs	pc, [r0], -r8
   10174:	stmdale	r4, {r1, r9, fp, sp}
   10178:			; <UNDEFINED> instruction: 0xf8dbd16d
   1017c:	blcs	11c184 <EXEC_NAME@@Base+0xf617c>
   10180:			; <UNDEFINED> instruction: 0xf8dfd969
   10184:	tstcs	r1, r4, lsl r8
   10188:	ldrdmi	pc, [r0], -fp
   1018c:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10190:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   10194:	strcs	lr, [r0], #-2509	; 0xfffff633
   10198:			; <UNDEFINED> instruction: 0xf8df447b
   1019c:	stmdavs	r0, {r2, fp, sp}
   101a0:			; <UNDEFINED> instruction: 0xf7f3447a
   101a4:			; <UNDEFINED> instruction: 0xf895e81e
   101a8:			; <UNDEFINED> instruction: 0xf1b88000
   101ac:			; <UNDEFINED> instruction: 0xf43f0f00
   101b0:	stmdavc	lr!, {r2, r3, r6, r8, r9, sl, fp, sp, pc}^
   101b4:	ldr	r1, [sp, -ip, ror #24]
   101b8:			; <UNDEFINED> instruction: 0xf1a31f9e
   101bc:	tstlt	r7, r5, lsl #16
   101c0:			; <UNDEFINED> instruction: 0xf7f24638
   101c4:			; <UNDEFINED> instruction: 0x4640edde
   101c8:	svc	0x004ef7f2
   101cc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   101d0:	stclne	0, cr13, [r1, #468]!	; 0x1d4
   101d4:			; <UNDEFINED> instruction: 0xf7f24632
   101d8:	movwcs	lr, #3600	; 0xe10
   101dc:	mulhi	r0, r5, r8
   101e0:			; <UNDEFINED> instruction: 0xe72e55bb
   101e4:	svc	0x00c6f7f2
   101e8:	sbfxcc	pc, pc, #17, #13
   101ec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   101f0:	stmdavs	r0, {r2, r3, r4, fp, sp, lr}
   101f4:	svclt	0x00182802
   101f8:	tstle	ip, r3, lsl r8
   101fc:	sbfxcc	pc, pc, #17, #5
   10200:			; <UNDEFINED> instruction: 0xf8df4620
   10204:	smlatbcs	r1, r4, r7, r2
   10208:			; <UNDEFINED> instruction: 0xf04f447b
   1020c:	ldrbtmi	r3, [sl], #-3071	; 0xfffff401
   10210:	svc	0x00e6f7f2
   10214:			; <UNDEFINED> instruction: 0xf7f2e757
   10218:			; <UNDEFINED> instruction: 0xf8dfef3a
   1021c:			; <UNDEFINED> instruction: 0x96002790
   10220:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   10224:	andls	r2, r1, r1, lsl #2
   10228:			; <UNDEFINED> instruction: 0xf7f24620
   1022c:			; <UNDEFINED> instruction: 0xe74aefda
   10230:	strtmi	r4, [r8], -sl, asr #12
   10234:			; <UNDEFINED> instruction: 0xf0004641
   10238:	strmi	pc, [r3], sp, lsl #30
   1023c:			; <UNDEFINED> instruction: 0xf8dfe73e
   10240:			; <UNDEFINED> instruction: 0x462a1770
   10244:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
   10248:	stc2l	7, cr15, [sl], #1020	; 0x3fc
   1024c:			; <UNDEFINED> instruction: 0xf47f3001
   10250:	strtmi	sl, [ip], -r6, lsl #30
   10254:			; <UNDEFINED> instruction: 0xf8dfe045
   10258:			; <UNDEFINED> instruction: 0x4623875c
   1025c:	smmlslt	r8, pc, r8, pc	; <UNPREDICTABLE>
   10260:	ldrbtmi	r2, [r8], #2
   10264:			; <UNDEFINED> instruction: 0x464444fb
   10268:	mul	r9, r8, r6
   1026c:	svcmi	0x0010f85b
   10270:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   10274:			; <UNDEFINED> instruction: 0xf0002c00
   10278:			; <UNDEFINED> instruction: 0x462081d9
   1027c:	svc	0x0038f7f2
   10280:	ldrhle	r4, [r3, #32]!
   10284:	strbmi	r4, [r1], -r2, lsl #12
   10288:			; <UNDEFINED> instruction: 0xf7f34620
   1028c:	stmdacs	r0, {r6, r7, fp, sp, lr, pc}
   10290:			; <UNDEFINED> instruction: 0xf8dfd1ec
   10294:	strtmi	r3, [r0], r8, lsr #14
   10298:	bl	e148c <EXEC_NAME@@Base+0xbb484>
   1029c:	ldmib	r3, {r0, r3, r8, r9, ip}^
   102a0:	ldmdavs	ip, {r1, r8, fp, sp, lr}^
   102a4:	svceq	0x0000f1b9
   102a8:	eorshi	pc, r8, #0
   102ac:	mulhi	r0, r5, r8
   102b0:	vmlacs.f64	d9, d0, d7
   102b4:	bicshi	pc, sl, r0
   102b8:	movwls	r4, #29475	; 0x7323
   102bc:			; <UNDEFINED> instruction: 0xf8dfe6c1
   102c0:			; <UNDEFINED> instruction: 0x460526d8
   102c4:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   102c8:	ldmib	sp, {r0, r8, sp}^
   102cc:			; <UNDEFINED> instruction: 0x463c8b12
   102d0:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   102d4:			; <UNDEFINED> instruction: 0xf8df447b
   102d8:	stmdavs	r0, {r2, r3, r5, r6, r7, r9, sl, sp}
   102dc:			; <UNDEFINED> instruction: 0xf7f2447a
   102e0:	strtmi	lr, [r0], -r0, lsl #31
   102e4:			; <UNDEFINED> instruction: 0xf7f22400
   102e8:	strtmi	lr, [r8], -ip, asr #26
   102ec:	stcl	7, cr15, [r8, #-968]	; 0xfffffc38
   102f0:	strtmi	r9, [r1], ip, lsl #22
   102f4:			; <UNDEFINED> instruction: 0xf04f4625
   102f8:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
   102fc:	stcl	7, cr15, [r0, #-968]	; 0xfffffc38
   10300:			; <UNDEFINED> instruction: 0xf7f24638
   10304:	ldmdals	r0, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   10308:	ldc	7, cr15, [sl, #-968]!	; 0xfffffc38
   1030c:	movwcc	r9, #6925	; 0x1b0d
   10310:	svcls	0x000dd006
   10314:			; <UNDEFINED> instruction: 0xf7f34638
   10318:			; <UNDEFINED> instruction: 0x4638e838
   1031c:	stm	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10320:	mcrrne	8, 0, r9, r3, cr8
   10324:			; <UNDEFINED> instruction: 0xf7f3d001
   10328:	strcc	lr, [r1], -r6, lsl #17
   1032c:			; <UNDEFINED> instruction: 0xf7ffd03c
   10330:	bllt	ff24f77c <EXEC_NAME@@Base+0xff229774>
   10334:	stcl	7, cr15, [r6, #968]!	; 0x3c8
   10338:	stmiblt	r8, {r0, r9, sl, lr}
   1033c:	ldcl	7, cr15, [r4, #968]!	; 0x3c8
   10340:			; <UNDEFINED> instruction: 0xf0003001
   10344:			; <UNDEFINED> instruction: 0xf8df8197
   10348:	strtmi	r0, [fp], -r0, lsl #13
   1034c:	andls	pc, r0, sp, asr #17
   10350:	strtmi	r4, [r1], -r2, asr #12
   10354:			; <UNDEFINED> instruction: 0xf0004478
   10358:	andcc	pc, r1, r7, lsr #27
   1035c:	bicshi	pc, r7, r0
   10360:	stc2	7, cr15, [r8], #1020	; 0x3fc
   10364:	strtmi	fp, [r0], -r0, lsl #22
   10368:	stc	7, cr15, [sl, #-968]	; 0xfffffc38
   1036c:			; <UNDEFINED> instruction: 0xf7f24628
   10370:	strbmi	lr, [r8], -r8, lsl #26
   10374:	stc	7, cr15, [r4, #-968]	; 0xfffffc38
   10378:			; <UNDEFINED> instruction: 0xf7f2980e
   1037c:	strt	lr, [r2], r2, lsl #26
   10380:			; <UNDEFINED> instruction: 0x0614f8df
   10384:			; <UNDEFINED> instruction: 0xf8df2101
   10388:			; <UNDEFINED> instruction: 0xf8df3644
   1038c:			; <UNDEFINED> instruction: 0xf85a2644
   10390:	ldrbtmi	r0, [fp], #-0
   10394:	andhi	pc, r0, sp, asr #17
   10398:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1039c:	svc	0x0020f7f2
   103a0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   103a4:	strbmi	r4, [sp], -ip, asr #12
   103a8:			; <UNDEFINED> instruction: 0xf04f4658
   103ac:			; <UNDEFINED> instruction: 0xf7f33bff
   103b0:	ldrb	lr, [r8, r2, asr #16]
   103b4:	mvnscc	pc, #79	; 0x4f
   103b8:	subshi	pc, r0, sp, asr #17
   103bc:	movwls	r9, #54024	; 0xd308
   103c0:	cfstr32ls	mvfx14, [ip, #-984]	; 0xfffffc28
   103c4:	strmi	r4, [ip], -sl, lsl #12
   103c8:			; <UNDEFINED> instruction: 0x46289910
   103cc:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
   103d0:			; <UNDEFINED> instruction: 0xf0003001
   103d4:	stmdavs	sp!, {r2, r9, pc}
   103d8:			; <UNDEFINED> instruction: 0xf7f24628
   103dc:	stmdacc	r1, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
   103e0:	blcs	b27494 <EXEC_NAME@@Base+0xb0148c>
   103e4:	strtpl	fp, [ip], #-3848	; 0xfffff0f8
   103e8:	ldc	7, cr15, [r0], #968	; 0x3c8
   103ec:			; <UNDEFINED> instruction: 0xf0402800
   103f0:			; <UNDEFINED> instruction: 0xf7f28102
   103f4:	strmi	lr, [r4], -ip, lsr #25
   103f8:	mrc	7, 6, APSR_nzcv, cr4, cr2, {7}
   103fc:			; <UNDEFINED> instruction: 0xf04f9b15
   10400:	strls	r3, [r2], #-767	; 0xfffffd01
   10404:	vst4.8	{d2,d4,d6,d8}, [r3], r1
   10408:			; <UNDEFINED> instruction: 0xf8df4970
   1040c:			; <UNDEFINED> instruction: 0xf8cd35c8
   10410:	ldrtmi	r9, [ip], -r4
   10414:	andlt	pc, r0, sp, asr #17
   10418:	andls	r4, r3, fp, ror r4
   1041c:			; <UNDEFINED> instruction: 0xf7f29811
   10420:			; <UNDEFINED> instruction: 0xb11feeb6
   10424:			; <UNDEFINED> instruction: 0xf7f24638
   10428:	strmi	lr, [r4], -r4, ror #28
   1042c:			; <UNDEFINED> instruction: 0xf7f2980e
   10430:	strmi	lr, [r6], -r0, ror #28
   10434:	eorcc	r4, r0, r0, lsr #8
   10438:	mrc	7, 0, APSR_nzcv, cr6, cr2, {7}
   1043c:	eorcs	r4, r0, r4, lsl #12
   10440:	mrc	7, 0, APSR_nzcv, cr2, cr2, {7}
   10444:	svclt	0x00182c00
   10448:	strmi	r2, [r5], -r0, lsl #16
   1044c:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
   10450:	blcs	3707c <EXEC_NAME@@Base+0x11074>
   10454:	adchi	pc, r4, r0, asr #32
   10458:	ldrbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1045c:			; <UNDEFINED> instruction: 0x46284479
   10460:	stc	7, cr15, [r6, #968]!	; 0x3c8
   10464:			; <UNDEFINED> instruction: 0xf0002f00
   10468:	ldrtmi	r8, [r9], -pc, ror #1
   1046c:			; <UNDEFINED> instruction: 0xf7f24620
   10470:			; <UNDEFINED> instruction: 0xf7ffeda0
   10474:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   10478:	svcge	0x0033f47f
   1047c:			; <UNDEFINED> instruction: 0x462a9b10
   10480:			; <UNDEFINED> instruction: 0x46209914
   10484:	blls	1f508c <EXEC_NAME@@Base+0x1cf084>
   10488:	stmda	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1048c:	strmi	r1, [r6], -r2, asr #24
   10490:	rscshi	pc, r5, r0
   10494:	stc2	7, cr15, [lr], {255}	; 0xff
   10498:			; <UNDEFINED> instruction: 0xf47f2800
   1049c:	blls	33c12c <EXEC_NAME@@Base+0x316124>
   104a0:	ldrdls	pc, [r0], -r3
   104a4:	strtmi	lr, [r5], -ip, lsr #14
   104a8:	stmdaeq	r5, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   104ac:	streq	pc, [r6], -pc, rrx
   104b0:			; <UNDEFINED> instruction: 0xf8dfe685
   104b4:	tstcs	r0, r8, lsr #10
   104b8:			; <UNDEFINED> instruction: 0x4638447f
   104bc:	stc	7, cr15, [r8, #968]!	; 0x3c8
   104c0:	andls	r1, sp, r3, asr #24
   104c4:	andshi	pc, r4, #0
   104c8:			; <UNDEFINED> instruction: 0xf7f24640
   104cc:	mcrrne	13, 1, lr, r3, cr6
   104d0:			; <UNDEFINED> instruction: 0xf0004606
   104d4:			; <UNDEFINED> instruction: 0x463981f5
   104d8:	andcs	r4, r3, sl, lsr #12
   104dc:	svc	0x00b0f7f2
   104e0:	strmi	r1, [r6], -r7, asr #24
   104e4:	andshi	pc, r7, #0
   104e8:	ldreq	r6, [r8, #2347]	; 0x92b
   104ec:	stmibvs	lr!, {r2, r3, r4, r8, sl, ip, lr, pc}
   104f0:	stc	7, cr15, [ip], #-968	; 0xfffffc38
   104f4:	andsle	r4, r7, r6, lsl #5
   104f8:	ldreq	pc, [ip], #2271	; 0x8df
   104fc:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   10500:			; <UNDEFINED> instruction: 0xf04f9608
   10504:			; <UNDEFINED> instruction: 0xf8df0900
   10508:	ldrdcs	r3, [r1, -r8]
   1050c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   10510:			; <UNDEFINED> instruction: 0xf8df464c
   10514:	ldrbtmi	r2, [fp], #-1232	; 0xfffffb30
   10518:	andhi	pc, r0, sp, asr #17
   1051c:	ldrbtmi	r4, [sl], #-1613	; 0xfffff9b3
   10520:			; <UNDEFINED> instruction: 0xf7f26800
   10524:	usat	lr, #20, lr, asr #28
   10528:	ldrtvc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1052c:	ldrbtmi	r2, [pc], #-258	; 10534 <ntfs_check_empty_dir@plt+0xd088>
   10530:			; <UNDEFINED> instruction: 0xf7f24638
   10534:	mcrrne	14, 6, lr, r1, cr2
   10538:	svclt	0x001e4606
   1053c:			; <UNDEFINED> instruction: 0xf04f9714
   10540:	movwls	r3, #33791	; 0x83ff
   10544:	cfldrsge	mvf15, [r4, #-508]!	; 0xfffffe04
   10548:	strbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1054c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10550:	ldrcc	pc, [r8], #2271	; 0x8df
   10554:	strbmi	r2, [ip], -r1, lsl #2
   10558:			; <UNDEFINED> instruction: 0xf85a464d
   1055c:	ldrbtmi	r0, [fp], #-2
   10560:	strcs	pc, [ip], #2271	; 0x8df
   10564:	andhi	pc, r0, sp, asr #17
   10568:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1056c:	mrc	7, 1, APSR_nzcv, cr8, cr2, {7}
   10570:	strb	r9, [lr], r8, lsl #12
   10574:	strtcc	pc, [r0], #-2271	; 0xfffff721
   10578:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1057c:			; <UNDEFINED> instruction: 0xf7f2681c
   10580:	stmdavs	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   10584:	stc	7, cr15, [r2, #968]	; 0x3c8
   10588:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1058c:	andhi	pc, r0, sp, asr #17
   10590:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   10594:	andls	r2, r1, r1, lsl #2
   10598:			; <UNDEFINED> instruction: 0xf7f24620
   1059c:	str	lr, [sp, #3618]	; 0xe22
   105a0:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   105a4:			; <UNDEFINED> instruction: 0xe75a4479
   105a8:	vst1.64	{d20-d21}, [pc :256], fp
   105ac:			; <UNDEFINED> instruction: 0xf8df747a
   105b0:	tstcs	r1, ip, asr #8
   105b4:			; <UNDEFINED> instruction: 0xf85a46a9
   105b8:	ldrbtmi	r0, [fp], #-2
   105bc:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   105c0:	strtmi	r9, [ip], -r0, lsl #8
   105c4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   105c8:	mcr	7, 0, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   105cc:	blmi	ffcca184 <EXEC_NAME@@Base+0xffca417c>
   105d0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   105d4:			; <UNDEFINED> instruction: 0xf7f2681f
   105d8:	stmdavs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   105dc:	ldcl	7, cr15, [r6, #-968]	; 0xfffffc38
   105e0:	strtcs	pc, [r0], #-2271	; 0xfffff721
   105e4:	strtmi	r9, [fp], -r0, lsl #12
   105e8:	tstcs	r1, sl, ror r4
   105ec:	ldrtmi	r9, [r8], -r1
   105f0:	ldcl	7, cr15, [r6, #968]!	; 0x3c8
   105f4:			; <UNDEFINED> instruction: 0xf7f2e49b
   105f8:			; <UNDEFINED> instruction: 0xf7f2ebaa
   105fc:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   10600:	stmdavs	r5, {r3, r4, r5, r6, ip, lr, pc}
   10604:	rsbsle	r2, r5, r0, lsl #26
   10608:			; <UNDEFINED> instruction: 0xf7f24628
   1060c:	mcrls	13, 0, lr, cr12, cr2, {3}
   10610:	ldrbtmi	r4, [r9], #-2557	; 0xfffff603
   10614:	ldrtmi	r4, [r0], -r2, lsl #12
   10618:	blx	ce61e <EXEC_NAME@@Base+0xa8616>
   1061c:			; <UNDEFINED> instruction: 0xf0003001
   10620:			; <UNDEFINED> instruction: 0x462980de
   10624:			; <UNDEFINED> instruction: 0xf7f26830
   10628:	strbt	lr, [r2], ip, lsr #25
   1062c:			; <UNDEFINED> instruction: 0x46329c11
   10630:	strtmi	r4, [r0], -r1, asr #12
   10634:	bl	ff84e604 <EXEC_NAME@@Base+0xff8285fc>
   10638:	strcc	r1, [r1], -r3, lsr #19
   1063c:	eorcs	r4, ip, #34603008	; 0x2100000
   10640:	andsvc	r4, sl, r1, lsr r4
   10644:	str	r9, [lr, #273]!	; 0x111
   10648:	stmdbls	lr, {r1, r4, r5, r6, sl, fp, ip}
   1064c:			; <UNDEFINED> instruction: 0xf7f24620
   10650:			; <UNDEFINED> instruction: 0xe70eebd4
   10654:	ldrdcs	r4, [r1, -r0]
   10658:	bmi	ffb63610 <EXEC_NAME@@Base+0xffb3d608>
   1065c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   10660:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   10664:			; <UNDEFINED> instruction: 0xf7f26800
   10668:			; <UNDEFINED> instruction: 0xe63aedbc
   1066c:	movweq	lr, #18979	; 0x4a23
   10670:	strbt	r9, [r6], #775	; 0x307
   10674:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
   10678:	mcrr	7, 15, pc, sl, cr2	; <UNPREDICTABLE>
   1067c:			; <UNDEFINED> instruction: 0xf7f2e694
   10680:	stmdavs	r3, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   10684:	blcs	5b46b4 <EXEC_NAME@@Base+0x58e6ac>
   10688:			; <UNDEFINED> instruction: 0xf7ffd076
   1068c:	stmdacs	r0, {r0, r1, r4, r8, r9, fp, ip, sp, lr, pc}
   10690:	mcrge	4, 1, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   10694:	ldmdavs	lr, {r1, r3, r8, r9, fp, ip, pc}
   10698:	ldrmi	r9, [sl], -r9, lsl #22
   1069c:	tsteq	r3, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
   106a0:			; <UNDEFINED> instruction: 0xf383fab3
   106a4:	b	13daeac <EXEC_NAME@@Base+0x13b4ea4>
   106a8:	svclt	0x00081353
   106ac:	blcs	192b4 <nf_ns_user_prefix@@Base+0x6af4>
   106b0:	adcshi	pc, ip, r0, asr #32
   106b4:			; <UNDEFINED> instruction: 0x46304bb8
   106b8:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   106bc:	ldrdge	pc, [r0], -r9
   106c0:	stcl	7, cr15, [r4], #968	; 0x3c8
   106c4:	ldrdcs	r4, [r1, -r4]
   106c8:	ldrbtmi	r4, [fp], #-2772	; 0xfffff52c
   106cc:	andls	r4, r0, sl, ror r4
   106d0:			; <UNDEFINED> instruction: 0xf7f24650
   106d4:	cdpcs	13, 0, cr14, cr1, cr6, {4}
   106d8:	mcrge	4, 0, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   106dc:			; <UNDEFINED> instruction: 0x463148d0
   106e0:	ldrdcc	pc, [r0], -r9
   106e4:	ldrbtmi	r2, [r8], #-637	; 0xfffffd83
   106e8:	mcrr	7, 15, pc, r4, cr2	; <UNPREDICTABLE>
   106ec:			; <UNDEFINED> instruction: 0xf04fe5f9
   106f0:	strbt	r3, [lr], #3071	; 0xbff
   106f4:	smlatbcs	r1, r8, sl, r4
   106f8:	strcs	r4, [r0, #-3018]	; 0xfffff436
   106fc:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   10700:	bmi	ff2618f4 <EXEC_NAME@@Base+0xff23b8ec>
   10704:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
   10708:	stcl	7, cr15, [sl, #-968]!	; 0xfffffc38
   1070c:	smlattcs	r2, r9, r5, lr
   10710:			; <UNDEFINED> instruction: 0xf7f24640
   10714:			; <UNDEFINED> instruction: 0xf7ffec72
   10718:	strb	pc, [r5], -sp, asr #21	; <UNPREDICTABLE>
   1071c:	bl	5ce6ec <EXEC_NAME@@Base+0x5a86e4>
   10720:			; <UNDEFINED> instruction: 0xf43f2800
   10724:	ldmmi	ip, {r0, r1, r6, r7, r8, sl, fp, sp, pc}
   10728:	blmi	ff018b34 <EXEC_NAME@@Base+0xfeff2b2c>
   1072c:	bmi	ff022064 <EXEC_NAME@@Base+0xfeffc05c>
   10730:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   10734:			; <UNDEFINED> instruction: 0xf8cd447b
   10738:	ldrbtmi	r8, [sl], #-0
   1073c:			; <UNDEFINED> instruction: 0xf7f26800
   10740:	ldr	lr, [r3, #3408]!	; 0xd50
   10744:			; <UNDEFINED> instruction: 0x21014894
   10748:	bmi	feee3638 <EXEC_NAME@@Base+0xfeebd630>
   1074c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   10750:			; <UNDEFINED> instruction: 0xf8cd447b
   10754:	ldrbtmi	r8, [sl], #-0
   10758:			; <UNDEFINED> instruction: 0xf7f26800
   1075c:			; <UNDEFINED> instruction: 0xf04fed42
   10760:	stmdals	r8, {r8, fp}
   10764:	mcr	7, 3, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   10768:	strbmi	r4, [sp], -ip, asr #12
   1076c:	blmi	fe2c9fe4 <EXEC_NAME@@Base+0xfe2a3fdc>
   10770:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   10774:	strb	r6, [r1, #-2076]	; 0xfffff7e4
   10778:	b	ffa4e748 <EXEC_NAME@@Base+0xffa28740>
   1077c:	ldrtmi	r4, [r2], -pc, lsr #23
   10780:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   10784:	stmdblt	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   10788:	ldmdals	r1, {r1, ip, pc}
   1078c:	ldcl	7, cr15, [lr], #968	; 0x3c8
   10790:	ldmdbls	r4, {r4, r8, r9, fp, ip, pc}
   10794:	strtmi	r4, [r0], -sl, lsr #12
   10798:	blls	1f53a0 <EXEC_NAME@@Base+0x1cf398>
   1079c:	mcr	7, 4, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   107a0:			; <UNDEFINED> instruction: 0xf7ff4606
   107a4:	stmdacs	r0, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
   107a8:	cfldrsge	mvf15, [fp, #508]	; 0x1fc
   107ac:			; <UNDEFINED> instruction: 0xf43f1c73
   107b0:	uhsub16	sl, r4, r1
   107b4:			; <UNDEFINED> instruction: 0xf85a4b78
   107b8:	ldmdavs	ip, {r0, r1, ip, sp}
   107bc:	ldcl	7, cr15, [sl], {242}	; 0xf2
   107c0:			; <UNDEFINED> instruction: 0xf7f26800
   107c4:	blmi	fe7cb95c <EXEC_NAME@@Base+0xfe7a5954>
   107c8:			; <UNDEFINED> instruction: 0x21014a9e
   107cc:	andhi	pc, r0, sp, asr #17
   107d0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   107d4:	strtmi	r9, [r0], -r1
   107d8:	stc	7, cr15, [r2, #-968]	; 0xfffffc38
   107dc:	strcs	lr, [r0, #-1504]	; 0xfffffa20
   107e0:	blmi	1b89de4 <EXEC_NAME@@Base+0x1b63ddc>
   107e4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   107e8:			; <UNDEFINED> instruction: 0xf7f2681c
   107ec:	stmdavs	r0, {r2, r6, r7, sl, fp, sp, lr, pc}
   107f0:	mcrr	7, 15, pc, ip, cr2	; <UNPREDICTABLE>
   107f4:	bmi	fe56364c <EXEC_NAME@@Base+0xfe53d644>
   107f8:			; <UNDEFINED> instruction: 0xf8cd2101
   107fc:	ldrbtmi	r8, [fp], #-0
   10800:	andls	r4, r1, sl, ror r4
   10804:			; <UNDEFINED> instruction: 0xf7f24620
   10808:	strb	lr, [r9, #3308]	; 0xcec
   1080c:	strtmi	r4, [fp], -r2, ror #16
   10810:	smlabbcs	r1, pc, sl, r4	; <UNPREDICTABLE>
   10814:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   10818:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1081c:	stcl	7, cr15, [r0], #968	; 0x3c8
   10820:			; <UNDEFINED> instruction: 0xf7f24658
   10824:			; <UNDEFINED> instruction: 0xf04fee08
   10828:	strb	r3, [ip], #-3071	; 0xfffff401
   1082c:	stc2l	0, cr15, [r8]
   10830:	eorsle	r2, r9, r0, lsl #16
   10834:	andscs	r4, r3, r8, asr fp
   10838:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1083c:			; <UNDEFINED> instruction: 0xf7f2681e
   10840:	blmi	fe14b8e0 <EXEC_NAME@@Base+0xfe1258d8>
   10844:	bmi	fe118c50 <EXEC_NAME@@Base+0xfe0f2c48>
   10848:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1084c:	ldrtmi	r9, [r0], -r0
   10850:	stcl	7, cr15, [r6], {242}	; 0xf2
   10854:	blmi	1449d70 <EXEC_NAME@@Base+0x1423d68>
   10858:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1085c:			; <UNDEFINED> instruction: 0xf7f2681c
   10860:	stmdavs	r0, {r1, r3, r7, sl, fp, sp, lr, pc}
   10864:	ldc	7, cr15, [r2], {242}	; 0xf2
   10868:	bmi	1f63660 <EXEC_NAME@@Base+0x1f3d658>
   1086c:			; <UNDEFINED> instruction: 0xf8cd2101
   10870:	ldrbtmi	r8, [fp], #-0
   10874:	andls	r4, r1, sl, ror r4
   10878:			; <UNDEFINED> instruction: 0xf7f24620
   1087c:			; <UNDEFINED> instruction: 0xe76eecb2
   10880:	tstcs	r1, r5, asr #16
   10884:	ldrdls	pc, [r0], #-141	; 0xffffff73
   10888:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1088c:			; <UNDEFINED> instruction: 0xf85a4b75
   10890:	bmi	1d50898 <EXEC_NAME@@Base+0x1d2a890>
   10894:			; <UNDEFINED> instruction: 0x464c447b
   10898:	ldrbtmi	r4, [sl], #-1613	; 0xfffff9b3
   1089c:			; <UNDEFINED> instruction: 0xf7f26800
   108a0:	ldr	lr, [r3, #-3232]!	; 0xfffff360
   108a4:	b	ff7ce874 <EXEC_NAME@@Base+0xff7a886c>
   108a8:	tstcs	r1, fp, lsr r8
   108ac:	bmi	1c23670 <EXEC_NAME@@Base+0x1bfd668>
   108b0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   108b4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   108b8:			; <UNDEFINED> instruction: 0xf7f26800
   108bc:	ldr	lr, [r0, #-3218]	; 0xfffff36e
   108c0:			; <UNDEFINED> instruction: 0xf04f4b35
   108c4:	strbmi	r0, [ip], -r0, lsl #18
   108c8:			; <UNDEFINED> instruction: 0xf85a464d
   108cc:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
   108d0:	mrrc	7, 15, pc, r0, cr2	; <UNPREDICTABLE>
   108d4:	stmdavs	r0, {r3, r9, sl, ip, pc}
   108d8:	bl	ff64e8a8 <EXEC_NAME@@Base+0xff6288a0>
   108dc:	bmi	19a3678 <EXEC_NAME@@Base+0x197d670>
   108e0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   108e4:	andls	r4, r0, sl, ror r4
   108e8:			; <UNDEFINED> instruction: 0xf7f24638
   108ec:	ldr	lr, [r0, #-3194]	; 0xfffff386
   108f0:			; <UNDEFINED> instruction: 0xf85a4b29
   108f4:	ldmdavs	ip, {r0, r1, ip, sp}
   108f8:	ldc	7, cr15, [ip], #-968	; 0xfffffc38
   108fc:			; <UNDEFINED> instruction: 0xf7f26800
   10900:	blmi	17cb820 <EXEC_NAME@@Base+0x17a5818>
   10904:	tstcs	r1, lr, asr sl
   10908:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1090c:	strtmi	r9, [r0], -r0
   10910:	stcl	7, cr15, [r6], #-968	; 0xfffffc38
   10914:	blmi	849e2c <EXEC_NAME@@Base+0x823e24>
   10918:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1091c:	strbmi	r4, [sp], -ip, asr #12
   10920:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   10924:			; <UNDEFINED> instruction: 0xf7f2681f
   10928:	strls	lr, [r8], -r6, lsr #24
   1092c:			; <UNDEFINED> instruction: 0xf7f26800
   10930:	blmi	154b7f0 <EXEC_NAME@@Base+0x15257e8>
   10934:	tstcs	r1, r4, asr sl
   10938:	andhi	pc, r0, sp, asr #17
   1093c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   10940:	ldrtmi	r9, [r8], -r1
   10944:	mcrr	7, 15, pc, ip, cr2	; <UNPREDICTABLE>
   10948:	svclt	0x0000e4e3
   1094c:	andeq	r5, r1, ip, ror lr
   10950:	andeq	r0, r0, ip, ror #5
   10954:	andeq	r3, r0, sl, lsr #31
   10958:	andeq	r2, r0, r4, lsr #5
   1095c:	andeq	r4, r0, sl, lsl r1
   10960:	andeq	r3, r0, ip, lsl r7
   10964:	andeq	r2, r0, lr, lsr r2
   10968:	andeq	r4, r0, r8, lsl #2
   1096c:	strdeq	r6, [r1], -r2
   10970:	andeq	r4, r0, r6, lsl #3
   10974:			; <UNDEFINED> instruction: 0x00002aba
   10978:	andeq	r4, r0, r0, lsr #3
   1097c:	muleq	r0, r8, r1
   10980:	andeq	r4, r0, r8, asr #2
   10984:	andeq	r5, r1, sl, lsr #16
   10988:	andeq	r4, r0, r4, lsl #1
   1098c:	andeq	r4, r0, r0, lsl #1
   10990:	andeq	r4, r0, r2, ror r0
   10994:	andeq	r4, r0, r2, asr r0
   10998:	andeq	r0, r0, r4, lsl #6
   1099c:	andeq	r3, r0, r8, ror #24
   109a0:	andeq	r4, r0, r0, lsr #32
   109a4:	strdeq	r3, [r0], -r8
   109a8:	muleq	r0, lr, sp
   109ac:	andeq	r3, r0, lr, ror #26
   109b0:	andeq	r2, r0, lr, lsl #20
   109b4:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
   109b8:	andeq	r5, r1, r8, lsr #12
   109bc:	strdeq	r5, [r1], -r4
   109c0:	andeq	r3, r0, ip, lsr #22
   109c4:	andeq	r3, r0, r4, lsr fp
   109c8:	andeq	r3, r0, ip, lsr #21
   109cc:	andeq	r3, r0, lr, ror #20
   109d0:	andeq	r3, r0, ip, lsr #27
   109d4:	andeq	r3, r0, ip, lsr lr
   109d8:	andeq	r1, r0, ip, asr #25
   109dc:	andeq	r3, r0, r0, asr #22
   109e0:	andeq	r3, r0, sl, ror #17
   109e4:	andeq	r3, r0, sl, lsl #23
   109e8:	andeq	r3, r0, sl, asr #21
   109ec:	andeq	r3, r0, r2, lsr #17
   109f0:	andeq	r3, r0, r8, ror #22
   109f4:	ldrdeq	r3, [r0], -lr
   109f8:	andeq	r3, r0, r4, asr #19
   109fc:	andeq	r3, r0, r6, asr #16
   10a00:	andeq	r3, r0, r8, lsr sl
   10a04:	andeq	r3, r0, r8, lsr #19
   10a08:	andeq	r3, r0, sl, lsr ip
   10a0c:	andeq	r3, r0, r0, lsr #15
   10a10:	andeq	r3, r0, lr, lsr #15
   10a14:	andeq	r3, r0, r2, ror #25
   10a18:	andeq	r3, r0, r6, lsr r7
   10a1c:	strdeq	r3, [r0], -r4
   10a20:	strdeq	r3, [r0], -r2
   10a24:	andeq	r3, r0, r0, lsl #14
   10a28:	andeq	r3, r0, r2, lsr #22
   10a2c:	andeq	r3, r0, ip, asr #13
   10a30:	andeq	r3, r0, lr, asr #21
   10a34:			; <UNDEFINED> instruction: 0x000036b0
   10a38:	andeq	r3, r0, sl, lsr #19
   10a3c:	strdeq	r3, [r0], -lr
   10a40:	andeq	r3, r0, r0, lsr r6
   10a44:	andeq	r3, r0, sl, asr r8
   10a48:	andeq	r3, r0, r2, lsl #12
   10a4c:	muleq	r0, r0, r7
   10a50:	strdeq	r3, [r0], -r8
   10a54:			; <UNDEFINED> instruction: 0x000035b8
   10a58:	andeq	r3, r0, r6, ror sl
   10a5c:	andeq	r3, r0, lr, lsl #11
   10a60:			; <UNDEFINED> instruction: 0x000037b8
   10a64:	andeq	r3, r0, ip, ror #10
   10a68:	andeq	r3, r0, r6, ror r5
   10a6c:	andeq	r3, r0, ip, asr #10
   10a70:	andeq	r3, r0, sl, ror #19
   10a74:	andeq	r3, r0, lr, lsl r5
   10a78:	muleq	r0, ip, r7
   10a7c:	strdeq	r3, [r0], -r8
   10a80:	andeq	r3, r0, sl, asr #14
   10a84:	andeq	r3, r0, r4, asr #9
   10a88:	andeq	r3, r0, lr, ror #13
   10a8c:			; <UNDEFINED> instruction: 0x4606b570
   10a90:			; <UNDEFINED> instruction: 0xf8f8f000
   10a94:	svclt	0x00081c43
   10a98:	andle	r2, r4, r0, lsl #8
   10a9c:			; <UNDEFINED> instruction: 0xf0004605
   10aa0:			; <UNDEFINED> instruction: 0x4604fd9b
   10aa4:	strtmi	fp, [r0], -r8, lsl #2
   10aa8:			; <UNDEFINED> instruction: 0x4630bd70
   10aac:			; <UNDEFINED> instruction: 0xf0004629
   10ab0:			; <UNDEFINED> instruction: 0x4620f8b3
   10ab4:	svclt	0x0000bd70
   10ab8:			; <UNDEFINED> instruction: 0x4605b538
   10abc:	cmplt	r9, ip, lsl #12
   10ac0:			; <UNDEFINED> instruction: 0xf7fe4608
   10ac4:	strmi	pc, [r1], -r5, lsr #31
   10ac8:			; <UNDEFINED> instruction: 0xf0004628
   10acc:	strtmi	pc, [r0], -r5, lsr #17
   10ad0:	ldrhtmi	lr, [r8], -sp
   10ad4:	svclt	0x00aaf7fe
   10ad8:			; <UNDEFINED> instruction: 0xf04f4628
   10adc:			; <UNDEFINED> instruction: 0xf00031ff
   10ae0:			; <UNDEFINED> instruction: 0x4620f89b
   10ae4:	ldrhtmi	lr, [r8], -sp
   10ae8:	svclt	0x00a0f7fe
   10aec:			; <UNDEFINED> instruction: 0x4770201c
   10af0:	mvnsmi	lr, sp, lsr #18
   10af4:			; <UNDEFINED> instruction: 0xf8df460d
   10af8:	strdlt	r8, [r2], ip
   10afc:	ldrbtmi	r4, [r8], #1542	; 0x606
   10b00:	stmdale	r1!, {r3, r9, fp, sp}^
   10b04:			; <UNDEFINED> instruction: 0xf002e8df
   10b08:	eorsvs	r3, sl, sp, lsr #6
   10b0c:	streq	r4, [fp, #-2113]	; 0xfffff7bf
   10b10:	andcs	r0, r1, #5
   10b14:	ldrmi	r6, [r0], -r2, lsl #1
   10b18:	pop	{r1, ip, sp, pc}
   10b1c:	ldfmid	f0, [r6, #-960]!	; 0xfffffc40
   10b20:	ldrbtmi	r2, [sp], #-1
   10b24:	strcs	r4, [r0], #-3893	; 0xfffff0cb
   10b28:	hvclt	33871	; 0x844f
   10b2c:	svceq	0x000cf857
   10b30:	stmdacs	r0, {r0, sl, ip, sp}
   10b34:			; <UNDEFINED> instruction: 0x4629d051
   10b38:	stmia	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b3c:	mvnsle	r2, r0, lsl #16
   10b40:	tstcs	ip, pc, lsr #20
   10b44:	ldrbtmi	r6, [sl], #-2291	; 0xfffff70d
   10b48:	strcs	pc, [r4], #-2817	; 0xfffff4ff
   10b4c:	andne	lr, r1, #212, 18	; 0x350000
   10b50:	eorsle	r2, fp, r0, lsl #20
   10b54:	movwmi	r4, #46594	; 0xb602
   10b58:	rscsvs	r4, r3, r0, lsl r6
   10b5c:	pop	{r1, ip, sp, pc}
   10b60:	stmdami	r8!, {r4, r5, r6, r7, r8, pc}
   10b64:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   10b68:	stmia	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10b6c:			; <UNDEFINED> instruction: 0x4629e7da
   10b70:	andlt	r3, r2, r0, lsr #32
   10b74:	ldrhmi	lr, [r0, #141]!	; 0x8d
   10b78:	bllt	ff4ceb78 <EXEC_NAME@@Base+0xff4a8b70>
   10b7c:	andscc	r4, ip, r9, lsr #12
   10b80:	pop	{r1, ip, sp, pc}
   10b84:			; <UNDEFINED> instruction: 0xf7fe41f0
   10b88:	strtmi	fp, [r9], -fp, asr #23
   10b8c:	andlt	r3, r2, r8, lsl r0
   10b90:	ldrhmi	lr, [r0, #141]!	; 0x8d
   10b94:	bllt	ff14eb94 <EXEC_NAME@@Base+0xff128b8c>
   10b98:	eorcc	r4, r0, fp, lsl r9
   10b9c:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
   10ba0:	blx	fefceba2 <EXEC_NAME@@Base+0xfefa8b9a>
   10ba4:	strmi	r1, [r2], -r3, asr #24
   10ba8:	blls	84e84 <EXEC_NAME@@Base+0x5ee7c>
   10bac:			; <UNDEFINED> instruction: 0x46184917
   10bb0:			; <UNDEFINED> instruction: 0xf7fe4479
   10bb4:			; <UNDEFINED> instruction: 0xf04ffb3b
   10bb8:	strdcc	r3, [r1], -pc	; <UNPREDICTABLE>
   10bbc:	andcs	fp, r0, #24, 30	; 0x60
   10bc0:	andlt	r4, r2, r0, lsl r6
   10bc4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10bc8:	str	r2, [r4, r1, lsl #4]!
   10bcc:	movweq	lr, #6691	; 0x1a23
   10bd0:	rscsvs	r4, r3, r0, lsl r6
   10bd4:	pop	{r1, ip, sp, pc}
   10bd8:	blmi	3713a0 <EXEC_NAME@@Base+0x34b398>
   10bdc:	stmdami	sp, {r2, r3, r5, r9, sp}
   10be0:			; <UNDEFINED> instruction: 0xf8582101
   10be4:	ldrbtmi	r3, [r8], #-3
   10be8:			; <UNDEFINED> instruction: 0xf7f2681b
   10bec:			; <UNDEFINED> instruction: 0xf7f2e9c4
   10bf0:	svclt	0x0000ec14
   10bf4:	andeq	r5, r1, r6, asr #3
   10bf8:	andeq	r1, r0, lr, lsl sp
   10bfc:	andeq	r4, r1, r4, asr #28
   10c00:	andeq	r4, r1, r6, lsr #28
   10c04:	andeq	r2, r0, lr, ror #1
   10c08:	andeq	r3, r0, r2, lsl r8
   10c0c:	andeq	r3, r0, ip, lsl #16
   10c10:	andeq	r0, r0, r4, lsl #6
   10c14:	andeq	r3, r0, r6, ror #15
   10c18:	bmi	62387c <EXEC_NAME@@Base+0x5fd874>
   10c1c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   10c20:	ldmpl	ip, {r1, r2, r7, ip, sp, pc}
   10c24:	movwls	r6, #22563	; 0x5823
   10c28:	stfnep	f3, [sl], {232}	; 0xe8
   10c2c:	strmi	r4, [r6], -sp, lsl #12
   10c30:	movwcs	sp, #17
   10c34:	ldrmi	r2, [sl], -r1, lsl #2
   10c38:	strls	sl, [r3, #-2051]	; 0xfffff7fd
   10c3c:	andscc	pc, r0, sp, lsr #17
   10c40:	stmdb	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10c44:	tstle	r3, r1, lsl #16
   10c48:			; <UNDEFINED> instruction: 0x3012f8bd
   10c4c:	strle	r0, [sl], #-1819	; 0xfffff8e5
   10c50:			; <UNDEFINED> instruction: 0xf7f24628
   10c54:	blmi	2cbc1c <EXEC_NAME@@Base+0x2a5c14>
   10c58:	strls	r2, [r0], -r1, lsl #4
   10c5c:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
   10c60:			; <UNDEFINED> instruction: 0xf7ff2100
   10c64:	bls	18f008 <EXEC_NAME@@Base+0x169000>
   10c68:	addsmi	r6, sl, #2293760	; 0x230000
   10c6c:	andlt	sp, r6, r1, lsl #2
   10c70:			; <UNDEFINED> instruction: 0xf7f2bd70
   10c74:	svclt	0x0000e8f8
   10c78:	andeq	r5, r1, r8, lsr #1
   10c7c:	andeq	r0, r0, ip, ror #5
   10c80:	andeq	r3, r0, r6, asr #18
   10c84:	mvnsmi	lr, #737280	; 0xb4000
   10c88:	mrrcmi	0, 8, fp, r5, cr15
   10c8c:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   10c90:	strcs	r4, [r0, #-2900]	; 0xfffff4ac
   10c94:			; <UNDEFINED> instruction: 0x4607447c
   10c98:	eorcs	r4, r4, #136, 12	; 0x8800000
   10c9c:	strtmi	r5, [r9], -r6, ror #17
   10ca0:	strls	r4, [r3, #-1608]	; 0xfffff9b8
   10ca4:	movwls	r6, #55347	; 0xd833
   10ca8:	b	fe0cec78 <EXEC_NAME@@Base+0xfe0a8c70>
   10cac:	stmda	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10cb0:	movwcs	fp, #24840	; 0x6108
   10cb4:			; <UNDEFINED> instruction: 0xf1b89307
   10cb8:	andle	r0, fp, r0, lsl #30
   10cbc:	strbmi	r4, [r9], -sl, asr #20
   10cc0:	strbmi	r4, [r0], -sl, asr #22
   10cc4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   10cc8:			; <UNDEFINED> instruction: 0xf7fe32a8
   10ccc:	mcrrne	13, 0, pc, r3, cr7	; <UNPREDICTABLE>
   10cd0:	andsle	r4, r6, r5, lsl #12
   10cd4:	tstlt	r3, r4, lsl #22
   10cd8:	blcs	378f4 <EXEC_NAME@@Base+0x118ec>
   10cdc:	blls	1c5238 <EXEC_NAME@@Base+0x19f230>
   10ce0:			; <UNDEFINED> instruction: 0xb1b32500
   10ce4:			; <UNDEFINED> instruction: 0xf7f29803
   10ce8:	stmdals	r9, {r2, r3, r6, fp, sp, lr, pc}
   10cec:	stmda	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10cf0:			; <UNDEFINED> instruction: 0xf7f2980b
   10cf4:	stmdals	ip, {r1, r2, r6, fp, sp, lr, pc}
   10cf8:	stmda	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10cfc:			; <UNDEFINED> instruction: 0xf7f2980a
   10d00:	bls	38ae08 <EXEC_NAME@@Base+0x364e00>
   10d04:	ldmdavs	r3!, {r3, r5, r9, sl, lr}
   10d08:			; <UNDEFINED> instruction: 0xd166429a
   10d0c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   10d10:	stcls	3, cr8, [r7, #-960]	; 0xfffffc40
   10d14:	strble	r0, [r7, #-2024]	; 0xfffff818
   10d18:			; <UNDEFINED> instruction: 0xf10d4c35
   10d1c:	ldrbtmi	r0, [ip], #-2060	; 0xfffff7f4
   10d20:	svcne	0x000cf854
   10d24:	stmiavs	r3!, {r0, r3, r5, r6, r8, ip, sp, pc}
   10d28:	rscsle	r2, r9, r0, lsl #22
   10d2c:	andsmi	r6, sp, #6488064	; 0x630000
   10d30:			; <UNDEFINED> instruction: 0x4640d0f6
   10d34:	blx	ffd4ed34 <EXEC_NAME@@Base+0xffd28d2c>
   10d38:	mvnsle	r3, r1
   10d3c:	ldrbcc	pc, [pc, #79]!	; 10d93 <ntfs_check_empty_dir@plt+0xd8e7>	; <UNPREDICTABLE>
   10d40:	blls	20ac88 <EXEC_NAME@@Base+0x1e4c80>
   10d44:	ldrle	r0, [r7, #-1882]!	; 0xfffff8a6
   10d48:	ldrle	r0, [lr, #-1945]!	; 0xfffff867
   10d4c:			; <UNDEFINED> instruction: 0xb121990c
   10d50:			; <UNDEFINED> instruction: 0xf7fea803
   10d54:	andcc	pc, r1, r5, ror #21
   10d58:	stmdbls	sl, {r4, r5, r6, r7, ip, lr, pc}
   10d5c:	stmdage	r3, {r0, r5, r8, ip, sp, pc}
   10d60:	blx	ff7ced60 <EXEC_NAME@@Base+0xff7a8d58>
   10d64:	rscle	r3, r9, r1
   10d68:			; <UNDEFINED> instruction: 0xb121990b
   10d6c:			; <UNDEFINED> instruction: 0xf7fea803
   10d70:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   10d74:	blls	107d04 <EXEC_NAME@@Base+0xe1cfc>
   10d78:	andcs	fp, r0, #-1073741786	; 0xc0000026
   10d7c:	ldrmi	r9, [r1], -r0, lsl #14
   10d80:			; <UNDEFINED> instruction: 0xf7ff4610
   10d84:			; <UNDEFINED> instruction: 0x4605f857
   10d88:	blmi	6cac40 <EXEC_NAME@@Base+0x6a4c38>
   10d8c:	ldmdami	sl, {r2, r6, r9, sp}
   10d90:			; <UNDEFINED> instruction: 0xf04f2101
   10d94:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
   10d98:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   10d9c:	stmia	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10da0:	blmi	5cac28 <EXEC_NAME@@Base+0x5a4c20>
   10da4:			; <UNDEFINED> instruction: 0xe7e8447b
   10da8:	stmdage	r3, {r0, r2, r4, r8, fp, lr}
   10dac:			; <UNDEFINED> instruction: 0xf7fe4479
   10db0:			; <UNDEFINED> instruction: 0x3001fab7
   10db4:			; <UNDEFINED> instruction: 0xe7c1d1b0
   10db8:	stmdage	r3, {r1, r4, r8, fp, lr}
   10dbc:			; <UNDEFINED> instruction: 0xf7fe4479
   10dc0:	andcc	pc, r1, pc, lsr #21
   10dc4:	blls	2050b4 <EXEC_NAME@@Base+0x1df0ac>
   10dc8:	stmdbmi	pc, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   10dcc:	ldrbtmi	sl, [r9], #-2051	; 0xfffff7fd
   10dd0:	blx	fe9cedd0 <EXEC_NAME@@Base+0xfe9a8dc8>
   10dd4:			; <UNDEFINED> instruction: 0xd1b93001
   10dd8:			; <UNDEFINED> instruction: 0xf7f2e7b0
   10ddc:	svclt	0x0000e844
   10de0:	andeq	r5, r1, r0, lsr r0
   10de4:	andeq	r0, r0, ip, ror #5
   10de8:	andeq	r4, r1, r8, lsr #25
   10dec:			; <UNDEFINED> instruction: 0xfffffe27
   10df0:	andeq	r4, r1, lr, asr #24
   10df4:	andeq	r0, r0, r4, lsl #6
   10df8:	andeq	r3, r0, r4, ror #12
   10dfc:	andeq	r3, r0, r0, lsl #16
   10e00:	andeq	r1, r0, r8, lsr #29
   10e04:	andeq	r3, r0, r8, asr #11
   10e08:	andeq	r3, r0, r6, lsr #11
   10e0c:	bmi	8e3a9c <EXEC_NAME@@Base+0x8bda94>
   10e10:	ldrblt	r4, [r0, #1147]!	; 0x47b
   10e14:	ldmpl	ip, {r0, r2, r3, r4, r7, ip, sp, pc}
   10e18:	cfmadda32mi	mvax0, mvax4, mvfx1, mvfx7
   10e1c:	ldrbtmi	r6, [lr], #-2083	; 0xfffff7dd
   10e20:			; <UNDEFINED> instruction: 0xf7f2931b
   10e24:	ldrtmi	lr, [r1], -r6, ror #18
   10e28:	ldrtmi	r4, [r8], -r5, lsl #12
   10e2c:			; <UNDEFINED> instruction: 0xf7f2462a
   10e30:	ldmdblt	r0, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   10e34:	blcs	be8408 <EXEC_NAME@@Base+0xbc2400>
   10e38:	ldcmi	0, cr13, [sl, #-116]	; 0xffffff8c
   10e3c:	andcs	r4, r3, sl, ror #12
   10e40:			; <UNDEFINED> instruction: 0x4629447d
   10e44:	b	fff4ee14 <EXEC_NAME@@Base+0xfff28e0c>
   10e48:	andsle	r3, fp, r1
   10e4c:			; <UNDEFINED> instruction: 0xf4039b04
   10e50:			; <UNDEFINED> instruction: 0xf5b34370
   10e54:	andle	r4, lr, r0, lsr #30
   10e58:	tstcs	r2, r8, lsr #12
   10e5c:	stmib	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10e60:	svclt	0x00183001
   10e64:	tstle	r7, r1
   10e68:	stmib	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10e6c:	ldmdacc	lr, {fp, sp, lr}
   10e70:	andcs	fp, r1, r8, lsl pc
   10e74:	andcs	lr, r0, r0
   10e78:	stmdavs	r3!, {r0, r1, r3, r4, r9, fp, ip, pc}
   10e7c:			; <UNDEFINED> instruction: 0xd108429a
   10e80:	ldcllt	0, cr11, [r0, #116]!	; 0x74
   10e84:	ldmdb	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10e88:	stmdacc	r2, {fp, sp, lr}
   10e8c:	andcs	fp, r1, r8, lsl pc
   10e90:			; <UNDEFINED> instruction: 0xf7f1e7f2
   10e94:	svclt	0x0000efe8
   10e98:			; <UNDEFINED> instruction: 0x00014eb4
   10e9c:	andeq	r0, r0, ip, ror #5
   10ea0:	andeq	r3, r0, sl, asr #3
   10ea4:	andeq	r3, r0, r8, lsr #3
   10ea8:	svcmi	0x00f0e92d
   10eac:			; <UNDEFINED> instruction: 0xf8df4614
   10eb0:	ldrmi	r9, [lr], -ip, ror #2
   10eb4:	addslt	r4, r3, sl, asr sl
   10eb8:			; <UNDEFINED> instruction: 0x460544f9
   10ebc:	strmi	r4, [r8], r0, lsr #12
   10ec0:	andge	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   10ec4:			; <UNDEFINED> instruction: 0xf8da9f1c
   10ec8:	tstls	r1, #0
   10ecc:			; <UNDEFINED> instruction: 0xff9ef7ff
   10ed0:	bls	47f3f8 <EXEC_NAME@@Base+0x4593f0>
   10ed4:			; <UNDEFINED> instruction: 0xf8da2000
   10ed8:	addsmi	r3, sl, #0
   10edc:	addshi	pc, r1, r0, asr #32
   10ee0:	pop	{r0, r1, r4, ip, sp, pc}
   10ee4:			; <UNDEFINED> instruction: 0xf7f28ff0
   10ee8:	mcrrne	9, 14, lr, r3, cr8	; <UNPREDICTABLE>
   10eec:	stmdacs	r0, {r0, r1, r2, r5, r6, ip, lr, pc}
   10ef0:			; <UNDEFINED> instruction: 0xf8dfd1ef
   10ef4:			; <UNDEFINED> instruction: 0xf10de130
   10ef8:	andls	r0, sl, ip, lsr #20
   10efc:			; <UNDEFINED> instruction: 0x46d444fe
   10f00:			; <UNDEFINED> instruction: 0x000fe8be
   10f04:	andeq	lr, pc, ip, lsr #17
   10f08:	muleq	r3, lr, r8
   10f0c:	bleq	14f044 <EXEC_NAME@@Base+0x12903c>
   10f10:	andne	pc, r0, ip, lsr #17
   10f14:	svc	0x00f6f7f1
   10f18:	b	44eee8 <EXEC_NAME@@Base+0x428ee0>
   10f1c:			; <UNDEFINED> instruction: 0xf8594b42
   10f20:	stmdacs	r0, {r0, r1, ip, sp, pc}
   10f24:			; <UNDEFINED> instruction: 0x4650d15d
   10f28:	b	54eef8 <EXEC_NAME@@Base+0x528ef0>
   10f2c:	stmdacs	r0, {r0, r3, ip, pc}
   10f30:			; <UNDEFINED> instruction: 0xf7f1d069
   10f34:	strmi	lr, [r1], r2, ror #31
   10f38:	ldmdb	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f3c:			; <UNDEFINED> instruction: 0xf1b94682
   10f40:	andsle	r0, r1, r0, lsl #30
   10f44:			; <UNDEFINED> instruction: 0xf8db6800
   10f48:			; <UNDEFINED> instruction: 0xf7f24000
   10f4c:	blls	28b1d4 <EXEC_NAME@@Base+0x2651cc>
   10f50:	bmi	d9935c <EXEC_NAME@@Base+0xd73354>
   10f54:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   10f58:	andls	r4, r1, fp, lsr #12
   10f5c:			; <UNDEFINED> instruction: 0xf7f24620
   10f60:	andcs	lr, r1, r0, asr #18
   10f64:	ldm	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f68:			; <UNDEFINED> instruction: 0xf7f19809
   10f6c:	ldmdbmi	r0!, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   10f70:	blmi	c63838 <EXEC_NAME@@Base+0xc3d830>
   10f74:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   10f78:	andvs	lr, r1, #3358720	; 0x334000
   10f7c:	bmi	be2170 <EXEC_NAME@@Base+0xbbc168>
   10f80:	blge	2b5b88 <EXEC_NAME@@Base+0x28fb80>
   10f84:	strmi	r9, [r8], -r7, lsl #6
   10f88:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
   10f8c:	stmdbmi	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   10f90:			; <UNDEFINED> instruction: 0xf8cd447b
   10f94:	smladls	r3, r0, r0, r8
   10f98:	ldmib	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f9c:	ldrdeq	pc, [r0], -sl
   10fa0:	ldrdmi	pc, [r0], -fp
   10fa4:	ldmda	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10fa8:	strtmi	r4, [fp], -r6, lsr #20
   10fac:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   10fb0:	strtmi	r9, [r0], -r0
   10fb4:	ldmdb	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10fb8:			; <UNDEFINED> instruction: 0xf7f22001
   10fbc:	blmi	6cb214 <EXEC_NAME@@Base+0x6a520c>
   10fc0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   10fc4:			; <UNDEFINED> instruction: 0xf7f2681c
   10fc8:	stmdavs	r0, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
   10fcc:	ldmda	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10fd0:			; <UNDEFINED> instruction: 0x462b4a1d
   10fd4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   10fd8:	strtmi	r9, [r0], -r0
   10fdc:	stmdb	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10fe0:			; <UNDEFINED> instruction: 0xf7f2e777
   10fe4:			; <UNDEFINED> instruction: 0xf8dbe8c8
   10fe8:	stmdavs	r0, {ip, pc}
   10fec:	stmda	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10ff0:			; <UNDEFINED> instruction: 0x462b4a16
   10ff4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   10ff8:	strbmi	r9, [r8], -r0
   10ffc:	ldm	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11000:			; <UNDEFINED> instruction: 0xf7f1e791
   11004:	bmi	4ccccc <EXEC_NAME@@Base+0x4a6cc4>
   11008:			; <UNDEFINED> instruction: 0xf8db462b
   1100c:	mrscs	r0, (UNDEF: 1)
   11010:			; <UNDEFINED> instruction: 0xf7f2447a
   11014:	andcs	lr, r1, r6, ror #17
   11018:	stmda	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1101c:	andeq	r4, r1, ip, lsl #28
   11020:	andeq	r0, r0, ip, ror #5
   11024:	andeq	r3, r0, r8, lsr #12
   11028:	andeq	r0, r0, r4, lsl #6
   1102c:	andeq	r3, r0, lr, ror #10
   11030:	andeq	r3, r0, r8, ror r5
   11034:	andeq	r1, r0, r2, lsl #8
   11038:	andeq	r3, r0, ip, ror r5
   1103c:	andeq	r3, r0, lr, asr r5
   11040:	andeq	r3, r0, r4, asr r5
   11044:	andeq	r3, r0, lr, asr #10
   11048:	muleq	r0, r6, r4
   1104c:	andeq	r3, r0, r6, lsl #9
   11050:	andeq	r3, r0, r8, lsl #9
   11054:	mvnsmi	lr, #737280	; 0xb4000
   11058:	ldclmi	0, cr11, [r9, #-540]	; 0xfffffde4
   1105c:	blmi	1662a68 <EXEC_NAME@@Base+0x163ca60>
   11060:	ldrbtmi	r4, [sp], #-1544	; 0xfffff9f8
   11064:	ldrmi	r4, [r0], pc, lsl #12
   11068:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   1106c:			; <UNDEFINED> instruction: 0xf7ff9305
   11070:	ldmiblt	r0, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   11074:	svceq	0x0000f1b8
   11078:	svclt	0x000c4638
   1107c:	tstcs	r2, r1, asr #12
   11080:	svc	0x00baf7f1
   11084:	strmi	r1, [r4], -r1, asr #24
   11088:	bls	1850fc <EXEC_NAME@@Base+0x15f0f4>
   1108c:	ldmdavs	r3!, {r5, r9, sl, lr}
   11090:			; <UNDEFINED> instruction: 0xd14a429a
   11094:	pop	{r0, r1, r2, ip, sp, pc}
   11098:			; <UNDEFINED> instruction: 0xf7f283f0
   1109c:	mcrrne	9, 0, lr, r2, cr14	; <UNPREDICTABLE>
   110a0:	eorsle	r4, r1, r4, lsl #12
   110a4:	suble	r2, r2, r0, lsl #16
   110a8:	stmdbge	r4, {r9, sp}
   110ac:	svc	0x007af7f1
   110b0:	strmi	r1, [r4], -r3, asr #24
   110b4:	stcls	0, cr13, [r4], {23}
   110b8:	svclt	0x00183400
   110bc:	rsbmi	r2, r4, #16777216	; 0x1000000
   110c0:	blmi	108b054 <EXEC_NAME@@Base+0x106504c>
   110c4:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   110c8:	ldmda	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   110cc:			; <UNDEFINED> instruction: 0xf7f16800
   110d0:	bmi	fcd050 <EXEC_NAME@@Base+0xfa7048>
   110d4:	strbmi	r9, [fp], -r0, lsl #14
   110d8:	tstcs	r1, sl, ror r4
   110dc:	strtmi	r9, [r8], -r1
   110e0:	ldmda	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   110e4:	blmi	e4b030 <EXEC_NAME@@Base+0xe25028>
   110e8:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   110ec:	stmda	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   110f0:			; <UNDEFINED> instruction: 0xf7f16800
   110f4:	bmi	dcd02c <EXEC_NAME@@Base+0xda7024>
   110f8:	tstcs	r1, fp, asr #12
   110fc:	andls	r4, r0, sl, ror r4
   11100:			; <UNDEFINED> instruction: 0xf7f24628
   11104:	strb	lr, [r0, lr, ror #16]
   11108:	stmiapl	fp!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
   1110c:			; <UNDEFINED> instruction: 0xf7f2681d
   11110:	stmdavs	r0, {r1, r4, r5, fp, sp, lr, pc}
   11114:	svc	0x00baf7f1
   11118:	strbmi	r4, [fp], -lr, lsr #20
   1111c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   11120:	strtmi	r9, [r8], -r0
   11124:	ldmda	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11128:			; <UNDEFINED> instruction: 0xf7f1e7af
   1112c:	mulls	r4, ip, lr
   11130:	mcr	7, 7, pc, cr8, cr1, {7}	; <UNPREDICTABLE>
   11134:	stmdb	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11138:			; <UNDEFINED> instruction: 0xf7f24604
   1113c:	blmi	8cb1b4 <EXEC_NAME@@Base+0x8a51ac>
   11140:	bllt	322960 <EXEC_NAME@@Base+0x2fc958>
   11144:			; <UNDEFINED> instruction: 0xf1b858ec
   11148:	eorle	r0, fp, r0, lsl #30
   1114c:	strcs	r4, [r0, #-2338]	; 0xfffff6de
   11150:	stmdage	r4, {r1, r5, r9, fp, lr}
   11154:	andls	r4, r2, r9, ror r4
   11158:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1115c:	bmi	81a564 <EXEC_NAME@@Base+0x7f455c>
   11160:			; <UNDEFINED> instruction: 0x4608463b
   11164:			; <UNDEFINED> instruction: 0xf7f2447a
   11168:	ldmdavs	r0!, {r2, r4, r5, r7, fp, sp, lr, pc}
   1116c:			; <UNDEFINED> instruction: 0xf7f16824
   11170:	bmi	74cfb0 <EXEC_NAME@@Base+0x726fa8>
   11174:	tstcs	r1, fp, asr #12
   11178:	andls	r4, r0, sl, ror r4
   1117c:			; <UNDEFINED> instruction: 0xf7f24620
   11180:	andcs	lr, r1, r0, lsr r8
   11184:	svc	0x00aef7f1
   11188:	stmdavs	r0, {r2, r3, r5, r6, r7, fp, ip, lr}
   1118c:			; <UNDEFINED> instruction: 0xf7f16825
   11190:	bmi	58cf90 <EXEC_NAME@@Base+0x566f88>
   11194:	tstcs	r1, fp, asr #12
   11198:	andls	r4, r0, sl, ror r4
   1119c:			; <UNDEFINED> instruction: 0xf7f24628
   111a0:	ldrb	lr, [r0, r0, lsr #16]
   111a4:	bge	1235f0 <EXEC_NAME@@Base+0xfd5e8>
   111a8:	ldrtmi	r9, [fp], -r1, lsl #4
   111ac:	bmi	422398 <EXEC_NAME@@Base+0x3fc390>
   111b0:	andhi	pc, r0, sp, asr #17
   111b4:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
   111b8:	stm	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   111bc:	svclt	0x0000e7d5
   111c0:	andeq	r4, r1, r2, ror #24
   111c4:	andeq	r0, r0, ip, ror #5
   111c8:	andeq	r0, r0, r4, lsl #6
   111cc:	muleq	r0, r8, lr
   111d0:	andeq	r3, r0, r8, ror r4
   111d4:	andeq	r3, r0, lr, asr #6
   111d8:	andeq	r3, r0, r8, ror #7
   111dc:	strdeq	r3, [r0], -r0
   111e0:	andeq	r3, r0, r4, lsl #7
   111e4:	ldrdeq	r3, [r0], -r4
   111e8:	andeq	r3, r0, r4, ror #5
   111ec:	muleq	r0, r0, r3
   111f0:	andeq	r3, r0, r2, lsr r3
   111f4:	svcmi	0x00f0e92d
   111f8:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   111fc:	addlt	r4, r7, r3, ror lr
   11200:			; <UNDEFINED> instruction: 0xf50d4b73
   11204:	ldrbtmi	r5, [lr], #-640	; 0xfffffd80
   11208:	andscc	r7, r4, #851968	; 0xd0000
   1120c:			; <UNDEFINED> instruction: 0xf856460f
   11210:	strmi	r9, [r0], r3
   11214:	ldrdcc	pc, [r0], -r9
   11218:	stccs	0, cr6, [r0, #-76]	; 0xffffffb4
   1121c:	adchi	pc, r1, r0
   11220:			; <UNDEFINED> instruction: 0xf7f14608
   11224:			; <UNDEFINED> instruction: 0x4604ee14
   11228:			; <UNDEFINED> instruction: 0xf0002800
   1122c:			; <UNDEFINED> instruction: 0xf7f180c2
   11230:	stmdacc	r1, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
   11234:	addsmi	r1, ip, #2293760	; 0x230000
   11238:	movwle	r5, #19490	; 0x4c22
   1123c:			; <UNDEFINED> instruction: 0xf813e055
   11240:	addsmi	r2, ip, #1, 26	; 0x40
   11244:	bcs	c05390 <EXEC_NAME@@Base+0xbdf388>
   11248:	andcs	sp, r0, #249	; 0xf9
   1124c:	subsvc	r2, sl, pc, lsr #2
   11250:			; <UNDEFINED> instruction: 0xf7f24620
   11254:	strmi	lr, [r3], sl, asr #16
   11258:	rsbsle	r2, lr, r0, lsl #16
   1125c:			; <UNDEFINED> instruction: 0xf1004284
   11260:	svclt	0x00180a01
   11264:			; <UNDEFINED> instruction: 0xf0004625
   11268:	ldmdbmi	sl, {r0, r2, r4, r7, pc}^
   1126c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   11270:	stc	7, cr15, [sl, #-964]!	; 0xfffffc3c
   11274:	eorsle	r2, sl, r0, lsl #16
   11278:			; <UNDEFINED> instruction: 0x46504957
   1127c:			; <UNDEFINED> instruction: 0xf7f14479
   11280:	movlt	lr, #36, 26	; 0x900
   11284:	svceq	0x0000f1bb
   11288:	movwcs	sp, #2
   1128c:	andcc	pc, r0, fp, lsl #17
   11290:	bleq	54d6cc <EXEC_NAME@@Base+0x5276c4>
   11294:	vst1.8	{d20-d22}, [pc :128], r8
   11298:	ldrbmi	r5, [r9], -r0, lsl #5
   1129c:	mrc	7, 3, APSR_nzcv, cr12, cr1, {7}
   112a0:			; <UNDEFINED> instruction: 0x4658b370
   112a4:	svc	0x0024f7f1
   112a8:	ldrbmi	r4, [r0], -r7, lsl #12
   112ac:	svc	0x0020f7f1
   112b0:	andcc	r4, r2, r8, lsr r4
   112b4:	mrc	7, 6, APSR_nzcv, cr8, cr1, {7}
   112b8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   112bc:	qsublt	sp, ip, r7
   112c0:			; <UNDEFINED> instruction: 0xf817445f
   112c4:	blcs	be02d0 <EXEC_NAME@@Base+0xbba2c8>
   112c8:	blmi	114546c <EXEC_NAME@@Base+0x111f464>
   112cc:	rscscc	pc, pc, #79	; 0x4f
   112d0:	andge	pc, r4, sp, asr #17
   112d4:			; <UNDEFINED> instruction: 0xf8cd2101
   112d8:	ldrbtmi	fp, [fp], #-0
   112dc:			; <UNDEFINED> instruction: 0xf7f14628
   112e0:	qsaxmi	lr, r0, r6
   112e4:	stcl	7, cr15, [ip, #-964]	; 0xfffffc3c
   112e8:	bcs	c0936c <EXEC_NAME@@Base+0xbe3364>
   112ec:	blge	1859a8 <EXEC_NAME@@Base+0x15f9a0>
   112f0:	addpl	pc, r0, #1325400064	; 0x4f000000
   112f4:	movwls	r4, #13856	; 0x3620
   112f8:			; <UNDEFINED> instruction: 0xf7f14619
   112fc:	bllt	44cc3c <EXEC_NAME@@Base+0x426c34>
   11300:	strcs	r4, [r0, #-2871]	; 0xfffff4c9
   11304:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   11308:	svc	0x0034f7f1
   1130c:			; <UNDEFINED> instruction: 0xf7f16800
   11310:	bmi	d4ce10 <EXEC_NAME@@Base+0xd26e08>
   11314:	strbmi	r9, [r3], -r0, lsl #14
   11318:	tstcs	r1, sl, ror r4
   1131c:	ldrtmi	r9, [r0], -r1
   11320:	svc	0x005ef7f1
   11324:			; <UNDEFINED> instruction: 0xf7f14620
   11328:			; <UNDEFINED> instruction: 0xf50ded2c
   1132c:	strtmi	r5, [r8], -r0, lsl #7
   11330:	ldmdavs	sl, {r2, r4, r8, r9, ip, sp}
   11334:	ldrdcc	pc, [r0], -r9
   11338:			; <UNDEFINED> instruction: 0xd145429a
   1133c:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   11340:	pop	{r0, r1, r2, ip, sp, pc}
   11344:	stmdals	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11348:	stc	7, cr15, [r0, #964]	; 0x3c4
   1134c:	strtmi	r4, [r0], -r5, lsl #12
   11350:	ldc	7, cr15, [r6, #-964]	; 0xfffffc3c
   11354:	mvnle	r2, r0, lsl #26
   11358:	stcmi	0, cr14, [r3, #-68]!	; 0xffffffbc
   1135c:	ldrbtmi	r4, [sp], #-1698	; 0xfffff95e
   11360:	ldmdbmi	pc, {r0, r1, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   11364:	bmi	862b78 <EXEC_NAME@@Base+0x83cb70>
   11368:	ldrbtmi	r5, [sl], #-2160	; 0xfffff790
   1136c:	tstcs	r1, r0, lsl #14
   11370:			; <UNDEFINED> instruction: 0xf7f16800
   11374:			; <UNDEFINED> instruction: 0xe7d8ef36
   11378:			; <UNDEFINED> instruction: 0xf7f14620
   1137c:	ldmdami	r8, {r1, r8, sl, fp, sp, lr, pc}
   11380:	bmi	6e2c94 <EXEC_NAME@@Base+0x6bcc8c>
   11384:	strcs	r2, [r0, #-257]	; 0xfffffeff
   11388:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
   1138c:			; <UNDEFINED> instruction: 0xf7f16800
   11390:	strb	lr, [sl, r8, lsr #30]
   11394:	ldrbtmi	r4, [sp], #-3351	; 0xfffff2e9
   11398:	blmi	60b13c <EXEC_NAME@@Base+0x5e5134>
   1139c:	rscscc	pc, pc, #79	; 0x4f
   113a0:	andge	pc, r4, sp, asr #17
   113a4:			; <UNDEFINED> instruction: 0xf8cd2101
   113a8:	ldrbtmi	fp, [fp], #-0
   113ac:	mcr	7, 7, pc, cr14, cr1, {7}	; <UNPREDICTABLE>
   113b0:	stmdami	fp, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
   113b4:	bmi	462cc8 <EXEC_NAME@@Base+0x43ccc0>
   113b8:	strtmi	r2, [r5], -r1, lsl #2
   113bc:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
   113c0:			; <UNDEFINED> instruction: 0xf7f16800
   113c4:	ldr	lr, [r0, lr, lsl #30]!
   113c8:	stcl	7, cr15, [ip, #-964]	; 0xfffffc3c
   113cc:			; <UNDEFINED> instruction: 0x00014abe
   113d0:	andeq	r0, r0, ip, ror #5
   113d4:	andeq	r2, r0, sl, lsl #27
   113d8:	andeq	r3, r0, ip, lsr #6
   113dc:	strdeq	r3, [r0], -r6
   113e0:	andeq	r0, r0, r4, lsl #6
   113e4:	muleq	r0, r4, r2
   113e8:	muleq	r0, sl, ip
   113ec:	andeq	r3, r0, lr, lsl r2
   113f0:	andeq	r2, r0, r6, lsl #21
   113f4:			; <UNDEFINED> instruction: 0x00000bbe
   113f8:	andeq	r3, r0, lr, lsl r2
   113fc:	andeq	r2, r0, r2, asr sl
   11400:	blmi	763c78 <EXEC_NAME@@Base+0x73dc70>
   11404:	ldmdbmi	sp, {r1, r3, r4, r5, r6, sl, lr}
   11408:	mvnsmi	lr, sp, lsr #18
   1140c:			; <UNDEFINED> instruction: 0xf852b0c2
   11410:	ldrbtmi	r8, [r9], #-3
   11414:			; <UNDEFINED> instruction: 0xf8d8481a
   11418:	ldrbtmi	r3, [r8], #-0
   1141c:			; <UNDEFINED> instruction: 0xf7f19341
   11420:	tstlt	r8, #744	; 0x2e8
   11424:			; <UNDEFINED> instruction: 0x46064f17
   11428:	ldrbtmi	sl, [pc], #-3329	; 11430 <ntfs_check_empty_dir@plt+0xdf84>
   1142c:	ldrtmi	lr, [r9], -r4
   11430:			; <UNDEFINED> instruction: 0xf7f14628
   11434:	stmiblt	r0!, {r5, sl, fp, sp, lr, pc}
   11438:	vst1.8	{d20-d22}, [pc :256], r2
   1143c:	strtmi	r7, [r8], -r0, lsl #3
   11440:	ldc	7, cr15, [r0], #964	; 0x3c4
   11444:	stmdacs	r0, {r2, r9, sl, lr}
   11448:			; <UNDEFINED> instruction: 0x4630d1f1
   1144c:	mcr	7, 7, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   11450:	bls	1062cd8 <EXEC_NAME@@Base+0x103ccd0>
   11454:	ldrdcc	pc, [r0], -r8
   11458:			; <UNDEFINED> instruction: 0xd109429a
   1145c:	pop	{r1, r6, ip, sp, pc}
   11460:			; <UNDEFINED> instruction: 0x463081f0
   11464:	mcr	7, 7, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   11468:	ldrb	r2, [r2, r1]!
   1146c:	ldrb	r2, [r0, r1]!
   11470:	ldcl	7, cr15, [r8], #964	; 0x3c4
   11474:	andeq	r4, r1, r0, asr #17
   11478:	andeq	r0, r0, ip, ror #5
   1147c:	ldrdeq	r2, [r0], -sl
   11480:	andeq	r0, r0, lr, ror #21
   11484:	andeq	r0, r0, r6, lsl fp
   11488:			; <UNDEFINED> instruction: 0xf7feb508
   1148c:	pop	{r0, r6, r7, r9, fp, ip, sp, lr, pc}
   11490:			; <UNDEFINED> instruction: 0xf7f14008
   11494:	svclt	0x0000bfcd
   11498:	svcmi	0x00f8e92d
   1149c:	stmdavs	r7, {r0, r3, r7, r9, sl, lr}
   114a0:			; <UNDEFINED> instruction: 0xf8df4692
   114a4:	ldrtmi	fp, [r8], -r0, lsr #1
   114a8:			; <UNDEFINED> instruction: 0xf7fe44fb
   114ac:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   114b0:			; <UNDEFINED> instruction: 0x4606d03f
   114b4:	mrc	7, 2, APSR_nzcv, cr14, cr1, {7}
   114b8:	and	r4, r3, r0, lsl #13
   114bc:	tstle	r5, r2, ror #24
   114c0:			; <UNDEFINED> instruction: 0xd1222d02
   114c4:			; <UNDEFINED> instruction: 0xf7fe4638
   114c8:	ldrbmi	pc, [r2], -r3, lsr #21	; <UNPREDICTABLE>
   114cc:			; <UNDEFINED> instruction: 0xf7f14649
   114d0:			; <UNDEFINED> instruction: 0xf8d8ec2c
   114d4:	strmi	r5, [r4], -r0
   114d8:			; <UNDEFINED> instruction: 0xf7fe4630
   114dc:	strmi	pc, [r3], -r9, ror #20
   114e0:	rscle	r2, fp, r0, lsl #16
   114e4:	strtmi	r2, [r0], -r0, lsl #8
   114e8:	svchi	0x00f8e8bd
   114ec:	ldmle	sl!, {r0, r1, r2, r5, sl, fp, sp}^
   114f0:	andscs	r4, sl, #21504	; 0x5400
   114f4:	tstcs	r1, r5, lsl r8
   114f8:	streq	pc, [r4], #-111	; 0xffffff91
   114fc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   11500:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11504:	ldc	7, cr15, [r6, #-964]!	; 0xfffffc3c
   11508:	ldccs	7, cr14, [r3, #-948]	; 0xfffffc4c
   1150c:	stccs	0, cr13, [r4, #-48]	; 0xffffffd0
   11510:	stccs	15, cr11, [fp, #-96]	; 0xffffffa0
   11514:	rsbmi	sp, ip, #-1073741824	; 0xc0000000
   11518:	pop	{r5, r9, sl, lr}
   1151c:	stmdami	ip, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11520:			; <UNDEFINED> instruction: 0xf7f14478
   11524:	udf	#28358	; 0x6ec6
   11528:			; <UNDEFINED> instruction: 0x461c4630
   1152c:	blx	b4f52c <EXEC_NAME@@Base+0xb29524>
   11530:	blmi	24b49c <EXEC_NAME@@Base+0x225494>
   11534:	stmdbmi	r8, {r1, r3, r4, r9, sp}
   11538:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   1153c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11540:	svc	0x0096f7f1
   11544:	andeq	r4, r1, ip, lsl r8
   11548:	andeq	r0, r0, r4, lsl #6
   1154c:	andeq	r3, r0, ip, lsr r1
   11550:	andeq	r3, r0, r4, lsl #2
   11554:	muleq	r0, lr, r0
   11558:	andeq	r3, r0, r8, asr #1
   1155c:	ldrdeq	r3, [r0], -sl
   11560:	ldrblt	fp, [r0, #-369]!	; 0xfffffe8f
   11564:	ldrmi	r4, [r5], -ip, lsl #12
   11568:			; <UNDEFINED> instruction: 0xf7fe4606
   1156c:			; <UNDEFINED> instruction: 0x462afa51
   11570:			; <UNDEFINED> instruction: 0xf7f14621
   11574:	andcc	lr, r1, r4, asr lr
   11578:	andcs	fp, r0, r8, lsl pc
   1157c:	ldcllt	0, cr13, [r0, #-8]!
   11580:	ldrbmi	r2, [r0, -r0]!
   11584:	ldcl	7, cr15, [r6, #964]!	; 0x3c4
   11588:	ldrtmi	r6, [r0], -r4, lsl #16
   1158c:	blx	11cf58c <EXEC_NAME@@Base+0x11a9584>
   11590:			; <UNDEFINED> instruction: 0xf7feb178
   11594:	vfmane.f32	s30, s6, s26
   11598:	movwcs	fp, #7960	; 0x1f18
   1159c:	svclt	0x00182800
   115a0:	stmdblt	fp, {r8, r9, sp}
   115a4:	lfmlt	f4, 2, [r0, #-384]!	; 0xfffffe80
   115a8:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   115ac:	ldc	7, cr15, [r0], #964	; 0x3c4
   115b0:	blmi	1cb598 <EXEC_NAME@@Base+0x1a5590>
   115b4:	stmdbmi	r6, {r2, r6, r9, sp}
   115b8:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
   115bc:	tstcc	r8, #2030043136	; 0x79000000
   115c0:			; <UNDEFINED> instruction: 0xf7f14478
   115c4:	svclt	0x0000ef56
   115c8:	andeq	r3, r0, lr, lsr #1
   115cc:	andeq	r3, r0, lr, lsl r0
   115d0:	andeq	r3, r0, r8, asr #32
   115d4:	andeq	r3, r0, r8, asr r0
   115d8:	ldmdbmi	r3, {r1, r4, r9, fp, lr}
   115dc:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   115e0:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   115e4:			; <UNDEFINED> instruction: 0x46065855
   115e8:	muleq	r7, r3, r8
   115ec:	stmdavs	fp!, {r2, r7, ip, sp, pc}
   115f0:	stm	r4, {r2, r3, r5, r6, r9, sl, lr}
   115f4:	movwls	r0, #12295	; 0x3007
   115f8:	stc	7, cr15, [r4, #964]!	; 0x3c4
   115fc:	ldrtmi	r2, [r1], -r0, lsl #6
   11600:	addpl	pc, r0, #0, 10
   11604:			; <UNDEFINED> instruction: 0xf5b24620
   11608:	svclt	0x00383f04
   1160c:	andcc	pc, r4, #1325400064	; 0x4f000000
   11610:			; <UNDEFINED> instruction: 0xf9d4f7fe
   11614:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
   11618:			; <UNDEFINED> instruction: 0xd101429a
   1161c:	ldcllt	0, cr11, [r0, #-16]!
   11620:	stc	7, cr15, [r0], #-964	; 0xfffffc3c
   11624:	andeq	r4, r1, r6, ror #13
   11628:	andeq	r0, r0, ip, ror #5
   1162c:	andeq	r4, r1, r6, ror #22
   11630:	svclt	0x00081e4a
   11634:			; <UNDEFINED> instruction: 0xf0c04770
   11638:	addmi	r8, r8, #36, 2
   1163c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   11640:			; <UNDEFINED> instruction: 0xf0004211
   11644:	blx	fec31aa8 <EXEC_NAME@@Base+0xfec0baa0>
   11648:	blx	fec8e450 <EXEC_NAME@@Base+0xfec68448>
   1164c:	bl	fe8ce058 <EXEC_NAME@@Base+0xfe8a8050>
   11650:			; <UNDEFINED> instruction: 0xf1c30303
   11654:	andge	r0, r4, #2080374784	; 0x7c000000
   11658:	movwne	lr, #15106	; 0x3b02
   1165c:	andeq	pc, r0, #79	; 0x4f
   11660:	svclt	0x0000469f
   11664:	andhi	pc, r0, pc, lsr #7
   11668:	svcvc	0x00c1ebb0
   1166c:	bl	10c1274 <EXEC_NAME@@Base+0x109b26c>
   11670:	svclt	0x00280202
   11674:	sbcvc	lr, r1, r0, lsr #23
   11678:	svcvc	0x0081ebb0
   1167c:	bl	10c1284 <EXEC_NAME@@Base+0x109b27c>
   11680:	svclt	0x00280202
   11684:	addvc	lr, r1, r0, lsr #23
   11688:	svcvc	0x0041ebb0
   1168c:	bl	10c1294 <EXEC_NAME@@Base+0x109b28c>
   11690:	svclt	0x00280202
   11694:	subvc	lr, r1, r0, lsr #23
   11698:	svcvc	0x0001ebb0
   1169c:	bl	10c12a4 <EXEC_NAME@@Base+0x109b29c>
   116a0:	svclt	0x00280202
   116a4:	andvc	lr, r1, r0, lsr #23
   116a8:	svcvs	0x00c1ebb0
   116ac:	bl	10c12b4 <EXEC_NAME@@Base+0x109b2ac>
   116b0:	svclt	0x00280202
   116b4:	sbcvs	lr, r1, r0, lsr #23
   116b8:	svcvs	0x0081ebb0
   116bc:	bl	10c12c4 <EXEC_NAME@@Base+0x109b2bc>
   116c0:	svclt	0x00280202
   116c4:	addvs	lr, r1, r0, lsr #23
   116c8:	svcvs	0x0041ebb0
   116cc:	bl	10c12d4 <EXEC_NAME@@Base+0x109b2cc>
   116d0:	svclt	0x00280202
   116d4:	subvs	lr, r1, r0, lsr #23
   116d8:	svcvs	0x0001ebb0
   116dc:	bl	10c12e4 <EXEC_NAME@@Base+0x109b2dc>
   116e0:	svclt	0x00280202
   116e4:	andvs	lr, r1, r0, lsr #23
   116e8:	svcpl	0x00c1ebb0
   116ec:	bl	10c12f4 <EXEC_NAME@@Base+0x109b2ec>
   116f0:	svclt	0x00280202
   116f4:	sbcpl	lr, r1, r0, lsr #23
   116f8:	svcpl	0x0081ebb0
   116fc:	bl	10c1304 <EXEC_NAME@@Base+0x109b2fc>
   11700:	svclt	0x00280202
   11704:	addpl	lr, r1, r0, lsr #23
   11708:	svcpl	0x0041ebb0
   1170c:	bl	10c1314 <EXEC_NAME@@Base+0x109b30c>
   11710:	svclt	0x00280202
   11714:	subpl	lr, r1, r0, lsr #23
   11718:	svcpl	0x0001ebb0
   1171c:	bl	10c1324 <EXEC_NAME@@Base+0x109b31c>
   11720:	svclt	0x00280202
   11724:	andpl	lr, r1, r0, lsr #23
   11728:	svcmi	0x00c1ebb0
   1172c:	bl	10c1334 <EXEC_NAME@@Base+0x109b32c>
   11730:	svclt	0x00280202
   11734:	sbcmi	lr, r1, r0, lsr #23
   11738:	svcmi	0x0081ebb0
   1173c:	bl	10c1344 <EXEC_NAME@@Base+0x109b33c>
   11740:	svclt	0x00280202
   11744:	addmi	lr, r1, r0, lsr #23
   11748:	svcmi	0x0041ebb0
   1174c:	bl	10c1354 <EXEC_NAME@@Base+0x109b34c>
   11750:	svclt	0x00280202
   11754:	submi	lr, r1, r0, lsr #23
   11758:	svcmi	0x0001ebb0
   1175c:	bl	10c1364 <EXEC_NAME@@Base+0x109b35c>
   11760:	svclt	0x00280202
   11764:	andmi	lr, r1, r0, lsr #23
   11768:	svccc	0x00c1ebb0
   1176c:	bl	10c1374 <EXEC_NAME@@Base+0x109b36c>
   11770:	svclt	0x00280202
   11774:	sbccc	lr, r1, r0, lsr #23
   11778:	svccc	0x0081ebb0
   1177c:	bl	10c1384 <EXEC_NAME@@Base+0x109b37c>
   11780:	svclt	0x00280202
   11784:	addcc	lr, r1, r0, lsr #23
   11788:	svccc	0x0041ebb0
   1178c:	bl	10c1394 <EXEC_NAME@@Base+0x109b38c>
   11790:	svclt	0x00280202
   11794:	subcc	lr, r1, r0, lsr #23
   11798:	svccc	0x0001ebb0
   1179c:	bl	10c13a4 <EXEC_NAME@@Base+0x109b39c>
   117a0:	svclt	0x00280202
   117a4:	andcc	lr, r1, r0, lsr #23
   117a8:	svccs	0x00c1ebb0
   117ac:	bl	10c13b4 <EXEC_NAME@@Base+0x109b3ac>
   117b0:	svclt	0x00280202
   117b4:	sbccs	lr, r1, r0, lsr #23
   117b8:	svccs	0x0081ebb0
   117bc:	bl	10c13c4 <EXEC_NAME@@Base+0x109b3bc>
   117c0:	svclt	0x00280202
   117c4:	addcs	lr, r1, r0, lsr #23
   117c8:	svccs	0x0041ebb0
   117cc:	bl	10c13d4 <EXEC_NAME@@Base+0x109b3cc>
   117d0:	svclt	0x00280202
   117d4:	subcs	lr, r1, r0, lsr #23
   117d8:	svccs	0x0001ebb0
   117dc:	bl	10c13e4 <EXEC_NAME@@Base+0x109b3dc>
   117e0:	svclt	0x00280202
   117e4:	andcs	lr, r1, r0, lsr #23
   117e8:	svcne	0x00c1ebb0
   117ec:	bl	10c13f4 <EXEC_NAME@@Base+0x109b3ec>
   117f0:	svclt	0x00280202
   117f4:	sbcne	lr, r1, r0, lsr #23
   117f8:	svcne	0x0081ebb0
   117fc:	bl	10c1404 <EXEC_NAME@@Base+0x109b3fc>
   11800:	svclt	0x00280202
   11804:	addne	lr, r1, r0, lsr #23
   11808:	svcne	0x0041ebb0
   1180c:	bl	10c1414 <EXEC_NAME@@Base+0x109b40c>
   11810:	svclt	0x00280202
   11814:	subne	lr, r1, r0, lsr #23
   11818:	svcne	0x0001ebb0
   1181c:	bl	10c1424 <EXEC_NAME@@Base+0x109b41c>
   11820:	svclt	0x00280202
   11824:	andne	lr, r1, r0, lsr #23
   11828:	svceq	0x00c1ebb0
   1182c:	bl	10c1434 <EXEC_NAME@@Base+0x109b42c>
   11830:	svclt	0x00280202
   11834:	sbceq	lr, r1, r0, lsr #23
   11838:	svceq	0x0081ebb0
   1183c:	bl	10c1444 <EXEC_NAME@@Base+0x109b43c>
   11840:	svclt	0x00280202
   11844:	addeq	lr, r1, r0, lsr #23
   11848:	svceq	0x0041ebb0
   1184c:	bl	10c1454 <EXEC_NAME@@Base+0x109b44c>
   11850:	svclt	0x00280202
   11854:	subeq	lr, r1, r0, lsr #23
   11858:	svceq	0x0001ebb0
   1185c:	bl	10c1464 <EXEC_NAME@@Base+0x109b45c>
   11860:	svclt	0x00280202
   11864:	andeq	lr, r1, r0, lsr #23
   11868:			; <UNDEFINED> instruction: 0x47704610
   1186c:	andcs	fp, r1, ip, lsl #30
   11870:	ldrbmi	r2, [r0, -r0]!
   11874:			; <UNDEFINED> instruction: 0xf281fab1
   11878:	andseq	pc, pc, #-2147483600	; 0x80000030
   1187c:			; <UNDEFINED> instruction: 0xf002fa20
   11880:	tstlt	r8, r0, ror r7
   11884:	rscscc	pc, pc, pc, asr #32
   11888:	ldmdalt	r6!, {ip, sp, lr, pc}^
   1188c:	rscsle	r2, r8, r0, lsl #18
   11890:	andmi	lr, r3, sp, lsr #18
   11894:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   11898:			; <UNDEFINED> instruction: 0x4006e8bd
   1189c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   118a0:	smlatbeq	r3, r1, fp, lr
   118a4:	svclt	0x00004770
   118a8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   118ac:	svclt	0x00be2900
   118b0:			; <UNDEFINED> instruction: 0xf04f2000
   118b4:	and	r4, r6, r0, lsl #2
   118b8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   118bc:			; <UNDEFINED> instruction: 0xf06fbf1c
   118c0:			; <UNDEFINED> instruction: 0xf04f4100
   118c4:			; <UNDEFINED> instruction: 0xf00030ff
   118c8:			; <UNDEFINED> instruction: 0xf1adb857
   118cc:	stmdb	sp!, {r3, sl, fp}^
   118d0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   118d4:	blcs	48500 <EXEC_NAME@@Base+0x224f8>
   118d8:			; <UNDEFINED> instruction: 0xf000db1a
   118dc:			; <UNDEFINED> instruction: 0xf8ddf853
   118e0:	ldmib	sp, {r2, sp, lr, pc}^
   118e4:	andlt	r2, r4, r2, lsl #6
   118e8:	submi	r4, r0, #112, 14	; 0x1c00000
   118ec:	cmpeq	r1, r1, ror #22
   118f0:	blle	6dc4f8 <EXEC_NAME@@Base+0x6b64f0>
   118f4:			; <UNDEFINED> instruction: 0xf846f000
   118f8:	ldrd	pc, [r4], -sp
   118fc:	movwcs	lr, #10717	; 0x29dd
   11900:	submi	fp, r0, #4
   11904:	cmpeq	r1, r1, ror #22
   11908:	bl	18e2258 <EXEC_NAME@@Base+0x18bc250>
   1190c:	ldrbmi	r0, [r0, -r3, asr #6]!
   11910:	bl	18e2260 <EXEC_NAME@@Base+0x18bc258>
   11914:			; <UNDEFINED> instruction: 0xf0000343
   11918:			; <UNDEFINED> instruction: 0xf8ddf835
   1191c:	ldmib	sp, {r2, sp, lr, pc}^
   11920:	andlt	r2, r4, r2, lsl #6
   11924:	bl	186222c <EXEC_NAME@@Base+0x183c224>
   11928:	ldrbmi	r0, [r0, -r1, asr #2]!
   1192c:	bl	18e227c <EXEC_NAME@@Base+0x18bc274>
   11930:			; <UNDEFINED> instruction: 0xf0000343
   11934:			; <UNDEFINED> instruction: 0xf8ddf827
   11938:	ldmib	sp, {r2, sp, lr, pc}^
   1193c:	andlt	r2, r4, r2, lsl #6
   11940:	bl	18e2290 <EXEC_NAME@@Base+0x18bc288>
   11944:	ldrbmi	r0, [r0, -r3, asr #6]!
   11948:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   1194c:	svclt	0x00082900
   11950:	svclt	0x001c2800
   11954:	mvnscc	pc, pc, asr #32
   11958:	rscscc	pc, pc, pc, asr #32
   1195c:	stmdalt	ip, {ip, sp, lr, pc}
   11960:	stfeqd	f7, [r8], {173}	; 0xad
   11964:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   11968:			; <UNDEFINED> instruction: 0xf80cf000
   1196c:	ldrd	pc, [r4], -sp
   11970:	movwcs	lr, #10717	; 0x29dd
   11974:	ldrbmi	fp, [r0, -r4]!
   11978:			; <UNDEFINED> instruction: 0xf04fb502
   1197c:			; <UNDEFINED> instruction: 0xf7f10008
   11980:	vstrlt.16	s28, [r2, #-268]	; 0xfffffef4	; <UNPREDICTABLE>
   11984:	svclt	0x00084299
   11988:	push	{r4, r7, r9, lr}
   1198c:			; <UNDEFINED> instruction: 0x46044ff0
   11990:	andcs	fp, r0, r8, lsr pc
   11994:	svcls	0x0009460d
   11998:			; <UNDEFINED> instruction: 0x4601bf38
   1199c:	ldrmi	sp, [r0], ip, ror #6
   119a0:	blx	fece340c <EXEC_NAME@@Base+0xfecbd404>
   119a4:	blcs	4f3b8 <EXEC_NAME@@Base+0x293b0>
   119a8:	blx	fed85b6c <EXEC_NAME@@Base+0xfed5fb64>
   119ac:	stfcsd	f7, [r0, #-532]	; 0xfffffdec
   119b0:	bne	1dc5b54 <EXEC_NAME@@Base+0x1d9fb4c>
   119b4:	stfeqd	f7, [r0], #-664	; 0xfffffd68
   119b8:	blx	1d01e6 <EXEC_NAME@@Base+0x1aa1de>
   119bc:	vpmax.u8	d15, d12, d8
   119c0:	abseqdm	f7, f6
   119c4:	bleq	10c2f8 <EXEC_NAME@@Base+0xe62f0>
   119c8:	vpmax.u8	d15, d14, d24
   119cc:	bleq	10c300 <EXEC_NAME@@Base+0xe62f8>
   119d0:	blx	1d01f8 <EXEC_NAME@@Base+0x1aa1f0>
   119d4:	svclt	0x0008455d
   119d8:	svclt	0x003c4554
   119dc:	strmi	r2, [r1], -r0
   119e0:	andcs	sp, r1, sl, lsl #6
   119e4:	streq	lr, [sl], #-2996	; 0xfffff44c
   119e8:			; <UNDEFINED> instruction: 0xf10cfa00
   119ec:	vpmax.u8	d15, d14, d16
   119f0:	streq	lr, [fp, #-2917]	; 0xfffff49b
   119f4:	adcsmi	r4, r0, r9, lsl r3
   119f8:	eorsle	r2, sp, r0, lsl #28
   119fc:	ldmdaeq	sl, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   11a00:	b	12232d0 <EXEC_NAME@@Base+0x11fd2c8>
   11a04:	b	13efd38 <EXEC_NAME@@Base+0x13c9d30>
   11a08:	and	r0, fp, fp, asr r9
   11a0c:	movweq	lr, #35764	; 0x8bb4
   11a10:	beq	28c7ac <EXEC_NAME@@Base+0x2667a4>
   11a14:	bl	1297d88 <EXEC_NAME@@Base+0x1271d80>
   11a18:	mrrcne	10, 0, r0, ip, cr10
   11a1c:	streq	pc, [r0, #-330]	; 0xfffffeb6
   11a20:	andle	r3, r7, r1, lsl #20
   11a24:	svclt	0x0008454d
   11a28:	rscle	r4, pc, #68, 10	; 0x11000000
   11a2c:	cmnmi	sp, r4, lsr #18
   11a30:	mvnsle	r3, r1, lsl #20
   11a34:	vseleq.f32	s30, s28, s10
   11a38:	vpmax.u8	d15, d6, d20
   11a3c:	stc2	10, cr15, [ip], {37}	; 0x25	; <UNPREDICTABLE>
   11a40:	movweq	lr, #59971	; 0xea43
   11a44:	blx	957e4c <EXEC_NAME@@Base+0x931e44>
   11a48:	b	1111268 <EXEC_NAME@@Base+0x10eb260>
   11a4c:			; <UNDEFINED> instruction: 0xf1a6040c
   11a50:			; <UNDEFINED> instruction: 0xf1c60c20
   11a54:	blx	3922dc <EXEC_NAME@@Base+0x36c2d4>
   11a58:	blx	14e678 <EXEC_NAME@@Base+0x128670>
   11a5c:	blx	150a94 <EXEC_NAME@@Base+0x12aa8c>
   11a60:	b	110f280 <EXEC_NAME@@Base+0x10e9278>
   11a64:	blx	91269c <EXEC_NAME@@Base+0x8ec694>
   11a68:	bl	118e278 <EXEC_NAME@@Base+0x1168270>
   11a6c:	tstmi	r3, #1073741824	; 0x40000000
   11a70:	ldrbtmi	r1, [r5], -r0, lsl #23
   11a74:	tsteq	r3, r1, ror #22
   11a78:	stmib	r7, {r0, r1, r2, r3, r8, ip, sp, pc}^
   11a7c:	pop	{r8, sl, lr}
   11a80:	blx	fed35a48 <EXEC_NAME@@Base+0xfed0fa40>
   11a84:	smlawbcc	r0, r4, r1, pc	; <UNPREDICTABLE>
   11a88:	blx	feccb8dc <EXEC_NAME@@Base+0xfeca58d4>
   11a8c:	blx	fed8f49c <EXEC_NAME@@Base+0xfed69494>
   11a90:	strtcc	pc, [r0], -r5, lsl #3
   11a94:	orrle	r2, ip, r0, lsl #26
   11a98:	svclt	0x0000e7f3
   11a9c:	mvnsmi	lr, #737280	; 0xb4000
   11aa0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   11aa4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   11aa8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   11aac:	stmia	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11ab0:	blne	1da2cac <EXEC_NAME@@Base+0x1d7cca4>
   11ab4:	strhle	r1, [sl], -r6
   11ab8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   11abc:			; <UNDEFINED> instruction: 0xf8553401
   11ac0:	strbmi	r3, [sl], -r4, lsl #30
   11ac4:	ldrtmi	r4, [r8], -r1, asr #12
   11ac8:	adcmi	r4, r6, #152, 14	; 0x2600000
   11acc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   11ad0:	svclt	0x000083f8
   11ad4:	andeq	r3, r1, sl, lsl #16
   11ad8:	andeq	r3, r1, r0, lsl #16
   11adc:	svclt	0x00004770

Disassembly of section .fini:

00011ae0 <.fini>:
   11ae0:	push	{r3, lr}
   11ae4:	pop	{r3, pc}
