# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Basic_ALU.srcs/sources_1/new/AriALU.vhd" \
"../../../../Basic_ALU.srcs/sim_1/new/AriALU_TB.vhd" \

# Do not sort compile order
nosort
