#ifndef MULTI_SGMII_CSR_RX_REG
#define MULTI_SGMII_CSR_RX_REG

#define msg_rx_ctrl_0 0x100
#define multi_sgmii_reg_phya_65 0x104
#define multi_sgmii_reg_interrupt_sel 0x14c
#define multi_sgmii_reg_probe_sel 0x150
#define multi_sgmii_fpga_mode_control 0x154
#define multi_sgmii_async_fifo_control 0x158
#define multi_sgmii_ro_phya_afifo 0x26c
#define multi_sgmii_ro_phya_afifo_cnt_0 0x270
#define multi_sgmii_ro_phya_afifo_cnt_1 0x274
#define multi_sgmii_ro_phya_afifo_cnt_2 0x278
#define multi_sgmii_ro_phya_afifo_cnt_3 0x27c
#define msg_rx_ctrl_1 0x500
#define msg_rx_ctrl_2 0x504
#define msg_rx_ctrl_3 0x508
#define msg_rx_ctrl_4 0x50c
#define msg_rx_ctrl_5 0x510
#define msg_rx_lik_sts_0 0x514
#define msg_rx_lik_sts_1 0x518
#define msg_rx_lik_sts_2 0x51c
#endif