# compile vhdl design source files
vhdl xil_defaultlib  "../../../FINALICD.srcs/sources_1/new/ANDGATE.vhd"
vhdl xil_defaultlib  "../../../FINALICD.srcs/sim_1/new/PNC_TB.vhd"

# Do not sort compile order
nosort
