Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Aug 18 17:27:55 2025
| Host         : intern-ThinkStation-P330 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file root_coordinator_timing_summary_routed.rpt -pb root_coordinator_timing_summary_routed.pb -rpx root_coordinator_timing_summary_routed.rpx -warn_on_violation
| Design       : root_coordinator
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CM_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            done_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 3.373ns (57.925%)  route 2.450ns (42.075%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  CM_inst/FSM_sequential_state_reg[2]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  CM_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=9, routed)           0.715     1.134    CM_inst/state[2]
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.296     1.430 r  CM_inst/done_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.734     3.165    done_out_OBUF
    P6                   OBUF (Prop_obuf_I_O)         2.658     5.822 r  done_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.822    done_out
    P6                                                                r  done_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.189ns  (logic 1.133ns (35.522%)  route 2.056ns (64.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.221    AM_inst/rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.345 f  AM_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=8, routed)           0.844     3.189    AM_inst/rst_n
    SLICE_X0Y6           FDCE                                         f  AM_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 1.133ns (35.571%)  route 2.052ns (64.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.221    AM_inst/rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.345 f  AM_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=8, routed)           0.840     3.185    AM_inst/rst_n
    SLICE_X1Y6           FDCE                                         f  AM_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 1.133ns (35.571%)  route 2.052ns (64.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.221    AM_inst/rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.345 f  AM_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=8, routed)           0.840     3.185    AM_inst/rst_n
    SLICE_X1Y6           FDCE                                         f  AM_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            CM_inst/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 1.133ns (35.571%)  route 2.052ns (64.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.221    AM_inst/rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.345 f  AM_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=8, routed)           0.840     3.185    CM_inst/FSM_sequential_state_reg[2]_0
    SLICE_X1Y6           FDCE                                         f  CM_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            CM_inst/FSM_sequential_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 1.133ns (35.571%)  route 2.052ns (64.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.221    AM_inst/rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.345 f  AM_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=8, routed)           0.840     3.185    CM_inst/FSM_sequential_state_reg[2]_0
    SLICE_X1Y6           FDCE                                         f  CM_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.043ns  (logic 1.133ns (37.224%)  route 1.910ns (62.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.221    AM_inst/rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.345 f  AM_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=8, routed)           0.698     3.043    AM_inst/rst_n
    SLICE_X0Y5           FDCE                                         f  AM_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/done_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.043ns  (logic 1.133ns (37.224%)  route 1.910ns (62.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.221    AM_inst/rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.345 f  AM_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=8, routed)           0.698     3.043    AM_inst/rst_n
    SLICE_X0Y5           FDCE                                         f  AM_inst/done_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            CM_inst/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.043ns  (logic 1.133ns (37.224%)  route 1.910ns (62.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.221    AM_inst/rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.345 f  AM_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=8, routed)           0.698     3.043    CM_inst/FSM_sequential_state_reg[2]_0
    SLICE_X0Y5           FDCE                                         f  CM_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_sim_in
                            (input port)
  Destination:            CM_inst/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.976ns  (logic 1.163ns (39.084%)  route 1.813ns (60.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  start_sim_in (IN)
                         net (fo=0)                   0.000     0.000    start_sim_in
    R6                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  start_sim_in_IBUF_inst/O
                         net (fo=1, routed)           1.425     2.434    CM_inst/start_sim_in_IBUF
    SLICE_X0Y5           LUT5 (Prop_lut5_I4_O)        0.154     2.588 r  CM_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.388     2.976    CM_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  CM_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AM_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AM_inst/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.199%)  route 0.104ns (35.801%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  AM_inst/FSM_sequential_state_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AM_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.104     0.245    AM_inst/state[1]
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.290 r  AM_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.290    AM_inst/counter[0]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  AM_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AM_inst/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.172%)  route 0.092ns (28.828%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  CM_inst/FSM_sequential_state_reg[0]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.128     0.128 f  CM_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.092     0.220    AM_inst/state_0[0]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.099     0.319 r  AM_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    AM_inst/counter[1]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  AM_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AM_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AM_inst/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.905%)  route 0.135ns (42.095%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  AM_inst/FSM_sequential_state_reg[0]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AM_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.135     0.276    AM_inst/state[0]
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.321 r  AM_inst/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.321    AM_inst/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X1Y6           FDCE                                         r  AM_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AM_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AM_inst/done_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.047%)  route 0.165ns (46.953%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  AM_inst/FSM_sequential_state_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AM_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.165     0.306    AM_inst/state[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.045     0.351 r  AM_inst/done_out_i_1/O
                         net (fo=1, routed)           0.000     0.351    AM_inst/next_done_out
    SLICE_X0Y5           FDCE                                         r  AM_inst/done_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AM_inst/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.226ns (60.691%)  route 0.146ns (39.309%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  CM_inst/FSM_sequential_state_reg[2]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  CM_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=9, routed)           0.146     0.274    CM_inst/state[2]
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.098     0.372 r  CM_inst/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.372    AM_inst/FSM_sequential_state_reg[1]_0
    SLICE_X1Y6           FDCE                                         r  AM_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.184ns (44.444%)  route 0.230ns (55.556%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  CM_inst/FSM_sequential_state_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CM_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.230     0.371    CM_inst/state[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.043     0.414 r  CM_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.414    CM_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  CM_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  CM_inst/FSM_sequential_state_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CM_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.230     0.371    CM_inst/state[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.045     0.416 r  CM_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.416    CM_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  CM_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.192ns (37.638%)  route 0.318ns (62.362%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  CM_inst/FSM_sequential_state_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CM_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.193     0.334    CM_inst/state[1]
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.051     0.385 r  CM_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.125     0.510    CM_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  CM_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.014ns  (logic 0.282ns (27.843%)  route 0.731ns (72.157%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    AM_inst/rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.745 f  AM_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=8, routed)           0.268     1.014    AM_inst/rst_n
    SLICE_X0Y5           FDCE                                         f  AM_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/done_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.014ns  (logic 0.282ns (27.843%)  route 0.731ns (72.157%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    AM_inst/rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.745 f  AM_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=8, routed)           0.268     1.014    AM_inst/rst_n
    SLICE_X0Y5           FDCE                                         f  AM_inst/done_out_reg/CLR
  -------------------------------------------------------------------    -------------------





