{
  "module_name": "k3-psil-am64.c",
  "hash_id": "8faee41d61ed8de4676a63ff9d9dd3d711bf904ae421196ad9ebf052dc146779",
  "original_prompt": "Ingested from linux-6.6.14/drivers/dma/ti/k3-psil-am64.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n\n#include \"k3-psil-priv.h\"\n\n#define PSIL_PDMA_XY_TR(x)\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.thread_id = x,\t\t\t\t\t\\\n\t\t.ep_config = {\t\t\t\t\t\\\n\t\t\t.ep_type = PSIL_EP_PDMA_XY,\t\t\\\n\t\t\t.mapped_channel_id = -1,\t\t\\\n\t\t\t.default_flow_id = -1,\t\t\t\\\n\t\t},\t\t\t\t\t\t\\\n\t}\n\n#define PSIL_PDMA_XY_PKT(x)\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.thread_id = x,\t\t\t\t\t\\\n\t\t.ep_config = {\t\t\t\t\t\\\n\t\t\t.ep_type = PSIL_EP_PDMA_XY,\t\t\\\n\t\t\t.mapped_channel_id = -1,\t\t\\\n\t\t\t.default_flow_id = -1,\t\t\t\\\n\t\t\t.pkt_mode = 1,\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\\\n\t}\n\n#define PSIL_ETHERNET(x, ch, flow_base, flow_cnt)\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.thread_id = x,\t\t\t\t\t\\\n\t\t.ep_config = {\t\t\t\t\t\\\n\t\t\t.ep_type = PSIL_EP_NATIVE,\t\t\\\n\t\t\t.pkt_mode = 1,\t\t\t\t\\\n\t\t\t.needs_epib = 1,\t\t\t\\\n\t\t\t.psd_size = 16,\t\t\t\t\\\n\t\t\t.mapped_channel_id = ch,\t\t\\\n\t\t\t.flow_start = flow_base,\t\t\\\n\t\t\t.flow_num = flow_cnt,\t\t\t\\\n\t\t\t.default_flow_id = flow_base,\t\t\\\n\t\t},\t\t\t\t\t\t\\\n\t}\n\n#define PSIL_SAUL(x, ch, flow_base, flow_cnt, default_flow, tx)\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.thread_id = x,\t\t\t\t\t\\\n\t\t.ep_config = {\t\t\t\t\t\\\n\t\t\t.ep_type = PSIL_EP_NATIVE,\t\t\\\n\t\t\t.pkt_mode = 1,\t\t\t\t\\\n\t\t\t.needs_epib = 1,\t\t\t\\\n\t\t\t.psd_size = 64,\t\t\t\t\\\n\t\t\t.mapped_channel_id = ch,\t\t\\\n\t\t\t.flow_start = flow_base,\t\t\\\n\t\t\t.flow_num = flow_cnt,\t\t\t\\\n\t\t\t.default_flow_id = default_flow,\t\\\n\t\t\t.notdpkt = tx,\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\\\n\t}\n\n \nstatic struct psil_ep am64_src_ep_map[] = {\n\t \n\tPSIL_SAUL(0x4000, 17, 32, 8, 32, 0),\n\tPSIL_SAUL(0x4001, 18, 32, 8, 33, 0),\n\tPSIL_SAUL(0x4002, 19, 40, 8, 40, 0),\n\tPSIL_SAUL(0x4003, 20, 40, 8, 41, 0),\n\t \n\tPSIL_ETHERNET(0x4100, 21, 48, 16),\n\tPSIL_ETHERNET(0x4101, 22, 64, 16),\n\tPSIL_ETHERNET(0x4102, 23, 80, 16),\n\tPSIL_ETHERNET(0x4103, 24, 96, 16),\n\t \n\tPSIL_ETHERNET(0x4200, 25, 112, 16),\n\tPSIL_ETHERNET(0x4201, 26, 128, 16),\n\tPSIL_ETHERNET(0x4202, 27, 144, 16),\n\tPSIL_ETHERNET(0x4203, 28, 160, 16),\n\t \n\tPSIL_PDMA_XY_PKT(0x4300),\n\tPSIL_PDMA_XY_PKT(0x4301),\n\tPSIL_PDMA_XY_PKT(0x4302),\n\tPSIL_PDMA_XY_PKT(0x4303),\n\tPSIL_PDMA_XY_PKT(0x4304),\n\tPSIL_PDMA_XY_PKT(0x4305),\n\tPSIL_PDMA_XY_PKT(0x4306),\n\tPSIL_PDMA_XY_PKT(0x4307),\n\tPSIL_PDMA_XY_PKT(0x4308),\n\tPSIL_PDMA_XY_PKT(0x4309),\n\tPSIL_PDMA_XY_PKT(0x430a),\n\tPSIL_PDMA_XY_PKT(0x430b),\n\tPSIL_PDMA_XY_PKT(0x430c),\n\tPSIL_PDMA_XY_PKT(0x430d),\n\tPSIL_PDMA_XY_PKT(0x430e),\n\tPSIL_PDMA_XY_PKT(0x430f),\n\t \n\tPSIL_PDMA_XY_PKT(0x4310),\n\tPSIL_PDMA_XY_PKT(0x4311),\n\t \n\tPSIL_PDMA_XY_PKT(0x4400),\n\tPSIL_PDMA_XY_PKT(0x4401),\n\tPSIL_PDMA_XY_PKT(0x4402),\n\tPSIL_PDMA_XY_PKT(0x4403),\n\t \n\tPSIL_PDMA_XY_PKT(0x4404),\n\tPSIL_PDMA_XY_PKT(0x4405),\n\tPSIL_PDMA_XY_PKT(0x4406),\n\tPSIL_PDMA_XY_PKT(0x4407),\n\tPSIL_PDMA_XY_PKT(0x4408),\n\t \n\tPSIL_PDMA_XY_TR(0x440f),\n\tPSIL_PDMA_XY_TR(0x4410),\n\t \n\tPSIL_ETHERNET(0x4500, 16, 16, 16),\n};\n\n \nstatic struct psil_ep am64_dst_ep_map[] = {\n\t \n\tPSIL_SAUL(0xc000, 24, 80, 8, 80, 1),\n\tPSIL_SAUL(0xc001, 25, 88, 8, 88, 1),\n\t \n\tPSIL_ETHERNET(0xc100, 26, 96, 1),\n\tPSIL_ETHERNET(0xc101, 27, 97, 1),\n\tPSIL_ETHERNET(0xc102, 28, 98, 1),\n\tPSIL_ETHERNET(0xc103, 29, 99, 1),\n\tPSIL_ETHERNET(0xc104, 30, 100, 1),\n\tPSIL_ETHERNET(0xc105, 31, 101, 1),\n\tPSIL_ETHERNET(0xc106, 32, 102, 1),\n\tPSIL_ETHERNET(0xc107, 33, 103, 1),\n\t \n\tPSIL_ETHERNET(0xc200, 34, 104, 1),\n\tPSIL_ETHERNET(0xc201, 35, 105, 1),\n\tPSIL_ETHERNET(0xc202, 36, 106, 1),\n\tPSIL_ETHERNET(0xc203, 37, 107, 1),\n\tPSIL_ETHERNET(0xc204, 38, 108, 1),\n\tPSIL_ETHERNET(0xc205, 39, 109, 1),\n\tPSIL_ETHERNET(0xc206, 40, 110, 1),\n\tPSIL_ETHERNET(0xc207, 41, 111, 1),\n\t \n\tPSIL_ETHERNET(0xc500, 16, 16, 8),\n\tPSIL_ETHERNET(0xc501, 17, 24, 8),\n\tPSIL_ETHERNET(0xc502, 18, 32, 8),\n\tPSIL_ETHERNET(0xc503, 19, 40, 8),\n\tPSIL_ETHERNET(0xc504, 20, 48, 8),\n\tPSIL_ETHERNET(0xc505, 21, 56, 8),\n\tPSIL_ETHERNET(0xc506, 22, 64, 8),\n\tPSIL_ETHERNET(0xc507, 23, 72, 8),\n};\n\nstruct psil_ep_map am64_ep_map = {\n\t.name = \"am64\",\n\t.src = am64_src_ep_map,\n\t.src_count = ARRAY_SIZE(am64_src_ep_map),\n\t.dst = am64_dst_ep_map,\n\t.dst_count = ARRAY_SIZE(am64_dst_ep_map),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}