{"Source Block": ["oh/elink/dv/elink_e16_model.v@4524:4534@HdlStmAssign", "   assign byte_odd_mux[LW-1:0] = sel_ref_byte1 ? {ref_ctrlmode[3:0],ref_dstaddr[31:28]} :\n\t\t\t\t sel_ref_byte3 ? ref_dstaddr[19:12] :\n\t      sel_ref_byte5 ? {ref_dstaddr[3:0],ref_datamode[1:0],ref_write,ref_access} :\n\t\t\t\t                 fifo_out[LW-1:0];\n\n   assign byte_even[LW-1:0] = {(LW){txo_op_ack}} & byte_even_mux[LW-1:0];\n   assign byte_odd[LW-1:0]  = {(LW){txo_op_ack}} & byte_odd_mux[LW-1:0];\n\n   always @ (posedge txo_lclk or posedge reset)\n     if(reset)\n       tran_frame <= 1'b0;\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@4525:4535", "\t\t\t\t sel_ref_byte3 ? ref_dstaddr[19:12] :\n\t      sel_ref_byte5 ? {ref_dstaddr[3:0],ref_datamode[1:0],ref_write,ref_access} :\n\t\t\t\t                 fifo_out[LW-1:0];\n\n   assign byte_even[LW-1:0] = {(LW){txo_op_ack}} & byte_even_mux[LW-1:0];\n   assign byte_odd[LW-1:0]  = {(LW){txo_op_ack}} & byte_odd_mux[LW-1:0];\n\n   always @ (posedge txo_lclk or posedge reset)\n     if(reset)\n       tran_frame <= 1'b0;\n     else\n"], ["oh/elink/dv/elink_e16_model.v@4519:4532", "   assign byte_even_mux[LW-1:0] = sel_ref_byte0 ? tran_byte0[7:0]    :\n\t\t\t\t  sel_ref_byte2 ? ref_dstaddr[27:20] :\n\t\t\t\t  sel_ref_byte4 ? ref_dstaddr[11:4]  :\n\t\t\t\t                  fifo_out[2*LW-1:LW];\n\n   assign byte_odd_mux[LW-1:0] = sel_ref_byte1 ? {ref_ctrlmode[3:0],ref_dstaddr[31:28]} :\n\t\t\t\t sel_ref_byte3 ? ref_dstaddr[19:12] :\n\t      sel_ref_byte5 ? {ref_dstaddr[3:0],ref_datamode[1:0],ref_write,ref_access} :\n\t\t\t\t                 fifo_out[LW-1:0];\n\n   assign byte_even[LW-1:0] = {(LW){txo_op_ack}} & byte_even_mux[LW-1:0];\n   assign byte_odd[LW-1:0]  = {(LW){txo_op_ack}} & byte_odd_mux[LW-1:0];\n\n   always @ (posedge txo_lclk or posedge reset)\n"]], "Diff Content": {"Delete": [[4529, "   assign byte_even[LW-1:0] = {(LW){txo_op_ack}} & byte_even_mux[LW-1:0];\n"]], "Add": []}}