<stg><name>dense_wrapper<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config9></name>


<trans_list>

<trans id="281" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.i.i.preheader:0  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %.preheader74.i.i.preheader ], [ false, %ReuseLoop ], [ true, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:33  %w_index25 = phi i4 [ 0, %.preheader74.i.i.preheader ], [ %w_index, %ReuseLoop ], [ 0, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="w_index25"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:0  %data_31_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:1  %data_30_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:2  %data_29_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:3  %data_28_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_28_V_read)

]]></Node>
<StgValue><ssdm name="data_28_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:4  %data_27_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:5  %data_26_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:6  %data_25_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_25_V_read)

]]></Node>
<StgValue><ssdm name="data_25_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:7  %data_24_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:8  %data_23_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:9  %data_22_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:10  %data_21_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:11  %data_20_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:12  %data_19_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:13  %data_18_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:14  %data_17_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:15  %data_16_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:16  %data_15_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:17  %data_14_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:18  %data_13_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:19  %data_12_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:20  %data_11_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:21  %data_10_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:22  %data_9_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:23  %data_8_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:24  %data_7_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:25  %data_6_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:26  %data_5_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:27  %data_4_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:28  %data_3_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:29  %data_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:30  %data_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:31  %data_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:32  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:36  %w_index = add i4 1, %w_index25

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="4">
<![CDATA[
ReuseLoop:38  %zext_ln56 = zext i4 %w_index25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="624" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:39  %w9_V_addr = getelementptr [16 x i624]* @w9_V, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="w9_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="624" op_0_bw="4">
<![CDATA[
ReuseLoop:40  %w9_V_load = load i624* %w9_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w9_V_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:182  %icmp_ln43 = icmp eq i4 %w_index25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:184  br i1 %icmp_ln43, label %.preheader.i.i.0, label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.0:11  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:1  %data_0_V_read26_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_0_V_read26_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_0_V_read26_rewind"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:2  %data_1_V_read27_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_1_V_read27_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_1_V_read27_rewind"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:3  %data_2_V_read28_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_2_V_read28_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_2_V_read28_rewind"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:4  %data_3_V_read29_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_3_V_read29_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_3_V_read29_rewind"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:5  %data_4_V_read30_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_4_V_read30_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_4_V_read30_rewind"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:6  %data_5_V_read31_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_5_V_read31_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_5_V_read31_rewind"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:7  %data_6_V_read32_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_6_V_read32_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_6_V_read32_rewind"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:8  %data_7_V_read33_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_7_V_read33_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_7_V_read33_rewind"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:9  %data_8_V_read34_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_8_V_read34_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_8_V_read34_rewind"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:10  %data_9_V_read35_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_9_V_read35_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_9_V_read35_rewind"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:11  %data_10_V_read36_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_10_V_read36_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_10_V_read36_rewind"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:12  %data_11_V_read37_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_11_V_read37_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_11_V_read37_rewind"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:13  %data_12_V_read38_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_12_V_read38_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_12_V_read38_rewind"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:14  %data_13_V_read39_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_13_V_read39_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_13_V_read39_rewind"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:15  %data_14_V_read40_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_14_V_read40_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_14_V_read40_rewind"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:16  %data_15_V_read41_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_15_V_read41_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_15_V_read41_rewind"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:17  %data_16_V_read42_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_16_V_read42_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_16_V_read42_rewind"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:18  %data_17_V_read43_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_17_V_read43_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_17_V_read43_rewind"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:19  %data_18_V_read44_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_18_V_read44_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_18_V_read44_rewind"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:20  %data_19_V_read45_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_19_V_read45_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_19_V_read45_rewind"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:21  %data_20_V_read46_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_20_V_read46_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_20_V_read46_rewind"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:22  %data_21_V_read47_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_21_V_read47_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_21_V_read47_rewind"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:23  %data_22_V_read48_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_22_V_read48_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_22_V_read48_rewind"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:24  %data_23_V_read49_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_23_V_read49_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_23_V_read49_rewind"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:25  %data_24_V_read50_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_24_V_read50_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_24_V_read50_rewind"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:26  %data_25_V_read51_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_25_V_read51_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_25_V_read51_rewind"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:27  %data_26_V_read52_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_26_V_read52_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_26_V_read52_rewind"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:28  %data_27_V_read53_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_27_V_read53_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_27_V_read53_rewind"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:29  %data_28_V_read54_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_28_V_read54_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_28_V_read54_rewind"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:30  %data_29_V_read55_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_29_V_read55_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_29_V_read55_rewind"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:31  %data_30_V_read56_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_30_V_read56_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_30_V_read56_rewind"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:32  %data_31_V_read57_rewind = phi i32 [ undef, %.preheader74.i.i.preheader ], [ %data_31_V_read57_phi, %ReuseLoop ], [ undef, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="data_31_V_read57_rewind"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:34  %res_9_V_write_assign23 = phi i32 [ -2430, %.preheader74.i.i.preheader ], [ %acc_9_V, %ReuseLoop ], [ -2430, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign23"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:35  %res_8_V_write_assign21 = phi i32 [ -39456, %.preheader74.i.i.preheader ], [ %acc_8_V, %ReuseLoop ], [ -39456, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign21"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:36  %res_7_V_write_assign19 = phi i32 [ -1724, %.preheader74.i.i.preheader ], [ %acc_7_V, %ReuseLoop ], [ -1724, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign19"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:37  %res_6_V_write_assign17 = phi i32 [ -17552, %.preheader74.i.i.preheader ], [ %acc_6_V, %ReuseLoop ], [ -17552, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign17"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:38  %res_5_V_write_assign15 = phi i32 [ -1873, %.preheader74.i.i.preheader ], [ %acc_5_V, %ReuseLoop ], [ -1873, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign15"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:39  %res_4_V_write_assign13 = phi i32 [ -2522, %.preheader74.i.i.preheader ], [ %acc_4_V, %ReuseLoop ], [ -2522, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign13"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:40  %res_3_V_write_assign11 = phi i32 [ -1732, %.preheader74.i.i.preheader ], [ %acc_3_V, %ReuseLoop ], [ -1732, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign11"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:41  %res_2_V_write_assign9 = phi i32 [ -5568, %.preheader74.i.i.preheader ], [ %acc_2_V, %ReuseLoop ], [ -5568, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign9"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:42  %res_1_V_write_assign7 = phi i32 [ 14768, %.preheader74.i.i.preheader ], [ %acc_1_V, %ReuseLoop ], [ 14768, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign7"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:43  %res_0_V_write_assign5 = phi i32 [ -10592, %.preheader74.i.i.preheader ], [ %acc_0_V, %ReuseLoop ], [ -10592, %.preheader.i.i.0 ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:44  br i1 %do_init, label %rewind_init, label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:0  %data_0_V_read26_phi = phi i32 [ %data_0_V_read_1, %rewind_init ], [ %data_0_V_read26_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_0_V_read26_phi"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:1  %data_1_V_read27_phi = phi i32 [ %data_1_V_read_1, %rewind_init ], [ %data_1_V_read27_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_1_V_read27_phi"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:2  %data_2_V_read28_phi = phi i32 [ %data_2_V_read_1, %rewind_init ], [ %data_2_V_read28_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_2_V_read28_phi"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:3  %data_3_V_read29_phi = phi i32 [ %data_3_V_read_1, %rewind_init ], [ %data_3_V_read29_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_3_V_read29_phi"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:4  %data_4_V_read30_phi = phi i32 [ %data_4_V_read_1, %rewind_init ], [ %data_4_V_read30_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_4_V_read30_phi"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:5  %data_5_V_read31_phi = phi i32 [ %data_5_V_read_1, %rewind_init ], [ %data_5_V_read31_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_5_V_read31_phi"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:6  %data_6_V_read32_phi = phi i32 [ %data_6_V_read_1, %rewind_init ], [ %data_6_V_read32_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_6_V_read32_phi"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:7  %data_7_V_read33_phi = phi i32 [ %data_7_V_read_1, %rewind_init ], [ %data_7_V_read33_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_7_V_read33_phi"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:8  %data_8_V_read34_phi = phi i32 [ %data_8_V_read_1, %rewind_init ], [ %data_8_V_read34_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_8_V_read34_phi"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:9  %data_9_V_read35_phi = phi i32 [ %data_9_V_read_1, %rewind_init ], [ %data_9_V_read35_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_9_V_read35_phi"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:10  %data_10_V_read36_phi = phi i32 [ %data_10_V_read_1, %rewind_init ], [ %data_10_V_read36_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_10_V_read36_phi"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:11  %data_11_V_read37_phi = phi i32 [ %data_11_V_read_1, %rewind_init ], [ %data_11_V_read37_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_11_V_read37_phi"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:12  %data_12_V_read38_phi = phi i32 [ %data_12_V_read_1, %rewind_init ], [ %data_12_V_read38_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_12_V_read38_phi"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:13  %data_13_V_read39_phi = phi i32 [ %data_13_V_read_1, %rewind_init ], [ %data_13_V_read39_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_13_V_read39_phi"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:14  %data_14_V_read40_phi = phi i32 [ %data_14_V_read_1, %rewind_init ], [ %data_14_V_read40_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_14_V_read40_phi"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:15  %data_15_V_read41_phi = phi i32 [ %data_15_V_read_1, %rewind_init ], [ %data_15_V_read41_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_15_V_read41_phi"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:16  %data_16_V_read42_phi = phi i32 [ %data_16_V_read_1, %rewind_init ], [ %data_16_V_read42_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_16_V_read42_phi"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:17  %data_17_V_read43_phi = phi i32 [ %data_17_V_read_1, %rewind_init ], [ %data_17_V_read43_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_17_V_read43_phi"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:18  %data_18_V_read44_phi = phi i32 [ %data_18_V_read_1, %rewind_init ], [ %data_18_V_read44_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_18_V_read44_phi"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:19  %data_19_V_read45_phi = phi i32 [ %data_19_V_read_1, %rewind_init ], [ %data_19_V_read45_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_19_V_read45_phi"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:20  %data_20_V_read46_phi = phi i32 [ %data_20_V_read_1, %rewind_init ], [ %data_20_V_read46_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_20_V_read46_phi"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:21  %data_21_V_read47_phi = phi i32 [ %data_21_V_read_1, %rewind_init ], [ %data_21_V_read47_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_21_V_read47_phi"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:22  %data_22_V_read48_phi = phi i32 [ %data_22_V_read_1, %rewind_init ], [ %data_22_V_read48_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_22_V_read48_phi"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:23  %data_23_V_read49_phi = phi i32 [ %data_23_V_read_1, %rewind_init ], [ %data_23_V_read49_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_23_V_read49_phi"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:24  %data_24_V_read50_phi = phi i32 [ %data_24_V_read_1, %rewind_init ], [ %data_24_V_read50_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_24_V_read50_phi"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:25  %data_25_V_read51_phi = phi i32 [ %data_25_V_read_1, %rewind_init ], [ %data_25_V_read51_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_25_V_read51_phi"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:26  %data_26_V_read52_phi = phi i32 [ %data_26_V_read_1, %rewind_init ], [ %data_26_V_read52_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_26_V_read52_phi"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:27  %data_27_V_read53_phi = phi i32 [ %data_27_V_read_1, %rewind_init ], [ %data_27_V_read53_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_27_V_read53_phi"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:28  %data_28_V_read54_phi = phi i32 [ %data_28_V_read_1, %rewind_init ], [ %data_28_V_read54_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_28_V_read54_phi"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:29  %data_29_V_read55_phi = phi i32 [ %data_29_V_read_1, %rewind_init ], [ %data_29_V_read55_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_29_V_read55_phi"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:30  %data_30_V_read56_phi = phi i32 [ %data_30_V_read_1, %rewind_init ], [ %data_30_V_read56_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_30_V_read56_phi"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:31  %data_31_V_read57_phi = phi i32 [ %data_31_V_read_1, %rewind_init ], [ %data_31_V_read57_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_31_V_read57_phi"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="4">
<![CDATA[
ReuseLoop:32  %zext_ln43 = zext i4 %w_index25 to i5

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:33  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:34  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:35  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
ReuseLoop:37  %phi_ln = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %data_0_V_read26_phi, i32 %data_1_V_read27_phi, i32 %data_2_V_read28_phi, i32 %data_3_V_read29_phi, i32 %data_4_V_read30_phi, i32 %data_5_V_read31_phi, i32 %data_6_V_read32_phi, i32 %data_7_V_read33_phi, i32 %data_8_V_read34_phi, i32 %data_9_V_read35_phi, i32 %data_10_V_read36_phi, i32 %data_11_V_read37_phi, i32 %data_12_V_read38_phi, i32 %data_13_V_read39_phi, i32 %data_14_V_read40_phi, i32 %data_15_V_read41_phi, i4 %w_index25)

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="624" op_0_bw="4">
<![CDATA[
ReuseLoop:40  %w9_V_load = load i624* %w9_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w9_V_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="624">
<![CDATA[
ReuseLoop:41  %trunc_ln56 = trunc i624 %w9_V_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:42  %sext_ln1116_cast = sext i32 %phi_ln to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:43  %sext_ln1118 = sext i32 %trunc_ln56 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:44  %mul_ln1118 = mul i48 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:45  %trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
ReuseLoop:46  %xor_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %w_index25)

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:47  %phi_ln56_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_16_V_read42_phi, i32 %data_17_V_read43_phi, i32 %data_18_V_read44_phi, i32 %data_19_V_read45_phi, i32 %data_20_V_read46_phi, i32 %data_21_V_read47_phi, i32 %data_22_V_read48_phi, i32 %data_23_V_read49_phi, i32 %data_24_V_read50_phi, i32 %data_25_V_read51_phi, i32 %data_26_V_read52_phi, i32 %data_27_V_read53_phi, i32 %data_28_V_read54_phi, i32 %data_29_V_read55_phi, i32 %data_30_V_read56_phi, i32 %data_31_V_read57_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln56_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:48  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:49  %sext_ln1116_1_cast = sext i32 %phi_ln56_1 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_1_cast"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:50  %sext_ln1118_1 = sext i32 %tmp_1 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:51  %mul_ln1118_1 = mul i48 %sext_ln1116_1_cast, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:52  %trunc_ln708_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:53  %add_ln703 = add i32 %trunc_ln708_1, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:54  %acc_0_V = add i32 %res_0_V_write_assign5, %add_ln703

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:55  %phi_ln56_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_0_V_read26_phi, i32 %data_1_V_read27_phi, i32 %data_2_V_read28_phi, i32 %data_3_V_read29_phi, i32 %data_4_V_read30_phi, i32 %data_5_V_read31_phi, i32 %data_6_V_read32_phi, i32 %data_7_V_read33_phi, i32 %data_8_V_read34_phi, i32 %data_9_V_read35_phi, i32 %data_10_V_read36_phi, i32 %data_11_V_read37_phi, i32 %data_12_V_read38_phi, i32 %data_13_V_read39_phi, i32 %data_14_V_read40_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i5 %zext_ln43)

]]></Node>
<StgValue><ssdm name="phi_ln56_2"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:56  %tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:57  %sext_ln1116_2_cast = sext i32 %phi_ln56_2 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_2_cast"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:58  %sext_ln1118_2 = sext i32 %tmp_2 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:59  %mul_ln1118_2 = mul i48 %sext_ln1116_2_cast, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:60  %trunc_ln708_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:61  %phi_ln56_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_16_V_read42_phi, i32 %data_17_V_read43_phi, i32 %data_18_V_read44_phi, i32 %data_19_V_read45_phi, i32 %data_20_V_read46_phi, i32 %data_21_V_read47_phi, i32 %data_22_V_read48_phi, i32 %data_23_V_read49_phi, i32 %data_24_V_read50_phi, i32 %data_25_V_read51_phi, i32 %data_26_V_read52_phi, i32 %data_27_V_read53_phi, i32 %data_28_V_read54_phi, i32 %data_29_V_read55_phi, i32 %data_30_V_read56_phi, i32 %data_31_V_read57_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln56_3"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:62  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:63  %sext_ln1116_3_cast = sext i32 %phi_ln56_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_3_cast"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:64  %sext_ln1118_3 = sext i32 %tmp_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:65  %mul_ln1118_3 = mul i48 %sext_ln1116_3_cast, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:66  %trunc_ln708_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:67  %add_ln703_2 = add i32 %trunc_ln708_3, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:68  %acc_1_V = add i32 %res_1_V_write_assign7, %add_ln703_2

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:69  %phi_ln56_4 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_0_V_read26_phi, i32 %data_1_V_read27_phi, i32 %data_2_V_read28_phi, i32 %data_3_V_read29_phi, i32 %data_4_V_read30_phi, i32 %data_5_V_read31_phi, i32 %data_6_V_read32_phi, i32 %data_7_V_read33_phi, i32 %data_8_V_read34_phi, i32 %data_9_V_read35_phi, i32 %data_10_V_read36_phi, i32 %data_11_V_read37_phi, i32 %data_12_V_read38_phi, i32 %data_13_V_read39_phi, i32 %data_14_V_read40_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i5 %zext_ln43)

]]></Node>
<StgValue><ssdm name="phi_ln56_4"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:70  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:71  %sext_ln1116_4_cast = sext i32 %phi_ln56_4 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_4_cast"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:72  %sext_ln1118_4 = sext i32 %tmp_4 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:73  %mul_ln1118_4 = mul i48 %sext_ln1116_4_cast, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:74  %trunc_ln708_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:75  %phi_ln56_5 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_16_V_read42_phi, i32 %data_17_V_read43_phi, i32 %data_18_V_read44_phi, i32 %data_19_V_read45_phi, i32 %data_20_V_read46_phi, i32 %data_21_V_read47_phi, i32 %data_22_V_read48_phi, i32 %data_23_V_read49_phi, i32 %data_24_V_read50_phi, i32 %data_25_V_read51_phi, i32 %data_26_V_read52_phi, i32 %data_27_V_read53_phi, i32 %data_28_V_read54_phi, i32 %data_29_V_read55_phi, i32 %data_30_V_read56_phi, i32 %data_31_V_read57_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln56_5"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:76  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:77  %sext_ln1116_5_cast = sext i32 %phi_ln56_5 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_5_cast"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:78  %sext_ln1118_5 = sext i32 %tmp_5 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:79  %mul_ln1118_5 = mul i48 %sext_ln1116_5_cast, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:80  %trunc_ln708_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:81  %add_ln703_4 = add i32 %trunc_ln708_5, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:82  %acc_2_V = add i32 %res_2_V_write_assign9, %add_ln703_4

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:83  %phi_ln56_6 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_0_V_read26_phi, i32 %data_1_V_read27_phi, i32 %data_2_V_read28_phi, i32 %data_3_V_read29_phi, i32 %data_4_V_read30_phi, i32 %data_5_V_read31_phi, i32 %data_6_V_read32_phi, i32 %data_7_V_read33_phi, i32 %data_8_V_read34_phi, i32 %data_9_V_read35_phi, i32 %data_10_V_read36_phi, i32 %data_11_V_read37_phi, i32 %data_12_V_read38_phi, i32 %data_13_V_read39_phi, i32 %data_14_V_read40_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i5 %zext_ln43)

]]></Node>
<StgValue><ssdm name="phi_ln56_6"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:84  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:85  %sext_ln1116_6_cast = sext i32 %phi_ln56_6 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_6_cast"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:86  %sext_ln1118_6 = sext i32 %tmp_6 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:87  %mul_ln1118_6 = mul i48 %sext_ln1116_6_cast, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:88  %trunc_ln708_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:89  %phi_ln56_7 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_16_V_read42_phi, i32 %data_17_V_read43_phi, i32 %data_18_V_read44_phi, i32 %data_19_V_read45_phi, i32 %data_20_V_read46_phi, i32 %data_21_V_read47_phi, i32 %data_22_V_read48_phi, i32 %data_23_V_read49_phi, i32 %data_24_V_read50_phi, i32 %data_25_V_read51_phi, i32 %data_26_V_read52_phi, i32 %data_27_V_read53_phi, i32 %data_28_V_read54_phi, i32 %data_29_V_read55_phi, i32 %data_30_V_read56_phi, i32 %data_31_V_read57_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln56_7"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:90  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:91  %sext_ln1116_7_cast = sext i32 %phi_ln56_7 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_7_cast"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:92  %sext_ln1118_7 = sext i32 %tmp_7 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:93  %mul_ln1118_7 = mul i48 %sext_ln1116_7_cast, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:94  %trunc_ln708_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:95  %add_ln703_6 = add i32 %trunc_ln708_7, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:96  %acc_3_V = add i32 %res_3_V_write_assign11, %add_ln703_6

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:97  %phi_ln56_8 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_0_V_read26_phi, i32 %data_1_V_read27_phi, i32 %data_2_V_read28_phi, i32 %data_3_V_read29_phi, i32 %data_4_V_read30_phi, i32 %data_5_V_read31_phi, i32 %data_6_V_read32_phi, i32 %data_7_V_read33_phi, i32 %data_8_V_read34_phi, i32 %data_9_V_read35_phi, i32 %data_10_V_read36_phi, i32 %data_11_V_read37_phi, i32 %data_12_V_read38_phi, i32 %data_13_V_read39_phi, i32 %data_14_V_read40_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i5 %zext_ln43)

]]></Node>
<StgValue><ssdm name="phi_ln56_8"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:98  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:99  %sext_ln1116_8_cast = sext i32 %phi_ln56_8 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_8_cast"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:100  %sext_ln1118_8 = sext i32 %tmp_8 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:101  %mul_ln1118_8 = mul i48 %sext_ln1116_8_cast, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:102  %trunc_ln708_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:103  %phi_ln56_9 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_16_V_read42_phi, i32 %data_17_V_read43_phi, i32 %data_18_V_read44_phi, i32 %data_19_V_read45_phi, i32 %data_20_V_read46_phi, i32 %data_21_V_read47_phi, i32 %data_22_V_read48_phi, i32 %data_23_V_read49_phi, i32 %data_24_V_read50_phi, i32 %data_25_V_read51_phi, i32 %data_26_V_read52_phi, i32 %data_27_V_read53_phi, i32 %data_28_V_read54_phi, i32 %data_29_V_read55_phi, i32 %data_30_V_read56_phi, i32 %data_31_V_read57_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln56_9"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:104  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:105  %sext_ln1116_9_cast = sext i32 %phi_ln56_9 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_9_cast"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:106  %sext_ln1118_9 = sext i32 %tmp_9 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:107  %mul_ln1118_9 = mul i48 %sext_ln1116_9_cast, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:108  %trunc_ln708_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:109  %add_ln703_8 = add i32 %trunc_ln708_9, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:110  %acc_4_V = add i32 %res_4_V_write_assign13, %add_ln703_8

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:111  %phi_ln56_s = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_0_V_read26_phi, i32 %data_1_V_read27_phi, i32 %data_2_V_read28_phi, i32 %data_3_V_read29_phi, i32 %data_4_V_read30_phi, i32 %data_5_V_read31_phi, i32 %data_6_V_read32_phi, i32 %data_7_V_read33_phi, i32 %data_8_V_read34_phi, i32 %data_9_V_read35_phi, i32 %data_10_V_read36_phi, i32 %data_11_V_read37_phi, i32 %data_12_V_read38_phi, i32 %data_13_V_read39_phi, i32 %data_14_V_read40_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i5 %zext_ln43)

]]></Node>
<StgValue><ssdm name="phi_ln56_s"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:112  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:113  %sext_ln1116_10_cast = sext i32 %phi_ln56_s to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_10_cast"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:114  %sext_ln1118_10 = sext i32 %tmp_s to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:115  %mul_ln1118_10 = mul i48 %sext_ln1116_10_cast, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:116  %trunc_ln708_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:117  %phi_ln56_10 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_16_V_read42_phi, i32 %data_17_V_read43_phi, i32 %data_18_V_read44_phi, i32 %data_19_V_read45_phi, i32 %data_20_V_read46_phi, i32 %data_21_V_read47_phi, i32 %data_22_V_read48_phi, i32 %data_23_V_read49_phi, i32 %data_24_V_read50_phi, i32 %data_25_V_read51_phi, i32 %data_26_V_read52_phi, i32 %data_27_V_read53_phi, i32 %data_28_V_read54_phi, i32 %data_29_V_read55_phi, i32 %data_30_V_read56_phi, i32 %data_31_V_read57_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln56_10"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:118  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:119  %sext_ln1116_11_cast = sext i32 %phi_ln56_10 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_11_cast"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:120  %sext_ln1118_11 = sext i32 %tmp_10 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:121  %mul_ln1118_11 = mul i48 %sext_ln1116_11_cast, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:122  %trunc_ln708_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:123  %add_ln703_10 = add i32 %trunc_ln708_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:124  %acc_5_V = add i32 %res_5_V_write_assign15, %add_ln703_10

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:125  %phi_ln56_11 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_0_V_read26_phi, i32 %data_1_V_read27_phi, i32 %data_2_V_read28_phi, i32 %data_3_V_read29_phi, i32 %data_4_V_read30_phi, i32 %data_5_V_read31_phi, i32 %data_6_V_read32_phi, i32 %data_7_V_read33_phi, i32 %data_8_V_read34_phi, i32 %data_9_V_read35_phi, i32 %data_10_V_read36_phi, i32 %data_11_V_read37_phi, i32 %data_12_V_read38_phi, i32 %data_13_V_read39_phi, i32 %data_14_V_read40_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i5 %zext_ln43)

]]></Node>
<StgValue><ssdm name="phi_ln56_11"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:126  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:127  %sext_ln1116_12_cast = sext i32 %phi_ln56_11 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_12_cast"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:128  %sext_ln1118_12 = sext i32 %tmp_11 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:129  %mul_ln1118_12 = mul i48 %sext_ln1116_12_cast, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:130  %trunc_ln708_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:131  %phi_ln56_12 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_16_V_read42_phi, i32 %data_17_V_read43_phi, i32 %data_18_V_read44_phi, i32 %data_19_V_read45_phi, i32 %data_20_V_read46_phi, i32 %data_21_V_read47_phi, i32 %data_22_V_read48_phi, i32 %data_23_V_read49_phi, i32 %data_24_V_read50_phi, i32 %data_25_V_read51_phi, i32 %data_26_V_read52_phi, i32 %data_27_V_read53_phi, i32 %data_28_V_read54_phi, i32 %data_29_V_read55_phi, i32 %data_30_V_read56_phi, i32 %data_31_V_read57_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln56_12"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:132  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:133  %sext_ln1116_13_cast = sext i32 %phi_ln56_12 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_13_cast"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:134  %sext_ln1118_13 = sext i32 %tmp_12 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:135  %mul_ln1118_13 = mul i48 %sext_ln1116_13_cast, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:136  %trunc_ln708_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:137  %add_ln703_12 = add i32 %trunc_ln708_12, %trunc_ln708_11

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:138  %acc_6_V = add i32 %res_6_V_write_assign17, %add_ln703_12

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:139  %phi_ln56_13 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_0_V_read26_phi, i32 %data_1_V_read27_phi, i32 %data_2_V_read28_phi, i32 %data_3_V_read29_phi, i32 %data_4_V_read30_phi, i32 %data_5_V_read31_phi, i32 %data_6_V_read32_phi, i32 %data_7_V_read33_phi, i32 %data_8_V_read34_phi, i32 %data_9_V_read35_phi, i32 %data_10_V_read36_phi, i32 %data_11_V_read37_phi, i32 %data_12_V_read38_phi, i32 %data_13_V_read39_phi, i32 %data_14_V_read40_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i5 %zext_ln43)

]]></Node>
<StgValue><ssdm name="phi_ln56_13"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:140  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:141  %sext_ln1116_14_cast = sext i32 %phi_ln56_13 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_14_cast"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:142  %sext_ln1118_14 = sext i32 %tmp_13 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:143  %mul_ln1118_14 = mul i48 %sext_ln1116_14_cast, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:144  %trunc_ln708_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:145  %phi_ln56_14 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_16_V_read42_phi, i32 %data_17_V_read43_phi, i32 %data_18_V_read44_phi, i32 %data_19_V_read45_phi, i32 %data_20_V_read46_phi, i32 %data_21_V_read47_phi, i32 %data_22_V_read48_phi, i32 %data_23_V_read49_phi, i32 %data_24_V_read50_phi, i32 %data_25_V_read51_phi, i32 %data_26_V_read52_phi, i32 %data_27_V_read53_phi, i32 %data_28_V_read54_phi, i32 %data_29_V_read55_phi, i32 %data_30_V_read56_phi, i32 %data_31_V_read57_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln56_14"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:146  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:147  %sext_ln1116_15_cast = sext i32 %phi_ln56_14 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_15_cast"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:148  %sext_ln1118_15 = sext i32 %tmp_14 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:149  %mul_ln1118_15 = mul i48 %sext_ln1116_15_cast, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:150  %trunc_ln708_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_15, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:151  %add_ln703_14 = add i32 %trunc_ln708_14, %trunc_ln708_13

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:152  %acc_7_V = add i32 %res_7_V_write_assign19, %add_ln703_14

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:153  %phi_ln56_15 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_0_V_read26_phi, i32 %data_1_V_read27_phi, i32 %data_2_V_read28_phi, i32 %data_3_V_read29_phi, i32 %data_4_V_read30_phi, i32 %data_5_V_read31_phi, i32 %data_6_V_read32_phi, i32 %data_7_V_read33_phi, i32 %data_8_V_read34_phi, i32 %data_9_V_read35_phi, i32 %data_10_V_read36_phi, i32 %data_11_V_read37_phi, i32 %data_12_V_read38_phi, i32 %data_13_V_read39_phi, i32 %data_14_V_read40_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i5 %zext_ln43)

]]></Node>
<StgValue><ssdm name="phi_ln56_15"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:154  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 512, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:155  %sext_ln1116_16_cast = sext i32 %phi_ln56_15 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_16_cast"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:156  %sext_ln1118_16 = sext i32 %tmp_15 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:157  %mul_ln1118_16 = mul i48 %sext_ln1116_16_cast, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:158  %trunc_ln708_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_16, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:159  %phi_ln56_16 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_16_V_read42_phi, i32 %data_17_V_read43_phi, i32 %data_18_V_read44_phi, i32 %data_19_V_read45_phi, i32 %data_20_V_read46_phi, i32 %data_21_V_read47_phi, i32 %data_22_V_read48_phi, i32 %data_23_V_read49_phi, i32 %data_24_V_read50_phi, i32 %data_25_V_read51_phi, i32 %data_26_V_read52_phi, i32 %data_27_V_read53_phi, i32 %data_28_V_read54_phi, i32 %data_29_V_read55_phi, i32 %data_30_V_read56_phi, i32 %data_31_V_read57_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln56_16"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:160  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 544, i32 575)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:161  %sext_ln1116_17_cast = sext i32 %phi_ln56_16 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_17_cast"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:162  %sext_ln1118_17 = sext i32 %tmp_16 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:163  %mul_ln1118_17 = mul i48 %sext_ln1116_17_cast, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:164  %trunc_ln708_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_17, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:165  %add_ln703_16 = add i32 %trunc_ln708_16, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:166  %acc_8_V = add i32 %res_8_V_write_assign21, %add_ln703_16

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:167  %phi_ln56_17 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_0_V_read26_phi, i32 %data_1_V_read27_phi, i32 %data_2_V_read28_phi, i32 %data_3_V_read29_phi, i32 %data_4_V_read30_phi, i32 %data_5_V_read31_phi, i32 %data_6_V_read32_phi, i32 %data_7_V_read33_phi, i32 %data_8_V_read34_phi, i32 %data_9_V_read35_phi, i32 %data_10_V_read36_phi, i32 %data_11_V_read37_phi, i32 %data_12_V_read38_phi, i32 %data_13_V_read39_phi, i32 %data_14_V_read40_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i32 %data_15_V_read41_phi, i5 %zext_ln43)

]]></Node>
<StgValue><ssdm name="phi_ln56_17"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:168  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i624.i32.i32(i624 %w9_V_load, i32 576, i32 607)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:169  %sext_ln1116_18_cast = sext i32 %phi_ln56_17 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_18_cast"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:170  %sext_ln1118_18 = sext i32 %tmp_17 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:171  %mul_ln1118_18 = mul i48 %sext_ln1116_18_cast, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:172  %trunc_ln708_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_18, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
ReuseLoop:173  %phi_ln56_18 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_31_V_read57_phi, i32 %data_16_V_read42_phi, i32 %data_17_V_read43_phi, i32 %data_18_V_read44_phi, i32 %data_19_V_read45_phi, i32 %data_20_V_read46_phi, i32 %data_21_V_read47_phi, i32 %data_22_V_read48_phi, i32 %data_23_V_read49_phi, i32 %data_24_V_read50_phi, i32 %data_25_V_read51_phi, i32 %data_26_V_read52_phi, i32 %data_27_V_read53_phi, i32 %data_28_V_read54_phi, i32 %data_29_V_read55_phi, i32 %data_30_V_read56_phi, i32 %data_31_V_read57_phi, i5 %xor_ln)

]]></Node>
<StgValue><ssdm name="phi_ln56_18"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="624" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:174  %tmp_18 = call i16 @_ssdm_op_PartSelect.i16.i624.i32.i32(i624 %w9_V_load, i32 608, i32 623)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:175  %sext_ln1116_19_cast = sext i32 %phi_ln56_18 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_19_cast"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="48" op_0_bw="16">
<![CDATA[
ReuseLoop:176  %sext_ln1118_19 = sext i16 %tmp_18 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:177  %mul_ln1118_19 = mul i48 %sext_ln1116_19_cast, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:178  %trunc_ln708_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_19, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:179  %add_ln703_18 = add i32 %trunc_ln708_18, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:180  %acc_9_V = add i32 %res_9_V_write_assign23, %add_ln703_18

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:181  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str28, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:183  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
.preheader.i.i.0:0  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %acc_0_V, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
.preheader.i.i.0:1  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
.preheader.i.i.0:2  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
.preheader.i.i.0:3  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %acc_3_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
.preheader.i.i.0:4  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %acc_4_V, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
.preheader.i.i.0:5  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %acc_5_V, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
.preheader.i.i.0:6  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %acc_6_V, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
.preheader.i.i.0:7  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %acc_7_V, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
.preheader.i.i.0:8  %mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %acc_8_V, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
.preheader.i.i.0:9  %mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %acc_9_V, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="320">
<![CDATA[
.preheader.i.i.0:10  call void (...)* @_ssdm_op_Return({ i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9)

]]></Node>
<StgValue><ssdm name="return_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
