{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714111980792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714111980792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 23:13:00 2024 " "Processing started: Thu Apr 25 23:13:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714111980792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111980792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111980792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714111980992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714111980992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_tb " "Found entity 1: game_tb" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985054 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_ghost.sv(268) " "Verilog HDL information at game_ghost.sv(268): always construct contains both blocking and non-blocking assignments" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 268 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714111985061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_ghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_ghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_ghost " "Found entity 1: game_ghost" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maze_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze_tb " "Found entity 1: maze_tb" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wall WALL maze.sv(125) " "Verilog HDL Declaration information at maze.sv(125): object \"wall\" differs only in case from object \"WALL\" in the same scope" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714111985064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze.sv 1 1 " "Found 1 design units, including 1 entities, in source file maze.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze " "Found entity 1: maze" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985072 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_ram.sv(75) " "Verilog HDL warning at vga_ram.sv(75): extended using \"x\" or \"z\"" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714111985073 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_ram.sv(84) " "Verilog HDL warning at vga_ram.sv(84): extended using \"x\" or \"z\"" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714111985073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ram " "Found entity 1: vga_ram" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ip " "Found entity 1: ram_ip" {  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_top " "Found entity 1: pacman_top" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_ghost_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_ghost_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_ghost_LUT " "Found entity 1: graphics_ghost_LUT" {  } { { "graphics_ghost_LUT.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_vga " "Found entity 1: clk_vga" {  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start game_tb.sv(30) " "Verilog HDL Implicit Net warning at game_tb.sv(30): created implicit net for \"start\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pacman_top " "Elaborating entity \"pacman_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714111985123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacman_tile_info pacman_top.sv(73) " "Verilog HDL or VHDL warning at pacman_top.sv(73): object \"pacman_tile_info\" assigned a value but never read" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714111985124 "|pacman_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 pacman_top.sv(86) " "Verilog HDL assignment warning at pacman_top.sv(86): truncated value with size 32 to match size of target (7)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985124 "|pacman_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 pacman_top.sv(87) " "Verilog HDL assignment warning at pacman_top.sv(87): truncated value with size 32 to match size of target (7)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985124 "|pacman_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pacman_top.sv(90) " "Verilog HDL assignment warning at pacman_top.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985124 "|pacman_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman_top.sv(116) " "Verilog HDL assignment warning at pacman_top.sv(116): truncated value with size 32 to match size of target (10)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985124 "|pacman_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman_top.sv(117) " "Verilog HDL assignment warning at pacman_top.sv(117): truncated value with size 32 to match size of target (10)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985124 "|pacman_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman_top.sv(120) " "Verilog HDL assignment warning at pacman_top.sv(120): truncated value with size 32 to match size of target (10)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985124 "|pacman_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman_top.sv(121) " "Verilog HDL assignment warning at pacman_top.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985124 "|pacman_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_vga clk_vga:TICK " "Elaborating entity \"clk_vga\" for hierarchy \"clk_vga:TICK\"" {  } { { "pacman_top.sv" "TICK" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_vga:TICK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_vga:TICK\|altpll:altpll_component\"" {  } { { "clk_vga.v" "altpll_component" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_vga:TICK\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_vga:TICK\|altpll:altpll_component\"" {  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_vga:TICK\|altpll:altpll_component " "Instantiated megafunction \"clk_vga:TICK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_vga " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_vga\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985146 ""}  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714111985146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_vga_altpll " "Found entity 1: clk_vga_altpll" {  } { { "db/clk_vga_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_vga_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_vga_altpll clk_vga:TICK\|altpll:altpll_component\|clk_vga_altpll:auto_generated " "Elaborating entity \"clk_vga_altpll\" for hierarchy \"clk_vga:TICK\|altpll:altpll_component\|clk_vga_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:DISPLAY " "Elaborating entity \"vga\" for hierarchy \"vga:DISPLAY\"" {  } { { "pacman_top.sv" "DISPLAY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram vga_ram:PONG " "Elaborating entity \"vga_ram\" for hierarchy \"vga_ram:PONG\"" {  } { { "pacman_top.sv" "PONG" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(53) " "Verilog HDL assignment warning at vga_ram.sv(53): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985177 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(54) " "Verilog HDL assignment warning at vga_ram.sv(54): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985177 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(57) " "Verilog HDL assignment warning at vga_ram.sv(57): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985177 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(58) " "Verilog HDL assignment warning at vga_ram.sv(58): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985177 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(70) " "Verilog HDL assignment warning at vga_ram.sv(70): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985177 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(72) " "Verilog HDL assignment warning at vga_ram.sv(72): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985177 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(79) " "Verilog HDL assignment warning at vga_ram.sv(79): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985177 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(81) " "Verilog HDL assignment warning at vga_ram.sv(81): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985177 "|pacman_top|vga_ram:PONG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_ip vga_ram:PONG\|ram_ip:PING " "Elaborating entity \"ram_ip\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\"" {  } { { "vga_ram.sv" "PING" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "altsyncram_component" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111985199 ""}  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714111985199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_end1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_end1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_end1 " "Found entity 1: altsyncram_end1" {  } { { "db/altsyncram_end1.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_end1 vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated " "Elaborating entity \"altsyncram_end1\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_h7a:decode3 " "Elaborating entity \"decode_h7a\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_h7a:decode3\"" {  } { { "db/altsyncram_end1.tdf" "decode3" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/decode_aj9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_aj9:rden_decode " "Elaborating entity \"decode_aj9\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_aj9:rden_decode\"" {  } { { "db/altsyncram_end1.tdf" "rden_decode" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_12b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_12b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12b " "Found entity 1: mux_12b" {  } { { "db/mux_12b.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mux_12b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111985298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_12b vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|mux_12b:mux2 " "Elaborating entity \"mux_12b\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|mux_12b:mux2\"" {  } { { "db/altsyncram_end1.tdf" "mux2" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics graphics:BOO " "Elaborating entity \"graphics\" for hierarchy \"graphics:BOO\"" {  } { { "pacman_top.sv" "BOO" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics.sv(164) " "Verilog HDL assignment warning at graphics.sv(164): truncated value with size 32 to match size of target (9)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985308 "|pacman_top|graphics:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics.sv(165) " "Verilog HDL assignment warning at graphics.sv(165): truncated value with size 32 to match size of target (9)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985308 "|pacman_top|graphics:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics.sv(168) " "Verilog HDL assignment warning at graphics.sv(168): truncated value with size 32 to match size of target (9)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985308 "|pacman_top|graphics:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics.sv(169) " "Verilog HDL assignment warning at graphics.sv(169): truncated value with size 32 to match size of target (9)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985308 "|pacman_top|graphics:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 graphics.sv(182) " "Verilog HDL assignment warning at graphics.sv(182): truncated value with size 32 to match size of target (16)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985309 "|pacman_top|graphics:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 graphics.sv(184) " "Verilog HDL assignment warning at graphics.sv(184): truncated value with size 32 to match size of target (16)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985309 "|pacman_top|graphics:BOO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_ghost_LUT graphics:BOO\|graphics_ghost_LUT:GLUT " "Elaborating entity \"graphics_ghost_LUT\" for hierarchy \"graphics:BOO\|graphics_ghost_LUT:GLUT\"" {  } { { "graphics.sv" "GLUT" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985316 ""}
{ "Warning" "WSGN_SEARCH_FILE" "graphics_ghost.sv 1 1 " "Using design file graphics_ghost.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_ghost " "Found entity 1: graphics_ghost" {  } { { "graphics_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714111985323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_ghost graphics:BOO\|graphics_ghost:BLINKY " "Elaborating entity \"graphics_ghost\" for hierarchy \"graphics:BOO\|graphics_ghost:BLINKY\"" {  } { { "graphics.sv" "BLINKY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 graphics_ghost.sv(59) " "Verilog HDL assignment warning at graphics_ghost.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "graphics_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985324 "|pacman_top|graphics:BOO|graphics_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 graphics_ghost.sv(61) " "Verilog HDL assignment warning at graphics_ghost.sv(61): truncated value with size 32 to match size of target (10)" {  } { { "graphics_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985324 "|pacman_top|graphics:BOO|graphics_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 graphics_ghost.sv(77) " "Verilog HDL assignment warning at graphics_ghost.sv(77): truncated value with size 32 to match size of target (10)" {  } { { "graphics_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985324 "|pacman_top|graphics:BOO|graphics_ghost:BLINKY"}
{ "Warning" "WSGN_SEARCH_FILE" "graphics_pacman.sv 1 1 " "Using design file graphics_pacman.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_pacman " "Found entity 1: graphics_pacman" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111985330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714111985330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_pacman graphics:BOO\|graphics_pacman:PACMAN " "Elaborating entity \"graphics_pacman\" for hierarchy \"graphics:BOO\|graphics_pacman:PACMAN\"" {  } { { "graphics.sv" "PACMAN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985331 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pacman_frames.data_a 0 graphics_pacman.sv(29) " "Net \"pacman_frames.data_a\" at graphics_pacman.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985332 "|pacman_top|graphics:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pacman_frames.waddr_a 0 graphics_pacman.sv(29) " "Net \"pacman_frames.waddr_a\" at graphics_pacman.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985332 "|pacman_top|graphics:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pacman_frames.we_a 0 graphics_pacman.sv(29) " "Net \"pacman_frames.we_a\" at graphics_pacman.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985332 "|pacman_top|graphics:BOO|graphics_pacman:PACMAN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:TOCK " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:TOCK\"" {  } { { "pacman_top.sv" "TOCK" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze maze:MAZEPIN " "Elaborating entity \"maze\" for hierarchy \"maze:MAZEPIN\"" {  } { { "pacman_top.sv" "MAZEPIN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 maze.sv(122) " "Verilog HDL assignment warning at maze.sv(122): truncated value with size 10 to match size of target (7)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985343 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 maze.sv(123) " "Verilog HDL assignment warning at maze.sv(123): truncated value with size 10 to match size of target (7)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985343 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.sv(130) " "Verilog HDL assignment warning at maze.sv(130): truncated value with size 32 to match size of target (3)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985343 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.sv(131) " "Verilog HDL assignment warning at maze.sv(131): truncated value with size 32 to match size of target (3)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985343 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.data_a 0 maze.sv(68) " "Net \"maze_walls.data_a\" at maze.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.waddr_a 0 maze.sv(68) " "Net \"maze_walls.waddr_a\" at maze.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.data_a 0 maze.sv(77) " "Net \"house_walls.data_a\" at maze.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.waddr_a 0 maze.sv(77) " "Net \"house_walls.waddr_a\" at maze.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.data_a 0 maze.sv(117) " "Net \"maze.data_a\" at maze.sv(117) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.waddr_a 0 maze.sv(117) " "Net \"maze.waddr_a\" at maze.sv(117) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.we_a 0 maze.sv(68) " "Net \"maze_walls.we_a\" at maze.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.we_a 0 maze.sv(77) " "Net \"house_walls.we_a\" at maze.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.we_a 0 maze.sv(117) " "Net \"maze.we_a\" at maze.sv(117) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pacman_tile_info maze.sv(20) " "Output port \"pacman_tile_info\" at maze.sv(20) has no driver" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 "|pacman_top|maze:MAZEPIN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_ghost game_ghost:BLINKY " "Elaborating entity \"game_ghost\" for hierarchy \"game_ghost:BLINKY\"" {  } { { "pacman_top.sv" "BLINKY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111985344 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timer_reg game_ghost.sv(42) " "Verilog HDL warning at game_ghost.sv(42): object timer_reg used but never assigned" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 42 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timer_frt game_ghost.sv(44) " "Verilog HDL warning at game_ghost.sv(44): object timer_frt used but never assigned" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 44 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_frt_d game_ghost.sv(45) " "Verilog HDL or VHDL warning at game_ghost.sv(45): object \"timer_frt_d\" assigned a value but never read" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 game_ghost.sv(52) " "Verilog HDL assignment warning at game_ghost.sv(52): truncated value with size 10 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 game_ghost.sv(53) " "Verilog HDL assignment warning at game_ghost.sv(53): truncated value with size 10 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 game_ghost.sv(273) " "Verilog HDL assignment warning at game_ghost.sv(273): truncated value with size 10 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_ghost.sv(274) " "Verilog HDL assignment warning at game_ghost.sv(274): truncated value with size 32 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_ghost.sv(419) " "Verilog HDL assignment warning at game_ghost.sv(419): truncated value with size 32 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_ghost.sv(438) " "Verilog HDL assignment warning at game_ghost.sv(438): truncated value with size 32 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timer_reg 0 game_ghost.sv(42) " "Net \"timer_reg\" at game_ghost.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timer_frt 0 game_ghost.sv(44) " "Net \"timer_frt\" at game_ghost.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714111985346 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[7\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[7\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[6\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[6\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[5\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[5\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[4\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[4\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[3\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[3\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[2\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[2\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[1\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[1\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[0\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[0\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[7\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[7\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[6\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[6\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[5\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[5\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[4\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[4\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[3\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[3\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[2\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[2\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[1\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[1\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[0\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[0\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714111985615 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1714111985615 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram1_maze_3ddc11.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram1_maze_3ddc11.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714111990594 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 990 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram2_maze_3ddc11.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (990) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram2_maze_3ddc11.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714111990596 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram0_graphics_pacman_1ba68bea.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram0_graphics_pacman_1ba68bea.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714111990596 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|maze_walls " "RAM logic \"maze:MAZEPIN\|maze_walls\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "maze_walls" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 68 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714111990616 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|house_walls " "RAM logic \"maze:MAZEPIN\|house_walls\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "house_walls" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 77 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714111990616 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|maze " "RAM logic \"maze:MAZEPIN\|maze\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "maze" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 117 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714111990616 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "graphics:BOO\|graphics_pacman:PACMAN\|pacman_frames " "RAM logic \"graphics:BOO\|graphics_pacman:PACMAN\|pacman_frames\" is uninferred because MIF is not supported for the selected family" {  } { { "graphics_pacman.sv" "pacman_frames" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 29 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714111990616 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714111990616 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult0\"" {  } { { "game_ghost.sv" "Mult0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 336 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult1\"" {  } { { "game_ghost.sv" "Mult1" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 336 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult4\"" {  } { { "game_ghost.sv" "Mult4" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 346 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult5\"" {  } { { "game_ghost.sv" "Mult5" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 346 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult3\"" {  } { { "game_ghost.sv" "Mult3" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 341 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult6\"" {  } { { "game_ghost.sv" "Mult6" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 351 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult0\"" {  } { { "game_ghost.sv" "Mult0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 336 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult1\"" {  } { { "game_ghost.sv" "Mult1" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 336 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult4\"" {  } { { "game_ghost.sv" "Mult4" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 346 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult5\"" {  } { { "game_ghost.sv" "Mult5" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 346 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult3\"" {  } { { "game_ghost.sv" "Mult3" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 341 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult6\"" {  } { { "game_ghost.sv" "Mult6" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 351 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714111992297 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714111992297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ghost:BLINKY\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game_ghost:BLINKY\|lpm_mult:Mult0\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 336 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111992319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ghost:BLINKY\|lpm_mult:Mult0 " "Instantiated megafunction \"game_ghost:BLINKY\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992319 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 336 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714111992319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1es.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1es.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1es " "Found entity 1: mult_1es" {  } { { "db/mult_1es.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mult_1es.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111992343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111992343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ghost:BLINKY\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"game_ghost:BLINKY\|lpm_mult:Mult1\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 336 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714111992346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ghost:BLINKY\|lpm_mult:Mult1 " "Instantiated megafunction \"game_ghost:BLINKY\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714111992347 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 336 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714111992347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714111992371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714111992371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714111992706 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714111995042 "|pacman_top|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714111995042 "|pacman_top|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714111995042 "|pacman_top|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714111995042 "|pacman_top|blue[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714111995042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714111995134 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714112002343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg " "Generated suppressed messages file C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714112002423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714112002560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714112002560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5057 " "Implemented 5057 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714112002701 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714112002701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4879 " "Implemented 4879 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714112002701 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714112002701 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714112002701 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714112002701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714112002701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714112002725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 23:13:22 2024 " "Processing ended: Thu Apr 25 23:13:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714112002725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714112002725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714112002725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714112002725 ""}
