$date
    Mon Jun 20 13:06:00 2016
$end
$version
    MyHDL 1.0dev
$end
$timescale
    1ns
$end

$scope module bench_rle_core $end
$var reg 1 ! reset $end
$var reg 1 " clock $end
$var reg 1 # rleconfig_sof $end
$scope module tbclock_0 $end
$var reg 1 " clock $end
$upscope $end
$scope module rle_0 $end
$var reg 1 $ datastream_start $end
$var reg 4 % rlesymbols_temp_size $end
$var reg 1 " clock $end
$var reg 1 & rlesymbols_dovalid $end
$var reg 1 ' rlesymbols_temp_dovalid $end
$var reg 4 ( rlesymbols_temp_runlength $end
$var reg 1 ! reset $end
$var reg 12 ) zrl_data_in $end
$var reg 6 * rleconfig_read_addr $end
$var reg 1 + divalid_en $end
$var reg 1 , read_en $end
$var reg 12 - rlesymbols_amplitude $end
$var reg 13 . accumulator $end
$var reg 4 / rlesymbols_size $end
$var reg 12 0 rlesymbols_temp_amplitude $end
$var reg 64 1 zero_cnt $end
$var reg 12 2 prev_dc_2 $end
$var reg 1 3 zrl_processing $end
$var reg 1 4 divalid $end
$var reg 4 5 rlesymbols_runlength $end
$var reg 12 6 datastream_input_val $end
$var reg 64 7 read_cnt $end
$var reg 64 8 write_cnt $end
$var reg 12 9 prev_dc_0 $end
$var reg 3 : rleconfig_color_component $end
$var reg 12 ; prev_dc_1 $end
$var reg 1 # rleconfig_sof $end
$scope module entropycoder_0 $end
$var reg 4 % size $end
$var reg 1 ! reset $end
$var reg 1 " clock $end
$var reg 12 0 amplitude $end
$var reg 13 . data_in $end
$upscope $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
0$
b0000 %
0&
0'
b0000 (
b000000000000 )
b000000 *
0+
0,
b000000000000 -
b0000000000000 .
b0000 /
b000000000000 0
b0000000000000000000000000000000000000000000000000000000000000000 1
b000000000000 2
03
04
b0000 5
b000000000000 6
b0000000000000000000000000000000000000000000000000000000000000000 7
b0000000000000000000000000000000000000000000000000000000000000000 8
b000000000000 9
b000 :
b000000000000 ;
$end
1!
#10
1"
#20
0"
#30
1"
#40
0"
#50
1"
