Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 22 09:16:57 2021
| Host         : Isaac-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Design_timing_summary_routed.rpt -pb Top_Design_timing_summary_routed.pb -rpx Top_Design_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Design
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: Inst_Clock_Divider/O_Clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.945        0.000                      0                    4        0.371        0.000                      0                    4        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.945        0.000                      0                    4        0.371        0.000                      0                    4        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/Clock_Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.617%)  route 1.455ns (69.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.691     5.293    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.811 f  Inst_Clock_Divider/Clock_Counter_reg[0]/Q
                         net (fo=2, routed)           1.455     7.266    Inst_Clock_Divider/Clock_Counter[0]
    SLICE_X2Y123         LUT1 (Prop_lut1_I0_O)        0.124     7.390 r  Inst_Clock_Divider/Clock_Counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.390    Inst_Clock_Divider/Clock_Counter_0[0]
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_Clk (IN)
                         net (fo=0)                   0.000    10.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.574    14.996    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/C
                         clock pessimism              0.297    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X2Y123         FDRE (Setup_fdre_C_D)        0.077    15.335    Inst_Clock_Divider/Clock_Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/Clock_Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.666ns (31.403%)  route 1.455ns (68.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.691     5.293    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.811 r  Inst_Clock_Divider/Clock_Counter_reg[0]/Q
                         net (fo=2, routed)           1.455     7.266    Inst_Clock_Divider/Clock_Counter[0]
    SLICE_X2Y123         LUT2 (Prop_lut2_I0_O)        0.148     7.414 r  Inst_Clock_Divider/Clock_Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.414    Inst_Clock_Divider/Clock_Counter_0[1]
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_Clk (IN)
                         net (fo=0)                   0.000    10.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.574    14.996    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
                         clock pessimism              0.297    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X2Y123         FDRE (Setup_fdre_C_D)        0.118    15.376    Inst_Clock_Divider/Clock_Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/O_Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.773ns (52.128%)  route 0.710ns (47.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.691     5.293    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.478     5.771 f  Inst_Clock_Divider/Clock_Counter_reg[1]/Q
                         net (fo=2, routed)           0.181     5.952    Inst_Clock_Divider/Clock_Counter[1]
    SLICE_X2Y123         LUT1 (Prop_lut1_I0_O)        0.295     6.247 r  Inst_Clock_Divider/O_Clk_i_1/O
                         net (fo=2, routed)           0.529     6.776    Inst_Clock_Divider/O_Clk_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  Inst_Clock_Divider/O_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_Clk (IN)
                         net (fo=0)                   0.000    10.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.575    14.997    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Inst_Clock_Divider/O_Clk_reg/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)       -0.031    15.206    Inst_Clock_Divider/O_Clk_reg
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.605ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/O_Clk_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.773ns (59.755%)  route 0.521ns (40.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.691     5.293    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.478     5.771 f  Inst_Clock_Divider/Clock_Counter_reg[1]/Q
                         net (fo=2, routed)           0.181     5.952    Inst_Clock_Divider/Clock_Counter[1]
    SLICE_X2Y123         LUT1 (Prop_lut1_I0_O)        0.295     6.247 r  Inst_Clock_Divider/O_Clk_i_1/O
                         net (fo=2, routed)           0.340     6.587    Inst_Clock_Divider/O_Clk_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  Inst_Clock_Divider/O_Clk_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  I_Clk (IN)
                         net (fo=0)                   0.000    10.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.575    14.997    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)       -0.045    15.192    Inst_Clock_Divider/O_Clk_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  8.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/O_Clk_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.246ns (56.213%)  route 0.192ns (43.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.586     1.505    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.148     1.653 f  Inst_Clock_Divider/Clock_Counter_reg[1]/Q
                         net (fo=2, routed)           0.073     1.726    Inst_Clock_Divider/Clock_Counter[1]
    SLICE_X2Y123         LUT1 (Prop_lut1_I0_O)        0.098     1.824 r  Inst_Clock_Divider/O_Clk_i_1/O
                         net (fo=2, routed)           0.119     1.943    Inst_Clock_Divider/O_Clk_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  Inst_Clock_Divider/O_Clk_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     2.023    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.052     1.572    Inst_Clock_Divider/O_Clk_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/O_Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.246ns (49.408%)  route 0.252ns (50.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.586     1.505    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.148     1.653 f  Inst_Clock_Divider/Clock_Counter_reg[1]/Q
                         net (fo=2, routed)           0.073     1.726    Inst_Clock_Divider/Clock_Counter[1]
    SLICE_X2Y123         LUT1 (Prop_lut1_I0_O)        0.098     1.824 r  Inst_Clock_Divider/O_Clk_i_1/O
                         net (fo=2, routed)           0.179     2.003    Inst_Clock_Divider/O_Clk_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  Inst_Clock_Divider/O_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     2.023    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Inst_Clock_Divider/O_Clk_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.059     1.579    Inst_Clock_Divider/O_Clk_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/Clock_Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.245ns (38.467%)  route 0.392ns (61.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.586     1.505    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  Inst_Clock_Divider/Clock_Counter_reg[1]/Q
                         net (fo=2, routed)           0.392     2.045    Inst_Clock_Divider/Clock_Counter[1]
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.097     2.142 r  Inst_Clock_Divider/Clock_Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.142    Inst_Clock_Divider/Clock_Counter_0[1]
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.855     2.021    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[1]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.131     1.636    Inst_Clock_Divider/Clock_Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider/Clock_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider/Clock_Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.252%)  route 0.690ns (76.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.586     1.505    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  Inst_Clock_Divider/Clock_Counter_reg[0]/Q
                         net (fo=2, routed)           0.690     2.359    Inst_Clock_Divider/Clock_Counter[0]
    SLICE_X2Y123         LUT1 (Prop_lut1_I0_O)        0.045     2.404 r  Inst_Clock_Divider/Clock_Counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.404    Inst_Clock_Divider/Clock_Counter_0[0]
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  I_Clk (IN)
                         net (fo=0)                   0.000     0.000    I_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  I_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    I_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  I_Clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.855     2.021    Inst_Clock_Divider/I_Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Inst_Clock_Divider/Clock_Counter_reg[0]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.120     1.625    Inst_Clock_Divider/Clock_Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.779    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { I_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  I_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123    Inst_Clock_Divider/Clock_Counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123    Inst_Clock_Divider/Clock_Counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122    Inst_Clock_Divider/O_Clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122    Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    Inst_Clock_Divider/Clock_Counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    Inst_Clock_Divider/Clock_Counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    Inst_Clock_Divider/Clock_Counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    Inst_Clock_Divider/Clock_Counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122    Inst_Clock_Divider/O_Clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122    Inst_Clock_Divider/O_Clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122    Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122    Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    Inst_Clock_Divider/Clock_Counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    Inst_Clock_Divider/Clock_Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    Inst_Clock_Divider/Clock_Counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    Inst_Clock_Divider/Clock_Counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122    Inst_Clock_Divider/O_Clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122    Inst_Clock_Divider/O_Clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122    Inst_Clock_Divider/O_Clk_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122    Inst_Clock_Divider/O_Clk_reg_lopt_replica/C



