Item(by='wmf', descendants=None, kids=None, score=None, time=1603834481, title=None, item_type='comment', url=None, parent=24911344, text='<i>Intel&#x27;s prior CEO, Brian Krzanich, mentioned that 7-nanometer will have &quot;2.4x the compaction ratio&quot; of 10 nm. This puts the 7-nanometer node at around 202-250 million transistors per square millimeter.</i><p><a href="https:&#x2F;&#x2F;en.wikichip.org&#x2F;wiki&#x2F;7_nm_lithography_process#P1276" rel="nofollow">https:&#x2F;&#x2F;en.wikichip.org&#x2F;wiki&#x2F;7_nm_lithography_process#P1276</a>')