# CoE168 Exercise

*FPGA, Verilog HDL, Vivado
