HLS AXI-Stream no side-channel data example
A = 27 B = 9, C = 18, OP = 0 difference



C:\Users\marco\Desktop\NECST\NL2\AXI_M\AXI_M\solution1\sim\vhdl>set PATH= 

C:\Users\marco\Desktop\NECST\NL2\AXI_M\AXI_M\solution1\sim\vhdl>call C:/ProgramData/Xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_setMem_top glbl -Oenable_linking_all_libraries  -prj setMem.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s setMem -debug all 
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/ProgramData/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_setMem_top glbl -Oenable_linking_all_libraries -prj setMem.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s setMem -debug all 
Multi-threading is on. Using 26 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/AESL_axi_master_gmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/AESL_axi_slave_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/setMem.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_setMem_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/setMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'setMem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/setMem_control_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'setMem_control_s_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/setMem_gmem_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi_burst_converter'
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi_throttle'
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'setMem_gmem_m_axi_mem'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.setMem_control_s_axi [setmem_control_s_axi_default]
Compiling architecture behav of entity xil_defaultlib.setMem_gmem_m_axi_srl [\setMem_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_fifo [\setMem_gmem_m_axi_fifo(data_wid...]
Compiling architecture behav of entity xil_defaultlib.setMem_gmem_m_axi_mem [\setMem_gmem_m_axi_mem(mem_style...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_fifo [\setMem_gmem_m_axi_fifo(mem_styl...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_load [\setMem_gmem_m_axi_load(num_read...]
Compiling architecture behav of entity xil_defaultlib.setMem_gmem_m_axi_mem [\setMem_gmem_m_axi_mem(mem_style...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_fifo [\setMem_gmem_m_axi_fifo(mem_styl...]
Compiling architecture behav of entity xil_defaultlib.setMem_gmem_m_axi_srl [\setMem_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_fifo [\setMem_gmem_m_axi_fifo(data_wid...]
Compiling architecture behav of entity xil_defaultlib.setMem_gmem_m_axi_srl [\setMem_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_fifo [\setMem_gmem_m_axi_fifo(data_wid...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_store [\setMem_gmem_m_axi_store(num_wri...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_reg_slice [\setMem_gmem_m_axi_reg_slice(dat...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_burst_converter [\setMem_gmem_m_axi_burst_convert...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_reg_slice [\setMem_gmem_m_axi_reg_slice(dat...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_read [\setMem_gmem_m_axi_read(bus_addr...]
Compiling architecture behav of entity xil_defaultlib.setMem_gmem_m_axi_srl [\setMem_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_fifo [\setMem_gmem_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.setMem_gmem_m_axi_srl [\setMem_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_fifo [\setMem_gmem_m_axi_fifo(data_wid...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_reg_slice [\setMem_gmem_m_axi_reg_slice(dat...]
Compiling architecture behav of entity xil_defaultlib.setMem_gmem_m_axi_srl [\setMem_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_fifo [\setMem_gmem_m_axi_fifo(data_wid...]
Compiling architecture behav of entity xil_defaultlib.setMem_gmem_m_axi_throttle [\setMem_gmem_m_axi_throttle(cons...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_reg_slice [\setMem_gmem_m_axi_reg_slice(dat...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi_write [\setMem_gmem_m_axi_write(conserv...]
Compiling architecture behave of entity xil_defaultlib.setMem_gmem_m_axi [\setMem_gmem_m_axi(conservative=...]
Compiling architecture behav of entity xil_defaultlib.setMem [setmem_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem [aesl_axi_master_gmem_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_control [aesl_axi_slave_control_default]
Compiling architecture behav of entity xil_defaultlib.apatb_setmem_top
Built simulation snapshot setMem
ECHO is off.
ECHO is off.

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/setMem/xsim_script.tcl
# xsim {setMem} -autoloadwcfg -tclbatch {setMem.tcl}
Time resolution is 1 ps
source setMem.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set a__b__c_group [add_wave_group a__b__c(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $a__b__c_group]
## set wdata_group [add_wave_group "Write Channel" -into $a__b__c_group]
## set ctrl_group [add_wave_group "Handshakes" -into $a__b__c_group]
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_setMem_top/AESL_inst_setMem/op -into $return_group -radix hex
## set a__b__c_group [add_wave_group a__b__c(axi_slave) -into $cinputgroup]
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_BRESP -into $a__b__c_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_BREADY -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_BVALID -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_RRESP -into $a__b__c_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_RDATA -into $a__b__c_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_RREADY -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_RVALID -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_ARREADY -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_ARVALID -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_ARADDR -into $a__b__c_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_WSTRB -into $a__b__c_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_WDATA -into $a__b__c_group -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_WREADY -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_WVALID -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_AWREADY -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_AWVALID -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/AESL_inst_setMem/s_axi_control_AWADDR -into $a__b__c_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_start -into $blocksiggroup
## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_done -into $blocksiggroup
## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_idle -into $blocksiggroup
## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_setMem_top/AESL_inst_setMem/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_setMem_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_setMem_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_setMem_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_setMem_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_setMem_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_setMem_top/LENGTH_c -into $tb_portdepth_group -radix hex
## add_wave /apatb_setMem_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## add_wave /apatb_setMem_top/LENGTH_op -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_a__b__c_group [add_wave_group a__b__c(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_a__b__c_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_a__b__c_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_a__b__c_group]
## add_wave /apatb_setMem_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_setMem_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_setMem_top/op -into $tb_return_group -radix hex
## set tb_a__b__c_group [add_wave_group a__b__c(axi_slave) -into $tbcinputgroup]
## add_wave /apatb_setMem_top/control_BRESP -into $tb_a__b__c_group -radix hex
## add_wave /apatb_setMem_top/control_BREADY -into $tb_a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/control_BVALID -into $tb_a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/control_RRESP -into $tb_a__b__c_group -radix hex
## add_wave /apatb_setMem_top/control_RDATA -into $tb_a__b__c_group -radix hex
## add_wave /apatb_setMem_top/control_RREADY -into $tb_a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/control_RVALID -into $tb_a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/control_ARREADY -into $tb_a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/control_ARVALID -into $tb_a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/control_ARADDR -into $tb_a__b__c_group -radix hex
## add_wave /apatb_setMem_top/control_WSTRB -into $tb_a__b__c_group -radix hex
## add_wave /apatb_setMem_top/control_WDATA -into $tb_a__b__c_group -radix hex
## add_wave /apatb_setMem_top/control_WREADY -into $tb_a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/control_WVALID -into $tb_a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/control_AWREADY -into $tb_a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/control_AWVALID -into $tb_a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_setMem_top/control_AWADDR -into $tb_a__b__c_group -radix hex
## save_wave_config setMem.wcfg
## run all
Note: simulation done!
Time: 655 ns  Iteration: 1  Process: /apatb_setMem_top/generate_sim_done_proc  File: C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/setMem.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 655 ns  Iteration: 1  Process: /apatb_setMem_top/generate_sim_done_proc  File: C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/setMem.autotb.vhd
$finish called at time : 655 ns : File "C:/Users/marco/Desktop/NECST/NL2/AXI_M/AXI_M/solution1/sim/vhdl/setMem.autotb.vhd" Line 1020
## quit
INFO: [Common 17-206] Exiting xsim at Sun Apr  7 23:28:16 2024...
HLS AXI-Stream no side-channel data example
A = 27 B = 9, C = 18, OP = 0 difference


