INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Mealy_Example_3_Way_Process/Mealy_Example_3_Way_Process.srcs/sources_1/new/Mealy_Example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Example
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Mealy_Example_3_Way_Process/Mealy_Example_3_Way_Process.srcs/sim_1/new/Mealy_Example_3_Way_process_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Example_3_Way_process_Tb
