---
title: Parameter Comparison Table for FinFET and GAA Generations
layout: default
---

# ğŸ“Š Parameter Comparison Table for FinFET and GAA Generations

---

## ğŸ”„ NMOS / PMOS Parameter Comparison Table (22nmâ€“1.4nm, Typical @25â„ƒ, BSIM-CMG)

å…¨é …ç›®ã¯ 25â„ƒ / BSIM-CMG ãƒ¢ãƒ‡ãƒ«ã«åŸºã¥ã„ã¦ç®—å‡ºã€‚  
Effective Widthï¼ˆ $W_{\mathrm{total}}$ ï¼‰ã¯ FinFET / GAA ã«å¿œã˜ã¦ä»¥ä¸‹ã®å¼ã§ç®—å‡ºï¼š

- FinFET: $W_{\mathrm{total}} = n \cdot (2H + W)$  
- GAA: $W_{\mathrm{total}} = 2 \cdot (H + W) \cdot n$

| Node | Structure | Type | $V_{\mathrm{DD}}$ (V)<br>Supply Voltage | $n$ | $H$ (nm)<br>Height | $W$ (nm)<br>Width | $W_{\mathrm{total}}$ (nm)<br>Effective Width | $L_g$ (nm)<br>Gate Length | $T_{\mathrm{ox}}$ (nm)<br>Oxide Thickness | $V_{\mathrm{th}}$ (V)<br>Threshold Voltage | $I_{\mathrm{dlin}}$ (nA/nm)<br>Linear Current | $I_{\mathrm{dsat}}$ (nA/nm)<br>Saturation Current | $I_{\mathrm{off}}$ (nA/nm)<br>Leakage | $I_{\mathrm{cutoff}}$ (nA)<br>Cutoff Current | $BV_{DS}$ (V)<br>Breakdown Voltage | Note |
|----------------|------------------|----------------|----------------------|-----|-----------|-----------|-------------------------|----------------|------------------------|-------------------------|----------------------------|-----------------------------|-----------------------------|----------------------------|-------------------------|------------------------|
| 22nm | FinFET | **NMOS** | 0.8 | 2 | 40 | 10 | 180 | 25 | 1.2 | ~0.45 | ~500 | ~1000 | ~10 | ~100 | ~2.0 | 25â„ƒ / BSIM-CMG |
|      |        | **PMOS** | 0.8 | 2 | 40 | 10 | 180 | 25 | 1.2 | ~âˆ’0.45 | ~350 | ~750 | ~10 | ~100 | ~2.0 | 25â„ƒ / BSIM-CMG |
| 14nm | FinFET | **NMOS** | 0.75 | 3 | 45 | 8 | 294 | 20 | 1.0 | ~0.40 | ~550 | ~1100 | ~5 | ~50 | ~1.8 | 25â„ƒ / BSIM-CMG |
|      |        | **PMOS** | 0.75 | 3 | 45 | 8 | 294 | 20 | 1.0 | ~âˆ’0.40 | ~385 | ~825 | ~5 | ~50 | ~1.8 | 25â„ƒ / BSIM-CMG |
| 10nm | FinFET | **NMOS** | 0.7 | 3 | 50 | 10 | 320 | 18 | 0.85 | ~0.35 | ~600 | ~1200 | ~1â€“2 | ~10â€“20 | ~1.6 | 25â„ƒ / BSIM-CMG |
|      |        | **PMOS** | 0.7 | 3 | 50 | 10 | 320 | 18 | 0.85 | ~âˆ’0.35 | ~420 | ~900 | ~1â€“2 | ~10â€“20 | ~1.6 | 25â„ƒ / BSIM-CMG |
| 7nm | FinFET | **NMOS** | 0.65 | 4 | 55 | 10 | 480 | 16 | 0.75 | ~0.30 | ~650 | ~1300 | <1.0 | ~5 | ~1.5 | 25â„ƒ / BSIM-CMG |
|     |        | **PMOS** | 0.65 | 4 | 55 | 10 | 480 | 16 | 0.75 | ~âˆ’0.30 | ~460 | ~950 | <1.0 | ~5 | ~1.5 | 25â„ƒ / BSIM-CMG |
| 5nm | FinFET | **NMOS** | 0.60 | 5 | 55 | 8 | 550 | 14 | 0.65 | ~0.30 | ~700 | ~1400 | <0.5 | ~1â€“2 | ~1.3 | 25â„ƒ / BSIM-CMG |
|     |        | **PMOS** | 0.60 | 5 | 55 | 8 | 550 | 14 | 0.65 | ~âˆ’0.30 | ~500 | ~1000 | <0.5 | ~1â€“2 | ~1.3 | 25â„ƒ / BSIM-CMG |
| 3nm | GAA    | **NMOS** | 0.55 | 4 | 30 | 15 | 360 | 14â€“15 | 0.60 | ~0.25 | ~700 | ~1400 | <1.0 | ~5 | ~1.2 | 25â„ƒ / BSIM-CMG |
|     |        | **PMOS** | 0.55 | 4 | 30 | 15 | 360 | 14â€“15 | 0.60 | ~âˆ’0.25 | ~500 | ~1000 | <1.0 | ~5 | ~1.2 | 25â„ƒ / BSIM-CMG |
| 2nm | GAA    | **NMOS** | 0.50 | 4 | 28 | 14 | 336 | ~12 | 0.55 | ~0.23 | ~750 | ~1500 | <0.5 | ~2 | ~1.1 | 25â„ƒ / BSIM-CMG |
|     |        | **PMOS** | 0.50 | 4 | 28 | 14 | 336 | ~12 | 0.55 | ~âˆ’0.23 | ~550 | ~1100 | <0.5 | ~2 | ~1.1 | 25â„ƒ / BSIM-CMG |
| 1.4nm | GAA (Est.) | **NMOS** | 0.45 | 5 | 28 | 16 | 440 | ~10 | 0.50 | ~0.20 | ~800 | ~1600 | <0.3 | ~1 | ~1.0 | 25â„ƒ / BSIM-CMG |
|        |             | **PMOS** | 0.45 | 5 | 28 | 16 | 440 | ~10 | 0.50 | ~âˆ’0.20 | ~600 | ~1200 | <0.3 | ~1 | ~1.0 | 25â„ƒ / BSIM-CMG |

> **ğŸ“ å‚™è€ƒï¼š**  
> - Breakdown Voltage ($BV_{DS}$) ã¯è¨­è¨ˆé›»åœ§ã‚ˆã‚Šé«˜ã„å®‰å…¨ãƒãƒ¼ã‚¸ãƒ³ã‚’æŒã¤ã‚ˆã†è¨­è¨ˆã•ã‚Œã‚‹å‚¾å‘ãŒã‚ã‚Šã€ãƒãƒ¼ãƒ‰ç¸®å°ã«ã‚ˆã‚Šæ¼¸æ¸›å‚¾å‘ã€‚  
> - å…¨å€¤ã¯ BSIM-CMG ãƒ¢ãƒ‡ãƒ«ãŠã‚ˆã³æ–‡çŒ®ã‚’åŸºã«ã—ãŸä»£è¡¨çš„æ¨å®šå€¤ã€‚

## ğŸ§  è£œè¶³å¼ï¼š $W_{\mathrm{total}}$  ã®è¨ˆç®—æ–¹æ³•

- **FinFET**ï¼š
  
$$
W_{\mathrm{total}} = n \cdot (2H_{\mathrm{fin}} + W_{\mathrm{fin}})
$$

- **GAA**ï¼š

$$
W_{\mathrm{total}} = 2 \cdot (H + W) \cdot n
$$

## ğŸ“ å‚™è€ƒ
- å„ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã¯ä»£è¡¨çš„ãªæ–‡çŒ®å€¤ãƒ»ãƒ¢ãƒ‡ãƒ«å€¤ãƒ»BSIM-CMGã‚’åŸºã«æ¨å®šã€‚
- $W_{\mathrm{total}}$ ã¯å¹¾ä½•ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ $(n, H, W)$ ã«åŸºã¥ã„ã¦å†è¨ˆç®—æ¸ˆã¿ã€‚
- GAAæ§‹é€ ã¯ **multi-nanosheet (Nanosheet FET)** ã‚’å‰æã¨ã™ã‚‹ã€‚

---

## ğŸ§© FinFET vs GAA ã®æ§‹é€ æ¯”è¼ƒ  
**Structural Comparison of FinFET vs GAA**

| æ¯”è¼ƒé …ç›® / Feature         | FinFET                            | GAA (Nanosheet)                     |
|----------------------------|-----------------------------------|-------------------------------------|
| ã‚²ãƒ¼ãƒˆæ¥è§¦é¢ / Gate Faces   | 3é¢ (top + sidewalls)            | 4é¢ (top, bottom, sidewalls)       |
| ãƒãƒ£ãƒãƒ«å½¢çŠ¶ / Channel    | Finæ§‹é€  / Ridge                   | ã‚·ãƒ¼ãƒˆç©å±¤ / Stacked sheets        |
| æœ‰åŠ¹å¹…å¼ / $W_\text{total}$ Formula | $n(2H + W)$                        | $2(H + W)n$                         |
| é¢ç©åŠ¹ç‡ / Area Efficiency | ä¸­ç¨‹åº¦ / Moderate                | é«˜ / Excellent                      |
| é™é›»åˆ¶å¾¡ / Electrostatics  | å„ª / Good                         | éå¸¸ã«å„ª / Excellent               |
| å¾®ç´°åŒ–é™ç•Œ / Scaling Limit | ï½5nm                            | ï½1.4nm ã¾ãŸã¯ãã‚Œä»¥ä¸‹ / ~1.4nm or less |

---

## ğŸ§¯ NMOS / PMOS Resistance Comparison Table (22nmâ€“1.4nm, Typical @25â„ƒ, BSIM-CMG)

> â€»ã™ã¹ã¦25â„ƒã§ã®è¨­è¨ˆä»£è¡¨å€¤ã§ã‚ã‚Šã€Metalå±¤ã¯å…±é€šææ–™ï¼ˆä¾‹ï¼šCuï¼‰ã‚’å‰æã¨ã—ã¦ã„ã¾ã™ã€‚  
> Typical resistance values at 25â„ƒ. Metal layers assume common materials (e.g., Cu).  
> ãŸã ã—ã€**NMOS / PMOS é–“ã§Metalã‚·ãƒ¼ãƒˆæŠµæŠ—ï¼ˆÎ©/â–¡ï¼‰ãŒâ€œå®ŸåŠ¹çš„ã«ç•°ãªã‚‹â€**ã“ã¨ãŒã‚ã‚Šã¾ã™ã€‚  
> However, **effective metal sheet resistance (Î©/â–¡) may differ between NMOS and PMOS** due to design/layout factors.  
> **ã“ã‚Œã‚‰ã®æ•°å€¤ã¯ã€BSIM-CMGãƒ¢ãƒ‡ãƒ«ã«åŸºã¥ã„ã¦ç®—å‡ºã•ã‚ŒãŸä»£è¡¨å€¤ã§ã™ã€‚**  
> **These values are estimated based on the BSIM-CMG model.**

| Node | Type | $R_{\mathrm{active}}$ (Î©/â–¡)<br>Diffusion | $R_{\mathrm{gate}}$ (Î©/â–¡)<br>Gate | $R_{\mathrm{contact}}$ (Î©)<br>Contact Chain | $R_{\mathrm{via}}$ (Î©)<br>Via Chain | $R_{\mathrm{metal}}$ (Î©/â–¡)<br>Metal |
|----------------|----------------|------------------------------|-------------------------|----------------------------------|-------------------------|--------------------------|
| 22nm           | **NMOS**       | ~80                         | ~2.5                    | ~100                             | ~120                    | ~0.12                   |
|                | **PMOS**       | ~90                         | ~2.6                    | ~110                             | ~130                    | ~0.13                   |
| 14nm           | **NMOS**       | ~70                         | ~2.0                    | ~80                              | ~100                    | ~0.10                   |
|                | **PMOS**       | ~80                         | ~2.1                    | ~90                              | ~110                    | ~0.11                   |
| 10nm           | **NMOS**       | ~60                         | ~1.8                    | ~70                              | ~90                     | ~0.09                   |
|                | **PMOS**       | ~70                         | ~1.9                    | ~80                              | ~95                     | ~0.095                  |
| 7nm            | **NMOS**       | ~50                         | ~1.5                    | ~60                              | ~80                     | ~0.08                   |
|                | **PMOS**       | ~60                         | ~1.6                    | ~70                              | ~85                     | ~0.085                  |
| 5nm            | **NMOS**       | ~40                         | ~1.3                    | ~50                              | ~70                     | ~0.07                   |
|                | **PMOS**       | ~50                         | ~1.4                    | ~60                              | ~80                     | ~0.075                  |
| 3nm            | **NMOS**       | ~35                         | ~1.0                    | ~45                              | ~60                     | ~0.06                   |
|                | **PMOS**       | ~45                         | ~1.1                    | ~55                              | ~70                     | ~0.065                  |
| 2nm            | **NMOS**       | ~30                         | ~0.9                    | ~40                              | ~55                     | ~0.055                  |
|                | **PMOS**       | ~38                         | ~1.0                    | ~48                              | ~60                     | ~0.060                  |
| 1.4nm          | **NMOS**       | ~25                         | ~0.8                    | ~35                              | ~50                     | ~0.05                   |
|                | **PMOS**       | ~33                         | ~0.9                    | ~42                              | ~55                     | ~0.055                  |

---

### ğŸ“˜ Metalã‚·ãƒ¼ãƒˆæŠµæŠ—ãŒNMOSã¨PMOSã§ç•°ãªã‚‹è¨­è¨ˆçš„ç†ç”±  
### ğŸ“˜ Why Metal Sheet Resistance Differs between NMOS and PMOS (Design Perspective)

| è¦å›  / Factor | NMOS | PMOS | èª¬æ˜ / Explanation |
|---------------|------|------|--------------------|
| é…ç·šå±¤ / Metal Layer | ä¸»ã«M1â€“M2 | M3ä»¥é™ã‚‚ä½¿ç”¨ | ä¸Šå±¤ã»ã©åšãRsãŒä½ã„ / Higher metal layers have lower Rs |
| é›»æµå¯†åº¦ / Current Density | é«˜ã„ / Higher | ä½ã„ / Lower | NMOSã¯é›»æµå¤§ããã€å¹…åºƒãŒå¿…è¦ / NMOS requires wider lines |
| ç†±åˆ†å¸ƒ / Thermal Profile | é«˜æ¸©ã«ãªã‚Šã‚„ã™ã„ | å®‰å®šã—ã‚„ã™ã„ | ç†±ä¸Šæ˜‡ã§RsãŒå¢—åŠ  / Heat increases Rs |
| ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆé…ç½® / Layout | GNDå´å¯†é›† | VDDå´ä½™è£•ã‚ã‚Š | GNDãƒãƒƒãƒˆã¯æ··é›‘ã€æŠµæŠ—ä¸Šæ˜‡ / GND routes are congested |

> âœï¸ **è¨­è¨ˆä¸Šã¯ã€Metal Rs ã‚’ç­‰ã—ãã™ã‚‹ãŸã‚ã« Via å¤šé‡åŒ–ã€å±¤é¸å®šã€å¹…æ‹¡å¼µãŒå¿…è¦ã§ã™ã€‚**  
> In practice, **metal Rs is equalized via layout optimization: via redundancy, wider routing, and layer selection.**

---

## ğŸ“— å‡ºåŠ›æ ¹æ‹ ã¨ç”Ÿæˆæ–¹æ³•  
**Basis of Estimations**

1. **ğŸ§¾ å…¬é–‹æƒ…å ±ãƒ™ãƒ¼ã‚¹**  
   - å„ç¨®å…¬å¼ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—ï¼ˆIEDM, ISSCC, VLSIç­‰ï¼‰ã‚„ãƒ¡ãƒ¼ã‚«ãƒ¼ç™ºè¡¨ã‚’å†æ§‹æˆ  
   - Samsung, TSMC, IMEC, Intelãªã©ã®ç™ºè¡¨è³‡æ–™ã«åŸºã¥ã

2. **ğŸ”¬ BSIM-CMGãƒ™ãƒ¼ã‚¹æ§‹é€ ãƒ¢ãƒ‡ãƒ«**  
   - BSIM-CMGæº–æ‹ ã®ãƒ¢ãƒ‡ãƒ«ã§ $W_{\mathrm{total}}$ ã‚’å®šç¾©ã—ã€ $J_{\mathrm{dsat}}$ ã®çµŒé¨“å€¤ã‹ã‚‰ $I_{\mathrm{dsat}}$ ã‚’è¨ˆç®—

3. **âš™ï¸ ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°å‰‡ã«ã‚ˆã‚‹è£œå®Œ**  
   - $T_{\mathrm{ox}}$ ã‚„ $V_{\mathrm{th}}$ ãªã©æœªå…¬è¡¨é …ç›®ã¯ã€é›»æ°—çš„æ•´åˆæ€§ã¨ç‰©ç†åˆ¶ç´„ã‚’åŸºã«æ¨å®š

> **Note:** æœ¬è¡¨ã®æ•°å€¤ã¯çµ¶å¯¾çš„ãªä»•æ§˜å€¤ã§ã¯ãªãã€è¨­è¨ˆæŒ‡é‡ãƒ»æ•™è‚²ç›®çš„ã§ã®ç›¸å¯¾æ¯”è¼ƒã‚’ä¸»çœ¼ã«ã—ã¦ã„ã¾ã™ã€‚

---

## ğŸ“ å‚è€ƒãƒªãƒ³ã‚¯ / References

- [`appendix_f1_node_evolution.md`](appendix_f1_node_evolution.md) â€“ ãƒãƒ¼ãƒ‰é€²åŒ–ä¸€è¦§ / Node Evolution
- [`appendixf1_01_finfetflow.md`](appendixf1_01_finfetflow.md) â€“ FinFETå·¥ç¨‹è©³ç´°
- [`appendixf1_02_gaaflow.md`](appendixf1_02_gaaflow.md) â€“ GAAãƒ—ãƒ­ã‚»ã‚¹è©³ç´°
- [`appendixf1_03_finfet_vs_gaa.md`](appendixf1_03_finfet_vs_gaa.md) â€“ FinFET vs GAA æ¯”è¼ƒ
- [`appendixf1_04_cfet.md`](appendixf1_04_cfet.md) â€“ CFETæ§‹é€ ã¨èª²é¡Œ
- [`appendixf1_05a_cfet_params.md`](appendixf1_05a_cfet_params.md) â€“ CFETãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿è£œè¶³ï¼ˆFinFET/GAAæ‹¡å¼µç‰ˆï¼‰
- [`fem_constraints.md`](fem_constraints.md) â€“ FEMç†±å¿œåŠ›åˆ¶ç´„

---

## ğŸ§ª ãƒ¢ãƒ‡ãƒ«æƒ…å ±ï¼šBSIM-CMG  
**BSIM-CMG for Advanced Node Modeling**

| ãƒ¢ãƒ‡ãƒ« / Model | å¯¾å¿œæ§‹é€  / Supported | ç‰¹å¾´ / Features |
|----------------|----------------------|-----------------|
| BSIM-CMG       | FinFET, GAA, NW      | å¤šã‚²ãƒ¼ãƒˆ, Level 54, Verilog-Aã‚ã‚Š |
| BSIM-BULK      | Planar CMOS          | å¤å…¸MOSFET, Level 52 |
| BSIM6ï¼ˆå‚è€ƒï¼‰  | CFET, GAA æ¬¡ä¸–ä»£     | ç ”ç©¶ä¸­ãƒ¢ãƒ‡ãƒ«, è©³ç´°ç‰©ç†ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿å¯¾å¿œäºˆå®š |

ğŸ”— [BSIM-CMG å…¬å¼ã‚µã‚¤ãƒˆ](https://bsim.berkeley.edu/models/bsimcmg/)  
ğŸ”— [GitHub - UC Berkeley BSIM Group](https://github.com/ucbsimgroup)

---
