
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005583                       # Number of seconds simulated
sim_ticks                                  5583243500                       # Number of ticks simulated
final_tick                                 5583243500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79190                       # Simulator instruction rate (inst/s)
host_op_rate                                   110894                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44640262                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670824                       # Number of bytes of host memory used
host_seconds                                   125.07                       # Real time elapsed on the host
sim_insts                                     9904383                       # Number of instructions simulated
sim_ops                                      13869776                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           31040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           54336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               85376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          31040                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              485                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              849                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1334                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5559492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9731977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               15291470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5559492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5559492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5559492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9731977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              15291470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       486.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       849.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2707                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1335                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   85440                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    85440                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                188                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 59                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               103                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     5583204000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1335                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1064                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      199                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       61                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          217                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     386.949309                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    243.209928                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    327.252313                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            58     26.73%     26.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           46     21.20%     47.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           20      9.22%     57.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           16      7.37%     64.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            6      2.76%     67.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           10      4.61%     71.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           48     22.12%     94.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      0.92%     94.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           11      5.07%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           217                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        31104                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        54336                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5570955.305818204768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9731977.478682419285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          486                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          849                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     18176500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     30461000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37400.21                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35878.68                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      23606250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 48637500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6675000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17682.58                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36432.58                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         15.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      15.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.12                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.12                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1109                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.07                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     4182175.28                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.07                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    978180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    504735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  7111440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              18773520                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1119840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        186860820                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         10469760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1226163120                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1489474455                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             266.775836                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5537791000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1194500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15860000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5102110250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     27254750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       27025250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    409798750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2420460                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               4656900                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                222240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         14385660                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3252000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1328336940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1357916280                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             243.212799                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5572443250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        412500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    5532436000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8468250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        8827750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     31539000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1324317                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1324317                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             74479                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               660948                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  238359                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                528                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          660948                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             626330                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            34618                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1477                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4904300                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1495161                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            97                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1333095                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           218                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5583243500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11166488                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              71558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14183689                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1324317                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             864689                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      10995393                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  149732                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1612                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1332919                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   347                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           11143559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.755056                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.616564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1087634      9.76%      9.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   554284      4.97%     14.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9501641     85.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11143559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.118597                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.270201                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   753057                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1322898                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8255422                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                737316                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  74866                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               17625563                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                245269                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  74866                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1272838                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  306561                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1926                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   8450358                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1037010                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               17353275                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                134080                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 183722                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 435693                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 129716                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               61                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            19197894                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              43941346                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         30767634                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3898                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15483055                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3714839                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 30                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    898128                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5252667                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1772334                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1763076                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           437767                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   17095630                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 145                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  15981823                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             62352                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3225998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3982232                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            134                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      11143559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.434176                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.722830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1542358     13.84%     13.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3220579     28.90%     42.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6380622     57.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11143559                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   119      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2734767     88.67%     88.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                348969     11.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               511      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9509835     59.50%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  126      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 224      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4945346     30.94%     90.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1524525      9.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              62      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            426      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15981823                       # Type of FU issued
system.cpu.iq.rate                           1.431231                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3084297                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.192988                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           46249334                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20319976                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     15662582                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4520                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2115                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1964                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               19063069                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2540                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1817010                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1021941                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2711                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          319                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       366672                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  74866                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  166766                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 16663                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            17095775                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2714                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5252667                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1772334                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 63                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    174                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 14860                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            319                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          41277                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        43338                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                84615                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              15769395                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4904295                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            212428                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6399456                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1037684                       # Number of branches executed
system.cpu.iew.exec_stores                    1495161                       # Number of stores executed
system.cpu.iew.exec_rate                     1.412207                       # Inst execution rate
system.cpu.iew.wb_sent                       15734093                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      15664546                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  12674081                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16965255                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.402818                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.747061                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3102017                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             74575                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10913479                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.270885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.909168                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3432723     31.45%     31.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1091736     10.00%     41.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6389020     58.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10913479                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9904383                       # Number of instructions committed
system.cpu.commit.committedOps               13869776                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5636388                       # Number of memory references committed
system.cpu.commit.loads                       4230726                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     993446                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1935                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13740604                       # Number of committed integer instructions.
system.cpu.commit.function_calls               169177                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          101      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8232189     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             124      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4230674     30.50%     89.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1405251     10.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          411      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          13869776                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6389020                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     21496252                       # The number of ROB reads
system.cpu.rob.rob_writes                    34173670                       # The number of ROB writes
system.cpu.timesIdled                             264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           22929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9904383                       # Number of Instructions Simulated
system.cpu.committedOps                      13869776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.127429                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.127429                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.886974                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.886974                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27282272                       # number of integer regfile reads
system.cpu.int_regfile_writes                13066217                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3796                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1482                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3425340                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4599660                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8437959                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.797562                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4456379                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23807                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            187.187760                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.797562                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998418                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998418                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35966647                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35966647                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3027654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3027654                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1404918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1404918                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4432572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4432572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4432572                       # number of overall hits
system.cpu.dcache.overall_hits::total         4432572                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        59539                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         59539                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          744                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        60283                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          60283                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        60283                       # number of overall misses
system.cpu.dcache.overall_misses::total         60283                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    674814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    674814000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     64107500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     64107500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    738921500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    738921500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    738921500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    738921500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3087193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3087193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1405662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1405662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      4492855                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4492855                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4492855                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4492855                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019286                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000529                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000529                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013418                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013418                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013418                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013418                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11333.982768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11333.982768                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86165.994624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86165.994624                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12257.543586                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12257.543586                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12257.543586                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12257.543586                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        23599                       # number of writebacks
system.cpu.dcache.writebacks::total             23599                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        36476                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        36476                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        36476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36476                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36476                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23063                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          744                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          744                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        23807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        23807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23807                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    274230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    274230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     63363500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     63363500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    337593500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    337593500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    337593500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    337593500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005299                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11890.473919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11890.473919                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85165.994624                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85165.994624                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14180.430126                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14180.430126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14180.430126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14180.430126                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23679                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           420.925716                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1332776                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               489                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2725.513292                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.925716                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.411060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.411060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.469727                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5332165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5332165                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1332287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1332287                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1332287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1332287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1332287                       # number of overall hits
system.cpu.icache.overall_hits::total         1332287                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          632                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           632                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          632                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            632                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          632                       # number of overall misses
system.cpu.icache.overall_misses::total           632                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51060500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51060500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     51060500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51060500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51060500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51060500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1332919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1332919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1332919                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1332919                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1332919                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1332919                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000474                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000474                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000474                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000474                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000474                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80791.930380                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80791.930380                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80791.930380                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80791.930380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80791.930380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80791.930380                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          491                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          491                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          491                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42294000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42294000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42294000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42294000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000368                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000368                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000368                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000368                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86138.492872                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86138.492872                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86138.492872                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86138.492872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86138.492872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86138.492872                       # average overall mshr miss latency
system.cpu.icache.replacements                      8                       # number of replacements
system.l2bus.snoop_filter.tot_requests          47985                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        23687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               23552                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         23599                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                744                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               744                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          23554                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          985                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        71293                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   72278                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        31104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3033984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3065088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 3                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              24298                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000206                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.014344                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    24293     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                24298                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             71190500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1222500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            59517500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1228.167163                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  47892                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1334                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                35.901049                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   421.921253                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   806.245910                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.051504                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.098419                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.149923                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1334                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1257                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.162842                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               384486                       # Number of tag accesses
system.l2cache.tags.data_accesses              384486                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        23599                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        23599                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                6                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        22952                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        22953                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           22958                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               22959                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              1                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          22958                       # number of overall hits
system.l2cache.overall_hits::total              22959                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          738                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            738                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          487                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          598                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           487                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           849                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1336                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          487                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          849                       # number of overall misses
system.l2cache.overall_misses::total             1336                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     62180500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     62180500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     41531000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9224500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     50755500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     41531000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     71405000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    112936000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     41531000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     71405000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    112936000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        23599                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        23599                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          744                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          744                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          488                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        23063                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        23551                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          488                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        23807                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           24295                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          488                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        23807                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          24295                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.991935                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.991935                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.997951                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.004813                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.025392                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.997951                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.035662                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.054991                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.997951                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.035662                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.054991                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 84255.420054                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 84255.420054                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85279.260780                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83103.603604                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84875.418060                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85279.260780                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 84104.829211                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84532.934132                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85279.260780                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 84104.829211                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84532.934132                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          738                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          738                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          487                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          598                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          487                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          849                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1336                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          487                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          849                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1336                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     60704500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     60704500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     40561000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9002500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     49563500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     40561000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     69707000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    110268000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     40561000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     69707000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    110268000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.991935                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.991935                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.997951                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.004813                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.025392                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.997951                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.035662                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.054991                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.997951                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.035662                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.054991                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 82255.420054                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 82255.420054                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83287.474333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81103.603604                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82882.107023                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83287.474333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 82104.829211                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 82535.928144                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83287.474333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 82104.829211                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 82535.928144                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1335                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 596                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                738                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               738                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            597                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2669                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        85376                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1335                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1335    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1335                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               667500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3335000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1228.167880                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1334                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1334                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   421.921514                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   806.246366                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.006438                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.012302                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.018740                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1334                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1257                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.020355                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                22694                       # Number of tag accesses
system.l3cache.tags.data_accesses               22694                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          738                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            738                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          486                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          597                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           486                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           849                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1335                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          486                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          849                       # number of overall misses
system.l3cache.overall_misses::total             1335                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     54062500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     54062500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     36196000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8003500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     44199500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     36196000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     62066000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     98262000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     36196000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     62066000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     98262000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          738                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          738                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          486                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          597                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          486                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          849                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1335                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          486                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          849                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1335                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 73255.420054                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 73255.420054                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74477.366255                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 72103.603604                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74036.013400                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74477.366255                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 73104.829211                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 73604.494382                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74477.366255                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 73104.829211                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 73604.494382                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          738                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          738                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          486                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          597                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          486                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          849                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1335                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          486                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          849                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1335                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     52586500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     52586500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     35226000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7781500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     43007500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     35226000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     60368000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     95594000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     35226000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     60368000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     95594000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 71255.420054                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 71255.420054                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72481.481481                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70103.603604                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72039.363484                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72481.481481                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 71104.829211                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71605.992509                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72481.481481                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 71104.829211                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71605.992509                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1335                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5583243500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                596                       # Transaction distribution
system.membus.trans_dist::ReadExReq               738                       # Transaction distribution
system.membus.trans_dist::ReadExResp              738                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           597                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        85376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        85376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   85376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1335                       # Request fanout histogram
system.membus.reqLayer0.occupancy              667500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3634000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
