{
    "DESIGN_NAME": "vmsu_8bit_top",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/vmsu_8bit/vmsu_8bit_top.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "vmsu_8bit_top.clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 150 150",
    "PL_TARGET_DENSITY": 0.41,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 150,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "PL_RESIZER_SETUP_MAX_BUFFER_PERCENT": 50,
    "GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT": 50,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT": 50,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 50,
    "PL_RESIZER_MAX_SLEW_MARGIN": 50,
    "GLB_RESIZER_MAX_SLEW_MARGIN": 50,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 1,
    "SYNTH_STRATEGY": "AREA 3",
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_vmsu_8bit.sdc",
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 20
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
