Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Sep 15 15:29:02 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_clock_utilization -file lab5_gcd_clock_utilization_routed.rpt
| Design       : lab5_gcd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
--------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X1Y0
8. Cell Type Counts per Global Clock: Region X1Y1
9. Load Cell Placement Summary for Global Clock g0
10. Load Cell Placement Summary for Global Clock g1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin           | Net           |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |      |                   |                 1 |          32 |               0 |       10.000 | sys_clk_pin | clock_BUFG_inst/O    | clock_BUFG    |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |      |                   |                 2 |           9 |               0 |       10.000 | sys_clk_pin | clk_IBUF_BUFG_inst/O | clk_IBUF_BUFG |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------+-----------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                            | Net                   |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------+-----------------------+
| src0      | g0        | LUT3/O          | None       | SLICE_X36Y45 | X1Y0         |           1 |               0 |              10.000 | sys_clk_pin  | XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O | XLXI_90/XLXI_69/clock |
| src1      | g1        | IBUF/O          | IOB_X1Y26  | IOB_X1Y26    | X1Y0         |           1 |               2 |              10.000 | sys_clk_pin  | clk_IBUF_inst/O                       | clk_IBUF              |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------+-----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------+-----------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                  | Net                         |
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------+-----------------------------+
| 0        | FDRE/Q          | None       | SLICE_X59Y34/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_17/q_tmp_reg/Q | XLXI_10/XLXI_17/q_tmp_reg_0 |
| 1        | FDRE/Q          | None       | SLICE_X58Y34/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_19/q_tmp_reg/Q | XLXI_10/XLXI_19/q_tmp_reg_0 |
| 2        | FDRE/Q          | None       | SLICE_X58Y33/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_21/q_tmp_reg/Q | XLXI_10/XLXI_21/q_tmp_reg_0 |
| 3        | FDRE/Q          | None       | SLICE_X59Y33/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_23/q_tmp_reg/Q | XLXI_10/XLXI_23/q_tmp_reg_0 |
| 4        | FDRE/Q          | None       | SLICE_X56Y33/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_25/q_tmp_reg/Q | XLXI_10/XLXI_25/q_tmp_reg_0 |
| 5        | FDRE/Q          | None       | SLICE_X55Y34/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_27/q_tmp_reg/Q | XLXI_10/XLXI_27/q_tmp_reg_0 |
| 6        | FDRE/Q          | None       | SLICE_X56Y34/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_29/q_tmp_reg/Q | XLXI_10/XLXI_29/q_tmp_reg_0 |
| 7        | FDRE/Q          | None       | SLICE_X57Y34/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_31/q_tmp_reg/Q | XLXI_10/XLXI_31/q_tmp_reg_0 |
| 8        | FDRE/Q          | None       | SLICE_X57Y33/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_33/q_tmp_reg/Q | XLXI_10/XLXI_33/q_tmp_reg_0 |
| 9        | FDRE/Q          | None       | SLICE_X57Y31/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_35/q_tmp_reg/Q | XLXI_10/XLXI_35/q_tmp_reg_0 |
| 10       | FDRE/Q          | None       | SLICE_X55Y31/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_37/q_tmp_reg/Q | XLXI_10/XLXI_37/q_tmp_reg_0 |
| 11       | FDRE/Q          | None       | SLICE_X55Y30/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_39/q_tmp_reg/Q | XLXI_10/XLXI_39/q_tmp_reg_0 |
| 12       | FDRE/Q          | None       | SLICE_X55Y29/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_41/q_tmp_reg/Q | XLXI_10/XLXI_41/q_tmp_reg_0 |
| 13       | FDRE/Q          | None       | SLICE_X56Y30/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_43/q_tmp_reg/Q | XLXI_10/XLXI_43/q_tmp_reg_0 |
| 14       | FDRE/Q          | None       | SLICE_X56Y32/AFF | X1Y0         |           1 |               1 |              |       | XLXI_10/XLXI_45/q_tmp_reg/Q | XLXI_10/XLXI_45/q_tmp_reg_0 |
| 15       | FDRE/Q          | None       | SLICE_X38Y50/AFF | X1Y1         |           1 |               1 |              |       | XLXI_90/XLXI_17/q_tmp_reg/Q | XLXI_90/XLXI_17/q_tmp_reg_0 |
| 16       | FDRE/Q          | None       | SLICE_X37Y50/AFF | X1Y1         |           1 |               1 |              |       | XLXI_90/XLXI_19/q_tmp_reg/Q | XLXI_90/XLXI_19/q_tmp_reg_0 |
| 17       | FDRE/Q          | None       | SLICE_X37Y51/AFF | X1Y1         |           1 |               1 |              |       | XLXI_90/XLXI_21/q_tmp_reg/Q | XLXI_90/XLXI_21/q_tmp_reg_0 |
| 18       | FDRE/Q          | None       | SLICE_X36Y51/AFF | X1Y1         |           1 |               1 |              |       | XLXI_90/XLXI_23/q_tmp_reg/Q | XLXI_90/XLXI_23/q_tmp_reg_0 |
| 19       | FDRE/Q          | None       | SLICE_X36Y48/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_25/q_tmp_reg/Q | XLXI_90/XLXI_25/q_tmp_reg_0 |
| 20       | FDRE/Q          | None       | SLICE_X37Y48/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_27/q_tmp_reg/Q | XLXI_90/XLXI_27/q_tmp_reg_0 |
| 21       | FDRE/Q          | None       | SLICE_X38Y48/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_29/q_tmp_reg/Q | XLXI_90/XLXI_29/q_tmp_reg_0 |
| 22       | FDRE/Q          | None       | SLICE_X38Y47/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_31/q_tmp_reg/Q | XLXI_90/XLXI_31/q_tmp_reg_0 |
| 23       | FDRE/Q          | None       | SLICE_X37Y47/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_33/q_tmp_reg/Q | XLXI_90/XLXI_33/q_tmp_reg_0 |
| 24       | FDRE/Q          | None       | SLICE_X36Y47/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_35/q_tmp_reg/Q | XLXI_90/XLXI_35/q_tmp_reg_0 |
| 25       | FDRE/Q          | None       | SLICE_X36Y46/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_37/q_tmp_reg/Q | XLXI_90/XLXI_37/q_tmp_reg_0 |
| 26       | FDRE/Q          | None       | SLICE_X37Y46/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_39/q_tmp_reg/Q | XLXI_90/XLXI_39/q_tmp_reg_0 |
| 27       | FDRE/Q          | None       | SLICE_X38Y46/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_41/q_tmp_reg/Q | XLXI_90/XLXI_41/q_tmp_reg_0 |
| 28       | FDRE/Q          | None       | SLICE_X39Y46/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_43/q_tmp_reg/Q | XLXI_90/XLXI_43/q_tmp_reg_0 |
| 29       | FDRE/Q          | None       | SLICE_X39Y47/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_45/q_tmp_reg/Q | XLXI_90/XLXI_45/q_tmp_reg_0 |
| 30       | FDRE/Q          | None       | SLICE_X40Y47/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_47/q_tmp_reg/Q | XLXI_90/XLXI_47/q_tmp_reg_0 |
| 31       | FDRE/Q          | None       | SLICE_X41Y46/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_49/q_tmp_reg/Q | XLXI_90/XLXI_49/q_tmp_reg_0 |
| 32       | FDRE/Q          | None       | SLICE_X41Y45/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_51/q_tmp_reg/Q | XLXI_90/XLXI_51/q_tmp_reg_0 |
| 33       | FDRE/Q          | None       | SLICE_X40Y45/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_53/q_tmp_reg/Q | XLXI_90/XLXI_53/q_tmp_reg_0 |
| 34       | FDRE/Q          | None       | SLICE_X39Y45/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_55/q_tmp_reg/Q | XLXI_90/XLXI_55/q_tmp_reg_0 |
| 35       | FDRE/Q          | None       | SLICE_X37Y45/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_57/q_tmp_reg/Q | XLXI_90/XLXI_57/q_tmp_reg_0 |
| 36       | FDRE/Q          | None       | SLICE_X36Y44/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_59/q_tmp_reg/Q | XLXI_90/XLXI_59/q_tmp_reg_0 |
| 37       | FDRE/Q          | None       | SLICE_X37Y44/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_61/q_tmp_reg/Q | XLXI_90/XLXI_61/q_tmp_reg_0 |
| 38       | FDRE/Q          | None       | SLICE_X39Y44/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_63/q_tmp_reg/Q | XLXI_90/XLXI_63/q_tmp_reg_0 |
| 39       | FDRE/Q          | None       | SLICE_X38Y44/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_65/q_tmp_reg/Q | XLXI_90/XLXI_65/q_tmp_reg_0 |
| 40       | FDRE/Q          | None       | SLICE_X38Y45/AFF | X1Y0         |           1 |               1 |              |       | XLXI_90/XLXI_67/q_tmp_reg/Q | XLXI_90/XLXI_67/q_tmp_reg_0 |
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------+-----------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   78 |  1500 |   25 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    4 |  1500 |    2 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  1 |
| Y0 |  0 |  2 |
+----+----+----+


7. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |          32 |               0 | 32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clock_BUFG    |
| g1        | n/a   | BUFG/O          | None       |           8 |               0 |  8 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


8. Cell Type Counts per Global Clock: Region X1Y1
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g1        | n/a   | BUFG/O          | None       |           1 |               0 |  1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Load Cell Placement Summary for Global Clock g0
--------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net        |
+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------+
| g0        | BUFG/O          | n/a               | sys_clk_pin |      10.000 | {0.000 5.000} |          |          32 |        0 |              0 |        0 | clock_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  32 |
+----+----+-----+


10. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g1        | BUFG/O          | n/a               | sys_clk_pin |      10.000 | {0.000 5.000} |          |           9 |        0 |              0 |        0 | clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  1 |
| Y0 |  0 |  8 |
+----+----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clock_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk]

# Clock net "clock_BUFG" driven by instance "clock_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clock_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clock_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clock_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
