<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: SRAM2 Page Write protection (0 to 31)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">SRAM2 Page Write protection (0 to 31)<div class="ingroups"><a class="el" href="group___s_t_m32_l4xx___h_a_l___driver.html">STM32L4xx_HAL_Driver</a> &raquo; <a class="el" href="group___h_a_l.html">HAL</a> &raquo; <a class="el" href="group___h_a_l___exported___constants.html">HAL Exported Constants</a> &raquo; <a class="el" href="group___s_y_s_c_f_g___exported___constants.html">SYSCFG Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabf00114107366b86ecc895eb8f446678" id="r_gabf00114107366b86ecc895eb8f446678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabf00114107366b86ecc895eb8f446678">SYSCFG_SRAM2WRP_PAGE0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02e369a9d753a147d6edbc6561847bab">SYSCFG_SWPR_PAGE0</a></td></tr>
<tr class="separator:gabf00114107366b86ecc895eb8f446678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab24454164565d0c7d0804e662d5cf0" id="r_gaeab24454164565d0c7d0804e662d5cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaeab24454164565d0c7d0804e662d5cf0">SYSCFG_SRAM2WRP_PAGE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65f465abe61aeb9d54f96f61a26dbcba">SYSCFG_SWPR_PAGE1</a></td></tr>
<tr class="separator:gaeab24454164565d0c7d0804e662d5cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160dc565b877c28c5fd48100c0ac7e0e" id="r_ga160dc565b877c28c5fd48100c0ac7e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga160dc565b877c28c5fd48100c0ac7e0e">SYSCFG_SRAM2WRP_PAGE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab048295a0b4ee0900e91a41dc68fa">SYSCFG_SWPR_PAGE2</a></td></tr>
<tr class="separator:ga160dc565b877c28c5fd48100c0ac7e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0674a0159075b369331ddc45aaad3e" id="r_ga4e0674a0159075b369331ddc45aaad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4e0674a0159075b369331ddc45aaad3e">SYSCFG_SRAM2WRP_PAGE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978517b95be487a0b51c54cb04a5e1e4">SYSCFG_SWPR_PAGE3</a></td></tr>
<tr class="separator:ga4e0674a0159075b369331ddc45aaad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04709d7e7342fa629018c108d852f91b" id="r_ga04709d7e7342fa629018c108d852f91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga04709d7e7342fa629018c108d852f91b">SYSCFG_SRAM2WRP_PAGE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2436f2c3268b8cc74c1f92c8130fb6a7">SYSCFG_SWPR_PAGE4</a></td></tr>
<tr class="separator:ga04709d7e7342fa629018c108d852f91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dc5630579fa65b1f76479c0a602836" id="r_ga03dc5630579fa65b1f76479c0a602836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga03dc5630579fa65b1f76479c0a602836">SYSCFG_SRAM2WRP_PAGE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd9ab12f7ddde4d8932a2581ffac341f">SYSCFG_SWPR_PAGE5</a></td></tr>
<tr class="separator:ga03dc5630579fa65b1f76479c0a602836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821fde4958a1969d030e57e2b0c27e40" id="r_ga821fde4958a1969d030e57e2b0c27e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga821fde4958a1969d030e57e2b0c27e40">SYSCFG_SRAM2WRP_PAGE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63c45b97c76927de3be62599c6057d5c">SYSCFG_SWPR_PAGE6</a></td></tr>
<tr class="separator:ga821fde4958a1969d030e57e2b0c27e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a84fcc662c8fa4231866df804a74c5" id="r_ga10a84fcc662c8fa4231866df804a74c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga10a84fcc662c8fa4231866df804a74c5">SYSCFG_SRAM2WRP_PAGE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga910f8ca93c564c395a4292ef88b0cfc3">SYSCFG_SWPR_PAGE7</a></td></tr>
<tr class="separator:ga10a84fcc662c8fa4231866df804a74c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c17a7ed209fc6f988b21925c581083" id="r_gab6c17a7ed209fc6f988b21925c581083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab6c17a7ed209fc6f988b21925c581083">SYSCFG_SRAM2WRP_PAGE8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81415c135dbdf0e231976ea32e46c9ab">SYSCFG_SWPR_PAGE8</a></td></tr>
<tr class="separator:gab6c17a7ed209fc6f988b21925c581083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197fa949939da9833495acb9ad0ef6bc" id="r_ga197fa949939da9833495acb9ad0ef6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga197fa949939da9833495acb9ad0ef6bc">SYSCFG_SRAM2WRP_PAGE9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3b118edf79214c51c85b761ee65b8e">SYSCFG_SWPR_PAGE9</a></td></tr>
<tr class="separator:ga197fa949939da9833495acb9ad0ef6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27546c7bc5af1a57bef19044441cdb83" id="r_ga27546c7bc5af1a57bef19044441cdb83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga27546c7bc5af1a57bef19044441cdb83">SYSCFG_SRAM2WRP_PAGE10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga048c2339b904f6441a46d8c6453455d5">SYSCFG_SWPR_PAGE10</a></td></tr>
<tr class="separator:ga27546c7bc5af1a57bef19044441cdb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5ed2b18a68d5ba9d0bafb5eb53d951" id="r_ga0c5ed2b18a68d5ba9d0bafb5eb53d951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0c5ed2b18a68d5ba9d0bafb5eb53d951">SYSCFG_SRAM2WRP_PAGE11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5270bddc08a881712b88e5f437567f31">SYSCFG_SWPR_PAGE11</a></td></tr>
<tr class="separator:ga0c5ed2b18a68d5ba9d0bafb5eb53d951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec862b4239d0fe86978dc390d4832e7a" id="r_gaec862b4239d0fe86978dc390d4832e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaec862b4239d0fe86978dc390d4832e7a">SYSCFG_SRAM2WRP_PAGE12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f08edc0a4ad0a2282f50596afe77ac8">SYSCFG_SWPR_PAGE12</a></td></tr>
<tr class="separator:gaec862b4239d0fe86978dc390d4832e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d023d5066f32742438ad70330c61f8" id="r_ga14d023d5066f32742438ad70330c61f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga14d023d5066f32742438ad70330c61f8">SYSCFG_SRAM2WRP_PAGE13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fa7360a8bec9a1cdcd1625aac70cf6e">SYSCFG_SWPR_PAGE13</a></td></tr>
<tr class="separator:ga14d023d5066f32742438ad70330c61f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e15abac64d43b73c5b00185671fd858" id="r_ga6e15abac64d43b73c5b00185671fd858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6e15abac64d43b73c5b00185671fd858">SYSCFG_SRAM2WRP_PAGE14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e6eadeeb74de0fd0f0f0a56257e8a4b">SYSCFG_SWPR_PAGE14</a></td></tr>
<tr class="separator:ga6e15abac64d43b73c5b00185671fd858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3744d7dec2d221402d7ded02cbb50905" id="r_ga3744d7dec2d221402d7ded02cbb50905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3744d7dec2d221402d7ded02cbb50905">SYSCFG_SRAM2WRP_PAGE15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6acf9084f1f326f9febba1cc1109d883">SYSCFG_SWPR_PAGE15</a></td></tr>
<tr class="separator:ga3744d7dec2d221402d7ded02cbb50905"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gabf00114107366b86ecc895eb8f446678" name="gabf00114107366b86ecc895eb8f446678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf00114107366b86ecc895eb8f446678">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE0&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02e369a9d753a147d6edbc6561847bab">SYSCFG_SWPR_PAGE0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 0 </p>

</div>
</div>
<a id="gaeab24454164565d0c7d0804e662d5cf0" name="gaeab24454164565d0c7d0804e662d5cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab24454164565d0c7d0804e662d5cf0">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65f465abe61aeb9d54f96f61a26dbcba">SYSCFG_SWPR_PAGE1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 1 </p>

</div>
</div>
<a id="ga27546c7bc5af1a57bef19044441cdb83" name="ga27546c7bc5af1a57bef19044441cdb83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27546c7bc5af1a57bef19044441cdb83">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE10&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga048c2339b904f6441a46d8c6453455d5">SYSCFG_SWPR_PAGE10</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 10 </p>

</div>
</div>
<a id="ga0c5ed2b18a68d5ba9d0bafb5eb53d951" name="ga0c5ed2b18a68d5ba9d0bafb5eb53d951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c5ed2b18a68d5ba9d0bafb5eb53d951">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE11&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5270bddc08a881712b88e5f437567f31">SYSCFG_SWPR_PAGE11</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 11 </p>

</div>
</div>
<a id="gaec862b4239d0fe86978dc390d4832e7a" name="gaec862b4239d0fe86978dc390d4832e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec862b4239d0fe86978dc390d4832e7a">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE12&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f08edc0a4ad0a2282f50596afe77ac8">SYSCFG_SWPR_PAGE12</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 12 </p>

</div>
</div>
<a id="ga14d023d5066f32742438ad70330c61f8" name="ga14d023d5066f32742438ad70330c61f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14d023d5066f32742438ad70330c61f8">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE13&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fa7360a8bec9a1cdcd1625aac70cf6e">SYSCFG_SWPR_PAGE13</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 13 </p>

</div>
</div>
<a id="ga6e15abac64d43b73c5b00185671fd858" name="ga6e15abac64d43b73c5b00185671fd858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e15abac64d43b73c5b00185671fd858">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE14&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e6eadeeb74de0fd0f0f0a56257e8a4b">SYSCFG_SWPR_PAGE14</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 14 </p>

</div>
</div>
<a id="ga3744d7dec2d221402d7ded02cbb50905" name="ga3744d7dec2d221402d7ded02cbb50905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3744d7dec2d221402d7ded02cbb50905">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE15&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6acf9084f1f326f9febba1cc1109d883">SYSCFG_SWPR_PAGE15</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 15 </p>

</div>
</div>
<a id="ga160dc565b877c28c5fd48100c0ac7e0e" name="ga160dc565b877c28c5fd48100c0ac7e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga160dc565b877c28c5fd48100c0ac7e0e">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab048295a0b4ee0900e91a41dc68fa">SYSCFG_SWPR_PAGE2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 2 </p>

</div>
</div>
<a id="ga4e0674a0159075b369331ddc45aaad3e" name="ga4e0674a0159075b369331ddc45aaad3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e0674a0159075b369331ddc45aaad3e">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978517b95be487a0b51c54cb04a5e1e4">SYSCFG_SWPR_PAGE3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 3 </p>

</div>
</div>
<a id="ga04709d7e7342fa629018c108d852f91b" name="ga04709d7e7342fa629018c108d852f91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04709d7e7342fa629018c108d852f91b">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2436f2c3268b8cc74c1f92c8130fb6a7">SYSCFG_SWPR_PAGE4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 4 </p>

</div>
</div>
<a id="ga03dc5630579fa65b1f76479c0a602836" name="ga03dc5630579fa65b1f76479c0a602836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03dc5630579fa65b1f76479c0a602836">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd9ab12f7ddde4d8932a2581ffac341f">SYSCFG_SWPR_PAGE5</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 5 </p>

</div>
</div>
<a id="ga821fde4958a1969d030e57e2b0c27e40" name="ga821fde4958a1969d030e57e2b0c27e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821fde4958a1969d030e57e2b0c27e40">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63c45b97c76927de3be62599c6057d5c">SYSCFG_SWPR_PAGE6</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 6 </p>

</div>
</div>
<a id="ga10a84fcc662c8fa4231866df804a74c5" name="ga10a84fcc662c8fa4231866df804a74c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10a84fcc662c8fa4231866df804a74c5">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga910f8ca93c564c395a4292ef88b0cfc3">SYSCFG_SWPR_PAGE7</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 7 </p>

</div>
</div>
<a id="gab6c17a7ed209fc6f988b21925c581083" name="gab6c17a7ed209fc6f988b21925c581083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6c17a7ed209fc6f988b21925c581083">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE8&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81415c135dbdf0e231976ea32e46c9ab">SYSCFG_SWPR_PAGE8</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 8 </p>

</div>
</div>
<a id="ga197fa949939da9833495acb9ad0ef6bc" name="ga197fa949939da9833495acb9ad0ef6bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197fa949939da9833495acb9ad0ef6bc">&#9670;&#160;</a></span>SYSCFG_SRAM2WRP_PAGE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_SRAM2WRP_PAGE9&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3b118edf79214c51c85b761ee65b8e">SYSCFG_SWPR_PAGE9</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2 Write protection page 9 </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
