set NETLIST_CACHE(Inverters15Bit,cells) {{icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Inverters15Bit,version) MMI_SUE4.4.0
set NETLIST_CACHE(Inverters15Bit) {{module Inverters15Bit (in, out);} {	input	[14:0]	in;} {	output	[14:0]	out;} { } {	wire		net_11;} {	wire		net_12;} {	wire		net_13;} {	wire		net_14;} {	wire		net_15;} {	wire		net_1;} {	wire		net_2;} {	wire		net_3;} {	wire		net_4;} {	wire		net_5;} {	wire		net_6;} {	wire		net_7;} {	wire		net_8;} {	wire		net_10;} {	wire		net_9;} { } {	not #0 inv(net_14, in[0]);} {	not #0 inv_1(out[0], net_14);} {	not #0 inv_2(net_12, in[1]);} {	not #0 inv_3(out[1], net_12);} {	not #0 inv_4(net_2, in[2]);} {	not #0 inv_5(out[2], net_2);} {	not #0 inv_6(net_6, in[3]);} {	not #0 inv_7(out[3], net_6);} {	not #0 inv_8(net_15, in[4]);} {	not #0 inv_9(out[4], net_15);} {	not #0 inv_10(net_10, in[5]);} {	not #0 inv_11(out[5], net_10);} {	not #0 inv_12(net_8, in[6]);} {	not #0 inv_13(out[6], net_8);} {	not #0 inv_14(net_3, in[7]);} {	not #0 inv_15(out[7], net_3);} {	not #0 inv_16(net_13, in[8]);} {	not #0 inv_17(out[8], net_13);} {	not #0 inv_18(net_4, in[9]);} {	not #0 inv_19(out[9], net_4);} {	not #0 inv_20(net_7, in[10]);} {	not #0 inv_21(out[10], net_7);} {	not #0 inv_22(net_1, in[11]);} {	not #0 inv_23(out[11], net_1);} {	not #0 inv_24(net_11, in[12]);} {	not #0 inv_25(out[12], net_11);} {	not #0 inv_26(net_9, in[13]);} {	not #0 inv_27(out[13], net_9);} {	not #0 inv_28(net_5, in[14]);} {	not #0 inv_29(out[14], net_5);} {	not #0 inv_30(net_14, in[0]);} {	not #0 inv_31(out[0], net_14);} {	not #0 inv_32(net_12, in[1]);} {	not #0 inv_33(out[1], net_12);} {	not #0 inv_34(net_2, in[2]);} {	not #0 inv_35(out[2], net_2);} {	not #0 inv_36(net_6, in[3]);} {	not #0 inv_37(out[3], net_6);} {	not #0 inv_38(net_15, in[4]);} {	not #0 inv_39(out[4], net_15);} {	not #0 inv_40(net_10, in[5]);} {	not #0 inv_41(out[5], net_10);} {	not #0 inv_42(net_8, in[6]);} {	not #0 inv_43(out[6], net_8);} {	not #0 inv_44(net_3, in[7]);} {	not #0 inv_45(out[7], net_3);} {	not #0 inv_46(net_13, in[8]);} {	not #0 inv_47(out[8], net_13);} {	not #0 inv_48(net_4, in[9]);} {	not #0 inv_49(out[9], net_4);} {	not #0 inv_50(net_7, in[10]);} {	not #0 inv_51(out[10], net_7);} {	not #0 inv_52(net_1, in[11]);} {	not #0 inv_53(out[11], net_1);} {	not #0 inv_54(net_11, in[12]);} {	not #0 inv_55(out[12], net_11);} {	not #0 inv_56(net_9, in[13]);} {	not #0 inv_57(out[13], net_9);} {	not #0 inv_58(net_5, in[14]);} {	not #0 inv_59(out[14], net_5);} {} {endmodule		// Inverters15Bit} {}}
set NETLIST_CACHE(Inverters15Bit,names) {{1060 270 {1 in[14]} {3 in[14]}} {780 270 {1 in[10]} {3 in[10]}} {280 420 {0 net_6} {1 net_6} {2 net_6} {3 net_6}} {560 500 {0 out[7]} {1 out[7]}} {990 420 {0 net_9} {1 net_9} {2 net_9} {3 net_9}} {350 270 {1 in[4]} {3 in[4]}} {280 340 {0 in[3]} {1 in[3]}} {560 420 {0 net_3} {1 net_3} {2 net_3} {3 net_3}} {990 340 {0 in[13]} {1 in[13]}} {640 620 {1 out[8]} {3 out[8]}} {560 340 {0 in[7]} {1 in[7]}} {920 620 {1 out[12]} {3 out[12]}} {210 620 {1 out[2]} {3 out[2]}} {70 500 {0 out[0]} {1 out[0]}} {70 420 {0 net_14} {1 net_14} {2 net_14} {3 net_14}} {850 450 {0 inv_23} {1 inv_53}} {140 450 {0 inv_3} {1 inv_33}} {70 340 {0 in[0]} {1 in[0]}} {850 370 {0 inv_22} {1 inv_52}} {420 450 {0 inv_11} {1 inv_41}} {140 370 {0 inv_2} {1 inv_32}} {420 370 {0 inv_10} {1 inv_40}} {490 500 {0 out[6]} {1 out[6]}} {990 270 {1 in[13]} {3 in[13]}} {280 270 {1 in[3]} {3 in[3]}} {490 420 {0 net_8} {1 net_8} {2 net_8} {3 net_8}} {560 270 {1 in[7]} {3 in[7]}} {490 340 {0 in[6]} {1 in[6]}} {850 620 {1 out[11]} {3 out[11]}} {140 620 {1 out[1]} {3 out[1]}} {420 620 {1 out[5]} {3 out[5]}} {1060 450 {0 inv_29} {1 inv_59}} {780 450 {0 inv_21} {1 inv_51}} {70 270 {1 in[0]} {3 in[0]}} {1060 370 {0 inv_28} {1 inv_58}} {780 370 {0 inv_20} {1 inv_50}} {350 450 {0 inv_9} {1 inv_39}} {350 370 {0 inv_8} {1 inv_38}} {710 500 {0 out[9]} {1 out[9]}} {490 270 {1 in[6]} {3 in[6]}} {710 420 {0 net_4} {1 net_4} {2 net_4} {3 net_4}} {1060 620 {1 out[14]} {3 out[14]}} {780 620 {1 out[10]} {3 out[10]}} {710 340 {0 in[9]} {1 in[9]}} {350 620 {1 out[4]} {3 out[4]}} {990 450 {0 inv_27} {1 inv_57}} {280 450 {0 inv_7} {1 inv_37}} {990 370 {0 inv_26} {1 inv_56}} {560 450 {0 inv_15} {1 inv_45}} {280 370 {0 inv_6} {1 inv_36}} {560 370 {0 inv_14} {1 inv_44}} {640 500 {0 out[8]} {1 out[8]}} {70 450 {0 inv_1} {1 inv_31}} {210 500 {0 out[2]} {1 out[2]}} {640 420 {0 net_13} {1 net_13} {2 net_13} {3 net_13}} {920 500 {0 out[12]} {1 out[12]}} {70 370 {0 inv} {1 inv_30}} {710 270 {1 in[9]} {3 in[9]}} {210 420 {0 net_2} {1 net_2} {2 net_2} {3 net_2}} {640 340 {0 in[8]} {1 in[8]}} {920 420 {0 net_11} {1 net_11} {2 net_11} {3 net_11}} {990 620 {1 out[13]} {3 out[13]}} {280 620 {1 out[3]} {3 out[3]}} {210 340 {0 in[2]} {1 in[2]}} {920 340 {0 in[12]} {1 in[12]}} {560 620 {1 out[7]} {3 out[7]}} {490 450 {0 inv_13} {1 inv_43}} {490 370 {0 inv_12} {1 inv_42}} {70 620 {1 out[0]} {3 out[0]}} {140 500 {0 out[1]} {1 out[1]}} {850 500 {0 out[11]} {1 out[11]}} {640 270 {1 in[8]} {3 in[8]}} {140 420 {0 net_12} {1 net_12} {2 net_12} {3 net_12}} {420 500 {0 out[5]} {1 out[5]}} {850 420 {0 net_1} {1 net_1} {2 net_1} {3 net_1}} {920 270 {1 in[12]} {3 in[12]}} {210 270 {1 in[2]} {3 in[2]}} {140 340 {0 in[1]} {1 in[1]}} {420 420 {0 net_10} {1 net_10} {2 net_10} {3 net_10}} {850 340 {0 in[11]} {1 in[11]}} {490 620 {1 out[6]} {3 out[6]}} {420 340 {0 in[5]} {1 in[5]}} {710 450 {0 inv_19} {1 inv_49}} {710 370 {0 inv_18} {1 inv_48}} {780 500 {0 out[10]} {1 out[10]}} {1060 500 {0 out[14]} {1 out[14]}} {350 500 {0 out[4]} {1 out[4]}} {780 420 {0 net_7} {1 net_7} {2 net_7} {3 net_7}} {1060 420 {0 net_5} {1 net_5} {2 net_5} {3 net_5}} {850 270 {1 in[11]} {3 in[11]}} {350 420 {0 net_15} {1 net_15} {2 net_15} {3 net_15}} {780 340 {0 in[10]} {1 in[10]}} {1060 340 {0 in[14]} {1 in[14]}} {140 270 {1 in[1]} {3 in[1]}} {420 270 {1 in[5]} {3 in[5]}} {350 340 {0 in[4]} {1 in[4]}} {710 620 {1 out[9]} {3 out[9]}} {640 450 {0 inv_17} {1 inv_47}} {920 450 {0 inv_25} {1 inv_55}} {640 370 {0 inv_16} {1 inv_46}} {210 450 {0 inv_5} {1 inv_35}} {920 370 {0 inv_24} {1 inv_54}} {210 370 {0 inv_4} {1 inv_34}} {280 500 {0 out[3]} {1 out[3]}} {990 500 {0 out[13]} {1 out[13]}}}
set NETLIST_CACHE(Inverters15Bit,wires) {{70 270 70 340 in[0]} {70 500 70 620 out[0]} {140 270 140 340 in[1]} {140 500 140 620 out[1]} {210 270 210 340 in[2]} {210 500 210 620 out[2]} {280 270 280 340 in[3]} {280 500 280 620 out[3]} {350 270 350 340 in[4]} {350 500 350 620 out[4]} {420 270 420 340 in[5]} {420 500 420 620 out[5]} {490 270 490 340 in[6]} {490 500 490 620 out[6]} {560 270 560 340 in[7]} {560 500 560 620 out[7]} {640 270 640 340 in[8]} {640 500 640 620 out[8]} {710 270 710 340 in[9]} {710 500 710 620 out[9]} {780 270 780 340 in[10]} {780 500 780 620 out[10]} {850 270 850 340 in[11]} {850 500 850 620 out[11]} {920 270 920 340 in[12]} {920 500 920 620 out[12]} {990 270 990 340 in[13]} {990 500 990 620 out[13]} {1060 270 1060 340 in[14]} {1060 500 1060 620 out[14]}}
