// Seed: 1026568503
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5 :
  assert property (@(posedge id_5) id_4 << id_5)
  else $display(1);
  assign id_2 = 1;
  module_0(
      id_1
  );
  final begin
    id_1 = id_4;
  end
  id_6(
      .id_0(1'b0), .id_1(1)
  );
endmodule
