

================================================================
== Vivado HLS Report for 'PE_0_10_s'
================================================================
* Date:           Sat Jun 19 18:22:57 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39| 0.130 us | 0.130 us |   39|   39|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       37|       37|        27|          1|          1|    12|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 6 7 8 9 10 11 12 13 14 15 5 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 6 
5 --> 16 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 5 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0323 = alloca float"   --->   Operation 30 'alloca' 'local_prev_V_0_0_0323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0324 = alloca float"   --->   Operation 31 'alloca' 'local_U_tmp_0_1_0324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_L_tmp_load125 = alloca float"   --->   Operation 32 'alloca' 'local_L_tmp_load125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 33 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_L_tmp_load116 = alloca float"   --->   Operation 34 'alloca' 'local_L_tmp_load116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%local_L_tmp_load117 = alloca float"   --->   Operation 35 'alloca' 'local_L_tmp_load117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%local_L_tmp_load118 = alloca float"   --->   Operation 36 'alloca' 'local_L_tmp_load118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_L_tmp_load119 = alloca float"   --->   Operation 37 'alloca' 'local_L_tmp_load119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_L_tmp_load120 = alloca float"   --->   Operation 38 'alloca' 'local_L_tmp_load120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_L_tmp_load121 = alloca float"   --->   Operation 39 'alloca' 'local_L_tmp_load121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%local_L_tmp_load122 = alloca float"   --->   Operation 40 'alloca' 'local_L_tmp_load122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%local_L_tmp_load123 = alloca float"   --->   Operation 41 'alloca' 'local_L_tmp_load123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_L_tmp_load124 = alloca float"   --->   Operation 42 'alloca' 'local_L_tmp_load124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1058 = alloca float"   --->   Operation 43 'alloca' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%local_L_tmp_1_0_02 = alloca float"   --->   Operation 44 'alloca' 'local_L_tmp_1_0_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_L_tmp_2_0_03 = alloca float"   --->   Operation 45 'alloca' 'local_L_tmp_2_0_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_L_tmp_3_0_04 = alloca float"   --->   Operation 46 'alloca' 'local_L_tmp_3_0_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_L_tmp_4_0_05 = alloca float"   --->   Operation 47 'alloca' 'local_L_tmp_4_0_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_L_tmp_5_0_06 = alloca float"   --->   Operation 48 'alloca' 'local_L_tmp_5_0_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_L_tmp_6_0_07 = alloca float"   --->   Operation 49 'alloca' 'local_L_tmp_6_0_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%local_L_tmp_7_0_08 = alloca float"   --->   Operation 50 'alloca' 'local_L_tmp_7_0_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_L_tmp_8_0_09 = alloca float"   --->   Operation 51 'alloca' 'local_L_tmp_8_0_09' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_L_tmp_9_0_010 = alloca float"   --->   Operation 52 'alloca' 'local_L_tmp_9_0_010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_L_tmp_10_0_011 = alloca float"   --->   Operation 53 'alloca' 'local_L_tmp_10_0_011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_L_tmp_11_0_012 = alloca float"   --->   Operation 54 'alloca' 'local_L_tmp_11_0_012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_0311_0 = phi i4 [ 0, %0 ], [ %c2_V, %hls_label_49_end ]"   --->   Operation 61 'phi' 'p_0311_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.65ns)   --->   "%icmp_ln899 = icmp eq i4 %p_0311_0, -4" [src/kernel_kernel.cpp:315]   --->   Operation 62 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.33ns)   --->   "%c2_V = add i4 %p_0311_0, 1" [src/kernel_kernel.cpp:315]   --->   Operation 64 'add' 'c2_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %4, label %hls_label_49_begin" [src/kernel_kernel.cpp:315]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0323_load = load float* %local_prev_V_0_0_0323" [src/kernel_kernel.cpp:320]   --->   Operation 66 'load' 'local_prev_V_0_0_0323_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0324_load = load float* %local_U_tmp_0_1_0324" [src/kernel_kernel.cpp:333]   --->   Operation 67 'load' 'local_U_tmp_0_1_0324_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.21ns)   --->   "%tmp_1059 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_A_in_V)" [src/kernel_kernel.cpp:319]   --->   Operation 68 'read' 'tmp_1059' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 69 [1/1] (0.65ns)   --->   "%icmp_ln320 = icmp eq i4 %p_0311_0, 0" [src/kernel_kernel.cpp:320]   --->   Operation 69 'icmp' 'icmp_ln320' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.22ns)   --->   "%select_ln320 = select i1 %icmp_ln320, float %tmp_1059, float %local_prev_V_0_0_0323_load" [src/kernel_kernel.cpp:320]   --->   Operation 70 'select' 'select_ln320' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.21ns)   --->   "%tmp_1061 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)" [src/kernel_kernel.cpp:332]   --->   Operation 71 'read' 'tmp_1061' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 72 [1/1] (0.22ns)   --->   "%select_ln333 = select i1 %icmp_ln320, float %tmp_1061, float %local_U_tmp_0_1_0324_load" [src/kernel_kernel.cpp:333]   --->   Operation 72 'select' 'select_ln333' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_out_V, float %tmp_1061)" [src/kernel_kernel.cpp:335]   --->   Operation 73 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store float %select_ln333, float* %local_U_tmp_0_1_0324" [src/kernel_kernel.cpp:336]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "store float %select_ln320, float* %local_prev_V_0_0_0323" [src/kernel_kernel.cpp:336]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 76 'br' <Predicate = (!icmp_ln320 & p_0311_0 == 10)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 77 'br' <Predicate = (!icmp_ln320 & p_0311_0 == 9)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 78 'br' <Predicate = (!icmp_ln320 & p_0311_0 == 8)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 79 'br' <Predicate = (!icmp_ln320 & p_0311_0 == 7)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 80 'br' <Predicate = (!icmp_ln320 & p_0311_0 == 6)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 81 'br' <Predicate = (!icmp_ln320 & p_0311_0 == 5)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 82 'br' <Predicate = (!icmp_ln320 & p_0311_0 == 4)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 83 'br' <Predicate = (!icmp_ln320 & p_0311_0 == 3)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 84 'br' <Predicate = (!icmp_ln320 & p_0311_0 == 2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 85 'br' <Predicate = (!icmp_ln320 & p_0311_0 == 1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:341]   --->   Operation 86 'br' <Predicate = (!icmp_ln320 & p_0311_0 != 1 & p_0311_0 != 2 & p_0311_0 != 3 & p_0311_0 != 4 & p_0311_0 != 5 & p_0311_0 != 6 & p_0311_0 != 7 & p_0311_0 != 8 & p_0311_0 != 9 & p_0311_0 != 10)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:340]   --->   Operation 87 'br' <Predicate = (icmp_ln320)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str224)" [src/kernel_kernel.cpp:315]   --->   Operation 88 'specregionbegin' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:316]   --->   Operation 89 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln320, label %2, label %branch60" [src/kernel_kernel.cpp:336]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [12/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 91 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln320, label %hls_label_49_end, label %3" [src/kernel_kernel.cpp:344]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 14> <Delay = 2.32>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%local_L_tmp_load = load float* %local_L_tmp_load125" [src/kernel_kernel.cpp:341]   --->   Operation 93 'load' 'local_L_tmp_load' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%local_L_tmp_load115_load = load float* %tmp" [src/kernel_kernel.cpp:341]   --->   Operation 94 'load' 'local_L_tmp_load115_load' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%local_L_tmp_load_91 = load float* %local_L_tmp_load116" [src/kernel_kernel.cpp:341]   --->   Operation 95 'load' 'local_L_tmp_load_91' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%local_L_tmp_load_92 = load float* %local_L_tmp_load117" [src/kernel_kernel.cpp:341]   --->   Operation 96 'load' 'local_L_tmp_load_92' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%local_L_tmp_load_93 = load float* %local_L_tmp_load118" [src/kernel_kernel.cpp:341]   --->   Operation 97 'load' 'local_L_tmp_load_93' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%local_L_tmp_load_94 = load float* %local_L_tmp_load119" [src/kernel_kernel.cpp:341]   --->   Operation 98 'load' 'local_L_tmp_load_94' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%local_L_tmp_load_95 = load float* %local_L_tmp_load120" [src/kernel_kernel.cpp:341]   --->   Operation 99 'load' 'local_L_tmp_load_95' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%local_L_tmp_load_96 = load float* %local_L_tmp_load121" [src/kernel_kernel.cpp:341]   --->   Operation 100 'load' 'local_L_tmp_load_96' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%local_L_tmp_load_97 = load float* %local_L_tmp_load122" [src/kernel_kernel.cpp:341]   --->   Operation 101 'load' 'local_L_tmp_load_97' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%local_L_tmp_load_98 = load float* %local_L_tmp_load123" [src/kernel_kernel.cpp:341]   --->   Operation 102 'load' 'local_L_tmp_load_98' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%local_L_tmp_load_99 = load float* %local_L_tmp_load124" [src/kernel_kernel.cpp:341]   --->   Operation 103 'load' 'local_L_tmp_load_99' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.65ns)   --->   "%icmp_ln341 = icmp eq i4 %p_0311_0, 1" [src/kernel_kernel.cpp:341]   --->   Operation 104 'icmp' 'icmp_ln341' <Predicate = (!icmp_ln320)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln341_95)   --->   "%select_ln341 = select i1 %icmp_ln341, float %local_L_tmp_load115_load, float %local_L_tmp_load" [src/kernel_kernel.cpp:341]   --->   Operation 105 'select' 'select_ln341' <Predicate = (!icmp_ln320)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.65ns)   --->   "%icmp_ln341_93 = icmp eq i4 %p_0311_0, 2" [src/kernel_kernel.cpp:341]   --->   Operation 106 'icmp' 'icmp_ln341_93' <Predicate = (!icmp_ln320)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln341_95 = select i1 %icmp_ln341_93, float %local_L_tmp_load_91, float %select_ln341" [src/kernel_kernel.cpp:341]   --->   Operation 107 'select' 'select_ln341_95' <Predicate = (!icmp_ln320)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.65ns)   --->   "%icmp_ln341_94 = icmp eq i4 %p_0311_0, 3" [src/kernel_kernel.cpp:341]   --->   Operation 108 'icmp' 'icmp_ln341_94' <Predicate = (!icmp_ln320)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln341_97)   --->   "%select_ln341_96 = select i1 %icmp_ln341_94, float %local_L_tmp_load_92, float %select_ln341_95" [src/kernel_kernel.cpp:341]   --->   Operation 109 'select' 'select_ln341_96' <Predicate = (!icmp_ln320)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.65ns)   --->   "%icmp_ln341_95 = icmp eq i4 %p_0311_0, 4" [src/kernel_kernel.cpp:341]   --->   Operation 110 'icmp' 'icmp_ln341_95' <Predicate = (!icmp_ln320)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln341_97 = select i1 %icmp_ln341_95, float %local_L_tmp_load_93, float %select_ln341_96" [src/kernel_kernel.cpp:341]   --->   Operation 111 'select' 'select_ln341_97' <Predicate = (!icmp_ln320)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.65ns)   --->   "%icmp_ln341_96 = icmp eq i4 %p_0311_0, 5" [src/kernel_kernel.cpp:341]   --->   Operation 112 'icmp' 'icmp_ln341_96' <Predicate = (!icmp_ln320)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln341_99)   --->   "%select_ln341_98 = select i1 %icmp_ln341_96, float %local_L_tmp_load_94, float %select_ln341_97" [src/kernel_kernel.cpp:341]   --->   Operation 113 'select' 'select_ln341_98' <Predicate = (!icmp_ln320)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.65ns)   --->   "%icmp_ln341_97 = icmp eq i4 %p_0311_0, 6" [src/kernel_kernel.cpp:341]   --->   Operation 114 'icmp' 'icmp_ln341_97' <Predicate = (!icmp_ln320)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln341_99 = select i1 %icmp_ln341_97, float %local_L_tmp_load_95, float %select_ln341_98" [src/kernel_kernel.cpp:341]   --->   Operation 115 'select' 'select_ln341_99' <Predicate = (!icmp_ln320)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.65ns)   --->   "%icmp_ln341_98 = icmp eq i4 %p_0311_0, 7" [src/kernel_kernel.cpp:341]   --->   Operation 116 'icmp' 'icmp_ln341_98' <Predicate = (!icmp_ln320)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln341_101)   --->   "%select_ln341_100 = select i1 %icmp_ln341_98, float %local_L_tmp_load_96, float %select_ln341_99" [src/kernel_kernel.cpp:341]   --->   Operation 117 'select' 'select_ln341_100' <Predicate = (!icmp_ln320)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.65ns)   --->   "%icmp_ln341_99 = icmp eq i4 %p_0311_0, -8" [src/kernel_kernel.cpp:341]   --->   Operation 118 'icmp' 'icmp_ln341_99' <Predicate = (!icmp_ln320)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln341_101 = select i1 %icmp_ln341_99, float %local_L_tmp_load_97, float %select_ln341_100" [src/kernel_kernel.cpp:341]   --->   Operation 119 'select' 'select_ln341_101' <Predicate = (!icmp_ln320)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.65ns)   --->   "%icmp_ln341_100 = icmp eq i4 %p_0311_0, -7" [src/kernel_kernel.cpp:341]   --->   Operation 120 'icmp' 'icmp_ln341_100' <Predicate = (!icmp_ln320)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln341_103)   --->   "%select_ln341_102 = select i1 %icmp_ln341_100, float %local_L_tmp_load_98, float %select_ln341_101" [src/kernel_kernel.cpp:341]   --->   Operation 121 'select' 'select_ln341_102' <Predicate = (!icmp_ln320)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.65ns)   --->   "%icmp_ln341_101 = icmp eq i4 %p_0311_0, -6" [src/kernel_kernel.cpp:341]   --->   Operation 122 'icmp' 'icmp_ln341_101' <Predicate = (!icmp_ln320)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln341_103 = select i1 %icmp_ln341_101, float %local_L_tmp_load_99, float %select_ln341_102" [src/kernel_kernel.cpp:341]   --->   Operation 123 'select' 'select_ln341_103' <Predicate = (!icmp_ln320)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.63ns)   --->   "switch i4 %p_0311_0, label %branch59 [
    i4 1, label %branch60.branch12_crit_edge
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
    i4 7, label %branch55
    i4 -8, label %branch56
    i4 -7, label %branch57
    i4 -6, label %branch58
  ]" [src/kernel_kernel.cpp:341]   --->   Operation 124 'switch' <Predicate = (!icmp_ln320)> <Delay = 0.63>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_10_0_011" [src/kernel_kernel.cpp:341]   --->   Operation 125 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 10)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_load125" [src/kernel_kernel.cpp:341]   --->   Operation 126 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 10)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_9_0_010" [src/kernel_kernel.cpp:341]   --->   Operation 127 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 9)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_load124" [src/kernel_kernel.cpp:341]   --->   Operation 128 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 9)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_8_0_09" [src/kernel_kernel.cpp:341]   --->   Operation 129 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 8)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_load123" [src/kernel_kernel.cpp:341]   --->   Operation 130 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 8)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_7_0_08" [src/kernel_kernel.cpp:341]   --->   Operation 131 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 7)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_load122" [src/kernel_kernel.cpp:341]   --->   Operation 132 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 7)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_6_0_07" [src/kernel_kernel.cpp:341]   --->   Operation 133 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 6)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_load121" [src/kernel_kernel.cpp:341]   --->   Operation 134 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 6)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_5_0_06" [src/kernel_kernel.cpp:341]   --->   Operation 135 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 5)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_load120" [src/kernel_kernel.cpp:341]   --->   Operation 136 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 5)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_4_0_05" [src/kernel_kernel.cpp:341]   --->   Operation 137 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 4)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_load119" [src/kernel_kernel.cpp:341]   --->   Operation 138 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 4)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_3_0_04" [src/kernel_kernel.cpp:341]   --->   Operation 139 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 3)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_load118" [src/kernel_kernel.cpp:341]   --->   Operation 140 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 3)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_2_0_03" [src/kernel_kernel.cpp:341]   --->   Operation 141 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 2)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_load117" [src/kernel_kernel.cpp:341]   --->   Operation 142 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 2)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_1_0_02" [src/kernel_kernel.cpp:341]   --->   Operation 143 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 1)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_load116" [src/kernel_kernel.cpp:341]   --->   Operation 144 'store' <Predicate = (!icmp_ln320 & p_0311_0 == 1)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "store float %select_ln341_103, float* %local_L_tmp_11_0_012" [src/kernel_kernel.cpp:341]   --->   Operation 145 'store' <Predicate = (!icmp_ln320 & p_0311_0 != 1 & p_0311_0 != 2 & p_0311_0 != 3 & p_0311_0 != 4 & p_0311_0 != 5 & p_0311_0 != 6 & p_0311_0 != 7 & p_0311_0 != 8 & p_0311_0 != 9 & p_0311_0 != 10)> <Delay = 0.00>
ST_5 : Operation 146 [1/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 146 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "store float %tmp_135, float* %tmp_1058" [src/kernel_kernel.cpp:340]   --->   Operation 147 'store' <Predicate = (icmp_ln320)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "store float %tmp_135, float* %tmp" [src/kernel_kernel.cpp:340]   --->   Operation 148 'store' <Predicate = (icmp_ln320)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.32>
ST_6 : Operation 149 [11/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 149 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 150 [10/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 150 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.32>
ST_8 : Operation 151 [9/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 151 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 2.32>
ST_9 : Operation 152 [8/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 152 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 2.32>
ST_10 : Operation 153 [7/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 153 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.32>
ST_11 : Operation 154 [6/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 154 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 2.32>
ST_12 : Operation 155 [5/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 155 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 2.32>
ST_13 : Operation 156 [4/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 156 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 2.32>
ST_14 : Operation 157 [3/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 157 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 2.32>
ST_15 : Operation 158 [2/12] (2.32ns)   --->   "%tmp_135 = fdiv float %select_ln320, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 158 'fdiv' 'tmp_135' <Predicate = (icmp_ln320)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.21>
ST_16 : Operation 159 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_135)" [src/kernel_kernel.cpp:339]   --->   Operation 159 'write' <Predicate = (icmp_ln320)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1058_load = load float* %tmp_1058" [src/kernel_kernel.cpp:343]   --->   Operation 160 'load' 'tmp_1058_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%local_L_tmp_1_0_02_load = load float* %local_L_tmp_1_0_02" [src/kernel_kernel.cpp:343]   --->   Operation 161 'load' 'local_L_tmp_1_0_02_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%local_L_tmp_2_0_03_load = load float* %local_L_tmp_2_0_03" [src/kernel_kernel.cpp:343]   --->   Operation 162 'load' 'local_L_tmp_2_0_03_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%local_L_tmp_3_0_04_load = load float* %local_L_tmp_3_0_04" [src/kernel_kernel.cpp:343]   --->   Operation 163 'load' 'local_L_tmp_3_0_04_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%local_L_tmp_4_0_05_load = load float* %local_L_tmp_4_0_05" [src/kernel_kernel.cpp:343]   --->   Operation 164 'load' 'local_L_tmp_4_0_05_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%local_L_tmp_5_0_06_load = load float* %local_L_tmp_5_0_06" [src/kernel_kernel.cpp:343]   --->   Operation 165 'load' 'local_L_tmp_5_0_06_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%local_L_tmp_6_0_07_load = load float* %local_L_tmp_6_0_07" [src/kernel_kernel.cpp:343]   --->   Operation 166 'load' 'local_L_tmp_6_0_07_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%local_L_tmp_7_0_08_load = load float* %local_L_tmp_7_0_08" [src/kernel_kernel.cpp:343]   --->   Operation 167 'load' 'local_L_tmp_7_0_08_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%local_L_tmp_8_0_09_load = load float* %local_L_tmp_8_0_09" [src/kernel_kernel.cpp:343]   --->   Operation 168 'load' 'local_L_tmp_8_0_09_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%local_L_tmp_9_0_010_load = load float* %local_L_tmp_9_0_010" [src/kernel_kernel.cpp:343]   --->   Operation 169 'load' 'local_L_tmp_9_0_010_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%local_L_tmp_10_0_011_load = load float* %local_L_tmp_10_0_011" [src/kernel_kernel.cpp:343]   --->   Operation 170 'load' 'local_L_tmp_10_0_011_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%local_L_tmp_11_0_012_load = load float* %local_L_tmp_11_0_012" [src/kernel_kernel.cpp:343]   --->   Operation 171 'load' 'local_L_tmp_11_0_012_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.61ns)   --->   "%tmp_136 = call float @_ssdm_op_Mux.ap_auto.12float.i4(float %tmp_1058_load, float %local_L_tmp_1_0_02_load, float %local_L_tmp_2_0_03_load, float %local_L_tmp_3_0_04_load, float %local_L_tmp_4_0_05_load, float %local_L_tmp_5_0_06_load, float %local_L_tmp_6_0_07_load, float %local_L_tmp_7_0_08_load, float %local_L_tmp_8_0_09_load, float %local_L_tmp_9_0_010_load, float %local_L_tmp_10_0_011_load, float %local_L_tmp_11_0_012_load, i4 %p_0311_0)" [src/kernel_kernel.cpp:343]   --->   Operation 172 'mux' 'tmp_136' <Predicate = true> <Delay = 0.61> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 173 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %tmp_136, %tmp_1061" [src/kernel_kernel.cpp:343]   --->   Operation 173 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 174 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %tmp_136, %tmp_1061" [src/kernel_kernel.cpp:343]   --->   Operation 174 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 175 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %tmp_136, %tmp_1061" [src/kernel_kernel.cpp:343]   --->   Operation 175 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 176 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %tmp_136, %tmp_1061" [src/kernel_kernel.cpp:343]   --->   Operation 176 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 177 [7/7] (2.34ns)   --->   "%tmp_66 = fsub float %tmp_1059, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 177 'fsub' 'tmp_66' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 178 [6/7] (2.34ns)   --->   "%tmp_66 = fsub float %tmp_1059, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 178 'fsub' 'tmp_66' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 179 [5/7] (2.34ns)   --->   "%tmp_66 = fsub float %tmp_1059, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 179 'fsub' 'tmp_66' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 180 [4/7] (2.34ns)   --->   "%tmp_66 = fsub float %tmp_1059, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 180 'fsub' 'tmp_66' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 181 [3/7] (2.34ns)   --->   "%tmp_66 = fsub float %tmp_1059, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 181 'fsub' 'tmp_66' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 182 [2/7] (2.34ns)   --->   "%tmp_66 = fsub float %tmp_1059, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 182 'fsub' 'tmp_66' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 183 [1/7] (2.34ns)   --->   "%tmp_66 = fsub float %tmp_1059, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 183 'fsub' 'tmp_66' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 184 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_66)" [src/kernel_kernel.cpp:345]   --->   Operation 184 'write' <Predicate = (!icmp_ln320)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "br label %hls_label_49_end" [src/kernel_kernel.cpp:345]   --->   Operation 185 'br' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%empty_524 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str224, i32 %tmp_133)" [src/kernel_kernel.cpp:348]   --->   Operation 186 'specregionend' 'empty_524' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 187 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:349]   --->   Operation 188 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:315) [38]  (0.603 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:315) [38]  (0 ns)
	'icmp' operation ('icmp_ln899', src/kernel_kernel.cpp:315) [39]  (0.656 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_U_tmp_1_in_V' (src/kernel_kernel.cpp:332) [51]  (1.22 ns)
	fifo write on port 'fifo_U_tmp_1_out_V' (src/kernel_kernel.cpp:335) [53]  (1.22 ns)

 <State 4>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 7>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 10>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 13>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 14>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 15>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [134]  (2.33 ns)

 <State 16>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_L_drain_out_V' (src/kernel_kernel.cpp:339) [135]  (1.22 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [153]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [153]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [153]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [153]  (2.32 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [154]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [154]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [154]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [154]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [154]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [154]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [154]  (2.34 ns)

 <State 28>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_V_out_V' (src/kernel_kernel.cpp:345) [157]  (1.22 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
