{
  "design": {
    "design_info": {
      "boundary_crc": "0x97A125ADD1F9FA40",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../pl_system.gen/sources_1/bd/pl_system",
      "name": "pl_system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "ps_system": {
        "rstgen": "",
        "ps": "",
        "gpio": "",
        "intx": {
          "s00_couplers": {
            "auto_pc": ""
          }
        }
      },
      "mb_system": {
        "rstgen": "",
        "localmem": {
          "ilmb_v10": "",
          "ilmb_bram_if_cntlr": "",
          "lmb_bram": "",
          "dlmb_bram_if_cntlr": "",
          "dlmb_v10": ""
        },
        "gpio": "",
        "mb": "",
        "intc": "",
        "mdm": "",
        "intx": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        }
      },
      "hls_system": {
        "invert_reset": "",
        "slice_gpio": "",
        "blink": ""
      },
      "blink": ""
    },
    "interface_ports": {
      "mb_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "ps_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "arst_n"
          },
          "CLK_DOMAIN": {
            "value": "pl_system_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "arst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "rtl_gpio": {
        "direction": "O"
      },
      "hls_gpio": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "ps_system": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "components": {
          "rstgen": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pl_system_9ZRIKV8",
            "xci_path": "ip/pl_system_9ZRIKV8/pl_system_9ZRIKV8.xci",
            "inst_hier_path": "ps_system/rstgen"
          },
          "ps": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "pl_system_processing_system7_0_0",
            "xci_path": "ip/pl_system_processing_system7_0_0/pl_system_processing_system7_0_0.xci",
            "inst_hier_path": "ps_system/ps",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
                "value": "23.8095"
              },
              "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
                "value": "23.8095"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "667"
              },
              "PCW_CAN0_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "50000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_BASEADDR": {
                "value": "0x00100000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x3FFFFFFF"
              },
              "PCW_DM_WIDTH": {
                "value": "4"
              },
              "PCW_DQS_WIDTH": {
                "value": "4"
              },
              "PCW_DQ_WIDTH": {
                "value": "32"
              },
              "PCW_ENET0_BASEADDR": {
                "value": "0xE000B000"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "MIO 52 .. 53"
              },
              "PCW_ENET0_HIGHADDR": {
                "value": "0xE000BFFF"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CAN1": {
                "value": "0"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG0_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_PJTAG": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SRAM_INT": {
                "value": "0"
              },
              "PCW_EN_EMIO_TRACE": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_WDT": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "0"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "0"
              },
              "PCW_EN_I2C1": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_PJTAG": {
                "value": "0"
              },
              "PCW_EN_PTP_ENET0": {
                "value": "0"
              },
              "PCW_EN_PTP_ENET1": {
                "value": "0"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_RST0_PORT": {
                "value": "1"
              },
              "PCW_EN_RST1_PORT": {
                "value": "0"
              },
              "PCW_EN_RST2_PORT": {
                "value": "0"
              },
              "PCW_EN_RST3_PORT": {
                "value": "0"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SDIO1": {
                "value": "0"
              },
              "PCW_EN_SMC": {
                "value": "0"
              },
              "PCW_EN_SPI0": {
                "value": "0"
              },
              "PCW_EN_SPI1": {
                "value": "0"
              },
              "PCW_EN_TRACE": {
                "value": "0"
              },
              "PCW_EN_TTC0": {
                "value": "0"
              },
              "PCW_EN_TTC1": {
                "value": "0"
              },
              "PCW_EN_UART0": {
                "value": "0"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_EN_USB1": {
                "value": "0"
              },
              "PCW_EN_WDT": {
                "value": "0"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_GP0_EN_MODIFIABLE_TXN": {
                "value": "1"
              },
              "PCW_GP0_NUM_READ_THREADS": {
                "value": "4"
              },
              "PCW_GP0_NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PCW_GP1_EN_MODIFIABLE_TXN": {
                "value": "1"
              },
              "PCW_GP1_NUM_READ_THREADS": {
                "value": "4"
              },
              "PCW_GP1_NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PCW_GPIO_BASEADDR": {
                "value": "0xE000A000"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_HIGHADDR": {
                "value": "0xE000AFFF"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_IMPORT_BOARD_PRESET": {
                "value": "None"
              },
              "PCW_INCLUDE_ACP_TRANS_CHECK": {
                "value": "0"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_PRIMITIVE": {
                "value": "54"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
              },
              "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
                "value": "0"
              },
              "PCW_M_AXI_GP0_ID_WIDTH": {
                "value": "12"
              },
              "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
                "value": "0"
              },
              "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
                "value": "12"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.221"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.222"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.217"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.244"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.050"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.044"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.035"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.100"
              },
              "PCW_PACKAGE_NAME": {
                "value": "clg400"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PERIPHERAL_BOARD_PRESET": {
                "value": "part0"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_PS7_SI_REV": {
                "value": "PRODUCTION"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_FBCLK_IO": {
                "value": "MIO 8"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 47"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SDIO0_BASEADDR": {
                "value": "0xE0100000"
              },
              "PCW_SDIO0_HIGHADDR": {
                "value": "0xE0100FFF"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SMC_CYCLE_T0": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T1": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T2": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T3": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T4": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T5": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T6": {
                "value": "NA"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_TRACE_INTERNAL_WIDTH": {
                "value": "2"
              },
              "PCW_TRACE_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_BASEADDR": {
                "value": "0xE0001000"
              },
              "PCW_UART1_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_HIGHADDR": {
                "value": "0xE0001FFF"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 48 .. 49"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.221"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.222"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.217"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.244"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "32 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "18.8"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "18.8"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "18.8"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "18.8"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "22.8"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "105.056"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "27.9"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "66.904"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "22.9"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "89.1715"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "29.4"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "113.63"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.050"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.044"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.035"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.100"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "22.8"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "98.503"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "27.9"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "68.5855"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "22.9"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "90.295"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "29.4"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "103.977"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3 (Low Voltage)"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41K256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_UIPARAM_GENERATE_SUMMARY": {
                "value": "NA"
              },
              "PCW_USB0_BASEADDR": {
                "value": "0xE0102000"
              },
              "PCW_USB0_HIGHADDR": {
                "value": "0xE0102fff"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 46"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_AXI_FABRIC_IDLE": {
                "value": "0"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CORESIGHT": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_CR_FABRIC": {
                "value": "1"
              },
              "PCW_USE_DDR_BYPASS": {
                "value": "0"
              },
              "PCW_USE_DEBUG": {
                "value": "0"
              },
              "PCW_USE_DMA0": {
                "value": "0"
              },
              "PCW_USE_DMA1": {
                "value": "0"
              },
              "PCW_USE_DMA2": {
                "value": "0"
              },
              "PCW_USE_DMA3": {
                "value": "0"
              },
              "PCW_USE_EXPANDED_IOP": {
                "value": "0"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "0"
              },
              "PCW_USE_HIGH_OCM": {
                "value": "0"
              },
              "PCW_USE_M_AXI_GP0": {
                "value": "1"
              },
              "PCW_USE_M_AXI_GP1": {
                "value": "0"
              },
              "PCW_USE_PROC_EVENT_BUS": {
                "value": "0"
              },
              "PCW_USE_PS_SLCR_REGISTERS": {
                "value": "0"
              },
              "PCW_USE_S_AXI_ACP": {
                "value": "0"
              },
              "PCW_USE_S_AXI_GP0": {
                "value": "0"
              },
              "PCW_USE_S_AXI_GP1": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP1": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP2": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP3": {
                "value": "0"
              },
              "PCW_USE_TRACE": {
                "value": "0"
              },
              "PCW_VALUE_SILVERSION": {
                "value": "3"
              },
              "PCW_WDT_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_WDT_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "preset": {
                "value": "None"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          },
          "gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "pl_system_BKICL5E",
            "xci_path": "ip/pl_system_BKICL5E/pl_system_BKICL5E.xci",
            "inst_hier_path": "ps_system/gpio",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "Component_Name": {
                "value": "pl_system_BKICL5E"
              }
            }
          },
          "intx": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/pl_system_2V38JTW/pl_system_2V38JTW.xci",
            "inst_hier_path": "ps_system/intx",
            "xci_name": "pl_system_2V38JTW",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "pl_system_auto_pc_0",
                    "xci_path": "ip/pl_system_auto_pc_0/pl_system_auto_pc_0.xci",
                    "inst_hier_path": "ps_system/intx/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "intx_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_intx": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "intx_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "intx_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "gpio_gpio": {
            "interface_ports": [
              "gpio",
              "gpio/GPIO"
            ]
          },
          "intx_M00_AXI": {
            "interface_ports": [
              "gpio/S_AXI",
              "intx/M00_AXI"
            ]
          },
          "ps_DDR": {
            "interface_ports": [
              "DDR",
              "ps/DDR"
            ]
          },
          "ps_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "ps/FIXED_IO"
            ]
          },
          "ps_M_AXI_GP0": {
            "interface_ports": [
              "ps/M_AXI_GP0",
              "intx/S00_AXI"
            ]
          }
        },
        "nets": {
          "ps_FCLK_CLK0": {
            "ports": [
              "ps/FCLK_CLK0",
              "rstgen/slowest_sync_clk",
              "ps/M_AXI_GP0_ACLK",
              "gpio/s_axi_aclk",
              "intx/S00_ACLK",
              "intx/M00_ACLK",
              "intx/ACLK"
            ]
          },
          "ps_FCLK_RESET0_N": {
            "ports": [
              "ps/FCLK_RESET0_N",
              "rstgen/ext_reset_in"
            ]
          },
          "rstgen_interconnect_aresetn": {
            "ports": [
              "rstgen/interconnect_aresetn",
              "intx/ARESETN"
            ]
          },
          "rstgen_peripheral_aresetn": {
            "ports": [
              "rstgen/peripheral_aresetn",
              "gpio/s_axi_aresetn",
              "intx/M00_ARESETN",
              "intx/S00_ARESETN"
            ]
          }
        }
      },
      "mb_system": {
        "interface_ports": {
          "gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "arst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "rstgen": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pl_system_HX0IOHN",
            "xci_path": "ip/pl_system_HX0IOHN/pl_system_HX0IOHN.xci",
            "inst_hier_path": "mb_system/rstgen"
          },
          "localmem": {
            "interface_ports": {
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "pl_system_3FFLID3",
                "xci_path": "ip/pl_system_3FFLID3/pl_system_3FFLID3.xci",
                "inst_hier_path": "mb_system/localmem/ilmb_v10",
                "parameters": {
                  "Component_Name": {
                    "value": "pl_system_3FFLID3"
                  }
                },
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "pl_system_HH1EDFM",
                "xci_path": "ip/pl_system_HH1EDFM/pl_system_HH1EDFM.xci",
                "inst_hier_path": "mb_system/localmem/ilmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "pl_system_QAVCV01",
                "xci_path": "ip/pl_system_QAVCV01/pl_system_QAVCV01.xci",
                "inst_hier_path": "mb_system/localmem/lmb_bram",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "pl_system_RMFDXWO",
                "xci_path": "ip/pl_system_RMFDXWO/pl_system_RMFDXWO.xci",
                "inst_hier_path": "mb_system/localmem/dlmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > pl_system mb_system/localmem/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "pl_system_W8UXTWT",
                "xci_path": "ip/pl_system_W8UXTWT/pl_system_W8UXTWT.xci",
                "inst_hier_path": "mb_system/localmem/dlmb_v10",
                "parameters": {
                  "Component_Name": {
                    "value": "pl_system_W8UXTWT"
                  }
                },
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_dlmb_bus": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "dlmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "ilmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "dlmb_v10/SYS_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "clk",
                  "ilmb_v10/LMB_Clk",
                  "ilmb_bram_if_cntlr/LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "dlmb_v10/LMB_Clk"
                ]
              }
            }
          },
          "gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "pl_system_1DB8W0Q",
            "xci_path": "ip/pl_system_1DB8W0Q/pl_system_1DB8W0Q.xci",
            "inst_hier_path": "mb_system/gpio",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "Component_Name": {
                "value": "pl_system_1DB8W0Q"
              }
            }
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "pl_system_LDW6NYN",
            "xci_path": "ip/pl_system_LDW6NYN/pl_system_LDW6NYN.xci",
            "inst_hier_path": "mb_system/mb",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "0"
              },
              "C_AREA_OPTIMIZED": {
                "value": "1"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "0"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_USE_BARREL": {
                "value": "1"
              },
              "C_USE_HW_MUL": {
                "value": "1"
              },
              "C_USE_MSR_INSTR": {
                "value": "1"
              },
              "C_USE_PCMP_INSTR": {
                "value": "1"
              },
              "C_USE_REORDER_INSTR": {
                "value": "0"
              },
              "G_TEMPLATE_LIST": {
                "value": "8"
              }
            },
            "interface_ports": {
              "DLMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > pl_system mb_system/localmem/dlmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "pl_system_R9G4TYL",
            "xci_path": "ip/pl_system_R9G4TYL/pl_system_R9G4TYL.xci",
            "inst_hier_path": "mb_system/intc",
            "parameters": {
              "C_HAS_FAST": {
                "value": "1"
              }
            }
          },
          "mdm": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "xci_name": "pl_system_07DYSNS",
            "xci_path": "ip/pl_system_07DYSNS/pl_system_07DYSNS.xci",
            "inst_hier_path": "mb_system/mdm",
            "parameters": {
              "C_ADDR_SIZE": {
                "value": "32"
              },
              "C_M_AXI_ADDR_WIDTH": {
                "value": "32"
              },
              "C_USE_UART": {
                "value": "1"
              }
            }
          },
          "intx": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/pl_system_41LCC20/pl_system_41LCC20.xci",
            "inst_hier_path": "mb_system/intx",
            "xci_name": "pl_system_41LCC20",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "S00_HAS_REGSLICE": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "pl_system_OV8KGXY",
                "xci_path": "ip/pl_system_OV8KGXY/pl_system_OV8KGXY.xci",
                "inst_hier_path": "mb_system/intx/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "intx_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_intx": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_intx": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_intx": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "intx_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "intx_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "gpio_gpio": {
            "interface_ports": [
              "gpio",
              "gpio/GPIO"
            ]
          },
          "intc_interrupt": {
            "interface_ports": [
              "intc/interrupt",
              "mb/INTERRUPT"
            ]
          },
          "intx_M00_AXI": {
            "interface_ports": [
              "intx/M00_AXI",
              "intc/s_axi"
            ]
          },
          "intx_M01_AXI": {
            "interface_ports": [
              "intx/M01_AXI",
              "mdm/S_AXI"
            ]
          },
          "intx_M02_AXI": {
            "interface_ports": [
              "intx/M02_AXI",
              "gpio/S_AXI"
            ]
          },
          "mb_DLMB": {
            "interface_ports": [
              "mb/DLMB",
              "localmem/DLMB"
            ]
          },
          "mb_ILMB": {
            "interface_ports": [
              "mb/ILMB",
              "localmem/ILMB"
            ]
          },
          "mb_M_AXI_DP": {
            "interface_ports": [
              "mb/M_AXI_DP",
              "intx/S00_AXI"
            ]
          },
          "mdm_MBDEBUG_0": {
            "interface_ports": [
              "mdm/MBDEBUG_0",
              "mb/DEBUG"
            ]
          }
        },
        "nets": {
          "arst_n": {
            "ports": [
              "arst_n",
              "rstgen/ext_reset_in"
            ]
          },
          "clk": {
            "ports": [
              "clk",
              "rstgen/slowest_sync_clk",
              "localmem/clk",
              "gpio/s_axi_aclk",
              "mb/Clk",
              "intc/s_axi_aclk",
              "intc/processor_clk",
              "mdm/S_AXI_ACLK",
              "intx/ACLK",
              "intx/M00_ACLK",
              "intx/S00_ACLK",
              "intx/M01_ACLK",
              "intx/M02_ACLK"
            ]
          },
          "mdm_debug_sys_rst": {
            "ports": [
              "mdm/Debug_SYS_Rst",
              "rstgen/mb_debug_sys_rst"
            ]
          },
          "rstgen_bus_struct_reset": {
            "ports": [
              "rstgen/bus_struct_reset",
              "localmem/SYS_Rst"
            ]
          },
          "rstgen_interconnect_aresetn": {
            "ports": [
              "rstgen/interconnect_aresetn",
              "intx/ARESETN"
            ]
          },
          "rstgen_mb_reset": {
            "ports": [
              "rstgen/mb_reset",
              "mb/Reset",
              "intc/processor_rst"
            ]
          },
          "rstgen_peripheral_aresetn": {
            "ports": [
              "rstgen/peripheral_aresetn",
              "gpio/s_axi_aresetn",
              "intc/s_axi_aresetn",
              "mdm/S_AXI_ARESETN",
              "intx/S00_ARESETN",
              "intx/M00_ARESETN",
              "intx/M01_ARESETN",
              "intx/M02_ARESETN"
            ]
          }
        }
      },
      "hls_system": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "arst_n": {
            "type": "rst",
            "direction": "I"
          },
          "gpio": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "invert_reset": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "pl_system_DWJERN1",
            "xci_path": "ip/pl_system_DWJERN1/pl_system_DWJERN1.xci",
            "inst_hier_path": "hls_system/invert_reset",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "slice_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pl_system_N6UPWP0",
            "xci_path": "ip/pl_system_N6UPWP0/pl_system_N6UPWP0.xci",
            "inst_hier_path": "hls_system/slice_gpio"
          },
          "blink": {
            "vlnv": "xilinx.com:hls:blink:1.0",
            "xci_name": "pl_system_4RBLIR7",
            "xci_path": "ip/pl_system_4RBLIR7/pl_system_4RBLIR7.xci",
            "inst_hier_path": "hls_system/blink",
            "parameters": {
              "Component_Name": {
                "value": "pl_system_blink_0_1"
              }
            }
          }
        },
        "nets": {
          "arst_n": {
            "ports": [
              "arst_n",
              "invert_reset/Op1"
            ]
          },
          "blink_gpio_out": {
            "ports": [
              "blink/gpio_out",
              "slice_gpio/Din"
            ]
          },
          "clk": {
            "ports": [
              "clk",
              "blink/ap_clk"
            ]
          },
          "invert_reset_Res": {
            "ports": [
              "invert_reset/Res",
              "blink/ap_rst"
            ]
          },
          "slice_gpio_Dout": {
            "ports": [
              "slice_gpio/Dout",
              "gpio"
            ]
          }
        }
      },
      "blink": {
        "vlnv": "xilinx.com:module_ref:blink:1.0",
        "xci_name": "pl_system_TFTFYLD",
        "xci_path": "ip/pl_system_TFTFYLD/pl_system_TFTFYLD.xci",
        "inst_hier_path": "blink",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "blink",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "pl_system_sys_clk",
                "value_src": "default_prop"
              }
            }
          },
          "arst_n": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "gpio_out": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "DDR": {
        "interface_ports": [
          "DDR",
          "ps_system/DDR"
        ]
      },
      "FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "ps_system/FIXED_IO"
        ]
      },
      "mb_gpio": {
        "interface_ports": [
          "mb_gpio",
          "mb_system/gpio"
        ]
      },
      "ps_gpio": {
        "interface_ports": [
          "ps_gpio",
          "ps_system/gpio"
        ]
      }
    },
    "nets": {
      "arst_n": {
        "ports": [
          "arst_n",
          "mb_system/arst_n",
          "hls_system/arst_n",
          "blink/arst_n"
        ]
      },
      "hls_gpio": {
        "ports": [
          "hls_system/gpio",
          "hls_gpio"
        ]
      },
      "rtl_gpio": {
        "ports": [
          "blink/gpio_out",
          "rtl_gpio"
        ]
      },
      "sys_clk": {
        "ports": [
          "sys_clk",
          "mb_system/clk",
          "hls_system/clk",
          "blink/clk"
        ]
      }
    },
    "addressing": {
      "/ps_system/ps": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/ps_system/gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/mb_system/mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/mb_system/gpio/S_AXI/Reg",
                "offset": "0x00080000",
                "range": "4K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_system/localmem/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_mdm_0_Reg": {
                "address_block": "/mb_system/mdm/S_AXI/Reg",
                "offset": "0x00050000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_system/intc/S_AXI/Reg",
                "offset": "0x00040000",
                "range": "4K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_system/localmem/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}