<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p246" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_246{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_246{left:654px;bottom:1130px;}
#t3_246{left:654px;bottom:1124px;letter-spacing:0.13px;}
#t4_246{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t5_246{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_246{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t7_246{left:138px;bottom:967px;letter-spacing:0.13px;}
#t8_246{left:206px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t9_246{left:726px;bottom:967px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#ta_246{left:138px;bottom:932px;letter-spacing:0.12px;}
#tb_246{left:204px;bottom:932px;letter-spacing:0.07px;word-spacing:0.02px;}
#tc_246{left:138px;bottom:906px;letter-spacing:0.09px;}
#td_246{left:138px;bottom:873px;letter-spacing:0.11px;}
#te_246{left:222px;bottom:873px;letter-spacing:-0.15px;}
#tf_246{left:288px;bottom:873px;}
#tg_246{left:308px;bottom:873px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#th_246{left:481px;bottom:871px;}
#ti_246{left:509px;bottom:873px;}
#tj_246{left:530px;bottom:873px;}
#tk_246{left:138px;bottom:845px;letter-spacing:0.11px;word-spacing:2.65px;}
#tl_246{left:138px;bottom:826px;letter-spacing:0.11px;word-spacing:-0.19px;}
#tm_246{left:137px;bottom:808px;letter-spacing:0.11px;word-spacing:-0.04px;}
#tn_246{left:138px;bottom:782px;letter-spacing:0.12px;word-spacing:1.31px;}
#to_246{left:396px;bottom:782px;letter-spacing:0.1px;}
#tp_246{left:428px;bottom:782px;letter-spacing:0.11px;word-spacing:1.31px;}
#tq_246{left:138px;bottom:764px;letter-spacing:0.1px;word-spacing:0.03px;}
#tr_246{left:138px;bottom:738px;letter-spacing:0.11px;word-spacing:0.54px;}
#ts_246{left:468px;bottom:738px;letter-spacing:0.17px;}
#tt_246{left:551px;bottom:735px;letter-spacing:0.13px;}
#tu_246{left:582px;bottom:738px;letter-spacing:0.1px;word-spacing:0.54px;}
#tv_246{left:795px;bottom:738px;letter-spacing:0.11px;}
#tw_246{left:810px;bottom:738px;letter-spacing:0.11px;word-spacing:0.57px;}
#tx_246{left:137px;bottom:717px;letter-spacing:0.11px;word-spacing:0.02px;}
#ty_246{left:261px;bottom:717px;letter-spacing:0.17px;}
#tz_246{left:352px;bottom:717px;letter-spacing:0.11px;word-spacing:0.02px;}
#t10_246{left:463px;bottom:717px;letter-spacing:0.11px;}
#t11_246{left:473px;bottom:717px;}
#t12_246{left:478px;bottom:717px;}
#t13_246{left:487px;bottom:717px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t14_246{left:658px;bottom:717px;letter-spacing:0.11px;}
#t15_246{left:669px;bottom:717px;letter-spacing:0.1px;word-spacing:-0.08px;}
#t16_246{left:706px;bottom:717px;letter-spacing:0.06px;}
#t17_246{left:720px;bottom:717px;letter-spacing:0.11px;word-spacing:0.02px;}
#t18_246{left:138px;bottom:691px;letter-spacing:0.08px;word-spacing:-0.3px;}
#t19_246{left:138px;bottom:672px;letter-spacing:0.09px;word-spacing:-0.23px;}
#t1a_246{left:137px;bottom:654px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1b_246{left:137px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1c_246{left:137px;bottom:610px;letter-spacing:0.1px;word-spacing:0.19px;}
#t1d_246{left:137px;bottom:591px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t1e_246{left:137px;bottom:573px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t1f_246{left:137px;bottom:547px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1g_246{left:137px;bottom:529px;letter-spacing:0.12px;word-spacing:0.86px;}
#t1h_246{left:137px;bottom:510px;letter-spacing:0.1px;word-spacing:-0.28px;}
#t1i_246{left:137px;bottom:492px;letter-spacing:0.09px;word-spacing:0.04px;}
#t1j_246{left:137px;bottom:466px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1k_246{left:314px;bottom:466px;letter-spacing:0.17px;}
#t1l_246{left:396px;bottom:464px;letter-spacing:0.13px;}
#t1m_246{left:418px;bottom:466px;letter-spacing:0.11px;}
#t1n_246{left:137px;bottom:437px;letter-spacing:0.08px;word-spacing:0.11px;}
#t1o_246{left:137px;bottom:419px;letter-spacing:0.08px;}
#t1p_246{left:173px;bottom:419px;letter-spacing:0.17px;}
#t1q_246{left:228px;bottom:416px;letter-spacing:0.13px;}
#t1r_246{left:243px;bottom:419px;letter-spacing:0.1px;}
#t1s_246{left:268px;bottom:419px;letter-spacing:0.17px;}
#t1t_246{left:323px;bottom:416px;letter-spacing:0.13px;}
#t1u_246{left:344px;bottom:419px;letter-spacing:0.11px;word-spacing:1.92px;}
#t1v_246{left:137px;bottom:398px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t1w_246{left:137px;bottom:379px;letter-spacing:0.1px;word-spacing:-0.12px;}
#t1x_246{left:137px;bottom:361px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1y_246{left:137px;bottom:335px;letter-spacing:0.11px;word-spacing:0.54px;}
#t1z_246{left:137px;bottom:317px;letter-spacing:0.08px;word-spacing:0.27px;}
#t20_246{left:137px;bottom:298px;letter-spacing:0.09px;word-spacing:1.07px;}
#t21_246{left:137px;bottom:280px;letter-spacing:0.11px;word-spacing:1.14px;}
#t22_246{left:137px;bottom:262px;letter-spacing:0.11px;}
#t23_246{left:137px;bottom:236px;letter-spacing:0.09px;word-spacing:0.01px;}
#t24_246{left:137px;bottom:210px;letter-spacing:0.11px;word-spacing:2.41px;}
#t25_246{left:137px;bottom:191px;letter-spacing:0.1px;word-spacing:0.03px;}
#t26_246{left:204px;bottom:191px;letter-spacing:0.17px;}
#t27_246{left:268px;bottom:189px;letter-spacing:0.13px;}
#t28_246{left:283px;bottom:192px;letter-spacing:0.1px;word-spacing:0.01px;}
#t29_246{left:138px;bottom:155px;letter-spacing:0.11px;}
#t2a_246{left:138px;bottom:129px;letter-spacing:0.11px;}
#t2b_246{left:121px;bottom:1061px;letter-spacing:-0.16px;}
#t2c_246{left:231px;bottom:1061px;letter-spacing:-0.16px;}
#t2d_246{left:253px;bottom:1061px;letter-spacing:-0.16px;}
#t2e_246{left:341px;bottom:1061px;letter-spacing:-0.16px;}
#t2f_246{left:363px;bottom:1061px;letter-spacing:-0.16px;}
#t2g_246{left:451px;bottom:1061px;letter-spacing:-0.16px;}
#t2h_246{left:473px;bottom:1061px;letter-spacing:-0.16px;}
#t2i_246{left:674px;bottom:1061px;}
#t2j_246{left:696px;bottom:1061px;}
#t2k_246{left:806px;bottom:1061px;}
#t2l_246{left:152px;bottom:1033px;letter-spacing:-0.16px;}
#t2m_246{left:161px;bottom:1016px;letter-spacing:-0.13px;}
#t2n_246{left:298px;bottom:1024px;letter-spacing:-0.07px;}
#t2o_246{left:409px;bottom:1033px;}
#t2p_246{left:395px;bottom:1016px;letter-spacing:-0.15px;}
#t2q_246{left:564px;bottom:1033px;letter-spacing:-0.42px;}
#t2r_246{left:543px;bottom:1017px;letter-spacing:-0.14px;}
#t2s_246{left:717px;bottom:1033px;letter-spacing:-0.17px;}
#t2t_246{left:734px;bottom:1016px;letter-spacing:-0.43px;}
#t2u_246{left:178px;bottom:996px;}
#t2v_246{left:300px;bottom:996px;}
#t2w_246{left:410px;bottom:996px;}
#t2x_246{left:572px;bottom:996px;letter-spacing:-0.17px;}
#t2y_246{left:751px;bottom:996px;}

.s1_246{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_246{font-size:3px;font-family:Arial-Bold_sgd;color:#7F7F7F;}
.s3_246{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_246{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_246{font-size:14px;font-family:Courier_rz;color:#000;}
.s6_246{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_246{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s8_246{font-size:14px;font-family:Wingdings3_se;color:#000;}
.s9_246{font-size:11px;font-family:Courier_rz;color:#000;}
.sa_246{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sb_246{font-size:15px;font-family:Courier-Oblique_s6;color:#000;}
.sc_246{font-size:12px;font-family:Courier-Oblique_s6;color:#000;}
.sd_246{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.se_246{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sf_246{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sg_246{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.sh_246{font-size:14px;font-family:sub_Times-Roman_lfr;color:#000;}
.t.v0_246{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts246" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier-Oblique_s6;
	src: url("fonts/Courier-Oblique_s6.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_se;
	src: url("fonts/Wingdings3_se.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg246Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg246" style="-webkit-user-select: none;"><object width="935" height="1210" data="246/246.svg" type="image/svg+xml" id="pdf246" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_246" class="t s1_246">DVP </span><span id="t2_246" class="t v0_246 s2_246">I</span><span id="t3_246" class="t s1_246">Disable Virtual Processor </span>
<span id="t4_246" class="t s3_246">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_246" class="t s3_246">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t6_246" class="t s3_246">246 </span>
<span id="t7_246" class="t s4_246">Format: </span><span id="t8_246" class="t s5_246">DVP rt </span><span id="t9_246" class="t s6_246">microMIPS Release 6 </span>
<span id="ta_246" class="t s4_246">Purpose: </span><span id="tb_246" class="t s7_246">Disable Virtual Processor </span>
<span id="tc_246" class="t s7_246">To disable all virtual processors in a physical core other than the virtual processor that issued the instruction. </span>
<span id="td_246" class="t s4_246">Description: </span><span id="te_246" class="t s5_246">GPR[rt] </span><span id="tf_246" class="t s8_246"> </span><span id="tg_246" class="t s5_246">VPControl ; VPControl </span>
<span id="th_246" class="t s9_246">DIS </span>
<span id="ti_246" class="t s8_246"> </span><span id="tj_246" class="t s5_246">1 </span>
<span id="tk_246" class="t s7_246">Disabling a virtual processor means that instruction fetch is terminated, and all outstanding instructions for the </span>
<span id="tl_246" class="t s7_246">affected virtual processor(s) must be complete before the DVP itself is allowed to retire. Any outstanding events such </span>
<span id="tm_246" class="t s7_246">as hardware instruction or data prefetch, or page-table walks must also be terminated. </span>
<span id="tn_246" class="t s7_246">The DVP instruction has implicit SYNC(</span><span id="to_246" class="t sa_246">stype</span><span id="tp_246" class="t s7_246">=0) semantics but with respect to the other virtual processors in the </span>
<span id="tq_246" class="t s7_246">physical core. </span>
<span id="tr_246" class="t s7_246">After all other virtual processors have been disabled, </span><span id="ts_246" class="t sb_246">VPControl </span>
<span id="tt_246" class="t sc_246">DIS </span>
<span id="tu_246" class="t s7_246">is set. Prior to modification and if </span><span id="tv_246" class="t sa_246">rt </span><span id="tw_246" class="t s7_246">is non- </span>
<span id="tx_246" class="t s7_246">zero, sign-extended </span><span id="ty_246" class="t sb_246">VPControl </span><span id="tz_246" class="t s7_246">is written to GPR[</span><span id="t10_246" class="t sa_246">rt</span><span id="t11_246" class="t s7_246">]</span><span id="t12_246" class="t s5_246">.</span><span id="t13_246" class="t s7_246">If DVP is specified without </span><span id="t14_246" class="t sa_246">rt</span><span id="t15_246" class="t s7_246">, then </span><span id="t16_246" class="t sa_246">rt </span><span id="t17_246" class="t s7_246">must be 0. </span>
<span id="t18_246" class="t s7_246">DVP may also take effect on a virtual processor that has executed a WAIT or a PAUSE instruction. If a virtual proces- </span>
<span id="t19_246" class="t s7_246">sor has executed a WAIT instruction, then it cannot resume execution on an interrupt until an EVP has been executed. </span>
<span id="t1a_246" class="t s7_246">If the EVP is executed before the interrupt arrives, then the virtual processor resumes in a state as if the DVP had not </span>
<span id="t1b_246" class="t s7_246">been executed, that is, it waits for the interrupt. </span>
<span id="t1c_246" class="t s7_246">If a virtual processor has executed a PAUSE instruction, then it cannot resume execution until an EVP has been exe- </span>
<span id="t1d_246" class="t s7_246">cuted, even if LLbit is cleared. If an EVP is executed before the LLbit is cleared, then the virtual processor resumes in </span>
<span id="t1e_246" class="t s7_246">a state as if the DVP has not been executed, that is, it waits for the LLbit to clear. </span>
<span id="t1f_246" class="t s7_246">The execution of a DVP must be followed by the execution of an EVP. The execution of an EVP causes execution to </span>
<span id="t1g_246" class="t s7_246">resume immediately—where applicable—on all other virtual processors, as if the DVP had not been executed. The </span>
<span id="t1h_246" class="t s7_246">execution is completely restorable after the EVP. If an event occurs in between the DVP and EVP that renders state of </span>
<span id="t1i_246" class="t s7_246">the virtual processor UNPREDICTABLE (such as power-gating), then the effect of EVP is UNPREDICTABLE. </span>
<span id="t1j_246" class="t s7_246">DVP may only take effect if </span><span id="t1k_246" class="t sb_246">VPControl </span>
<span id="t1l_246" class="t sc_246">DIS </span>
<span id="t1m_246" class="t s7_246">=0. Otherwise it is treated as a NOP instruction. </span>
<span id="t1n_246" class="t s7_246">If a virtual processor is disabled due to a DVP, then interrupts are also disabled for the virtual processor, that is, logi- </span>
<span id="t1o_246" class="t s7_246">cally </span><span id="t1p_246" class="t sb_246">Status </span>
<span id="t1q_246" class="t sc_246">IE </span>
<span id="t1r_246" class="t s7_246">=0. </span><span id="t1s_246" class="t sb_246">Status </span>
<span id="t1t_246" class="t sc_246">IE </span>
<span id="t1u_246" class="t s7_246">for the target virtual processors though is not cleared though as software cannot </span>
<span id="t1v_246" class="t s7_246">access state on the virtual processors that have been disabled. Similarly, deferred exceptions will not cause a disabled </span>
<span id="t1w_246" class="t s7_246">virtual processor to be re-enabled for execution, at least until execution is re-enabled by the EVP instruction. The vir- </span>
<span id="t1x_246" class="t s7_246">tual processor that executes the DVP, however, continues to be interruptible. </span>
<span id="t1y_246" class="t s7_246">In an implementation, the ability of a virtual processor to execute instructions may also be under control external to </span>
<span id="t1z_246" class="t s7_246">the physical core which contains the virtual processor. If disabled by DVP, a virtual processor must not resume fetch </span>
<span id="t20_246" class="t s7_246">in response to the assertion of this external signal to enable fetch. Conversely, if fetch is disabled by such external </span>
<span id="t21_246" class="t s7_246">control, then execution of EVP will not cause fetch to resume at a target virtual processor for which the control is </span>
<span id="t22_246" class="t s7_246">deasserted. </span>
<span id="t23_246" class="t s7_246">This instruction never executes speculatively. It must be the oldest unretired instruction to take effect. </span>
<span id="t24_246" class="t s7_246">This instruction is only available in Release 6 implementations. For implementations that do not support multi- </span>
<span id="t25_246" class="t s7_246">threading (</span><span id="t26_246" class="t sd_246">Config5 </span>
<span id="t27_246" class="t se_246">VP </span>
<span id="t28_246" class="t s7_246">=0), this instruction must be treated as a NOP instruction. </span>
<span id="t29_246" class="t s4_246">Restrictions: </span>
<span id="t2a_246" class="t s7_246">If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled. </span>
<span id="t2b_246" class="t sf_246">31 </span><span id="t2c_246" class="t sf_246">26 </span><span id="t2d_246" class="t sf_246">25 </span><span id="t2e_246" class="t sf_246">21 </span><span id="t2f_246" class="t sf_246">20 </span><span id="t2g_246" class="t sf_246">16 </span><span id="t2h_246" class="t sf_246">15 </span><span id="t2i_246" class="t sf_246">6 </span><span id="t2j_246" class="t sf_246">5 </span><span id="t2k_246" class="t sf_246">0 </span>
<span id="t2l_246" class="t sg_246">POOL32A </span>
<span id="t2m_246" class="t sg_246">000000 </span>
<span id="t2n_246" class="t sg_246">rt </span>
<span id="t2o_246" class="t sg_246">0 </span>
<span id="t2p_246" class="t sg_246">00000 </span>
<span id="t2q_246" class="t sh_246">DVP </span>
<span id="t2r_246" class="t sh_246">0001100101 </span>
<span id="t2s_246" class="t sg_246">POOL32AXf </span>
<span id="t2t_246" class="t sg_246">111100 </span>
<span id="t2u_246" class="t sf_246">6 </span><span id="t2v_246" class="t sf_246">5 </span><span id="t2w_246" class="t sf_246">5 </span><span id="t2x_246" class="t sf_246">10 </span><span id="t2y_246" class="t sf_246">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
