
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_Prefetch_M_S_IP_0_0/design_1_Prefetch_M_S_IP_0_0.dcp' for cell 'design_1_i/Prefetch_M_S_IP_0'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp' for cell 'design_1_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_Prefetch_M_S_IP_0_0_Prefetch_M_S_IP_v1_0_M00_AXI' defined in file 'design_1_Prefetch_M_S_IP_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 267 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 220 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 44 instances

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 614.746 ; gain = 370.125
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file design_1_processing_system7_0_0.hwdef does not exist for instance design_1_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 625.535 ; gain = 10.102
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 10779f757

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aec39f29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1182.129 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 504 cells.
Phase 2 Constant propagation | Checksum: f5834d3f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1182.129 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1340 unconnected nets.
INFO: [Opt 31-11] Eliminated 615 unconnected cells.
Phase 3 Sweep | Checksum: 1726745cf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1182.129 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1990c38d2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1182.129 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1182.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1990c38d2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1182.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1990c38d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1182.129 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1182.129 ; gain = 566.695
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1182.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1182.129 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1182.129 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1182.129 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1182.129 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 46730489

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1224.410 ; gain = 42.281

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: e51c326a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: e51c326a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1394.684 ; gain = 212.555
Phase 1 Placer Initialization | Checksum: e51c326a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: bbe6e9ff

Time (s): cpu = 00:03:25 ; elapsed = 00:02:25 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bbe6e9ff

Time (s): cpu = 00:03:27 ; elapsed = 00:02:27 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b9640aa8

Time (s): cpu = 00:04:09 ; elapsed = 00:02:59 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d5fd49f9

Time (s): cpu = 00:04:12 ; elapsed = 00:03:01 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d5fd49f9

Time (s): cpu = 00:04:12 ; elapsed = 00:03:01 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 184f6d282

Time (s): cpu = 00:04:25 ; elapsed = 00:03:11 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: d0de1d57

Time (s): cpu = 00:04:48 ; elapsed = 00:03:34 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 136a23396

Time (s): cpu = 00:06:29 ; elapsed = 00:05:11 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1c04803e8

Time (s): cpu = 00:06:31 ; elapsed = 00:05:14 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1c04803e8

Time (s): cpu = 00:06:33 ; elapsed = 00:05:15 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1e6710149

Time (s): cpu = 00:07:27 ; elapsed = 00:05:59 . Memory (MB): peak = 1394.684 ; gain = 212.555
Phase 3 Detail Placement | Checksum: 1e6710149

Time (s): cpu = 00:07:29 ; elapsed = 00:06:00 . Memory (MB): peak = 1394.684 ; gain = 212.555

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.557. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b8340b0b

Time (s): cpu = 00:12:27 ; elapsed = 00:10:54 . Memory (MB): peak = 1448.371 ; gain = 266.242
Phase 4.1 Post Commit Optimization | Checksum: 1b8340b0b

Time (s): cpu = 00:12:29 ; elapsed = 00:10:55 . Memory (MB): peak = 1448.371 ; gain = 266.242

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b8340b0b

Time (s): cpu = 00:12:31 ; elapsed = 00:10:56 . Memory (MB): peak = 1448.371 ; gain = 266.242

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b8340b0b

Time (s): cpu = 00:12:31 ; elapsed = 00:10:57 . Memory (MB): peak = 1448.371 ; gain = 266.242

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 185c78f0e

Time (s): cpu = 00:12:32 ; elapsed = 00:10:58 . Memory (MB): peak = 1448.371 ; gain = 266.242
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 185c78f0e

Time (s): cpu = 00:12:33 ; elapsed = 00:10:58 . Memory (MB): peak = 1448.371 ; gain = 266.242
Ending Placer Task | Checksum: 144dd64ff

Time (s): cpu = 00:12:37 ; elapsed = 00:11:01 . Memory (MB): peak = 1448.371 ; gain = 266.242
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:12:54 ; elapsed = 00:11:11 . Memory (MB): peak = 1448.371 ; gain = 266.242
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 1448.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 1448.371 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1448.371 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1448.371 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 1448.371 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f980dcb0 ConstDB: 0 ShapeSum: 4b5c884f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b2dc712d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1448.371 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b2dc712d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 1449.965 ; gain = 1.594

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b2dc712d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1449.965 ; gain = 1.594

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b2dc712d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1449.965 ; gain = 1.594
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d9469ccb

Time (s): cpu = 00:02:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1539.605 ; gain = 91.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.394 | TNS=-1249.604| WHS=-0.221 | THS=-104.039|

Phase 2 Router Initialization | Checksum: 1f390c166

Time (s): cpu = 00:02:30 ; elapsed = 00:01:39 . Memory (MB): peak = 1556.492 ; gain = 108.121

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12f17ed97

Time (s): cpu = 00:03:40 ; elapsed = 00:02:18 . Memory (MB): peak = 1629.766 ; gain = 181.395

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14237
 Number of Nodes with overlaps = 2667
 Number of Nodes with overlaps = 885
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1f0267d50

Time (s): cpu = 00:08:59 ; elapsed = 00:05:23 . Memory (MB): peak = 1640.883 ; gain = 192.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.996 | TNS=-6605.843| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 180c2be2e

Time (s): cpu = 00:09:04 ; elapsed = 00:05:27 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 11a44d4d7

Time (s): cpu = 00:09:09 ; elapsed = 00:05:33 . Memory (MB): peak = 1640.883 ; gain = 192.512
Phase 4.1.2 GlobIterForTiming | Checksum: 1d94a6ad7

Time (s): cpu = 00:09:14 ; elapsed = 00:05:39 . Memory (MB): peak = 1640.883 ; gain = 192.512
Phase 4.1 Global Iteration 0 | Checksum: 1d94a6ad7

Time (s): cpu = 00:09:14 ; elapsed = 00:05:39 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2003
 Number of Nodes with overlaps = 978
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1784d10c5

Time (s): cpu = 00:11:18 ; elapsed = 00:06:59 . Memory (MB): peak = 1640.883 ; gain = 192.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.664 | TNS=-5801.759| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 250f4180b

Time (s): cpu = 00:11:21 ; elapsed = 00:07:01 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1b740c9f4

Time (s): cpu = 00:11:25 ; elapsed = 00:07:05 . Memory (MB): peak = 1640.883 ; gain = 192.512
Phase 4.2.2 GlobIterForTiming | Checksum: 109d037a2

Time (s): cpu = 00:11:29 ; elapsed = 00:07:09 . Memory (MB): peak = 1640.883 ; gain = 192.512
Phase 4.2 Global Iteration 1 | Checksum: 109d037a2

Time (s): cpu = 00:11:29 ; elapsed = 00:07:09 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 693
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1c55b707f

Time (s): cpu = 00:12:25 ; elapsed = 00:07:48 . Memory (MB): peak = 1640.883 ; gain = 192.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.532 | TNS=-5203.895| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 161d07009

Time (s): cpu = 00:12:28 ; elapsed = 00:07:50 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 1a1534aaa

Time (s): cpu = 00:12:32 ; elapsed = 00:07:54 . Memory (MB): peak = 1640.883 ; gain = 192.512
Phase 4.3.2 GlobIterForTiming | Checksum: 135915f2d

Time (s): cpu = 00:12:35 ; elapsed = 00:07:57 . Memory (MB): peak = 1640.883 ; gain = 192.512
Phase 4.3 Global Iteration 2 | Checksum: 135915f2d

Time (s): cpu = 00:12:35 ; elapsed = 00:07:57 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 858
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 114
Phase 4.4 Global Iteration 3 | Checksum: 1bcaf9967

Time (s): cpu = 00:13:12 ; elapsed = 00:08:21 . Memory (MB): peak = 1640.883 ; gain = 192.512
Phase 4 Rip-up And Reroute | Checksum: 1bcaf9967

Time (s): cpu = 00:13:12 ; elapsed = 00:08:21 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 258d968ec

Time (s): cpu = 00:13:29 ; elapsed = 00:08:30 . Memory (MB): peak = 1640.883 ; gain = 192.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.532 | TNS=-5035.929| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 25b9999b2

Time (s): cpu = 00:13:30 ; elapsed = 00:08:31 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25b9999b2

Time (s): cpu = 00:13:31 ; elapsed = 00:08:31 . Memory (MB): peak = 1640.883 ; gain = 192.512
Phase 5 Delay and Skew Optimization | Checksum: 25b9999b2

Time (s): cpu = 00:13:31 ; elapsed = 00:08:31 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ee12afe6

Time (s): cpu = 00:13:37 ; elapsed = 00:08:35 . Memory (MB): peak = 1640.883 ; gain = 192.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.523 | TNS=-5035.693| WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d2225a42

Time (s): cpu = 00:13:37 ; elapsed = 00:08:35 . Memory (MB): peak = 1640.883 ; gain = 192.512
Phase 6 Post Hold Fix | Checksum: 1d2225a42

Time (s): cpu = 00:13:38 ; elapsed = 00:08:35 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 28.5169 %
  Global Horizontal Routing Utilization  = 31.8834 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y113 -> INT_R_X41Y113
   INT_R_X43Y111 -> INT_R_X43Y111
   INT_R_X39Y103 -> INT_R_X39Y103
   INT_R_X41Y87 -> INT_R_X41Y87
   INT_R_X41Y82 -> INT_R_X41Y82
South Dir 2x2 Area, Max Cong = 86.9369%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y110 -> INT_R_X41Y111
   INT_L_X40Y104 -> INT_R_X41Y105
   INT_L_X40Y102 -> INT_R_X41Y103
   INT_L_X40Y100 -> INT_R_X41Y101
East Dir 2x2 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y80 -> INT_R_X37Y81
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y119 -> INT_L_X34Y119
   INT_L_X34Y117 -> INT_L_X34Y117
   INT_R_X31Y113 -> INT_R_X31Y113
   INT_R_X29Y112 -> INT_R_X29Y112
   INT_R_X31Y112 -> INT_R_X31Y112
Phase 7 Route finalize | Checksum: 1f07e9032

Time (s): cpu = 00:13:39 ; elapsed = 00:08:36 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f07e9032

Time (s): cpu = 00:13:39 ; elapsed = 00:08:36 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e3937262

Time (s): cpu = 00:13:44 ; elapsed = 00:08:42 . Memory (MB): peak = 1640.883 ; gain = 192.512

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.523 | TNS=-5035.693| WHS=0.028  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e3937262

Time (s): cpu = 00:13:45 ; elapsed = 00:08:42 . Memory (MB): peak = 1640.883 ; gain = 192.512
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:50 ; elapsed = 00:08:45 . Memory (MB): peak = 1640.883 ; gain = 192.512

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:07 ; elapsed = 00:08:55 . Memory (MB): peak = 1640.883 ; gain = 192.512
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1640.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 1640.883 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1640.883 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 1862.719 ; gain = 221.836
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1913.422 ; gain = 50.703
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.227 ; gain = 38.805
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1952.227 ; gain = 0.000
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1] (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 2401.078 ; gain = 448.852
INFO: [Common 17-206] Exiting Vivado at Wed Aug 05 21:43:04 2020...
