// Seed: 3062818041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2 ? 1 : 1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output wire id_2
    , id_15,
    input tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    output supply0 id_8,
    output uwire id_9,
    input wand id_10,
    input supply0 id_11,
    output tri1 id_12,
    input tri id_13
);
  wand id_16 = 1;
  module_0(
      id_16, id_15, id_15, id_16, id_15
  );
endmodule
