$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module clock_gating_testbench $end
  $var wire 1 # clk $end
  $var wire 1 $ enable $end
  $var wire 1 % test_mode $end
  $var wire 1 & gated_clk $end
  $scope module CLOCK_GATE_INSTANCE $end
   $var wire 1 # clk $end
   $var wire 1 $ enable $end
   $var wire 1 % test_mode $end
   $var wire 1 & gated_clk $end
   $var wire 1 ' enable_latched $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
#5
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
1$
1'
#35
1#
1&
#40
0#
0&
#45
1#
1&
#50
0#
0&
#55
1#
1&
#60
0#
0&
#65
1#
1&
#70
0#
0$
0&
0'
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
1%
1'
#105
1#
1&
#110
0#
0&
#115
1#
1&
#120
0#
0&
#125
1#
1&
#130
0#
1$
0%
0&
#135
1#
1&
#137
0$
#140
0#
0&
0'
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#168
