// Seed: 325326399
module module_0;
  logic id_0;
  logic id_1;
endmodule
module module_1 (
    output logic id_0#(
        .id_2(id_1),
        .id_3(1),
        .id_4(id_2[~1'd0])
    ),
    input id_1
);
  tri0 id_5 = id_2, id_6, id_7;
  assign id_7 = id_2;
  assign id_2 = !1;
  logic id_8;
  logic id_9;
endmodule
`default_nettype id_22
module module_2 (
    output logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    output logic id_11,
    input id_12,
    input logic id_13,
    input id_14,
    output logic id_15,
    input id_16,
    input id_17,
    input logic id_18,
    output id_19,
    output id_20
    , id_22,
    output logic id_21
);
  assign id_0 = id_4;
  type_36(
      1
  );
  always id_2 <= id_22;
  logic id_23;
endmodule
`define pp_23 0
