ARM GAS  /tmp/cceA31Ia.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 4
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"app.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "Src/app.c"
  25              		.section	.text.LL_Buffer_addr_start,"ax",%progbits
  26              		.align	1
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	LL_Buffer_addr_start:
  32              	.LVL0:
  33              	.LFB3353:
  34              		.file 2 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h"
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @file    ll_aton_NN_interface.h
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief   Interface that defines a NN generated by the AtoNN Compiler.
   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @attention
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * Copyright (c) 2024 STMicroelectronics.
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * All rights reserved.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * in the root directory of this software component.
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef __LL_ATON_NN_INTERFACE_H
  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define __LL_ATON_NN_INTERFACE_H
  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef __cplusplus
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** extern "C"
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** {
ARM GAS  /tmp/cceA31Ia.s 			page 2


  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <assert.h>
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdbool.h>
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stddef.h>
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdint.h>
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_config.h"
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_attributes.h"
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_util.h"
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /* this is needed to avoid some compilers (e.g. KEIL) that observe a strict semantic about conver
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * pointers to integers in cost initializers
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef union
  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     unsigned char *p;
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t i;
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } __LL_address_t;
  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*EpochBlock_FuncPtr_t)(const void *epoch_block);
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_RT_RetValues
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_NO_WFE = 0,
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_WFE,
  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_DONE,
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_RT_RetValues_t;
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_RT_Callbacktype
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_START,  /**< Callback called before start_epoch_block */
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_START, /**< Callback called after start_epoch_block */
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_END,    /**< Callback called before end_epoch_block */
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_END,   /**< Callback called after end_epoch_block */
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_Init,    /**< Callback called after `LL_ATON_RT_Init_Network`,
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_DeInit,  /**< Callback called after `LL_ATON_RT_DeInit_Network`,
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Init,    /**< Callback called after `LL_ATON_RT_RuntimeInit` */
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Deinit,  /**< Callback called before `LL_ATON_RT_RuntimeDeInit` */
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_RT_Callbacktype_t;
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_User_IO_Result
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_NOERROR,     /**< */
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_ALIGN, /**< */
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_SIZE,  /**< */
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_INDEX, /**< */
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_User_IO_Result_t;
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_NONE = 0x0,               /**< */
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_start = (0x1 << 0), /**< First EpochBlock of an Epoch */
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_end = (0x1 << 1),   /**< Last EpochBlock of an Epoch */
ARM GAS  /tmp/cceA31Ia.s 			page 3


  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_blob = (0x1 << 2),        /**< Item is an Epoch Blob */
  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_last_eb = (0x1 << 3),     /**< Last EpochBlock */
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_hw = (0x1 << 4),     /**< Pure HW EpochBlock */
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_sw = (0x1 << 5),     /**< Pure SW EpochBlock */
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_hybrid = (0x1 << 6),      /**< Hybrid EpochBlock (i.e. mixed HW/SW) */
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_internal = (0x1 << 7),    /**< ATON lib internal EpochBlock (used to implement
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_Flags_t;
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t start_epoch_block; /**< Method to execute the EpochBlock */
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t end_epoch_block;   /**< Method to be executed when the EpochBlock ends */
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t blob_address;                 /**< Blob address (in case this EpochBlock represents a
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t wait_mask;                     /**< Mask needed to check when an EpochBlock ends
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - if epoch blob: number (not bitmask) of epoch co
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - otherwise: bitmask with all output streaming en
  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t flags;                         /**< EpochBlock flags */
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef LL_ATON_EB_DBG_INFO
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t epoch_num;             /**< Epoch number / First epoch number within blob */
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t last_epoch_num;        /**< Epoch number / Last epoch number within blob */
 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t in_streng_mask;       /**< Debug information about input streaming engines used in epo
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t out_streng_mask;      /**< Debug information about output streaming engines used in ep
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_npu_cycles; /**< Debug information estimates for NPU cycles in epoch w/o mem
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_tot_cycles; /**< Debug information estimates for NPU cycles in epoch w/ memo
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                             // LL_ATON_EB_DBG_INFO
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_ItemTypeDef;
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last one of an array of `const EpochBlock_ItemType
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb);
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the first EpochBlock of an Epoch
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb);
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last EpochBlock of an Epoch
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb);
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the an Epoch Blob
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb);
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is pure SW epoch
 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb);
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
ARM GAS  /tmp/cceA31Ia.s 			page 4


 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a pure HW or mixed SW/HW epoch
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb);
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a hybrid epoch
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb);
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is an internal epoch
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb);
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the Epoch controller id to use
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb);
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the address of the configuration of the epoch controller (the blob address)
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb);
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 169:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer types definition
 171:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 174:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 175:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UNDEFINED = 0,
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT = 1,
 177:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT8 = 2,
 178:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT8 = 3,
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT16 = 4,
 180:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT16 = 5,
 181:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT32 = 6,
 182:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT64 = 7,
 183:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_STRING = 8,
 184:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BOOL = 9,
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT16 = 10,
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_DOUBLE = 11,
 187:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT32 = 12,
 188:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT64 = 13,
 189:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX64 = 14,
 190:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX128 = 15,
 191:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BFLOAT16 = 16,
 192:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FXP = 100 // AtoNN specific
 193:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_DataType_TypeDef;
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 195:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
ARM GAS  /tmp/cceA31Ia.s 			page 5


 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer Channel position
 197:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 198:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 200:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 201:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_UNDEFINED = 0, /**< No channel present */
 202:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_First = 1,     /**< Channel First         ( ...B C H W )*/
 203:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Last = 2,      /**< Channel Last          ( ...B H W C ) */
 204:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Mixed = 3,     /**< Channel with Batch(b) ( ...B C/b H W b ) */
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_CHPos_TypeDef;
 206:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 207:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 208:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer definition
 209:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 210:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *name;             /**< Buffer name. NULL if end of list */
 213:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     __LL_address_t addr_base;     /**< Buffer base address */
 214:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_start;        /**< Offset of the buffer start address from the base address */
 215:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_end;          /**< Offset of the buffer end address from the base address
 216:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (first bytes address beyond buffer length) */
 217:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_limit;        /**< Offset of the limiter address from the base address,
 218:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (needed for configuring streaming engines) */
 219:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_user_allocated;    /**< */
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_param;             /**< */
 221:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t epoch;               /**< */
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t batch;               /**< */
 223:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *mem_shape;    /**< shape as seen by the user in memory (only valid for input/ou
 224:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t mem_ndims;           /**< Number of dimensions of mem_shape (Length of mem_shape) */
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_CHPos_TypeDef chpos;   /**< Position  of channels dimension in mem shape */
 226:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_DataType_TypeDef type; /**< */
 227:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qm;                    /**< */
 228:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qn;                    /**< */
 229:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t Qunsigned;            /**< */
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t ndims;                /**< */
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t nbits;                /**< */
 232:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t per_channel;          /**< */
 233:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *shape;        /**< */
 234:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const float *scale;           /**< */
 235:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const int16_t *offset;        /**< This can become int8 or uint8 based on the Qunsigned field.
 236:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (This field Must have the same format of the quantized value
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_Buffer_InfoTypeDef;
 238:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 239:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the base address of the mem pool the buffer is allocated in
 241:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 242:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 243:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_base(const LL_Buffer_InfoTypeDef *buf);
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 245:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 246:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the start address of the buffer
 247:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 249:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_start(const LL_Buffer_InfoTypeDef *buf);
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 252:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the end address of the buffer
ARM GAS  /tmp/cceA31Ia.s 			page 6


 253:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 254:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 255:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_end(const LL_Buffer_InfoTypeDef *buf);
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 257:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the limit address of the buffer
 259:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 260:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_limit(const LL_Buffer_InfoTypeDef *buf);
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the length of the buffer
 265:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 267:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_len(const LL_Buffer_InfoTypeDef *buf);
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the buffer elements number of bits
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 272:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 273:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_bits(const LL_Buffer_InfoTypeDef *buf);
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup ATONN_COMPILER Functions autogenerated by the AtoNN compiler
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 277:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 278:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 280:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Initialize a Network internal structures for the Epoch Controller
 281:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 283:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 284:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 285:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns if the action succeded or an error occured
 286:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Network_Init_Default(void);
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Update a Network internal structures for the Epoch Controller before the execution of 
 291:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 293:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns if the action succeded or an error occured
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Inference_Init_Default(void);
 298:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 299:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 300:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Sets user allocated inputs (one at a time)
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 302:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 303:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 304:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  num zero base index of the input buffer to set
 306:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  buffer pointer to the area used to store this input
 307:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  size size of the memory reserved for this input
 308:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 309:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_Default(uint32_t num, void *buffer,
ARM GAS  /tmp/cceA31Ia.s 			page 7


 310:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 311:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 312:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Gets user allocated inputs (one at a time)
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 314:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 316:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 317:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  num zero base index of the input buffer to get
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns a pointer to the specified user allocated input
 319:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 320:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Input_Buffer_Default(uint32_t num);
 321:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 323:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Sets user allocated outputs (one at a time)
 324:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 325:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 326:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 327:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 328:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  num zero base index of the output buffer to set
 329:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  buffer pointer to the area used to store this output
 330:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  size size of the memory reserved for this output
 331:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 332:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_Default(uint32_t num, void *buffer
 333:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 334:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 335:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Gets user allocated inputs (one at a time)
 336:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 337:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 338:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 339:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 340:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @param  num zero base index of the output buffer to get
 341:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns a pointer to the specified user allocated output
 342:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 343:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Output_Buffer_Default(uint32_t num);
 344:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 345:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 346:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Returns an array of structures describing the epoch blocks of the NN to execute
 347:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 348:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 349:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 350:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 351:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns a pointer to an array of `const EpochBlock_ItemTypeDef`,
 352:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         if `flags` contain `EpochBlock_Flags_last_eb` identifies the last (empty) EpochBlock (
 353:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (see helper function `EpochBlock_IsLastEpochBlock()`)
 354:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 355:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_Default(void);
 356:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 357:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 358:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Returns an array of structures describing input buffers
 359:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 360:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 361:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 362:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 363:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval returns a pointer to the array of LL_Buffer_InfoTypeDef, name is NULL for the last one
 364:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 365:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Output_Buffers_Info_Default(void);
 366:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
ARM GAS  /tmp/cceA31Ia.s 			page 8


 367:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 368:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Returns an array of structures describing output buffers
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 370:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 371:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 372:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 373:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval Returns a pointer to the array of LL_Buffer_InfoTypeDef, name is NULL for the last one
 374:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 375:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_Default(void);
 376:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 377:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 378:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Returns an array of structures describing epoch output transient buffers
 379:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   This function is generated by the AtoNN compiler when called without a network name
 380:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (i.e. without option `--network-name`)
 381:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @note   Use macro `LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)` instead when the network has
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *         (by the AtoNN compiler) with a network name (i.e. with option `--network-name`)
 383:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @retval Returns a pointer to the array of LL_Buffer_InfoTypeDef, name is NULL for the last one
 384:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 385:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Internal_Buffers_Info_Default(void);
 386:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 387:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 388:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare the function prototypes for named NN interface functions generated by the AtoNN c
 389:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param network_name name of the network as provided by option `--network-name`
 390:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 391:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)                                              
 392:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Network_Init_##network_name(void);                                        
 393:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Inference_Init_##network_name(void);                                      
 394:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_##network_name(uint32_t num, void *
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                uint32_t size);     
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Input_Buffer_##network_name(uint32_t num);                         
 397:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_##network_name(uint32_t num, void 
 398:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                 uint32_t size);    
 399:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Output_Buffer_##network_name(uint32_t num);                        
 400:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_##network_name(void);               
 401:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Output_Buffers_Info_##network_name(void);            
 402:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_##network_name(void);             
 403:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Internal_Buffers_Info_##network_name(void);
 404:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 405:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 406:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Type definitions for NN interface functions
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef bool (*NN_EC_Hook_TypeDef)(void);
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_InputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t s
 410:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_InputGetter_TypeDef)(uint32_t num);
 411:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_OutputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t 
 412:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_OutputGetter_TypeDef)(uint32_t num);
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const EpochBlock_ItemTypeDef *(*NN_EpochBlockItems_TypeDef)(void);
 414:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const LL_Buffer_InfoTypeDef *(*NN_Buffers_Info_TypeDef)(void);
 415:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 416:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceRuntime_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype);
 417:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 418:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct; // forward declaration
 419:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct __nn_instance_struct NN_Instance_TypeDef;
 420:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceEpochBlock_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype, const NN_Instance_Type
 421:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                             const EpochBlock_ItemTypeDef *epoch_block);
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 423:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
ARM GAS  /tmp/cceA31Ia.s 			page 9


 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 425:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *network_name;
 426:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_network_init;
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_inference_init;
 428:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputSetter_TypeDef input_setter;
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputGetter_TypeDef input_getter;
 430:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputSetter_TypeDef output_setter;
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputGetter_TypeDef output_getter;
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EpochBlockItems_TypeDef epoch_block_items;
 433:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef output_buffers_info;
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef input_buffers_info;
 435:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef internal_buffers_info;
 436:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Interface_TypeDef;
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 438:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 440:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile current_epoch_block; // pointer to current epoch block
 441:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile first_epoch_block;   // pointer to first epoch block in 
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile next_epoch_block;    // pointer to epoch block to be ins
 443:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile saved_current_epoch_block; // pointer to saved current e
 445:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef
 446:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         *volatile saved_first_epoch_block; // pointer to saved first epoch block in current epoch l
 447:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 448:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     bool inference_started; // inference has been started
 449:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 450:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 451:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t triggered_events;        // currently triggered events/IRQs in current epoch
 452:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile bool current_epoch_block_started; // has current epoch block already been started
 453:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                         // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 455:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef NDEBUG
 456:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         nr_of_epoch_blocks; // number of epoch blocks in network (includes also terminating empty e
 458:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t saved_nr_of_epoch_blocks; // number of epoch blocks in saved network (include
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                 // empty epoch block)
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                          // NDEBUG
 461:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 462:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     TraceEpochBlock_FuncPtr_t epoch_callback_function; // epoch callback function
 463:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if defined(LL_ATON_RT_RELOC)
 465:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t inst_reloc;
 466:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
 467:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 468:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Execution_State_TypeDef;
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 470:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct
 471:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const NN_Interface_TypeDef *network;
 473:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Execution_State_TypeDef exec_state;
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   };
 475:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 476:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 477:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare and fill a constant named NN interface object
 478:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param nn_if_name name of the network as provided by option `--network-name`
 479:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 480:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_INTERFACE(nn_if_name)                                             
ARM GAS  /tmp/cceA31Ia.s 			page 10


 481:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   LL_ATON_DECLARE_NAMED_NN_PROTOS(nn_if_name);                                                     
 482:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                                    
 483:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static const NN_Interface_TypeDef NN_Interface_##nn_if_name = {                                  
 484:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .network_name = #nn_if_name,                                                                 
 485:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .ec_network_init = &LL_ATON_EC_Network_Init_##nn_if_name,                                    
 486:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .ec_inference_init = &LL_ATON_EC_Inference_Init_##nn_if_name,                                
 487:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .input_setter = &LL_ATON_Set_User_Input_Buffer_##nn_if_name,                                 
 488:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .input_getter = &LL_ATON_Get_User_Input_Buffer_##nn_if_name,                                 
 489:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .output_setter = &LL_ATON_Set_User_Output_Buffer_##nn_if_name,                               
 490:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .output_getter = &LL_ATON_Get_User_Output_Buffer_##nn_if_name,                               
 491:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .epoch_block_items = &LL_ATON_EpochBlockItems_##nn_if_name,                                  
 492:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .output_buffers_info = &LL_ATON_Output_Buffers_Info_##nn_if_name,                            
 493:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .input_buffers_info = &LL_ATON_Input_Buffers_Info_##nn_if_name,                              
 494:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       .internal_buffers_info = &LL_ATON_Internal_Buffers_Info_##nn_if_name}
 495:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 496:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 497:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare and fill a non-constant named NN execution instance
 498:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param nn_exec_name typically name of the network as provided by option `--network-name`
 499:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param _nn_if_name pointer to network interface
 500:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 501:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_INSTANCE(nn_exec_name, _nn_if_name)                               
 502:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static NN_Instance_TypeDef NN_Instance_##nn_exec_name = {.network = _nn_if_name, .exec_state = {0
 503:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 505:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare and fill a non-constant named NN execution instance and constant network interfac
 506:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *        which get linked together (by this macro).
 507:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param nn_name name of the network as provided by option `--network-name`
 508:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 509:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_INSTANCE_AND_INTERFACE(nn_name)                                   
 510:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   LL_ATON_DECLARE_NAMED_NN_INTERFACE(nn_name);                                                     
 511:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   LL_ATON_DECLARE_NAMED_NN_INSTANCE(nn_name, &NN_Interface_##nn_name);
 512:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 514:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 515:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 516:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 517:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb)
 518:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 519:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_last_eb) != 0);
 520:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 521:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 522:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb)
 523:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 524:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_start) != 0);
 525:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 527:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb)
 528:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 529:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_end) != 0);
 530:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 531:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 532:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb)
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 534:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_blob) != 0);
 535:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 536:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 537:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb)
ARM GAS  /tmp/cceA31Ia.s 			page 11


 538:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_sw) != 0);
 540:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 541:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb)
 543:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_hw) != 0);
 545:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 546:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 547:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb)
 548:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 549:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_hybrid) != 0);
 550:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 551:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb)
 553:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 554:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_internal) != 0);
 555:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 556:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 557:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb)
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 560:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->wait_mask;
 561:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 562:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 563:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb)
 564:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 565:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 566:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->blob_address;
 567:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 568:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 569:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_base(const LL_Buffer_InfoTypeDef *buf)
 570:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 571:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     if (buf->is_user_allocated)
 572:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     {
 573:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       unsigned char **tmp = (unsigned char **)buf->addr_base.p;
 574:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       return *tmp;
 575:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     }
 576:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return buf->addr_base.p;
 577:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 578:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 579:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_start(const LL_Buffer_InfoTypeDef *buf)
 580:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  35              		.loc 2 580 3 view -0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 0
  38              		@ frame_needed = 0, uses_anonymous_args = 0
  39              		@ link register save eliminated.
 581:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return LL_Buffer_addr_base(buf) + buf->offset_start;
  40              		.loc 2 581 5 view .LVU1
  41              	.LBB221:
  42              	.LBI221:
 569:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  43              		.loc 2 569 32 view .LVU2
  44              	.LBB222:
 571:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     {
  45              		.loc 2 571 5 view .LVU3
ARM GAS  /tmp/cceA31Ia.s 			page 12


 571:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     {
  46              		.loc 2 571 8 is_stmt 0 view .LVU4
  47 0000 027D     		ldrb	r2, [r0, #20]	@ zero_extendqisi2
  48              	.LBB223:
 573:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       return *tmp;
  49              		.loc 2 573 23 view .LVU5
  50 0002 4368     		ldr	r3, [r0, #4]
  51              	.LBE223:
 571:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     {
  52              		.loc 2 571 8 view .LVU6
  53 0004 02B1     		cbz	r2, .L2
  54              	.LBB224:
 573:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       return *tmp;
  55              		.loc 2 573 7 is_stmt 1 view .LVU7
  56              	.LVL1:
 574:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     }
  57              		.loc 2 574 7 view .LVU8
 574:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     }
  58              		.loc 2 574 14 is_stmt 0 view .LVU9
  59 0006 1B68     		ldr	r3, [r3]
  60              	.LVL2:
  61              	.L2:
 574:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     }
  62              		.loc 2 574 14 view .LVU10
  63              	.LBE224:
  64              	.LBE222:
  65              	.LBE221:
  66              		.loc 2 581 37 discriminator 1 view .LVU11
  67 0008 8068     		ldr	r0, [r0, #8]
  68              	.LVL3:
 582:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
  69              		.loc 2 582 3 view .LVU12
  70 000a 1844     		add	r0, r0, r3
  71 000c 7047     		bx	lr
  72              		.cfi_endproc
  73              	.LFE3353:
  75              		.section	.text.copy_pd_box,"ax",%progbits
  76              		.align	1
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	copy_pd_box:
  82              	.LVL4:
  83              	.LFB7351:
   1:Src/app.c     **** /**
   2:Src/app.c     ****   ******************************************************************************
   3:Src/app.c     ****   * @file    app.c
   4:Src/app.c     ****   * @author  MDG Application Team
   5:Src/app.c     ****   ******************************************************************************
   6:Src/app.c     ****   * @attention
   7:Src/app.c     ****   *
   8:Src/app.c     ****   * Copyright (c) 2024 STMicroelectronics.
   9:Src/app.c     ****   * All rights reserved.
  10:Src/app.c     ****   *
  11:Src/app.c     ****   * This software is licensed under terms that can be found in the LICENSE file
  12:Src/app.c     ****   * in the root directory of this software component.
  13:Src/app.c     ****   * If no LICENSE file comes with this software, it is provided AS-IS.
ARM GAS  /tmp/cceA31Ia.s 			page 13


  14:Src/app.c     ****   *
  15:Src/app.c     ****   ******************************************************************************
  16:Src/app.c     ****   */
  17:Src/app.c     **** 
  18:Src/app.c     **** #include "app.h"
  19:Src/app.c     **** 
  20:Src/app.c     **** #include <stdint.h>
  21:Src/app.c     **** #include <stdio.h>
  22:Src/app.c     **** 
  23:Src/app.c     **** #include "app_cam.h"
  24:Src/app.c     **** #include "app_config.h"
  25:Src/app.c     **** #include "IPL_resize.h"
  26:Src/app.c     **** #include "app_postprocess.h"
  27:Src/app.c     **** #include "isp_api.h"
  28:Src/app.c     **** #include "ld.h"
  29:Src/app.c     **** #include "ll_aton_runtime.h"
  30:Src/app.c     **** #include "cmw_camera.h"
  31:Src/app.c     **** #include "scrl.h"
  32:Src/app.c     **** #ifdef STM32N6570_DK_REV
  33:Src/app.c     **** #include "stm32n6570_discovery.h"
  34:Src/app.c     **** #else
  35:Src/app.c     **** #include "stm32n6xx_nucleo.h"
  36:Src/app.c     **** #endif
  37:Src/app.c     **** #include "stm32_lcd.h"
  38:Src/app.c     **** #include "stm32_lcd_ex.h"
  39:Src/app.c     **** #include "stm32n6xx_hal.h"
  40:Src/app.c     **** #include "FreeRTOS.h"
  41:Src/app.c     **** #include "task.h"
  42:Src/app.c     **** #include "semphr.h"
  43:Src/app.c     **** #include "utils.h"
  44:Src/app.c     **** 
  45:Src/app.c     **** #define FREERTOS_PRIORITY(p) ((UBaseType_t)((int)tskIDLE_PRIORITY + configMAX_PRIORITIES / 2 + (p))
  46:Src/app.c     **** 
  47:Src/app.c     **** #ifndef M_PI
  48:Src/app.c     **** #define M_PI 3.14159265358979323846
  49:Src/app.c     **** #endif
  50:Src/app.c     **** 
  51:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 1
  52:Src/app.c     **** #include "nema_core.h"
  53:Src/app.c     **** #include "nema_error.h"
  54:Src/app.c     **** void nema_enable_tiling(int);
  55:Src/app.c     **** #endif
  56:Src/app.c     **** 
  57:Src/app.c     **** #define LCD_FG_WIDTH LCD_BG_WIDTH
  58:Src/app.c     **** #define LCD_FG_HEIGHT LCD_BG_HEIGHT
  59:Src/app.c     **** 
  60:Src/app.c     **** #define CACHE_OP(__op__) do { \
  61:Src/app.c     ****   if (is_cache_enable()) { \
  62:Src/app.c     ****     __op__; \
  63:Src/app.c     ****   } \
  64:Src/app.c     **** } while (0)
  65:Src/app.c     **** 
  66:Src/app.c     **** #define DBG_INFO 0
  67:Src/app.c     **** #define USE_FILTERED_TS 1
  68:Src/app.c     **** 
  69:Src/app.c     **** #define BQUEUE_MAX_BUFFERS 2
  70:Src/app.c     **** #define CPU_LOAD_HISTORY_DEPTH 8
ARM GAS  /tmp/cceA31Ia.s 			page 14


  71:Src/app.c     **** 
  72:Src/app.c     **** #define DISPLAY_BUFFER_NB (DISPLAY_DELAY + 2)
  73:Src/app.c     **** 
  74:Src/app.c     **** /* palm detector */
  75:Src/app.c     **** #define PD_MAX_HAND_NB 1
  76:Src/app.c     **** 
  77:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 1
  78:Src/app.c     **** typedef float app_v3_t[3];
  79:Src/app.c     **** #endif
  80:Src/app.c     **** 
  81:Src/app.c     **** typedef struct {
  82:Src/app.c     ****   float cx;
  83:Src/app.c     ****   float cy;
  84:Src/app.c     ****   float w;
  85:Src/app.c     ****   float h;
  86:Src/app.c     ****   float rotation;
  87:Src/app.c     **** } roi_t;
  88:Src/app.c     **** 
  89:Src/app.c     **** #define UTIL_LCD_COLOR_TRANSPARENT 0
  90:Src/app.c     **** 
  91:Src/app.c     **** #ifdef STM32N6570_DK_REV
  92:Src/app.c     **** #define LCD_FONT Font20
  93:Src/app.c     **** #define DISK_RADIUS 2
  94:Src/app.c     **** #else
  95:Src/app.c     **** #define LCD_FONT Font12
  96:Src/app.c     **** #define DISK_RADIUS 1
  97:Src/app.c     **** #endif
  98:Src/app.c     **** 
  99:Src/app.c     **** typedef struct
 100:Src/app.c     **** {
 101:Src/app.c     ****   uint32_t X0;
 102:Src/app.c     ****   uint32_t Y0;
 103:Src/app.c     ****   uint32_t XSize;
 104:Src/app.c     ****   uint32_t YSize;
 105:Src/app.c     **** } Rectangle_TypeDef;
 106:Src/app.c     **** 
 107:Src/app.c     **** typedef struct {
 108:Src/app.c     ****   SemaphoreHandle_t free;
 109:Src/app.c     ****   StaticSemaphore_t free_buffer;
 110:Src/app.c     ****   SemaphoreHandle_t ready;
 111:Src/app.c     ****   StaticSemaphore_t ready_buffer;
 112:Src/app.c     ****   int buffer_nb;
 113:Src/app.c     ****   uint8_t *buffers[BQUEUE_MAX_BUFFERS];
 114:Src/app.c     ****   int free_idx;
 115:Src/app.c     ****   int ready_idx;
 116:Src/app.c     **** } bqueue_t;
 117:Src/app.c     **** 
 118:Src/app.c     **** typedef struct {
 119:Src/app.c     ****   uint64_t current_total;
 120:Src/app.c     ****   uint64_t current_thread_total;
 121:Src/app.c     ****   uint64_t prev_total;
 122:Src/app.c     ****   uint64_t prev_thread_total;
 123:Src/app.c     ****   struct {
 124:Src/app.c     ****     uint64_t total;
 125:Src/app.c     ****     uint64_t thread;
 126:Src/app.c     ****     uint32_t tick;
 127:Src/app.c     ****   } history[CPU_LOAD_HISTORY_DEPTH];
ARM GAS  /tmp/cceA31Ia.s 			page 15


 128:Src/app.c     **** } cpuload_info_t;
 129:Src/app.c     **** 
 130:Src/app.c     **** typedef struct {
 131:Src/app.c     ****   int is_valid;
 132:Src/app.c     ****   pd_pp_box_t pd_hands;
 133:Src/app.c     ****   roi_t roi;
 134:Src/app.c     ****   ld_point_t ld_landmarks[LD_LANDMARK_NB];
 135:Src/app.c     **** } hand_info_t;
 136:Src/app.c     **** 
 137:Src/app.c     **** typedef struct {
 138:Src/app.c     ****   float nn_period_ms;
 139:Src/app.c     ****   uint32_t pd_ms;
 140:Src/app.c     ****   uint32_t hl_ms;
 141:Src/app.c     ****   uint32_t pp_ms;
 142:Src/app.c     ****   uint32_t disp_ms;
 143:Src/app.c     ****   int is_ld_displayed;
 144:Src/app.c     ****   int is_pd_displayed;
 145:Src/app.c     ****   int pd_hand_nb;
 146:Src/app.c     ****   float pd_max_prob;
 147:Src/app.c     ****   hand_info_t hands[PD_MAX_HAND_NB];
 148:Src/app.c     **** } display_info_t;
 149:Src/app.c     **** 
 150:Src/app.c     **** typedef struct {
 151:Src/app.c     ****   SemaphoreHandle_t update;
 152:Src/app.c     ****   StaticSemaphore_t update_buffer;
 153:Src/app.c     ****   SemaphoreHandle_t lock;
 154:Src/app.c     ****   StaticSemaphore_t lock_buffer;
 155:Src/app.c     ****   display_info_t info;
 156:Src/app.c     **** } display_t;
 157:Src/app.c     **** 
 158:Src/app.c     **** typedef struct {
 159:Src/app.c     ****   uint32_t nn_in_len;
 160:Src/app.c     ****   float *prob_out;
 161:Src/app.c     ****   uint32_t prob_out_len;
 162:Src/app.c     ****   float *boxes_out;
 163:Src/app.c     ****   uint32_t boxes_out_len;
 164:Src/app.c     ****   pd_model_pp_static_param_t static_param;
 165:Src/app.c     ****   pd_postprocess_out_t pd_out;
 166:Src/app.c     **** } pd_model_info_t;
 167:Src/app.c     **** 
 168:Src/app.c     **** typedef struct {
 169:Src/app.c     ****   uint8_t *nn_in;
 170:Src/app.c     ****   uint32_t nn_in_len;
 171:Src/app.c     ****   float *prob_out;
 172:Src/app.c     ****   uint32_t prob_out_len;
 173:Src/app.c     ****   float *landmarks_out;
 174:Src/app.c     ****   uint32_t landmarks_out_len;
 175:Src/app.c     **** } hl_model_info_t;
 176:Src/app.c     **** 
 177:Src/app.c     **** typedef struct {
 178:Src/app.c     ****   Button_TypeDef button_id;
 179:Src/app.c     ****   int prev_state;
 180:Src/app.c     ****   void (*on_click_handler)(void *cb_args);
 181:Src/app.c     ****   void *cb_args;
 182:Src/app.c     **** } button_t;
 183:Src/app.c     **** 
 184:Src/app.c     **** /* Globals */
ARM GAS  /tmp/cceA31Ia.s 			page 16


 185:Src/app.c     **** /* Lcd Background area */
 186:Src/app.c     **** static Rectangle_TypeDef lcd_bg_area = {
 187:Src/app.c     ****   .X0 = 0,
 188:Src/app.c     ****   .Y0 = 0,
 189:Src/app.c     ****   .XSize = LCD_BG_WIDTH,
 190:Src/app.c     ****   .YSize = LCD_BG_HEIGHT,
 191:Src/app.c     **** };
 192:Src/app.c     **** /* Lcd Foreground area */
 193:Src/app.c     **** static Rectangle_TypeDef lcd_fg_area = {
 194:Src/app.c     ****   .X0 = 0,
 195:Src/app.c     ****   .Y0 = 0,
 196:Src/app.c     ****   .XSize = LCD_FG_WIDTH,
 197:Src/app.c     ****   .YSize = LCD_FG_HEIGHT,
 198:Src/app.c     **** };
 199:Src/app.c     **** /* Lcd Background Buffer */
 200:Src/app.c     **** static uint8_t lcd_bg_buffer[DISPLAY_BUFFER_NB][LCD_BG_WIDTH * LCD_BG_HEIGHT * DISPLAY_BPP] ALIGN_3
 201:Src/app.c     **** static int lcd_bg_buffer_disp_idx = 1;
 202:Src/app.c     **** static int lcd_bg_buffer_capt_idx = 0;
 203:Src/app.c     **** /* Lcd Foreground Buffer */
 204:Src/app.c     **** static uint8_t lcd_fg_buffer[2][LCD_FG_WIDTH * LCD_FG_HEIGHT* 2] ALIGN_32 IN_PSRAM;
 205:Src/app.c     **** static int lcd_fg_buffer_rd_idx;
 206:Src/app.c     **** static display_t disp = {
 207:Src/app.c     ****   .info.is_ld_displayed = 1,
 208:Src/app.c     ****   .info.is_pd_displayed = 0,
 209:Src/app.c     **** };
 210:Src/app.c     **** static cpuload_info_t cpu_load;
 211:Src/app.c     **** /* screen buffer */
 212:Src/app.c     **** static uint8_t screen_buffer[LCD_BG_WIDTH * LCD_BG_HEIGHT * 2] ALIGN_32 IN_PSRAM;
 213:Src/app.c     **** 
 214:Src/app.c     **** /* model */
 215:Src/app.c     ****  /* palm detector */
 216:Src/app.c     **** LL_ATON_DECLARE_NAMED_NN_INSTANCE_AND_INTERFACE(palm_detector);
 217:Src/app.c     **** static roi_t rois[PD_MAX_HAND_NB];
 218:Src/app.c     ****  /* hand landmark */
 219:Src/app.c     **** LL_ATON_DECLARE_NAMED_NN_INSTANCE_AND_INTERFACE(hand_landmark);
 220:Src/app.c     **** static ld_point_t ld_landmarks[PD_MAX_HAND_NB][LD_LANDMARK_NB];
 221:Src/app.c     **** static uint32_t frame_event_nb;
 222:Src/app.c     **** static volatile uint32_t frame_event_nb_for_resize;
 223:Src/app.c     **** 
 224:Src/app.c     ****  /* nn input buffers */
 225:Src/app.c     **** static uint8_t nn_input_buffers[2][NN_WIDTH * NN_HEIGHT * NN_BPP] ALIGN_32 IN_PSRAM;
 226:Src/app.c     **** static bqueue_t nn_input_queue;
 227:Src/app.c     **** 
 228:Src/app.c     ****  /* rtos */
 229:Src/app.c     **** static StaticTask_t nn_thread;
 230:Src/app.c     **** static StackType_t nn_thread_stack[2 * configMINIMAL_STACK_SIZE];
 231:Src/app.c     **** static StaticTask_t dp_thread;
 232:Src/app.c     **** static StackType_t dp_thread_stack[2 *configMINIMAL_STACK_SIZE];
 233:Src/app.c     **** static StaticTask_t isp_thread;
 234:Src/app.c     **** static StackType_t isp_thread_stack[2 *configMINIMAL_STACK_SIZE];
 235:Src/app.c     **** static SemaphoreHandle_t isp_sem;
 236:Src/app.c     **** static StaticSemaphore_t isp_sem_buffer;
 237:Src/app.c     **** 
 238:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 1
 239:Src/app.c     **** static GFXMMU_HandleTypeDef hgfxmmu;
 240:Src/app.c     **** static nema_cmdlist_t cl;
 241:Src/app.c     **** #endif
ARM GAS  /tmp/cceA31Ia.s 			page 17


 242:Src/app.c     **** 
 243:Src/app.c     **** static int is_cache_enable()
 244:Src/app.c     **** {
 245:Src/app.c     **** #if defined(USE_DCACHE)
 246:Src/app.c     ****   return 1;
 247:Src/app.c     **** #else
 248:Src/app.c     ****   return 0;
 249:Src/app.c     **** #endif
 250:Src/app.c     **** }
 251:Src/app.c     **** 
 252:Src/app.c     **** static float pd_normalize_angle(float angle)
 253:Src/app.c     **** {
 254:Src/app.c     ****   return angle - 2 * M_PI * floorf((angle - (-M_PI)) / (2 * M_PI));
 255:Src/app.c     **** }
 256:Src/app.c     **** 
 257:Src/app.c     **** /* Without rotation support allow limited amount of angles */
 258:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 0
 259:Src/app.c     **** static float pd_cook_rotation(float angle)
 260:Src/app.c     **** {
 261:Src/app.c     ****   if (angle >= (3 * M_PI) / 4)
 262:Src/app.c     ****     angle = M_PI;
 263:Src/app.c     ****   else if (angle >= (1 * M_PI) / 4)
 264:Src/app.c     ****     angle = M_PI / 2;
 265:Src/app.c     ****   else if (angle >= -(1 * M_PI) / 4)
 266:Src/app.c     ****     angle = 0;
 267:Src/app.c     ****   else if (angle >= -(3 * M_PI) / 4)
 268:Src/app.c     ****     angle = -M_PI / 2;
 269:Src/app.c     ****   else
 270:Src/app.c     ****     angle = -M_PI;
 271:Src/app.c     **** 
 272:Src/app.c     ****   return angle;
 273:Src/app.c     **** }
 274:Src/app.c     **** #else
 275:Src/app.c     **** static float pd_cook_rotation(float angle)
 276:Src/app.c     **** {
 277:Src/app.c     ****   return angle;
 278:Src/app.c     **** }
 279:Src/app.c     **** #endif
 280:Src/app.c     **** 
 281:Src/app.c     **** static float pd_compute_rotation(pd_pp_box_t *box)
 282:Src/app.c     **** {
 283:Src/app.c     ****   float x0, y0, x1, y1;
 284:Src/app.c     ****   float rotation;
 285:Src/app.c     **** 
 286:Src/app.c     ****   x0 = box->pKps[0].x;
 287:Src/app.c     ****   y0 = box->pKps[0].y;
 288:Src/app.c     ****   x1 = box->pKps[2].x;
 289:Src/app.c     ****   y1 = box->pKps[2].y;
 290:Src/app.c     **** 
 291:Src/app.c     ****   rotation = M_PI * 0.5 - atan2f(-(y1 - y0), x1 - x0);
 292:Src/app.c     **** 
 293:Src/app.c     ****   return pd_cook_rotation(pd_normalize_angle(rotation));
 294:Src/app.c     **** }
 295:Src/app.c     **** 
 296:Src/app.c     **** static void cvt_pd_coord_to_screen_coord(pd_pp_box_t *box)
 297:Src/app.c     **** {
 298:Src/app.c     ****   int i;
ARM GAS  /tmp/cceA31Ia.s 			page 18


 299:Src/app.c     **** 
 300:Src/app.c     ****   /* This is not a typo. Since screen aspect ratio was conserved. We really want to use LCD_BG_WIDT
 301:Src/app.c     ****    * y positions.
 302:Src/app.c     ****    */
 303:Src/app.c     **** 
 304:Src/app.c     ****   box->x_center *= LCD_BG_WIDTH;
 305:Src/app.c     ****   box->y_center *= LCD_BG_WIDTH;
 306:Src/app.c     ****   box->width *= LCD_BG_WIDTH;
 307:Src/app.c     ****   box->height *= LCD_BG_WIDTH;
 308:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 309:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 310:Src/app.c     ****     box->pKps[i].y *= LCD_BG_WIDTH;
 311:Src/app.c     ****   }
 312:Src/app.c     **** }
 313:Src/app.c     **** 
 314:Src/app.c     **** static void roi_shift_and_scale(roi_t *roi, float shift_x, float shift_y, float scale_x, float scal
 315:Src/app.c     **** {
 316:Src/app.c     ****   float long_side;
 317:Src/app.c     ****   float sx, sy;
 318:Src/app.c     **** 
 319:Src/app.c     ****   sx = (roi->w * shift_x * cos(roi->rotation) - roi->h * shift_y * sin(roi->rotation));
 320:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 321:Src/app.c     **** 
 322:Src/app.c     ****   roi->cx += sx;
 323:Src/app.c     ****   roi->cy += sy;
 324:Src/app.c     **** 
 325:Src/app.c     ****   long_side = MAX(roi->w, roi->h);
 326:Src/app.c     ****   roi->w = long_side;
 327:Src/app.c     ****   roi->h = long_side;
 328:Src/app.c     **** 
 329:Src/app.c     ****   roi->w *= scale_x;
 330:Src/app.c     ****   roi->h *= scale_y;
 331:Src/app.c     **** }
 332:Src/app.c     **** 
 333:Src/app.c     **** static void pd_box_to_roi(pd_pp_box_t *box,  roi_t *roi)
 334:Src/app.c     **** {
 335:Src/app.c     ****   const float shift_x = 0;
 336:Src/app.c     ****   const float shift_y = -0.5;
 337:Src/app.c     ****   const float scale = 2.6;
 338:Src/app.c     **** 
 339:Src/app.c     ****   roi->cx = box->x_center;
 340:Src/app.c     ****   roi->cy = box->y_center;
 341:Src/app.c     ****   roi->w = box->width;
 342:Src/app.c     ****   roi->h = box->height;
 343:Src/app.c     ****   roi->rotation = pd_compute_rotation(box);
 344:Src/app.c     **** 
 345:Src/app.c     ****   roi_shift_and_scale(roi, shift_x, shift_y, scale, scale);
 346:Src/app.c     **** 
 347:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 0
 348:Src/app.c     ****   /* In that case we can cancel rotation. This ensure corners are corrected oriented */
 349:Src/app.c     ****   roi->rotation = 0;
 350:Src/app.c     **** #endif
 351:Src/app.c     **** }
 352:Src/app.c     **** 
 353:Src/app.c     **** static void copy_pd_box(pd_pp_box_t *dst, pd_pp_box_t *src)
 354:Src/app.c     **** {
  84              		.loc 1 354 1 is_stmt 1 view -0
ARM GAS  /tmp/cceA31Ia.s 			page 19


  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
 355:Src/app.c     ****   int i;
  88              		.loc 1 355 3 view .LVU14
 356:Src/app.c     **** 
 357:Src/app.c     ****   dst->prob = src->prob;
  89              		.loc 1 357 3 view .LVU15
 354:Src/app.c     ****   int i;
  90              		.loc 1 354 1 is_stmt 0 view .LVU16
  91 0000 30B5     		push	{r4, r5, lr}
  92              		.cfi_def_cfa_offset 12
  93              		.cfi_offset 4, -12
  94              		.cfi_offset 5, -8
  95              		.cfi_offset 14, -4
 358:Src/app.c     ****   dst->x_center = src->x_center;
 359:Src/app.c     ****   dst->y_center = src->y_center;
 360:Src/app.c     ****   dst->width = src->width;
 361:Src/app.c     ****   dst->height = src->height;
 362:Src/app.c     ****   for (i = 0 ; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++)
  96              		.loc 1 362 10 view .LVU17
  97 0002 4FF0070E 		mov	lr, #7
 357:Src/app.c     ****   dst->x_center = src->x_center;
  98              		.loc 1 357 18 view .LVU18
  99 0006 0B68     		ldr	r3, [r1]	@ float
 100              		.loc 1 362 10 view .LVU19
 101 0008 4EF001E0 		dls	lr, lr
 357:Src/app.c     ****   dst->x_center = src->x_center;
 102              		.loc 1 357 13 view .LVU20
 103 000c 0360     		str	r3, [r0]	@ float
 358:Src/app.c     ****   dst->x_center = src->x_center;
 104              		.loc 1 358 3 is_stmt 1 view .LVU21
 358:Src/app.c     ****   dst->x_center = src->x_center;
 105              		.loc 1 358 22 is_stmt 0 view .LVU22
 106 000e 4B68     		ldr	r3, [r1, #4]	@ float
 363:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 107              		.loc 1 363 23 view .LVU23
 108 0010 4C69     		ldr	r4, [r1, #20]
 358:Src/app.c     ****   dst->x_center = src->x_center;
 109              		.loc 1 358 17 view .LVU24
 110 0012 4360     		str	r3, [r0, #4]	@ float
 359:Src/app.c     ****   dst->width = src->width;
 111              		.loc 1 359 3 is_stmt 1 view .LVU25
 359:Src/app.c     ****   dst->width = src->width;
 112              		.loc 1 359 22 is_stmt 0 view .LVU26
 113 0014 8B68     		ldr	r3, [r1, #8]	@ float
 114              		.loc 1 363 8 view .LVU27
 115 0016 4569     		ldr	r5, [r0, #20]
 359:Src/app.c     ****   dst->width = src->width;
 116              		.loc 1 359 17 view .LVU28
 117 0018 8360     		str	r3, [r0, #8]	@ float
 360:Src/app.c     ****   dst->height = src->height;
 118              		.loc 1 360 3 is_stmt 1 view .LVU29
 360:Src/app.c     ****   dst->height = src->height;
 119              		.loc 1 360 19 is_stmt 0 view .LVU30
 120 001a CB68     		ldr	r3, [r1, #12]	@ float
 360:Src/app.c     ****   dst->height = src->height;
ARM GAS  /tmp/cceA31Ia.s 			page 20


 121              		.loc 1 360 14 view .LVU31
 122 001c C360     		str	r3, [r0, #12]	@ float
 361:Src/app.c     ****   for (i = 0 ; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++)
 123              		.loc 1 361 3 is_stmt 1 view .LVU32
 361:Src/app.c     ****   for (i = 0 ; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++)
 124              		.loc 1 361 20 is_stmt 0 view .LVU33
 125 001e 0B69     		ldr	r3, [r1, #16]	@ float
 361:Src/app.c     ****   for (i = 0 ; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++)
 126              		.loc 1 361 15 view .LVU34
 127 0020 0361     		str	r3, [r0, #16]	@ float
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 128              		.loc 1 362 3 is_stmt 1 view .LVU35
 129              	.LVL5:
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 130              		.loc 1 362 18 discriminator 1 view .LVU36
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 131              		.loc 1 362 10 is_stmt 0 view .LVU37
 132 0022 0023     		movs	r3, #0
 133              	.LVL6:
 134              	.L7:
 135              		.loc 1 363 5 is_stmt 1 view .LVU38
 136              		.loc 1 363 18 is_stmt 0 view .LVU39
 137 0024 05EBC302 		add	r2, r5, r3, lsl #3
 138 0028 04EBC301 		add	r1, r4, r3, lsl #3
 139 002c 03C9     		ldm	r1, {r0, r1}
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 140              		.loc 1 362 50 discriminator 3 view .LVU40
 141 002e 0133     		adds	r3, r3, #1
 142              	.LVL7:
 143              		.loc 1 363 18 view .LVU41
 144 0030 82E80300 		stm	r2, {r0, r1}
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 145              		.loc 1 362 50 is_stmt 1 discriminator 3 view .LVU42
 146              	.LVL8:
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 147              		.loc 1 362 18 discriminator 1 view .LVU43
 148 0034 0FF00BC0 		le	lr, .L7
 364:Src/app.c     **** }
 149              		.loc 1 364 1 is_stmt 0 view .LVU44
 150 0038 30BD     		pop	{r4, r5, pc}
 151              		.cfi_endproc
 152              	.LFE7351:
 154              		.section	.text.clamp_point,"ax",%progbits
 155              		.align	1
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 160              	clamp_point:
 161              	.LVL9:
 162              	.LFB7366:
 365:Src/app.c     **** 
 366:Src/app.c     **** static void button_init(button_t *b, Button_TypeDef id, void (*on_click_handler)(void *), void *cb_
 367:Src/app.c     **** {
 368:Src/app.c     ****   int ret;
 369:Src/app.c     **** 
 370:Src/app.c     ****   ret = BSP_PB_Init(id, BUTTON_MODE_GPIO);
 371:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
ARM GAS  /tmp/cceA31Ia.s 			page 21


 372:Src/app.c     **** 
 373:Src/app.c     ****   b->button_id = id;
 374:Src/app.c     ****   b->on_click_handler = on_click_handler;
 375:Src/app.c     ****   b->prev_state = 0;
 376:Src/app.c     ****   b->cb_args = cb_args;
 377:Src/app.c     **** }
 378:Src/app.c     **** 
 379:Src/app.c     **** static void button_process(button_t *b)
 380:Src/app.c     **** {
 381:Src/app.c     ****   int state = BSP_PB_GetState(b->button_id);
 382:Src/app.c     **** 
 383:Src/app.c     ****   if (state != b->prev_state && state && b->on_click_handler)
 384:Src/app.c     ****     b->on_click_handler(b->cb_args);
 385:Src/app.c     **** 
 386:Src/app.c     ****   b->prev_state = state;
 387:Src/app.c     **** }
 388:Src/app.c     **** 
 389:Src/app.c     **** static void cpuload_init(cpuload_info_t *cpu_load)
 390:Src/app.c     **** {
 391:Src/app.c     ****   memset(cpu_load, 0, sizeof(cpuload_info_t));
 392:Src/app.c     **** }
 393:Src/app.c     **** 
 394:Src/app.c     **** static void cpuload_update(cpuload_info_t *cpu_load)
 395:Src/app.c     **** {
 396:Src/app.c     ****   int i;
 397:Src/app.c     **** 
 398:Src/app.c     ****   cpu_load->history[1] = cpu_load->history[0];
 399:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 400:Src/app.c     ****   cpu_load->history[0].thread = cpu_load->history[0].total - ulTaskGetIdleRunTimeCounter();
 401:Src/app.c     ****   cpu_load->history[0].tick = HAL_GetTick();
 402:Src/app.c     **** 
 403:Src/app.c     ****   if (cpu_load->history[1].tick - cpu_load->history[2].tick < 1000)
 404:Src/app.c     ****     return ;
 405:Src/app.c     **** 
 406:Src/app.c     ****   for (i = 0; i < CPU_LOAD_HISTORY_DEPTH - 2; i++)
 407:Src/app.c     ****     cpu_load->history[CPU_LOAD_HISTORY_DEPTH - 1 - i] = cpu_load->history[CPU_LOAD_HISTORY_DEPTH - 
 408:Src/app.c     **** }
 409:Src/app.c     **** 
 410:Src/app.c     **** static void cpuload_get_info(cpuload_info_t *cpu_load, float *cpu_load_last, float *cpu_load_last_s
 411:Src/app.c     ****                              float *cpu_load_last_five_seconds)
 412:Src/app.c     **** {
 413:Src/app.c     ****   if (cpu_load_last)
 414:Src/app.c     ****     *cpu_load_last = 100.0 * (cpu_load->history[0].thread - cpu_load->history[1].thread) /
 415:Src/app.c     ****                      (cpu_load->history[0].total - cpu_load->history[1].total);
 416:Src/app.c     ****   if (cpu_load_last_second)
 417:Src/app.c     ****     *cpu_load_last_second = 100.0 * (cpu_load->history[2].thread - cpu_load->history[3].thread) /
 418:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 419:Src/app.c     ****   if (cpu_load_last_five_seconds)
 420:Src/app.c     ****     *cpu_load_last_five_seconds = 100.0 * (cpu_load->history[2].thread - cpu_load->history[7].threa
 421:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[7].total);
 422:Src/app.c     **** }
 423:Src/app.c     **** 
 424:Src/app.c     **** static int bqueue_init(bqueue_t *bq, int buffer_nb, uint8_t **buffers)
 425:Src/app.c     **** {
 426:Src/app.c     ****   int i;
 427:Src/app.c     **** 
 428:Src/app.c     ****   if (buffer_nb > BQUEUE_MAX_BUFFERS)
ARM GAS  /tmp/cceA31Ia.s 			page 22


 429:Src/app.c     ****     return -1;
 430:Src/app.c     **** 
 431:Src/app.c     ****   bq->free = xSemaphoreCreateCountingStatic(buffer_nb, buffer_nb, &bq->free_buffer);
 432:Src/app.c     ****   if (!bq->free)
 433:Src/app.c     ****     goto free_sem_error;
 434:Src/app.c     ****   bq->ready = xSemaphoreCreateCountingStatic(buffer_nb, 0, &bq->ready_buffer);
 435:Src/app.c     ****   if (!bq->ready)
 436:Src/app.c     ****     goto ready_sem_error;
 437:Src/app.c     **** 
 438:Src/app.c     ****   bq->buffer_nb = buffer_nb;
 439:Src/app.c     ****   for (i = 0; i < buffer_nb; i++) {
 440:Src/app.c     ****     assert(buffers[i]);
 441:Src/app.c     ****     bq->buffers[i] = buffers[i];
 442:Src/app.c     ****   }
 443:Src/app.c     ****   bq->free_idx = 0;
 444:Src/app.c     ****   bq->ready_idx = 0;
 445:Src/app.c     **** 
 446:Src/app.c     ****   return 0;
 447:Src/app.c     **** 
 448:Src/app.c     **** ready_sem_error:
 449:Src/app.c     ****   vSemaphoreDelete(bq->free);
 450:Src/app.c     **** free_sem_error:
 451:Src/app.c     ****   return -1;
 452:Src/app.c     **** }
 453:Src/app.c     **** 
 454:Src/app.c     **** static uint8_t *bqueue_get_free(bqueue_t *bq, int is_blocking)
 455:Src/app.c     **** {
 456:Src/app.c     ****   uint8_t *res;
 457:Src/app.c     ****   int ret;
 458:Src/app.c     **** 
 459:Src/app.c     ****   ret = xSemaphoreTake(bq->free, is_blocking ? portMAX_DELAY : 0);
 460:Src/app.c     ****   if (ret == pdFALSE)
 461:Src/app.c     ****     return NULL;
 462:Src/app.c     **** 
 463:Src/app.c     ****   res = bq->buffers[bq->free_idx];
 464:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 465:Src/app.c     **** 
 466:Src/app.c     ****   return res;
 467:Src/app.c     **** }
 468:Src/app.c     **** 
 469:Src/app.c     **** static void bqueue_put_free(bqueue_t *bq)
 470:Src/app.c     **** {
 471:Src/app.c     ****   int ret;
 472:Src/app.c     **** 
 473:Src/app.c     ****   ret = xSemaphoreGive(bq->free);
 474:Src/app.c     ****   assert(ret == pdTRUE);
 475:Src/app.c     **** }
 476:Src/app.c     **** 
 477:Src/app.c     **** static uint8_t *bqueue_get_ready(bqueue_t *bq)
 478:Src/app.c     **** {
 479:Src/app.c     ****   uint8_t *res;
 480:Src/app.c     ****   int ret;
 481:Src/app.c     **** 
 482:Src/app.c     ****   ret = xSemaphoreTake(bq->ready, portMAX_DELAY);
 483:Src/app.c     ****   assert(ret == pdTRUE);
 484:Src/app.c     **** 
 485:Src/app.c     ****   res = bq->buffers[bq->ready_idx];
ARM GAS  /tmp/cceA31Ia.s 			page 23


 486:Src/app.c     ****   bq->ready_idx = (bq->ready_idx + 1) % bq->buffer_nb;
 487:Src/app.c     **** 
 488:Src/app.c     ****   return res;
 489:Src/app.c     **** }
 490:Src/app.c     **** 
 491:Src/app.c     **** static void bqueue_put_ready(bqueue_t *bq)
 492:Src/app.c     **** {
 493:Src/app.c     ****   BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 494:Src/app.c     ****   int ret;
 495:Src/app.c     **** 
 496:Src/app.c     ****   if (xPortIsInsideInterrupt()) {
 497:Src/app.c     ****     ret = xSemaphoreGiveFromISR(bq->ready, &xHigherPriorityTaskWoken);
 498:Src/app.c     ****     assert(ret == pdTRUE);
 499:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 500:Src/app.c     ****   } else {
 501:Src/app.c     ****     ret = xSemaphoreGive(bq->ready);
 502:Src/app.c     ****     assert(ret == pdTRUE);
 503:Src/app.c     ****   }
 504:Src/app.c     **** }
 505:Src/app.c     **** 
 506:Src/app.c     **** static void reload_bg_layer(int next_disp_idx)
 507:Src/app.c     **** {
 508:Src/app.c     ****   int ret;
 509:Src/app.c     **** 
 510:Src/app.c     ****   ret = SCRL_SetAddress_NoReload(lcd_bg_buffer[next_disp_idx], SCRL_LAYER_0);
 511:Src/app.c     ****   assert(ret == 0);
 512:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_0);
 513:Src/app.c     ****   assert(ret == 0);
 514:Src/app.c     **** 
 515:Src/app.c     ****   ret = SRCL_Update();
 516:Src/app.c     ****   assert(ret == 0);
 517:Src/app.c     **** }
 518:Src/app.c     **** 
 519:Src/app.c     **** static void app_main_pipe_frame_event()
 520:Src/app.c     **** {
 521:Src/app.c     ****   int next_disp_idx = (lcd_bg_buffer_disp_idx + 1) % DISPLAY_BUFFER_NB;
 522:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 523:Src/app.c     ****   int ret;
 524:Src/app.c     **** 
 525:Src/app.c     ****   ret = HAL_DCMIPP_PIPE_SetMemoryAddress(CMW_CAMERA_GetDCMIPPHandle(), DCMIPP_PIPE1,
 526:Src/app.c     ****                                          DCMIPP_MEMORY_ADDRESS_0, (uint32_t) lcd_bg_buffer[next_cap
 527:Src/app.c     ****   assert(ret == HAL_OK);
 528:Src/app.c     **** 
 529:Src/app.c     ****   reload_bg_layer(next_disp_idx);
 530:Src/app.c     ****   lcd_bg_buffer_disp_idx = next_disp_idx;
 531:Src/app.c     ****   lcd_bg_buffer_capt_idx = next_capt_idx;
 532:Src/app.c     **** 
 533:Src/app.c     ****   frame_event_nb++;
 534:Src/app.c     **** }
 535:Src/app.c     **** 
 536:Src/app.c     **** 
 537:Src/app.c     **** static void app_ancillary_pipe_frame_event()
 538:Src/app.c     **** {
 539:Src/app.c     ****   uint8_t *next_buffer;
 540:Src/app.c     ****   int ret;
 541:Src/app.c     **** 
 542:Src/app.c     ****   next_buffer = bqueue_get_free(&nn_input_queue, 0);
ARM GAS  /tmp/cceA31Ia.s 			page 24


 543:Src/app.c     ****   if (next_buffer) {
 544:Src/app.c     ****     ret = HAL_DCMIPP_PIPE_SetMemoryAddress(CMW_CAMERA_GetDCMIPPHandle(), DCMIPP_PIPE2,
 545:Src/app.c     ****                                            DCMIPP_MEMORY_ADDRESS_0, (uint32_t) next_buffer);
 546:Src/app.c     ****     assert(ret == HAL_OK);
 547:Src/app.c     ****     /* minus 1 since app_main_pipe_frame_event occur before app_ancillary_pipe_frame_event() */
 548:Src/app.c     ****     frame_event_nb_for_resize = frame_event_nb - 1;
 549:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 550:Src/app.c     ****   }
 551:Src/app.c     **** }
 552:Src/app.c     **** 
 553:Src/app.c     **** static void app_main_pipe_vsync_event()
 554:Src/app.c     **** {
 555:Src/app.c     ****   BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 556:Src/app.c     ****   int ret;
 557:Src/app.c     **** 
 558:Src/app.c     ****   ret = xSemaphoreGiveFromISR(isp_sem, &xHigherPriorityTaskWoken);
 559:Src/app.c     ****   if (ret == pdTRUE)
 560:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 561:Src/app.c     **** }
 562:Src/app.c     **** 
 563:Src/app.c     **** static int clamp_point(int *x, int *y)
 564:Src/app.c     **** {
 163              		.loc 1 564 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 565:Src/app.c     ****   int xi = *x;
 167              		.loc 1 565 3 view .LVU46
 168              		.loc 1 565 7 is_stmt 0 view .LVU47
 169 0000 0368     		ldr	r3, [r0]
 170              	.LVL10:
 566:Src/app.c     ****   int yi = *y;
 171              		.loc 1 566 3 is_stmt 1 view .LVU48
 564:Src/app.c     ****   int xi = *x;
 172              		.loc 1 564 1 is_stmt 0 view .LVU49
 173 0002 10B5     		push	{r4, lr}
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 4, -8
 176              		.cfi_offset 14, -4
 567:Src/app.c     **** 
 568:Src/app.c     ****   if (*x < 0)
 177              		.loc 1 568 6 view .LVU50
 178 0004 002B     		cmp	r3, #0
 569:Src/app.c     ****     *x = 0;
 179              		.loc 1 569 8 view .LVU51
 180 0006 B8BF     		it	lt
 181 0008 0024     		movlt	r4, #0
 566:Src/app.c     **** 
 182              		.loc 1 566 7 view .LVU52
 183 000a 0A68     		ldr	r2, [r1]
 184              	.LVL11:
 568:Src/app.c     ****     *x = 0;
 185              		.loc 1 568 3 is_stmt 1 view .LVU53
 186              		.loc 1 569 5 view .LVU54
 187              		.loc 1 569 8 is_stmt 0 view .LVU55
 188 000c B8BF     		it	lt
 189 000e 0460     		strlt	r4, [r0]
ARM GAS  /tmp/cceA31Ia.s 			page 25


 570:Src/app.c     ****   if (*y < 0)
 190              		.loc 1 570 3 is_stmt 1 view .LVU56
 191              		.loc 1 570 6 is_stmt 0 view .LVU57
 192 0010 0C68     		ldr	r4, [r1]
 193 0012 002C     		cmp	r4, #0
 571:Src/app.c     ****     *y = 0;
 194              		.loc 1 571 5 is_stmt 1 view .LVU58
 195              		.loc 1 571 8 is_stmt 0 view .LVU59
 196 0014 BCBF     		itt	lt
 197 0016 0024     		movlt	r4, #0
 198 0018 0C60     		strlt	r4, [r1]
 572:Src/app.c     ****   if (*x >= lcd_bg_area.XSize)
 199              		.loc 1 572 3 is_stmt 1 view .LVU60
 200              		.loc 1 572 6 is_stmt 0 view .LVU61
 201 001a 0468     		ldr	r4, [r0]
 202 001c B4F5487F 		cmp	r4, #800
 573:Src/app.c     ****     *x = lcd_bg_area.XSize - 1;
 203              		.loc 1 573 5 is_stmt 1 view .LVU62
 204              		.loc 1 573 8 is_stmt 0 view .LVU63
 205 0020 24BF     		itt	cs
 206 0022 40F21F34 		movwcs	r4, #799
 207 0026 0460     		strcs	r4, [r0]
 574:Src/app.c     ****   if (*y >= lcd_bg_area.YSize)
 208              		.loc 1 574 3 is_stmt 1 view .LVU64
 209              		.loc 1 574 6 is_stmt 0 view .LVU65
 210 0028 0C68     		ldr	r4, [r1]
 211 002a B4F5F07F 		cmp	r4, #480
 575:Src/app.c     ****     *y = lcd_bg_area.YSize - 1;
 212              		.loc 1 575 5 is_stmt 1 view .LVU66
 213              		.loc 1 575 8 is_stmt 0 view .LVU67
 214 002e 24BF     		itt	cs
 215 0030 40F2DF14 		movwcs	r4, #479
 216 0034 0C60     		strcs	r4, [r1]
 576:Src/app.c     **** 
 577:Src/app.c     ****   return (xi != *x) || (yi != *y);
 217              		.loc 1 577 3 is_stmt 1 view .LVU68
 218              		.loc 1 577 21 is_stmt 0 view .LVU69
 219 0036 0068     		ldr	r0, [r0]
 220              	.LVL12:
 221              		.loc 1 577 21 view .LVU70
 222 0038 9842     		cmp	r0, r3
 223 003a 04D1     		bne	.L15
 224              		.loc 1 577 21 discriminator 2 view .LVU71
 225 003c 0868     		ldr	r0, [r1]
 226 003e 801A     		subs	r0, r0, r2
 227 0040 18BF     		it	ne
 228 0042 0120     		movne	r0, #1
 229              	.L9:
 578:Src/app.c     **** }
 230              		.loc 1 578 1 view .LVU72
 231 0044 10BD     		pop	{r4, pc}
 232              	.L15:
 577:Src/app.c     **** }
 233              		.loc 1 577 21 discriminator 3 view .LVU73
 234 0046 0120     		movs	r0, #1
 577:Src/app.c     **** }
 235              		.loc 1 577 21 view .LVU74
ARM GAS  /tmp/cceA31Ia.s 			page 26


 236 0048 FCE7     		b	.L9
 237              		.cfi_endproc
 238              	.LFE7366:
 240              		.section	.text.decode_ld_landmark,"ax",%progbits
 241              		.align	1
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 246              	decode_ld_landmark:
 247              	.LVL13:
 248              	.LFB7373:
 579:Src/app.c     **** 
 580:Src/app.c     **** static int clamp_point_with_margin(int *x, int *y, int margin)
 581:Src/app.c     **** {
 582:Src/app.c     ****   int xi = *x;
 583:Src/app.c     ****   int yi = *y;
 584:Src/app.c     **** 
 585:Src/app.c     ****   if (*x < margin)
 586:Src/app.c     ****     *x = margin;
 587:Src/app.c     ****   if (*y < margin)
 588:Src/app.c     ****     *y = margin;
 589:Src/app.c     ****   if (*x >= lcd_bg_area.XSize - margin)
 590:Src/app.c     ****     *x = lcd_bg_area.XSize - margin - 1;
 591:Src/app.c     ****   if (*y >= lcd_bg_area.YSize - margin)
 592:Src/app.c     ****     *y = lcd_bg_area.YSize - margin - 1;
 593:Src/app.c     **** 
 594:Src/app.c     ****   return (xi != *x) || (yi != *y);
 595:Src/app.c     **** }
 596:Src/app.c     **** 
 597:Src/app.c     **** static void display_pd_hand(pd_pp_box_t *hand)
 598:Src/app.c     **** {
 599:Src/app.c     ****   int xc, yc;
 600:Src/app.c     ****   int x0, y0;
 601:Src/app.c     ****   int x1, y1;
 602:Src/app.c     ****   int w, h;
 603:Src/app.c     ****   int i;
 604:Src/app.c     **** 
 605:Src/app.c     ****   /* display box around palm */
 606:Src/app.c     ****   xc = (int)hand->x_center;
 607:Src/app.c     ****   yc = (int)hand->y_center;
 608:Src/app.c     ****   w = (int)hand->width;
 609:Src/app.c     ****   h = (int)hand->height;
 610:Src/app.c     ****   x0 = xc - (w + 1) / 2;
 611:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 612:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 613:Src/app.c     ****   y1 = yc + (h + 1) / 2;
 614:Src/app.c     ****   clamp_point(&x0, &y0);
 615:Src/app.c     ****   clamp_point(&x1, &y1);
 616:Src/app.c     ****   UTIL_LCD_DrawRect(x0, y0, x1 - x0, y1 - y0, UTIL_LCD_COLOR_GREEN);
 617:Src/app.c     **** 
 618:Src/app.c     ****   /* display palm key points */
 619:Src/app.c     ****   for (i = 0; i < 7; i++) {
 620:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 621:Src/app.c     **** 
 622:Src/app.c     ****     x0 = (int)hand->pKps[i].x;
 623:Src/app.c     ****     y0 = (int)hand->pKps[i].y;
 624:Src/app.c     ****     clamp_point(&x0, &y0);
ARM GAS  /tmp/cceA31Ia.s 			page 27


 625:Src/app.c     ****     UTIL_LCD_FillCircle(x0, y0, 2, color);
 626:Src/app.c     ****   }
 627:Src/app.c     **** }
 628:Src/app.c     **** 
 629:Src/app.c     **** static void rotate_point(float pt[2], float rotation)
 630:Src/app.c     **** {
 631:Src/app.c     ****   float x = pt[0];
 632:Src/app.c     ****   float y = pt[1];
 633:Src/app.c     **** 
 634:Src/app.c     ****   pt[0] = cos(rotation) * x - sin(rotation) * y;
 635:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 636:Src/app.c     **** }
 637:Src/app.c     **** 
 638:Src/app.c     **** static void roi_to_corners(roi_t *roi, float corners[4][2])
 639:Src/app.c     **** {
 640:Src/app.c     ****   const float corners_init[4][2] = {
 641:Src/app.c     ****     {-roi->w / 2, -roi->h / 2},
 642:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 643:Src/app.c     ****     { roi->w / 2,  roi->h / 2},
 644:Src/app.c     ****     {-roi->w / 2,  roi->h / 2},
 645:Src/app.c     ****   };
 646:Src/app.c     ****   int i;
 647:Src/app.c     **** 
 648:Src/app.c     ****   memcpy(corners, corners_init, sizeof(corners_init));
 649:Src/app.c     ****   /* rotate */
 650:Src/app.c     ****   for (i = 0; i < 4; i++)
 651:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 652:Src/app.c     **** 
 653:Src/app.c     ****   /* shift */
 654:Src/app.c     ****   for (i = 0; i < 4; i++) {
 655:Src/app.c     ****     corners[i][0] += roi->cx;
 656:Src/app.c     ****     corners[i][1] += roi->cy;
 657:Src/app.c     ****   }
 658:Src/app.c     **** }
 659:Src/app.c     **** 
 660:Src/app.c     **** static int clamp_corners(float corners_in[4][2], int corners_out[4][2])
 661:Src/app.c     **** {
 662:Src/app.c     ****   int is_clamp = 0;
 663:Src/app.c     ****   int i;
 664:Src/app.c     **** 
 665:Src/app.c     ****   for (i = 0; i < 4; i++) {
 666:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 667:Src/app.c     ****     corners_out[i][1] = (int)corners_in[i][1];
 668:Src/app.c     ****     is_clamp |= clamp_point(&corners_out[i][0], &corners_out[i][1]);
 669:Src/app.c     ****   }
 670:Src/app.c     **** 
 671:Src/app.c     ****   return is_clamp;
 672:Src/app.c     **** }
 673:Src/app.c     **** 
 674:Src/app.c     **** static void display_roi(roi_t *roi)
 675:Src/app.c     **** {
 676:Src/app.c     ****   float corners_f[4][2];
 677:Src/app.c     ****   int corners[4][2];
 678:Src/app.c     ****   int is_clamp;
 679:Src/app.c     ****   int i;
 680:Src/app.c     **** 
 681:Src/app.c     ****   /* compute box corners */
ARM GAS  /tmp/cceA31Ia.s 			page 28


 682:Src/app.c     ****   roi_to_corners(roi, corners_f);
 683:Src/app.c     **** 
 684:Src/app.c     ****   /* clamp */
 685:Src/app.c     ****   is_clamp = clamp_corners(corners_f, corners);
 686:Src/app.c     ****   if (is_clamp)
 687:Src/app.c     ****     return ;
 688:Src/app.c     **** 
 689:Src/app.c     ****   /* display */
 690:Src/app.c     ****   for (i = 0; i < 4; i++)
 691:Src/app.c     ****     UTIL_LCD_DrawLine(corners[i][0], corners[i][1], corners[(i + 1) % 4][0], corners[(i + 1) % 4][1
 692:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 693:Src/app.c     **** }
 694:Src/app.c     **** 
 695:Src/app.c     **** static void decode_ld_landmark(roi_t *roi, ld_point_t *lm, ld_point_t *decoded)
 696:Src/app.c     **** {
 249              		.loc 1 696 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 697:Src/app.c     ****   float rotation = roi->rotation;
 253              		.loc 1 697 3 view .LVU76
 698:Src/app.c     ****   float w = roi->w;
 254              		.loc 1 698 3 view .LVU77
 699:Src/app.c     ****   float h = roi->h;
 255              		.loc 1 699 3 view .LVU78
 696:Src/app.c     ****   float rotation = roi->rotation;
 256              		.loc 1 696 1 is_stmt 0 view .LVU79
 257 0000 70B5     		push	{r4, r5, r6, lr}
 258              		.cfi_def_cfa_offset 16
 259              		.cfi_offset 4, -16
 260              		.cfi_offset 5, -12
 261              		.cfi_offset 6, -8
 262              		.cfi_offset 14, -4
 263 0002 2DED0E8B 		vpush.64	{d8, d9, d10, d11, d12, d13, d14}
 264              		.cfi_def_cfa_offset 72
 265              		.cfi_offset 80, -72
 266              		.cfi_offset 81, -68
 267              		.cfi_offset 82, -64
 268              		.cfi_offset 83, -60
 269              		.cfi_offset 84, -56
 270              		.cfi_offset 85, -52
 271              		.cfi_offset 86, -48
 272              		.cfi_offset 87, -44
 273              		.cfi_offset 88, -40
 274              		.cfi_offset 89, -36
 275              		.cfi_offset 90, -32
 276              		.cfi_offset 91, -28
 277              		.cfi_offset 92, -24
 278              		.cfi_offset 93, -20
 700:Src/app.c     **** 
 701:Src/app.c     ****   decoded->x = roi->cx + (lm->x - 0.5) * w * cos(rotation) - (lm->y - 0.5) * h * sin(rotation);
 279              		.loc 1 701 46 view .LVU80
 280 0006 90ED04DA 		vldr.32	s26, [r0, #16]
 281 000a B7EECDDA 		vcvt.f64.f32	d13, s26
 696:Src/app.c     ****   float rotation = roi->rotation;
 282              		.loc 1 696 1 view .LVU81
 283 000e 0D46     		mov	r5, r1
ARM GAS  /tmp/cceA31Ia.s 			page 29


 284              		.loc 1 701 46 view .LVU82
 285 0010 B0EE4D0B 		vmov.f64	d0, d13
 699:Src/app.c     **** 
 286              		.loc 1 699 9 view .LVU83
 287 0014 90ED03EA 		vldr.32	s28, [r0, #12]
 288              	.LVL14:
 289              		.loc 1 701 3 is_stmt 1 view .LVU84
 290              		.loc 1 701 40 is_stmt 0 view .LVU85
 291 0018 90ED02BA 		vldr.32	s22, [r0, #8]
 696:Src/app.c     ****   float rotation = roi->rotation;
 292              		.loc 1 696 1 view .LVU86
 293 001c 0446     		mov	r4, r0
 294 001e 1646     		mov	r6, r2
 295              		.loc 1 701 46 view .LVU87
 296 0020 FFF7FEFF 		bl	cos
 297              	.LVL15:
 298              		.loc 1 701 29 view .LVU88
 299 0024 95ED007A 		vldr.32	s14, [r5]
 300              		.loc 1 701 33 view .LVU89
 301 0028 B6EE00CB 		vmov.f64	d12, #5.0e-1
 302              		.loc 1 701 29 view .LVU90
 303 002c B7EEC77A 		vcvt.f64.f32	d7, s14
 304              		.loc 1 701 65 discriminator 1 view .LVU91
 305 0030 95ED019A 		vldr.32	s18, [r5, #4]
 306              		.loc 1 701 40 view .LVU92
 307 0034 B7EECBBA 		vcvt.f64.f32	d11, s22
 308              		.loc 1 701 19 view .LVU93
 309 0038 94ED008A 		vldr.32	s16, [r4]
 310              		.loc 1 701 33 view .LVU94
 311 003c 37EE4C7B 		vsub.f64	d7, d7, d12
 312              		.loc 1 701 65 discriminator 1 view .LVU95
 313 0040 B7EEC99A 		vcvt.f64.f32	d9, s18
 314              		.loc 1 701 40 view .LVU96
 315 0044 27EE0B7B 		vmul.f64	d7, d7, d11
 316              		.loc 1 701 19 view .LVU97
 317 0048 B7EEC88A 		vcvt.f64.f32	d8, s16
 318              		.loc 1 701 69 discriminator 1 view .LVU98
 319 004c 39EE4C9B 		vsub.f64	d9, d9, d12
 320              		.loc 1 701 76 discriminator 1 view .LVU99
 321 0050 B7EECEEA 		vcvt.f64.f32	d14, s28
 322              	.LVL16:
 323              		.loc 1 701 24 discriminator 1 view .LVU100
 324 0054 A7EE008B 		vfma.f64	d8, d7, d0
 325              		.loc 1 701 46 view .LVU101
 326 0058 B0EE40AB 		vmov.f64	d10, d0
 327              		.loc 1 701 82 discriminator 1 view .LVU102
 328 005c B0EE4D0B 		vmov.f64	d0, d13
 329 0060 FFF7FEFF 		bl	sin
 330              	.LVL17:
 331              		.loc 1 701 76 discriminator 1 view .LVU103
 332 0064 29EE0E9B 		vmul.f64	d9, d9, d14
 333              		.loc 1 701 60 discriminator 2 view .LVU104
 334 0068 A9EE408B 		vfms.f64	d8, d9, d0
 335 006c B7EEC88B 		vcvt.f32.f64	s16, d8
 336 0070 86ED008A 		vstr.32	s16, [r6]
 702:Src/app.c     ****   decoded->y = roi->cy + (lm->x - 0.5) * w * sin(rotation) + (lm->y - 0.5) * h * cos(rotation);
 337              		.loc 1 702 3 is_stmt 1 view .LVU105
ARM GAS  /tmp/cceA31Ia.s 			page 30


 338              		.loc 1 702 29 is_stmt 0 view .LVU106
 339 0074 95ED006A 		vldr.32	s12, [r5]
 340 0078 B7EEC66A 		vcvt.f64.f32	d6, s12
 341              		.loc 1 702 19 view .LVU107
 342 007c 94ED017A 		vldr.32	s14, [r4, #4]
 343              		.loc 1 702 33 view .LVU108
 344 0080 36EE4C6B 		vsub.f64	d6, d6, d12
 345              		.loc 1 702 19 view .LVU109
 346 0084 B7EEC77A 		vcvt.f64.f32	d7, s14
 347              		.loc 1 702 40 view .LVU110
 348 0088 26EE0B6B 		vmul.f64	d6, d6, d11
 349              		.loc 1 702 24 discriminator 1 view .LVU111
 350 008c A0EE067B 		vfma.f64	d7, d0, d6
 351              		.loc 1 702 60 discriminator 2 view .LVU112
 352 0090 AAEE097B 		vfma.f64	d7, d10, d9
 703:Src/app.c     **** }
 353              		.loc 1 703 1 view .LVU113
 354 0094 BDEC0E8B 		vldm	sp!, {d8-d14}
 355              		.cfi_restore 92
 356              		.cfi_restore 93
 357              		.cfi_restore 90
 358              		.cfi_restore 91
 359              		.cfi_restore 88
 360              		.cfi_restore 89
 361              		.cfi_restore 86
 362              		.cfi_restore 87
 363              		.cfi_restore 84
 364              		.cfi_restore 85
 365              		.cfi_restore 82
 366              		.cfi_restore 83
 367              		.cfi_restore 80
 368              		.cfi_restore 81
 369              		.cfi_def_cfa_offset 16
 702:Src/app.c     ****   decoded->y = roi->cy + (lm->x - 0.5) * w * sin(rotation) + (lm->y - 0.5) * h * cos(rotation);
 370              		.loc 1 702 60 discriminator 2 view .LVU114
 371 0098 B7EEC77B 		vcvt.f32.f64	s14, d7
 372 009c 86ED017A 		vstr.32	s14, [r6, #4]
 373              		.loc 1 703 1 view .LVU115
 374 00a0 70BD     		pop	{r4, r5, r6, pc}
 375              		.loc 1 703 1 view .LVU116
 376              		.cfi_endproc
 377              	.LFE7373:
 379              		.section	.rodata.isp_thread_fct.str1.1,"aMS",%progbits,1
 380              	.LC4:
 381 0000 72657420 		.ascii	"ret == pdTRUE\000"
 381      3D3D2070 
 381      64545255 
 381      4500
 382              	.LC5:
 383 000e 5372632F 		.ascii	"Src/app.c\000"
 383      6170702E 
 383      6300
 384              		.section	.text.isp_thread_fct,"ax",%progbits
 385              		.align	1
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
ARM GAS  /tmp/cceA31Ia.s 			page 31


 390              	isp_thread_fct:
 391              	.LVL18:
 392              	.LFB7393:
 704:Src/app.c     **** 
 705:Src/app.c     **** static void display_ld_hand(hand_info_t *hand)
 706:Src/app.c     **** {
 707:Src/app.c     ****   const int disk_radius = DISK_RADIUS;
 708:Src/app.c     ****   roi_t *roi = &hand->roi;
 709:Src/app.c     ****   int x[LD_LANDMARK_NB];
 710:Src/app.c     ****   int y[LD_LANDMARK_NB];
 711:Src/app.c     ****   int is_clamped[LD_LANDMARK_NB];
 712:Src/app.c     ****   ld_point_t decoded;
 713:Src/app.c     ****   int i;
 714:Src/app.c     **** 
 715:Src/app.c     ****   for (i = 0; i < LD_LANDMARK_NB; i++) {
 716:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 717:Src/app.c     ****     x[i] = (int)decoded.x;
 718:Src/app.c     ****     y[i] = (int)decoded.y;
 719:Src/app.c     ****     is_clamped[i] = clamp_point_with_margin(&x[i], &y[i], disk_radius);
 720:Src/app.c     ****   }
 721:Src/app.c     **** 
 722:Src/app.c     ****   for (i = 0; i < LD_LANDMARK_NB; i++) {
 723:Src/app.c     ****     if (is_clamped[i])
 724:Src/app.c     ****       continue;
 725:Src/app.c     ****     UTIL_LCD_FillCircle(x[i], y[i], disk_radius, UTIL_LCD_COLOR_YELLOW);
 726:Src/app.c     ****   }
 727:Src/app.c     **** 
 728:Src/app.c     ****   for (i = 0; i < LD_BINDING_NB; i++) {
 729:Src/app.c     ****     if (is_clamped[ld_bindings_idx[i][0]] || is_clamped[ld_bindings_idx[i][1]])
 730:Src/app.c     ****       continue;
 731:Src/app.c     ****     UTIL_LCD_DrawLine(x[ld_bindings_idx[i][0]], y[ld_bindings_idx[i][0]],
 732:Src/app.c     ****                       x[ld_bindings_idx[i][1]], y[ld_bindings_idx[i][1]],
 733:Src/app.c     ****                       UTIL_LCD_COLOR_BLACK);
 734:Src/app.c     ****   }
 735:Src/app.c     **** }
 736:Src/app.c     **** 
 737:Src/app.c     **** void display_hand(display_info_t *info, hand_info_t *hand)
 738:Src/app.c     **** {
 739:Src/app.c     ****   if (info->is_pd_displayed) {
 740:Src/app.c     ****     display_pd_hand(&hand->pd_hands);
 741:Src/app.c     ****     display_roi(&hand->roi);
 742:Src/app.c     ****   }
 743:Src/app.c     ****   if (info->is_ld_displayed)
 744:Src/app.c     ****     display_ld_hand(hand);
 745:Src/app.c     **** }
 746:Src/app.c     **** 
 747:Src/app.c     **** static void Display_NetworkOutput(display_info_t *info)
 748:Src/app.c     **** {
 749:Src/app.c     ****   float cpu_load_one_second;
 750:Src/app.c     ****   int line_nb = 0;
 751:Src/app.c     ****   float nn_fps;
 752:Src/app.c     ****   int i;
 753:Src/app.c     **** 
 754:Src/app.c     ****   /* clear previous ui */
 755:Src/app.c     ****   UTIL_LCD_FillRect(lcd_fg_area.X0, lcd_fg_area.Y0, lcd_fg_area.XSize, lcd_fg_area.YSize, 0x0000000
 756:Src/app.c     **** 
 757:Src/app.c     ****   /* cpu load */
ARM GAS  /tmp/cceA31Ia.s 			page 32


 758:Src/app.c     ****   cpuload_update(&cpu_load);
 759:Src/app.c     ****   cpuload_get_info(&cpu_load, NULL, &cpu_load_one_second, NULL);
 760:Src/app.c     **** 
 761:Src/app.c     ****   /* draw metrics */
 762:Src/app.c     ****   nn_fps = 1000.0 / info->nn_period_ms;
 763:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "Cpu load");
 764:Src/app.c     ****   line_nb += 1;
 765:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "   %.1f%%", cpu_load_one_second);
 766:Src/app.c     ****   line_nb += 2;
 767:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "Inferences");
 768:Src/app.c     ****   line_nb += 1;
 769:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, " pd %2ums", info->pd_ms);
 770:Src/app.c     ****   line_nb += 1;
 771:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, " hl %2ums", info->hl_ms);
 772:Src/app.c     ****   line_nb += 2;
 773:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "  %.1f FPS", nn_fps);
 774:Src/app.c     ****   line_nb += 2;
 775:Src/app.c     ****   if (DBG_INFO) {
 776:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "Display");
 777:Src/app.c     ****     line_nb += 1;
 778:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "   %ums", info->disp_ms);
 779:Src/app.c     ****     line_nb += 1;
 780:Src/app.c     ****   }
 781:Src/app.c     **** 
 782:Src/app.c     ****   /* display palm detector output */
 783:Src/app.c     ****   for (i = 0; i < info->pd_hand_nb; i++) {
 784:Src/app.c     ****     if (info->hands[i].is_valid)
 785:Src/app.c     ****       display_hand(info, &info->hands[i]);
 786:Src/app.c     ****   }
 787:Src/app.c     **** 
 788:Src/app.c     ****   if (DBG_INFO)
 789:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "pd : %5.1f %%", info->pd_max_prob * 100);
 790:Src/app.c     **** }
 791:Src/app.c     **** 
 792:Src/app.c     **** static void palm_detector_init(pd_model_info_t *info)
 793:Src/app.c     **** {
 794:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_out_info = LL_ATON_Output_Buffers_Info_palm_detector();
 795:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_palm_detector();
 796:Src/app.c     ****   int ret;
 797:Src/app.c     **** 
 798:Src/app.c     ****   /* model info */
 799:Src/app.c     ****   info->nn_in_len = LL_Buffer_len(&nn_in_info[0]);
 800:Src/app.c     ****   info->prob_out = (float *) LL_Buffer_addr_start(&nn_out_info[0]);
 801:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[0]);
 802:Src/app.c     ****   assert(info->prob_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float));
 803:Src/app.c     ****   info->boxes_out = (float *) LL_Buffer_addr_start(&nn_out_info[1]);
 804:Src/app.c     ****   info->boxes_out_len = LL_Buffer_len(&nn_out_info[1]);
 805:Src/app.c     ****   assert(info->boxes_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float) * 18);
 806:Src/app.c     **** 
 807:Src/app.c     ****   /* post processor info */
 808:Src/app.c     ****   ret = app_postprocess_init(&info->static_param);
 809:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 810:Src/app.c     **** }
 811:Src/app.c     **** 
 812:Src/app.c     **** static int palm_detector_run(uint8_t *buffer, pd_model_info_t *info, uint32_t *pd_exec_time)
 813:Src/app.c     **** {
 814:Src/app.c     ****   uint32_t start_ts;
ARM GAS  /tmp/cceA31Ia.s 			page 33


 815:Src/app.c     ****   int hand_nb;
 816:Src/app.c     ****   int ret;
 817:Src/app.c     ****   int i;
 818:Src/app.c     **** 
 819:Src/app.c     ****   start_ts = HAL_GetTick();
 820:Src/app.c     ****   /* Note that we don't need to clean/invalidate those input buffers since they are only access in 
 821:Src/app.c     ****   ret = LL_ATON_Set_User_Input_Buffer_palm_detector(0, buffer, info->nn_in_len);
 822:Src/app.c     ****   assert(ret == LL_ATON_User_IO_NOERROR);
 823:Src/app.c     **** 
 824:Src/app.c     ****   LL_ATON_RT_Main(&NN_Instance_palm_detector);
 825:Src/app.c     **** 
 826:Src/app.c     ****   ret = app_postprocess_run((void * []){info->prob_out, info->boxes_out}, 2, &info->pd_out, &info->
 827:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 828:Src/app.c     ****   hand_nb = MIN(info->pd_out.box_nb, PD_MAX_HAND_NB);
 829:Src/app.c     **** 
 830:Src/app.c     ****   for (i = 0; i < hand_nb; i++) {
 831:Src/app.c     ****     cvt_pd_coord_to_screen_coord(&info->pd_out.pOutData[i]);
 832:Src/app.c     ****     pd_box_to_roi(&info->pd_out.pOutData[i], &rois[i]);
 833:Src/app.c     ****   }
 834:Src/app.c     **** 
 835:Src/app.c     ****   /* Discard nn_out region (used by pp_outputs variables) to avoid Dcache evictions during nn infer
 836:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->prob_out, info->prob_out_len));
 837:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->boxes_out, info->boxes_out_len));
 838:Src/app.c     **** 
 839:Src/app.c     ****   *pd_exec_time = HAL_GetTick() - start_ts;
 840:Src/app.c     **** 
 841:Src/app.c     ****   return hand_nb;
 842:Src/app.c     **** }
 843:Src/app.c     **** 
 844:Src/app.c     **** static void hand_landmark_init(hl_model_info_t *info)
 845:Src/app.c     **** {
 846:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_out_info = LL_ATON_Output_Buffers_Info_hand_landmark();
 847:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_hand_landmark();
 848:Src/app.c     **** 
 849:Src/app.c     ****   info->nn_in = LL_Buffer_addr_start(&nn_in_info[0]);
 850:Src/app.c     ****   info->nn_in_len = LL_Buffer_len(&nn_in_info[0]);
 851:Src/app.c     ****   info->prob_out = (float *) LL_Buffer_addr_start(&nn_out_info[2]);
 852:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[2]);
 853:Src/app.c     ****   assert(info->prob_out_len == sizeof(float));
 854:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 855:Src/app.c     ****   info->landmarks_out_len = LL_Buffer_len(&nn_out_info[3]);
 856:Src/app.c     ****   assert(info->landmarks_out_len == sizeof(float) * 63);
 857:Src/app.c     **** }
 858:Src/app.c     **** 
 859:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 0
 860:Src/app.c     **** static int hand_landmark_prepare_input(uint8_t *buffer, roi_t *roi, hl_model_info_t *info)
 861:Src/app.c     **** {
 862:Src/app.c     ****   float corners_f[4][2];
 863:Src/app.c     ****   int corners[4][2];
 864:Src/app.c     ****   uint8_t* out_data;
 865:Src/app.c     ****   size_t height_out;
 866:Src/app.c     ****   uint8_t *in_data;
 867:Src/app.c     ****   size_t height_in;
 868:Src/app.c     ****   size_t width_out;
 869:Src/app.c     ****   size_t width_in;
 870:Src/app.c     ****   int is_clamped;
 871:Src/app.c     **** 
ARM GAS  /tmp/cceA31Ia.s 			page 34


 872:Src/app.c     ****   /* defaults when no clamping occurs */
 873:Src/app.c     ****   out_data = info->nn_in;
 874:Src/app.c     ****   width_out = LD_WIDTH;
 875:Src/app.c     ****   height_out = LD_HEIGHT;
 876:Src/app.c     **** 
 877:Src/app.c     ****   roi_to_corners(roi, corners_f);
 878:Src/app.c     ****   is_clamped = clamp_corners(corners_f, corners);
 879:Src/app.c     **** 
 880:Src/app.c     ****   /* If clamp perform a partial resize */
 881:Src/app.c     ****   if (is_clamped) {
 882:Src/app.c     ****     int offset_x;
 883:Src/app.c     ****     int offset_y;
 884:Src/app.c     **** 
 885:Src/app.c     ****     /* clear target memory since resize will partially write it */
 886:Src/app.c     ****     memset(info->nn_in, 0, info->nn_in_len);
 887:Src/app.c     **** 
 888:Src/app.c     ****     /* compute start address of output buffer */
 889:Src/app.c     ****     offset_x = (int)(((corners[0][0] - corners_f[0][0]) * LD_WIDTH) / (corners_f[2][0] - corners_f[
 890:Src/app.c     ****     offset_y = (int)(((corners[0][1] - corners_f[0][1]) * LD_HEIGHT) / (corners_f[2][1] - corners_f
 891:Src/app.c     ****     out_data += offset_y * (int)LD_WIDTH * DISPLAY_BPP + offset_x * DISPLAY_BPP;
 892:Src/app.c     **** 
 893:Src/app.c     ****     /* compute output width and height */
 894:Src/app.c     ****     width_out = (int)((corners[2][0] - corners[0][0]) / (corners_f[2][0] - corners_f[0][0]) * LD_WI
 895:Src/app.c     ****     height_out = (int)((corners[2][1] - corners[0][1]) / (corners_f[2][1] - corners_f[0][1]) * LD_H
 896:Src/app.c     **** 
 897:Src/app.c     ****     assert(width_out > 0);
 898:Src/app.c     ****     assert(height_out > 0);
 899:Src/app.c     ****     {
 900:Src/app.c     ****       uint8_t* out_data_end;
 901:Src/app.c     **** 
 902:Src/app.c     ****       out_data_end = out_data + (int)LD_WIDTH * DISPLAY_BPP * (height_out - 1) + DISPLAY_BPP * widt
 903:Src/app.c     **** 
 904:Src/app.c     ****       assert(out_data_end >= info->nn_in);
 905:Src/app.c     ****       assert(out_data_end < info->nn_in + info->nn_in_len);
 906:Src/app.c     ****     }
 907:Src/app.c     ****   }
 908:Src/app.c     **** 
 909:Src/app.c     ****   in_data = buffer + corners[0][1] * LCD_BG_WIDTH * DISPLAY_BPP + corners[0][0]* DISPLAY_BPP;
 910:Src/app.c     ****   width_in = corners[2][0] - corners[0][0];
 911:Src/app.c     ****   height_in = corners[2][1] - corners[0][1];
 912:Src/app.c     **** 
 913:Src/app.c     ****   assert(width_in > 0);
 914:Src/app.c     ****   assert(height_in > 0);
 915:Src/app.c     ****   {
 916:Src/app.c     ****     uint8_t* in_data_end;
 917:Src/app.c     **** 
 918:Src/app.c     ****     in_data_end = in_data + LCD_BG_WIDTH * DISPLAY_BPP * (height_in - 1) + DISPLAY_BPP * width_in -
 919:Src/app.c     **** 
 920:Src/app.c     ****     assert(in_data_end >= buffer);
 921:Src/app.c     ****     assert(in_data_end < buffer + LCD_BG_WIDTH * LCD_BG_HEIGHT * DISPLAY_BPP);
 922:Src/app.c     ****   }
 923:Src/app.c     **** 
 924:Src/app.c     ****   IPL_resize_bilinear_iu8ou8_with_strides_RGB(in_data, out_data, LCD_BG_WIDTH * DISPLAY_BPP, LD_WID
 925:Src/app.c     ****                                               width_in, height_in, width_out, height_out);
 926:Src/app.c     **** 
 927:Src/app.c     ****   return 0;
 928:Src/app.c     **** }
ARM GAS  /tmp/cceA31Ia.s 			page 35


 929:Src/app.c     **** #else
 930:Src/app.c     **** static void app_transform(nema_matrix3x3_t t, app_v3_t v)
 931:Src/app.c     **** {
 932:Src/app.c     ****   app_v3_t r;
 933:Src/app.c     ****   int i;
 934:Src/app.c     **** 
 935:Src/app.c     ****   for (i = 0; i < 3; i++)
 936:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 937:Src/app.c     **** 
 938:Src/app.c     ****   for (i = 0; i < 3; i++)
 939:Src/app.c     ****     v[i] = r[i];
 940:Src/app.c     **** }
 941:Src/app.c     **** 
 942:Src/app.c     **** static int hand_landmark_prepare_input(uint8_t *buffer, roi_t *roi, hl_model_info_t *info)
 943:Src/app.c     **** {
 944:Src/app.c     ****   app_v3_t vertex[] = {
 945:Src/app.c     ****     {           0,             0, 1},
 946:Src/app.c     ****     {LCD_BG_WIDTH,             0, 1},
 947:Src/app.c     ****     {LCD_BG_WIDTH, LCD_BG_HEIGHT, 1},
 948:Src/app.c     ****     {           0, LCD_BG_HEIGHT, 1},
 949:Src/app.c     ****   };
 950:Src/app.c     ****   GFXMMU_BuffersTypeDef buffers = { 0 };
 951:Src/app.c     ****   nema_matrix3x3_t t;
 952:Src/app.c     ****   int ret;
 953:Src/app.c     ****   int i;
 954:Src/app.c     **** 
 955:Src/app.c     ****   buffers.Buf0Address = (uint32_t) info->nn_in;
 956:Src/app.c     ****   ret = HAL_GFXMMU_ModifyBuffers(&hgfxmmu, &buffers);
 957:Src/app.c     ****   assert(ret == HAL_OK);
 958:Src/app.c     **** 
 959:Src/app.c     ****   /* bind destination texture */
 960:Src/app.c     ****   nema_bind_dst_tex(GFXMMU_VIRTUAL_BUFFER0_BASE, LD_WIDTH, LD_HEIGHT, NEMA_RGBA8888, -1);
 961:Src/app.c     ****   nema_set_clip(0, 0, LD_WIDTH, LD_HEIGHT);
 962:Src/app.c     ****   nema_clear(0);
 963:Src/app.c     ****   /* bind source texture */
 964:Src/app.c     ****   nema_bind_src_tex((uintptr_t) buffer, LCD_BG_WIDTH, LCD_BG_HEIGHT, NEMA_RGBA8888, -1, NEMA_FILTER
 965:Src/app.c     ****   nema_enable_tiling(1);
 966:Src/app.c     ****   nema_set_blend_blit(NEMA_BL_SRC);
 967:Src/app.c     **** 
 968:Src/app.c     ****   /* let's go */
 969:Src/app.c     ****   nema_mat3x3_load_identity(t);
 970:Src/app.c     ****   nema_mat3x3_translate(t, -roi->cx, -roi->cy);
 971:Src/app.c     ****   nema_mat3x3_rotate(t, nema_rad_to_deg(-roi->rotation));
 972:Src/app.c     ****   nema_mat3x3_scale(t, LD_WIDTH / roi->w, LD_HEIGHT / roi->h);
 973:Src/app.c     ****   nema_mat3x3_translate(t, LD_WIDTH / 2, LD_HEIGHT / 2);
 974:Src/app.c     ****   for (i = 0 ; i < 4; i++)
 975:Src/app.c     ****     app_transform(t, vertex[i]);
 976:Src/app.c     ****   nema_blit_quad_fit(vertex[0][0], vertex[0][1], vertex[1][0], vertex[1][1],
 977:Src/app.c     ****                      vertex[2][0], vertex[2][1], vertex[3][0], vertex[3][1]);
 978:Src/app.c     **** 
 979:Src/app.c     ****   nema_cl_submit(&cl);
 980:Src/app.c     ****   nema_cl_wait(&cl);
 981:Src/app.c     ****   HAL_ICACHE_Invalidate();
 982:Src/app.c     **** 
 983:Src/app.c     ****   assert(!nema_get_error());
 984:Src/app.c     **** 
 985:Src/app.c     ****   return 0;
ARM GAS  /tmp/cceA31Ia.s 			page 36


 986:Src/app.c     **** }
 987:Src/app.c     **** #endif
 988:Src/app.c     **** 
 989:Src/app.c     **** static int hand_landmark_run(uint8_t *buffer, hl_model_info_t *info, roi_t *roi,
 990:Src/app.c     ****                              ld_point_t ld_landmarks[LD_LANDMARK_NB])
 991:Src/app.c     **** {
 992:Src/app.c     ****   int is_clamped;
 993:Src/app.c     ****   int is_valid;
 994:Src/app.c     **** 
 995:Src/app.c     ****   is_clamped = hand_landmark_prepare_input(buffer, roi, info);
 996:Src/app.c     ****   CACHE_OP(SCB_CleanInvalidateDCache_by_Addr(info->nn_in, info->nn_in_len));
 997:Src/app.c     ****   if (is_clamped)
 998:Src/app.c     ****     return 0;
 999:Src/app.c     **** 
1000:Src/app.c     ****   LL_ATON_RT_Main(&NN_Instance_hand_landmark);
1001:Src/app.c     **** 
1002:Src/app.c     ****   is_valid = ld_post_process(info->prob_out, info->landmarks_out, ld_landmarks);
1003:Src/app.c     **** 
1004:Src/app.c     ****   /* Discard nn_out region (used by pp_input and pp_outputs variables) to avoid Dcache evictions du
1005:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->prob_out, info->prob_out_len));
1006:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->landmarks_out, info->landmarks_out_len));
1007:Src/app.c     **** 
1008:Src/app.c     ****   return is_valid;
1009:Src/app.c     **** }
1010:Src/app.c     **** 
1011:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 1
1012:Src/app.c     **** static void app_rot_init(hl_model_info_t *info)
1013:Src/app.c     **** {
1014:Src/app.c     ****   GFXMMU_PackingTypeDef packing = { 0 };
1015:Src/app.c     ****   int ret;
1016:Src/app.c     **** 
1017:Src/app.c     ****   printf("init nema\n");
1018:Src/app.c     ****   nema_init();
1019:Src/app.c     ****   assert(!nema_get_error());
1020:Src/app.c     ****   nema_ext_hold_enable(2);
1021:Src/app.c     ****   nema_ext_hold_irq_enable(2);
1022:Src/app.c     ****   nema_ext_hold_enable(3);
1023:Src/app.c     ****   nema_ext_hold_irq_enable(3);
1024:Src/app.c     ****   printf("init nema DONE %s\n", nema_get_sw_device_name());
1025:Src/app.c     **** 
1026:Src/app.c     ****   hgfxmmu.Instance = GFXMMU;
1027:Src/app.c     ****   hgfxmmu.Init.BlockSize = GFXMMU_12BYTE_BLOCKS;
1028:Src/app.c     ****   hgfxmmu.Init.AddressTranslation = DISABLE;
1029:Src/app.c     ****   ret = HAL_GFXMMU_Init(&hgfxmmu);
1030:Src/app.c     ****   assert(ret == HAL_OK);
1031:Src/app.c     **** 
1032:Src/app.c     ****   packing.Buffer0Activation = ENABLE;
1033:Src/app.c     ****   packing.Buffer0Mode       = GFXMMU_PACKING_MSB_REMOVE;
1034:Src/app.c     ****   packing.DefaultAlpha      = 0xff;
1035:Src/app.c     ****   ret = HAL_GFXMMU_ConfigPacking(&hgfxmmu, &packing);
1036:Src/app.c     ****   assert(ret == HAL_OK);
1037:Src/app.c     **** 
1038:Src/app.c     ****   cl = nema_cl_create_sized(8192);
1039:Src/app.c     ****   nema_cl_bind_circular(&cl);
1040:Src/app.c     **** }
1041:Src/app.c     **** #endif
1042:Src/app.c     **** 
ARM GAS  /tmp/cceA31Ia.s 			page 37


1043:Src/app.c     **** static float ld_compute_rotation(ld_point_t lm[LD_LANDMARK_NB])
1044:Src/app.c     **** {
1045:Src/app.c     ****   float x0, y0, x1, y1;
1046:Src/app.c     ****   float rotation;
1047:Src/app.c     **** 
1048:Src/app.c     ****   x0 = lm[0].x;
1049:Src/app.c     ****   y0 = lm[0].y;
1050:Src/app.c     ****   x1 = lm[9].x;
1051:Src/app.c     ****   y1 = lm[9].y;
1052:Src/app.c     **** 
1053:Src/app.c     ****   rotation = M_PI * 0.5 - atan2f(-(y1 - y0), x1 - x0);
1054:Src/app.c     **** 
1055:Src/app.c     ****   return pd_cook_rotation(pd_normalize_angle(rotation));
1056:Src/app.c     **** }
1057:Src/app.c     **** 
1058:Src/app.c     **** static void ld_to_roi(ld_point_t lm[LD_LANDMARK_NB], roi_t *roi, pd_pp_box_t *next_pd)
1059:Src/app.c     **** {
1060:Src/app.c     ****   const int pd_to_ld_idx[AI_PD_MODEL_PP_NB_KEYPOINTS] = {0, 5, 9, 13, 17, 1, 2};
1061:Src/app.c     ****   const int indices[] = {0, 1, 2, 3, 5, 6, 9, 10, 13, 14, 17, 18};
1062:Src/app.c     ****   float max_x, max_y, min_x, min_y;
1063:Src/app.c     ****   int i;
1064:Src/app.c     **** 
1065:Src/app.c     ****   max_x = max_y = -10000;
1066:Src/app.c     ****   min_x = min_y =  10000;
1067:Src/app.c     **** 
1068:Src/app.c     ****   roi->rotation = ld_compute_rotation(lm);
1069:Src/app.c     **** 
1070:Src/app.c     ****   for (i = 0; i < ARRAY_NB(indices); i++) {
1071:Src/app.c     ****     max_x = MAX(max_x, lm[indices[i]].x);
1072:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
1073:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
1074:Src/app.c     ****     min_y = MIN(min_y, lm[indices[i]].y);
1075:Src/app.c     ****   }
1076:Src/app.c     **** 
1077:Src/app.c     ****   roi->cx = (max_x + min_x) / 2;
1078:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
1079:Src/app.c     ****   roi->w = (max_x - min_x);
1080:Src/app.c     ****   roi->h = (max_y - min_y);
1081:Src/app.c     **** 
1082:Src/app.c     ****   next_pd->x_center = roi->cx;
1083:Src/app.c     ****   next_pd->y_center = roi->cy;
1084:Src/app.c     ****   next_pd->width = roi->w;
1085:Src/app.c     ****   next_pd->height = roi->h;
1086:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
1087:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
1088:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
1089:Src/app.c     ****   }
1090:Src/app.c     **** }
1091:Src/app.c     **** 
1092:Src/app.c     **** static void compute_next_roi(roi_t *src, ld_point_t lm_in[LD_LANDMARK_NB], roi_t *next, pd_pp_box_t
1093:Src/app.c     **** {
1094:Src/app.c     ****   const float shift_x = 0;
1095:Src/app.c     ****   const float shift_y = -0.1;
1096:Src/app.c     ****   const float scale = 2.0;
1097:Src/app.c     ****   ld_point_t lm[LD_LANDMARK_NB];
1098:Src/app.c     ****   roi_t roi;
1099:Src/app.c     ****   int i;
ARM GAS  /tmp/cceA31Ia.s 			page 38


1100:Src/app.c     **** 
1101:Src/app.c     ****   for (i = 0; i < LD_LANDMARK_NB; i++)
1102:Src/app.c     ****     decode_ld_landmark(src, &lm_in[i], &lm[i]);
1103:Src/app.c     **** 
1104:Src/app.c     ****   ld_to_roi(lm, &roi, next_pd);
1105:Src/app.c     ****   roi_shift_and_scale(&roi, shift_x, shift_y, scale, scale);
1106:Src/app.c     **** 
1107:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 0
1108:Src/app.c     ****   /* In that case we can cancel rotation. This ensure corners are corrected oriented */
1109:Src/app.c     ****   roi.rotation = 0;
1110:Src/app.c     **** #endif
1111:Src/app.c     **** 
1112:Src/app.c     ****   *next = roi;
1113:Src/app.c     **** }
1114:Src/app.c     **** 
1115:Src/app.c     **** static void nn_thread_fct(void *arg)
1116:Src/app.c     **** {
1117:Src/app.c     ****   float nn_period_filtered_ms = 0;
1118:Src/app.c     ****   float pd_filtered_ms = 0;
1119:Src/app.c     ****   float ld_filtered_ms = 0;
1120:Src/app.c     ****   hl_model_info_t hl_info;
1121:Src/app.c     ****   pd_model_info_t pd_info;
1122:Src/app.c     ****   uint32_t nn_period_ms;
1123:Src/app.c     ****   uint32_t nn_period[2];
1124:Src/app.c     ****   uint8_t *nn_pipe_dst;
1125:Src/app.c     ****   pd_pp_point_t box_next_keypoints[AI_PD_MODEL_PP_NB_KEYPOINTS];
1126:Src/app.c     ****   pd_pp_box_t box_next;
1127:Src/app.c     ****   int is_tracking = 0;
1128:Src/app.c     ****   roi_t roi_next;
1129:Src/app.c     ****   uint32_t pd_ms;
1130:Src/app.c     ****   uint32_t hl_ms;
1131:Src/app.c     ****   int ret;
1132:Src/app.c     ****   int j;
1133:Src/app.c     **** 
1134:Src/app.c     ****   /* Current tracking algo only support single hand */
1135:Src/app.c     ****   assert(PD_MAX_HAND_NB == 1);
1136:Src/app.c     **** 
1137:Src/app.c     ****   /* setup models buffer info */
1138:Src/app.c     ****   palm_detector_init(&pd_info);
1139:Src/app.c     ****   box_next.pKps = box_next_keypoints;
1140:Src/app.c     ****   hand_landmark_init(&hl_info);
1141:Src/app.c     **** 
1142:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 1
1143:Src/app.c     ****   app_rot_init(&hl_info);
1144:Src/app.c     **** #endif
1145:Src/app.c     **** 
1146:Src/app.c     ****   /*** App Loop ***************************************************************/
1147:Src/app.c     ****   nn_period[1] = HAL_GetTick();
1148:Src/app.c     ****   nn_pipe_dst = bqueue_get_free(&nn_input_queue, 0);
1149:Src/app.c     ****   assert(nn_pipe_dst);
1150:Src/app.c     ****   CAM_NNPipe_Start(nn_pipe_dst, CMW_MODE_CONTINUOUS);
1151:Src/app.c     ****   while (1)
1152:Src/app.c     ****   {
1153:Src/app.c     ****     uint8_t *capture_buffer;
1154:Src/app.c     ****     int idx_for_resize;
1155:Src/app.c     **** 
1156:Src/app.c     ****     nn_period[0] = nn_period[1];
ARM GAS  /tmp/cceA31Ia.s 			page 39


1157:Src/app.c     ****     nn_period[1] = HAL_GetTick();
1158:Src/app.c     ****     nn_period_ms = nn_period[1] - nn_period[0];
1159:Src/app.c     ****     nn_period_filtered_ms = USE_FILTERED_TS ? (15 * nn_period_filtered_ms + nn_period_ms) / 16 : nn
1160:Src/app.c     **** 
1161:Src/app.c     ****     capture_buffer = bqueue_get_ready(&nn_input_queue);
1162:Src/app.c     ****     assert(capture_buffer);
1163:Src/app.c     ****     idx_for_resize = frame_event_nb_for_resize % DISPLAY_BUFFER_NB;
1164:Src/app.c     **** 
1165:Src/app.c     ****     /* Only start palm detector when not tracking hand */
1166:Src/app.c     ****     if (!is_tracking) {
1167:Src/app.c     ****       is_tracking = palm_detector_run(capture_buffer, &pd_info, &pd_ms);
1168:Src/app.c     ****       box_next.prob = pd_info.pd_out.pOutData[0].prob;
1169:Src/app.c     ****     } else {
1170:Src/app.c     ****       rois[0] = roi_next;
1171:Src/app.c     ****       copy_pd_box(&pd_info.pd_out.pOutData[0], &box_next);
1172:Src/app.c     ****       pd_ms = 0;
1173:Src/app.c     ****     }
1174:Src/app.c     ****     pd_filtered_ms = USE_FILTERED_TS ? (7 * pd_filtered_ms + pd_ms) / 8 : pd_ms;
1175:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
1176:Src/app.c     **** 
1177:Src/app.c     ****     /* then run hand landmark detector if needed */
1178:Src/app.c     ****     if (is_tracking) {
1179:Src/app.c     ****       hl_ms = HAL_GetTick();
1180:Src/app.c     ****       is_tracking = hand_landmark_run(lcd_bg_buffer[idx_for_resize], &hl_info, &rois[0], ld_landmar
1181:Src/app.c     ****       CACHE_OP(SCB_InvalidateDCache_by_Addr(lcd_bg_buffer[idx_for_resize], sizeof(lcd_bg_buffer[idx
1182:Src/app.c     ****       if (is_tracking)
1183:Src/app.c     ****         compute_next_roi(&rois[0], ld_landmarks[0], &roi_next, &box_next);
1184:Src/app.c     ****       hl_ms = HAL_GetTick() - hl_ms;
1185:Src/app.c     ****     } else {
1186:Src/app.c     ****       hl_ms = 0;
1187:Src/app.c     ****     }
1188:Src/app.c     ****     ld_filtered_ms = USE_FILTERED_TS ? (7 * ld_filtered_ms + hl_ms) / 8 : hl_ms;
1189:Src/app.c     **** 
1190:Src/app.c     ****     /* update display stats */
1191:Src/app.c     ****     ret = xSemaphoreTake(disp.lock, portMAX_DELAY);
1192:Src/app.c     ****     assert(ret == pdTRUE);
1193:Src/app.c     ****     disp.info.pd_ms = is_tracking ? 0 : (int)pd_filtered_ms;
1194:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
1195:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
1196:Src/app.c     ****     disp.info.pd_hand_nb = is_tracking;
1197:Src/app.c     ****     disp.info.pd_max_prob = pd_info.pd_out.pOutData[0].prob;
1198:Src/app.c     ****     disp.info.hands[0].is_valid = is_tracking;
1199:Src/app.c     ****     copy_pd_box(&disp.info.hands[0].pd_hands, &pd_info.pd_out.pOutData[0]);
1200:Src/app.c     ****     disp.info.hands[0].roi = rois[0];
1201:Src/app.c     ****     for (j = 0; j < LD_LANDMARK_NB; j++)
1202:Src/app.c     ****       disp.info.hands[0].ld_landmarks[j] = ld_landmarks[0][j];
1203:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
1204:Src/app.c     ****     assert(ret == pdTRUE);
1205:Src/app.c     **** 
1206:Src/app.c     ****     /* It's possible xqueue is empty if display is slow. So don't check error code that may by pdFA
1207:Src/app.c     ****     xSemaphoreGive(disp.update);
1208:Src/app.c     ****   }
1209:Src/app.c     **** }
1210:Src/app.c     **** 
1211:Src/app.c     **** static void dp_update_drawing_area()
1212:Src/app.c     **** {
1213:Src/app.c     ****   int ret;
ARM GAS  /tmp/cceA31Ia.s 			page 40


1214:Src/app.c     **** 
1215:Src/app.c     ****   __disable_irq();
1216:Src/app.c     ****   ret = SCRL_SetAddress_NoReload(lcd_fg_buffer[lcd_fg_buffer_rd_idx], SCRL_LAYER_1);
1217:Src/app.c     ****   assert(ret == HAL_OK);
1218:Src/app.c     ****   __enable_irq();
1219:Src/app.c     **** }
1220:Src/app.c     **** 
1221:Src/app.c     **** static void dp_commit_drawing_area()
1222:Src/app.c     **** {
1223:Src/app.c     ****   int ret;
1224:Src/app.c     **** 
1225:Src/app.c     ****   __disable_irq();
1226:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_1);
1227:Src/app.c     ****   assert(ret == HAL_OK);
1228:Src/app.c     ****   __enable_irq();
1229:Src/app.c     ****   lcd_fg_buffer_rd_idx = 1 - lcd_fg_buffer_rd_idx;
1230:Src/app.c     **** }
1231:Src/app.c     **** 
1232:Src/app.c     **** static void on_ld_toggle_button_click(void *args)
1233:Src/app.c     **** {
1234:Src/app.c     ****   display_t *disp = (display_t *) args;
1235:Src/app.c     ****   int ret;
1236:Src/app.c     **** 
1237:Src/app.c     ****   ret = xSemaphoreTake(disp->lock, portMAX_DELAY);
1238:Src/app.c     ****   assert(ret == pdTRUE);
1239:Src/app.c     ****   disp->info.is_ld_displayed = !disp->info.is_ld_displayed;
1240:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
1241:Src/app.c     ****   assert(ret == pdTRUE);
1242:Src/app.c     **** }
1243:Src/app.c     **** 
1244:Src/app.c     **** static void on_pd_toggle_button_click(void *args)
1245:Src/app.c     **** {
1246:Src/app.c     ****   display_t *disp = (display_t *) args;
1247:Src/app.c     ****   int ret;
1248:Src/app.c     **** 
1249:Src/app.c     ****   ret = xSemaphoreTake(disp->lock, portMAX_DELAY);
1250:Src/app.c     ****   assert(ret == pdTRUE);
1251:Src/app.c     ****   disp->info.is_pd_displayed = !disp->info.is_pd_displayed;
1252:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
1253:Src/app.c     ****   assert(ret == pdTRUE);
1254:Src/app.c     **** }
1255:Src/app.c     **** 
1256:Src/app.c     **** static void dp_thread_fct(void *arg)
1257:Src/app.c     **** {
1258:Src/app.c     ****   button_t ld_toggle_button;
1259:Src/app.c     ****   button_t hd_toggle_button;
1260:Src/app.c     ****   uint32_t disp_ms = 0;
1261:Src/app.c     ****   display_info_t info;
1262:Src/app.c     ****   uint32_t ts;
1263:Src/app.c     ****   int ret;
1264:Src/app.c     **** 
1265:Src/app.c     **** #ifdef STM32N6570_DK_REV
1266:Src/app.c     ****   button_init(&ld_toggle_button, BUTTON_USER1, on_ld_toggle_button_click, &disp);
1267:Src/app.c     ****   button_init(&hd_toggle_button, BUTTON_TAMP, on_pd_toggle_button_click, &disp);
1268:Src/app.c     **** #else
1269:Src/app.c     ****   button_init(&ld_toggle_button, BUTTON_USER, on_ld_toggle_button_click, &disp);
1270:Src/app.c     ****   button_init(&hd_toggle_button, BUTTON_USER, on_pd_toggle_button_click, &disp);
ARM GAS  /tmp/cceA31Ia.s 			page 41


1271:Src/app.c     **** #endif
1272:Src/app.c     ****   while (1)
1273:Src/app.c     ****   {
1274:Src/app.c     ****     ret = xSemaphoreTake(disp.update, portMAX_DELAY);
1275:Src/app.c     ****     assert(ret == pdTRUE);
1276:Src/app.c     **** 
1277:Src/app.c     ****     button_process(&ld_toggle_button);
1278:Src/app.c     ****     button_process(&hd_toggle_button);
1279:Src/app.c     **** 
1280:Src/app.c     ****     ret = xSemaphoreTake(disp.lock, portMAX_DELAY);
1281:Src/app.c     ****     assert(ret == pdTRUE);
1282:Src/app.c     ****     info = disp.info;
1283:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
1284:Src/app.c     ****     assert(ret == pdTRUE);
1285:Src/app.c     ****     info.disp_ms = disp_ms;
1286:Src/app.c     **** 
1287:Src/app.c     ****     ts = HAL_GetTick();
1288:Src/app.c     ****     dp_update_drawing_area();
1289:Src/app.c     ****     Display_NetworkOutput(&info);
1290:Src/app.c     ****     SCB_CleanDCache_by_Addr(lcd_fg_buffer[lcd_fg_buffer_rd_idx], LCD_FG_WIDTH * LCD_FG_HEIGHT* 2);
1291:Src/app.c     ****     dp_commit_drawing_area();
1292:Src/app.c     ****     disp_ms = HAL_GetTick() - ts;
1293:Src/app.c     ****   }
1294:Src/app.c     **** }
1295:Src/app.c     **** 
1296:Src/app.c     **** static void isp_thread_fct(void *arg)
1297:Src/app.c     **** {
 393              		.loc 1 1297 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		.loc 1 1297 1 is_stmt 0 view .LVU118
 398 0000 10B5     		push	{r4, lr}
 399              		.cfi_def_cfa_offset 8
 400              		.cfi_offset 4, -8
 401              		.cfi_offset 14, -4
1298:Src/app.c     ****   int ret;
1299:Src/app.c     **** 
1300:Src/app.c     ****   while (1) {
1301:Src/app.c     ****     ret = xSemaphoreTake(isp_sem, portMAX_DELAY);
 402              		.loc 1 1301 11 view .LVU119
 403 0002 094C     		ldr	r4, .L20
 404              	.LVL19:
 405              	.L19:
1298:Src/app.c     ****   int ret;
 406              		.loc 1 1298 3 is_stmt 1 view .LVU120
1300:Src/app.c     ****     ret = xSemaphoreTake(isp_sem, portMAX_DELAY);
 407              		.loc 1 1300 3 view .LVU121
 408              		.loc 1 1301 5 view .LVU122
 409              		.loc 1 1301 11 is_stmt 0 view .LVU123
 410 0004 4FF0FF31 		mov	r1, #-1
 411 0008 2068     		ldr	r0, [r4]
 412 000a FFF7FEFF 		bl	xQueueSemaphoreTake
 413              	.LVL20:
1302:Src/app.c     ****     assert(ret == pdTRUE);
 414              		.loc 1 1302 5 is_stmt 1 view .LVU124
 415 000e 0128     		cmp	r0, #1
ARM GAS  /tmp/cceA31Ia.s 			page 42


 416 0010 06D0     		beq	.L18
 417              		.loc 1 1302 5 is_stmt 0 discriminator 1 view .LVU125
 418 0012 40F21651 		movw	r1, #1302
 419 0016 054B     		ldr	r3, .L20+4
 420 0018 054A     		ldr	r2, .L20+8
 421 001a 0648     		ldr	r0, .L20+12
 422              	.LVL21:
 423              		.loc 1 1302 5 discriminator 1 view .LVU126
 424 001c FFF7FEFF 		bl	__assert_func
 425              	.LVL22:
 426              	.L18:
1303:Src/app.c     **** 
1304:Src/app.c     ****     CAM_IspUpdate();
 427              		.loc 1 1304 5 is_stmt 1 view .LVU127
 428 0020 FFF7FEFF 		bl	CAM_IspUpdate
 429              	.LVL23:
1300:Src/app.c     ****     ret = xSemaphoreTake(isp_sem, portMAX_DELAY);
 430              		.loc 1 1300 9 view .LVU128
1301:Src/app.c     ****     assert(ret == pdTRUE);
 431              		.loc 1 1301 9 is_stmt 0 view .LVU129
 432 0024 EEE7     		b	.L19
 433              	.L21:
 434 0026 00BF     		.align	2
 435              	.L20:
 436 0028 00000000 		.word	isp_sem
 437 002c 00000000 		.word	.LC4
 438 0030 00000000 		.word	__func__.20
 439 0034 0E000000 		.word	.LC5
 440              		.cfi_endproc
 441              	.LFE7393:
 443              		.section	.text.on_pd_toggle_button_click,"ax",%progbits
 444              		.align	1
 445              		.syntax unified
 446              		.thumb
 447              		.thumb_func
 449              	on_pd_toggle_button_click:
 450              	.LVL24:
 451              	.LFB7391:
1245:Src/app.c     ****   display_t *disp = (display_t *) args;
 452              		.loc 1 1245 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 0
 455              		@ frame_needed = 0, uses_anonymous_args = 0
1246:Src/app.c     ****   int ret;
 456              		.loc 1 1246 3 view .LVU131
1247:Src/app.c     **** 
 457              		.loc 1 1247 3 view .LVU132
1249:Src/app.c     ****   assert(ret == pdTRUE);
 458              		.loc 1 1249 3 view .LVU133
1245:Src/app.c     ****   display_t *disp = (display_t *) args;
 459              		.loc 1 1245 1 is_stmt 0 view .LVU134
 460 0000 10B5     		push	{r4, lr}
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 4, -8
 463              		.cfi_offset 14, -4
1249:Src/app.c     ****   assert(ret == pdTRUE);
 464              		.loc 1 1249 9 view .LVU135
ARM GAS  /tmp/cceA31Ia.s 			page 43


 465 0002 4FF0FF31 		mov	r1, #-1
1245:Src/app.c     ****   display_t *disp = (display_t *) args;
 466              		.loc 1 1245 1 view .LVU136
 467 0006 0446     		mov	r4, r0
1249:Src/app.c     ****   assert(ret == pdTRUE);
 468              		.loc 1 1249 9 view .LVU137
 469 0008 406D     		ldr	r0, [r0, #84]
 470              	.LVL25:
1249:Src/app.c     ****   assert(ret == pdTRUE);
 471              		.loc 1 1249 9 view .LVU138
 472 000a FFF7FEFF 		bl	xQueueSemaphoreTake
 473              	.LVL26:
1250:Src/app.c     ****   disp->info.is_pd_displayed = !disp->info.is_pd_displayed;
 474              		.loc 1 1250 3 is_stmt 1 view .LVU139
 475 000e 0128     		cmp	r0, #1
 476 0010 06D0     		beq	.L23
1250:Src/app.c     ****   disp->info.is_pd_displayed = !disp->info.is_pd_displayed;
 477              		.loc 1 1250 3 is_stmt 0 discriminator 1 view .LVU140
 478 0012 40F2E241 		movw	r1, #1250
 479 0016 0D4B     		ldr	r3, .L26
 480 0018 0D4A     		ldr	r2, .L26+4
 481              	.L25:
1253:Src/app.c     **** }
 482              		.loc 1 1253 3 discriminator 1 view .LVU141
 483 001a 0E48     		ldr	r0, .L26+8
 484              	.LVL27:
1253:Src/app.c     **** }
 485              		.loc 1 1253 3 discriminator 1 view .LVU142
 486 001c FFF7FEFF 		bl	__assert_func
 487              	.LVL28:
 488              	.L23:
1251:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 489              		.loc 1 1251 3 is_stmt 1 view .LVU143
1251:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 490              		.loc 1 1251 32 is_stmt 0 view .LVU144
 491 0020 D4F8C030 		ldr	r3, [r4, #192]
1252:Src/app.c     ****   assert(ret == pdTRUE);
 492              		.loc 1 1252 9 view .LVU145
 493 0024 606D     		ldr	r0, [r4, #84]
 494              	.LVL29:
1251:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 495              		.loc 1 1251 32 view .LVU146
 496 0026 B3FA83F3 		clz	r3, r3
 497 002a 5B09     		lsrs	r3, r3, #5
1251:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 498              		.loc 1 1251 30 view .LVU147
 499 002c C4F8C030 		str	r3, [r4, #192]
1252:Src/app.c     ****   assert(ret == pdTRUE);
 500              		.loc 1 1252 3 is_stmt 1 view .LVU148
1252:Src/app.c     ****   assert(ret == pdTRUE);
 501              		.loc 1 1252 9 is_stmt 0 view .LVU149
 502 0030 0023     		movs	r3, #0
 503 0032 1A46     		mov	r2, r3
 504 0034 1946     		mov	r1, r3
 505 0036 FFF7FEFF 		bl	xQueueGenericSend
 506              	.LVL30:
1253:Src/app.c     **** }
ARM GAS  /tmp/cceA31Ia.s 			page 44


 507              		.loc 1 1253 3 is_stmt 1 view .LVU150
 508 003a 0128     		cmp	r0, #1
 509 003c 04D0     		beq	.L22
1253:Src/app.c     **** }
 510              		.loc 1 1253 3 is_stmt 0 discriminator 1 view .LVU151
 511 003e 40F2E541 		movw	r1, #1253
 512 0042 024B     		ldr	r3, .L26
 513 0044 024A     		ldr	r2, .L26+4
 514 0046 E8E7     		b	.L25
 515              	.L22:
1254:Src/app.c     **** 
 516              		.loc 1 1254 1 view .LVU152
 517 0048 10BD     		pop	{r4, pc}
 518              	.LVL31:
 519              	.L27:
1254:Src/app.c     **** 
 520              		.loc 1 1254 1 view .LVU153
 521 004a 00BF     		.align	2
 522              	.L26:
 523 004c 00000000 		.word	.LC4
 524 0050 00000000 		.word	__func__.18
 525 0054 0E000000 		.word	.LC5
 526              		.cfi_endproc
 527              	.LFE7391:
 529              		.section	.text.on_ld_toggle_button_click,"ax",%progbits
 530              		.align	1
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	on_ld_toggle_button_click:
 536              	.LVL32:
 537              	.LFB7390:
1233:Src/app.c     ****   display_t *disp = (display_t *) args;
 538              		.loc 1 1233 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
1234:Src/app.c     ****   int ret;
 542              		.loc 1 1234 3 view .LVU155
1235:Src/app.c     **** 
 543              		.loc 1 1235 3 view .LVU156
1237:Src/app.c     ****   assert(ret == pdTRUE);
 544              		.loc 1 1237 3 view .LVU157
1233:Src/app.c     ****   display_t *disp = (display_t *) args;
 545              		.loc 1 1233 1 is_stmt 0 view .LVU158
 546 0000 10B5     		push	{r4, lr}
 547              		.cfi_def_cfa_offset 8
 548              		.cfi_offset 4, -8
 549              		.cfi_offset 14, -4
1237:Src/app.c     ****   assert(ret == pdTRUE);
 550              		.loc 1 1237 9 view .LVU159
 551 0002 4FF0FF31 		mov	r1, #-1
1233:Src/app.c     ****   display_t *disp = (display_t *) args;
 552              		.loc 1 1233 1 view .LVU160
 553 0006 0446     		mov	r4, r0
1237:Src/app.c     ****   assert(ret == pdTRUE);
 554              		.loc 1 1237 9 view .LVU161
ARM GAS  /tmp/cceA31Ia.s 			page 45


 555 0008 406D     		ldr	r0, [r0, #84]
 556              	.LVL33:
1237:Src/app.c     ****   assert(ret == pdTRUE);
 557              		.loc 1 1237 9 view .LVU162
 558 000a FFF7FEFF 		bl	xQueueSemaphoreTake
 559              	.LVL34:
1238:Src/app.c     ****   disp->info.is_ld_displayed = !disp->info.is_ld_displayed;
 560              		.loc 1 1238 3 is_stmt 1 view .LVU163
 561 000e 0128     		cmp	r0, #1
 562 0010 06D0     		beq	.L29
1238:Src/app.c     ****   disp->info.is_ld_displayed = !disp->info.is_ld_displayed;
 563              		.loc 1 1238 3 is_stmt 0 discriminator 1 view .LVU164
 564 0012 40F2D641 		movw	r1, #1238
 565 0016 0D4B     		ldr	r3, .L32
 566 0018 0D4A     		ldr	r2, .L32+4
 567              	.L31:
1241:Src/app.c     **** }
 568              		.loc 1 1241 3 discriminator 1 view .LVU165
 569 001a 0E48     		ldr	r0, .L32+8
 570              	.LVL35:
1241:Src/app.c     **** }
 571              		.loc 1 1241 3 discriminator 1 view .LVU166
 572 001c FFF7FEFF 		bl	__assert_func
 573              	.LVL36:
 574              	.L29:
1239:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 575              		.loc 1 1239 3 is_stmt 1 view .LVU167
1239:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 576              		.loc 1 1239 32 is_stmt 0 view .LVU168
 577 0020 D4F8BC30 		ldr	r3, [r4, #188]
1240:Src/app.c     ****   assert(ret == pdTRUE);
 578              		.loc 1 1240 9 view .LVU169
 579 0024 606D     		ldr	r0, [r4, #84]
 580              	.LVL37:
1239:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 581              		.loc 1 1239 32 view .LVU170
 582 0026 B3FA83F3 		clz	r3, r3
 583 002a 5B09     		lsrs	r3, r3, #5
1239:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 584              		.loc 1 1239 30 view .LVU171
 585 002c C4F8BC30 		str	r3, [r4, #188]
1240:Src/app.c     ****   assert(ret == pdTRUE);
 586              		.loc 1 1240 3 is_stmt 1 view .LVU172
1240:Src/app.c     ****   assert(ret == pdTRUE);
 587              		.loc 1 1240 9 is_stmt 0 view .LVU173
 588 0030 0023     		movs	r3, #0
 589 0032 1A46     		mov	r2, r3
 590 0034 1946     		mov	r1, r3
 591 0036 FFF7FEFF 		bl	xQueueGenericSend
 592              	.LVL38:
1241:Src/app.c     **** }
 593              		.loc 1 1241 3 is_stmt 1 view .LVU174
 594 003a 0128     		cmp	r0, #1
 595 003c 04D0     		beq	.L28
1241:Src/app.c     **** }
 596              		.loc 1 1241 3 is_stmt 0 discriminator 1 view .LVU175
 597 003e 40F2D941 		movw	r1, #1241
ARM GAS  /tmp/cceA31Ia.s 			page 46


 598 0042 024B     		ldr	r3, .L32
 599 0044 024A     		ldr	r2, .L32+4
 600 0046 E8E7     		b	.L31
 601              	.L28:
1242:Src/app.c     **** 
 602              		.loc 1 1242 1 view .LVU176
 603 0048 10BD     		pop	{r4, pc}
 604              	.LVL39:
 605              	.L33:
1242:Src/app.c     **** 
 606              		.loc 1 1242 1 view .LVU177
 607 004a 00BF     		.align	2
 608              	.L32:
 609 004c 00000000 		.word	.LC4
 610 0050 00000000 		.word	__func__.17
 611 0054 0E000000 		.word	.LC5
 612              		.cfi_endproc
 613              	.LFE7390:
 615              		.section	.text.button_process,"ax",%progbits
 616              		.align	1
 617              		.syntax unified
 618              		.thumb
 619              		.thumb_func
 621              	button_process:
 622              	.LVL40:
 623              	.LFB7353:
 380:Src/app.c     ****   int state = BSP_PB_GetState(b->button_id);
 624              		.loc 1 380 1 is_stmt 1 view -0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 381:Src/app.c     **** 
 628              		.loc 1 381 3 view .LVU179
 380:Src/app.c     ****   int state = BSP_PB_GetState(b->button_id);
 629              		.loc 1 380 1 is_stmt 0 view .LVU180
 630 0000 38B5     		push	{r3, r4, r5, lr}
 631              		.cfi_def_cfa_offset 16
 632              		.cfi_offset 3, -16
 633              		.cfi_offset 4, -12
 634              		.cfi_offset 5, -8
 635              		.cfi_offset 14, -4
 380:Src/app.c     ****   int state = BSP_PB_GetState(b->button_id);
 636              		.loc 1 380 1 view .LVU181
 637 0002 0446     		mov	r4, r0
 381:Src/app.c     **** 
 638              		.loc 1 381 15 view .LVU182
 639 0004 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 640              	.LVL41:
 381:Src/app.c     **** 
 641              		.loc 1 381 15 view .LVU183
 642 0006 FFF7FEFF 		bl	BSP_PB_GetState
 643              	.LVL42:
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 644              		.loc 1 383 6 view .LVU184
 645 000a 6368     		ldr	r3, [r4, #4]
 381:Src/app.c     **** 
 646              		.loc 1 381 15 view .LVU185
ARM GAS  /tmp/cceA31Ia.s 			page 47


 647 000c 0546     		mov	r5, r0
 648              	.LVL43:
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 649              		.loc 1 383 3 is_stmt 1 view .LVU186
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 650              		.loc 1 383 6 is_stmt 0 view .LVU187
 651 000e 8342     		cmp	r3, r0
 652 0010 04D0     		beq	.L35
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 653              		.loc 1 383 30 discriminator 1 view .LVU188
 654 0012 18B1     		cbz	r0, .L35
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 655              		.loc 1 383 43 discriminator 2 view .LVU189
 656 0014 A368     		ldr	r3, [r4, #8]
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 657              		.loc 1 383 39 discriminator 2 view .LVU190
 658 0016 0BB1     		cbz	r3, .L35
 384:Src/app.c     **** 
 659              		.loc 1 384 5 is_stmt 1 view .LVU191
 660 0018 E068     		ldr	r0, [r4, #12]
 661              	.LVL44:
 384:Src/app.c     **** 
 662              		.loc 1 384 5 is_stmt 0 view .LVU192
 663 001a 9847     		blx	r3
 664              	.LVL45:
 665              	.L35:
 386:Src/app.c     **** }
 666              		.loc 1 386 3 is_stmt 1 view .LVU193
 386:Src/app.c     **** }
 667              		.loc 1 386 17 is_stmt 0 view .LVU194
 668 001c 6560     		str	r5, [r4, #4]
 387:Src/app.c     **** 
 669              		.loc 1 387 1 view .LVU195
 670 001e 38BD     		pop	{r3, r4, r5, pc}
 387:Src/app.c     **** 
 671              		.loc 1 387 1 view .LVU196
 672              		.cfi_endproc
 673              	.LFE7353:
 675              		.section	.rodata.button_init.part.0.str1.1,"aMS",%progbits,1
 676              	.LC6:
 677 0000 72657420 		.ascii	"ret == BSP_ERROR_NONE\000"
 677      3D3D2042 
 677      53505F45 
 677      52524F52 
 677      5F4E4F4E 
 678              		.section	.text.button_init.part.0,"ax",%progbits
 679              		.align	1
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	button_init.part.0:
 685              	.LFB7398:
 366:Src/app.c     **** {
 686              		.loc 1 366 13 is_stmt 1 view -0
 687              		.cfi_startproc
 688              		@ Volatile: function does not return.
 689              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cceA31Ia.s 			page 48


 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              	.LVL46:
 366:Src/app.c     **** {
 692              		.loc 1 366 13 is_stmt 0 view .LVU198
 693 0000 08B5     		push	{r3, lr}
 694              		.cfi_def_cfa_offset 8
 695              		.cfi_offset 3, -8
 696              		.cfi_offset 14, -4
 371:Src/app.c     **** 
 697              		.loc 1 371 3 discriminator 1 view .LVU199
 698 0002 40F27311 		movw	r1, #371
 699 0006 024B     		ldr	r3, .L43
 700 0008 024A     		ldr	r2, .L43+4
 701 000a 0348     		ldr	r0, .L43+8
 702 000c FFF7FEFF 		bl	__assert_func
 703              	.LVL47:
 704              	.L44:
 705              		.align	2
 706              	.L43:
 707 0010 00000000 		.word	.LC6
 708 0014 00000000 		.word	__func__.16
 709 0018 0E000000 		.word	.LC5
 710              		.cfi_endproc
 711              	.LFE7398:
 713              		.section	.text.display_ld_hand,"ax",%progbits
 714              		.align	1
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 719              	display_ld_hand:
 720              	.LVL48:
 721              	.LFB7374:
 706:Src/app.c     ****   const int disk_radius = DISK_RADIUS;
 722              		.loc 1 706 1 is_stmt 1 view -0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 264
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 707:Src/app.c     ****   roi_t *roi = &hand->roi;
 726              		.loc 1 707 3 view .LVU201
 708:Src/app.c     ****   int x[LD_LANDMARK_NB];
 727              		.loc 1 708 3 view .LVU202
 706:Src/app.c     ****   const int disk_radius = DISK_RADIUS;
 728              		.loc 1 706 1 is_stmt 0 view .LVU203
 729 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 730              		.cfi_def_cfa_offset 32
 731              		.cfi_offset 4, -32
 732              		.cfi_offset 5, -28
 733              		.cfi_offset 6, -24
 734              		.cfi_offset 7, -20
 735              		.cfi_offset 8, -16
 736              		.cfi_offset 9, -12
 737              		.cfi_offset 10, -8
 738              		.cfi_offset 14, -4
 739 0004 C4B0     		sub	sp, sp, #272
 740              		.cfi_def_cfa_offset 304
 741 0006 2FAE     		add	r6, sp, #188
 708:Src/app.c     ****   int x[LD_LANDMARK_NB];
ARM GAS  /tmp/cceA31Ia.s 			page 49


 742              		.loc 1 708 10 view .LVU204
 743 0008 B146     		mov	r9, r6
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 744              		.loc 1 715 10 view .LVU205
 745 000a 0025     		movs	r5, #0
 708:Src/app.c     ****   int x[LD_LANDMARK_NB];
 746              		.loc 1 708 10 view .LVU206
 747 000c 00F11C0A 		add	r10, r0, #28
 748              	.LVL49:
 709:Src/app.c     ****   int y[LD_LANDMARK_NB];
 749              		.loc 1 709 3 is_stmt 1 view .LVU207
 710:Src/app.c     ****   int is_clamped[LD_LANDMARK_NB];
 750              		.loc 1 710 3 view .LVU208
 711:Src/app.c     ****   ld_point_t decoded;
 751              		.loc 1 711 3 view .LVU209
 712:Src/app.c     ****   int i;
 752              		.loc 1 712 3 view .LVU210
 713:Src/app.c     **** 
 753              		.loc 1 713 3 view .LVU211
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 754              		.loc 1 715 3 view .LVU212
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 755              		.loc 1 715 17 discriminator 1 view .LVU213
 756 0010 00F13004 		add	r4, r0, #48
 757 0014 05AF     		add	r7, sp, #20
 758              	.LVL50:
 759              	.L47:
 716:Src/app.c     ****     x[i] = (int)decoded.x;
 760              		.loc 1 716 5 view .LVU214
 761 0016 2146     		mov	r1, r4
 762 0018 5046     		mov	r0, r10
 763 001a 03AA     		add	r2, sp, #12
 764 001c FFF7FEFF 		bl	decode_ld_landmark
 765              	.LVL51:
 717:Src/app.c     ****     y[i] = (int)decoded.y;
 766              		.loc 1 717 5 view .LVU215
 717:Src/app.c     ****     y[i] = (int)decoded.y;
 767              		.loc 1 717 12 is_stmt 0 view .LVU216
 768 0020 DDED037A 		vldr.32	s15, [sp, #12]
 769 0024 FDEEE77A 		vcvt.s32.f32	s15, s15
 770 0028 17EE901A 		vmov	r1, s15	@ int
 718:Src/app.c     ****     is_clamped[i] = clamp_point_with_margin(&x[i], &y[i], disk_radius);
 771              		.loc 1 718 5 is_stmt 1 view .LVU217
 718:Src/app.c     ****     is_clamped[i] = clamp_point_with_margin(&x[i], &y[i], disk_radius);
 772              		.loc 1 718 12 is_stmt 0 view .LVU218
 773 002c DDED047A 		vldr.32	s15, [sp, #16]
 774 0030 FDEEE77A 		vcvt.s32.f32	s15, s15
 775              	.LBB227:
 776              	.LBB228:
 585:Src/app.c     ****     *x = margin;
 777              		.loc 1 585 6 view .LVU219
 778 0034 0229     		cmp	r1, #2
 779 0036 0A46     		mov	r2, r1
 589:Src/app.c     ****     *x = lcd_bg_area.XSize - margin - 1;
 780              		.loc 1 589 6 view .LVU220
 781 0038 40F21D30 		movw	r0, #797
 585:Src/app.c     ****     *x = margin;
ARM GAS  /tmp/cceA31Ia.s 			page 50


 782              		.loc 1 585 6 view .LVU221
 783 003c B8BF     		it	lt
 784 003e 0222     		movlt	r2, #2
 785              	.LBE228:
 786              	.LBE227:
 718:Src/app.c     ****     is_clamped[i] = clamp_point_with_margin(&x[i], &y[i], disk_radius);
 787              		.loc 1 718 12 view .LVU222
 788 0040 17EE903A 		vmov	r3, s15	@ int
 719:Src/app.c     ****   }
 789              		.loc 1 719 5 is_stmt 1 view .LVU223
 790              	.LVL52:
 791              	.LBB230:
 792              	.LBI227:
 580:Src/app.c     **** {
 793              		.loc 1 580 12 view .LVU224
 794              	.LBB229:
 582:Src/app.c     ****   int yi = *y;
 795              		.loc 1 582 3 view .LVU225
 583:Src/app.c     **** 
 796              		.loc 1 583 3 view .LVU226
 585:Src/app.c     ****     *x = margin;
 797              		.loc 1 585 3 view .LVU227
 587:Src/app.c     ****     *y = margin;
 798              		.loc 1 587 3 view .LVU228
 589:Src/app.c     ****     *x = lcd_bg_area.XSize - margin - 1;
 799              		.loc 1 589 3 view .LVU229
 589:Src/app.c     ****     *x = lcd_bg_area.XSize - margin - 1;
 800              		.loc 1 589 6 is_stmt 0 view .LVU230
 801 0044 8242     		cmp	r2, r0
 802 0046 A8BF     		it	ge
 803 0048 0246     		movge	r2, r0
 587:Src/app.c     ****     *y = margin;
 804              		.loc 1 587 6 view .LVU231
 805 004a 022B     		cmp	r3, #2
 806 004c 1846     		mov	r0, r3
 591:Src/app.c     ****     *y = lcd_bg_area.YSize - margin - 1;
 807              		.loc 1 591 6 view .LVU232
 808 004e 40F2DD1C 		movw	ip, #477
 587:Src/app.c     ****     *y = margin;
 809              		.loc 1 587 6 view .LVU233
 810 0052 B8BF     		it	lt
 811 0054 0220     		movlt	r0, #2
 591:Src/app.c     ****     *y = lcd_bg_area.YSize - margin - 1;
 812              		.loc 1 591 6 view .LVU234
 813 0056 6045     		cmp	r0, ip
 814 0058 A8BF     		it	ge
 815 005a 6046     		movge	r0, ip
 594:Src/app.c     **** }
 816              		.loc 1 594 21 discriminator 2 view .LVU235
 817 005c 1B1A     		subs	r3, r3, r0
 818              	.LVL53:
 594:Src/app.c     **** }
 819              		.loc 1 594 21 discriminator 2 view .LVU236
 820 005e 18BF     		it	ne
 821 0060 0123     		movne	r3, #1
 822 0062 9142     		cmp	r1, r2
 823 0064 18BF     		it	ne
ARM GAS  /tmp/cceA31Ia.s 			page 51


 824 0066 0123     		movne	r3, #1
 825 0068 0DF16808 		add	r8, sp, #104
 826 006c 47F82520 		str	r2, [r7, r5, lsl #2]
 591:Src/app.c     ****     *y = lcd_bg_area.YSize - margin - 1;
 827              		.loc 1 591 3 is_stmt 1 view .LVU237
 828 0070 48F82500 		str	r0, [r8, r5, lsl #2]
 594:Src/app.c     **** }
 829              		.loc 1 594 3 view .LVU238
 830              	.LVL54:
 594:Src/app.c     **** }
 831              		.loc 1 594 3 is_stmt 0 view .LVU239
 832              	.LBE229:
 833              	.LBE230:
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 834              		.loc 1 715 36 discriminator 3 view .LVU240
 835 0074 0135     		adds	r5, r5, #1
 836              	.LVL55:
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 837              		.loc 1 715 17 discriminator 1 view .LVU241
 838 0076 152D     		cmp	r5, #21
 719:Src/app.c     ****   }
 839              		.loc 1 719 19 discriminator 1 view .LVU242
 840 0078 49F8043B 		str	r3, [r9], #4
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 841              		.loc 1 715 36 is_stmt 1 discriminator 3 view .LVU243
 842              	.LVL56:
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 843              		.loc 1 715 17 discriminator 1 view .LVU244
 844 007c 04F10804 		add	r4, r4, #8
 845 0080 C9D1     		bne	.L47
 722:Src/app.c     ****     if (is_clamped[i])
 846              		.loc 1 722 10 is_stmt 0 view .LVU245
 847 0082 0024     		movs	r4, #0
 848              	.LVL57:
 849              	.L49:
 723:Src/app.c     ****       continue;
 850              		.loc 1 723 5 is_stmt 1 view .LVU246
 723:Src/app.c     ****       continue;
 851              		.loc 1 723 19 is_stmt 0 view .LVU247
 852 0084 56F8043B 		ldr	r3, [r6], #4
 723:Src/app.c     ****       continue;
 853              		.loc 1 723 8 view .LVU248
 854 0088 43B9     		cbnz	r3, .L48
 725:Src/app.c     ****   }
 855              		.loc 1 725 5 is_stmt 1 view .LVU249
 856 008a 6FF0FF03 		mvn	r3, #255
 857 008e 0222     		movs	r2, #2
 858 0090 58F82410 		ldr	r1, [r8, r4, lsl #2]
 859 0094 57F82400 		ldr	r0, [r7, r4, lsl #2]
 860 0098 FFF7FEFF 		bl	UTIL_LCD_FillCircle
 861              	.LVL58:
 862              	.L48:
 722:Src/app.c     ****     if (is_clamped[i])
 863              		.loc 1 722 36 discriminator 2 view .LVU250
 864 009c 0134     		adds	r4, r4, #1
 865              	.LVL59:
 722:Src/app.c     ****     if (is_clamped[i])
ARM GAS  /tmp/cceA31Ia.s 			page 52


 866              		.loc 1 722 17 discriminator 1 view .LVU251
 867 009e 152C     		cmp	r4, #21
 868 00a0 F0D1     		bne	.L49
 728:Src/app.c     ****     if (is_clamped[ld_bindings_idx[i][0]] || is_clamped[ld_bindings_idx[i][1]])
 869              		.loc 1 728 10 is_stmt 0 view .LVU252
 870 00a2 0025     		movs	r5, #0
 731:Src/app.c     ****                       x[ld_bindings_idx[i][1]], y[ld_bindings_idx[i][1]],
 871              		.loc 1 731 5 view .LVU253
 872 00a4 4FF07F46 		mov	r6, #-16777216
 873 00a8 104C     		ldr	r4, .L56
 874              	.LVL60:
 875              	.L51:
 729:Src/app.c     ****       continue;
 876              		.loc 1 729 5 is_stmt 1 view .LVU254
 729:Src/app.c     ****       continue;
 877              		.loc 1 729 38 is_stmt 0 view .LVU255
 878 00aa 2068     		ldr	r0, [r4]
 729:Src/app.c     ****       continue;
 879              		.loc 1 729 19 view .LVU256
 880 00ac 44AB     		add	r3, sp, #272
 881 00ae 03EB8000 		add	r0, r3, r0, lsl #2
 729:Src/app.c     ****       continue;
 882              		.loc 1 729 8 view .LVU257
 883 00b2 50F8543C 		ldr	r3, [r0, #-84]
 884 00b6 8BB9     		cbnz	r3, .L50
 729:Src/app.c     ****       continue;
 885              		.loc 1 729 75 discriminator 2 view .LVU258
 886 00b8 6268     		ldr	r2, [r4, #4]
 729:Src/app.c     ****       continue;
 887              		.loc 1 729 56 discriminator 2 view .LVU259
 888 00ba 44AB     		add	r3, sp, #272
 889 00bc 03EB8202 		add	r2, r3, r2, lsl #2
 729:Src/app.c     ****       continue;
 890              		.loc 1 729 43 discriminator 2 view .LVU260
 891 00c0 52F8543C 		ldr	r3, [r2, #-84]
 892 00c4 53B9     		cbnz	r3, .L50
 731:Src/app.c     ****                       x[ld_bindings_idx[i][1]], y[ld_bindings_idx[i][1]],
 893              		.loc 1 731 5 is_stmt 1 view .LVU261
 894 00c6 0096     		str	r6, [sp]
 895 00c8 52F8A83C 		ldr	r3, [r2, #-168]
 896 00cc 50F8A81C 		ldr	r1, [r0, #-168]
 897 00d0 52F8FC2C 		ldr	r2, [r2, #-252]
 898 00d4 50F8FC0C 		ldr	r0, [r0, #-252]
 899 00d8 FFF7FEFF 		bl	UTIL_LCD_DrawLine
 900              	.LVL61:
 901              	.L50:
 728:Src/app.c     ****     if (is_clamped[ld_bindings_idx[i][0]] || is_clamped[ld_bindings_idx[i][1]])
 902              		.loc 1 728 35 discriminator 2 view .LVU262
 903 00dc 0135     		adds	r5, r5, #1
 904              	.LVL62:
 728:Src/app.c     ****     if (is_clamped[ld_bindings_idx[i][0]] || is_clamped[ld_bindings_idx[i][1]])
 905              		.loc 1 728 17 discriminator 1 view .LVU263
 906 00de 152D     		cmp	r5, #21
 907 00e0 04F10804 		add	r4, r4, #8
 908 00e4 E1D1     		bne	.L51
 735:Src/app.c     **** 
 909              		.loc 1 735 1 is_stmt 0 view .LVU264
ARM GAS  /tmp/cceA31Ia.s 			page 53


 910 00e6 44B0     		add	sp, sp, #272
 911              		.cfi_def_cfa_offset 32
 912              		@ sp needed
 913 00e8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 914              	.LVL63:
 915              	.L57:
 735:Src/app.c     **** 
 916              		.loc 1 735 1 view .LVU265
 917              		.align	2
 918              	.L56:
 919 00ec 00000000 		.word	ld_bindings_idx
 920              		.cfi_endproc
 921              	.LFE7374:
 923              		.section	.text.roi_shift_and_scale.constprop.0,"ax",%progbits
 924              		.align	1
 925              		.syntax unified
 926              		.thumb
 927              		.thumb_func
 929              	roi_shift_and_scale.constprop.0:
 930              	.LVL64:
 931              	.LFB7400:
 314:Src/app.c     **** {
 932              		.loc 1 314 13 is_stmt 1 view -0
 933              		.cfi_startproc
 934              		@ args = 0, pretend = 0, frame = 0
 935              		@ frame_needed = 0, uses_anonymous_args = 0
 316:Src/app.c     ****   float sx, sy;
 936              		.loc 1 316 3 view .LVU267
 317:Src/app.c     **** 
 937              		.loc 1 317 3 view .LVU268
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 938              		.loc 1 319 3 view .LVU269
 314:Src/app.c     **** {
 939              		.loc 1 314 13 is_stmt 0 view .LVU270
 940 0000 10B5     		push	{r4, lr}
 941              		.cfi_def_cfa_offset 8
 942              		.cfi_offset 4, -8
 943              		.cfi_offset 14, -4
 944 0002 2DED0C8B 		vpush.64	{d8, d9, d10, d11, d12, d13}
 945              		.cfi_def_cfa_offset 56
 946              		.cfi_offset 80, -56
 947              		.cfi_offset 81, -52
 948              		.cfi_offset 82, -48
 949              		.cfi_offset 83, -44
 950              		.cfi_offset 84, -40
 951              		.cfi_offset 85, -36
 952              		.cfi_offset 86, -32
 953              		.cfi_offset 87, -28
 954              		.cfi_offset 88, -24
 955              		.cfi_offset 89, -20
 956              		.cfi_offset 90, -16
 957              		.cfi_offset 91, -12
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 958              		.loc 1 319 28 view .LVU271
 959 0006 90ED04CA 		vldr.32	s24, [r0, #16]
 960 000a B7EECCCA 		vcvt.f64.f32	d12, s24
 314:Src/app.c     **** {
ARM GAS  /tmp/cceA31Ia.s 			page 54


 961              		.loc 1 314 13 view .LVU272
 962 000e 0446     		mov	r4, r0
 963 0010 B0EE40AA 		vmov.f32	s20, s0
 964 0014 F0EE609A 		vmov.f32	s19, s1
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 965              		.loc 1 319 28 view .LVU273
 966 0018 B0EE4C0B 		vmov.f64	d0, d12
 967              	.LVL65:
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 968              		.loc 1 319 12 view .LVU274
 969 001c D0ED02DA 		vldr.32	s27, [r0, #8]
 314:Src/app.c     **** {
 970              		.loc 1 314 13 view .LVU275
 971 0020 B0EE41DA 		vmov.f32	s26, s2
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 972              		.loc 1 319 28 view .LVU276
 973 0024 FFF7FEFF 		bl	cos
 974              	.LVL66:
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 975              		.loc 1 319 52 discriminator 1 view .LVU277
 976 0028 94ED039A 		vldr.32	s18, [r4, #12]
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 977              		.loc 1 319 16 view .LVU278
 978 002c 9FED1CBA 		vldr.32	s22, .L62
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 979              		.loc 1 319 56 discriminator 1 view .LVU279
 980 0030 29EE0AAA 		vmul.f32	s20, s18, s20
 981              	.LVL67:
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 982              		.loc 1 319 28 view .LVU280
 983 0034 B0EE408B 		vmov.f64	d8, d0
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 984              		.loc 1 319 68 discriminator 1 view .LVU281
 985 0038 B0EE4C0B 		vmov.f64	d0, d12
 986 003c FFF7FEFF 		bl	sin
 987              	.LVL68:
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 988              		.loc 1 319 56 discriminator 1 view .LVU282
 989 0040 B7EECAAA 		vcvt.f64.f32	d10, s20
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 990              		.loc 1 319 16 view .LVU283
 991 0044 2DEE8BBA 		vmul.f32	s22, s27, s22
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 992              		.loc 1 319 47 discriminator 2 view .LVU284
 993 0048 20EE4A7B 		vnmul.f64	d7, d0, d10
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 994              		.loc 1 319 16 view .LVU285
 995 004c B7EECBBA 		vcvt.f64.f32	d11, s22
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 996              		.loc 1 319 47 discriminator 2 view .LVU286
 997 0050 ABEE087B 		vfma.f64	d7, d11, d8
 320:Src/app.c     **** 
 998              		.loc 1 320 66 discriminator 2 view .LVU287
 999 0054 28EE0A8B 		vmul.f64	d8, d8, d10
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 1000              		.loc 1 319 6 discriminator 2 view .LVU288
 1001 0058 B7EEC77B 		vcvt.f32.f64	s14, d7
ARM GAS  /tmp/cceA31Ia.s 			page 55


 1002              	.LVL69:
 320:Src/app.c     **** 
 1003              		.loc 1 320 3 is_stmt 1 view .LVU289
 322:Src/app.c     ****   roi->cy += sy;
 1004              		.loc 1 322 11 is_stmt 0 view .LVU290
 1005 005c D4ED007A 		vldr.32	s15, [r4]
 325:Src/app.c     ****   roi->w = long_side;
 1006              		.loc 1 325 15 discriminator 1 view .LVU291
 1007 0060 F4EE49DA 		vcmp.f32	s27, s18
 320:Src/app.c     **** 
 1008              		.loc 1 320 47 discriminator 2 view .LVU292
 1009 0064 ABEE008B 		vfma.f64	d8, d11, d0
 1010              	.LVL70:
 322:Src/app.c     ****   roi->cy += sy;
 1011              		.loc 1 322 3 is_stmt 1 view .LVU293
 322:Src/app.c     ****   roi->cy += sy;
 1012              		.loc 1 322 11 is_stmt 0 view .LVU294
 1013 0068 77EE877A 		vadd.f32	s15, s15, s14
 325:Src/app.c     ****   roi->w = long_side;
 1014              		.loc 1 325 15 discriminator 1 view .LVU295
 1015 006c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 320:Src/app.c     **** 
 1016              		.loc 1 320 6 discriminator 2 view .LVU296
 1017 0070 B7EEC88B 		vcvt.f32.f64	s16, d8
 1018              	.LVL71:
 322:Src/app.c     ****   roi->cy += sy;
 1019              		.loc 1 322 11 view .LVU297
 1020 0074 C4ED007A 		vstr.32	s15, [r4]
 323:Src/app.c     **** 
 1021              		.loc 1 323 3 is_stmt 1 view .LVU298
 323:Src/app.c     **** 
 1022              		.loc 1 323 11 is_stmt 0 view .LVU299
 1023 0078 D4ED017A 		vldr.32	s15, [r4, #4]
 325:Src/app.c     ****   roi->w = long_side;
 1024              		.loc 1 325 15 discriminator 1 view .LVU300
 1025 007c 3DFE899A 		vselgt.f32	s18, s27, s18
 329:Src/app.c     ****   roi->h *= scale_y;
 1026              		.loc 1 329 10 view .LVU301
 1027 0080 69EE299A 		vmul.f32	s19, s18, s19
 1028              	.LVL72:
 323:Src/app.c     **** 
 1029              		.loc 1 323 11 view .LVU302
 1030 0084 77EE887A 		vadd.f32	s15, s15, s16
 330:Src/app.c     **** }
 1031              		.loc 1 330 10 view .LVU303
 1032 0088 29EE0D9A 		vmul.f32	s18, s18, s26
 329:Src/app.c     ****   roi->h *= scale_y;
 1033              		.loc 1 329 10 view .LVU304
 1034 008c C4ED029A 		vstr.32	s19, [r4, #8]
 330:Src/app.c     **** }
 1035              		.loc 1 330 10 view .LVU305
 1036 0090 84ED039A 		vstr.32	s18, [r4, #12]
 331:Src/app.c     **** 
 1037              		.loc 1 331 1 view .LVU306
 1038 0094 BDEC0C8B 		vldm	sp!, {d8-d13}
 1039              		.cfi_restore 90
 1040              		.cfi_restore 91
ARM GAS  /tmp/cceA31Ia.s 			page 56


 1041              		.cfi_restore 88
 1042              		.cfi_restore 89
 1043              		.cfi_restore 86
 1044              		.cfi_restore 87
 1045              		.cfi_restore 84
 1046              		.cfi_restore 85
 1047              		.cfi_restore 82
 1048              		.cfi_restore 83
 1049              		.cfi_restore 80
 1050              		.cfi_restore 81
 1051              		.cfi_def_cfa_offset 8
 1052              	.LVL73:
 323:Src/app.c     **** 
 1053              		.loc 1 323 11 view .LVU307
 1054 0098 C4ED017A 		vstr.32	s15, [r4, #4]
 325:Src/app.c     ****   roi->w = long_side;
 1055              		.loc 1 325 3 is_stmt 1 view .LVU308
 326:Src/app.c     ****   roi->h = long_side;
 1056              		.loc 1 326 3 view .LVU309
 327:Src/app.c     **** 
 1057              		.loc 1 327 3 view .LVU310
 329:Src/app.c     ****   roi->h *= scale_y;
 1058              		.loc 1 329 3 view .LVU311
 330:Src/app.c     **** }
 1059              		.loc 1 330 3 view .LVU312
 331:Src/app.c     **** 
 1060              		.loc 1 331 1 is_stmt 0 view .LVU313
 1061 009c 10BD     		pop	{r4, pc}
 1062              	.LVL74:
 1063              	.L63:
 331:Src/app.c     **** 
 1064              		.loc 1 331 1 view .LVU314
 1065 009e 00BF     		.align	2
 1066              	.L62:
 1067 00a0 00000000 		.word	0
 1068              		.cfi_endproc
 1069              	.LFE7400:
 1071              		.section	.rodata.nn_thread_fct.str1.1,"aMS",%progbits,1
 1072              	.LC7:
 1073 0000 696E666F 		.ascii	"info->prob_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIO"
 1073      2D3E7072 
 1073      6F625F6F 
 1073      75745F6C 
 1073      656E203D 
 1074 0033 4E53202A 		.ascii	"NS * sizeof(float)\000"
 1074      2073697A 
 1074      656F6628 
 1074      666C6F61 
 1074      742900
 1075              	.LC8:
 1076 0046 696E666F 		.ascii	"info->boxes_out_len == AI_PD_MODEL_PP_TOTAL_DETECTI"
 1076      2D3E626F 
 1076      7865735F 
 1076      6F75745F 
 1076      6C656E20 
 1077 0079 4F4E5320 		.ascii	"ONS * sizeof(float) * 18\000"
 1077      2A207369 
ARM GAS  /tmp/cceA31Ia.s 			page 57


 1077      7A656F66 
 1077      28666C6F 
 1077      61742920 
 1078              	.LC9:
 1079 0092 72657420 		.ascii	"ret == AI_PD_POSTPROCESS_ERROR_NO\000"
 1079      3D3D2041 
 1079      495F5044 
 1079      5F504F53 
 1079      5450524F 
 1080              	.LC10:
 1081 00b4 696E666F 		.ascii	"info->prob_out_len == sizeof(float)\000"
 1081      2D3E7072 
 1081      6F625F6F 
 1081      75745F6C 
 1081      656E203D 
 1082              	.LC11:
 1083 00d8 696E666F 		.ascii	"info->landmarks_out_len == sizeof(float) * 63\000"
 1083      2D3E6C61 
 1083      6E646D61 
 1083      726B735F 
 1083      6F75745F 
 1084              	.LC12:
 1085 0106 696E6974 		.ascii	"init nema\000"
 1085      206E656D 
 1085      6100
 1086              	.LC13:
 1087 0110 216E656D 		.ascii	"!nema_get_error()\000"
 1087      615F6765 
 1087      745F6572 
 1087      726F7228 
 1087      2900
 1088              	.LC14:
 1089 0122 696E6974 		.ascii	"init nema DONE %s\012\000"
 1089      206E656D 
 1089      6120444F 
 1089      4E452025 
 1089      730A00
 1090              	.LC15:
 1091 0135 72657420 		.ascii	"ret == HAL_OK\000"
 1091      3D3D2048 
 1091      414C5F4F 
 1091      4B00
 1092              	.LC16:
 1093 0143 6E6E5F70 		.ascii	"nn_pipe_dst\000"
 1093      6970655F 
 1093      64737400 
 1094              	.LC17:
 1095 014f 63617074 		.ascii	"capture_buffer\000"
 1095      7572655F 
 1095      62756666 
 1095      657200
 1096              	.LC18:
 1097 015e 72657420 		.ascii	"ret == LL_ATON_User_IO_NOERROR\000"
 1097      3D3D204C 
 1097      4C5F4154 
 1097      4F4E5F55 
 1097      7365725F 
ARM GAS  /tmp/cceA31Ia.s 			page 58


 1098              		.section	.text.nn_thread_fct,"ax",%progbits
 1099              		.align	1
 1100              		.syntax unified
 1101              		.thumb
 1102              		.thumb_func
 1104              	nn_thread_fct:
 1105              	.LVL75:
 1106              	.LFB7387:
1116:Src/app.c     ****   float nn_period_filtered_ms = 0;
 1107              		.loc 1 1116 1 is_stmt 1 view -0
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 504
 1110              		@ frame_needed = 0, uses_anonymous_args = 0
1117:Src/app.c     ****   float pd_filtered_ms = 0;
 1111              		.loc 1 1117 3 view .LVU316
1118:Src/app.c     ****   float ld_filtered_ms = 0;
 1112              		.loc 1 1118 3 view .LVU317
1119:Src/app.c     ****   hl_model_info_t hl_info;
 1113              		.loc 1 1119 3 view .LVU318
1120:Src/app.c     ****   pd_model_info_t pd_info;
 1114              		.loc 1 1120 3 view .LVU319
1121:Src/app.c     ****   uint32_t nn_period_ms;
 1115              		.loc 1 1121 3 view .LVU320
1122:Src/app.c     ****   uint32_t nn_period[2];
 1116              		.loc 1 1122 3 view .LVU321
1123:Src/app.c     ****   uint8_t *nn_pipe_dst;
 1117              		.loc 1 1123 3 view .LVU322
1124:Src/app.c     ****   pd_pp_point_t box_next_keypoints[AI_PD_MODEL_PP_NB_KEYPOINTS];
 1118              		.loc 1 1124 3 view .LVU323
1125:Src/app.c     ****   pd_pp_box_t box_next;
 1119              		.loc 1 1125 3 view .LVU324
1126:Src/app.c     ****   int is_tracking = 0;
 1120              		.loc 1 1126 3 view .LVU325
1127:Src/app.c     ****   roi_t roi_next;
 1121              		.loc 1 1127 3 view .LVU326
1128:Src/app.c     ****   uint32_t pd_ms;
 1122              		.loc 1 1128 3 view .LVU327
1129:Src/app.c     ****   uint32_t hl_ms;
 1123              		.loc 1 1129 3 view .LVU328
1130:Src/app.c     ****   int ret;
 1124              		.loc 1 1130 3 view .LVU329
1131:Src/app.c     ****   int j;
 1125              		.loc 1 1131 3 view .LVU330
1132:Src/app.c     **** 
 1126              		.loc 1 1132 3 view .LVU331
1135:Src/app.c     **** 
 1127              		.loc 1 1135 3 view .LVU332
1138:Src/app.c     ****   box_next.pKps = box_next_keypoints;
 1128              		.loc 1 1138 3 view .LVU333
1116:Src/app.c     ****   float nn_period_filtered_ms = 0;
 1129              		.loc 1 1116 1 is_stmt 0 view .LVU334
 1130 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1131              		.cfi_def_cfa_offset 36
 1132              		.cfi_offset 4, -36
 1133              		.cfi_offset 5, -32
 1134              		.cfi_offset 6, -28
 1135              		.cfi_offset 7, -24
ARM GAS  /tmp/cceA31Ia.s 			page 59


 1136              		.cfi_offset 8, -20
 1137              		.cfi_offset 9, -16
 1138              		.cfi_offset 10, -12
 1139              		.cfi_offset 11, -8
 1140              		.cfi_offset 14, -4
 1141 0004 2DED088B 		vpush.64	{d8, d9, d10, d11}
 1142              		.cfi_def_cfa_offset 68
 1143              		.cfi_offset 80, -68
 1144              		.cfi_offset 81, -64
 1145              		.cfi_offset 82, -60
 1146              		.cfi_offset 83, -56
 1147              		.cfi_offset 84, -52
 1148              		.cfi_offset 85, -48
 1149              		.cfi_offset 86, -44
 1150              		.cfi_offset 87, -40
 1151 0008 ADF5017D 		sub	sp, sp, #516
 1152              		.cfi_def_cfa_offset 584
 1153              	.LVL76:
 1154              	.LBB362:
 1155              	.LBI362:
 792:Src/app.c     **** {
 1156              		.loc 1 792 13 is_stmt 1 view .LVU335
 1157              	.LBB363:
 794:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_palm_detector();
 1158              		.loc 1 794 3 view .LVU336
 794:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_palm_detector();
 1159              		.loc 1 794 46 is_stmt 0 view .LVU337
 1160 000c FFF7FEFF 		bl	LL_ATON_Output_Buffers_Info_palm_detector
 1161              	.LVL77:
 794:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_palm_detector();
 1162              		.loc 1 794 46 view .LVU338
 1163 0010 0446     		mov	r4, r0
 1164              	.LVL78:
 795:Src/app.c     ****   int ret;
 1165              		.loc 1 795 3 is_stmt 1 view .LVU339
 795:Src/app.c     ****   int ret;
 1166              		.loc 1 795 45 is_stmt 0 view .LVU340
 1167 0012 FFF7FEFF 		bl	LL_ATON_Input_Buffers_Info_palm_detector
 1168              	.LVL79:
 796:Src/app.c     **** 
 1169              		.loc 1 796 3 is_stmt 1 view .LVU341
 799:Src/app.c     ****   info->prob_out = (float *) LL_Buffer_addr_start(&nn_out_info[0]);
 1170              		.loc 1 799 3 view .LVU342
 1171              	.LBB364:
 1172              	.LBI364:
 583:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_end(const LL_Buffer_InfoTypeDef *buf)
 585:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 586:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return LL_Buffer_addr_base(buf) + buf->offset_end;
 587:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 588:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 589:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_limit(const LL_Buffer_InfoTypeDef *buf)
 590:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 591:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return LL_Buffer_addr_base(buf) + buf->offset_limit;
 592:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 593:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 594:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_len(const LL_Buffer_InfoTypeDef *buf)
ARM GAS  /tmp/cceA31Ia.s 			page 60


 1173              		.loc 2 594 26 view .LVU343
 1174              	.LBB365:
 595:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 596:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return buf->offset_end - buf->offset_start;
 1175              		.loc 2 596 5 view .LVU344
 1176              		.loc 2 596 28 is_stmt 0 view .LVU345
 1177 0016 D0E90223 		ldrd	r2, r3, [r0, #8]
 1178              	.LBE365:
 1179              	.LBE364:
 800:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[0]);
 1180              		.loc 1 800 30 view .LVU346
 1181 001a 2046     		mov	r0, r4
 1182              	.LVL80:
 1183              	.LBB367:
 1184              	.LBB366:
 1185              		.loc 2 596 28 view .LVU347
 1186 001c 9B1A     		subs	r3, r3, r2
 1187              	.LBE366:
 1188              	.LBE367:
 799:Src/app.c     ****   info->prob_out = (float *) LL_Buffer_addr_start(&nn_out_info[0]);
 1189              		.loc 1 799 19 discriminator 1 view .LVU348
 1190 001e 4793     		str	r3, [sp, #284]
 800:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[0]);
 1191              		.loc 1 800 3 is_stmt 1 view .LVU349
 800:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[0]);
 1192              		.loc 1 800 30 is_stmt 0 view .LVU350
 1193 0020 FFF7FEFF 		bl	LL_Buffer_addr_start
 1194              	.LVL81:
 1195              	.LBB368:
 1196              	.LBB369:
 1197              		.loc 2 596 28 view .LVU351
 1198 0024 D4E90223 		ldrd	r2, r3, [r4, #8]
 1199 0028 9B1A     		subs	r3, r3, r2
 1200              	.LBE369:
 1201              	.LBE368:
 802:Src/app.c     ****   info->boxes_out = (float *) LL_Buffer_addr_start(&nn_out_info[1]);
 1202              		.loc 1 802 3 view .LVU352
 1203 002a B3F5FC5F 		cmp	r3, #8064
 800:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[0]);
 1204              		.loc 1 800 18 discriminator 1 view .LVU353
 1205 002e 4890     		str	r0, [sp, #288]
 801:Src/app.c     ****   assert(info->prob_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float));
 1206              		.loc 1 801 3 is_stmt 1 view .LVU354
 1207              	.LVL82:
 1208              	.LBB371:
 1209              	.LBI368:
 594:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 1210              		.loc 2 594 26 view .LVU355
 1211              	.LBB370:
 1212              		.loc 2 596 5 view .LVU356
 1213              		.loc 2 596 5 is_stmt 0 view .LVU357
 1214              	.LBE370:
 1215              	.LBE371:
 801:Src/app.c     ****   assert(info->prob_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float));
 1216              		.loc 1 801 22 discriminator 1 view .LVU358
 1217 0030 4993     		str	r3, [sp, #292]
 802:Src/app.c     ****   info->boxes_out = (float *) LL_Buffer_addr_start(&nn_out_info[1]);
ARM GAS  /tmp/cceA31Ia.s 			page 61


 1218              		.loc 1 802 3 is_stmt 1 view .LVU359
 1219 0032 06D0     		beq	.L65
 802:Src/app.c     ****   info->boxes_out = (float *) LL_Buffer_addr_start(&nn_out_info[1]);
 1220              		.loc 1 802 3 is_stmt 0 discriminator 1 view .LVU360
 1221 0034 40F22231 		movw	r1, #802
 1222 0038 994B     		ldr	r3, .L148+8
 1223 003a 9A4A     		ldr	r2, .L148+12
 1224              	.LVL83:
 1225              	.L147:
 805:Src/app.c     **** 
 1226              		.loc 1 805 3 discriminator 1 view .LVU361
 1227 003c 9A48     		ldr	r0, .L148+16
 1228 003e FFF7FEFF 		bl	__assert_func
 1229              	.LVL84:
 1230              	.L65:
 803:Src/app.c     ****   info->boxes_out_len = LL_Buffer_len(&nn_out_info[1]);
 1231              		.loc 1 803 3 is_stmt 1 view .LVU362
 803:Src/app.c     ****   info->boxes_out_len = LL_Buffer_len(&nn_out_info[1]);
 1232              		.loc 1 803 31 is_stmt 0 view .LVU363
 1233 0042 04F13800 		add	r0, r4, #56
 1234 0046 FFF7FEFF 		bl	LL_Buffer_addr_start
 1235              	.LVL85:
 1236              	.LBB372:
 1237              	.LBB373:
 1238              		.loc 2 596 28 view .LVU364
 1239 004a D4E91023 		ldrd	r2, r3, [r4, #64]
 1240 004e 9B1A     		subs	r3, r3, r2
 1241              	.LBE373:
 1242              	.LBE372:
 805:Src/app.c     **** 
 1243              		.loc 1 805 3 view .LVU365
 1244 0050 964A     		ldr	r2, .L148+20
 803:Src/app.c     ****   info->boxes_out_len = LL_Buffer_len(&nn_out_info[1]);
 1245              		.loc 1 803 19 discriminator 1 view .LVU366
 1246 0052 4A90     		str	r0, [sp, #296]
 804:Src/app.c     ****   assert(info->boxes_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float) * 18);
 1247              		.loc 1 804 3 is_stmt 1 view .LVU367
 1248              	.LVL86:
 1249              	.LBB375:
 1250              	.LBI372:
 594:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 1251              		.loc 2 594 26 view .LVU368
 1252              	.LBB374:
 1253              		.loc 2 596 5 view .LVU369
 1254              		.loc 2 596 5 is_stmt 0 view .LVU370
 1255              	.LBE374:
 1256              	.LBE375:
 805:Src/app.c     **** 
 1257              		.loc 1 805 3 view .LVU371
 1258 0054 9342     		cmp	r3, r2
 804:Src/app.c     ****   assert(info->boxes_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float) * 18);
 1259              		.loc 1 804 23 discriminator 1 view .LVU372
 1260 0056 4B93     		str	r3, [sp, #300]
 805:Src/app.c     **** 
 1261              		.loc 1 805 3 is_stmt 1 view .LVU373
 1262 0058 04D0     		beq	.L66
 805:Src/app.c     **** 
ARM GAS  /tmp/cceA31Ia.s 			page 62


 1263              		.loc 1 805 3 is_stmt 0 discriminator 1 view .LVU374
 1264 005a 40F22531 		movw	r1, #805
 1265 005e 944B     		ldr	r3, .L148+24
 1266 0060 904A     		ldr	r2, .L148+12
 1267 0062 EBE7     		b	.L147
 1268              	.L66:
 808:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1269              		.loc 1 808 3 is_stmt 1 view .LVU375
 808:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1270              		.loc 1 808 9 is_stmt 0 view .LVU376
 1271 0064 4CA8     		add	r0, sp, #304
 1272 0066 FFF7FEFF 		bl	app_postprocess_init
 1273              	.LVL87:
 809:Src/app.c     **** }
 1274              		.loc 1 809 3 is_stmt 1 view .LVU377
 1275 006a 0546     		mov	r5, r0
 1276 006c 20B1     		cbz	r0, .L67
 809:Src/app.c     **** }
 1277              		.loc 1 809 3 is_stmt 0 discriminator 1 view .LVU378
 1278 006e 40F22931 		movw	r1, #809
 1279 0072 904B     		ldr	r3, .L148+28
 1280 0074 8B4A     		ldr	r2, .L148+12
 1281 0076 E1E7     		b	.L147
 1282              	.L67:
 1283              	.LVL88:
 809:Src/app.c     **** }
 1284              		.loc 1 809 3 discriminator 1 view .LVU379
 1285              	.LBE363:
 1286              	.LBE362:
1139:Src/app.c     ****   hand_landmark_init(&hl_info);
 1287              		.loc 1 1139 3 is_stmt 1 view .LVU380
1139:Src/app.c     ****   hand_landmark_init(&hl_info);
 1288              		.loc 1 1139 17 is_stmt 0 view .LVU381
 1289 0078 39AB     		add	r3, sp, #228
 1290 007a 2593     		str	r3, [sp, #148]
1140:Src/app.c     **** 
 1291              		.loc 1 1140 3 is_stmt 1 view .LVU382
 1292              	.LVL89:
 1293              	.LBB376:
 1294              	.LBI376:
 844:Src/app.c     **** {
 1295              		.loc 1 844 13 view .LVU383
 1296              	.LBB377:
 846:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_hand_landmark();
 1297              		.loc 1 846 3 view .LVU384
 846:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_hand_landmark();
 1298              		.loc 1 846 46 is_stmt 0 view .LVU385
 1299 007c FFF7FEFF 		bl	LL_ATON_Output_Buffers_Info_hand_landmark
 1300              	.LVL90:
 1301 0080 0446     		mov	r4, r0
 1302              	.LVL91:
 847:Src/app.c     **** 
 1303              		.loc 1 847 3 is_stmt 1 view .LVU386
 847:Src/app.c     **** 
 1304              		.loc 1 847 45 is_stmt 0 view .LVU387
 1305 0082 FFF7FEFF 		bl	LL_ATON_Input_Buffers_Info_hand_landmark
 1306              	.LVL92:
ARM GAS  /tmp/cceA31Ia.s 			page 63


 847:Src/app.c     **** 
 1307              		.loc 1 847 45 view .LVU388
 1308 0086 0146     		mov	r1, r0
 1309              	.LVL93:
 849:Src/app.c     ****   info->nn_in_len = LL_Buffer_len(&nn_in_info[0]);
 1310              		.loc 1 849 3 is_stmt 1 view .LVU389
 849:Src/app.c     ****   info->nn_in_len = LL_Buffer_len(&nn_in_info[0]);
 1311              		.loc 1 849 17 is_stmt 0 view .LVU390
 1312 0088 FFF7FEFF 		bl	LL_Buffer_addr_start
 1313              	.LVL94:
 1314              	.LBB378:
 1315              	.LBB379:
 1316              		.loc 2 596 33 view .LVU391
 1317 008c D1E9029A 		ldrd	r9, r10, [r1, #8]
 1318              	.LBE379:
 1319              	.LBE378:
 849:Src/app.c     ****   info->nn_in_len = LL_Buffer_len(&nn_in_info[0]);
 1320              		.loc 1 849 17 view .LVU392
 1321 0090 0646     		mov	r6, r0
 1322              	.LVL95:
 850:Src/app.c     ****   info->prob_out = (float *) LL_Buffer_addr_start(&nn_out_info[2]);
 1323              		.loc 1 850 3 is_stmt 1 view .LVU393
 1324              	.LBB383:
 1325              	.LBI378:
 594:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 1326              		.loc 2 594 26 view .LVU394
 1327              	.LBB380:
 1328              		.loc 2 596 5 view .LVU395
 1329              		.loc 2 596 5 is_stmt 0 view .LVU396
 1330              	.LBE380:
 1331              	.LBE383:
 851:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[2]);
 1332              		.loc 1 851 3 is_stmt 1 view .LVU397
 851:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[2]);
 1333              		.loc 1 851 30 is_stmt 0 view .LVU398
 1334 0092 04F17000 		add	r0, r4, #112
 1335              	.LVL96:
 851:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[2]);
 1336              		.loc 1 851 30 view .LVU399
 1337 0096 FFF7FEFF 		bl	LL_Buffer_addr_start
 1338              	.LVL97:
 1339              	.LBB384:
 1340              	.LBB385:
 1341              		.loc 2 596 28 view .LVU400
 1342 009a D4E91E23 		ldrd	r2, r3, [r4, #120]
 1343 009e 9B1A     		subs	r3, r3, r2
 1344              	.LBE385:
 1345              	.LBE384:
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1346              		.loc 1 853 3 view .LVU401
 1347 00a0 042B     		cmp	r3, #4
 851:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[2]);
 1348              		.loc 1 851 30 view .LVU402
 1349 00a2 8346     		mov	fp, r0
 1350              	.LVL98:
 852:Src/app.c     ****   assert(info->prob_out_len == sizeof(float));
 1351              		.loc 1 852 3 is_stmt 1 view .LVU403
ARM GAS  /tmp/cceA31Ia.s 			page 64


 1352              	.LBB387:
 1353              	.LBI384:
 594:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 1354              		.loc 2 594 26 view .LVU404
 1355              	.LBB386:
 1356              		.loc 2 596 5 view .LVU405
 1357              		.loc 2 596 5 is_stmt 0 view .LVU406
 1358              	.LBE386:
 1359              	.LBE387:
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1360              		.loc 1 853 3 is_stmt 1 view .LVU407
 1361 00a4 04D0     		beq	.L68
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1362              		.loc 1 853 3 is_stmt 0 discriminator 1 view .LVU408
 1363 00a6 40F25531 		movw	r1, #853
 1364              	.LVL99:
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1365              		.loc 1 853 3 discriminator 1 view .LVU409
 1366 00aa 834B     		ldr	r3, .L148+32
 1367              	.LVL100:
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1368              		.loc 1 853 3 discriminator 1 view .LVU410
 1369 00ac 834A     		ldr	r2, .L148+36
 1370              	.LVL101:
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1371              		.loc 1 853 3 discriminator 1 view .LVU411
 1372 00ae C5E7     		b	.L147
 1373              	.LVL102:
 1374              	.L68:
 854:Src/app.c     ****   info->landmarks_out_len = LL_Buffer_len(&nn_out_info[3]);
 1375              		.loc 1 854 3 is_stmt 1 view .LVU412
 854:Src/app.c     ****   info->landmarks_out_len = LL_Buffer_len(&nn_out_info[3]);
 1376              		.loc 1 854 35 is_stmt 0 view .LVU413
 1377 00b0 04F1A800 		add	r0, r4, #168
 1378              	.LVL103:
 854:Src/app.c     ****   info->landmarks_out_len = LL_Buffer_len(&nn_out_info[3]);
 1379              		.loc 1 854 35 view .LVU414
 1380 00b4 FFF7FEFF 		bl	LL_Buffer_addr_start
 1381              	.LVL104:
 1382              	.LBB388:
 1383              	.LBB389:
 1384              		.loc 2 596 28 view .LVU415
 1385 00b8 D4E92C23 		ldrd	r2, r3, [r4, #176]
 1386 00bc 9B1A     		subs	r3, r3, r2
 1387              	.LBE389:
 1388              	.LBE388:
 856:Src/app.c     **** }
 1389              		.loc 1 856 3 view .LVU416
 1390 00be FC2B     		cmp	r3, #252
 854:Src/app.c     ****   info->landmarks_out_len = LL_Buffer_len(&nn_out_info[3]);
 1391              		.loc 1 854 35 view .LVU417
 1392 00c0 8046     		mov	r8, r0
 1393              	.LVL105:
 855:Src/app.c     ****   assert(info->landmarks_out_len == sizeof(float) * 63);
 1394              		.loc 1 855 3 is_stmt 1 view .LVU418
 1395              	.LBB391:
 1396              	.LBI388:
ARM GAS  /tmp/cceA31Ia.s 			page 65


 594:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 1397              		.loc 2 594 26 view .LVU419
 1398              	.LBB390:
 1399              		.loc 2 596 5 view .LVU420
 1400              		.loc 2 596 5 is_stmt 0 view .LVU421
 1401              	.LBE390:
 1402              	.LBE391:
 856:Src/app.c     **** }
 1403              		.loc 1 856 3 is_stmt 1 view .LVU422
 1404 00c2 04D0     		beq	.L69
 856:Src/app.c     **** }
 1405              		.loc 1 856 3 is_stmt 0 discriminator 1 view .LVU423
 1406 00c4 4FF45671 		mov	r1, #856
 1407              	.LVL106:
 856:Src/app.c     **** }
 1408              		.loc 1 856 3 discriminator 1 view .LVU424
 1409 00c8 7D4B     		ldr	r3, .L148+40
 1410              	.LVL107:
 856:Src/app.c     **** }
 1411              		.loc 1 856 3 discriminator 1 view .LVU425
 1412 00ca 7C4A     		ldr	r2, .L148+36
 1413              	.LVL108:
 856:Src/app.c     **** }
 1414              		.loc 1 856 3 discriminator 1 view .LVU426
 1415 00cc B6E7     		b	.L147
 1416              	.LVL109:
 1417              	.L69:
 856:Src/app.c     **** }
 1418              		.loc 1 856 3 discriminator 1 view .LVU427
 1419              	.LBE377:
 1420              	.LBE376:
1143:Src/app.c     **** #endif
 1421              		.loc 1 1143 3 is_stmt 1 view .LVU428
 1422              	.LBB396:
 1423              	.LBI396:
1012:Src/app.c     **** {
 1424              		.loc 1 1012 13 view .LVU429
 1425              	.LBB397:
1014:Src/app.c     ****   int ret;
 1426              		.loc 1 1014 3 view .LVU430
1014:Src/app.c     ****   int ret;
 1427              		.loc 1 1014 25 is_stmt 0 view .LVU431
 1428 00ce 2946     		mov	r1, r5
 1429 00d0 2422     		movs	r2, #36
 1430 00d2 56A8     		add	r0, sp, #344
 1431              	.LVL110:
1014:Src/app.c     ****   int ret;
 1432              		.loc 1 1014 25 view .LVU432
 1433 00d4 FFF7FEFF 		bl	memset
 1434              	.LVL111:
1015:Src/app.c     **** 
 1435              		.loc 1 1015 3 is_stmt 1 view .LVU433
1017:Src/app.c     ****   nema_init();
 1436              		.loc 1 1017 3 view .LVU434
 1437 00d8 7A48     		ldr	r0, .L148+44
 1438 00da FFF7FEFF 		bl	puts
 1439              	.LVL112:
ARM GAS  /tmp/cceA31Ia.s 			page 66


1018:Src/app.c     ****   assert(!nema_get_error());
 1440              		.loc 1 1018 3 view .LVU435
 1441 00de FFF7FEFF 		bl	nema_init
 1442              	.LVL113:
1019:Src/app.c     ****   nema_ext_hold_enable(2);
 1443              		.loc 1 1019 3 view .LVU436
 1444 00e2 FFF7FEFF 		bl	nema_get_error
 1445              	.LVL114:
1019:Src/app.c     ****   nema_ext_hold_enable(2);
 1446              		.loc 1 1019 3 is_stmt 0 discriminator 1 view .LVU437
 1447 00e6 0546     		mov	r5, r0
 1448 00e8 20B1     		cbz	r0, .L70
 1449 00ea 40F2FB31 		movw	r1, #1019
 1450 00ee 764B     		ldr	r3, .L148+48
 1451 00f0 764A     		ldr	r2, .L148+52
 1452 00f2 A3E7     		b	.L147
 1453              	.L70:
1020:Src/app.c     ****   nema_ext_hold_irq_enable(2);
 1454              		.loc 1 1020 3 is_stmt 1 view .LVU438
 1455 00f4 0220     		movs	r0, #2
 1456 00f6 FFF7FEFF 		bl	nema_ext_hold_enable
 1457              	.LVL115:
1021:Src/app.c     ****   nema_ext_hold_enable(3);
 1458              		.loc 1 1021 3 view .LVU439
 1459 00fa 0220     		movs	r0, #2
 1460 00fc FFF7FEFF 		bl	nema_ext_hold_irq_enable
 1461              	.LVL116:
1022:Src/app.c     ****   nema_ext_hold_irq_enable(3);
 1462              		.loc 1 1022 3 view .LVU440
 1463 0100 0320     		movs	r0, #3
 1464 0102 FFF7FEFF 		bl	nema_ext_hold_enable
 1465              	.LVL117:
1023:Src/app.c     ****   printf("init nema DONE %s\n", nema_get_sw_device_name());
 1466              		.loc 1 1023 3 view .LVU441
 1467 0106 0320     		movs	r0, #3
 1468 0108 FFF7FEFF 		bl	nema_ext_hold_irq_enable
 1469              	.LVL118:
1024:Src/app.c     **** 
 1470              		.loc 1 1024 3 view .LVU442
 1471 010c FFF7FEFF 		bl	nema_get_sw_device_name
 1472              	.LVL119:
 1473 0110 0146     		mov	r1, r0
1024:Src/app.c     **** 
 1474              		.loc 1 1024 3 is_stmt 0 discriminator 1 view .LVU443
 1475 0112 6F48     		ldr	r0, .L148+56
 1476 0114 FFF7FEFF 		bl	printf
 1477              	.LVL120:
1026:Src/app.c     ****   hgfxmmu.Init.BlockSize = GFXMMU_12BYTE_BLOCKS;
 1478              		.loc 1 1026 3 is_stmt 1 view .LVU444
1027:Src/app.c     ****   hgfxmmu.Init.AddressTranslation = DISABLE;
 1479              		.loc 1 1027 26 is_stmt 0 view .LVU445
 1480 0118 4023     		movs	r3, #64
1026:Src/app.c     ****   hgfxmmu.Init.BlockSize = GFXMMU_12BYTE_BLOCKS;
 1481              		.loc 1 1026 20 view .LVU446
 1482 011a 6E4C     		ldr	r4, .L148+60
1027:Src/app.c     ****   hgfxmmu.Init.AddressTranslation = DISABLE;
 1483              		.loc 1 1027 26 view .LVU447
ARM GAS  /tmp/cceA31Ia.s 			page 67


 1484 011c 6E4A     		ldr	r2, .L148+64
1029:Src/app.c     ****   assert(ret == HAL_OK);
 1485              		.loc 1 1029 9 view .LVU448
 1486 011e 2046     		mov	r0, r4
1027:Src/app.c     ****   hgfxmmu.Init.AddressTranslation = DISABLE;
 1487              		.loc 1 1027 26 view .LVU449
 1488 0120 C4E90023 		strd	r2, r3, [r4]
1028:Src/app.c     ****   ret = HAL_GFXMMU_Init(&hgfxmmu);
 1489              		.loc 1 1028 3 is_stmt 1 view .LVU450
1028:Src/app.c     ****   ret = HAL_GFXMMU_Init(&hgfxmmu);
 1490              		.loc 1 1028 35 is_stmt 0 view .LVU451
 1491 0124 2573     		strb	r5, [r4, #12]
1029:Src/app.c     ****   assert(ret == HAL_OK);
 1492              		.loc 1 1029 3 is_stmt 1 view .LVU452
1029:Src/app.c     ****   assert(ret == HAL_OK);
 1493              		.loc 1 1029 9 is_stmt 0 view .LVU453
 1494 0126 FFF7FEFF 		bl	HAL_GFXMMU_Init
 1495              	.LVL121:
1030:Src/app.c     **** 
 1496              		.loc 1 1030 3 is_stmt 1 view .LVU454
 1497 012a 20B1     		cbz	r0, .L71
1030:Src/app.c     **** 
 1498              		.loc 1 1030 3 is_stmt 0 discriminator 1 view .LVU455
 1499 012c 40F20641 		movw	r1, #1030
 1500 0130 6A4B     		ldr	r3, .L148+68
 1501 0132 664A     		ldr	r2, .L148+52
 1502 0134 82E7     		b	.L147
 1503              	.L71:
1032:Src/app.c     ****   packing.Buffer0Mode       = GFXMMU_PACKING_MSB_REMOVE;
 1504              		.loc 1 1032 3 is_stmt 1 view .LVU456
1032:Src/app.c     ****   packing.Buffer0Mode       = GFXMMU_PACKING_MSB_REMOVE;
 1505              		.loc 1 1032 29 is_stmt 0 view .LVU457
 1506 0136 0123     		movs	r3, #1
 1507 0138 8DF85831 		strb	r3, [sp, #344]
1033:Src/app.c     ****   packing.DefaultAlpha      = 0xff;
 1508              		.loc 1 1033 3 is_stmt 1 view .LVU458
1034:Src/app.c     ****   ret = HAL_GFXMMU_ConfigPacking(&hgfxmmu, &packing);
 1509              		.loc 1 1034 29 is_stmt 0 view .LVU459
 1510 013c FF23     		movs	r3, #255
1033:Src/app.c     ****   packing.DefaultAlpha      = 0xff;
 1511              		.loc 1 1033 29 view .LVU460
 1512 013e 5790     		str	r0, [sp, #348]
1034:Src/app.c     ****   ret = HAL_GFXMMU_ConfigPacking(&hgfxmmu, &packing);
 1513              		.loc 1 1034 3 is_stmt 1 view .LVU461
1035:Src/app.c     ****   assert(ret == HAL_OK);
 1514              		.loc 1 1035 9 is_stmt 0 view .LVU462
 1515 0140 56A9     		add	r1, sp, #344
 1516 0142 2046     		mov	r0, r4
 1517              	.LVL122:
1034:Src/app.c     ****   ret = HAL_GFXMMU_ConfigPacking(&hgfxmmu, &packing);
 1518              		.loc 1 1034 29 view .LVU463
 1519 0144 5E93     		str	r3, [sp, #376]
1035:Src/app.c     ****   assert(ret == HAL_OK);
 1520              		.loc 1 1035 3 is_stmt 1 view .LVU464
1035:Src/app.c     ****   assert(ret == HAL_OK);
 1521              		.loc 1 1035 9 is_stmt 0 view .LVU465
 1522 0146 FFF7FEFF 		bl	HAL_GFXMMU_ConfigPacking
ARM GAS  /tmp/cceA31Ia.s 			page 68


 1523              	.LVL123:
1036:Src/app.c     **** 
 1524              		.loc 1 1036 3 is_stmt 1 view .LVU466
 1525 014a 0746     		mov	r7, r0
 1526 014c 20B1     		cbz	r0, .L72
1036:Src/app.c     **** 
 1527              		.loc 1 1036 3 is_stmt 0 discriminator 1 view .LVU467
 1528 014e 40F20C41 		movw	r1, #1036
 1529 0152 624B     		ldr	r3, .L148+68
 1530 0154 5D4A     		ldr	r2, .L148+52
 1531 0156 71E7     		b	.L147
 1532              	.L72:
1038:Src/app.c     ****   nema_cl_bind_circular(&cl);
 1533              		.loc 1 1038 3 is_stmt 1 view .LVU468
1038:Src/app.c     ****   nema_cl_bind_circular(&cl);
 1534              		.loc 1 1038 8 is_stmt 0 view .LVU469
 1535 0158 614D     		ldr	r5, .L148+72
 1536 015a 4FF40051 		mov	r1, #8192
 1537 015e 06A8     		add	r0, sp, #24
 1538              	.LVL124:
1038:Src/app.c     ****   nema_cl_bind_circular(&cl);
 1539              		.loc 1 1038 8 view .LVU470
 1540 0160 06AC     		add	r4, sp, #24
 1541 0162 FFF7FEFF 		bl	nema_cl_create_sized
 1542              	.LVL125:
 1543 0166 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1544 0168 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1545 016a 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1546 016c 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1547 016e 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1548 0170 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1549 0172 94E80700 		ldm	r4, {r0, r1, r2}
 1550 0176 85E80700 		stm	r5, {r0, r1, r2}
1039:Src/app.c     **** }
 1551              		.loc 1 1039 3 is_stmt 1 view .LVU471
 1552 017a A5F13000 		sub	r0, r5, #48
 1553 017e FFF7FEFF 		bl	nema_cl_bind_circular
 1554              	.LVL126:
1039:Src/app.c     **** }
 1555              		.loc 1 1039 3 is_stmt 0 view .LVU472
 1556              	.LBE397:
 1557              	.LBE396:
1147:Src/app.c     ****   nn_pipe_dst = bqueue_get_free(&nn_input_queue, 0);
 1558              		.loc 1 1147 3 is_stmt 1 view .LVU473
1147:Src/app.c     ****   nn_pipe_dst = bqueue_get_free(&nn_input_queue, 0);
 1559              		.loc 1 1147 18 is_stmt 0 view .LVU474
 1560 0182 FFF7FEFF 		bl	HAL_GetTick
 1561              	.LVL127:
 1562              	.LBB398:
 1563              	.LBB399:
 459:Src/app.c     ****   if (ret == pdFALSE)
 1564              		.loc 1 459 9 view .LVU475
 1565 0186 574C     		ldr	r4, .L148+76
 1566              	.LBE399:
 1567              	.LBE398:
1147:Src/app.c     ****   nn_pipe_dst = bqueue_get_free(&nn_input_queue, 0);
 1568              		.loc 1 1147 18 view .LVU476
ARM GAS  /tmp/cceA31Ia.s 			page 69


 1569 0188 0546     		mov	r5, r0
 1570              	.LVL128:
1148:Src/app.c     ****   assert(nn_pipe_dst);
 1571              		.loc 1 1148 3 is_stmt 1 view .LVU477
 1572              	.LBB402:
 1573              	.LBI398:
 454:Src/app.c     **** {
 1574              		.loc 1 454 17 view .LVU478
 1575              	.LBB400:
 456:Src/app.c     ****   int ret;
 1576              		.loc 1 456 3 view .LVU479
 457:Src/app.c     **** 
 1577              		.loc 1 457 3 view .LVU480
 459:Src/app.c     ****   if (ret == pdFALSE)
 1578              		.loc 1 459 3 view .LVU481
 459:Src/app.c     ****   if (ret == pdFALSE)
 1579              		.loc 1 459 9 is_stmt 0 discriminator 4 view .LVU482
 1580 018a 3946     		mov	r1, r7
 1581 018c 2068     		ldr	r0, [r4]
 1582              	.LVL129:
 459:Src/app.c     ****   if (ret == pdFALSE)
 1583              		.loc 1 459 9 discriminator 4 view .LVU483
 1584 018e FFF7FEFF 		bl	xQueueSemaphoreTake
 1585              	.LVL130:
 460:Src/app.c     ****     return NULL;
 1586              		.loc 1 460 3 is_stmt 1 view .LVU484
 460:Src/app.c     ****     return NULL;
 1587              		.loc 1 460 6 is_stmt 0 view .LVU485
 1588 0192 20B9     		cbnz	r0, .L73
 1589              	.LVL131:
 1590              	.L74:
 460:Src/app.c     ****     return NULL;
 1591              		.loc 1 460 6 view .LVU486
 1592              	.LBE400:
 1593              	.LBE402:
1149:Src/app.c     ****   CAM_NNPipe_Start(nn_pipe_dst, CMW_MODE_CONTINUOUS);
 1594              		.loc 1 1149 3 discriminator 1 view .LVU487
 1595 0194 40F27D41 		movw	r1, #1149
 1596 0198 534B     		ldr	r3, .L148+80
 1597 019a 544A     		ldr	r2, .L148+84
 1598 019c 4EE7     		b	.L147
 1599              	.LVL132:
 1600              	.L73:
 1601              	.LBB403:
 1602              	.LBB401:
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 1603              		.loc 1 463 3 is_stmt 1 view .LVU488
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 1604              		.loc 1 463 23 is_stmt 0 view .LVU489
 1605 019e D4F8B430 		ldr	r3, [r4, #180]
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 1606              		.loc 1 463 7 view .LVU490
 1607 01a2 04EB8302 		add	r2, r4, r3, lsl #2
 1608 01a6 D2F8AC00 		ldr	r0, [r2, #172]
 1609              	.LVL133:
 464:Src/app.c     **** 
 1610              		.loc 1 464 3 is_stmt 1 view .LVU491
ARM GAS  /tmp/cceA31Ia.s 			page 70


 464:Src/app.c     **** 
 1611              		.loc 1 464 37 is_stmt 0 view .LVU492
 1612 01aa D4F8A820 		ldr	r2, [r4, #168]
 464:Src/app.c     **** 
 1613              		.loc 1 464 32 view .LVU493
 1614 01ae 0133     		adds	r3, r3, #1
 464:Src/app.c     **** 
 1615              		.loc 1 464 37 view .LVU494
 1616 01b0 93FBF2F1 		sdiv	r1, r3, r2
 1617 01b4 02FB1133 		mls	r3, r2, r1, r3
 464:Src/app.c     **** 
 1618              		.loc 1 464 16 view .LVU495
 1619 01b8 C4F8B430 		str	r3, [r4, #180]
 466:Src/app.c     **** }
 1620              		.loc 1 466 3 is_stmt 1 view .LVU496
 1621              	.LVL134:
 466:Src/app.c     **** }
 1622              		.loc 1 466 3 is_stmt 0 view .LVU497
 1623              	.LBE401:
 1624              	.LBE403:
1149:Src/app.c     ****   CAM_NNPipe_Start(nn_pipe_dst, CMW_MODE_CONTINUOUS);
 1625              		.loc 1 1149 3 is_stmt 1 view .LVU498
 1626 01bc 0028     		cmp	r0, #0
 1627 01be E9D0     		beq	.L74
1119:Src/app.c     ****   hl_model_info_t hl_info;
 1628              		.loc 1 1119 9 is_stmt 0 view .LVU499
 1629 01c0 DFED4B9A 		vldr.32	s19, .L148+88
 1630              	.LBB404:
 1631              	.LBB394:
 1632              	.LBB392:
 1633              	.LBB381:
 1634              		.loc 2 596 28 view .LVU500
 1635 01c4 AAEB0903 		sub	r3, r10, r9
 1636              	.LBE381:
 1637              	.LBE392:
 1638              	.LBE394:
 1639              	.LBE404:
1150:Src/app.c     ****   while (1)
 1640              		.loc 1 1150 3 view .LVU501
 1641 01c8 0021     		movs	r1, #0
 1642              	.LBB405:
 1643              	.LBB395:
 1644              	.LBB393:
 1645              	.LBB382:
 1646              		.loc 2 596 28 view .LVU502
 1647 01ca 0493     		str	r3, [sp, #16]
 1648              	.LBE382:
 1649              	.LBE393:
 1650              	.LBE395:
 1651              	.LBE405:
1150:Src/app.c     ****   while (1)
 1652              		.loc 1 1150 3 is_stmt 1 view .LVU503
1127:Src/app.c     ****   roi_t roi_next;
 1653              		.loc 1 1127 7 is_stmt 0 view .LVU504
 1654 01cc 0024     		movs	r4, #0
1150:Src/app.c     ****   while (1)
 1655              		.loc 1 1150 3 view .LVU505
ARM GAS  /tmp/cceA31Ia.s 			page 71


 1656 01ce FFF7FEFF 		bl	CAM_NNPipe_Start
 1657              	.LVL135:
1118:Src/app.c     ****   float ld_filtered_ms = 0;
 1658              		.loc 1 1118 9 view .LVU506
 1659 01d2 B0EE69AA 		vmov.f32	s20, s19
1117:Src/app.c     ****   float pd_filtered_ms = 0;
 1660              		.loc 1 1117 9 view .LVU507
 1661 01d6 B0EE699A 		vmov.f32	s18, s19
 1662              	.LBB406:
 1663              	.LBB407:
 1664              	.LBB408:
 1665              	.LBB409:
 1666              	.LBB410:
 1667              	.LBB411:
 1668              	.LBB412:
 291:Src/app.c     **** 
 1669              		.loc 1 291 25 discriminator 1 view .LVU508
 1670 01da 9FED2F8B 		vldr.64	d8, .L148
 1671              	.LBE412:
 1672              	.LBE411:
 1673              	.LBE410:
 1674              	.LBE409:
 1675              	.LBE408:
 1676              	.LBE407:
 1677              	.LBB455:
 1678              	.LBB456:
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1679              		.loc 1 482 9 view .LVU509
 1680 01de 414F     		ldr	r7, .L148+76
 1681              	.LVL136:
 1682              	.L114:
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1683              		.loc 1 482 9 view .LVU510
 1684              	.LBE456:
 1685              	.LBE455:
 1686              	.LBE406:
1151:Src/app.c     ****   {
 1687              		.loc 1 1151 3 is_stmt 1 view .LVU511
 1688              	.LBB544:
1153:Src/app.c     ****     int idx_for_resize;
 1689              		.loc 1 1153 5 view .LVU512
1154:Src/app.c     **** 
 1690              		.loc 1 1154 5 view .LVU513
1156:Src/app.c     ****     nn_period[1] = HAL_GetTick();
 1691              		.loc 1 1156 5 view .LVU514
1157:Src/app.c     ****     nn_period_ms = nn_period[1] - nn_period[0];
 1692              		.loc 1 1157 5 view .LVU515
1157:Src/app.c     ****     nn_period_ms = nn_period[1] - nn_period[0];
 1693              		.loc 1 1157 20 is_stmt 0 view .LVU516
 1694 01e0 FFF7FEFF 		bl	HAL_GetTick
 1695              	.LVL137:
1158:Src/app.c     ****     nn_period_filtered_ms = USE_FILTERED_TS ? (15 * nn_period_filtered_ms + nn_period_ms) / 16 : nn
 1696              		.loc 1 1158 18 view .LVU517
 1697 01e4 431B     		subs	r3, r0, r5
 1698 01e6 07EE903A 		vmov	s15, r3	@ int
1159:Src/app.c     **** 
 1699              		.loc 1 1159 75 view .LVU518
ARM GAS  /tmp/cceA31Ia.s 			page 72


 1700 01ea B2EE0E7A 		vmov.f32	s14, #1.5e+1
 1701 01ee F8EE677A 		vcvt.f32.u32	s15, s15
 1702 01f2 E9EE077A 		vfma.f32	s15, s18, s14
1159:Src/app.c     **** 
 1703              		.loc 1 1159 27 view .LVU519
 1704 01f6 9FED3F9A 		vldr.32	s18, .L148+92
 1705              	.LVL138:
1157:Src/app.c     ****     nn_period_ms = nn_period[1] - nn_period[0];
 1706              		.loc 1 1157 20 view .LVU520
 1707 01fa 0290     		str	r0, [sp, #8]
 1708              	.LVL139:
1158:Src/app.c     ****     nn_period_filtered_ms = USE_FILTERED_TS ? (15 * nn_period_filtered_ms + nn_period_ms) / 16 : nn
 1709              		.loc 1 1158 5 is_stmt 1 view .LVU521
1159:Src/app.c     **** 
 1710              		.loc 1 1159 5 view .LVU522
 1711              	.LBB459:
 1712              	.LBB457:
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1713              		.loc 1 482 9 is_stmt 0 view .LVU523
 1714 01fc 4FF0FF31 		mov	r1, #-1
 1715 0200 786D     		ldr	r0, [r7, #84]
 1716              	.LVL140:
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1717              		.loc 1 482 9 view .LVU524
 1718              	.LBE457:
 1719              	.LBE459:
1159:Src/app.c     **** 
 1720              		.loc 1 1159 27 view .LVU525
 1721 0202 27EE899A 		vmul.f32	s18, s15, s18
 1722              	.LVL141:
1161:Src/app.c     ****     assert(capture_buffer);
 1723              		.loc 1 1161 5 is_stmt 1 view .LVU526
 1724              	.LBB460:
 1725              	.LBI455:
 477:Src/app.c     **** {
 1726              		.loc 1 477 17 view .LVU527
 1727              	.LBB458:
 479:Src/app.c     ****   int ret;
 1728              		.loc 1 479 3 view .LVU528
 480:Src/app.c     **** 
 1729              		.loc 1 480 3 view .LVU529
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1730              		.loc 1 482 3 view .LVU530
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1731              		.loc 1 482 9 is_stmt 0 view .LVU531
 1732 0206 FFF7FEFF 		bl	xQueueSemaphoreTake
 1733              	.LVL142:
 483:Src/app.c     **** 
 1734              		.loc 1 483 3 is_stmt 1 view .LVU532
 1735 020a 0128     		cmp	r0, #1
 1736 020c 04D0     		beq	.L75
 483:Src/app.c     **** 
 1737              		.loc 1 483 3 is_stmt 0 discriminator 1 view .LVU533
 1738 020e 40F2E311 		movw	r1, #483
 1739 0212 394B     		ldr	r3, .L148+96
 1740 0214 394A     		ldr	r2, .L148+100
 1741 0216 11E7     		b	.L147
ARM GAS  /tmp/cceA31Ia.s 			page 73


 1742              	.L75:
 485:Src/app.c     ****   bq->ready_idx = (bq->ready_idx + 1) % bq->buffer_nb;
 1743              		.loc 1 485 3 is_stmt 1 view .LVU534
 485:Src/app.c     ****   bq->ready_idx = (bq->ready_idx + 1) % bq->buffer_nb;
 1744              		.loc 1 485 23 is_stmt 0 view .LVU535
 1745 0218 D7F8B830 		ldr	r3, [r7, #184]
 485:Src/app.c     ****   bq->ready_idx = (bq->ready_idx + 1) % bq->buffer_nb;
 1746              		.loc 1 485 7 view .LVU536
 1747 021c 07EB8302 		add	r2, r7, r3, lsl #2
 1748 0220 D2F8ACA0 		ldr	r10, [r2, #172]
 1749              	.LVL143:
 486:Src/app.c     **** 
 1750              		.loc 1 486 3 is_stmt 1 view .LVU537
 486:Src/app.c     **** 
 1751              		.loc 1 486 39 is_stmt 0 view .LVU538
 1752 0224 D7F8A820 		ldr	r2, [r7, #168]
 486:Src/app.c     **** 
 1753              		.loc 1 486 34 view .LVU539
 1754 0228 0133     		adds	r3, r3, #1
 486:Src/app.c     **** 
 1755              		.loc 1 486 39 view .LVU540
 1756 022a 93FBF2F1 		sdiv	r1, r3, r2
 1757 022e 02FB1133 		mls	r3, r2, r1, r3
 486:Src/app.c     **** 
 1758              		.loc 1 486 17 view .LVU541
 1759 0232 C7F8B830 		str	r3, [r7, #184]
 488:Src/app.c     **** }
 1760              		.loc 1 488 3 is_stmt 1 view .LVU542
 1761              	.LVL144:
 488:Src/app.c     **** }
 1762              		.loc 1 488 3 is_stmt 0 view .LVU543
 1763              	.LBE458:
 1764              	.LBE460:
1162:Src/app.c     ****     idx_for_resize = frame_event_nb_for_resize % DISPLAY_BUFFER_NB;
 1765              		.loc 1 1162 5 is_stmt 1 view .LVU544
 1766 0236 BAF1000F 		cmp	r10, #0
 1767 023a 04D1     		bne	.L76
1162:Src/app.c     ****     idx_for_resize = frame_event_nb_for_resize % DISPLAY_BUFFER_NB;
 1768              		.loc 1 1162 5 is_stmt 0 discriminator 1 view .LVU545
 1769 023c 40F28A41 		movw	r1, #1162
 1770 0240 2F4B     		ldr	r3, .L148+104
 1771 0242 2A4A     		ldr	r2, .L148+84
 1772 0244 FAE6     		b	.L147
 1773              	.L76:
1163:Src/app.c     **** 
 1774              		.loc 1 1163 5 is_stmt 1 view .LVU546
1163:Src/app.c     **** 
 1775              		.loc 1 1163 48 is_stmt 0 view .LVU547
 1776 0246 2F4B     		ldr	r3, .L148+108
 1777 0248 D3F80090 		ldr	r9, [r3]
 1778              	.LVL145:
1166:Src/app.c     ****       is_tracking = palm_detector_run(capture_buffer, &pd_info, &pd_ms);
 1779              		.loc 1 1166 5 is_stmt 1 view .LVU548
1166:Src/app.c     ****       is_tracking = palm_detector_run(capture_buffer, &pd_info, &pd_ms);
 1780              		.loc 1 1166 8 is_stmt 0 view .LVU549
 1781 024c 002C     		cmp	r4, #0
 1782 024e 40F03A81 		bne	.L77
ARM GAS  /tmp/cceA31Ia.s 			page 74


1167:Src/app.c     ****       box_next.prob = pd_info.pd_out.pOutData[0].prob;
 1783              		.loc 1 1167 7 is_stmt 1 view .LVU550
 1784              	.LVL146:
 1785              	.LBB461:
 1786              	.LBI407:
 812:Src/app.c     **** {
 1787              		.loc 1 812 12 view .LVU551
 1788              	.LBB453:
 814:Src/app.c     ****   int hand_nb;
 1789              		.loc 1 814 3 view .LVU552
 815:Src/app.c     ****   int ret;
 1790              		.loc 1 815 3 view .LVU553
 816:Src/app.c     ****   int i;
 1791              		.loc 1 816 3 view .LVU554
 817:Src/app.c     **** 
 1792              		.loc 1 817 3 view .LVU555
 819:Src/app.c     ****   /* Note that we don't need to clean/invalidate those input buffers since they are only access in 
 1793              		.loc 1 819 3 view .LVU556
 819:Src/app.c     ****   /* Note that we don't need to clean/invalidate those input buffers since they are only access in 
 1794              		.loc 1 819 14 is_stmt 0 view .LVU557
 1795 0252 FFF7FEFF 		bl	HAL_GetTick
 1796              	.LVL147:
 821:Src/app.c     ****   assert(ret == LL_ATON_User_IO_NOERROR);
 1797              		.loc 1 821 9 view .LVU558
 1798 0256 5146     		mov	r1, r10
 819:Src/app.c     ****   /* Note that we don't need to clean/invalidate those input buffers since they are only access in 
 1799              		.loc 1 819 14 view .LVU559
 1800 0258 0546     		mov	r5, r0
 1801              	.LVL148:
 821:Src/app.c     ****   assert(ret == LL_ATON_User_IO_NOERROR);
 1802              		.loc 1 821 3 is_stmt 1 view .LVU560
 821:Src/app.c     ****   assert(ret == LL_ATON_User_IO_NOERROR);
 1803              		.loc 1 821 9 is_stmt 0 view .LVU561
 1804 025a 479A     		ldr	r2, [sp, #284]
 1805 025c 2046     		mov	r0, r4
 1806              	.LVL149:
 821:Src/app.c     ****   assert(ret == LL_ATON_User_IO_NOERROR);
 1807              		.loc 1 821 9 view .LVU562
 1808 025e FFF7FEFF 		bl	LL_ATON_Set_User_Input_Buffer_palm_detector
 1809              	.LVL150:
 822:Src/app.c     **** 
 1810              		.loc 1 822 3 is_stmt 1 view .LVU563
 1811 0262 20B1     		cbz	r0, .L78
 822:Src/app.c     **** 
 1812              		.loc 1 822 3 is_stmt 0 discriminator 1 view .LVU564
 1813 0264 40F23631 		movw	r1, #822
 1814 0268 274B     		ldr	r3, .L148+112
 1815 026a 284A     		ldr	r2, .L148+116
 1816 026c E6E6     		b	.L147
 1817              	.L78:
 824:Src/app.c     **** 
 1818              		.loc 1 824 3 is_stmt 1 view .LVU565
 1819 026e 2848     		ldr	r0, .L148+120
 1820              	.LVL151:
 824:Src/app.c     **** 
 1821              		.loc 1 824 3 is_stmt 0 view .LVU566
 1822 0270 FFF7FEFF 		bl	LL_ATON_RT_Main
ARM GAS  /tmp/cceA31Ia.s 			page 75


 1823              	.LVL152:
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1824              		.loc 1 826 3 is_stmt 1 view .LVU567
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1825              		.loc 1 826 40 is_stmt 0 view .LVU568
 1826 0274 489B     		ldr	r3, [sp, #288]
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1827              		.loc 1 826 9 view .LVU569
 1828 0276 0221     		movs	r1, #2
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1829              		.loc 1 826 40 view .LVU570
 1830 0278 5693     		str	r3, [sp, #344]
 1831 027a 4A9B     		ldr	r3, [sp, #296]
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1832              		.loc 1 826 9 view .LVU571
 1833 027c 54AA     		add	r2, sp, #336
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1834              		.loc 1 826 40 view .LVU572
 1835 027e 5793     		str	r3, [sp, #348]
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1836              		.loc 1 826 9 view .LVU573
 1837 0280 56A8     		add	r0, sp, #344
 1838 0282 4CAB     		add	r3, sp, #304
 1839 0284 FFF7FEFF 		bl	app_postprocess_run
 1840              	.LVL153:
 827:Src/app.c     ****   hand_nb = MIN(info->pd_out.box_nb, PD_MAX_HAND_NB);
 1841              		.loc 1 827 3 is_stmt 1 view .LVU574
 1842 0288 0028     		cmp	r0, #0
 1843 028a 45D0     		beq	.L79
 827:Src/app.c     ****   hand_nb = MIN(info->pd_out.box_nb, PD_MAX_HAND_NB);
 1844              		.loc 1 827 3 is_stmt 0 discriminator 1 view .LVU575
 1845 028c 40F23B31 		movw	r1, #827
 1846 0290 084B     		ldr	r3, .L148+28
 1847 0292 1E4A     		ldr	r2, .L148+116
 1848 0294 D2E6     		b	.L147
 1849              	.L149:
 1850 0296 00BF     		.align	3
 1851              	.L148:
 1852 0298 182D4454 		.word	1413754136
 1853 029c FB21F93F 		.word	1073291771
 1854 02a0 00000000 		.word	.LC7
 1855 02a4 00000000 		.word	__func__.12
 1856 02a8 0E000000 		.word	.LC5
 1857 02ac 00370200 		.word	145152
 1858 02b0 46000000 		.word	.LC8
 1859 02b4 92000000 		.word	.LC9
 1860 02b8 B4000000 		.word	.LC10
 1861 02bc 00000000 		.word	__func__.11
 1862 02c0 D8000000 		.word	.LC11
 1863 02c4 06010000 		.word	.LC12
 1864 02c8 10010000 		.word	.LC13
 1865 02cc 00000000 		.word	__func__.10
 1866 02d0 22010000 		.word	.LC14
 1867 02d4 00000000 		.word	hgfxmmu
 1868 02d8 00000358 		.word	1476591616
 1869 02dc 35010000 		.word	.LC15
 1870 02e0 00000000 		.word	cl
ARM GAS  /tmp/cceA31Ia.s 			page 76


 1871 02e4 00000000 		.word	nn_input_queue
 1872 02e8 43010000 		.word	.LC16
 1873 02ec 00000000 		.word	__func__.13
 1874 02f0 00000000 		.word	0
 1875 02f4 0000803D 		.word	1031798784
 1876 02f8 00000000 		.word	.LC4
 1877 02fc 00000000 		.word	__func__.9
 1878 0300 4F010000 		.word	.LC17
 1879 0304 00000000 		.word	frame_event_nb_for_resize
 1880 0308 5E010000 		.word	.LC18
 1881 030c 00000000 		.word	__func__.8
 1882 0310 00000000 		.word	NN_Instance_palm_detector
 1883 0314 00004844 		.word	1145569280
 1884              	.L79:
 828:Src/app.c     **** 
 1885              		.loc 1 828 3 is_stmt 1 view .LVU576
 828:Src/app.c     **** 
 1886              		.loc 1 828 13 is_stmt 0 view .LVU577
 1887 0318 559B     		ldr	r3, [sp, #340]
 1888 031a 002B     		cmp	r3, #0
 1889 031c 14BF     		ite	ne
 1890 031e 0124     		movne	r4, #1
 1891              	.LVL154:
 828:Src/app.c     **** 
 1892              		.loc 1 828 13 view .LVU578
 1893 0320 0024     		moveq	r4, #0
 1894              	.LVL155:
 830:Src/app.c     ****     cvt_pd_coord_to_screen_coord(&info->pd_out.pOutData[i]);
 1895              		.loc 1 830 3 is_stmt 1 view .LVU579
 830:Src/app.c     ****     cvt_pd_coord_to_screen_coord(&info->pd_out.pOutData[i]);
 1896              		.loc 1 830 17 discriminator 1 view .LVU580
 1897 0322 6ED0     		beq	.L80
 831:Src/app.c     ****     pd_box_to_roi(&info->pd_out.pOutData[i], &rois[i]);
 1898              		.loc 1 831 5 view .LVU581
 831:Src/app.c     ****     pd_box_to_roi(&info->pd_out.pOutData[i], &rois[i]);
 1899              		.loc 1 831 47 is_stmt 0 view .LVU582
 1900 0324 549B     		ldr	r3, [sp, #336]
 1901              	.LVL156:
 1902              	.LBB432:
 1903              	.LBI432:
 296:Src/app.c     **** {
 1904              		.loc 1 296 13 is_stmt 1 view .LVU583
 1905              	.LBB433:
 298:Src/app.c     **** 
 1906              		.loc 1 298 3 view .LVU584
 304:Src/app.c     ****   box->y_center *= LCD_BG_WIDTH;
 1907              		.loc 1 304 3 view .LVU585
 304:Src/app.c     ****   box->y_center *= LCD_BG_WIDTH;
 1908              		.loc 1 304 17 is_stmt 0 view .LVU586
 1909 0326 5FED057A 		vldr.32	s15, .L148+124
 1910 032a D3ED015A 		vldr.32	s11, [r3, #4]
 305:Src/app.c     ****   box->width *= LCD_BG_WIDTH;
 1911              		.loc 1 305 17 view .LVU587
 1912 032e 93ED026A 		vldr.32	s12, [r3, #8]
 306:Src/app.c     ****   box->height *= LCD_BG_WIDTH;
 1913              		.loc 1 306 14 view .LVU588
 1914 0332 D3ED036A 		vldr.32	s13, [r3, #12]
ARM GAS  /tmp/cceA31Ia.s 			page 77


 307:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 1915              		.loc 1 307 15 view .LVU589
 1916 0336 93ED047A 		vldr.32	s14, [r3, #16]
 304:Src/app.c     ****   box->y_center *= LCD_BG_WIDTH;
 1917              		.loc 1 304 17 view .LVU590
 1918 033a 65EEA75A 		vmul.f32	s11, s11, s15
 305:Src/app.c     ****   box->width *= LCD_BG_WIDTH;
 1919              		.loc 1 305 17 view .LVU591
 1920 033e 26EE276A 		vmul.f32	s12, s12, s15
 306:Src/app.c     ****   box->height *= LCD_BG_WIDTH;
 1921              		.loc 1 306 14 view .LVU592
 1922 0342 66EEA76A 		vmul.f32	s13, s13, s15
 307:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 1923              		.loc 1 307 15 view .LVU593
 1924 0346 27EE277A 		vmul.f32	s14, s14, s15
 1925 034a 4FF0070E 		mov	lr, #7
 309:Src/app.c     ****     box->pKps[i].y *= LCD_BG_WIDTH;
 1926              		.loc 1 309 8 view .LVU594
 1927 034e 5A69     		ldr	r2, [r3, #20]
 304:Src/app.c     ****   box->y_center *= LCD_BG_WIDTH;
 1928              		.loc 1 304 17 view .LVU595
 1929 0350 C3ED015A 		vstr.32	s11, [r3, #4]
 305:Src/app.c     ****   box->width *= LCD_BG_WIDTH;
 1930              		.loc 1 305 3 is_stmt 1 view .LVU596
 305:Src/app.c     ****   box->width *= LCD_BG_WIDTH;
 1931              		.loc 1 305 17 is_stmt 0 view .LVU597
 1932 0354 83ED026A 		vstr.32	s12, [r3, #8]
 306:Src/app.c     ****   box->height *= LCD_BG_WIDTH;
 1933              		.loc 1 306 3 is_stmt 1 view .LVU598
 306:Src/app.c     ****   box->height *= LCD_BG_WIDTH;
 1934              		.loc 1 306 14 is_stmt 0 view .LVU599
 1935 0358 C3ED036A 		vstr.32	s13, [r3, #12]
 307:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 1936              		.loc 1 307 3 is_stmt 1 view .LVU600
 307:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 1937              		.loc 1 307 15 is_stmt 0 view .LVU601
 1938 035c 83ED047A 		vstr.32	s14, [r3, #16]
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1939              		.loc 1 308 3 is_stmt 1 view .LVU602
 1940              	.LVL157:
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1941              		.loc 1 308 17 discriminator 1 view .LVU603
 1942 0360 4EF001E0 		dls	lr, lr
 1943 0364 1346     		mov	r3, r2
 1944              	.LVL158:
 1945              	.L81:
 309:Src/app.c     ****     box->pKps[i].y *= LCD_BG_WIDTH;
 1946              		.loc 1 309 5 view .LVU604
 309:Src/app.c     ****     box->pKps[i].y *= LCD_BG_WIDTH;
 1947              		.loc 1 309 20 is_stmt 0 view .LVU605
 1948 0366 93ED005A 		vldr.32	s10, [r3]
 1949 036a 25EE275A 		vmul.f32	s10, s10, s15
 1950 036e 83ED005A 		vstr.32	s10, [r3]
 310:Src/app.c     ****   }
 1951              		.loc 1 310 5 is_stmt 1 view .LVU606
 310:Src/app.c     ****   }
 1952              		.loc 1 310 20 is_stmt 0 view .LVU607
ARM GAS  /tmp/cceA31Ia.s 			page 78


 1953 0372 93ED015A 		vldr.32	s10, [r3, #4]
 1954 0376 25EE275A 		vmul.f32	s10, s10, s15
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1955              		.loc 1 308 17 discriminator 1 view .LVU608
 1956 037a 0833     		adds	r3, r3, #8
 310:Src/app.c     ****   }
 1957              		.loc 1 310 20 view .LVU609
 1958 037c 03ED015A 		vstr.32	s10, [r3, #-4]
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1959              		.loc 1 308 49 is_stmt 1 discriminator 3 view .LVU610
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1960              		.loc 1 308 17 discriminator 1 view .LVU611
 1961 0380 0FF00FC8 		le	lr, .L81
 1962              	.LVL159:
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1963              		.loc 1 308 17 is_stmt 0 discriminator 1 view .LVU612
 1964              	.LBE433:
 1965              	.LBE432:
 832:Src/app.c     ****   }
 1966              		.loc 1 832 5 is_stmt 1 view .LVU613
 1967              	.LBB434:
 1968              	.LBI409:
 333:Src/app.c     **** {
 1969              		.loc 1 333 13 view .LVU614
 1970              	.LBB431:
 335:Src/app.c     ****   const float shift_y = -0.5;
 1971              		.loc 1 335 3 view .LVU615
 336:Src/app.c     ****   const float scale = 2.6;
 1972              		.loc 1 336 3 view .LVU616
 337:Src/app.c     **** 
 1973              		.loc 1 337 3 view .LVU617
 339:Src/app.c     ****   roi->cy = box->y_center;
 1974              		.loc 1 339 3 view .LVU618
 339:Src/app.c     ****   roi->cy = box->y_center;
 1975              		.loc 1 339 11 is_stmt 0 view .LVU619
 1976 0384 DFF818A3 		ldr	r10, .L150+32
 1977              	.LVL160:
 1978              	.LBB426:
 1979              	.LBB421:
 291:Src/app.c     **** 
 1980              		.loc 1 291 39 view .LVU620
 1981 0388 92ED050A 		vldr.32	s0, [r2, #20]
 1982              	.LBE421:
 1983              	.LBE426:
 342:Src/app.c     ****   roi->rotation = pd_compute_rotation(box);
 1984              		.loc 1 342 10 view .LVU621
 1985 038c 8AED037A 		vstr.32	s14, [r10, #12]
 1986              	.LBB427:
 1987              	.LBB422:
 291:Src/app.c     **** 
 1988              		.loc 1 291 39 view .LVU622
 1989 0390 92ED017A 		vldr.32	s14, [r2, #4]
 291:Src/app.c     **** 
 1990              		.loc 1 291 27 view .LVU623
 1991 0394 D2ED007A 		vldr.32	s15, [r2]
 291:Src/app.c     **** 
 1992              		.loc 1 291 39 view .LVU624
ARM GAS  /tmp/cceA31Ia.s 			page 79


 1993 0398 30EE470A 		vsub.f32	s0, s0, s14
 291:Src/app.c     **** 
 1994              		.loc 1 291 27 view .LVU625
 1995 039c D2ED040A 		vldr.32	s1, [r2, #16]
 1996 03a0 B1EE400A 		vneg.f32	s0, s0
 1997 03a4 70EEE70A 		vsub.f32	s1, s1, s15
 1998              	.LBE422:
 1999              	.LBE427:
 339:Src/app.c     ****   roi->cy = box->y_center;
 2000              		.loc 1 339 11 view .LVU626
 2001 03a8 CAED005A 		vstr.32	s11, [r10]
 340:Src/app.c     ****   roi->w = box->width;
 2002              		.loc 1 340 3 is_stmt 1 view .LVU627
 340:Src/app.c     ****   roi->w = box->width;
 2003              		.loc 1 340 11 is_stmt 0 view .LVU628
 2004 03ac 8AED016A 		vstr.32	s12, [r10, #4]
 341:Src/app.c     ****   roi->h = box->height;
 2005              		.loc 1 341 3 is_stmt 1 view .LVU629
 341:Src/app.c     ****   roi->h = box->height;
 2006              		.loc 1 341 10 is_stmt 0 view .LVU630
 2007 03b0 CAED026A 		vstr.32	s13, [r10, #8]
 342:Src/app.c     ****   roi->rotation = pd_compute_rotation(box);
 2008              		.loc 1 342 3 is_stmt 1 view .LVU631
 343:Src/app.c     **** 
 2009              		.loc 1 343 3 view .LVU632
 2010              	.LBB428:
 2011              	.LBI411:
 281:Src/app.c     **** {
 2012              		.loc 1 281 14 view .LVU633
 2013              	.LVL161:
 2014              	.LBB423:
 283:Src/app.c     ****   float rotation;
 2015              		.loc 1 283 3 view .LVU634
 284:Src/app.c     **** 
 2016              		.loc 1 284 3 view .LVU635
 286:Src/app.c     ****   y0 = box->pKps[0].y;
 2017              		.loc 1 286 3 view .LVU636
 287:Src/app.c     ****   x1 = box->pKps[2].x;
 2018              		.loc 1 287 3 view .LVU637
 288:Src/app.c     ****   y1 = box->pKps[2].y;
 2019              		.loc 1 288 3 view .LVU638
 289:Src/app.c     **** 
 2020              		.loc 1 289 3 view .LVU639
 291:Src/app.c     **** 
 2021              		.loc 1 291 3 view .LVU640
 291:Src/app.c     **** 
 2022              		.loc 1 291 27 is_stmt 0 view .LVU641
 2023 03b4 FFF7FEFF 		bl	atan2f
 2024              	.LVL162:
 293:Src/app.c     **** }
 2025              		.loc 1 293 3 is_stmt 1 view .LVU642
 2026              	.LBB413:
 2027              	.LBI413:
 252:Src/app.c     **** {
 2028              		.loc 1 252 14 view .LVU643
 2029              	.LBB414:
 254:Src/app.c     **** }
ARM GAS  /tmp/cceA31Ia.s 			page 80


 2030              		.loc 1 254 3 view .LVU644
 2031              	.LBE414:
 2032              	.LBE413:
 291:Src/app.c     **** 
 2033              		.loc 1 291 27 is_stmt 0 discriminator 1 view .LVU645
 2034 03b8 B7EEC07A 		vcvt.f64.f32	d7, s0
 291:Src/app.c     **** 
 2035              		.loc 1 291 25 discriminator 1 view .LVU646
 2036 03bc 38EE477B 		vsub.f64	d7, d8, d7
 291:Src/app.c     **** 
 2037              		.loc 1 291 12 discriminator 1 view .LVU647
 2038 03c0 B7EEC77B 		vcvt.f32.f64	s14, d7
 2039              	.LBB418:
 2040              	.LBB415:
 254:Src/app.c     **** }
 2041              		.loc 1 254 43 view .LVU648
 2042 03c4 9FEDAE5B 		vldr.64	d5, .L150
 254:Src/app.c     **** }
 2043              		.loc 1 254 16 view .LVU649
 2044 03c8 B7EEC77A 		vcvt.f64.f32	d7, s14
 254:Src/app.c     **** }
 2045              		.loc 1 254 54 view .LVU650
 2046 03cc 9FEDAE4B 		vldr.64	d4, .L150+8
 254:Src/app.c     **** }
 2047              		.loc 1 254 43 view .LVU651
 2048 03d0 37EE055B 		vadd.f64	d5, d7, d5
 254:Src/app.c     **** }
 2049              		.loc 1 254 54 view .LVU652
 2050 03d4 85EE046B 		vdiv.f64	d6, d5, d4
 254:Src/app.c     **** }
 2051              		.loc 1 254 29 view .LVU653
 2052 03d8 B7EEC66B 		vcvt.f32.f64	s12, d6
 2053 03dc BBFE466A 		vrintm.f32	s12, s12
 254:Src/app.c     **** }
 2054              		.loc 1 254 29 discriminator 1 view .LVU654
 2055 03e0 B7EEC66A 		vcvt.f64.f32	d6, s12
 254:Src/app.c     **** }
 2056              		.loc 1 254 16 discriminator 1 view .LVU655
 2057 03e4 A6EE447B 		vfms.f64	d7, d6, d4
 2058              	.LVL163:
 254:Src/app.c     **** }
 2059              		.loc 1 254 16 discriminator 1 view .LVU656
 2060              	.LBE415:
 2061              	.LBE418:
 2062              	.LBE423:
 2063              	.LBE428:
 345:Src/app.c     **** 
 2064              		.loc 1 345 3 view .LVU657
 2065 03e8 9FEDA91A 		vldr.32	s2, .L150+16
 2066              	.LBB429:
 2067              	.LBB424:
 2068              	.LBB419:
 2069              	.LBB416:
 254:Src/app.c     **** }
 2070              		.loc 1 254 16 discriminator 1 view .LVU658
 2071 03ec B7EEC77B 		vcvt.f32.f64	s14, d7
 2072              	.LBE416:
ARM GAS  /tmp/cceA31Ia.s 			page 81


 2073              	.LBE419:
 2074              	.LBE424:
 2075              	.LBE429:
 345:Src/app.c     **** 
 2076              		.loc 1 345 3 view .LVU659
 2077 03f0 F0EE410A 		vmov.f32	s1, s2
 2078 03f4 BEEE000A 		vmov.f32	s0, #-5.0e-1
 2079 03f8 5046     		mov	r0, r10
 2080              	.LBB430:
 2081              	.LBB425:
 2082              	.LBB420:
 2083              	.LBB417:
 254:Src/app.c     **** }
 2084              		.loc 1 254 16 discriminator 1 view .LVU660
 2085 03fa 8AED047A 		vstr.32	s14, [r10, #16]
 2086              	.LBE417:
 2087              	.LBE420:
 2088              	.LBE425:
 2089              	.LBE430:
 345:Src/app.c     **** 
 2090              		.loc 1 345 3 is_stmt 1 view .LVU661
 2091 03fe FFF7FEFF 		bl	roi_shift_and_scale.constprop.0
 2092              	.LVL164:
 345:Src/app.c     **** 
 2093              		.loc 1 345 3 is_stmt 0 view .LVU662
 2094              	.LBE431:
 2095              	.LBE434:
 830:Src/app.c     ****     cvt_pd_coord_to_screen_coord(&info->pd_out.pOutData[i]);
 2096              		.loc 1 830 29 is_stmt 1 discriminator 3 view .LVU663
 830:Src/app.c     ****     cvt_pd_coord_to_screen_coord(&info->pd_out.pOutData[i]);
 2097              		.loc 1 830 17 discriminator 1 view .LVU664
 2098              	.L80:
 836:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->boxes_out, info->boxes_out_len));
 2099              		.loc 1 836 3 view .LVU665
 836:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->boxes_out, info->boxes_out_len));
 2100              		.loc 1 836 3 view .LVU666
 836:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->boxes_out, info->boxes_out_len));
 2101              		.loc 1 836 3 discriminator 1 view .LVU667
 2102 0402 499A     		ldr	r2, [sp, #292]
 2103              	.LVL165:
 2104              	.LBB435:
 2105              	.LBI435:
 2106              		.file 3 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /******************************************************************************
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @file     cachel1_armv7.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @brief    CMSIS Level 1 Cache API for Armv7-M and later
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @version  V1.0.3
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @date     17. March 2023
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Copyright (c) 2020-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * You may obtain a copy of the License at
ARM GAS  /tmp/cceA31Ia.s 			page 82


  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #if   defined ( __ICCARM__ )
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #elif defined (__clang__)
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #pragma clang system_header    /* treat file as system include file */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef ARM_CACHEL1_ARMV7_H
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define ARM_CACHEL1_ARMV7_H
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \ingroup  CMSIS_Core_FunctionInterface
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief    Functions that configure Instruction and Data cache.
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   @{
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /* Cache Size ID Register Macros */
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef __SCB_DCACHE_LINE_SIZE
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef __SCB_ICACHE_LINE_SIZE
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Enable I-Cache
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns on I-Cache
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_EnableICache (void)
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
ARM GAS  /tmp/cceA31Ia.s 			page 83


  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Disable I-Cache
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns off I-Cache
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_DisableICache (void)
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Invalidate I-Cache
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates I-Cache
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache (void)
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   I-Cache Invalidate by address
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates I-Cache for the given address.
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            I-Cache memory blocks which are part of given address + given size are invalidated.
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   isize   size of memory block (in number of bytes)
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (volatile void *addr, int32_t isize)
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( isize > 0 ) {
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bi
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_ICACHE_LINE_SIZE;
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_ICACHE_LINE_SIZE;
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
ARM GAS  /tmp/cceA31Ia.s 			page 84


 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Enable D-Cache
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns on D-Cache
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_EnableDCache (void)
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* invalidate D-Cache */
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Disable D-Cache
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns off D-Cache
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_DisableDCache (void)
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     struct {
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
ARM GAS  /tmp/cceA31Ia.s 			page 85


 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } locals
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if ((defined(__GNUC__) || defined(__clang__)) && !defined(__OPTIMIZE__))
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        __ALIGNED(__SCB_DCACHE_LINE_SIZE)
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ;
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if !defined(__OPTIMIZE__)
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       /*
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * For the endless loop issue with no optimization builds.
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * More details, see https://github.com/ARM-software/CMSIS_5/issues/620
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        *
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * The issue only happens when local variables are in stack. If
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * local variables are saved in general purpose register, then the function
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * is OK.
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        *
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * When local variables are in stack, after disabling the cache, flush the
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * local variables cache line for data consistency.
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        */
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       /* Clean and invalidate the local variable cache. */
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if defined(__ICCARM__)
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     /* As we can't align the stack to the cache line size, invalidate each of the variables */
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.sets;
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ways;
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ccsidr;
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals;
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     locals.ccsidr = SCB->CCSIDR;
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     locals.sets = (uint32_t)(CCSIDR_SETS(locals.ccsidr));
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (locals.ways-- != 0U);
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
ARM GAS  /tmp/cceA31Ia.s 			page 86


 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Invalidate D-Cache
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates D-Cache
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache (void)
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* invalidate D-Cache */
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Clean D-Cache
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans D-Cache
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache (void)
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean D-Cache */
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
ARM GAS  /tmp/cceA31Ia.s 			page 87


 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Clean & Invalidate D-Cache
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans and Invalidates D-Cache
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Invalidate by address
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates D-Cache for the given address.
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are invalidated.
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
ARM GAS  /tmp/cceA31Ia.s 			page 88


 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
 2107              		.loc 3 358 27 view .LVU668
 2108              	.LBB436:
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 2109              		.loc 3 361 5 view .LVU669
 2110              		.loc 3 361 8 is_stmt 0 view .LVU670
 2111 0404 002A     		cmp	r2, #0
 2112 0406 1DDD     		ble	.L82
 2113              	.LBB437:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2114              		.loc 3 362 8 is_stmt 1 view .LVU671
 2115              		.loc 3 362 36 is_stmt 0 view .LVU672
 2116 0408 489B     		ldr	r3, [sp, #288]
 2117              		.loc 3 362 52 view .LVU673
 2118 040a 03F01F00 		and	r0, r3, #31
 2119              		.loc 3 362 32 view .LVU674
 2120 040e 1044     		add	r0, r0, r2
 2121              	.LVL166:
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2122              		.loc 3 363 7 is_stmt 1 view .LVU675
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 2123              		.loc 3 365 7 view .LVU676
 2124              	.LBB438:
 2125              	.LBI438:
 2126              		.file 4 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
ARM GAS  /tmp/cceA31Ia.s 			page 89


  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cceA31Ia.s 			page 90


  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
ARM GAS  /tmp/cceA31Ia.s 			page 91


 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
ARM GAS  /tmp/cceA31Ia.s 			page 92


 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
ARM GAS  /tmp/cceA31Ia.s 			page 93


 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 2127              		.loc 4 269 27 view .LVU677
 2128              	.LBB439:
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 2129              		.loc 4 271 3 view .LVU678
 2130              		.syntax unified
 2131              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2132 0410 BFF34F8F 		dsb 0xF
 2133              	@ 0 "" 2
 2134              		.thumb
 2135              		.syntax unified
 2136              	.LBE439:
 2137              	.LBE438:
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2138              		.loc 3 371 25 is_stmt 0 discriminator 1 view .LVU679
 2139 0414 DA43     		mvns	r2, r3
 2140              	.LVL167:
 2141              		.loc 3 371 25 discriminator 1 view .LVU680
 2142 0416 03EB000C 		add	ip, r3, r0
 2143 041a 6244     		add	r2, r2, ip
 2144 041c 2038     		subs	r0, r0, #32
 2145              	.LVL168:
 2146              		.loc 3 371 25 discriminator 1 view .LVU681
 2147 041e 5209     		lsrs	r2, r2, #5
 2148 0420 2030     		adds	r0, r0, #32
 2149              	.LVL169:
 2150              		.loc 3 371 25 discriminator 1 view .LVU682
 2151 0422 02F1010E 		add	lr, r2, #1
 2152 0426 D8BF     		it	le
 2153 0428 4FF0010E 		movle	lr, #1
 2154 042c 4EF001E0 		dls	lr, lr
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2155              		.loc 3 368 22 view .LVU683
 2156 0430 9849     		ldr	r1, .L150+20
 2157              	.LVL170:
 2158              	.L83:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 2159              		.loc 3 367 7 is_stmt 1 view .LVU684
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
ARM GAS  /tmp/cceA31Ia.s 			page 94


 2160              		.loc 3 368 9 view .LVU685
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2161              		.loc 3 368 22 is_stmt 0 view .LVU686
 2162 0432 C1F85C32 		str	r3, [r1, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2163              		.loc 3 369 9 is_stmt 1 view .LVU687
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2164              		.loc 3 369 17 is_stmt 0 view .LVU688
 2165 0436 2033     		adds	r3, r3, #32
 2166              	.LVL171:
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2167              		.loc 3 370 9 is_stmt 1 view .LVU689
 2168              		.loc 3 371 25 discriminator 1 view .LVU690
 2169 0438 0FF005C8 		le	lr, .L83
 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 2170              		.loc 3 373 7 view .LVU691
 2171              	.LBB440:
 2172              	.LBI440:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2173              		.loc 4 269 27 view .LVU692
 2174              	.LBB441:
 2175              		.loc 4 271 3 view .LVU693
 2176              		.syntax unified
 2177              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2178 043c BFF34F8F 		dsb 0xF
 2179              	@ 0 "" 2
 2180              		.thumb
 2181              		.syntax unified
 2182              	.LBE441:
 2183              	.LBE440:
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 2184              		.loc 3 374 7 view .LVU694
 2185              	.LBB442:
 2186              	.LBI442:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2187              		.loc 4 258 27 view .LVU695
 2188              	.LBB443:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2189              		.loc 4 260 3 view .LVU696
 2190              		.syntax unified
 2191              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2192 0440 BFF36F8F 		isb 0xF
 2193              	@ 0 "" 2
 2194              	.LVL172:
 2195              		.thumb
 2196              		.syntax unified
 2197              	.L82:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2198              		.loc 4 260 3 is_stmt 0 view .LVU697
 2199              	.LBE443:
 2200              	.LBE442:
 2201              	.LBE437:
 2202              	.LBE436:
 2203              	.LBE435:
 836:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->boxes_out, info->boxes_out_len));
 2204              		.loc 1 836 3 is_stmt 1 discriminator 3 view .LVU698
ARM GAS  /tmp/cceA31Ia.s 			page 95


 837:Src/app.c     **** 
 2205              		.loc 1 837 3 view .LVU699
 837:Src/app.c     **** 
 2206              		.loc 1 837 3 view .LVU700
 837:Src/app.c     **** 
 2207              		.loc 1 837 3 discriminator 1 view .LVU701
 2208 0444 4B9A     		ldr	r2, [sp, #300]
 2209              	.LVL173:
 2210              	.LBB444:
 2211              	.LBI444:
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 2212              		.loc 3 358 27 view .LVU702
 2213              	.LBB445:
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2214              		.loc 3 361 5 view .LVU703
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2215              		.loc 3 361 8 is_stmt 0 view .LVU704
 2216 0446 002A     		cmp	r2, #0
 2217 0448 1DDD     		ble	.L84
 2218              	.LBB446:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2219              		.loc 3 362 8 is_stmt 1 view .LVU705
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2220              		.loc 3 362 36 is_stmt 0 view .LVU706
 2221 044a 4A9B     		ldr	r3, [sp, #296]
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2222              		.loc 3 362 52 view .LVU707
 2223 044c 03F01F00 		and	r0, r3, #31
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2224              		.loc 3 362 32 view .LVU708
 2225 0450 1044     		add	r0, r0, r2
 2226              	.LVL174:
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2227              		.loc 3 363 7 is_stmt 1 view .LVU709
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2228              		.loc 3 365 7 view .LVU710
 2229              	.LBB447:
 2230              	.LBI447:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2231              		.loc 4 269 27 view .LVU711
 2232              	.LBB448:
 2233              		.loc 4 271 3 view .LVU712
 2234              		.syntax unified
 2235              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2236 0452 BFF34F8F 		dsb 0xF
 2237              	@ 0 "" 2
 2238              		.thumb
 2239              		.syntax unified
 2240              	.LBE448:
 2241              	.LBE447:
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2242              		.loc 3 371 25 is_stmt 0 discriminator 1 view .LVU713
 2243 0456 DA43     		mvns	r2, r3
 2244              	.LVL175:
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2245              		.loc 3 371 25 discriminator 1 view .LVU714
 2246 0458 03EB000C 		add	ip, r3, r0
ARM GAS  /tmp/cceA31Ia.s 			page 96


 2247 045c 6244     		add	r2, r2, ip
 2248 045e 2038     		subs	r0, r0, #32
 2249              	.LVL176:
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2250              		.loc 3 371 25 discriminator 1 view .LVU715
 2251 0460 5209     		lsrs	r2, r2, #5
 2252 0462 2030     		adds	r0, r0, #32
 2253              	.LVL177:
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2254              		.loc 3 371 25 discriminator 1 view .LVU716
 2255 0464 02F1010E 		add	lr, r2, #1
 2256 0468 D8BF     		it	le
 2257 046a 4FF0010E 		movle	lr, #1
 2258 046e 4EF001E0 		dls	lr, lr
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2259              		.loc 3 368 22 view .LVU717
 2260 0472 8849     		ldr	r1, .L150+20
 2261              	.LVL178:
 2262              	.L85:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 2263              		.loc 3 367 7 is_stmt 1 view .LVU718
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2264              		.loc 3 368 9 view .LVU719
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2265              		.loc 3 368 22 is_stmt 0 view .LVU720
 2266 0474 C1F85C32 		str	r3, [r1, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2267              		.loc 3 369 9 is_stmt 1 view .LVU721
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2268              		.loc 3 369 17 is_stmt 0 view .LVU722
 2269 0478 2033     		adds	r3, r3, #32
 2270              	.LVL179:
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2271              		.loc 3 370 9 is_stmt 1 view .LVU723
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2272              		.loc 3 371 25 discriminator 1 view .LVU724
 2273 047a 0FF005C8 		le	lr, .L85
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 2274              		.loc 3 373 7 view .LVU725
 2275              	.LBB449:
 2276              	.LBI449:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2277              		.loc 4 269 27 view .LVU726
 2278              	.LBB450:
 2279              		.loc 4 271 3 view .LVU727
 2280              		.syntax unified
 2281              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2282 047e BFF34F8F 		dsb 0xF
 2283              	@ 0 "" 2
 2284              		.thumb
 2285              		.syntax unified
 2286              	.LBE450:
 2287              	.LBE449:
 2288              		.loc 3 374 7 view .LVU728
 2289              	.LBB451:
 2290              	.LBI451:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cceA31Ia.s 			page 97


 2291              		.loc 4 258 27 view .LVU729
 2292              	.LBB452:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2293              		.loc 4 260 3 view .LVU730
 2294              		.syntax unified
 2295              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2296 0482 BFF36F8F 		isb 0xF
 2297              	@ 0 "" 2
 2298              	.LVL180:
 2299              		.thumb
 2300              		.syntax unified
 2301              	.L84:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2302              		.loc 4 260 3 is_stmt 0 view .LVU731
 2303              	.LBE452:
 2304              	.LBE451:
 2305              	.LBE446:
 2306              	.LBE445:
 2307              	.LBE444:
 837:Src/app.c     **** 
 2308              		.loc 1 837 3 is_stmt 1 discriminator 3 view .LVU732
 839:Src/app.c     **** 
 2309              		.loc 1 839 3 view .LVU733
 839:Src/app.c     **** 
 2310              		.loc 1 839 19 is_stmt 0 view .LVU734
 2311 0486 FFF7FEFF 		bl	HAL_GetTick
 2312              	.LVL181:
 2313              	.LBE453:
 2314              	.LBE461:
1168:Src/app.c     ****     } else {
 2315              		.loc 1 1168 49 view .LVU735
 2316 048a 549B     		ldr	r3, [sp, #336]
 2317              	.LBB462:
 2318              	.LBB454:
 839:Src/app.c     **** 
 2319              		.loc 1 839 33 discriminator 1 view .LVU736
 2320 048c 401B     		subs	r0, r0, r5
 2321              	.LVL182:
 841:Src/app.c     **** }
 2322              		.loc 1 841 3 is_stmt 1 view .LVU737
 841:Src/app.c     **** }
 2323              		.loc 1 841 3 is_stmt 0 view .LVU738
 2324              	.LBE454:
 2325              	.LBE462:
1168:Src/app.c     ****     } else {
 2326              		.loc 1 1168 7 is_stmt 1 view .LVU739
1168:Src/app.c     ****     } else {
 2327              		.loc 1 1168 21 is_stmt 0 view .LVU740
 2328 048e 1B68     		ldr	r3, [r3]	@ float
 2329 0490 2093     		str	r3, [sp, #128]	@ float
 2330              	.LVL183:
 2331              	.L86:
1174:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
 2332              		.loc 1 1174 5 is_stmt 1 view .LVU741
1174:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
 2333              		.loc 1 1174 60 is_stmt 0 view .LVU742
 2334 0492 07EE900A 		vmov	s15, r0	@ int
ARM GAS  /tmp/cceA31Ia.s 			page 98


 2335 0496 B1EE0CBA 		vmov.f32	s22, #7.0e+0
 2336 049a F8EE677A 		vcvt.f32.u32	s15, s15
 2337              	.LBB463:
 2338              	.LBB464:
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2339              		.loc 1 473 9 view .LVU743
 2340 049e 0023     		movs	r3, #0
 2341              	.LBE464:
 2342              	.LBE463:
1174:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
 2343              		.loc 1 1174 60 view .LVU744
 2344 04a0 EAEE0B7A 		vfma.f32	s15, s20, s22
1174:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
 2345              		.loc 1 1174 20 view .LVU745
 2346 04a4 F4EE00AA 		vmov.f32	s21, #1.25e-1
 2347              	.LBB467:
 2348              	.LBB465:
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2349              		.loc 1 473 9 view .LVU746
 2350 04a8 1A46     		mov	r2, r3
 2351 04aa 1946     		mov	r1, r3
 2352 04ac 3868     		ldr	r0, [r7]
 2353              	.LVL184:
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2354              		.loc 1 473 9 view .LVU747
 2355              	.LBE465:
 2356              	.LBE467:
1174:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
 2357              		.loc 1 1174 20 view .LVU748
 2358 04ae 27EEAAAA 		vmul.f32	s20, s15, s21
 2359              	.LVL185:
1175:Src/app.c     **** 
 2360              		.loc 1 1175 5 is_stmt 1 view .LVU749
 2361              	.LBB468:
 2362              	.LBI463:
 469:Src/app.c     **** {
 2363              		.loc 1 469 13 view .LVU750
 2364              	.LBB466:
 471:Src/app.c     **** 
 2365              		.loc 1 471 3 view .LVU751
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2366              		.loc 1 473 3 view .LVU752
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2367              		.loc 1 473 9 is_stmt 0 view .LVU753
 2368 04b2 FFF7FEFF 		bl	xQueueGenericSend
 2369              	.LVL186:
 474:Src/app.c     **** }
 2370              		.loc 1 474 3 view .LVU754
 2371 04b6 0128     		cmp	r0, #1
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2372              		.loc 1 473 9 view .LVU755
 2373 04b8 0546     		mov	r5, r0
 2374              	.LVL187:
 474:Src/app.c     **** }
 2375              		.loc 1 474 3 is_stmt 1 view .LVU756
 2376 04ba 13D0     		beq	.L87
 474:Src/app.c     **** }
ARM GAS  /tmp/cceA31Ia.s 			page 99


 2377              		.loc 1 474 3 is_stmt 0 discriminator 1 view .LVU757
 2378 04bc 4FF4ED71 		mov	r1, #474
 2379 04c0 754B     		ldr	r3, .L150+24
 2380 04c2 764A     		ldr	r2, .L150+28
 2381 04c4 BAE5     		b	.L147
 2382              	.LVL188:
 2383              	.L77:
 474:Src/app.c     **** }
 2384              		.loc 1 474 3 discriminator 1 view .LVU758
 2385              	.LBE466:
 2386              	.LBE468:
1170:Src/app.c     ****       copy_pd_box(&pd_info.pd_out.pOutData[0], &box_next);
 2387              		.loc 1 1170 7 is_stmt 1 view .LVU759
1170:Src/app.c     ****       copy_pd_box(&pd_info.pd_out.pOutData[0], &box_next);
 2388              		.loc 1 1170 15 is_stmt 0 view .LVU760
 2389 04c6 764D     		ldr	r5, .L150+32
 2390              	.LVL189:
1170:Src/app.c     ****       copy_pd_box(&pd_info.pd_out.pOutData[0], &box_next);
 2391              		.loc 1 1170 15 view .LVU761
 2392 04c8 0DF1580C 		add	ip, sp, #88
 2393 04cc BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 2394 04d0 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 2395 04d2 DCF80030 		ldr	r3, [ip]
1171:Src/app.c     ****       pd_ms = 0;
 2396              		.loc 1 1171 7 view .LVU762
 2397 04d6 5498     		ldr	r0, [sp, #336]
 2398 04d8 20A9     		add	r1, sp, #128
1170:Src/app.c     ****       copy_pd_box(&pd_info.pd_out.pOutData[0], &box_next);
 2399              		.loc 1 1170 15 view .LVU763
 2400 04da 2B60     		str	r3, [r5]
1171:Src/app.c     ****       pd_ms = 0;
 2401              		.loc 1 1171 7 is_stmt 1 view .LVU764
 2402 04dc FFF7FEFF 		bl	copy_pd_box
 2403              	.LVL190:
1172:Src/app.c     ****     }
 2404              		.loc 1 1172 7 view .LVU765
1172:Src/app.c     ****     }
 2405              		.loc 1 1172 13 is_stmt 0 view .LVU766
 2406 04e0 0020     		movs	r0, #0
 2407 04e2 D6E7     		b	.L86
 2408              	.LVL191:
 2409              	.L87:
1178:Src/app.c     ****       hl_ms = HAL_GetTick();
 2410              		.loc 1 1178 5 is_stmt 1 view .LVU767
1186:Src/app.c     ****     }
 2411              		.loc 1 1186 13 is_stmt 0 view .LVU768
 2412 04e4 2046     		mov	r0, r4
1178:Src/app.c     ****       hl_ms = HAL_GetTick();
 2413              		.loc 1 1178 8 view .LVU769
 2414 04e6 002C     		cmp	r4, #0
 2415 04e8 00F02782 		beq	.L88
 2416              	.LVL192:
1179:Src/app.c     ****       is_tracking = hand_landmark_run(lcd_bg_buffer[idx_for_resize], &hl_info, &rois[0], ld_landmar
 2417              		.loc 1 1179 7 is_stmt 1 view .LVU770
1179:Src/app.c     ****       is_tracking = hand_landmark_run(lcd_bg_buffer[idx_for_resize], &hl_info, &rois[0], ld_landmar
 2418              		.loc 1 1179 15 is_stmt 0 view .LVU771
 2419 04ec FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/cceA31Ia.s 			page 100


 2420              	.LVL193:
1180:Src/app.c     ****       CACHE_OP(SCB_InvalidateDCache_by_Addr(lcd_bg_buffer[idx_for_resize], sizeof(lcd_bg_buffer[idx
 2421              		.loc 1 1180 52 view .LVU772
 2422 04f0 6C49     		ldr	r1, .L150+36
 2423 04f2 6D4A     		ldr	r2, .L150+40
 2424 04f4 09F00303 		and	r3, r9, #3
 2425 04f8 01FB0323 		mla	r3, r1, r3, r2
 2426              	.LBB469:
 2427              	.LBB470:
 2428              	.LBB471:
 2429              	.LBB472:
 944:Src/app.c     ****     {           0,             0, 1},
 2430              		.loc 1 944 12 view .LVU773
 2431 04fc DFF8CCC1 		ldr	ip, .L150+76
 2432 0500 56AC     		add	r4, sp, #344
 2433              	.LVL194:
 944:Src/app.c     ****     {           0,             0, 1},
 2434              		.loc 1 944 12 view .LVU774
 2435              	.LBE472:
 2436              	.LBE471:
 2437              	.LBE470:
 2438              	.LBE469:
1179:Src/app.c     ****       is_tracking = hand_landmark_run(lcd_bg_buffer[idx_for_resize], &hl_info, &rois[0], ld_landmar
 2439              		.loc 1 1179 15 view .LVU775
 2440 0502 0590     		str	r0, [sp, #20]
 2441              	.LVL195:
1180:Src/app.c     ****       CACHE_OP(SCB_InvalidateDCache_by_Addr(lcd_bg_buffer[idx_for_resize], sizeof(lcd_bg_buffer[idx
 2442              		.loc 1 1180 7 is_stmt 1 view .LVU776
1180:Src/app.c     ****       CACHE_OP(SCB_InvalidateDCache_by_Addr(lcd_bg_buffer[idx_for_resize], sizeof(lcd_bg_buffer[idx
 2443              		.loc 1 1180 52 is_stmt 0 view .LVU777
 2444 0504 0393     		str	r3, [sp, #12]
 2445              	.LVL196:
 2446              	.LBB515:
 2447              	.LBI469:
 989:Src/app.c     ****                              ld_point_t ld_landmarks[LD_LANDMARK_NB])
 2448              		.loc 1 989 12 is_stmt 1 view .LVU778
 2449              	.LBB514:
 992:Src/app.c     ****   int is_valid;
 2450              		.loc 1 992 3 view .LVU779
 993:Src/app.c     **** 
 2451              		.loc 1 993 3 view .LVU780
 995:Src/app.c     ****   CACHE_OP(SCB_CleanInvalidateDCache_by_Addr(info->nn_in, info->nn_in_len));
 2452              		.loc 1 995 3 view .LVU781
 2453              	.LBB486:
 2454              	.LBI471:
 942:Src/app.c     **** {
 2455              		.loc 1 942 12 view .LVU782
 2456              	.LBB485:
 944:Src/app.c     ****     {           0,             0, 1},
 2457              		.loc 1 944 3 view .LVU783
 944:Src/app.c     ****     {           0,             0, 1},
 2458              		.loc 1 944 12 is_stmt 0 view .LVU784
 2459 0506 BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 2460              	.LVL197:
 944:Src/app.c     ****     {           0,             0, 1},
 2461              		.loc 1 944 12 view .LVU785
 2462 050a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
ARM GAS  /tmp/cceA31Ia.s 			page 101


 2463 050c BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 2464 0510 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 2465 0512 9CE80F00 		ldm	ip, {r0, r1, r2, r3}
 2466 0516 84E80F00 		stm	r4, {r0, r1, r2, r3}
 950:Src/app.c     ****   nema_matrix3x3_t t;
 2467              		.loc 1 950 3 is_stmt 1 view .LVU786
 950:Src/app.c     ****   nema_matrix3x3_t t;
 2468              		.loc 1 950 25 is_stmt 0 view .LVU787
 2469 051a 0023     		movs	r3, #0
 956:Src/app.c     ****   assert(ret == HAL_OK);
 2470              		.loc 1 956 9 view .LVU788
 2471 051c 6348     		ldr	r0, .L150+44
 2472 051e 26A9     		add	r1, sp, #152
 950:Src/app.c     ****   nema_matrix3x3_t t;
 2473              		.loc 1 950 25 view .LVU789
 2474 0520 CDE92733 		strd	r3, r3, [sp, #156]
 2475 0524 2993     		str	r3, [sp, #164]
 951:Src/app.c     ****   int ret;
 2476              		.loc 1 951 3 is_stmt 1 view .LVU790
 952:Src/app.c     ****   int i;
 2477              		.loc 1 952 3 view .LVU791
 953:Src/app.c     **** 
 2478              		.loc 1 953 3 view .LVU792
 955:Src/app.c     ****   ret = HAL_GFXMMU_ModifyBuffers(&hgfxmmu, &buffers);
 2479              		.loc 1 955 3 view .LVU793
 955:Src/app.c     ****   ret = HAL_GFXMMU_ModifyBuffers(&hgfxmmu, &buffers);
 2480              		.loc 1 955 23 is_stmt 0 view .LVU794
 2481 0526 2696     		str	r6, [sp, #152]
 956:Src/app.c     ****   assert(ret == HAL_OK);
 2482              		.loc 1 956 3 is_stmt 1 view .LVU795
 956:Src/app.c     ****   assert(ret == HAL_OK);
 2483              		.loc 1 956 9 is_stmt 0 view .LVU796
 2484 0528 FFF7FEFF 		bl	HAL_GFXMMU_ModifyBuffers
 2485              	.LVL198:
 957:Src/app.c     **** 
 2486              		.loc 1 957 3 is_stmt 1 view .LVU797
 2487 052c 0446     		mov	r4, r0
 2488 052e 20B1     		cbz	r0, .L89
 957:Src/app.c     **** 
 2489              		.loc 1 957 3 is_stmt 0 discriminator 1 view .LVU798
 2490 0530 40F2BD31 		movw	r1, #957
 2491 0534 5E4B     		ldr	r3, .L150+48
 2492 0536 5F4A     		ldr	r2, .L150+52
 2493 0538 80E5     		b	.L147
 2494              	.L89:
 960:Src/app.c     ****   nema_set_clip(0, 0, LD_WIDTH, LD_HEIGHT);
 2495              		.loc 1 960 3 is_stmt 1 view .LVU799
 2496 053a 4FF0FF39 		mov	r9, #-1
 2497              	.LVL199:
 960:Src/app.c     ****   nema_set_clip(0, 0, LD_WIDTH, LD_HEIGHT);
 2498              		.loc 1 960 3 is_stmt 0 view .LVU800
 2499 053e E022     		movs	r2, #224
 2500 0540 2B46     		mov	r3, r5
 2501 0542 1146     		mov	r1, r2
 2502 0544 4FF05450 		mov	r0, #889192448
 2503              	.LVL200:
 960:Src/app.c     ****   nema_set_clip(0, 0, LD_WIDTH, LD_HEIGHT);
ARM GAS  /tmp/cceA31Ia.s 			page 102


 2504              		.loc 1 960 3 view .LVU801
 2505 0548 CDF80090 		str	r9, [sp]
 2506 054c FFF7FEFF 		bl	nema_bind_dst_tex
 2507              	.LVL201:
 961:Src/app.c     ****   nema_clear(0);
 2508              		.loc 1 961 3 is_stmt 1 view .LVU802
 2509 0550 E023     		movs	r3, #224
 2510 0552 2146     		mov	r1, r4
 2511 0554 1A46     		mov	r2, r3
 2512 0556 2046     		mov	r0, r4
 2513 0558 FFF7FEFF 		bl	nema_set_clip
 2514              	.LVL202:
 962:Src/app.c     ****   /* bind source texture */
 2515              		.loc 1 962 3 view .LVU803
 2516 055c 2046     		mov	r0, r4
 2517 055e FFF7FEFF 		bl	nema_clear
 2518              	.LVL203:
 964:Src/app.c     ****   nema_enable_tiling(1);
 2519              		.loc 1 964 3 view .LVU804
 2520 0562 DDF80CA0 		ldr	r10, [sp, #12]
 2521 0566 2B46     		mov	r3, r5
 2522 0568 4FF4F072 		mov	r2, #480
 2523 056c 4FF44871 		mov	r1, #800
 2524 0570 5046     		mov	r0, r10
 2525 0572 CDE90095 		strd	r9, r5, [sp]
 2526 0576 FFF7FEFF 		bl	nema_bind_src_tex
 2527              	.LVL204:
 965:Src/app.c     ****   nema_set_blend_blit(NEMA_BL_SRC);
 2528              		.loc 1 965 3 view .LVU805
 2529 057a 2846     		mov	r0, r5
 2530 057c FFF7FEFF 		bl	nema_enable_tiling
 2531              	.LVL205:
 966:Src/app.c     **** 
 2532              		.loc 1 966 3 view .LVU806
 2533              	.LBB473:
 2534              	.LBI473:
 2535              		.file 5 "Lib/NemaGFX/include/nema_blender.h"
   1:Lib/NemaGFX/include/nema_blender.h **** /* TSI 2023.xmo */
   2:Lib/NemaGFX/include/nema_blender.h **** /*******************************************************************************
   3:Lib/NemaGFX/include/nema_blender.h ****  * Copyright (c) 2023 Think Silicon Single Member PC
   4:Lib/NemaGFX/include/nema_blender.h ****  *
   5:Lib/NemaGFX/include/nema_blender.h ****  * Permission is hereby granted, free of charge, to any person obtaining a copy
   6:Lib/NemaGFX/include/nema_blender.h ****  * of this header file and/or associated documentation files to use, copy,
   7:Lib/NemaGFX/include/nema_blender.h ****  * modify, merge, publish, distribute, sublicense, and/or sell copies of the
   8:Lib/NemaGFX/include/nema_blender.h ****  * Materials, and to permit persons to whom the Materials are furnished to do
   9:Lib/NemaGFX/include/nema_blender.h ****  * so, subject to the following conditions:
  10:Lib/NemaGFX/include/nema_blender.h ****  *
  11:Lib/NemaGFX/include/nema_blender.h ****  * The above copyright notice and this permission notice shall be included in
  12:Lib/NemaGFX/include/nema_blender.h ****  * all copies or substantial portions of the Materials.
  13:Lib/NemaGFX/include/nema_blender.h ****  *
  14:Lib/NemaGFX/include/nema_blender.h ****  * MODIFICATIONS TO THIS FILE MAY MEAN IT NO LONGER ACCURATELY REFLECTS
  15:Lib/NemaGFX/include/nema_blender.h ****  * NEMAGFX API. THE UNMODIFIED, NORMATIVE VERSIONS OF THINK-SILICON NEMAGFX
  16:Lib/NemaGFX/include/nema_blender.h ****  * SPECIFICATIONS AND HEADER INFORMATION ARE LOCATED AT:
  17:Lib/NemaGFX/include/nema_blender.h ****  *   https://think-silicon.com/products/software/nemagfx-api
  18:Lib/NemaGFX/include/nema_blender.h ****  *
  19:Lib/NemaGFX/include/nema_blender.h ****  *  The software is provided 'as is', without warranty of any kind, express or
  20:Lib/NemaGFX/include/nema_blender.h ****  *  implied, including but not limited to the warranties of merchantability,
ARM GAS  /tmp/cceA31Ia.s 			page 103


  21:Lib/NemaGFX/include/nema_blender.h ****  *  fitness for a particular purpose and noninfringement. In no event shall
  22:Lib/NemaGFX/include/nema_blender.h ****  *  Think Silicon Single Member PC be liable for any claim, damages or other
  23:Lib/NemaGFX/include/nema_blender.h ****  *  liability, whether in an action of contract, tort or otherwise, arising
  24:Lib/NemaGFX/include/nema_blender.h ****  *  from, out of or in connection with the software or the use or other dealings
  25:Lib/NemaGFX/include/nema_blender.h ****  *  in the software.
  26:Lib/NemaGFX/include/nema_blender.h ****  ******************************************************************************/
  27:Lib/NemaGFX/include/nema_blender.h **** 
  28:Lib/NemaGFX/include/nema_blender.h **** 
  29:Lib/NemaGFX/include/nema_blender.h **** #ifndef NEMA_BLENDER_H__
  30:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLENDER_H__
  31:Lib/NemaGFX/include/nema_blender.h **** 
  32:Lib/NemaGFX/include/nema_blender.h **** #include "nema_sys_defs.h"
  33:Lib/NemaGFX/include/nema_blender.h **** #include "nema_graphics.h"
  34:Lib/NemaGFX/include/nema_blender.h **** 
  35:Lib/NemaGFX/include/nema_blender.h **** #ifdef __cplusplus
  36:Lib/NemaGFX/include/nema_blender.h **** extern "C" {
  37:Lib/NemaGFX/include/nema_blender.h **** #endif
  38:Lib/NemaGFX/include/nema_blender.h **** 
  39:Lib/NemaGFX/include/nema_blender.h **** // Blending Factor Selector
  40:Lib/NemaGFX/include/nema_blender.h **** //-------------------------------------------------------------------------------------------------
  41:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_ZERO         (0x0U) /**< 0 */
  42:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_ONE          (0x1U) /**< 1 */
  43:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_SRCCOLOR     (0x2U) /**< Sc */
  44:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_INVSRCCOLOR  (0x3U) /**< (1-Sc) */
  45:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_SRCALPHA     (0x4U) /**< Sa */
  46:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_INVSRCALPHA  (0x5U) /**< (1-Sa) */
  47:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_DESTALPHA    (0x6U) /**< Da */
  48:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_INVDESTALPHA (0x7U) /**< (1-Da) */
  49:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_DESTCOLOR    (0x8U) /**< Dc */
  50:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_INVDESTCOLOR (0x9U) /**< (1-Dc) */
  51:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_CONSTCOLOR   (0xaU) /**< Cc */
  52:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_CONSTALPHA   (0xbU) /**< Ca */
  53:Lib/NemaGFX/include/nema_blender.h **** 
  54:Lib/NemaGFX/include/nema_blender.h ****     /*                  source factor         destination factor */
  55:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SIMPLE     (  (uint32_t)NEMA_BF_SRCALPHA      |   ((uint32_t)NEMA_BF_INVSRCALPHA  <
  56:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_CLEAR      (  (uint32_t)NEMA_BF_ZERO        /*|   ((uint32_t)NEMA_BF_ZERO         <
  57:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SRC        (  (uint32_t)NEMA_BF_ONE         /*|   ((uint32_t)NEMA_BF_ZERO         <
  58:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SRC_OVER   (  (uint32_t)NEMA_BF_ONE           |   ((uint32_t)NEMA_BF_INVSRCALPHA  <
  59:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_DST_OVER   (  (uint32_t)NEMA_BF_INVDESTALPHA  |   ((uint32_t)NEMA_BF_ONE          <
  60:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SRC_IN     (  (uint32_t)NEMA_BF_DESTALPHA   /*|   ((uint32_t)NEMA_BF_ZERO         <
  61:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_DST_IN     (/*(uint32_t)NEMA_BF_ZERO          |*/ ((uint32_t)NEMA_BF_SRCALPHA     <
  62:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SRC_OUT    (  (uint32_t)NEMA_BF_INVDESTALPHA/*|   ((uint32_t)NEMA_BF_ZERO         <
  63:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_DST_OUT    (/*(uint32_t)NEMA_BF_ZERO          |*/ ((uint32_t)NEMA_BF_INVSRCALPHA  <
  64:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SRC_ATOP   (  (uint32_t)NEMA_BF_DESTALPHA     |   ((uint32_t)NEMA_BF_INVSRCALPHA  <
  65:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_DST_ATOP   (  (uint32_t)NEMA_BF_INVDESTALPHA  |   ((uint32_t)NEMA_BF_SRCALPHA     <
  66:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_ADD        (  (uint32_t)NEMA_BF_ONE           |   ((uint32_t)NEMA_BF_ONE          <
  67:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_XOR        (  (uint32_t)NEMA_BF_INVDESTALPHA  |   ((uint32_t)NEMA_BF_INVSRCALPHA  <
  68:Lib/NemaGFX/include/nema_blender.h **** 
  69:Lib/NemaGFX/include/nema_blender.h **** 
  70:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_NONE         (0U)           /**< No extra blending operation */
  71:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_RECOLOR      (0x00100000U)  /**< Cconst*Aconst + Csrc*(1-Aconst). Overrides MODUL
  72:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_LUT          (0x00200000U)  /**< src_tex as index, src2_tex as palette */
  73:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_STENCIL_XY   (0x00400000U)  /**< Use TEX3 as mask/stencil */
  74:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_STENCIL_TXTY (0x00800000U)  /**< Use TEX3 as mask/stencil */
  75:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_NO_USE_ROPBL (0x01000000U)  /**< Don't use Rop Blender even if present */
  76:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_DST_CKEY_NEG (0x02000000U)  /**< Apply Inverse Destination Color Keying - draw on
  77:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_SRC_PREMULT  (0x04000000U)  /**< Premultiply Source Color with Source Alpha (cann
ARM GAS  /tmp/cceA31Ia.s 			page 104


  78:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_MODULATE_A   (0x08000000U)  /**< Modulate by Constant Alpha value*/
  79:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_FORCE_A      (0x10000000U)  /**< Force Constant Alpha value */
  80:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_MODULATE_RGB (0x20000000U)  /**< Modulate by Constant Color (RGB) values */
  81:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_SRC_CKEY     (0x40000000U)  /**< Apply Source Color Keying - draw only when src c
  82:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_DST_CKEY     (0x80000000U)  /**< Apply Destination Color Keying - draw only when 
  83:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_MASK         (0xfff00000U)
  84:Lib/NemaGFX/include/nema_blender.h **** 
  85:Lib/NemaGFX/include/nema_blender.h **** /** \brief Return blending mode given source and destination blending factors and additional blendi
  86:Lib/NemaGFX/include/nema_blender.h ****  *
  87:Lib/NemaGFX/include/nema_blender.h ****  * \param src Source Blending Factor
  88:Lib/NemaGFX/include/nema_blender.h ****  * \param dst Destination Blending Factor
  89:Lib/NemaGFX/include/nema_blender.h ****  * \param ops Additional Blending Operations
  90:Lib/NemaGFX/include/nema_blender.h ****  * \return Final Blending Mode
  91:Lib/NemaGFX/include/nema_blender.h ****  *
  92:Lib/NemaGFX/include/nema_blender.h ****  */
  93:Lib/NemaGFX/include/nema_blender.h **** static inline uint32_t nema_blending_mode(uint32_t src_bf, uint32_t dst_bf, uint32_t blops) {
  94:Lib/NemaGFX/include/nema_blender.h ****     return ( (src_bf) | (dst_bf << 8) | (blops&NEMA_BLOP_MASK) );
  95:Lib/NemaGFX/include/nema_blender.h **** }
  96:Lib/NemaGFX/include/nema_blender.h **** 
  97:Lib/NemaGFX/include/nema_blender.h **** /** \brief Set blending mode
  98:Lib/NemaGFX/include/nema_blender.h ****  *
  99:Lib/NemaGFX/include/nema_blender.h ****  * \param blending_mode Blending mode to be set
 100:Lib/NemaGFX/include/nema_blender.h ****  * \param dst_tex Destination Texture
 101:Lib/NemaGFX/include/nema_blender.h ****  * \param fg_tex Foreground (source) Texture
 102:Lib/NemaGFX/include/nema_blender.h ****  * \param bg_tex Background (source2) Texture
 103:Lib/NemaGFX/include/nema_blender.h ****  *
 104:Lib/NemaGFX/include/nema_blender.h ****  */
 105:Lib/NemaGFX/include/nema_blender.h **** void nema_set_blend(uint32_t blending_mode, nema_tex_t dst_tex, nema_tex_t fg_tex, nema_tex_t bg_te
 106:Lib/NemaGFX/include/nema_blender.h **** 
 107:Lib/NemaGFX/include/nema_blender.h **** /** \brief Set blending mode for filling
 108:Lib/NemaGFX/include/nema_blender.h ****  *
 109:Lib/NemaGFX/include/nema_blender.h ****  * \param blending_mode Blending mode to be set
 110:Lib/NemaGFX/include/nema_blender.h ****  *
 111:Lib/NemaGFX/include/nema_blender.h ****  */
 112:Lib/NemaGFX/include/nema_blender.h **** static inline void nema_set_blend_fill(uint32_t blending_mode) {
 113:Lib/NemaGFX/include/nema_blender.h ****     nema_set_blend(blending_mode, NEMA_TEX0, NEMA_NOTEX, NEMA_NOTEX);
 114:Lib/NemaGFX/include/nema_blender.h **** }
 115:Lib/NemaGFX/include/nema_blender.h **** 
 116:Lib/NemaGFX/include/nema_blender.h **** /** \brief Set blending mode for filling with composing
 117:Lib/NemaGFX/include/nema_blender.h ****  *
 118:Lib/NemaGFX/include/nema_blender.h ****  * \param blending_mode Blending mode to be set
 119:Lib/NemaGFX/include/nema_blender.h ****  *
 120:Lib/NemaGFX/include/nema_blender.h ****  */
 121:Lib/NemaGFX/include/nema_blender.h **** static inline void nema_set_blend_fill_compose(uint32_t blending_mode) {
 122:Lib/NemaGFX/include/nema_blender.h ****     nema_set_blend(blending_mode, NEMA_TEX0, NEMA_NOTEX, NEMA_TEX2);
 123:Lib/NemaGFX/include/nema_blender.h **** }
 124:Lib/NemaGFX/include/nema_blender.h **** 
 125:Lib/NemaGFX/include/nema_blender.h **** /** \brief Set blending mode for blitting
 126:Lib/NemaGFX/include/nema_blender.h ****  *
 127:Lib/NemaGFX/include/nema_blender.h ****  * \param blending_mode Blending mode to be set
 128:Lib/NemaGFX/include/nema_blender.h ****  *
 129:Lib/NemaGFX/include/nema_blender.h ****  */
 130:Lib/NemaGFX/include/nema_blender.h **** static inline void nema_set_blend_blit(uint32_t blending_mode) {
 2536              		.loc 5 130 20 view .LVU807
 2537              	.LBB474:
 131:Lib/NemaGFX/include/nema_blender.h ****     nema_set_blend(blending_mode, NEMA_TEX0, NEMA_TEX1, NEMA_NOTEX);
 2538              		.loc 5 131 5 view .LVU808
ARM GAS  /tmp/cceA31Ia.s 			page 105


 2539 0580 4B46     		mov	r3, r9
 2540 0582 2A46     		mov	r2, r5
 2541 0584 2146     		mov	r1, r4
 2542 0586 2846     		mov	r0, r5
 2543              	.LBE474:
 2544              	.LBE473:
 970:Src/app.c     ****   nema_mat3x3_rotate(t, nema_rad_to_deg(-roi->rotation));
 2545              		.loc 1 970 42 is_stmt 0 view .LVU809
 2546 0588 454D     		ldr	r5, .L150+32
 2547              	.LBB476:
 2548              	.LBB475:
 2549              		.loc 5 131 5 view .LVU810
 2550 058a FFF7FEFF 		bl	nema_set_blend
 2551              	.LVL206:
 2552              		.loc 5 131 5 view .LVU811
 2553              	.LBE475:
 2554              	.LBE476:
 969:Src/app.c     ****   nema_mat3x3_translate(t, -roi->cx, -roi->cy);
 2555              		.loc 1 969 3 is_stmt 1 view .LVU812
 2556 058e 2DA8     		add	r0, sp, #180
 2557 0590 FFF7FEFF 		bl	nema_mat3x3_load_identity
 2558              	.LVL207:
 970:Src/app.c     ****   nema_mat3x3_rotate(t, nema_rad_to_deg(-roi->rotation));
 2559              		.loc 1 970 3 view .LVU813
 2560 0594 D5ED010A 		vldr.32	s1, [r5, #4]
 2561 0598 95ED000A 		vldr.32	s0, [r5]
 2562 059c F1EE600A 		vneg.f32	s1, s1
 2563 05a0 B1EE400A 		vneg.f32	s0, s0
 2564 05a4 2DA8     		add	r0, sp, #180
 2565 05a6 FFF7FEFF 		bl	nema_mat3x3_translate
 2566              	.LVL208:
 971:Src/app.c     ****   nema_mat3x3_scale(t, LD_WIDTH / roi->w, LD_HEIGHT / roi->h);
 2567              		.loc 1 971 3 view .LVU814
 2568 05aa DFED437A 		vldr.32	s15, .L150+56
 971:Src/app.c     ****   nema_mat3x3_scale(t, LD_WIDTH / roi->w, LD_HEIGHT / roi->h);
 2569              		.loc 1 971 25 is_stmt 0 view .LVU815
 2570 05ae 95ED040A 		vldr.32	s0, [r5, #16]
 971:Src/app.c     ****   nema_mat3x3_scale(t, LD_WIDTH / roi->w, LD_HEIGHT / roi->h);
 2571              		.loc 1 971 3 view .LVU816
 2572 05b2 2DA8     		add	r0, sp, #180
 2573 05b4 20EE670A 		vnmul.f32	s0, s0, s15
 2574 05b8 FFF7FEFF 		bl	nema_mat3x3_rotate
 2575              	.LVL209:
 972:Src/app.c     ****   nema_mat3x3_translate(t, LD_WIDTH / 2, LD_HEIGHT / 2);
 2576              		.loc 1 972 3 is_stmt 1 view .LVU817
 2577 05bc DFED3F7A 		vldr.32	s15, .L150+60
 2578 05c0 D5ED030A 		vldr.32	s1, [r5, #12]
 2579 05c4 95ED020A 		vldr.32	s0, [r5, #8]
 2580 05c8 C7EEA00A 		vdiv.f32	s1, s15, s1
 2581 05cc 87EE800A 		vdiv.f32	s0, s15, s0
 2582 05d0 2DA8     		add	r0, sp, #180
 2583 05d2 FFF7FEFF 		bl	nema_mat3x3_scale
 2584              	.LVL210:
 973:Src/app.c     ****   for (i = 0 ; i < 4; i++)
 2585              		.loc 1 973 3 view .LVU818
 2586 05d6 DFED3A0A 		vldr.32	s1, .L150+64
 2587 05da 2DA8     		add	r0, sp, #180
ARM GAS  /tmp/cceA31Ia.s 			page 106


 2588 05dc B0EE600A 		vmov.f32	s0, s1
 2589 05e0 FFF7FEFF 		bl	nema_mat3x3_translate
 2590              	.LVL211:
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2591              		.loc 1 974 3 view .LVU819
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2592              		.loc 1 974 18 discriminator 1 view .LVU820
 2593 05e4 56AB     		add	r3, sp, #344
 2594              	.LVL212:
 2595              	.L91:
 975:Src/app.c     ****   nema_blit_quad_fit(vertex[0][0], vertex[0][1], vertex[1][0], vertex[1][1],
 2596              		.loc 1 975 5 view .LVU821
 2597              	.LBB477:
 2598              	.LBI477:
 930:Src/app.c     **** {
 2599              		.loc 1 930 13 view .LVU822
 2600              	.LBB478:
 932:Src/app.c     ****   int i;
 2601              		.loc 1 932 3 view .LVU823
 933:Src/app.c     **** 
 2602              		.loc 1 933 3 view .LVU824
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2603              		.loc 1 935 3 view .LVU825
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2604              		.loc 1 935 17 discriminator 1 view .LVU826
 2605 05e6 1BAD     		add	r5, sp, #108
 936:Src/app.c     **** 
 2606              		.loc 1 936 23 is_stmt 0 view .LVU827
 2607 05e8 93ED006A 		vldr.32	s12, [r3]
 936:Src/app.c     **** 
 2608              		.loc 1 936 40 view .LVU828
 2609 05ec D3ED015A 		vldr.32	s11, [r3, #4]
 936:Src/app.c     **** 
 2610              		.loc 1 936 57 view .LVU829
 2611 05f0 93ED027A 		vldr.32	s14, [r3, #8]
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2612              		.loc 1 935 10 view .LVU830
 2613 05f4 0020     		movs	r0, #0
 2614 05f6 2946     		mov	r1, r5
 2615 05f8 2DAA     		add	r2, sp, #180
 2616              	.LVL213:
 2617              	.L90:
 936:Src/app.c     **** 
 2618              		.loc 1 936 5 is_stmt 1 view .LVU831
 936:Src/app.c     **** 
 2619              		.loc 1 936 37 is_stmt 0 view .LVU832
 2620 05fa D2ED017A 		vldr.32	s15, [r2, #4]
 936:Src/app.c     **** 
 2621              		.loc 1 936 27 view .LVU833
 2622 05fe D2ED006A 		vldr.32	s13, [r2]
 936:Src/app.c     **** 
 2623              		.loc 1 936 37 view .LVU834
 2624 0602 65EEA77A 		vmul.f32	s15, s11, s15
 936:Src/app.c     **** 
 2625              		.loc 1 936 27 view .LVU835
 2626 0606 E6EE867A 		vfma.f32	s15, s13, s12
 936:Src/app.c     **** 
ARM GAS  /tmp/cceA31Ia.s 			page 107


 2627              		.loc 1 936 44 view .LVU836
 2628 060a D2ED026A 		vldr.32	s13, [r2, #8]
 2629 060e E6EE877A 		vfma.f32	s15, s13, s14
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2630              		.loc 1 935 23 discriminator 3 view .LVU837
 2631 0612 0130     		adds	r0, r0, #1
 2632              	.LVL214:
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2633              		.loc 1 935 17 discriminator 1 view .LVU838
 2634 0614 0328     		cmp	r0, #3
 936:Src/app.c     **** 
 2635              		.loc 1 936 10 view .LVU839
 2636 0616 E5EC017A 		vstmia.32	r5!, {s15}
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2637              		.loc 1 935 23 is_stmt 1 discriminator 3 view .LVU840
 2638              	.LVL215:
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2639              		.loc 1 935 17 discriminator 1 view .LVU841
 2640 061a 02F10C02 		add	r2, r2, #12
 2641 061e ECD1     		bne	.L90
 2642              	.LVL216:
 938:Src/app.c     ****     v[i] = r[i];
 2643              		.loc 1 938 17 discriminator 1 view .LVU842
 939:Src/app.c     **** }
 2644              		.loc 1 939 5 view .LVU843
 939:Src/app.c     **** }
 2645              		.loc 1 939 10 is_stmt 0 view .LVU844
 2646 0620 0A68     		ldr	r2, [r1]	@ float
 2647              	.LBE478:
 2648              	.LBE477:
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2649              		.loc 1 974 24 discriminator 3 view .LVU845
 2650 0622 0134     		adds	r4, r4, #1
 2651              	.LVL217:
 2652              	.LBB482:
 2653              	.LBB479:
 939:Src/app.c     **** }
 2654              		.loc 1 939 10 view .LVU846
 2655 0624 1A60     		str	r2, [r3]	@ float
 938:Src/app.c     ****     v[i] = r[i];
 2656              		.loc 1 938 23 is_stmt 1 discriminator 3 view .LVU847
 2657              	.LVL218:
 938:Src/app.c     ****     v[i] = r[i];
 2658              		.loc 1 938 17 discriminator 1 view .LVU848
 939:Src/app.c     **** }
 2659              		.loc 1 939 5 view .LVU849
 939:Src/app.c     **** }
 2660              		.loc 1 939 10 is_stmt 0 view .LVU850
 2661 0626 4A68     		ldr	r2, [r1, #4]	@ float
 2662              	.LBE479:
 2663              	.LBE482:
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2664              		.loc 1 974 18 discriminator 1 view .LVU851
 2665 0628 042C     		cmp	r4, #4
 2666              	.LBB483:
 2667              	.LBB480:
 939:Src/app.c     **** }
ARM GAS  /tmp/cceA31Ia.s 			page 108


 2668              		.loc 1 939 10 view .LVU852
 2669 062a 5A60     		str	r2, [r3, #4]	@ float
 938:Src/app.c     ****     v[i] = r[i];
 2670              		.loc 1 938 23 is_stmt 1 discriminator 3 view .LVU853
 2671              	.LVL219:
 938:Src/app.c     ****     v[i] = r[i];
 2672              		.loc 1 938 17 discriminator 1 view .LVU854
 939:Src/app.c     **** }
 2673              		.loc 1 939 5 view .LVU855
 939:Src/app.c     **** }
 2674              		.loc 1 939 10 is_stmt 0 view .LVU856
 2675 062c 8A68     		ldr	r2, [r1, #8]	@ float
 2676              	.LBE480:
 2677              	.LBE483:
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2678              		.loc 1 974 18 discriminator 1 view .LVU857
 2679 062e 03F10C03 		add	r3, r3, #12
 2680              	.LVL220:
 2681              	.LBB484:
 2682              	.LBB481:
 939:Src/app.c     **** }
 2683              		.loc 1 939 10 view .LVU858
 2684 0632 43F8042C 		str	r2, [r3, #-4]	@ float
 938:Src/app.c     ****     v[i] = r[i];
 2685              		.loc 1 938 23 is_stmt 1 discriminator 3 view .LVU859
 2686              	.LVL221:
 938:Src/app.c     ****     v[i] = r[i];
 2687              		.loc 1 938 17 discriminator 1 view .LVU860
 938:Src/app.c     ****     v[i] = r[i];
 2688              		.loc 1 938 17 is_stmt 0 discriminator 1 view .LVU861
 2689              	.LBE481:
 2690              	.LBE484:
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2691              		.loc 1 974 24 is_stmt 1 discriminator 3 view .LVU862
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2692              		.loc 1 974 18 discriminator 1 view .LVU863
 2693 0636 D6D1     		bne	.L91
 976:Src/app.c     ****                      vertex[2][0], vertex[2][1], vertex[3][0], vertex[3][1]);
 2694              		.loc 1 976 3 view .LVU864
 2695 0638 DDED603A 		vldr.32	s7, [sp, #384]
 2696 063c 9DED5F3A 		vldr.32	s6, [sp, #380]
 2697 0640 DDED5D2A 		vldr.32	s5, [sp, #372]
 2698 0644 9DED5C2A 		vldr.32	s4, [sp, #368]
 2699 0648 DDED5A1A 		vldr.32	s3, [sp, #360]
 2700 064c 9DED591A 		vldr.32	s2, [sp, #356]
 2701 0650 DDED570A 		vldr.32	s1, [sp, #348]
 2702 0654 9DED560A 		vldr.32	s0, [sp, #344]
 2703 0658 FFF7FEFF 		bl	nema_blit_quad_fit
 2704              	.LVL222:
 979:Src/app.c     ****   nema_cl_wait(&cl);
 2705              		.loc 1 979 3 view .LVU865
 2706 065c 1948     		ldr	r0, .L150+68
 2707 065e FFF7FEFF 		bl	nema_cl_submit
 2708              	.LVL223:
 980:Src/app.c     ****   HAL_ICACHE_Invalidate();
 2709              		.loc 1 980 3 view .LVU866
 2710 0662 1848     		ldr	r0, .L150+68
ARM GAS  /tmp/cceA31Ia.s 			page 109


 2711 0664 FFF7FEFF 		bl	nema_cl_wait
 2712              	.LVL224:
 981:Src/app.c     **** 
 2713              		.loc 1 981 3 view .LVU867
 2714 0668 FFF7FEFF 		bl	HAL_ICACHE_Invalidate
 2715              	.LVL225:
 983:Src/app.c     **** 
 2716              		.loc 1 983 3 view .LVU868
 2717 066c FFF7FEFF 		bl	nema_get_error
 2718              	.LVL226:
 983:Src/app.c     **** 
 2719              		.loc 1 983 3 is_stmt 0 discriminator 1 view .LVU869
 2720 0670 0546     		mov	r5, r0
 2721 0672 68B3     		cbz	r0, .L92
 2722 0674 40F2D731 		movw	r1, #983
 2723 0678 134B     		ldr	r3, .L150+72
 2724 067a 0E4A     		ldr	r2, .L150+52
 2725 067c DEE4     		b	.L147
 2726              	.L151:
 2727 067e 00BF     		.align	3
 2728              	.L150:
 2729 0680 182D4454 		.word	1413754136
 2730 0684 FB210940 		.word	1074340347
 2731 0688 182D4454 		.word	1413754136
 2732 068c FB211940 		.word	1075388923
 2733 0690 66662640 		.word	1076258406
 2734 0694 00ED00E0 		.word	-536810240
 2735 0698 00000000 		.word	.LC4
 2736 069c 00000000 		.word	__func__.7
 2737 06a0 00000000 		.word	rois
 2738 06a4 00701700 		.word	1536000
 2739 06a8 00882600 		.word	lcd_bg_buffer
 2740 06ac 00000000 		.word	hgfxmmu
 2741 06b0 35010000 		.word	.LC15
 2742 06b4 00000000 		.word	__func__.6
 2743 06b8 E12E6542 		.word	1113927393
 2744 06bc 00006043 		.word	1130364928
 2745 06c0 0000E042 		.word	1121976320
 2746 06c4 00000000 		.word	cl
 2747 06c8 10010000 		.word	.LC13
 2748 06cc 00000000 		.word	.LANCHOR0
 2749              	.L92:
 985:Src/app.c     **** }
 2750              		.loc 1 985 3 is_stmt 1 view .LVU870
 2751              	.LVL227:
 985:Src/app.c     **** }
 2752              		.loc 1 985 3 is_stmt 0 view .LVU871
 2753              	.LBE485:
 2754              	.LBE486:
 996:Src/app.c     ****   if (is_clamped)
 2755              		.loc 1 996 3 is_stmt 1 view .LVU872
 996:Src/app.c     ****   if (is_clamped)
 2756              		.loc 1 996 3 view .LVU873
 996:Src/app.c     ****   if (is_clamped)
 2757              		.loc 1 996 3 discriminator 1 view .LVU874
 2758              	.LBB487:
 2759              	.LBI487:
ARM GAS  /tmp/cceA31Ia.s 			page 110


 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Clean by address
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans D-Cache for the given address
 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity.
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are cleaned.
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (volatile void *addr, int32_t dsize)
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Clean and Invalidate by address
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans and invalidates D_Cache for the given address
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte gr
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are cleaned and inval
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
 2760              		.loc 3 418 27 view .LVU875
 2761              	.LBB488:
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 2762              		.loc 3 421 5 view .LVU876
 2763              		.loc 3 421 8 is_stmt 0 view .LVU877
 2764 06d0 049B     		ldr	r3, [sp, #16]
 2765 06d2 002B     		cmp	r3, #0
 2766 06d4 1CDD     		ble	.L93
 2767              	.LBB489:
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2768              		.loc 3 422 8 is_stmt 1 view .LVU878
ARM GAS  /tmp/cceA31Ia.s 			page 111


 2769              		.loc 3 422 52 is_stmt 0 view .LVU879
 2770 06d6 06F01F02 		and	r2, r6, #31
 2771              		.loc 3 422 32 view .LVU880
 2772 06da 1A44     		add	r2, r2, r3
 2773              	.LVL228:
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2774              		.loc 3 423 7 is_stmt 1 view .LVU881
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 2775              		.loc 3 425 7 view .LVU882
 2776              	.LBB490:
 2777              	.LBI490:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2778              		.loc 4 269 27 view .LVU883
 2779              	.LBB491:
 2780              		.loc 4 271 3 view .LVU884
 2781              		.syntax unified
 2782              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2783 06dc BFF34F8F 		dsb 0xF
 2784              	@ 0 "" 2
 2785              		.thumb
 2786              		.syntax unified
 2787              	.LBE491:
 2788              	.LBE490:
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2789              		.loc 3 431 25 is_stmt 0 discriminator 1 view .LVU885
 2790 06e0 F343     		mvns	r3, r6
 2791 06e2 B418     		adds	r4, r6, r2
 2792 06e4 2344     		add	r3, r3, r4
 2793 06e6 203A     		subs	r2, r2, #32
 2794              	.LVL229:
 2795              		.loc 3 431 25 discriminator 1 view .LVU886
 2796 06e8 5B09     		lsrs	r3, r3, #5
 2797 06ea 2032     		adds	r2, r2, #32
 2798              	.LVL230:
 2799              		.loc 3 431 25 discriminator 1 view .LVU887
 2800 06ec 03F1010E 		add	lr, r3, #1
 2801 06f0 D8BF     		it	le
 2802 06f2 4FF0010E 		movle	lr, #1
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2803              		.loc 3 423 16 view .LVU888
 2804 06f6 3146     		mov	r1, r6
 2805 06f8 4EF001E0 		dls	lr, lr
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 2806              		.loc 3 428 23 view .LVU889
 2807 06fc C448     		ldr	r0, .L152+24
 2808              	.LVL231:
 2809              	.L94:
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 2810              		.loc 3 427 7 is_stmt 1 view .LVU890
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 2811              		.loc 3 428 9 view .LVU891
ARM GAS  /tmp/cceA31Ia.s 			page 112


 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 2812              		.loc 3 428 23 is_stmt 0 view .LVU892
 2813 06fe C0F87012 		str	r1, [r0, #624]
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 2814              		.loc 3 429 9 is_stmt 1 view .LVU893
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 2815              		.loc 3 429 17 is_stmt 0 view .LVU894
 2816 0702 2031     		adds	r1, r1, #32
 2817              	.LVL232:
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2818              		.loc 3 430 9 is_stmt 1 view .LVU895
 2819              		.loc 3 431 25 discriminator 1 view .LVU896
 2820 0704 0FF005C8 		le	lr, .L94
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 2821              		.loc 3 433 7 view .LVU897
 2822              	.LBB492:
 2823              	.LBI492:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2824              		.loc 4 269 27 view .LVU898
 2825              	.LBB493:
 2826              		.loc 4 271 3 view .LVU899
 2827              		.syntax unified
 2828              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2829 0708 BFF34F8F 		dsb 0xF
 2830              	@ 0 "" 2
 2831              		.thumb
 2832              		.syntax unified
 2833              	.LBE493:
 2834              	.LBE492:
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 2835              		.loc 3 434 7 view .LVU900
 2836              	.LBB494:
 2837              	.LBI494:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2838              		.loc 4 258 27 view .LVU901
 2839              	.LBB495:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2840              		.loc 4 260 3 view .LVU902
 2841              		.syntax unified
 2842              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2843 070c BFF36F8F 		isb 0xF
 2844              	@ 0 "" 2
 2845              	.LVL233:
 2846              		.thumb
 2847              		.syntax unified
 2848              	.L93:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2849              		.loc 4 260 3 is_stmt 0 view .LVU903
 2850              	.LBE495:
 2851              	.LBE494:
 2852              	.LBE489:
 2853              	.LBE488:
 2854              	.LBE487:
 996:Src/app.c     ****   if (is_clamped)
 2855              		.loc 1 996 3 is_stmt 1 discriminator 3 view .LVU904
 997:Src/app.c     ****     return 0;
ARM GAS  /tmp/cceA31Ia.s 			page 113


 2856              		.loc 1 997 3 view .LVU905
1000:Src/app.c     **** 
 2857              		.loc 1 1000 3 view .LVU906
 2858 0710 C048     		ldr	r0, .L152+28
 2859 0712 FFF7FEFF 		bl	LL_ATON_RT_Main
 2860              	.LVL234:
1002:Src/app.c     **** 
 2861              		.loc 1 1002 3 view .LVU907
1002:Src/app.c     **** 
 2862              		.loc 1 1002 14 is_stmt 0 view .LVU908
 2863 0716 4146     		mov	r1, r8
 2864 0718 5846     		mov	r0, fp
 2865 071a BF4A     		ldr	r2, .L152+32
 2866 071c FFF7FEFF 		bl	ld_post_process
 2867              	.LVL235:
 2868              	.LBB496:
 2869              	.LBB497:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2870              		.loc 3 362 52 view .LVU909
 2871 0720 0BF01F03 		and	r3, fp, #31
 2872              	.LBE497:
 2873              	.LBE496:
1002:Src/app.c     **** 
 2874              		.loc 1 1002 14 view .LVU910
 2875 0724 0446     		mov	r4, r0
 2876              	.LVL236:
1005:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->landmarks_out, info->landmarks_out_len));
 2877              		.loc 1 1005 3 is_stmt 1 view .LVU911
1005:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->landmarks_out, info->landmarks_out_len));
 2878              		.loc 1 1005 3 view .LVU912
1005:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->landmarks_out, info->landmarks_out_len));
 2879              		.loc 1 1005 3 discriminator 1 view .LVU913
 2880              	.LBB505:
 2881              	.LBI496:
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 2882              		.loc 3 358 27 view .LVU914
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2883              		.loc 3 361 5 view .LVU915
 2884              	.LBB504:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2885              		.loc 3 362 8 view .LVU916
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2886              		.loc 3 362 36 is_stmt 0 view .LVU917
 2887 0726 5846     		mov	r0, fp
 2888              	.LVL237:
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2889              		.loc 3 363 7 is_stmt 1 view .LVU918
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2890              		.loc 3 365 7 view .LVU919
 2891              	.LBB498:
 2892              	.LBI498:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2893              		.loc 4 269 27 view .LVU920
 2894              	.LBB499:
 2895              		.loc 4 271 3 view .LVU921
 2896              		.syntax unified
 2897              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cceA31Ia.s 			page 114


 2898 0728 BFF34F8F 		dsb 0xF
 2899              	@ 0 "" 2
 2900              		.thumb
 2901              		.syntax unified
 2902 072c D91C     		adds	r1, r3, #3
 2903 072e 1C3B     		subs	r3, r3, #28
 2904 0730 4909     		lsrs	r1, r1, #5
 2905 0732 2033     		adds	r3, r3, #32
 2906 0734 01F1010E 		add	lr, r1, #1
 2907 0738 D8BF     		it	le
 2908 073a 4FF0010E 		movle	lr, #1
 2909 073e 4EF001E0 		dls	lr, lr
 2910              	.LBE499:
 2911              	.LBE498:
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2912              		.loc 3 368 22 is_stmt 0 view .LVU922
 2913 0742 B34A     		ldr	r2, .L152+24
 2914              	.LVL238:
 2915              	.L95:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 2916              		.loc 3 367 7 is_stmt 1 view .LVU923
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2917              		.loc 3 368 9 view .LVU924
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2918              		.loc 3 368 22 is_stmt 0 view .LVU925
 2919 0744 C2F85C02 		str	r0, [r2, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2920              		.loc 3 369 9 is_stmt 1 view .LVU926
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2921              		.loc 3 369 17 is_stmt 0 view .LVU927
 2922 0748 2030     		adds	r0, r0, #32
 2923              	.LVL239:
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2924              		.loc 3 370 9 is_stmt 1 view .LVU928
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2925              		.loc 3 371 25 discriminator 1 view .LVU929
 2926 074a 0FF005C8 		le	lr, .L95
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 2927              		.loc 3 373 7 view .LVU930
 2928              	.LBB500:
 2929              	.LBI500:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2930              		.loc 4 269 27 view .LVU931
 2931              	.LBB501:
 2932              		.loc 4 271 3 view .LVU932
 2933              		.syntax unified
 2934              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2935 074e BFF34F8F 		dsb 0xF
 2936              	@ 0 "" 2
 2937              		.thumb
 2938              		.syntax unified
 2939              	.LBE501:
 2940              	.LBE500:
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 2941              		.loc 3 374 7 view .LVU933
 2942              	.LBB502:
 2943              	.LBI502:
ARM GAS  /tmp/cceA31Ia.s 			page 115


 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2944              		.loc 4 258 27 view .LVU934
 2945              	.LBB503:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2946              		.loc 4 260 3 view .LVU935
 2947              		.syntax unified
 2948              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2949 0752 BFF36F8F 		isb 0xF
 2950              	@ 0 "" 2
 2951              	.LVL240:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2952              		.loc 4 260 3 is_stmt 0 view .LVU936
 2953              		.thumb
 2954              		.syntax unified
 2955              	.LBE503:
 2956              	.LBE502:
 2957              	.LBE504:
 2958              	.LBE505:
1005:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->landmarks_out, info->landmarks_out_len));
 2959              		.loc 1 1005 3 is_stmt 1 discriminator 3 view .LVU937
1006:Src/app.c     **** 
 2960              		.loc 1 1006 3 view .LVU938
1006:Src/app.c     **** 
 2961              		.loc 1 1006 3 view .LVU939
1006:Src/app.c     **** 
 2962              		.loc 1 1006 3 discriminator 1 view .LVU940
 2963              	.LBB506:
 2964              	.LBI506:
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 2965              		.loc 3 358 27 view .LVU941
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2966              		.loc 3 361 5 view .LVU942
 2967              	.LBB507:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2968              		.loc 3 362 8 view .LVU943
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2969              		.loc 3 362 36 is_stmt 0 view .LVU944
 2970 0756 4346     		mov	r3, r8
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2971              		.loc 3 362 52 view .LVU945
 2972 0758 08F01F0E 		and	lr, r8, #31
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2973              		.loc 3 363 7 is_stmt 1 view .LVU946
 2974              	.LVL241:
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2975              		.loc 3 365 7 view .LVU947
 2976              	.LBB508:
 2977              	.LBI508:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2978              		.loc 4 269 27 view .LVU948
 2979              	.LBB509:
 2980              		.loc 4 271 3 view .LVU949
 2981              		.syntax unified
 2982              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2983 075c BFF34F8F 		dsb 0xF
 2984              	@ 0 "" 2
 2985              		.thumb
ARM GAS  /tmp/cceA31Ia.s 			page 116


 2986              		.syntax unified
 2987 0760 0EF1FB0E 		add	lr, lr, #251
 2988 0764 4FEA5E1E 		lsr	lr, lr, #5
 2989 0768 0EF1010E 		add	lr, lr, #1
 2990 076c 4EF001E0 		dls	lr, lr
 2991              	.LVL242:
 2992              	.L96:
 2993              		.loc 4 271 3 is_stmt 0 view .LVU950
 2994              	.LBE509:
 2995              	.LBE508:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 2996              		.loc 3 367 7 is_stmt 1 view .LVU951
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2997              		.loc 3 368 9 view .LVU952
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2998              		.loc 3 368 22 is_stmt 0 view .LVU953
 2999 0770 C2F85C32 		str	r3, [r2, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 3000              		.loc 3 369 9 is_stmt 1 view .LVU954
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 3001              		.loc 3 369 17 is_stmt 0 view .LVU955
 3002 0774 2033     		adds	r3, r3, #32
 3003              	.LVL243:
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 3004              		.loc 3 370 9 is_stmt 1 view .LVU956
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 3005              		.loc 3 371 25 discriminator 1 view .LVU957
 3006 0776 0FF005C8 		le	lr, .L96
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 3007              		.loc 3 373 7 view .LVU958
 3008              	.LBB510:
 3009              	.LBI510:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3010              		.loc 4 269 27 view .LVU959
 3011              	.LBB511:
 3012              		.loc 4 271 3 view .LVU960
 3013              		.syntax unified
 3014              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3015 077a BFF34F8F 		dsb 0xF
 3016              	@ 0 "" 2
 3017              		.thumb
 3018              		.syntax unified
 3019              	.LBE511:
 3020              	.LBE510:
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 3021              		.loc 3 374 7 view .LVU961
 3022              	.LBB512:
 3023              	.LBI512:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3024              		.loc 4 258 27 view .LVU962
 3025              	.LBB513:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3026              		.loc 4 260 3 view .LVU963
 3027              		.syntax unified
 3028              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3029 077e BFF36F8F 		isb 0xF
 3030              	@ 0 "" 2
ARM GAS  /tmp/cceA31Ia.s 			page 117


 3031              	.LVL244:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3032              		.loc 4 260 3 is_stmt 0 view .LVU964
 3033              		.thumb
 3034              		.syntax unified
 3035              	.LBE513:
 3036              	.LBE512:
 3037              	.LBE507:
 3038              	.LBE506:
 3039              	.LBE514:
 3040              	.LBE515:
1181:Src/app.c     ****       if (is_tracking)
 3041              		.loc 1 1181 7 is_stmt 1 view .LVU965
1181:Src/app.c     ****       if (is_tracking)
 3042              		.loc 1 1181 7 view .LVU966
1181:Src/app.c     ****       if (is_tracking)
 3043              		.loc 1 1181 7 discriminator 1 view .LVU967
 3044              	.LBB516:
 3045              	.LBI516:
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 3046              		.loc 3 358 27 view .LVU968
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 3047              		.loc 3 361 5 view .LVU969
 3048              	.LBB517:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 3049              		.loc 3 362 8 view .LVU970
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 3050              		.loc 3 363 7 view .LVU971
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 3051              		.loc 3 365 7 view .LVU972
 3052              	.LBB518:
 3053              	.LBI518:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3054              		.loc 4 269 27 view .LVU973
 3055              	.LBB519:
 3056              		.loc 4 271 3 view .LVU974
 3057              		.syntax unified
 3058              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3059 0782 BFF34F8F 		dsb 0xF
 3060              	@ 0 "" 2
 3061              		.thumb
 3062              		.syntax unified
 3063              	.LBE519:
 3064              	.LBE518:
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 3065              		.loc 3 368 22 is_stmt 0 view .LVU975
 3066 0786 4BF6803E 		movw	lr, #48000
 3067 078a 4EF001E0 		dls	lr, lr
 3068 078e A04B     		ldr	r3, .L152+24
 3069              	.LVL245:
 3070              	.L97:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 3071              		.loc 3 367 7 is_stmt 1 view .LVU976
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 3072              		.loc 3 368 9 view .LVU977
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 3073              		.loc 3 368 22 is_stmt 0 view .LVU978
ARM GAS  /tmp/cceA31Ia.s 			page 118


 3074 0790 C3F85CA2 		str	r10, [r3, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 3075              		.loc 3 369 9 is_stmt 1 view .LVU979
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 3076              		.loc 3 369 17 is_stmt 0 view .LVU980
 3077 0794 0AF1200A 		add	r10, r10, #32
 3078              	.LVL246:
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 3079              		.loc 3 370 9 is_stmt 1 view .LVU981
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 3080              		.loc 3 371 25 discriminator 1 view .LVU982
 3081 0798 0FF007C0 		le	lr, .L97
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 3082              		.loc 3 373 7 view .LVU983
 3083              	.LBB520:
 3084              	.LBI520:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3085              		.loc 4 269 27 view .LVU984
 3086              	.LBB521:
 3087              		.loc 4 271 3 view .LVU985
 3088              		.syntax unified
 3089              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3090 079c BFF34F8F 		dsb 0xF
 3091              	@ 0 "" 2
 3092              		.thumb
 3093              		.syntax unified
 3094              	.LBE521:
 3095              	.LBE520:
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 3096              		.loc 3 374 7 view .LVU986
 3097              	.LBB522:
 3098              	.LBI522:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3099              		.loc 4 258 27 view .LVU987
 3100              	.LBB523:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3101              		.loc 4 260 3 view .LVU988
 3102              		.syntax unified
 3103              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3104 07a0 BFF36F8F 		isb 0xF
 3105              	@ 0 "" 2
 3106              	.LVL247:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3107              		.loc 4 260 3 is_stmt 0 view .LVU989
 3108              		.thumb
 3109              		.syntax unified
 3110              	.LBE523:
 3111              	.LBE522:
 3112              	.LBE517:
 3113              	.LBE516:
1181:Src/app.c     ****       if (is_tracking)
 3114              		.loc 1 1181 7 is_stmt 1 discriminator 3 view .LVU990
1182:Src/app.c     ****         compute_next_roi(&rois[0], ld_landmarks[0], &roi_next, &box_next);
 3115              		.loc 1 1182 7 view .LVU991
1182:Src/app.c     ****         compute_next_roi(&rois[0], ld_landmarks[0], &roi_next, &box_next);
 3116              		.loc 1 1182 10 is_stmt 0 view .LVU992
 3117 07a4 002C     		cmp	r4, #0
ARM GAS  /tmp/cceA31Ia.s 			page 119


 3118 07a6 00F0C480 		beq	.L98
 3119              	.LBB524:
 3120              	.LBB525:
1102:Src/app.c     **** 
 3121              		.loc 1 1102 5 view .LVU993
 3122 07aa DFF86CA2 		ldr	r10, .L152+32
 3123 07ae DFF88C92 		ldr	r9, .L152+68
 3124              	.L99:
1102:Src/app.c     **** 
 3125              		.loc 1 1102 5 is_stmt 1 view .LVU994
 3126 07b2 56AB     		add	r3, sp, #344
 3127 07b4 5A19     		adds	r2, r3, r5
 3128 07b6 0AEB0501 		add	r1, r10, r5
 3129 07ba 4846     		mov	r0, r9
1101:Src/app.c     ****     decode_ld_landmark(src, &lm_in[i], &lm[i]);
 3130              		.loc 1 1101 17 is_stmt 0 discriminator 1 view .LVU995
 3131 07bc 0835     		adds	r5, r5, #8
1102:Src/app.c     **** 
 3132              		.loc 1 1102 5 view .LVU996
 3133 07be FFF7FEFF 		bl	decode_ld_landmark
 3134              	.LVL248:
1101:Src/app.c     ****     decode_ld_landmark(src, &lm_in[i], &lm[i]);
 3135              		.loc 1 1101 36 is_stmt 1 discriminator 3 view .LVU997
1101:Src/app.c     ****     decode_ld_landmark(src, &lm_in[i], &lm[i]);
 3136              		.loc 1 1101 17 discriminator 1 view .LVU998
 3137 07c2 A82D     		cmp	r5, #168
 3138 07c4 F5D1     		bne	.L99
1104:Src/app.c     ****   roi_shift_and_scale(&roi, shift_x, shift_y, scale, scale);
 3139              		.loc 1 1104 3 view .LVU999
 3140              	.LVL249:
 3141              	.LBB526:
 3142              	.LBI526:
1058:Src/app.c     **** {
 3143              		.loc 1 1058 13 view .LVU1000
 3144              	.LBB527:
1060:Src/app.c     ****   const int indices[] = {0, 1, 2, 3, 5, 6, 9, 10, 13, 14, 17, 18};
 3145              		.loc 1 1060 3 view .LVU1001
1060:Src/app.c     ****   const int indices[] = {0, 1, 2, 3, 5, 6, 9, 10, 13, 14, 17, 18};
 3146              		.loc 1 1060 13 is_stmt 0 view .LVU1002
 3147 07c6 954D     		ldr	r5, .L152+36
 3148 07c8 0DF1980C 		add	ip, sp, #152
 3149 07cc 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 3150 07ce ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3151 07d2 95E80700 		ldm	r5, {r0, r1, r2}
1061:Src/app.c     ****   float max_x, max_y, min_x, min_y;
 3152              		.loc 1 1061 13 view .LVU1003
 3153 07d6 0C35     		adds	r5, r5, #12
1060:Src/app.c     ****   const int indices[] = {0, 1, 2, 3, 5, 6, 9, 10, 13, 14, 17, 18};
 3154              		.loc 1 1060 13 view .LVU1004
 3155 07d8 8CE80700 		stm	ip, {r0, r1, r2}
1061:Src/app.c     ****   float max_x, max_y, min_x, min_y;
 3156              		.loc 1 1061 3 is_stmt 1 view .LVU1005
1061:Src/app.c     ****   float max_x, max_y, min_x, min_y;
 3157              		.loc 1 1061 13 is_stmt 0 view .LVU1006
 3158 07dc 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 3159 07de 0DF1B40C 		add	ip, sp, #180
 3160 07e2 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
ARM GAS  /tmp/cceA31Ia.s 			page 120


 3161 07e6 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 3162 07e8 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3163 07ec 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 3164              	.LBB528:
 3165              	.LBB529:
1053:Src/app.c     **** 
 3166              		.loc 1 1053 39 view .LVU1007
 3167 07f0 DDED577A 		vldr.32	s15, [sp, #348]
 3168 07f4 9DED690A 		vldr.32	s0, [sp, #420]
1053:Src/app.c     **** 
 3169              		.loc 1 1053 27 view .LVU1008
 3170 07f8 DDED680A 		vldr.32	s1, [sp, #416]
1053:Src/app.c     **** 
 3171              		.loc 1 1053 39 view .LVU1009
 3172 07fc 30EE670A 		vsub.f32	s0, s0, s15
1053:Src/app.c     **** 
 3173              		.loc 1 1053 27 view .LVU1010
 3174 0800 DDED567A 		vldr.32	s15, [sp, #344]
 3175              	.LBE529:
 3176              	.LBE528:
1061:Src/app.c     ****   float max_x, max_y, min_x, min_y;
 3177              		.loc 1 1061 13 view .LVU1011
 3178 0804 8CE80F00 		stm	ip, {r0, r1, r2, r3}
1062:Src/app.c     ****   int i;
 3179              		.loc 1 1062 3 is_stmt 1 view .LVU1012
1063:Src/app.c     **** 
 3180              		.loc 1 1063 3 view .LVU1013
1065:Src/app.c     ****   min_x = min_y =  10000;
 3181              		.loc 1 1065 3 view .LVU1014
 3182              	.LVL250:
1066:Src/app.c     **** 
 3183              		.loc 1 1066 3 view .LVU1015
1068:Src/app.c     **** 
 3184              		.loc 1 1068 3 view .LVU1016
 3185              	.LBB541:
 3186              	.LBI528:
1043:Src/app.c     **** {
 3187              		.loc 1 1043 14 view .LVU1017
 3188              	.LBB538:
1045:Src/app.c     ****   float rotation;
 3189              		.loc 1 1045 3 view .LVU1018
1046:Src/app.c     **** 
 3190              		.loc 1 1046 3 view .LVU1019
1048:Src/app.c     ****   y0 = lm[0].y;
 3191              		.loc 1 1048 3 view .LVU1020
1049:Src/app.c     ****   x1 = lm[9].x;
 3192              		.loc 1 1049 3 view .LVU1021
1050:Src/app.c     ****   y1 = lm[9].y;
 3193              		.loc 1 1050 3 view .LVU1022
1051:Src/app.c     **** 
 3194              		.loc 1 1051 3 view .LVU1023
1053:Src/app.c     **** 
 3195              		.loc 1 1053 3 view .LVU1024
1053:Src/app.c     **** 
 3196              		.loc 1 1053 27 is_stmt 0 view .LVU1025
 3197 0808 70EEE70A 		vsub.f32	s1, s1, s15
 3198              	.LVL251:
ARM GAS  /tmp/cceA31Ia.s 			page 121


1053:Src/app.c     **** 
 3199              		.loc 1 1053 27 view .LVU1026
 3200 080c B1EE400A 		vneg.f32	s0, s0
 3201 0810 FFF7FEFF 		bl	atan2f
 3202              	.LVL252:
1055:Src/app.c     **** }
 3203              		.loc 1 1055 3 is_stmt 1 view .LVU1027
 3204              	.LBB530:
 3205              	.LBI530:
 252:Src/app.c     **** {
 3206              		.loc 1 252 14 view .LVU1028
 3207              	.LBB531:
 254:Src/app.c     **** }
 3208              		.loc 1 254 3 view .LVU1029
 3209              	.LBE531:
 3210              	.LBE530:
1053:Src/app.c     **** 
 3211              		.loc 1 1053 25 is_stmt 0 discriminator 1 view .LVU1030
 3212 0814 9FED787B 		vldr.64	d7, .L152
1053:Src/app.c     **** 
 3213              		.loc 1 1053 27 discriminator 1 view .LVU1031
 3214 0818 B7EEC00A 		vcvt.f64.f32	d0, s0
 3215              	.LVL253:
1053:Src/app.c     **** 
 3216              		.loc 1 1053 25 discriminator 1 view .LVU1032
 3217 081c 37EE407B 		vsub.f64	d7, d7, d0
1053:Src/app.c     **** 
 3218              		.loc 1 1053 12 discriminator 1 view .LVU1033
 3219 0820 B7EEC77B 		vcvt.f32.f64	s14, d7
 3220              	.LVL254:
 3221              	.LBB535:
 3222              	.LBB532:
 254:Src/app.c     **** }
 3223              		.loc 1 254 43 view .LVU1034
 3224 0824 9FED764B 		vldr.64	d4, .L152+8
 254:Src/app.c     **** }
 3225              		.loc 1 254 16 view .LVU1035
 3226 0828 B7EEC77A 		vcvt.f64.f32	d7, s14
 3227              	.LVL255:
 254:Src/app.c     **** }
 3228              		.loc 1 254 54 view .LVU1036
 3229 082c 9FED765B 		vldr.64	d5, .L152+16
 254:Src/app.c     **** }
 3230              		.loc 1 254 43 view .LVU1037
 3231 0830 37EE044B 		vadd.f64	d4, d7, d4
 254:Src/app.c     **** }
 3232              		.loc 1 254 54 view .LVU1038
 3233 0834 84EE056B 		vdiv.f64	d6, d4, d5
 254:Src/app.c     **** }
 3234              		.loc 1 254 29 view .LVU1039
 3235 0838 B7EEC66B 		vcvt.f32.f64	s12, d6
 3236 083c BBFE466A 		vrintm.f32	s12, s12
 254:Src/app.c     **** }
 3237              		.loc 1 254 29 discriminator 1 view .LVU1040
 3238 0840 B7EEC66A 		vcvt.f64.f32	d6, s12
 254:Src/app.c     **** }
 3239              		.loc 1 254 16 discriminator 1 view .LVU1041
ARM GAS  /tmp/cceA31Ia.s 			page 122


 3240 0844 A6EE457B 		vfms.f64	d7, d6, d5
 3241              	.LVL256:
 254:Src/app.c     **** }
 3242              		.loc 1 254 16 discriminator 1 view .LVU1042
 3243              	.LBE532:
 3244              	.LBE535:
 3245              	.LBE538:
 3246              	.LBE541:
1066:Src/app.c     **** 
 3247              		.loc 1 1066 17 view .LVU1043
 3248 0848 DFED756A 		vldr.32	s13, .L152+40
 3249              	.LBB542:
 3250              	.LBB539:
 3251              	.LBB536:
 3252              	.LBB533:
 254:Src/app.c     **** }
 3253              		.loc 1 254 16 discriminator 1 view .LVU1044
 3254 084c B7EEC77B 		vcvt.f32.f64	s14, d7
 3255              	.LBE533:
 3256              	.LBE536:
 3257              	.LBE539:
 3258              	.LBE542:
1065:Src/app.c     ****   min_x = min_y =  10000;
 3259              		.loc 1 1065 17 view .LVU1045
 3260 0850 DFED747A 		vldr.32	s15, .L152+44
 3261              	.LBB543:
 3262              	.LBB540:
 3263              	.LBB537:
 3264              	.LBB534:
 254:Src/app.c     **** }
 3265              		.loc 1 254 16 discriminator 1 view .LVU1046
 3266 0854 8DED1F7A 		vstr.32	s14, [sp, #124]
 3267              	.LBE534:
 3268              	.LBE537:
 3269              	.LBE540:
 3270              	.LBE543:
1070:Src/app.c     ****     max_x = MAX(max_x, lm[indices[i]].x);
 3271              		.loc 1 1070 3 is_stmt 1 view .LVU1047
 3272              	.LVL257:
1070:Src/app.c     ****     max_x = MAX(max_x, lm[indices[i]].x);
 3273              		.loc 1 1070 17 discriminator 1 view .LVU1048
1066:Src/app.c     **** 
 3274              		.loc 1 1066 9 is_stmt 0 view .LVU1049
 3275 0858 B0EE666A 		vmov.f32	s12, s13
1065:Src/app.c     ****   min_x = min_y =  10000;
 3276              		.loc 1 1065 9 view .LVU1050
 3277 085c B0EE677A 		vmov.f32	s14, s15
 3278 0860 0C21     		movs	r1, #12
 3279 0862 2DAB     		add	r3, sp, #180
 3280              	.LVL258:
 3281              	.L108:
1071:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
 3282              		.loc 1 1071 5 is_stmt 1 view .LVU1051
1071:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
 3283              		.loc 1 1071 13 is_stmt 0 view .LVU1052
 3284 0864 53F8042B 		ldr	r2, [r3], #4
 3285 0868 56A8     		add	r0, sp, #344
ARM GAS  /tmp/cceA31Ia.s 			page 123


 3286              	.LVL259:
1071:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
 3287              		.loc 1 1071 13 view .LVU1053
 3288 086a 00EBC202 		add	r2, r0, r2, lsl #3
 3289 086e 92ED005A 		vldr.32	s10, [r2]
1072:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
 3290              		.loc 1 1072 13 view .LVU1054
 3291 0872 D2ED015A 		vldr.32	s11, [r2, #4]
1071:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
 3292              		.loc 1 1071 13 discriminator 2 view .LVU1055
 3293 0876 B4EEC57A 		vcmpe.f32	s14, s10
 3294 087a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
1072:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
 3295              		.loc 1 1072 13 discriminator 2 view .LVU1056
 3296 087e F4EEE57A 		vcmpe.f32	s15, s11
1071:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
 3297              		.loc 1 1071 13 discriminator 2 view .LVU1057
 3298 0882 37FE057A 		vselgt.f32	s14, s14, s10
 3299              	.LVL260:
1072:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
 3300              		.loc 1 1072 5 is_stmt 1 view .LVU1058
1072:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
 3301              		.loc 1 1072 13 is_stmt 0 discriminator 2 view .LVU1059
 3302 0886 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
1073:Src/app.c     ****     min_y = MIN(min_y, lm[indices[i]].y);
 3303              		.loc 1 1073 13 discriminator 2 view .LVU1060
 3304 088a B4EEC56A 		vcmpe.f32	s12, s10
1072:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
 3305              		.loc 1 1072 13 discriminator 2 view .LVU1061
 3306 088e 77FEA57A 		vselgt.f32	s15, s15, s11
 3307              	.LVL261:
1073:Src/app.c     ****     min_y = MIN(min_y, lm[indices[i]].y);
 3308              		.loc 1 1073 5 is_stmt 1 view .LVU1062
1073:Src/app.c     ****     min_y = MIN(min_y, lm[indices[i]].y);
 3309              		.loc 1 1073 13 is_stmt 0 discriminator 2 view .LVU1063
 3310 0892 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
1074:Src/app.c     ****   }
 3311              		.loc 1 1074 13 discriminator 2 view .LVU1064
 3312 0896 F4EEE56A 		vcmpe.f32	s13, s11
1073:Src/app.c     ****     min_y = MIN(min_y, lm[indices[i]].y);
 3313              		.loc 1 1073 13 discriminator 2 view .LVU1065
 3314 089a 58BF     		it	pl
 3315 089c B0EE456A 		vmovpl.f32	s12, s10
 3316              	.LVL262:
1074:Src/app.c     ****   }
 3317              		.loc 1 1074 5 is_stmt 1 view .LVU1066
1074:Src/app.c     ****   }
 3318              		.loc 1 1074 13 is_stmt 0 discriminator 2 view .LVU1067
 3319 08a0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3320 08a4 58BF     		it	pl
 3321 08a6 F0EE656A 		vmovpl.f32	s13, s11
 3322              	.LVL263:
1070:Src/app.c     ****     max_x = MAX(max_x, lm[indices[i]].x);
 3323              		.loc 1 1070 39 is_stmt 1 discriminator 2 view .LVU1068
1070:Src/app.c     ****     max_x = MAX(max_x, lm[indices[i]].x);
 3324              		.loc 1 1070 17 discriminator 1 view .LVU1069
 3325 08aa 0139     		subs	r1, r1, #1
ARM GAS  /tmp/cceA31Ia.s 			page 124


 3326 08ac DAD1     		bne	.L108
1077:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
 3327              		.loc 1 1077 3 view .LVU1070
1077:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
 3328              		.loc 1 1077 20 is_stmt 0 view .LVU1071
 3329 08ae 37EE065A 		vadd.f32	s10, s14, s12
1077:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
 3330              		.loc 1 1077 29 view .LVU1072
 3331 08b2 F6EE004A 		vmov.f32	s9, #5.0e-1
1078:Src/app.c     ****   roi->w = (max_x - min_x);
 3332              		.loc 1 1078 20 view .LVU1073
 3333 08b6 77EEA65A 		vadd.f32	s11, s15, s13
1077:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
 3334              		.loc 1 1077 29 view .LVU1074
 3335 08ba 25EE245A 		vmul.f32	s10, s10, s9
1078:Src/app.c     ****   roi->w = (max_x - min_x);
 3336              		.loc 1 1078 29 view .LVU1075
 3337 08be 65EEA45A 		vmul.f32	s11, s11, s9
1079:Src/app.c     ****   roi->h = (max_y - min_y);
 3338              		.loc 1 1079 19 view .LVU1076
 3339 08c2 37EE467A 		vsub.f32	s14, s14, s12
 3340              	.LVL264:
1080:Src/app.c     **** 
 3341              		.loc 1 1080 19 view .LVU1077
 3342 08c6 77EEE67A 		vsub.f32	s15, s15, s13
 3343              	.LVL265:
1080:Src/app.c     **** 
 3344              		.loc 1 1080 19 view .LVU1078
 3345 08ca 4FF0070E 		mov	lr, #7
1077:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
 3346              		.loc 1 1077 11 view .LVU1079
 3347 08ce 8DED1B5A 		vstr.32	s10, [sp, #108]
1078:Src/app.c     ****   roi->w = (max_x - min_x);
 3348              		.loc 1 1078 3 is_stmt 1 view .LVU1080
1078:Src/app.c     ****   roi->w = (max_x - min_x);
 3349              		.loc 1 1078 11 is_stmt 0 view .LVU1081
 3350 08d2 CDED1C5A 		vstr.32	s11, [sp, #112]
1079:Src/app.c     ****   roi->h = (max_y - min_y);
 3351              		.loc 1 1079 3 is_stmt 1 view .LVU1082
1079:Src/app.c     ****   roi->h = (max_y - min_y);
 3352              		.loc 1 1079 10 is_stmt 0 view .LVU1083
 3353 08d6 8DED1D7A 		vstr.32	s14, [sp, #116]
1080:Src/app.c     **** 
 3354              		.loc 1 1080 3 is_stmt 1 view .LVU1084
1080:Src/app.c     **** 
 3355              		.loc 1 1080 10 is_stmt 0 view .LVU1085
 3356 08da CDED1E7A 		vstr.32	s15, [sp, #120]
1082:Src/app.c     ****   next_pd->y_center = roi->cy;
 3357              		.loc 1 1082 3 is_stmt 1 view .LVU1086
1082:Src/app.c     ****   next_pd->y_center = roi->cy;
 3358              		.loc 1 1082 21 is_stmt 0 view .LVU1087
 3359 08de 8DED215A 		vstr.32	s10, [sp, #132]
1083:Src/app.c     ****   next_pd->width = roi->w;
 3360              		.loc 1 1083 3 is_stmt 1 view .LVU1088
1083:Src/app.c     ****   next_pd->width = roi->w;
 3361              		.loc 1 1083 21 is_stmt 0 view .LVU1089
 3362 08e2 CDED225A 		vstr.32	s11, [sp, #136]
ARM GAS  /tmp/cceA31Ia.s 			page 125


1084:Src/app.c     ****   next_pd->height = roi->h;
 3363              		.loc 1 1084 3 is_stmt 1 view .LVU1090
1084:Src/app.c     ****   next_pd->height = roi->h;
 3364              		.loc 1 1084 18 is_stmt 0 view .LVU1091
 3365 08e6 8DED237A 		vstr.32	s14, [sp, #140]
1085:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 3366              		.loc 1 1085 3 is_stmt 1 view .LVU1092
1085:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 3367              		.loc 1 1085 19 is_stmt 0 view .LVU1093
 3368 08ea CDED247A 		vstr.32	s15, [sp, #144]
1086:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
 3369              		.loc 1 1086 3 is_stmt 1 view .LVU1094
 3370              	.LVL266:
1086:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
 3371              		.loc 1 1086 17 discriminator 1 view .LVU1095
 3372 08ee 4EF001E0 		dls	lr, lr
 3373 08f2 259A     		ldr	r2, [sp, #148]
 3374 08f4 26AB     		add	r3, sp, #152
 3375              	.LVL267:
 3376              	.L109:
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3377              		.loc 1 1087 5 view .LVU1096
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3378              		.loc 1 1087 41 is_stmt 0 view .LVU1097
 3379 08f6 53F8041B 		ldr	r1, [r3], #4
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3380              		.loc 1 1087 28 view .LVU1098
 3381 08fa 56A8     		add	r0, sp, #344
 3382              	.LVL268:
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3383              		.loc 1 1087 28 view .LVU1099
 3384 08fc 00EBC101 		add	r1, r0, r1, lsl #3
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3385              		.loc 1 1087 24 view .LVU1100
 3386 0900 0868     		ldr	r0, [r1]	@ float
 3387              	.LVL269:
1088:Src/app.c     ****   }
 3388              		.loc 1 1088 24 view .LVU1101
 3389 0902 4968     		ldr	r1, [r1, #4]	@ float
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3390              		.loc 1 1087 24 view .LVU1102
 3391 0904 1060     		str	r0, [r2]	@ float
1088:Src/app.c     ****   }
 3392              		.loc 1 1088 5 is_stmt 1 view .LVU1103
1088:Src/app.c     ****   }
 3393              		.loc 1 1088 24 is_stmt 0 view .LVU1104
 3394 0906 5160     		str	r1, [r2, #4]	@ float
1086:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
 3395              		.loc 1 1086 49 is_stmt 1 discriminator 3 view .LVU1105
1086:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
 3396              		.loc 1 1086 17 discriminator 1 view .LVU1106
 3397 0908 0832     		adds	r2, r2, #8
 3398 090a 0FF00DC0 		le	lr, .L109
 3399              	.LVL270:
1086:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
 3400              		.loc 1 1086 17 is_stmt 0 discriminator 1 view .LVU1107
 3401              	.LBE527:
ARM GAS  /tmp/cceA31Ia.s 			page 126


 3402              	.LBE526:
1105:Src/app.c     **** 
 3403              		.loc 1 1105 3 is_stmt 1 view .LVU1108
 3404 090e B0EE001A 		vmov.f32	s2, #2.0e+0
 3405 0912 1BA8     		add	r0, sp, #108
 3406 0914 F0EE410A 		vmov.f32	s1, s2
 3407 0918 9FED430A 		vldr.32	s0, .L152+48
 3408 091c FFF7FEFF 		bl	roi_shift_and_scale.constprop.0
 3409              	.LVL271:
1112:Src/app.c     **** }
 3410              		.loc 1 1112 3 view .LVU1109
1112:Src/app.c     **** }
 3411              		.loc 1 1112 9 is_stmt 0 view .LVU1110
 3412 0920 1BAD     		add	r5, sp, #108
 3413 0922 0DF1580C 		add	ip, sp, #88
 3414 0926 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 3415 0928 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3416 092c 2B68     		ldr	r3, [r5]
 3417 092e CCF80030 		str	r3, [ip]
 3418              	.L98:
 3419              	.LBE525:
 3420              	.LBE524:
1184:Src/app.c     ****     } else {
 3421              		.loc 1 1184 7 is_stmt 1 view .LVU1111
1184:Src/app.c     ****     } else {
 3422              		.loc 1 1184 15 is_stmt 0 view .LVU1112
 3423 0932 FFF7FEFF 		bl	HAL_GetTick
 3424              	.LVL272:
1184:Src/app.c     ****     } else {
 3425              		.loc 1 1184 13 discriminator 1 view .LVU1113
 3426 0936 059B     		ldr	r3, [sp, #20]
 3427 0938 C01A     		subs	r0, r0, r3
 3428              	.LVL273:
 3429              	.L88:
1188:Src/app.c     **** 
 3430              		.loc 1 1188 5 is_stmt 1 view .LVU1114
1188:Src/app.c     **** 
 3431              		.loc 1 1188 60 is_stmt 0 view .LVU1115
 3432 093a 07EE900A 		vmov	s15, r0	@ int
 3433 093e F8EE677A 		vcvt.f32.u32	s15, s15
 3434 0942 E9EE8B7A 		vfma.f32	s15, s19, s22
1191:Src/app.c     ****     assert(ret == pdTRUE);
 3435              		.loc 1 1191 11 view .LVU1116
 3436 0946 394D     		ldr	r5, .L152+52
 3437 0948 4FF0FF31 		mov	r1, #-1
 3438 094c 686D     		ldr	r0, [r5, #84]
 3439              	.LVL274:
1188:Src/app.c     **** 
 3440              		.loc 1 1188 20 view .LVU1117
 3441 094e 67EEAA9A 		vmul.f32	s19, s15, s21
 3442              	.LVL275:
1191:Src/app.c     ****     assert(ret == pdTRUE);
 3443              		.loc 1 1191 5 is_stmt 1 view .LVU1118
1191:Src/app.c     ****     assert(ret == pdTRUE);
 3444              		.loc 1 1191 11 is_stmt 0 view .LVU1119
 3445 0952 FFF7FEFF 		bl	xQueueSemaphoreTake
 3446              	.LVL276:
ARM GAS  /tmp/cceA31Ia.s 			page 127


1192:Src/app.c     ****     disp.info.pd_ms = is_tracking ? 0 : (int)pd_filtered_ms;
 3447              		.loc 1 1192 5 is_stmt 1 view .LVU1120
 3448 0956 0128     		cmp	r0, #1
 3449 0958 05D0     		beq	.L110
1192:Src/app.c     ****     disp.info.pd_ms = is_tracking ? 0 : (int)pd_filtered_ms;
 3450              		.loc 1 1192 5 is_stmt 0 discriminator 1 view .LVU1121
 3451 095a 4FF49561 		mov	r1, #1192
 3452 095e 344B     		ldr	r3, .L152+56
 3453 0960 344A     		ldr	r2, .L152+60
 3454 0962 FFF76BBB 		b	.L147
 3455              	.L110:
1193:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
 3456              		.loc 1 1193 5 is_stmt 1 view .LVU1122
1193:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
 3457              		.loc 1 1193 39 is_stmt 0 view .LVU1123
 3458 0966 002C     		cmp	r4, #0
 3459 0968 39D1     		bne	.L120
1193:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
 3460              		.loc 1 1193 41 discriminator 1 view .LVU1124
 3461 096a FDEECA7A 		vcvt.s32.f32	s15, s20
 3462 096e 17EE903A 		vmov	r3, s15	@ int
 3463              	.L111:
1193:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
 3464              		.loc 1 1193 21 discriminator 4 view .LVU1125
 3465 0972 C5F8AC30 		str	r3, [r5, #172]
1194:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
 3466              		.loc 1 1194 5 is_stmt 1 view .LVU1126
1194:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
 3467              		.loc 1 1194 57 is_stmt 0 discriminator 2 view .LVU1127
 3468 0976 2346     		mov	r3, r4
1194:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
 3469              		.loc 1 1194 57 view .LVU1128
 3470 0978 1CB1     		cbz	r4, .L112
 3471              	.LVL277:
1194:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
 3472              		.loc 1 1194 37 discriminator 1 view .LVU1129
 3473 097a FDEEE97A 		vcvt.s32.f32	s15, s19
 3474 097e 17EE903A 		vmov	r3, s15	@ int
 3475              	.LVL278:
 3476              	.L112:
1197:Src/app.c     ****     disp.info.hands[0].is_valid = is_tracking;
 3477              		.loc 1 1197 43 view .LVU1130
 3478 0982 5499     		ldr	r1, [sp, #336]
1194:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
 3479              		.loc 1 1194 21 discriminator 4 view .LVU1131
 3480 0984 C5F8B030 		str	r3, [r5, #176]
1195:Src/app.c     ****     disp.info.pd_hand_nb = is_tracking;
 3481              		.loc 1 1195 5 is_stmt 1 view .LVU1132
1197:Src/app.c     ****     disp.info.hands[0].is_valid = is_tracking;
 3482              		.loc 1 1197 27 is_stmt 0 view .LVU1133
 3483 0988 0B68     		ldr	r3, [r1]	@ float
1199:Src/app.c     ****     disp.info.hands[0].roi = rois[0];
 3484              		.loc 1 1199 5 view .LVU1134
 3485 098a 2B48     		ldr	r0, .L152+64
 3486              	.LVL279:
1197:Src/app.c     ****     disp.info.hands[0].is_valid = is_tracking;
 3487              		.loc 1 1197 27 view .LVU1135
ARM GAS  /tmp/cceA31Ia.s 			page 128


 3488 098c C5F8C830 		str	r3, [r5, #200]	@ float
1195:Src/app.c     ****     disp.info.pd_hand_nb = is_tracking;
 3489              		.loc 1 1195 28 view .LVU1136
 3490 0990 85ED2A9A 		vstr.32	s18, [r5, #168]
1196:Src/app.c     ****     disp.info.pd_max_prob = pd_info.pd_out.pOutData[0].prob;
 3491              		.loc 1 1196 5 is_stmt 1 view .LVU1137
1196:Src/app.c     ****     disp.info.pd_max_prob = pd_info.pd_out.pOutData[0].prob;
 3492              		.loc 1 1196 26 is_stmt 0 view .LVU1138
 3493 0994 C5F8C440 		str	r4, [r5, #196]
1197:Src/app.c     ****     disp.info.hands[0].is_valid = is_tracking;
 3494              		.loc 1 1197 5 is_stmt 1 view .LVU1139
1198:Src/app.c     ****     copy_pd_box(&disp.info.hands[0].pd_hands, &pd_info.pd_out.pOutData[0]);
 3495              		.loc 1 1198 5 view .LVU1140
1198:Src/app.c     ****     copy_pd_box(&disp.info.hands[0].pd_hands, &pd_info.pd_out.pOutData[0]);
 3496              		.loc 1 1198 33 is_stmt 0 view .LVU1141
 3497 0998 C5F8CC40 		str	r4, [r5, #204]
1199:Src/app.c     ****     disp.info.hands[0].roi = rois[0];
 3498              		.loc 1 1199 5 is_stmt 1 view .LVU1142
 3499 099c FFF7FEFF 		bl	copy_pd_box
 3500              	.LVL280:
1200:Src/app.c     ****     for (j = 0; j < LD_LANDMARK_NB; j++)
 3501              		.loc 1 1200 5 view .LVU1143
1200:Src/app.c     ****     for (j = 0; j < LD_LANDMARK_NB; j++)
 3502              		.loc 1 1200 28 is_stmt 0 view .LVU1144
 3503 09a0 DFF89CC0 		ldr	ip, .L152+72
 3504 09a4 DFF894E0 		ldr	lr, .L152+68
 3505 09a8 BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 3506 09ac ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3507 09b0 6046     		mov	r0, ip
 3508 09b2 DEF80030 		ldr	r3, [lr]
1202:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
 3509              		.loc 1 1202 42 view .LVU1145
 3510 09b6 A822     		movs	r2, #168
 3511 09b8 1749     		ldr	r1, .L152+32
1200:Src/app.c     ****     for (j = 0; j < LD_LANDMARK_NB; j++)
 3512              		.loc 1 1200 28 view .LVU1146
 3513 09ba 40F8043B 		str	r3, [r0], #4
1201:Src/app.c     ****       disp.info.hands[0].ld_landmarks[j] = ld_landmarks[0][j];
 3514              		.loc 1 1201 5 is_stmt 1 view .LVU1147
 3515              	.LVL281:
1201:Src/app.c     ****       disp.info.hands[0].ld_landmarks[j] = ld_landmarks[0][j];
 3516              		.loc 1 1201 19 discriminator 1 view .LVU1148
1202:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
 3517              		.loc 1 1202 42 is_stmt 0 view .LVU1149
 3518 09be FFF7FEFF 		bl	memcpy
 3519              	.LVL282:
1203:Src/app.c     ****     assert(ret == pdTRUE);
 3520              		.loc 1 1203 5 is_stmt 1 view .LVU1150
1203:Src/app.c     ****     assert(ret == pdTRUE);
 3521              		.loc 1 1203 11 is_stmt 0 view .LVU1151
 3522 09c2 0023     		movs	r3, #0
 3523 09c4 686D     		ldr	r0, [r5, #84]
 3524 09c6 1A46     		mov	r2, r3
 3525 09c8 1946     		mov	r1, r3
 3526 09ca FFF7FEFF 		bl	xQueueGenericSend
 3527              	.LVL283:
1204:Src/app.c     **** 
ARM GAS  /tmp/cceA31Ia.s 			page 129


 3528              		.loc 1 1204 5 is_stmt 1 view .LVU1152
 3529 09ce 0128     		cmp	r0, #1
 3530 09d0 07D0     		beq	.L113
1204:Src/app.c     **** 
 3531              		.loc 1 1204 5 is_stmt 0 discriminator 1 view .LVU1153
 3532 09d2 40F2B441 		movw	r1, #1204
 3533 09d6 164B     		ldr	r3, .L152+56
 3534 09d8 164A     		ldr	r2, .L152+60
 3535 09da FFF72FBB 		b	.L147
 3536              	.L120:
1193:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
 3537              		.loc 1 1193 39 discriminator 2 view .LVU1154
 3538 09de 0023     		movs	r3, #0
 3539 09e0 C7E7     		b	.L111
 3540              	.L113:
1207:Src/app.c     ****   }
 3541              		.loc 1 1207 5 is_stmt 1 view .LVU1155
 3542 09e2 0023     		movs	r3, #0
 3543 09e4 2868     		ldr	r0, [r5]
 3544              	.LVL284:
1207:Src/app.c     ****   }
 3545              		.loc 1 1207 5 is_stmt 0 view .LVU1156
 3546 09e6 1A46     		mov	r2, r3
 3547 09e8 1946     		mov	r1, r3
 3548 09ea FFF7FEFF 		bl	xQueueGenericSend
 3549              	.LVL285:
 3550              	.LBE544:
1151:Src/app.c     ****   {
 3551              		.loc 1 1151 9 is_stmt 1 view .LVU1157
 3552              	.LBB545:
1157:Src/app.c     ****     nn_period_ms = nn_period[1] - nn_period[0];
 3553              		.loc 1 1157 18 is_stmt 0 discriminator 1 view .LVU1158
 3554 09ee 029D     		ldr	r5, [sp, #8]
 3555              	.LBE545:
1152:Src/app.c     ****     uint8_t *capture_buffer;
 3556              		.loc 1 1152 3 view .LVU1159
 3557 09f0 FFF7F6BB 		b	.L114
 3558              	.L153:
 3559 09f4 AFF30080 		.align	3
 3560              	.L152:
 3561 09f8 182D4454 		.word	1413754136
 3562 09fc FB21F93F 		.word	1073291771
 3563 0a00 182D4454 		.word	1413754136
 3564 0a04 FB210940 		.word	1074340347
 3565 0a08 182D4454 		.word	1413754136
 3566 0a0c FB211940 		.word	1075388923
 3567 0a10 00ED00E0 		.word	-536810240
 3568 0a14 00000000 		.word	NN_Instance_hand_landmark
 3569 0a18 00000000 		.word	ld_landmarks
 3570 0a1c 30000000 		.word	.LANCHOR0+48
 3571 0a20 00401C46 		.word	1176256512
 3572 0a24 00401CC6 		.word	-971227136
 3573 0a28 CDCCCCBD 		.word	-1110651699
 3574 0a2c 00000000 		.word	disp
 3575 0a30 00000000 		.word	.LC4
 3576 0a34 00000000 		.word	__func__.13
 3577 0a38 D0000000 		.word	disp+208
ARM GAS  /tmp/cceA31Ia.s 			page 130


 3578 0a3c 00000000 		.word	rois
 3579 0a40 E8000000 		.word	disp+232
 3580              		.cfi_endproc
 3581              	.LFE7387:
 3583              		.section	.text.display_hand,"ax",%progbits
 3584              		.align	1
 3585              		.global	display_hand
 3586              		.syntax unified
 3587              		.thumb
 3588              		.thumb_func
 3590              	display_hand:
 3591              	.LVL286:
 3592              	.LFB7375:
 738:Src/app.c     ****   if (info->is_pd_displayed) {
 3593              		.loc 1 738 1 is_stmt 1 view -0
 3594              		.cfi_startproc
 3595              		@ args = 0, pretend = 0, frame = 72
 3596              		@ frame_needed = 0, uses_anonymous_args = 0
 739:Src/app.c     ****     display_pd_hand(&hand->pd_hands);
 3597              		.loc 1 739 3 view .LVU1161
 738:Src/app.c     ****   if (info->is_pd_displayed) {
 3598              		.loc 1 738 1 is_stmt 0 view .LVU1162
 3599 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 3600              		.cfi_def_cfa_offset 32
 3601              		.cfi_offset 4, -32
 3602              		.cfi_offset 5, -28
 3603              		.cfi_offset 6, -24
 3604              		.cfi_offset 7, -20
 3605              		.cfi_offset 8, -16
 3606              		.cfi_offset 9, -12
 3607              		.cfi_offset 10, -8
 3608              		.cfi_offset 14, -4
 3609 0004 2DED048B 		vpush.64	{d8, d9}
 3610              		.cfi_def_cfa_offset 48
 3611              		.cfi_offset 80, -48
 3612              		.cfi_offset 81, -44
 3613              		.cfi_offset 82, -40
 3614              		.cfi_offset 83, -36
 739:Src/app.c     ****     display_pd_hand(&hand->pd_hands);
 3615              		.loc 1 739 6 view .LVU1163
 3616 0008 8369     		ldr	r3, [r0, #24]
 738:Src/app.c     ****   if (info->is_pd_displayed) {
 3617              		.loc 1 738 1 view .LVU1164
 3618 000a 0546     		mov	r5, r0
 3619 000c 0C46     		mov	r4, r1
 3620 000e 94B0     		sub	sp, sp, #80
 3621              		.cfi_def_cfa_offset 128
 739:Src/app.c     ****     display_pd_hand(&hand->pd_hands);
 3622              		.loc 1 739 6 view .LVU1165
 3623 0010 002B     		cmp	r3, #0
 3624 0012 00F0FD80 		beq	.L155
 740:Src/app.c     ****     display_roi(&hand->roi);
 3625              		.loc 1 740 5 is_stmt 1 view .LVU1166
 3626              	.LVL287:
 3627              	.LBB557:
 3628              	.LBI557:
 597:Src/app.c     **** {
ARM GAS  /tmp/cceA31Ia.s 			page 131


 3629              		.loc 1 597 13 view .LVU1167
 3630              	.LBB558:
 599:Src/app.c     ****   int x0, y0;
 3631              		.loc 1 599 3 view .LVU1168
 600:Src/app.c     ****   int x1, y1;
 3632              		.loc 1 600 3 view .LVU1169
 601:Src/app.c     ****   int w, h;
 3633              		.loc 1 601 3 view .LVU1170
 602:Src/app.c     ****   int i;
 3634              		.loc 1 602 3 view .LVU1171
 603:Src/app.c     **** 
 3635              		.loc 1 603 3 view .LVU1172
 606:Src/app.c     ****   yc = (int)hand->y_center;
 3636              		.loc 1 606 3 view .LVU1173
 606:Src/app.c     ****   yc = (int)hand->y_center;
 3637              		.loc 1 606 6 is_stmt 0 view .LVU1174
 3638 0016 D1ED027A 		vldr.32	s15, [r1, #8]
 3639 001a FDEEE77A 		vcvt.s32.f32	s15, s15
 3640 001e 17EE900A 		vmov	r0, s15	@ int
 3641              	.LVL288:
 607:Src/app.c     ****   w = (int)hand->width;
 3642              		.loc 1 607 3 is_stmt 1 view .LVU1175
 607:Src/app.c     ****   w = (int)hand->width;
 3643              		.loc 1 607 6 is_stmt 0 view .LVU1176
 3644 0022 D1ED037A 		vldr.32	s15, [r1, #12]
 3645 0026 FDEEE77A 		vcvt.s32.f32	s15, s15
 3646 002a 17EE901A 		vmov	r1, s15	@ int
 3647              	.LVL289:
 608:Src/app.c     ****   h = (int)hand->height;
 3648              		.loc 1 608 3 is_stmt 1 view .LVU1177
 609:Src/app.c     ****   x0 = xc - (w + 1) / 2;
 3649              		.loc 1 609 3 view .LVU1178
 609:Src/app.c     ****   x0 = xc - (w + 1) / 2;
 3650              		.loc 1 609 5 is_stmt 0 view .LVU1179
 3651 002e D4ED057A 		vldr.32	s15, [r4, #20]
 3652 0032 FDEEE77A 		vcvt.s32.f32	s15, s15
 3653 0036 17EE903A 		vmov	r3, s15	@ int
 3654              	.LVL290:
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3655              		.loc 1 610 3 is_stmt 1 view .LVU1180
 608:Src/app.c     ****   h = (int)hand->height;
 3656              		.loc 1 608 5 is_stmt 0 view .LVU1181
 3657 003a D4ED047A 		vldr.32	s15, [r4, #16]
 3658 003e FDEEE77A 		vcvt.s32.f32	s15, s15
 3659 0042 17EE902A 		vmov	r2, s15	@ int
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3660              		.loc 1 610 16 view .LVU1182
 3661 0046 0132     		adds	r2, r2, #1
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3662              		.loc 1 610 21 view .LVU1183
 3663 0048 02EBD272 		add	r2, r2, r2, lsr #31
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3664              		.loc 1 611 16 view .LVU1184
 3665 004c 0133     		adds	r3, r3, #1
 3666              	.LVL291:
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3667              		.loc 1 610 21 view .LVU1185
ARM GAS  /tmp/cceA31Ia.s 			page 132


 3668 004e 5210     		asrs	r2, r2, #1
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3669              		.loc 1 611 21 view .LVU1186
 3670 0050 03EBD373 		add	r3, r3, r3, lsr #31
 3671              	.LVL292:
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3672              		.loc 1 610 21 view .LVU1187
 3673 0054 5242     		rsbs	r2, r2, #0
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3674              		.loc 1 611 21 view .LVU1188
 3675 0056 5B10     		asrs	r3, r3, #1
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3676              		.loc 1 610 11 view .LVU1189
 3677 0058 8618     		adds	r6, r0, r2
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3678              		.loc 1 611 21 view .LVU1190
 3679 005a 5B42     		rsbs	r3, r3, #0
 612:Src/app.c     ****   y1 = yc + (h + 1) / 2;
 3680              		.loc 1 612 6 view .LVU1191
 3681 005c 801A     		subs	r0, r0, r2
 3682              	.LVL293:
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3683              		.loc 1 610 6 view .LVU1192
 3684 005e 0296     		str	r6, [sp, #8]
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3685              		.loc 1 611 3 is_stmt 1 view .LVU1193
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3686              		.loc 1 611 11 is_stmt 0 view .LVU1194
 3687 0060 CE18     		adds	r6, r1, r3
 613:Src/app.c     ****   clamp_point(&x0, &y0);
 3688              		.loc 1 613 6 view .LVU1195
 3689 0062 C91A     		subs	r1, r1, r3
 3690              	.LVL294:
 612:Src/app.c     ****   y1 = yc + (h + 1) / 2;
 3691              		.loc 1 612 6 view .LVU1196
 3692 0064 0490     		str	r0, [sp, #16]
 613:Src/app.c     ****   clamp_point(&x0, &y0);
 3693              		.loc 1 613 6 view .LVU1197
 3694 0066 0C91     		str	r1, [sp, #48]
 614:Src/app.c     ****   clamp_point(&x1, &y1);
 3695              		.loc 1 614 3 view .LVU1198
 3696 0068 02A8     		add	r0, sp, #8
 3697 006a 03A9     		add	r1, sp, #12
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3698              		.loc 1 611 6 view .LVU1199
 3699 006c 0396     		str	r6, [sp, #12]
 612:Src/app.c     ****   y1 = yc + (h + 1) / 2;
 3700              		.loc 1 612 3 is_stmt 1 view .LVU1200
 613:Src/app.c     ****   clamp_point(&x0, &y0);
 3701              		.loc 1 613 3 view .LVU1201
 614:Src/app.c     ****   clamp_point(&x1, &y1);
 3702              		.loc 1 614 3 view .LVU1202
 3703 006e FFF7FEFF 		bl	clamp_point
 3704              	.LVL295:
 615:Src/app.c     ****   UTIL_LCD_DrawRect(x0, y0, x1 - x0, y1 - y0, UTIL_LCD_COLOR_GREEN);
 3705              		.loc 1 615 3 view .LVU1203
 3706 0072 0CA9     		add	r1, sp, #48
ARM GAS  /tmp/cceA31Ia.s 			page 133


 3707 0074 04A8     		add	r0, sp, #16
 3708 0076 FFF7FEFF 		bl	clamp_point
 3709              	.LVL296:
 616:Src/app.c     **** 
 3710              		.loc 1 616 3 view .LVU1204
 3711 007a DDE90201 		ldrd	r0, r1, [sp, #8]
 3712 007e 4FF0FF23 		mov	r3, #-16711936
 3713 0082 049A     		ldr	r2, [sp, #16]
 3714 0084 0093     		str	r3, [sp]
 3715 0086 0C9B     		ldr	r3, [sp, #48]
 3716 0088 121A     		subs	r2, r2, r0
 3717 008a 5B1A     		subs	r3, r3, r1
 3718 008c FFF7FEFF 		bl	UTIL_LCD_DrawRect
 3719              	.LVL297:
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3720              		.loc 1 619 3 view .LVU1205
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3721              		.loc 1 619 17 discriminator 1 view .LVU1206
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3722              		.loc 1 619 10 is_stmt 0 view .LVU1207
 3723 0090 0026     		movs	r6, #0
 3724              	.LBB559:
 620:Src/app.c     **** 
 3725              		.loc 1 620 62 discriminator 3 view .LVU1208
 3726 0092 DFF8A081 		ldr	r8, .L175+4
 3727 0096 664F     		ldr	r7, .L175
 3728              	.LVL298:
 3729              	.L157:
 620:Src/app.c     **** 
 3730              		.loc 1 620 5 is_stmt 1 view .LVU1209
 622:Src/app.c     ****     y0 = (int)hand->pKps[i].y;
 3731              		.loc 1 622 25 is_stmt 0 view .LVU1210
 3732 0098 A269     		ldr	r2, [r4, #24]
 620:Src/app.c     **** 
 3733              		.loc 1 620 62 discriminator 3 view .LVU1211
 3734 009a 36F00203 		bics	r3, r6, #2
 622:Src/app.c     ****     y0 = (int)hand->pKps[i].y;
 3735              		.loc 1 622 25 view .LVU1212
 3736 009e 02EBC602 		add	r2, r2, r6, lsl #3
 622:Src/app.c     ****     y0 = (int)hand->pKps[i].y;
 3737              		.loc 1 622 10 view .LVU1213
 3738 00a2 D2ED007A 		vldr.32	s15, [r2]
 3739 00a6 FDEEE77A 		vcvt.s32.f32	s15, s15
 3740 00aa CDED027A 		vstr.32	s15, [sp, #8]	@ int
 623:Src/app.c     ****     clamp_point(&x0, &y0);
 3741              		.loc 1 623 10 view .LVU1214
 3742 00ae D2ED017A 		vldr.32	s15, [r2, #4]
 620:Src/app.c     **** 
 3743              		.loc 1 620 62 discriminator 3 view .LVU1215
 3744 00b2 0CBF     		ite	eq
 3745 00b4 C146     		moveq	r9, r8
 3746 00b6 B946     		movne	r9, r7
 3747              	.LVL299:
 622:Src/app.c     ****     y0 = (int)hand->pKps[i].y;
 3748              		.loc 1 622 5 is_stmt 1 view .LVU1216
 623:Src/app.c     ****     clamp_point(&x0, &y0);
 3749              		.loc 1 623 5 view .LVU1217
ARM GAS  /tmp/cceA31Ia.s 			page 134


 623:Src/app.c     ****     clamp_point(&x0, &y0);
 3750              		.loc 1 623 10 is_stmt 0 view .LVU1218
 3751 00b8 FDEEE77A 		vcvt.s32.f32	s15, s15
 624:Src/app.c     ****     UTIL_LCD_FillCircle(x0, y0, 2, color);
 3752              		.loc 1 624 5 view .LVU1219
 3753 00bc 03A9     		add	r1, sp, #12
 3754 00be 02A8     		add	r0, sp, #8
 623:Src/app.c     ****     clamp_point(&x0, &y0);
 3755              		.loc 1 623 10 view .LVU1220
 3756 00c0 CDED037A 		vstr.32	s15, [sp, #12]	@ int
 624:Src/app.c     ****     UTIL_LCD_FillCircle(x0, y0, 2, color);
 3757              		.loc 1 624 5 is_stmt 1 view .LVU1221
 3758              	.LBE559:
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3759              		.loc 1 619 23 is_stmt 0 discriminator 2 view .LVU1222
 3760 00c4 0136     		adds	r6, r6, #1
 3761              	.LVL300:
 3762              	.LBB560:
 624:Src/app.c     ****     UTIL_LCD_FillCircle(x0, y0, 2, color);
 3763              		.loc 1 624 5 view .LVU1223
 3764 00c6 FFF7FEFF 		bl	clamp_point
 3765              	.LVL301:
 625:Src/app.c     ****   }
 3766              		.loc 1 625 5 is_stmt 1 view .LVU1224
 3767 00ca DDE90201 		ldrd	r0, r1, [sp, #8]
 3768 00ce 4B46     		mov	r3, r9
 3769 00d0 0222     		movs	r2, #2
 3770 00d2 FFF7FEFF 		bl	UTIL_LCD_FillCircle
 3771              	.LVL302:
 3772              	.LBE560:
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3773              		.loc 1 619 23 discriminator 2 view .LVU1225
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3774              		.loc 1 619 17 discriminator 1 view .LVU1226
 3775 00d6 072E     		cmp	r6, #7
 3776 00d8 DED1     		bne	.L157
 3777              	.LVL303:
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3778              		.loc 1 619 17 is_stmt 0 discriminator 1 view .LVU1227
 3779              	.LBE558:
 3780              	.LBE557:
 741:Src/app.c     ****   }
 3781              		.loc 1 741 5 is_stmt 1 view .LVU1228
 3782              	.LBB561:
 3783              	.LBI561:
 674:Src/app.c     **** {
 3784              		.loc 1 674 13 view .LVU1229
 3785              	.LBB562:
 676:Src/app.c     ****   int corners[4][2];
 3786              		.loc 1 676 3 view .LVU1230
 677:Src/app.c     ****   int is_clamp;
 3787              		.loc 1 677 3 view .LVU1231
 678:Src/app.c     ****   int i;
 3788              		.loc 1 678 3 view .LVU1232
 679:Src/app.c     **** 
 3789              		.loc 1 679 3 view .LVU1233
 682:Src/app.c     **** 
ARM GAS  /tmp/cceA31Ia.s 			page 135


 3790              		.loc 1 682 3 view .LVU1234
 3791              	.LBB563:
 3792              	.LBI563:
 638:Src/app.c     **** {
 3793              		.loc 1 638 13 view .LVU1235
 3794              	.LBB564:
 640:Src/app.c     ****     {-roi->w / 2, -roi->h / 2},
 3795              		.loc 1 640 3 view .LVU1236
 641:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 3796              		.loc 1 641 14 is_stmt 0 view .LVU1237
 3797 00da F6EE006A 		vmov.f32	s13, #5.0e-1
 641:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 3798              		.loc 1 641 6 view .LVU1238
 3799 00de D4ED097A 		vldr.32	s15, [r4, #36]
 641:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 3800              		.loc 1 641 19 view .LVU1239
 3801 00e2 94ED0A7A 		vldr.32	s14, [r4, #40]
 3802              	.LBB565:
 3803              	.LBB566:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3804              		.loc 1 634 11 view .LVU1240
 3805 00e6 94ED0B9A 		vldr.32	s18, [r4, #44]
 3806              	.LBE566:
 3807              	.LBE565:
 641:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 3808              		.loc 1 641 14 view .LVU1241
 3809 00ea 67EEE67A 		vnmul.f32	s15, s15, s13
 3810              	.LVL304:
 641:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 3811              		.loc 1 641 27 view .LVU1242
 3812 00ee 27EE667A 		vnmul.f32	s14, s14, s13
 3813              	.LVL305:
 3814              	.LBB572:
 3815              	.LBB567:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3816              		.loc 1 634 11 view .LVU1243
 3817 00f2 B7EEC99A 		vcvt.f64.f32	d9, s18
 3818 00f6 B1EE676A 		vneg.f32	s12, s15
 3819              	.LVL306:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3820              		.loc 1 634 11 view .LVU1244
 3821 00fa F1EE476A 		vneg.f32	s13, s14
 3822              	.LVL307:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3823              		.loc 1 634 11 view .LVU1245
 3824              	.LBE567:
 3825              	.LBE572:
 646:Src/app.c     **** 
 3826              		.loc 1 646 3 is_stmt 1 view .LVU1246
 648:Src/app.c     ****   /* rotate */
 3827              		.loc 1 648 3 view .LVU1247
 3828              	.LBB573:
 3829              	.LBB568:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3830              		.loc 1 634 11 is_stmt 0 view .LVU1248
 3831 00fe B0EE490B 		vmov.f64	d0, d9
 3832              	.LBE568:
ARM GAS  /tmp/cceA31Ia.s 			page 136


 3833              	.LBE573:
 648:Src/app.c     ****   /* rotate */
 3834              		.loc 1 648 3 view .LVU1249
 3835 0102 CDED047A 		vstr.32	s15, [sp, #16]
 3836 0106 8DED057A 		vstr.32	s14, [sp, #20]
 3837 010a 8DED066A 		vstr.32	s12, [sp, #24]
 3838 010e 8DED077A 		vstr.32	s14, [sp, #28]
 3839 0112 8DED086A 		vstr.32	s12, [sp, #32]
 3840 0116 CDED096A 		vstr.32	s13, [sp, #36]
 3841 011a CDED0A7A 		vstr.32	s15, [sp, #40]
 3842 011e CDED0B6A 		vstr.32	s13, [sp, #44]
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3843              		.loc 1 650 3 is_stmt 1 view .LVU1250
 3844              	.LVL308:
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3845              		.loc 1 650 17 discriminator 1 view .LVU1251
 3846              	.LBB574:
 3847              	.LBB569:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3848              		.loc 1 634 11 is_stmt 0 view .LVU1252
 3849 0122 FFF7FEFF 		bl	cos
 3850              	.LVL309:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3851              		.loc 1 634 11 view .LVU1253
 3852 0126 B0EE408B 		vmov.f64	d8, d0
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3853              		.loc 1 634 31 discriminator 1 view .LVU1254
 3854 012a B0EE490B 		vmov.f64	d0, d9
 3855 012e FFF7FEFF 		bl	sin
 3856              	.LVL310:
 3857              	.LBE569:
 3858              	.LBE574:
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3859              		.loc 1 650 10 view .LVU1255
 3860 0132 4FF0040E 		mov	lr, #4
 3861 0136 0DF11009 		add	r9, sp, #16
 3862              	.LVL311:
 3863              	.LBB575:
 3864              	.LBB570:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3865              		.loc 1 634 31 discriminator 1 view .LVU1256
 3866 013a 4B46     		mov	r3, r9
 3867              	.LBE570:
 3868              	.LBE575:
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3869              		.loc 1 650 10 view .LVU1257
 3870 013c 4EF001E0 		dls	lr, lr
 3871              	.LVL312:
 3872              	.L158:
 651:Src/app.c     **** 
 3873              		.loc 1 651 5 is_stmt 1 view .LVU1258
 3874              	.LBB576:
 3875              	.LBI565:
 629:Src/app.c     **** {
 3876              		.loc 1 629 13 view .LVU1259
 3877              	.LBB571:
 631:Src/app.c     ****   float y = pt[1];
ARM GAS  /tmp/cceA31Ia.s 			page 137


 3878              		.loc 1 631 3 view .LVU1260
 632:Src/app.c     **** 
 3879              		.loc 1 632 3 view .LVU1261
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3880              		.loc 1 634 3 view .LVU1262
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3881              		.loc 1 634 45 is_stmt 0 discriminator 2 view .LVU1263
 3882 0140 93ED017A 		vldr.32	s14, [r3, #4]
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3883              		.loc 1 634 25 discriminator 1 view .LVU1264
 3884 0144 93ED005A 		vldr.32	s10, [r3]
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3885              		.loc 1 634 45 discriminator 2 view .LVU1265
 3886 0148 B7EEC77A 		vcvt.f64.f32	d7, s14
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3887              		.loc 1 634 25 discriminator 1 view .LVU1266
 3888 014c B7EEC55A 		vcvt.f64.f32	d5, s10
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3889              		.loc 1 634 29 discriminator 2 view .LVU1267
 3890 0150 27EE406B 		vnmul.f64	d6, d7, d0
 635:Src/app.c     **** }
 3891              		.loc 1 635 45 discriminator 2 view .LVU1268
 3892 0154 28EE077B 		vmul.f64	d7, d8, d7
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3893              		.loc 1 634 29 discriminator 2 view .LVU1269
 3894 0158 A8EE056B 		vfma.f64	d6, d8, d5
 635:Src/app.c     **** }
 3895              		.loc 1 635 29 discriminator 2 view .LVU1270
 3896 015c A5EE007B 		vfma.f64	d7, d5, d0
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3897              		.loc 1 634 29 discriminator 2 view .LVU1271
 3898 0160 B7EEC66B 		vcvt.f32.f64	s12, d6
 635:Src/app.c     **** }
 3899              		.loc 1 635 29 discriminator 2 view .LVU1272
 3900 0164 B7EEC77B 		vcvt.f32.f64	s14, d7
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3901              		.loc 1 634 29 discriminator 2 view .LVU1273
 3902 0168 83ED006A 		vstr.32	s12, [r3]
 3903              	.LVL313:
 635:Src/app.c     **** }
 3904              		.loc 1 635 3 is_stmt 1 view .LVU1274
 635:Src/app.c     **** }
 3905              		.loc 1 635 29 is_stmt 0 discriminator 2 view .LVU1275
 3906 016c 83ED017A 		vstr.32	s14, [r3, #4]
 3907              	.LVL314:
 635:Src/app.c     **** }
 3908              		.loc 1 635 29 discriminator 2 view .LVU1276
 3909              	.LBE571:
 3910              	.LBE576:
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3911              		.loc 1 650 23 is_stmt 1 discriminator 3 view .LVU1277
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3912              		.loc 1 650 17 discriminator 1 view .LVU1278
 3913 0170 0833     		adds	r3, r3, #8
 3914 0172 0FF01BC8 		le	lr, .L158
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3915              		.loc 1 654 10 is_stmt 0 view .LVU1279
ARM GAS  /tmp/cceA31Ia.s 			page 138


 3916 0176 4FF0040E 		mov	lr, #4
 655:Src/app.c     ****     corners[i][1] += roi->cy;
 3917              		.loc 1 655 25 view .LVU1280
 3918 017a D4ED076A 		vldr.32	s13, [r4, #28]
 656:Src/app.c     ****   }
 3919              		.loc 1 656 25 view .LVU1281
 3920 017e 94ED087A 		vldr.32	s14, [r4, #32]
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3921              		.loc 1 654 10 view .LVU1282
 3922 0182 4EF001E0 		dls	lr, lr
 656:Src/app.c     ****   }
 3923              		.loc 1 656 25 view .LVU1283
 3924 0186 04AB     		add	r3, sp, #16
 3925              	.L159:
 655:Src/app.c     ****     corners[i][1] += roi->cy;
 3926              		.loc 1 655 5 is_stmt 1 view .LVU1284
 655:Src/app.c     ****     corners[i][1] += roi->cy;
 3927              		.loc 1 655 19 is_stmt 0 view .LVU1285
 3928 0188 D3ED007A 		vldr.32	s15, [r3]
 3929 018c 77EEA67A 		vadd.f32	s15, s15, s13
 3930 0190 C3ED007A 		vstr.32	s15, [r3]
 656:Src/app.c     ****   }
 3931              		.loc 1 656 5 is_stmt 1 view .LVU1286
 656:Src/app.c     ****   }
 3932              		.loc 1 656 19 is_stmt 0 view .LVU1287
 3933 0194 D3ED017A 		vldr.32	s15, [r3, #4]
 3934 0198 77EE877A 		vadd.f32	s15, s15, s14
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3935              		.loc 1 654 17 discriminator 1 view .LVU1288
 3936 019c 0833     		adds	r3, r3, #8
 656:Src/app.c     ****   }
 3937              		.loc 1 656 19 view .LVU1289
 3938 019e 43ED017A 		vstr.32	s15, [r3, #-4]
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3939              		.loc 1 654 23 is_stmt 1 discriminator 3 view .LVU1290
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3940              		.loc 1 654 17 discriminator 1 view .LVU1291
 3941 01a2 0FF00FC8 		le	lr, .L159
 3942              	.LBE564:
 3943              	.LBE563:
 3944              	.LBB578:
 3945              	.LBB579:
 662:Src/app.c     ****   int i;
 3946              		.loc 1 662 7 is_stmt 0 view .LVU1292
 3947 01a6 0026     		movs	r6, #0
 662:Src/app.c     ****   int i;
 3948              		.loc 1 662 7 view .LVU1293
 3949 01a8 0CAF     		add	r7, sp, #48
 3950              	.LBE579:
 3951              	.LBE578:
 3952              	.LBB581:
 3953              	.LBB577:
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3954              		.loc 1 654 17 discriminator 1 view .LVU1294
 3955 01aa B846     		mov	r8, r7
 3956              	.LBE577:
 3957              	.LBE581:
ARM GAS  /tmp/cceA31Ia.s 			page 139


 3958              	.LBB582:
 3959              	.LBB580:
 665:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 3960              		.loc 1 665 10 view .LVU1295
 3961 01ac B246     		mov	r10, r6
 3962              	.LVL315:
 3963              	.L160:
 666:Src/app.c     ****     corners_out[i][1] = (int)corners_in[i][1];
 3964              		.loc 1 666 5 is_stmt 1 view .LVU1296
 666:Src/app.c     ****     corners_out[i][1] = (int)corners_in[i][1];
 3965              		.loc 1 666 25 is_stmt 0 view .LVU1297
 3966 01ae D9ED007A 		vldr.32	s15, [r9]
 3967 01b2 FDEEE77A 		vcvt.s32.f32	s15, s15
 3968 01b6 C8ED007A 		vstr.32	s15, [r8]	@ int
 667:Src/app.c     ****     is_clamp |= clamp_point(&corners_out[i][0], &corners_out[i][1]);
 3969              		.loc 1 667 5 is_stmt 1 view .LVU1298
 667:Src/app.c     ****     is_clamp |= clamp_point(&corners_out[i][0], &corners_out[i][1]);
 3970              		.loc 1 667 25 is_stmt 0 view .LVU1299
 3971 01ba D9ED017A 		vldr.32	s15, [r9, #4]
 3972 01be FDEEE77A 		vcvt.s32.f32	s15, s15
 3973 01c2 4146     		mov	r1, r8
 3974 01c4 17EE903A 		vmov	r3, s15	@ int
 668:Src/app.c     ****   }
 3975              		.loc 1 668 17 view .LVU1300
 3976 01c8 4046     		mov	r0, r8
 667:Src/app.c     ****     is_clamp |= clamp_point(&corners_out[i][0], &corners_out[i][1]);
 3977              		.loc 1 667 25 view .LVU1301
 3978 01ca 41F8043F 		str	r3, [r1, #4]!
 668:Src/app.c     ****   }
 3979              		.loc 1 668 5 is_stmt 1 view .LVU1302
 668:Src/app.c     ****   }
 3980              		.loc 1 668 17 is_stmt 0 view .LVU1303
 3981 01ce FFF7FEFF 		bl	clamp_point
 3982              	.LVL316:
 665:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 3983              		.loc 1 665 23 discriminator 3 view .LVU1304
 3984 01d2 0AF1010A 		add	r10, r10, #1
 3985              	.LVL317:
 665:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 3986              		.loc 1 665 17 discriminator 1 view .LVU1305
 3987 01d6 BAF1040F 		cmp	r10, #4
 668:Src/app.c     ****   }
 3988              		.loc 1 668 14 discriminator 1 view .LVU1306
 3989 01da 46EA0006 		orr	r6, r6, r0
 3990              	.LVL318:
 665:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 3991              		.loc 1 665 23 is_stmt 1 discriminator 3 view .LVU1307
 665:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 3992              		.loc 1 665 17 discriminator 1 view .LVU1308
 3993 01de 09F10809 		add	r9, r9, #8
 3994 01e2 08F10808 		add	r8, r8, #8
 3995 01e6 E2D1     		bne	.L160
 671:Src/app.c     **** }
 3996              		.loc 1 671 3 view .LVU1309
 3997              	.LVL319:
 671:Src/app.c     **** }
 3998              		.loc 1 671 3 is_stmt 0 view .LVU1310
ARM GAS  /tmp/cceA31Ia.s 			page 140


 3999              	.LBE580:
 4000              	.LBE582:
 686:Src/app.c     ****     return ;
 4001              		.loc 1 686 3 is_stmt 1 view .LVU1311
 686:Src/app.c     ****     return ;
 4002              		.loc 1 686 6 is_stmt 0 view .LVU1312
 4003 01e8 96B9     		cbnz	r6, .L155
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4004              		.loc 1 691 5 view .LVU1313
 4005 01ea DFF84480 		ldr	r8, .L175
 4006              	.LVL320:
 4007              	.L161:
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4008              		.loc 1 691 5 is_stmt 1 view .LVU1314
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4009              		.loc 1 691 64 is_stmt 0 view .LVU1315
 4010 01ee 0136     		adds	r6, r6, #1
 4011              	.LVL321:
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4012              		.loc 1 691 98 view .LVU1316
 4013 01f0 14AB     		add	r3, sp, #80
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4014              		.loc 1 691 69 view .LVU1317
 4015 01f2 06F00302 		and	r2, r6, #3
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4016              		.loc 1 691 5 view .LVU1318
 4017 01f6 CDF80080 		str	r8, [sp]
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4018              		.loc 1 691 98 view .LVU1319
 4019 01fa 03EBC202 		add	r2, r3, r2, lsl #3
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4020              		.loc 1 691 5 view .LVU1320
 4021 01fe 7968     		ldr	r1, [r7, #4]
 4022 0200 52E90823 		ldrd	r2, r3, [r2, #-32]
 4023 0204 57F8080B 		ldr	r0, [r7], #8
 4024 0208 FFF7FEFF 		bl	UTIL_LCD_DrawLine
 4025              	.LVL322:
 690:Src/app.c     ****     UTIL_LCD_DrawLine(corners[i][0], corners[i][1], corners[(i + 1) % 4][0], corners[(i + 1) % 4][1
 4026              		.loc 1 690 23 is_stmt 1 discriminator 3 view .LVU1321
 690:Src/app.c     ****     UTIL_LCD_DrawLine(corners[i][0], corners[i][1], corners[(i + 1) % 4][0], corners[(i + 1) % 4][1
 4027              		.loc 1 690 17 discriminator 1 view .LVU1322
 4028 020c 042E     		cmp	r6, #4
 4029 020e EED1     		bne	.L161
 4030              	.LVL323:
 4031              	.L155:
 690:Src/app.c     ****     UTIL_LCD_DrawLine(corners[i][0], corners[i][1], corners[(i + 1) % 4][0], corners[(i + 1) % 4][1
 4032              		.loc 1 690 17 is_stmt 0 discriminator 1 view .LVU1323
 4033              	.LBE562:
 4034              	.LBE561:
 743:Src/app.c     ****     display_ld_hand(hand);
 4035              		.loc 1 743 3 is_stmt 1 view .LVU1324
 743:Src/app.c     ****     display_ld_hand(hand);
 4036              		.loc 1 743 6 is_stmt 0 view .LVU1325
 4037 0210 6B69     		ldr	r3, [r5, #20]
 4038 0212 3BB1     		cbz	r3, .L154
 744:Src/app.c     **** }
 4039              		.loc 1 744 5 is_stmt 1 view .LVU1326
ARM GAS  /tmp/cceA31Ia.s 			page 141


 4040 0214 2046     		mov	r0, r4
 745:Src/app.c     **** 
 4041              		.loc 1 745 1 is_stmt 0 view .LVU1327
 4042 0216 14B0     		add	sp, sp, #80
 4043              		.cfi_remember_state
 4044              		.cfi_def_cfa_offset 48
 4045              		@ sp needed
 4046 0218 BDEC048B 		vldm	sp!, {d8-d9}
 4047              		.cfi_restore 82
 4048              		.cfi_restore 83
 4049              		.cfi_restore 80
 4050              		.cfi_restore 81
 4051              		.cfi_def_cfa_offset 32
 4052 021c BDE8F047 		pop	{r4, r5, r6, r7, r8, r9, r10, lr}
 4053              		.cfi_restore 14
 4054              		.cfi_restore 10
 4055              		.cfi_restore 9
 4056              		.cfi_restore 8
 4057              		.cfi_restore 7
 4058              		.cfi_restore 6
 4059              		.cfi_restore 5
 4060              		.cfi_restore 4
 4061              		.cfi_def_cfa_offset 0
 4062              	.LVL324:
 744:Src/app.c     **** }
 4063              		.loc 1 744 5 view .LVU1328
 4064 0220 FFF7FEBF 		b	display_ld_hand
 4065              	.LVL325:
 4066              	.L154:
 4067              		.cfi_restore_state
 745:Src/app.c     **** 
 4068              		.loc 1 745 1 view .LVU1329
 4069 0224 14B0     		add	sp, sp, #80
 4070              		.cfi_def_cfa_offset 48
 4071              		@ sp needed
 4072 0226 BDEC048B 		vldm	sp!, {d8-d9}
 4073              		.cfi_restore 82
 4074              		.cfi_restore 83
 4075              		.cfi_restore 80
 4076              		.cfi_restore 81
 4077              		.cfi_def_cfa_offset 32
 4078 022a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 4079              	.LVL326:
 4080              	.L176:
 745:Src/app.c     **** 
 4081              		.loc 1 745 1 view .LVU1330
 4082 022e 00BF     		.align	2
 4083              	.L175:
 4084 0230 0000FFFF 		.word	-65536
 4085 0234 FF0000FF 		.word	-16776961
 4086              		.cfi_endproc
 4087              	.LFE7375:
 4089              		.global	__aeabi_ul2d
 4090              		.section	.rodata.dp_thread_fct.str1.1,"aMS",%progbits,1
 4091              	.LC19:
 4092 0000 43707520 		.ascii	"Cpu load\000"
 4092      6C6F6164 
ARM GAS  /tmp/cceA31Ia.s 			page 142


 4092      00
 4093              	.LC20:
 4094 0009 20202025 		.ascii	"   %.1f%%\000"
 4094      2E316625 
 4094      2500
 4095              	.LC21:
 4096 0013 496E6665 		.ascii	"Inferences\000"
 4096      72656E63 
 4096      657300
 4097              	.LC22:
 4098 001e 20706420 		.ascii	" pd %2ums\000"
 4098      2532756D 
 4098      7300
 4099              	.LC23:
 4100 0028 20686C20 		.ascii	" hl %2ums\000"
 4100      2532756D 
 4100      7300
 4101              	.LC24:
 4102 0032 2020252E 		.ascii	"  %.1f FPS\000"
 4102      31662046 
 4102      505300
 4103              		.section	.text.dp_thread_fct,"ax",%progbits
 4104              		.align	1
 4105              		.syntax unified
 4106              		.thumb
 4107              		.thumb_func
 4109              	dp_thread_fct:
 4110              	.LVL327:
 4111              	.LFB7392:
1257:Src/app.c     ****   button_t ld_toggle_button;
 4112              		.loc 1 1257 1 is_stmt 1 view -0
 4113              		.cfi_startproc
 4114              		@ args = 0, pretend = 0, frame = 288
 4115              		@ frame_needed = 0, uses_anonymous_args = 0
1258:Src/app.c     ****   button_t hd_toggle_button;
 4116              		.loc 1 1258 3 view .LVU1332
1259:Src/app.c     ****   uint32_t disp_ms = 0;
 4117              		.loc 1 1259 3 view .LVU1333
1260:Src/app.c     ****   display_info_t info;
 4118              		.loc 1 1260 3 view .LVU1334
1261:Src/app.c     ****   uint32_t ts;
 4119              		.loc 1 1261 3 view .LVU1335
1262:Src/app.c     ****   int ret;
 4120              		.loc 1 1262 3 view .LVU1336
1263:Src/app.c     **** 
 4121              		.loc 1 1263 3 view .LVU1337
1266:Src/app.c     ****   button_init(&hd_toggle_button, BUTTON_TAMP, on_pd_toggle_button_click, &disp);
 4122              		.loc 1 1266 3 view .LVU1338
1257:Src/app.c     ****   button_t ld_toggle_button;
 4123              		.loc 1 1257 1 is_stmt 0 view .LVU1339
 4124 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 4125              		.cfi_def_cfa_offset 36
 4126              		.cfi_offset 4, -36
 4127              		.cfi_offset 5, -32
 4128              		.cfi_offset 6, -28
 4129              		.cfi_offset 7, -24
 4130              		.cfi_offset 8, -20
ARM GAS  /tmp/cceA31Ia.s 			page 143


 4131              		.cfi_offset 9, -16
 4132              		.cfi_offset 10, -12
 4133              		.cfi_offset 11, -8
 4134              		.cfi_offset 14, -4
 4135              	.LBB613:
 4136              	.LBB614:
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4137              		.loc 1 370 9 view .LVU1340
 4138 0004 0021     		movs	r1, #0
 4139              	.LBE614:
 4140              	.LBE613:
1257:Src/app.c     ****   button_t ld_toggle_button;
 4141              		.loc 1 1257 1 view .LVU1341
 4142 0006 2DED048B 		vpush.64	{d8, d9}
 4143              		.cfi_def_cfa_offset 52
 4144              		.cfi_offset 80, -52
 4145              		.cfi_offset 81, -48
 4146              		.cfi_offset 82, -44
 4147              		.cfi_offset 83, -40
 4148              	.LBB618:
 4149              	.LBB615:
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4150              		.loc 1 370 9 view .LVU1342
 4151 000a 0846     		mov	r0, r1
 4152              	.LVL328:
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4153              		.loc 1 370 9 view .LVU1343
 4154              	.LBE615:
 4155              	.LBE618:
1257:Src/app.c     ****   button_t ld_toggle_button;
 4156              		.loc 1 1257 1 view .LVU1344
 4157 000c CBB0     		sub	sp, sp, #300
 4158              		.cfi_def_cfa_offset 352
 4159              	.LVL329:
 4160              	.LBB619:
 4161              	.LBI613:
 366:Src/app.c     **** {
 4162              		.loc 1 366 13 is_stmt 1 view .LVU1345
 4163              	.LBB616:
 368:Src/app.c     **** 
 4164              		.loc 1 368 3 view .LVU1346
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4165              		.loc 1 370 3 view .LVU1347
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4166              		.loc 1 370 9 is_stmt 0 view .LVU1348
 4167 000e FFF7FEFF 		bl	BSP_PB_Init
 4168              	.LVL330:
 371:Src/app.c     **** 
 4169              		.loc 1 371 3 is_stmt 1 view .LVU1349
 4170 0012 0146     		mov	r1, r0
 4171 0014 08B1     		cbz	r0, .L178
 4172              	.LVL331:
 4173              	.L179:
 371:Src/app.c     **** 
 4174              		.loc 1 371 3 is_stmt 0 view .LVU1350
 4175 0016 FFF7FEFF 		bl	button_init.part.0
 4176              	.LVL332:
ARM GAS  /tmp/cceA31Ia.s 			page 144


 4177              	.L178:
 373:Src/app.c     ****   b->on_click_handler = on_click_handler;
 4178              		.loc 1 373 3 is_stmt 1 view .LVU1351
 374:Src/app.c     ****   b->prev_state = 0;
 4179              		.loc 1 374 23 is_stmt 0 view .LVU1352
 4180 001a 974B     		ldr	r3, .L195+8
 376:Src/app.c     **** }
 4181              		.loc 1 376 14 view .LVU1353
 4182 001c 974F     		ldr	r7, .L195+12
 375:Src/app.c     ****   b->cb_args = cb_args;
 4183              		.loc 1 375 17 view .LVU1354
 4184 001e CDE90403 		strd	r0, r3, [sp, #16]
 373:Src/app.c     ****   b->on_click_handler = on_click_handler;
 4185              		.loc 1 373 16 view .LVU1355
 4186 0022 8DF80C00 		strb	r0, [sp, #12]
 374:Src/app.c     ****   b->prev_state = 0;
 4187              		.loc 1 374 3 is_stmt 1 view .LVU1356
 376:Src/app.c     **** }
 4188              		.loc 1 376 3 view .LVU1357
 4189              	.LBE616:
 4190              	.LBE619:
 4191              	.LBB620:
 4192              	.LBB621:
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4193              		.loc 1 370 9 is_stmt 0 view .LVU1358
 4194 0026 0120     		movs	r0, #1
 4195              	.LVL333:
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4196              		.loc 1 370 9 view .LVU1359
 4197              	.LBE621:
 4198              	.LBE620:
 4199              	.LBB625:
 4200              	.LBB617:
 376:Src/app.c     **** }
 4201              		.loc 1 376 14 view .LVU1360
 4202 0028 0697     		str	r7, [sp, #24]
 4203              	.LVL334:
 376:Src/app.c     **** }
 4204              		.loc 1 376 14 view .LVU1361
 4205              	.LBE617:
 4206              	.LBE625:
1267:Src/app.c     **** #else
 4207              		.loc 1 1267 3 is_stmt 1 view .LVU1362
 4208              	.LBB626:
 4209              	.LBI620:
 366:Src/app.c     **** {
 4210              		.loc 1 366 13 view .LVU1363
 4211              	.LBB622:
 368:Src/app.c     **** 
 4212              		.loc 1 368 3 view .LVU1364
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4213              		.loc 1 370 3 view .LVU1365
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4214              		.loc 1 370 9 is_stmt 0 view .LVU1366
 4215 002a FFF7FEFF 		bl	BSP_PB_Init
 4216              	.LVL335:
 371:Src/app.c     **** 
ARM GAS  /tmp/cceA31Ia.s 			page 145


 4217              		.loc 1 371 3 is_stmt 1 view .LVU1367
 4218 002e 0028     		cmp	r0, #0
 4219 0030 F1D1     		bne	.L179
 373:Src/app.c     ****   b->on_click_handler = on_click_handler;
 4220              		.loc 1 373 3 view .LVU1368
 373:Src/app.c     ****   b->on_click_handler = on_click_handler;
 4221              		.loc 1 373 16 is_stmt 0 view .LVU1369
 4222 0032 0123     		movs	r3, #1
 4223              	.LBE622:
 4224              	.LBE626:
1260:Src/app.c     ****   display_info_t info;
 4225              		.loc 1 1260 12 view .LVU1370
 4226 0034 0446     		mov	r4, r0
 4227              	.LBB627:
 4228              	.LBB628:
 4229              	.LBB629:
 4230              	.LBB630:
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4231              		.loc 1 417 35 view .LVU1371
 4232 0036 9FED8E9B 		vldr.64	d9, .L195
 4233              	.LBE630:
 4234              	.LBE629:
 4235              	.LBE628:
 4236              	.LBE627:
 4237              	.LBB640:
 4238              	.LBB623:
 373:Src/app.c     ****   b->on_click_handler = on_click_handler;
 4239              		.loc 1 373 16 view .LVU1372
 4240 003a 8DF81C30 		strb	r3, [sp, #28]
 374:Src/app.c     ****   b->prev_state = 0;
 4241              		.loc 1 374 3 is_stmt 1 view .LVU1373
 374:Src/app.c     ****   b->prev_state = 0;
 4242              		.loc 1 374 23 is_stmt 0 view .LVU1374
 4243 003e 904B     		ldr	r3, .L195+16
 4244              	.LBE623:
 4245              	.LBE640:
 4246              	.LBB641:
 4247              	.LBB642:
1216:Src/app.c     ****   assert(ret == HAL_OK);
 4248              		.loc 1 1216 47 view .LVU1375
 4249 0040 DFF88492 		ldr	r9, .L195+88
 4250              	.LBE642:
 4251              	.LBE641:
 4252              	.LBB648:
 4253              	.LBB624:
 375:Src/app.c     ****   b->cb_args = cb_args;
 4254              		.loc 1 375 17 view .LVU1376
 4255 0044 CDE90803 		strd	r0, r3, [sp, #32]
 376:Src/app.c     **** }
 4256              		.loc 1 376 3 is_stmt 1 view .LVU1377
 376:Src/app.c     **** }
 4257              		.loc 1 376 14 is_stmt 0 view .LVU1378
 4258 0048 0A97     		str	r7, [sp, #40]
 4259              	.LVL336:
 4260              	.L189:
 376:Src/app.c     **** }
 4261              		.loc 1 376 14 view .LVU1379
ARM GAS  /tmp/cceA31Ia.s 			page 146


 4262              	.LBE624:
 4263              	.LBE648:
1272:Src/app.c     ****   {
 4264              		.loc 1 1272 3 is_stmt 1 view .LVU1380
1274:Src/app.c     ****     assert(ret == pdTRUE);
 4265              		.loc 1 1274 5 view .LVU1381
1274:Src/app.c     ****     assert(ret == pdTRUE);
 4266              		.loc 1 1274 11 is_stmt 0 view .LVU1382
 4267 004a 4FF0FF31 		mov	r1, #-1
 4268 004e 3868     		ldr	r0, [r7]
 4269 0050 FFF7FEFF 		bl	xQueueSemaphoreTake
 4270              	.LVL337:
1275:Src/app.c     **** 
 4271              		.loc 1 1275 5 is_stmt 1 view .LVU1383
 4272 0054 0128     		cmp	r0, #1
 4273 0056 06D0     		beq	.L180
1275:Src/app.c     **** 
 4274              		.loc 1 1275 5 is_stmt 0 discriminator 1 view .LVU1384
 4275 0058 40F2FB41 		movw	r1, #1275
 4276 005c 894B     		ldr	r3, .L195+20
 4277 005e 8A4A     		ldr	r2, .L195+24
 4278              	.LVL338:
 4279              	.L194:
1281:Src/app.c     ****     info = disp.info;
 4280              		.loc 1 1281 5 discriminator 1 view .LVU1385
 4281 0060 8A48     		ldr	r0, .L195+28
 4282 0062 FFF7FEFF 		bl	__assert_func
 4283              	.LVL339:
 4284              	.L180:
1277:Src/app.c     ****     button_process(&hd_toggle_button);
 4285              		.loc 1 1277 5 is_stmt 1 view .LVU1386
 4286 0066 03A8     		add	r0, sp, #12
 4287              	.LVL340:
1277:Src/app.c     ****     button_process(&hd_toggle_button);
 4288              		.loc 1 1277 5 is_stmt 0 view .LVU1387
 4289 0068 FFF7FEFF 		bl	button_process
 4290              	.LVL341:
1278:Src/app.c     **** 
 4291              		.loc 1 1278 5 is_stmt 1 view .LVU1388
 4292 006c 07A8     		add	r0, sp, #28
 4293 006e FFF7FEFF 		bl	button_process
 4294              	.LVL342:
1280:Src/app.c     ****     assert(ret == pdTRUE);
 4295              		.loc 1 1280 5 view .LVU1389
1280:Src/app.c     ****     assert(ret == pdTRUE);
 4296              		.loc 1 1280 11 is_stmt 0 view .LVU1390
 4297 0072 4FF0FF31 		mov	r1, #-1
 4298 0076 786D     		ldr	r0, [r7, #84]
 4299 0078 FFF7FEFF 		bl	xQueueSemaphoreTake
 4300              	.LVL343:
1281:Src/app.c     ****     info = disp.info;
 4301              		.loc 1 1281 5 is_stmt 1 view .LVU1391
 4302 007c 0128     		cmp	r0, #1
 4303 007e 04D0     		beq	.L181
1281:Src/app.c     ****     info = disp.info;
 4304              		.loc 1 1281 5 is_stmt 0 discriminator 1 view .LVU1392
 4305 0080 40F20151 		movw	r1, #1281
ARM GAS  /tmp/cceA31Ia.s 			page 147


 4306 0084 7F4B     		ldr	r3, .L195+20
 4307 0086 804A     		ldr	r2, .L195+24
 4308 0088 EAE7     		b	.L194
 4309              	.L181:
1282:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
 4310              		.loc 1 1282 5 is_stmt 1 view .LVU1393
1282:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
 4311              		.loc 1 1282 10 is_stmt 0 view .LVU1394
 4312 008a FC22     		movs	r2, #252
 4313 008c 8049     		ldr	r1, .L195+32
 4314 008e 0BA8     		add	r0, sp, #44
 4315              	.LVL344:
1282:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
 4316              		.loc 1 1282 10 view .LVU1395
 4317 0090 FFF7FEFF 		bl	memcpy
 4318              	.LVL345:
1283:Src/app.c     ****     assert(ret == pdTRUE);
 4319              		.loc 1 1283 5 is_stmt 1 view .LVU1396
1283:Src/app.c     ****     assert(ret == pdTRUE);
 4320              		.loc 1 1283 11 is_stmt 0 view .LVU1397
 4321 0094 0023     		movs	r3, #0
 4322 0096 786D     		ldr	r0, [r7, #84]
 4323 0098 1A46     		mov	r2, r3
 4324 009a 1946     		mov	r1, r3
 4325 009c FFF7FEFF 		bl	xQueueGenericSend
 4326              	.LVL346:
1284:Src/app.c     ****     info.disp_ms = disp_ms;
 4327              		.loc 1 1284 5 view .LVU1398
 4328 00a0 0128     		cmp	r0, #1
1283:Src/app.c     ****     assert(ret == pdTRUE);
 4329              		.loc 1 1283 11 view .LVU1399
 4330 00a2 0546     		mov	r5, r0
 4331              	.LVL347:
1284:Src/app.c     ****     info.disp_ms = disp_ms;
 4332              		.loc 1 1284 5 is_stmt 1 view .LVU1400
 4333 00a4 04D0     		beq	.L182
1284:Src/app.c     ****     info.disp_ms = disp_ms;
 4334              		.loc 1 1284 5 is_stmt 0 discriminator 1 view .LVU1401
 4335 00a6 40F20451 		movw	r1, #1284
 4336 00aa 764B     		ldr	r3, .L195+20
 4337 00ac 764A     		ldr	r2, .L195+24
 4338 00ae D7E7     		b	.L194
 4339              	.L182:
1285:Src/app.c     **** 
 4340              		.loc 1 1285 5 is_stmt 1 view .LVU1402
1285:Src/app.c     **** 
 4341              		.loc 1 1285 18 is_stmt 0 view .LVU1403
 4342 00b0 0F94     		str	r4, [sp, #60]
1287:Src/app.c     ****     dp_update_drawing_area();
 4343              		.loc 1 1287 5 is_stmt 1 view .LVU1404
1287:Src/app.c     ****     dp_update_drawing_area();
 4344              		.loc 1 1287 10 is_stmt 0 view .LVU1405
 4345 00b2 FFF7FEFF 		bl	HAL_GetTick
 4346              	.LVL348:
1287:Src/app.c     ****     dp_update_drawing_area();
 4347              		.loc 1 1287 10 view .LVU1406
 4348 00b6 8246     		mov	r10, r0
ARM GAS  /tmp/cceA31Ia.s 			page 148


 4349              	.LVL349:
1288:Src/app.c     ****     Display_NetworkOutput(&info);
 4350              		.loc 1 1288 5 is_stmt 1 view .LVU1407
 4351              	.LBB649:
 4352              	.LBI641:
1211:Src/app.c     **** {
 4353              		.loc 1 1211 13 view .LVU1408
 4354              	.LBB647:
1213:Src/app.c     **** 
 4355              		.loc 1 1213 3 view .LVU1409
1215:Src/app.c     ****   ret = SCRL_SetAddress_NoReload(lcd_fg_buffer[lcd_fg_buffer_rd_idx], SCRL_LAYER_1);
 4356              		.loc 1 1215 3 view .LVU1410
 4357              	.LBB643:
 4358              	.LBI643:
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cceA31Ia.s 			page 149


 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  /tmp/cceA31Ia.s 			page 150


 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
ARM GAS  /tmp/cceA31Ia.s 			page 151


 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cceA31Ia.s 			page 152


 486:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
ARM GAS  /tmp/cceA31Ia.s 			page 153


 543:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cceA31Ia.s 			page 154


 600:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
ARM GAS  /tmp/cceA31Ia.s 			page 155


 657:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
ARM GAS  /tmp/cceA31Ia.s 			page 156


 714:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cceA31Ia.s 			page 157


 771:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
ARM GAS  /tmp/cceA31Ia.s 			page 158


 828:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
ARM GAS  /tmp/cceA31Ia.s 			page 159


 885:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  /tmp/cceA31Ia.s 			page 160


 942:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 4359              		.loc 4 960 27 view .LVU1411
 4360              	.LBB644:
 961:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 4361              		.loc 4 962 3 view .LVU1412
 4362              		.syntax unified
 4363              	@ 962 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4364 00b8 72B6     		cpsid i
 4365              	@ 0 "" 2
 4366              		.thumb
 4367              		.syntax unified
 4368              	.LBE644:
 4369              	.LBE643:
1216:Src/app.c     ****   assert(ret == HAL_OK);
 4370              		.loc 1 1216 3 view .LVU1413
1216:Src/app.c     ****   assert(ret == HAL_OK);
 4371              		.loc 1 1216 47 is_stmt 0 view .LVU1414
 4372 00ba DFF81082 		ldr	r8, .L195+92
 4373 00be D9F80030 		ldr	r3, [r9]
1216:Src/app.c     ****   assert(ret == HAL_OK);
 4374              		.loc 1 1216 9 view .LVU1415
 4375 00c2 7448     		ldr	r0, .L195+36
 4376              	.LVL350:
1216:Src/app.c     ****   assert(ret == HAL_OK);
 4377              		.loc 1 1216 9 view .LVU1416
 4378 00c4 2946     		mov	r1, r5
 4379 00c6 00FB0380 		mla	r0, r0, r3, r8
 4380 00ca FFF7FEFF 		bl	SCRL_SetAddress_NoReload
 4381              	.LVL351:
1217:Src/app.c     ****   __enable_irq();
 4382              		.loc 1 1217 3 is_stmt 1 view .LVU1417
 4383 00ce 8346     		mov	fp, r0
 4384 00d0 20B1     		cbz	r0, .L183
1217:Src/app.c     ****   __enable_irq();
 4385              		.loc 1 1217 3 is_stmt 0 discriminator 1 view .LVU1418
 4386 00d2 40F2C141 		movw	r1, #1217
 4387 00d6 704B     		ldr	r3, .L195+40
 4388 00d8 704A     		ldr	r2, .L195+44
ARM GAS  /tmp/cceA31Ia.s 			page 161


 4389 00da C1E7     		b	.L194
 4390              	.L183:
1218:Src/app.c     **** }
 4391              		.loc 1 1218 3 is_stmt 1 view .LVU1419
 4392              	.LBB645:
 4393              	.LBI645:
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4394              		.loc 4 949 27 view .LVU1420
 4395              	.LBB646:
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4396              		.loc 4 951 3 view .LVU1421
 4397              		.syntax unified
 4398              	@ 951 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4399 00dc 62B6     		cpsie i
 4400              	@ 0 "" 2
 4401              	.LVL352:
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4402              		.loc 4 951 3 is_stmt 0 view .LVU1422
 4403              		.thumb
 4404              		.syntax unified
 4405              	.LBE646:
 4406              	.LBE645:
 4407              	.LBE647:
 4408              	.LBE649:
1289:Src/app.c     ****     SCB_CleanDCache_by_Addr(lcd_fg_buffer[lcd_fg_buffer_rd_idx], LCD_FG_WIDTH * LCD_FG_HEIGHT* 2);
 4409              		.loc 1 1289 5 is_stmt 1 view .LVU1423
 4410              	.LBB650:
 4411              	.LBI627:
 747:Src/app.c     **** {
 4412              		.loc 1 747 13 view .LVU1424
 4413              	.LBB639:
 749:Src/app.c     ****   int line_nb = 0;
 4414              		.loc 1 749 3 view .LVU1425
 750:Src/app.c     ****   float nn_fps;
 4415              		.loc 1 750 3 view .LVU1426
 751:Src/app.c     ****   int i;
 4416              		.loc 1 751 3 view .LVU1427
 752:Src/app.c     **** 
 4417              		.loc 1 752 3 view .LVU1428
 755:Src/app.c     **** 
 4418              		.loc 1 755 3 view .LVU1429
 4419              	.LBB632:
 4420              	.LBB633:
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4421              		.loc 1 398 24 is_stmt 0 view .LVU1430
 4422 00de 704C     		ldr	r4, .L195+48
 4423              	.LVL353:
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4424              		.loc 1 398 24 view .LVU1431
 4425              	.LBE633:
 4426              	.LBE632:
 755:Src/app.c     **** 
 4427              		.loc 1 755 3 view .LVU1432
 4428 00e0 4FF4F073 		mov	r3, #480
 4429 00e4 4FF44872 		mov	r2, #800
 4430 00e8 0146     		mov	r1, r0
 4431 00ea 0090     		str	r0, [sp]
ARM GAS  /tmp/cceA31Ia.s 			page 162


 4432              	.LBB636:
 4433              	.LBB634:
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4434              		.loc 1 398 24 view .LVU1433
 4435 00ec 04F13805 		add	r5, r4, #56
 4436              	.LVL354:
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4437              		.loc 1 398 24 view .LVU1434
 4438 00f0 04F12006 		add	r6, r4, #32
 4439              	.LBE634:
 4440              	.LBE636:
 755:Src/app.c     **** 
 4441              		.loc 1 755 3 view .LVU1435
 4442 00f4 FFF7FEFF 		bl	UTIL_LCD_FillRect
 4443              	.LVL355:
 758:Src/app.c     ****   cpuload_get_info(&cpu_load, NULL, &cpu_load_one_second, NULL);
 4444              		.loc 1 758 3 is_stmt 1 view .LVU1436
 4445              	.LBB637:
 4446              	.LBI632:
 394:Src/app.c     **** {
 4447              		.loc 1 394 13 view .LVU1437
 4448              	.LBB635:
 396:Src/app.c     **** 
 4449              		.loc 1 396 3 view .LVU1438
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4450              		.loc 1 398 3 view .LVU1439
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4451              		.loc 1 398 24 is_stmt 0 view .LVU1440
 4452 00f8 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 4453 00fa 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 4454 00fc 96E80300 		ldm	r6, {r0, r1}
 4455 0100 85E80300 		stm	r5, {r0, r1}
 399:Src/app.c     ****   cpu_load->history[0].thread = cpu_load->history[0].total - ulTaskGetIdleRunTimeCounter();
 4456              		.loc 1 399 3 is_stmt 1 view .LVU1441
 399:Src/app.c     ****   cpu_load->history[0].thread = cpu_load->history[0].total - ulTaskGetIdleRunTimeCounter();
 4457              		.loc 1 399 32 is_stmt 0 view .LVU1442
 4458 0104 FFF7FEFF 		bl	TIM4_Get_Value
 4459              	.LVL356:
 4460 0108 0546     		mov	r5, r0
 399:Src/app.c     ****   cpu_load->history[0].thread = cpu_load->history[0].total - ulTaskGetIdleRunTimeCounter();
 4461              		.loc 1 399 30 discriminator 1 view .LVU1443
 4462 010a C4E9080B 		strd	r0, fp, [r4, #32]
 400:Src/app.c     ****   cpu_load->history[0].tick = HAL_GetTick();
 4463              		.loc 1 400 3 is_stmt 1 view .LVU1444
 400:Src/app.c     ****   cpu_load->history[0].tick = HAL_GetTick();
 4464              		.loc 1 400 62 is_stmt 0 view .LVU1445
 4465 010e FFF7FEFF 		bl	ulTaskGetIdleRunTimeCounter
 4466              	.LVL357:
 400:Src/app.c     ****   cpu_load->history[0].tick = HAL_GetTick();
 4467              		.loc 1 400 60 discriminator 1 view .LVU1446
 4468 0112 2D1A     		subs	r5, r5, r0
 4469 0114 63EB0303 		sbc	r3, r3, r3
 400:Src/app.c     ****   cpu_load->history[0].tick = HAL_GetTick();
 4470              		.loc 1 400 31 discriminator 1 view .LVU1447
 4471 0118 C4E90A53 		strd	r5, r3, [r4, #40]
 401:Src/app.c     **** 
 4472              		.loc 1 401 3 is_stmt 1 view .LVU1448
ARM GAS  /tmp/cceA31Ia.s 			page 163


 401:Src/app.c     **** 
 4473              		.loc 1 401 31 is_stmt 0 view .LVU1449
 4474 011c FFF7FEFF 		bl	HAL_GetTick
 4475              	.LVL358:
 403:Src/app.c     ****     return ;
 4476              		.loc 1 403 33 view .LVU1450
 4477 0120 A36C     		ldr	r3, [r4, #72]
 4478 0122 226E     		ldr	r2, [r4, #96]
 401:Src/app.c     **** 
 4479              		.loc 1 401 29 discriminator 1 view .LVU1451
 4480 0124 2063     		str	r0, [r4, #48]
 403:Src/app.c     ****     return ;
 4481              		.loc 1 403 3 is_stmt 1 view .LVU1452
 403:Src/app.c     ****     return ;
 4482              		.loc 1 403 33 is_stmt 0 view .LVU1453
 4483 0126 9B1A     		subs	r3, r3, r2
 403:Src/app.c     ****     return ;
 4484              		.loc 1 403 6 view .LVU1454
 4485 0128 B3F57A7F 		cmp	r3, #1000
 4486 012c 06D3     		bcc	.L184
 407:Src/app.c     **** }
 4487              		.loc 1 407 55 view .LVU1455
 4488 012e 9022     		movs	r2, #144
 4489 0130 04F13801 		add	r1, r4, #56
 4490 0134 04F15000 		add	r0, r4, #80
 4491 0138 FFF7FEFF 		bl	memmove
 4492              	.LVL359:
 4493              	.L184:
 407:Src/app.c     **** }
 4494              		.loc 1 407 55 view .LVU1456
 4495              	.LBE635:
 4496              	.LBE637:
 759:Src/app.c     **** 
 4497              		.loc 1 759 3 is_stmt 1 view .LVU1457
 4498              	.LBB638:
 4499              	.LBI629:
 410:Src/app.c     ****                              float *cpu_load_last_five_seconds)
 4500              		.loc 1 410 13 view .LVU1458
 4501              	.LBB631:
 413:Src/app.c     ****     *cpu_load_last = 100.0 * (cpu_load->history[0].thread - cpu_load->history[1].thread) /
 4502              		.loc 1 413 3 view .LVU1459
 416:Src/app.c     ****     *cpu_load_last_second = 100.0 * (cpu_load->history[2].thread - cpu_load->history[3].thread) /
 4503              		.loc 1 416 3 view .LVU1460
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4504              		.loc 1 417 5 view .LVU1461
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4505              		.loc 1 417 66 is_stmt 0 view .LVU1462
 4506 013c D4E91C23 		ldrd	r2, r3, [r4, #112]
 4507 0140 D4E91601 		ldrd	r0, r1, [r4, #88]
 4508 0144 801A     		subs	r0, r0, r2
 4509 0146 61EB0301 		sbc	r1, r1, r3
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4510              		.loc 1 417 35 view .LVU1463
 4511 014a FFF7FEFF 		bl	__aeabi_ul2d
 4512              	.LVL360:
 418:Src/app.c     ****   if (cpu_load_last_five_seconds)
 4513              		.loc 1 418 50 view .LVU1464
ARM GAS  /tmp/cceA31Ia.s 			page 164


 4514 014e D4E91A32 		ldrd	r3, r2, [r4, #104]
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4515              		.loc 1 417 35 view .LVU1465
 4516 0152 41EC180B 		vmov	d8, r0, r1
 418:Src/app.c     ****   if (cpu_load_last_five_seconds)
 4517              		.loc 1 418 50 view .LVU1466
 4518 0156 D4E91401 		ldrd	r0, r1, [r4, #80]
 4519 015a C01A     		subs	r0, r0, r3
 4520 015c 61EB0201 		sbc	r1, r1, r2
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4521              		.loc 1 417 97 view .LVU1467
 4522 0160 FFF7FEFF 		bl	__aeabi_ul2d
 4523              	.LVL361:
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4524              		.loc 1 417 35 view .LVU1468
 4525 0164 28EE098B 		vmul.f64	d8, d8, d9
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4526              		.loc 1 417 97 view .LVU1469
 4527 0168 41EC160B 		vmov	d6, r0, r1
 4528 016c 88EE067B 		vdiv.f64	d7, d8, d6
 4529 0170 B7EEC78B 		vcvt.f32.f64	s16, d7
 4530              	.LVL362:
 419:Src/app.c     ****     *cpu_load_last_five_seconds = 100.0 * (cpu_load->history[2].thread - cpu_load->history[7].threa
 4531              		.loc 1 419 3 is_stmt 1 view .LVU1470
 419:Src/app.c     ****     *cpu_load_last_five_seconds = 100.0 * (cpu_load->history[2].thread - cpu_load->history[7].threa
 4532              		.loc 1 419 3 is_stmt 0 view .LVU1471
 4533              	.LBE631:
 4534              	.LBE638:
 762:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "Cpu load");
 4535              		.loc 1 762 3 is_stmt 1 view .LVU1472
 762:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "Cpu load");
 4536              		.loc 1 762 10 is_stmt 0 view .LVU1473
 4537 0174 9FED4B7A 		vldr.32	s14, .L195+52
 4538 0178 DDED0B7A 		vldr.32	s15, [sp, #44]
 4539 017c C7EE278A 		vdiv.f32	s17, s14, s15
 4540              	.LVL363:
 763:Src/app.c     ****   line_nb += 1;
 4541              		.loc 1 763 3 is_stmt 1 view .LVU1474
 763:Src/app.c     ****   line_nb += 1;
 4542              		.loc 1 763 26 is_stmt 0 view .LVU1475
 4543 0180 FFF7FEFF 		bl	UTIL_LCD_GetFont
 4544              	.LVL364:
 763:Src/app.c     ****   line_nb += 1;
 4545              		.loc 1 763 3 discriminator 1 view .LVU1476
 4546 0184 0021     		movs	r1, #0
 4547 0186 0222     		movs	r2, #2
 4548 0188 0846     		mov	r0, r1
 4549 018a 474B     		ldr	r3, .L195+56
 4550 018c FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4551              	.LVL365:
 764:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "   %.1f%%", cpu_load_one_second);
 4552              		.loc 1 764 3 is_stmt 1 view .LVU1477
 765:Src/app.c     ****   line_nb += 2;
 4553              		.loc 1 765 3 view .LVU1478
 765:Src/app.c     ****   line_nb += 2;
 4554              		.loc 1 765 26 is_stmt 0 view .LVU1479
 4555 0190 FFF7FEFF 		bl	UTIL_LCD_GetFont
ARM GAS  /tmp/cceA31Ia.s 			page 165


 4556              	.LVL366:
 765:Src/app.c     ****   line_nb += 2;
 4557              		.loc 1 765 3 discriminator 1 view .LVU1480
 4558 0194 B7EEC87A 		vcvt.f64.f32	d7, s16
 4559 0198 C188     		ldrh	r1, [r0, #6]
 4560 019a 0222     		movs	r2, #2
 4561 019c 8DED007B 		vstr.64	d7, [sp]
 4562 01a0 424B     		ldr	r3, .L195+60
 4563 01a2 0020     		movs	r0, #0
 4564 01a4 FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4565              	.LVL367:
 766:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "Inferences");
 4566              		.loc 1 766 3 is_stmt 1 view .LVU1481
 767:Src/app.c     ****   line_nb += 1;
 4567              		.loc 1 767 3 view .LVU1482
 767:Src/app.c     ****   line_nb += 1;
 4568              		.loc 1 767 26 is_stmt 0 view .LVU1483
 4569 01a8 FFF7FEFF 		bl	UTIL_LCD_GetFont
 4570              	.LVL368:
 767:Src/app.c     ****   line_nb += 1;
 4571              		.loc 1 767 26 discriminator 1 view .LVU1484
 4572 01ac C188     		ldrh	r1, [r0, #6]
 767:Src/app.c     ****   line_nb += 1;
 4573              		.loc 1 767 3 discriminator 1 view .LVU1485
 4574 01ae 0222     		movs	r2, #2
 4575 01b0 3F4B     		ldr	r3, .L195+64
 4576 01b2 01EB4101 		add	r1, r1, r1, lsl #1
 4577 01b6 0020     		movs	r0, #0
 4578 01b8 FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4579              	.LVL369:
 768:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, " pd %2ums", info->pd_ms);
 4580              		.loc 1 768 3 is_stmt 1 view .LVU1486
 769:Src/app.c     ****   line_nb += 1;
 4581              		.loc 1 769 3 view .LVU1487
 769:Src/app.c     ****   line_nb += 1;
 4582              		.loc 1 769 26 is_stmt 0 view .LVU1488
 4583 01bc FFF7FEFF 		bl	UTIL_LCD_GetFont
 4584              	.LVL370:
 769:Src/app.c     ****   line_nb += 1;
 4585              		.loc 1 769 3 discriminator 1 view .LVU1489
 4586 01c0 0222     		movs	r2, #2
 769:Src/app.c     ****   line_nb += 1;
 4587              		.loc 1 769 26 discriminator 1 view .LVU1490
 4588 01c2 C188     		ldrh	r1, [r0, #6]
 769:Src/app.c     ****   line_nb += 1;
 4589              		.loc 1 769 3 discriminator 1 view .LVU1491
 4590 01c4 0C9B     		ldr	r3, [sp, #48]
 4591 01c6 9140     		lsls	r1, r1, r2
 4592 01c8 0020     		movs	r0, #0
 4593 01ca 0093     		str	r3, [sp]
 4594 01cc 394B     		ldr	r3, .L195+68
 4595 01ce FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4596              	.LVL371:
 770:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, " hl %2ums", info->hl_ms);
 4597              		.loc 1 770 3 is_stmt 1 view .LVU1492
 771:Src/app.c     ****   line_nb += 2;
 4598              		.loc 1 771 3 view .LVU1493
ARM GAS  /tmp/cceA31Ia.s 			page 166


 771:Src/app.c     ****   line_nb += 2;
 4599              		.loc 1 771 26 is_stmt 0 view .LVU1494
 4600 01d2 FFF7FEFF 		bl	UTIL_LCD_GetFont
 4601              	.LVL372:
 771:Src/app.c     ****   line_nb += 2;
 4602              		.loc 1 771 3 discriminator 1 view .LVU1495
 4603 01d6 0D9B     		ldr	r3, [sp, #52]
 771:Src/app.c     ****   line_nb += 2;
 4604              		.loc 1 771 26 discriminator 1 view .LVU1496
 4605 01d8 C188     		ldrh	r1, [r0, #6]
 771:Src/app.c     ****   line_nb += 2;
 4606              		.loc 1 771 3 discriminator 1 view .LVU1497
 4607 01da 0222     		movs	r2, #2
 4608 01dc 01EB8101 		add	r1, r1, r1, lsl #2
 4609 01e0 0020     		movs	r0, #0
 4610 01e2 0093     		str	r3, [sp]
 4611 01e4 344B     		ldr	r3, .L195+72
 4612 01e6 FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4613              	.LVL373:
 772:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "  %.1f FPS", nn_fps);
 4614              		.loc 1 772 3 is_stmt 1 view .LVU1498
 773:Src/app.c     ****   line_nb += 2;
 4615              		.loc 1 773 3 view .LVU1499
 773:Src/app.c     ****   line_nb += 2;
 4616              		.loc 1 773 26 is_stmt 0 view .LVU1500
 4617 01ea FFF7FEFF 		bl	UTIL_LCD_GetFont
 4618              	.LVL374:
 773:Src/app.c     ****   line_nb += 2;
 4619              		.loc 1 773 3 discriminator 1 view .LVU1501
 4620 01ee B7EEE87A 		vcvt.f64.f32	d7, s17
 773:Src/app.c     ****   line_nb += 2;
 4621              		.loc 1 773 26 discriminator 1 view .LVU1502
 4622 01f2 C188     		ldrh	r1, [r0, #6]
 773:Src/app.c     ****   line_nb += 2;
 4623              		.loc 1 773 3 discriminator 1 view .LVU1503
 4624 01f4 314B     		ldr	r3, .L195+76
 4625 01f6 8DED007B 		vstr.64	d7, [sp]
 4626 01fa 0222     		movs	r2, #2
 4627 01fc 0020     		movs	r0, #0
 4628 01fe C1EBC101 		rsb	r1, r1, r1, lsl #3
 4629 0202 FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4630              	.LVL375:
 774:Src/app.c     ****   if (DBG_INFO) {
 4631              		.loc 1 774 3 is_stmt 1 view .LVU1504
 775:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "Display");
 4632              		.loc 1 775 3 view .LVU1505
 783:Src/app.c     ****     if (info->hands[i].is_valid)
 4633              		.loc 1 783 3 view .LVU1506
 783:Src/app.c     ****     if (info->hands[i].is_valid)
 4634              		.loc 1 783 17 discriminator 1 view .LVU1507
 4635 0206 129B     		ldr	r3, [sp, #72]
 4636 0208 002B     		cmp	r3, #0
 4637 020a 05DD     		ble	.L185
 784:Src/app.c     ****       display_hand(info, &info->hands[i]);
 4638              		.loc 1 784 5 view .LVU1508
 784:Src/app.c     ****       display_hand(info, &info->hands[i]);
 4639              		.loc 1 784 8 is_stmt 0 view .LVU1509
ARM GAS  /tmp/cceA31Ia.s 			page 167


 4640 020c 149B     		ldr	r3, [sp, #80]
 4641 020e 1BB1     		cbz	r3, .L185
 785:Src/app.c     ****   }
 4642              		.loc 1 785 7 is_stmt 1 view .LVU1510
 4643 0210 14A9     		add	r1, sp, #80
 4644 0212 0BA8     		add	r0, sp, #44
 4645              	.LVL376:
 785:Src/app.c     ****   }
 4646              		.loc 1 785 7 is_stmt 0 view .LVU1511
 4647 0214 FFF7FEFF 		bl	display_hand
 4648              	.LVL377:
 783:Src/app.c     ****     if (info->hands[i].is_valid)
 4649              		.loc 1 783 38 is_stmt 1 discriminator 2 view .LVU1512
 783:Src/app.c     ****     if (info->hands[i].is_valid)
 4650              		.loc 1 783 17 discriminator 1 view .LVU1513
 4651              	.L185:
 788:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "pd : %5.1f %%", info->pd_max_prob * 100);
 4652              		.loc 1 788 3 view .LVU1514
 788:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "pd : %5.1f %%", info->pd_max_prob * 100);
 4653              		.loc 1 788 3 is_stmt 0 view .LVU1515
 4654              	.LBE639:
 4655              	.LBE650:
1290:Src/app.c     ****     dp_commit_drawing_area();
 4656              		.loc 1 1290 5 is_stmt 1 view .LVU1516
 4657              	.LBB651:
 4658              	.LBI651:
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 4659              		.loc 3 388 27 view .LVU1517
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 4660              		.loc 3 391 5 view .LVU1518
 4661              	.LBB652:
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 4662              		.loc 3 392 8 view .LVU1519
 4663              	.LBE652:
 4664              	.LBE651:
1290:Src/app.c     ****     dp_commit_drawing_area();
 4665              		.loc 1 1290 42 is_stmt 0 view .LVU1520
 4666 0218 D9F80030 		ldr	r3, [r9]
 4667 021c 1D4A     		ldr	r2, .L195+36
 4668 021e 02FB0383 		mla	r3, r2, r3, r8
 4669              	.LVL378:
 4670              	.LBB660:
 4671              	.LBB659:
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4672              		.loc 3 393 7 is_stmt 1 view .LVU1521
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4673              		.loc 3 395 7 view .LVU1522
 4674              	.LBB653:
 4675              	.LBI653:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4676              		.loc 4 269 27 view .LVU1523
 4677              	.LBB654:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4678              		.loc 4 271 3 view .LVU1524
 4679              		.syntax unified
 4680              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4681 0222 BFF34F8F 		dsb 0xF
ARM GAS  /tmp/cceA31Ia.s 			page 168


 4682              	@ 0 "" 2
 4683              		.thumb
 4684              		.syntax unified
 4685              	.LBE654:
 4686              	.LBE653:
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 4687              		.loc 3 398 22 is_stmt 0 view .LVU1525
 4688 0226 45F6C05E 		movw	lr, #24000
 4689 022a 4EF001E0 		dls	lr, lr
 4690 022e 244A     		ldr	r2, .L195+80
 4691              	.LVL379:
 4692              	.L187:
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 4693              		.loc 3 397 7 is_stmt 1 view .LVU1526
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 4694              		.loc 3 398 9 view .LVU1527
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 4695              		.loc 3 398 22 is_stmt 0 view .LVU1528
 4696 0230 C2F86832 		str	r3, [r2, #616]
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 4697              		.loc 3 399 9 is_stmt 1 view .LVU1529
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 4698              		.loc 3 399 17 is_stmt 0 view .LVU1530
 4699 0234 2033     		adds	r3, r3, #32
 4700              	.LVL380:
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 4701              		.loc 3 400 9 is_stmt 1 view .LVU1531
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4702              		.loc 3 401 25 discriminator 1 view .LVU1532
 4703 0236 0FF005C8 		le	lr, .L187
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 4704              		.loc 3 403 7 view .LVU1533
 4705              	.LBB655:
 4706              	.LBI655:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4707              		.loc 4 269 27 view .LVU1534
 4708              	.LBB656:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4709              		.loc 4 271 3 view .LVU1535
 4710              		.syntax unified
 4711              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4712 023a BFF34F8F 		dsb 0xF
 4713              	@ 0 "" 2
 4714              		.thumb
 4715              		.syntax unified
 4716              	.LBE656:
 4717              	.LBE655:
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 4718              		.loc 3 404 7 view .LVU1536
 4719              	.LBB657:
 4720              	.LBI657:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4721              		.loc 4 258 27 view .LVU1537
 4722              	.LBB658:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4723              		.loc 4 260 3 view .LVU1538
 4724              		.syntax unified
ARM GAS  /tmp/cceA31Ia.s 			page 169


 4725              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4726 023e BFF36F8F 		isb 0xF
 4727              	@ 0 "" 2
 4728              	.LVL381:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4729              		.loc 4 260 3 is_stmt 0 view .LVU1539
 4730              		.thumb
 4731              		.syntax unified
 4732              	.LBE658:
 4733              	.LBE657:
 4734              	.LBE659:
 4735              	.LBE660:
1291:Src/app.c     ****     disp_ms = HAL_GetTick() - ts;
 4736              		.loc 1 1291 5 is_stmt 1 view .LVU1540
 4737              	.LBB661:
 4738              	.LBI661:
1221:Src/app.c     **** {
 4739              		.loc 1 1221 13 view .LVU1541
 4740              	.LBB662:
1223:Src/app.c     **** 
 4741              		.loc 1 1223 3 view .LVU1542
1225:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_1);
 4742              		.loc 1 1225 3 view .LVU1543
 4743              	.LBB663:
 4744              	.LBI663:
 960:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4745              		.loc 4 960 27 view .LVU1544
 4746              	.LBB664:
 4747              		.loc 4 962 3 view .LVU1545
 4748              		.syntax unified
 4749              	@ 962 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4750 0242 72B6     		cpsid i
 4751              	@ 0 "" 2
 4752              		.thumb
 4753              		.syntax unified
 4754              	.LBE664:
 4755              	.LBE663:
1226:Src/app.c     ****   assert(ret == HAL_OK);
 4756              		.loc 1 1226 3 view .LVU1546
1226:Src/app.c     ****   assert(ret == HAL_OK);
 4757              		.loc 1 1226 9 is_stmt 0 view .LVU1547
 4758 0244 0120     		movs	r0, #1
 4759 0246 FFF7FEFF 		bl	SCRL_ReloadLayer
 4760              	.LVL382:
1227:Src/app.c     ****   __enable_irq();
 4761              		.loc 1 1227 3 is_stmt 1 view .LVU1548
 4762 024a 20B1     		cbz	r0, .L188
1227:Src/app.c     ****   __enable_irq();
 4763              		.loc 1 1227 3 is_stmt 0 discriminator 1 view .LVU1549
 4764 024c 40F2CB41 		movw	r1, #1227
 4765 0250 114B     		ldr	r3, .L195+40
 4766 0252 1C4A     		ldr	r2, .L195+84
 4767 0254 04E7     		b	.L194
 4768              	.L188:
1228:Src/app.c     ****   lcd_fg_buffer_rd_idx = 1 - lcd_fg_buffer_rd_idx;
 4769              		.loc 1 1228 3 is_stmt 1 view .LVU1550
 4770              	.LBB665:
ARM GAS  /tmp/cceA31Ia.s 			page 170


 4771              	.LBI665:
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4772              		.loc 4 949 27 view .LVU1551
 4773              	.LBB666:
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4774              		.loc 4 951 3 view .LVU1552
 4775              		.syntax unified
 4776              	@ 951 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4777 0256 62B6     		cpsie i
 4778              	@ 0 "" 2
 4779              		.thumb
 4780              		.syntax unified
 4781              	.LBE666:
 4782              	.LBE665:
1229:Src/app.c     **** }
 4783              		.loc 1 1229 3 view .LVU1553
1229:Src/app.c     **** }
 4784              		.loc 1 1229 28 is_stmt 0 view .LVU1554
 4785 0258 D9F80030 		ldr	r3, [r9]
 4786 025c C3F10103 		rsb	r3, r3, #1
1229:Src/app.c     **** }
 4787              		.loc 1 1229 24 view .LVU1555
 4788 0260 C9F80030 		str	r3, [r9]
 4789              	.LVL383:
1229:Src/app.c     **** }
 4790              		.loc 1 1229 24 view .LVU1556
 4791              	.LBE662:
 4792              	.LBE661:
1292:Src/app.c     ****   }
 4793              		.loc 1 1292 5 is_stmt 1 view .LVU1557
1292:Src/app.c     ****   }
 4794              		.loc 1 1292 15 is_stmt 0 view .LVU1558
 4795 0264 FFF7FEFF 		bl	HAL_GetTick
 4796              	.LVL384:
1292:Src/app.c     ****   }
 4797              		.loc 1 1292 13 discriminator 1 view .LVU1559
 4798 0268 A0EB0A04 		sub	r4, r0, r10
 4799              	.LVL385:
1272:Src/app.c     ****   {
 4800              		.loc 1 1272 9 is_stmt 1 view .LVU1560
1274:Src/app.c     ****     assert(ret == pdTRUE);
 4801              		.loc 1 1274 9 is_stmt 0 view .LVU1561
 4802 026c EDE6     		b	.L189
 4803              	.L196:
 4804 026e 00BF     		.align	3
 4805              	.L195:
 4806 0270 00000000 		.word	0
 4807 0274 00005940 		.word	1079574528
 4808 0278 00000000 		.word	on_ld_toggle_button_click
 4809 027c 00000000 		.word	disp
 4810 0280 00000000 		.word	on_pd_toggle_button_click
 4811 0284 00000000 		.word	.LC4
 4812 0288 00000000 		.word	__func__.19
 4813 028c 0E000000 		.word	.LC5
 4814 0290 A8000000 		.word	disp+168
 4815 0294 00B80B00 		.word	768000
 4816 0298 35010000 		.word	.LC15
ARM GAS  /tmp/cceA31Ia.s 			page 171


 4817 029c 00000000 		.word	__func__.15
 4818 02a0 00000000 		.word	cpu_load
 4819 02a4 00007A44 		.word	1148846080
 4820 02a8 00000000 		.word	.LC19
 4821 02ac 09000000 		.word	.LC20
 4822 02b0 13000000 		.word	.LC21
 4823 02b4 1E000000 		.word	.LC22
 4824 02b8 28000000 		.word	.LC23
 4825 02bc 32000000 		.word	.LC24
 4826 02c0 00ED00E0 		.word	-536810240
 4827 02c4 00000000 		.word	__func__.14
 4828 02c8 00000000 		.word	lcd_fg_buffer_rd_idx
 4829 02cc 00180F00 		.word	lcd_fg_buffer
 4830              		.cfi_endproc
 4831              	.LFE7392:
 4833              		.section	.rodata.app_run.str1.1,"aMS",%progbits,1
 4834              	.LC25:
 4835 0000 496E6974 		.ascii	"Init application\000"
 4835      20617070 
 4835      6C696361 
 4835      74696F6E 
 4835      00
 4836              	.LC26:
 4837 0011 72657420 		.ascii	"ret == 0\000"
 4837      3D3D2030 
 4837      00
 4838              	.LC27:
 4839 001a 6973705F 		.ascii	"isp_sem\000"
 4839      73656D00 
 4840              	.LC28:
 4841 0022 64697370 		.ascii	"disp.update\000"
 4841      2E757064 
 4841      61746500 
 4842              	.LC29:
 4843 002e 64697370 		.ascii	"disp.lock\000"
 4843      2E6C6F63 
 4843      6B00
 4844              	.LC30:
 4845 0038 6E6E00   		.ascii	"nn\000"
 4846              	.LC31:
 4847 003b 68646C20 		.ascii	"hdl != NULL\000"
 4847      213D204E 
 4847      554C4C00 
 4848              	.LC32:
 4849 0047 647000   		.ascii	"dp\000"
 4850              	.LC33:
 4851 004a 69737000 		.ascii	"isp\000"
 4852              		.section	.text.app_run,"ax",%progbits
 4853              		.align	1
 4854              		.global	app_run
 4855              		.syntax unified
 4856              		.thumb
 4857              		.thumb_func
 4859              	app_run:
 4860              	.LFB7395:
1305:Src/app.c     ****   }
1306:Src/app.c     **** }
ARM GAS  /tmp/cceA31Ia.s 			page 172


1307:Src/app.c     **** 
1308:Src/app.c     **** static void Display_init()
1309:Src/app.c     **** {
1310:Src/app.c     ****   SCRL_LayerConfig layers_config[2] = {
1311:Src/app.c     ****     {
1312:Src/app.c     ****       .origin = {lcd_bg_area.X0, lcd_bg_area.Y0},
1313:Src/app.c     ****       .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
1314:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 0
1315:Src/app.c     ****       .format = SCRL_RGB888,
1316:Src/app.c     **** #else
1317:Src/app.c     ****       .format = SCRL_ARGB8888,
1318:Src/app.c     **** #endif
1319:Src/app.c     ****       .address = lcd_bg_buffer[lcd_bg_buffer_disp_idx],
1320:Src/app.c     ****     },
1321:Src/app.c     ****     {
1322:Src/app.c     ****       .origin = {lcd_fg_area.X0, lcd_fg_area.Y0},
1323:Src/app.c     ****       .size = {lcd_fg_area.XSize, lcd_fg_area.YSize},
1324:Src/app.c     ****       .format = SCRL_ARGB4444,
1325:Src/app.c     ****       .address = lcd_fg_buffer[1],
1326:Src/app.c     ****     },
1327:Src/app.c     ****   };
1328:Src/app.c     ****   SCRL_ScreenConfig screen_config = {
1329:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
1330:Src/app.c     **** #ifdef SCR_LIB_USE_SPI
1331:Src/app.c     ****     .format = SCRL_RGB565,
1332:Src/app.c     **** #else
1333:Src/app.c     ****      .format = SCRL_YUV422, /* Use SCRL_RGB565 if host support this format to reduce cpu load */
1334:Src/app.c     **** #endif
1335:Src/app.c     ****     .address = screen_buffer,
1336:Src/app.c     ****     .fps = CAMERA_FPS,
1337:Src/app.c     ****   };
1338:Src/app.c     ****   int ret;
1339:Src/app.c     **** 
1340:Src/app.c     ****   ret = SCRL_Init((SCRL_LayerConfig *[2]){&layers_config[0], &layers_config[1]}, &screen_config);
1341:Src/app.c     ****   assert(ret == 0);
1342:Src/app.c     **** 
1343:Src/app.c     ****   UTIL_LCD_SetLayer(SCRL_LAYER_1);
1344:Src/app.c     ****   UTIL_LCD_Clear(UTIL_LCD_COLOR_TRANSPARENT);
1345:Src/app.c     ****   UTIL_LCD_SetFont(&LCD_FONT);
1346:Src/app.c     ****   UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
1347:Src/app.c     **** }
1348:Src/app.c     **** 
1349:Src/app.c     **** void app_run()
1350:Src/app.c     **** {
 4861              		.loc 1 1350 1 is_stmt 1 view -0
 4862              		.cfi_startproc
 4863              		@ args = 0, pretend = 0, frame = 56
 4864              		@ frame_needed = 0, uses_anonymous_args = 0
1351:Src/app.c     ****   UBaseType_t isp_priority = FREERTOS_PRIORITY(2);
 4865              		.loc 1 1351 3 view .LVU1563
 4866              	.LVL386:
1352:Src/app.c     ****   UBaseType_t dp_priority = FREERTOS_PRIORITY(-2);
 4867              		.loc 1 1352 3 view .LVU1564
1353:Src/app.c     ****   UBaseType_t nn_priority = FREERTOS_PRIORITY(1);
 4868              		.loc 1 1353 3 view .LVU1565
1354:Src/app.c     ****   TaskHandle_t hdl;
 4869              		.loc 1 1354 3 view .LVU1566
ARM GAS  /tmp/cceA31Ia.s 			page 173


1355:Src/app.c     ****   int ret;
 4870              		.loc 1 1355 3 view .LVU1567
1356:Src/app.c     **** 
1357:Src/app.c     ****   printf("Init application\n");
 4871              		.loc 1 1357 3 view .LVU1568
1350:Src/app.c     ****   UBaseType_t isp_priority = FREERTOS_PRIORITY(2);
 4872              		.loc 1 1350 1 is_stmt 0 view .LVU1569
 4873 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 4874              		.cfi_def_cfa_offset 28
 4875              		.cfi_offset 4, -28
 4876              		.cfi_offset 5, -24
 4877              		.cfi_offset 6, -20
 4878              		.cfi_offset 7, -16
 4879              		.cfi_offset 8, -12
 4880              		.cfi_offset 9, -8
 4881              		.cfi_offset 14, -4
1358:Src/app.c     ****   /* Enable DWT so DWT_CYCCNT works when debugger not attached */
1359:Src/app.c     ****   CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 4882              		.loc 1 1359 12 view .LVU1570
 4883 0004 854D     		ldr	r5, .L217
1350:Src/app.c     ****   UBaseType_t isp_priority = FREERTOS_PRIORITY(2);
 4884              		.loc 1 1350 1 view .LVU1571
 4885 0006 93B0     		sub	sp, sp, #76
 4886              		.cfi_def_cfa_offset 104
1357:Src/app.c     ****   /* Enable DWT so DWT_CYCCNT works when debugger not attached */
 4887              		.loc 1 1357 3 view .LVU1572
 4888 0008 8548     		ldr	r0, .L217+4
 4889 000a FFF7FEFF 		bl	puts
 4890              	.LVL387:
 4891              		.loc 1 1359 3 is_stmt 1 view .LVU1573
 4892              		.loc 1 1359 12 is_stmt 0 view .LVU1574
 4893 000e D5F8FC30 		ldr	r3, [r5, #252]
1360:Src/app.c     **** 
1361:Src/app.c     ****   /* screen init */
1362:Src/app.c     ****   memset(lcd_bg_buffer, 0, sizeof(lcd_bg_buffer));
 4894              		.loc 1 1362 3 view .LVU1575
 4895 0012 844C     		ldr	r4, .L217+8
1359:Src/app.c     **** 
 4896              		.loc 1 1359 20 view .LVU1576
 4897 0014 43F08073 		orr	r3, r3, #16777216
 4898              		.loc 1 1362 3 view .LVU1577
 4899 0018 0021     		movs	r1, #0
 4900 001a 2046     		mov	r0, r4
 4901 001c 824A     		ldr	r2, .L217+12
1359:Src/app.c     **** 
 4902              		.loc 1 1359 20 view .LVU1578
 4903 001e C5F8FC30 		str	r3, [r5, #252]
 4904              		.loc 1 1362 3 is_stmt 1 view .LVU1579
 4905 0022 FFF7FEFF 		bl	memset
 4906              	.LVL388:
1363:Src/app.c     ****   CACHE_OP(SCB_CleanInvalidateDCache_by_Addr(lcd_bg_buffer, sizeof(lcd_bg_buffer)));
 4907              		.loc 1 1363 3 view .LVU1580
 4908              		.loc 1 1363 3 view .LVU1581
 4909              		.loc 1 1363 3 discriminator 1 view .LVU1582
 4910              	.LBB689:
 4911              	.LBI689:
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
ARM GAS  /tmp/cceA31Ia.s 			page 174


 4912              		.loc 3 418 27 view .LVU1583
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 4913              		.loc 3 421 5 view .LVU1584
 4914              	.LBB690:
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 4915              		.loc 3 422 8 view .LVU1585
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4916              		.loc 3 423 7 view .LVU1586
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4917              		.loc 3 425 7 view .LVU1587
 4918              	.LBB691:
 4919              	.LBI691:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4920              		.loc 4 269 27 view .LVU1588
 4921              	.LBB692:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4922              		.loc 4 271 3 view .LVU1589
 4923              		.syntax unified
 4924              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4925 0026 BFF34F8F 		dsb 0xF
 4926              	@ 0 "" 2
 4927              		.thumb
 4928              		.syntax unified
 4929              	.LBE692:
 4930              	.LBE691:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4931              		.loc 3 431 25 is_stmt 0 discriminator 1 view .LVU1590
 4932 002a DFF880E2 		ldr	lr, .L217+144
 4933              	.LBB694:
 4934              	.LBB693:
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4935              		.loc 4 272 1 view .LVU1591
 4936 002e 0023     		movs	r3, #0
 4937              	.LBE693:
 4938              	.LBE694:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4939              		.loc 3 431 25 discriminator 1 view .LVU1592
 4940 0030 4EF001E0 		dls	lr, lr
 4941              	.LVL389:
 4942              	.L198:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4943              		.loc 3 431 25 discriminator 1 view .LVU1593
 4944 0034 E218     		adds	r2, r4, r3
 4945              	.LVL390:
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 4946              		.loc 3 427 7 is_stmt 1 view .LVU1594
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 4947              		.loc 3 428 9 view .LVU1595
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 4948              		.loc 3 428 23 is_stmt 0 view .LVU1596
 4949 0036 C5F87022 		str	r2, [r5, #624]
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 4950              		.loc 3 429 9 is_stmt 1 view .LVU1597
 4951              	.LVL391:
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 4952              		.loc 3 430 9 view .LVU1598
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
ARM GAS  /tmp/cceA31Ia.s 			page 175


 4953              		.loc 3 431 25 discriminator 1 view .LVU1599
 4954 003a 2033     		adds	r3, r3, #32
 4955              	.LVL392:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4956              		.loc 3 431 25 is_stmt 0 discriminator 1 view .LVU1600
 4957 003c 0FF007C0 		le	lr, .L198
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 4958              		.loc 3 433 7 is_stmt 1 view .LVU1601
 4959              	.LBB695:
 4960              	.LBI695:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4961              		.loc 4 269 27 view .LVU1602
 4962              	.LBB696:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4963              		.loc 4 271 3 view .LVU1603
 4964              		.syntax unified
 4965              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4966 0040 BFF34F8F 		dsb 0xF
 4967              	@ 0 "" 2
 4968              		.thumb
 4969              		.syntax unified
 4970              	.LBE696:
 4971              	.LBE695:
 4972              		.loc 3 434 7 view .LVU1604
 4973              	.LBB697:
 4974              	.LBI697:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4975              		.loc 4 258 27 view .LVU1605
 4976              	.LBB698:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4977              		.loc 4 260 3 view .LVU1606
 4978              		.syntax unified
 4979              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4980 0044 BFF36F8F 		isb 0xF
 4981              	@ 0 "" 2
 4982              	.LVL393:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4983              		.loc 4 260 3 is_stmt 0 view .LVU1607
 4984              		.thumb
 4985              		.syntax unified
 4986              	.LBE698:
 4987              	.LBE697:
 4988              	.LBE690:
 4989              	.LBE689:
 4990              		.loc 1 1363 3 is_stmt 1 discriminator 3 view .LVU1608
1364:Src/app.c     ****   memset(lcd_fg_buffer, 0, sizeof(lcd_fg_buffer));
 4991              		.loc 1 1364 3 view .LVU1609
 4992 0048 784D     		ldr	r5, .L217+16
 4993 004a 0021     		movs	r1, #0
 4994 004c 2846     		mov	r0, r5
 4995 004e 784A     		ldr	r2, .L217+20
 4996 0050 FFF7FEFF 		bl	memset
 4997              	.LVL394:
1365:Src/app.c     ****   CACHE_OP(SCB_CleanInvalidateDCache_by_Addr(lcd_fg_buffer, sizeof(lcd_fg_buffer)));
 4998              		.loc 1 1365 3 view .LVU1610
 4999              		.loc 1 1365 3 view .LVU1611
 5000              		.loc 1 1365 3 discriminator 1 view .LVU1612
ARM GAS  /tmp/cceA31Ia.s 			page 176


 5001              	.LBB699:
 5002              	.LBI699:
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 5003              		.loc 3 418 27 view .LVU1613
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 5004              		.loc 3 421 5 view .LVU1614
 5005              	.LBB700:
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 5006              		.loc 3 422 8 view .LVU1615
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5007              		.loc 3 423 7 view .LVU1616
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5008              		.loc 3 425 7 view .LVU1617
 5009              	.LBB701:
 5010              	.LBI701:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5011              		.loc 4 269 27 view .LVU1618
 5012              	.LBB702:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5013              		.loc 4 271 3 view .LVU1619
 5014              		.syntax unified
 5015              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5016 0054 BFF34F8F 		dsb 0xF
 5017              	@ 0 "" 2
 5018              		.thumb
 5019              		.syntax unified
 5020              	.LBE702:
 5021              	.LBE701:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5022              		.loc 3 431 25 is_stmt 0 discriminator 1 view .LVU1620
 5023 0058 4BF6803E 		movw	lr, #48000
 5024              	.LBB704:
 5025              	.LBB703:
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5026              		.loc 4 272 1 view .LVU1621
 5027 005c 0023     		movs	r3, #0
 5028              	.LBE703:
 5029              	.LBE704:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5030              		.loc 3 431 25 discriminator 1 view .LVU1622
 5031 005e 4EF001E0 		dls	lr, lr
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 5032              		.loc 3 428 23 view .LVU1623
 5033 0062 6E4A     		ldr	r2, .L217
 5034              	.LVL395:
 5035              	.L199:
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 5036              		.loc 3 428 23 view .LVU1624
 5037 0064 E918     		adds	r1, r5, r3
 5038              	.LVL396:
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 5039              		.loc 3 427 7 is_stmt 1 view .LVU1625
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 5040              		.loc 3 428 9 view .LVU1626
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 5041              		.loc 3 428 23 is_stmt 0 view .LVU1627
 5042 0066 C2F87012 		str	r1, [r2, #624]
ARM GAS  /tmp/cceA31Ia.s 			page 177


 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 5043              		.loc 3 429 9 is_stmt 1 view .LVU1628
 5044              	.LVL397:
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 5045              		.loc 3 430 9 view .LVU1629
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5046              		.loc 3 431 25 discriminator 1 view .LVU1630
 5047 006a 2033     		adds	r3, r3, #32
 5048              	.LVL398:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5049              		.loc 3 431 25 is_stmt 0 discriminator 1 view .LVU1631
 5050 006c 0FF007C0 		le	lr, .L199
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 5051              		.loc 3 433 7 is_stmt 1 view .LVU1632
 5052              	.LBB705:
 5053              	.LBI705:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5054              		.loc 4 269 27 view .LVU1633
 5055              	.LBB706:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5056              		.loc 4 271 3 view .LVU1634
 5057              		.syntax unified
 5058              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5059 0070 BFF34F8F 		dsb 0xF
 5060              	@ 0 "" 2
 5061              		.thumb
 5062              		.syntax unified
 5063              	.LBE706:
 5064              	.LBE705:
 5065              		.loc 3 434 7 view .LVU1635
 5066              	.LBB707:
 5067              	.LBI707:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5068              		.loc 4 258 27 view .LVU1636
 5069              	.LBB708:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5070              		.loc 4 260 3 view .LVU1637
 5071              		.syntax unified
 5072              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5073 0074 BFF36F8F 		isb 0xF
 5074              	@ 0 "" 2
 5075              	.LVL399:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5076              		.loc 4 260 3 is_stmt 0 view .LVU1638
 5077              		.thumb
 5078              		.syntax unified
 5079              	.LBE708:
 5080              	.LBE707:
 5081              	.LBE700:
 5082              	.LBE699:
 5083              		.loc 1 1365 3 is_stmt 1 discriminator 3 view .LVU1639
1366:Src/app.c     ****   Display_init();
 5084              		.loc 1 1366 3 view .LVU1640
 5085              	.LBB709:
 5086              	.LBI709:
1308:Src/app.c     **** {
 5087              		.loc 1 1308 13 view .LVU1641
ARM GAS  /tmp/cceA31Ia.s 			page 178


 5088              	.LBB710:
1310:Src/app.c     ****     {
 5089              		.loc 1 1310 3 view .LVU1642
1310:Src/app.c     ****     {
 5090              		.loc 1 1310 20 is_stmt 0 view .LVU1643
 5091 0078 0320     		movs	r0, #3
 5092 007a 0021     		movs	r1, #0
 5093 007c 0126     		movs	r6, #1
1328:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
 5094              		.loc 1 1328 21 view .LVU1644
 5095 007e 0227     		movs	r7, #2
 5096 0080 4FF01E09 		mov	r9, #30
1310:Src/app.c     ****     {
 5097              		.loc 1 1310 20 view .LVU1645
 5098 0084 8DF83000 		strb	r0, [sp, #48]
1319:Src/app.c     ****     },
 5099              		.loc 1 1319 31 view .LVU1646
 5100 0088 6A48     		ldr	r0, .L217+24
1310:Src/app.c     ****     {
 5101              		.loc 1 1310 20 view .LVU1647
 5102 008a 6B4A     		ldr	r2, .L217+28
1319:Src/app.c     ****     },
 5103              		.loc 1 1319 18 view .LVU1648
 5104 008c 0068     		ldr	r0, [r0]
1310:Src/app.c     ****     {
 5105              		.loc 1 1310 20 view .LVU1649
 5106 008e CDE90A12 		strd	r1, r2, [sp, #40]
1319:Src/app.c     ****     },
 5107              		.loc 1 1319 18 view .LVU1650
 5108 0092 03FB0044 		mla	r4, r3, r0, r4
1310:Src/app.c     ****     {
 5109              		.loc 1 1310 20 view .LVU1651
 5110 0096 694B     		ldr	r3, .L217+32
 5111 0098 CDE90D41 		strd	r4, r1, [sp, #52]
 5112 009c 1193     		str	r3, [sp, #68]
1328:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
 5113              		.loc 1 1328 3 is_stmt 1 view .LVU1652
1328:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
 5114              		.loc 1 1328 21 is_stmt 0 view .LVU1653
 5115 009e 684B     		ldr	r3, .L217+36
1340:Src/app.c     ****   assert(ret == 0);
 5116              		.loc 1 1340 9 view .LVU1654
 5117 00a0 06A9     		add	r1, sp, #24
1328:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
 5118              		.loc 1 1328 21 view .LVU1655
 5119 00a2 0893     		str	r3, [sp, #32]
1340:Src/app.c     ****   assert(ret == 0);
 5120              		.loc 1 1340 42 view .LVU1656
 5121 00a4 0AAB     		add	r3, sp, #40
 5122 00a6 0493     		str	r3, [sp, #16]
1340:Src/app.c     ****   assert(ret == 0);
 5123              		.loc 1 1340 9 view .LVU1657
 5124 00a8 04A8     		add	r0, sp, #16
1340:Src/app.c     ****   assert(ret == 0);
 5125              		.loc 1 1340 42 view .LVU1658
 5126 00aa 0EAB     		add	r3, sp, #56
1310:Src/app.c     ****     {
ARM GAS  /tmp/cceA31Ia.s 			page 179


 5127              		.loc 1 1310 20 view .LVU1659
 5128 00ac 0F92     		str	r2, [sp, #60]
 5129 00ae 8DF84060 		strb	r6, [sp, #64]
1328:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
 5130              		.loc 1 1328 21 view .LVU1660
 5131 00b2 0692     		str	r2, [sp, #24]
 5132 00b4 8DF81C70 		strb	r7, [sp, #28]
 5133 00b8 ADF82490 		strh	r9, [sp, #36]	@ movhi
1338:Src/app.c     **** 
 5134              		.loc 1 1338 3 is_stmt 1 view .LVU1661
1340:Src/app.c     ****   assert(ret == 0);
 5135              		.loc 1 1340 3 view .LVU1662
1340:Src/app.c     ****   assert(ret == 0);
 5136              		.loc 1 1340 42 is_stmt 0 view .LVU1663
 5137 00bc 0593     		str	r3, [sp, #20]
1340:Src/app.c     ****   assert(ret == 0);
 5138              		.loc 1 1340 9 view .LVU1664
 5139 00be FFF7FEFF 		bl	SCRL_Init
 5140              	.LVL400:
1341:Src/app.c     **** 
 5141              		.loc 1 1341 3 is_stmt 1 view .LVU1665
 5142 00c2 0446     		mov	r4, r0
 5143 00c4 30B1     		cbz	r0, .L200
1341:Src/app.c     **** 
 5144              		.loc 1 1341 3 is_stmt 0 discriminator 1 view .LVU1666
 5145 00c6 40F23D51 		movw	r1, #1341
 5146 00ca 5E4B     		ldr	r3, .L217+40
 5147 00cc 5E4A     		ldr	r2, .L217+44
 5148              	.LVL401:
 5149              	.L216:
1341:Src/app.c     **** 
 5150              		.loc 1 1341 3 discriminator 1 view .LVU1667
 5151              	.LBE710:
 5152              	.LBE709:
1367:Src/app.c     **** 
1368:Src/app.c     ****   /* create buffer queues */
1369:Src/app.c     ****   ret = bqueue_init(&nn_input_queue, 2, (uint8_t *[2]){nn_input_buffers[0], nn_input_buffers[1]});
1370:Src/app.c     ****   assert(ret == 0);
 5153              		.loc 1 1370 3 discriminator 1 view .LVU1668
 5154 00ce 5F48     		ldr	r0, .L217+48
 5155 00d0 FFF7FEFF 		bl	__assert_func
 5156              	.LVL402:
 5157              	.L200:
 5158              	.LBB713:
 5159              	.LBB711:
1343:Src/app.c     ****   UTIL_LCD_Clear(UTIL_LCD_COLOR_TRANSPARENT);
 5160              		.loc 1 1343 3 is_stmt 1 view .LVU1669
 5161 00d4 3046     		mov	r0, r6
 5162              	.LVL403:
1343:Src/app.c     ****   UTIL_LCD_Clear(UTIL_LCD_COLOR_TRANSPARENT);
 5163              		.loc 1 1343 3 is_stmt 0 view .LVU1670
 5164 00d6 FFF7FEFF 		bl	UTIL_LCD_SetLayer
 5165              	.LVL404:
1344:Src/app.c     ****   UTIL_LCD_SetFont(&LCD_FONT);
 5166              		.loc 1 1344 3 is_stmt 1 view .LVU1671
 5167 00da 2046     		mov	r0, r4
 5168 00dc FFF7FEFF 		bl	UTIL_LCD_Clear
ARM GAS  /tmp/cceA31Ia.s 			page 180


 5169              	.LVL405:
1345:Src/app.c     ****   UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
 5170              		.loc 1 1345 3 view .LVU1672
 5171              	.LBE711:
 5172              	.LBE713:
 5173              	.LBB714:
 5174              	.LBB715:
 431:Src/app.c     ****   if (!bq->free)
 5175              		.loc 1 431 14 is_stmt 0 view .LVU1673
 5176 00e0 DFF8CC81 		ldr	r8, .L217+148
 5177              	.LBE715:
 5178              	.LBE714:
 5179              	.LBB720:
 5180              	.LBB712:
1345:Src/app.c     ****   UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
 5181              		.loc 1 1345 3 view .LVU1674
 5182 00e4 5A48     		ldr	r0, .L217+52
 5183 00e6 FFF7FEFF 		bl	UTIL_LCD_SetFont
 5184              	.LVL406:
1346:Src/app.c     **** }
 5185              		.loc 1 1346 3 is_stmt 1 view .LVU1675
 5186 00ea 4FF0FF30 		mov	r0, #-1
 5187 00ee FFF7FEFF 		bl	UTIL_LCD_SetTextColor
 5188              	.LVL407:
1346:Src/app.c     **** }
 5189              		.loc 1 1346 3 is_stmt 0 view .LVU1676
 5190              	.LBE712:
 5191              	.LBE720:
1369:Src/app.c     ****   assert(ret == 0);
 5192              		.loc 1 1369 3 is_stmt 1 view .LVU1677
 5193              	.LBB721:
 5194              	.LBI714:
 424:Src/app.c     **** {
 5195              		.loc 1 424 12 view .LVU1678
 5196              	.LBB716:
 426:Src/app.c     **** 
 5197              		.loc 1 426 3 view .LVU1679
 428:Src/app.c     ****     return -1;
 5198              		.loc 1 428 3 view .LVU1680
 431:Src/app.c     ****   if (!bq->free)
 5199              		.loc 1 431 3 view .LVU1681
 431:Src/app.c     ****   if (!bq->free)
 5200              		.loc 1 431 14 is_stmt 0 view .LVU1682
 5201 00f2 4246     		mov	r2, r8
 5202 00f4 3946     		mov	r1, r7
 5203 00f6 3846     		mov	r0, r7
 5204 00f8 FFF7FEFF 		bl	xQueueCreateCountingSemaphoreStatic
 5205              	.LVL408:
 431:Src/app.c     ****   if (!bq->free)
 5206              		.loc 1 431 12 discriminator 1 view .LVU1683
 5207 00fc A8F10405 		sub	r5, r8, #4
 5208 0100 48F8040C 		str	r0, [r8, #-4]
 432:Src/app.c     ****     goto free_sem_error;
 5209              		.loc 1 432 3 is_stmt 1 view .LVU1684
 432:Src/app.c     ****     goto free_sem_error;
 5210              		.loc 1 432 6 is_stmt 0 view .LVU1685
 5211 0104 58B1     		cbz	r0, .L201
ARM GAS  /tmp/cceA31Ia.s 			page 181


 434:Src/app.c     ****   if (!bq->ready)
 5212              		.loc 1 434 3 is_stmt 1 view .LVU1686
 434:Src/app.c     ****   if (!bq->ready)
 5213              		.loc 1 434 15 is_stmt 0 view .LVU1687
 5214 0106 2146     		mov	r1, r4
 5215 0108 3846     		mov	r0, r7
 5216 010a 08F15402 		add	r2, r8, #84
 5217 010e FFF7FEFF 		bl	xQueueCreateCountingSemaphoreStatic
 5218              	.LVL409:
 434:Src/app.c     ****   if (!bq->ready)
 5219              		.loc 1 434 13 discriminator 1 view .LVU1688
 5220 0112 6865     		str	r0, [r5, #84]
 435:Src/app.c     ****     goto ready_sem_error;
 5221              		.loc 1 435 3 is_stmt 1 view .LVU1689
 435:Src/app.c     ****     goto ready_sem_error;
 5222              		.loc 1 435 6 is_stmt 0 view .LVU1690
 5223 0114 40B9     		cbnz	r0, .L202
 436:Src/app.c     **** 
 5224              		.loc 1 436 5 is_stmt 1 view .LVU1691
 5225              	.LDL1:
 449:Src/app.c     **** free_sem_error:
 5226              		.loc 1 449 3 view .LVU1692
 5227 0116 58F8040C 		ldr	r0, [r8, #-4]
 5228 011a FFF7FEFF 		bl	vQueueDelete
 5229              	.LVL410:
 449:Src/app.c     **** free_sem_error:
 5230              		.loc 1 449 3 is_stmt 0 view .LVU1693
 5231              	.LBE716:
 5232              	.LBE721:
 5233              		.loc 1 1370 3 is_stmt 1 view .LVU1694
 5234              	.L201:
 5235              		.loc 1 1370 3 is_stmt 0 discriminator 1 view .LVU1695
 5236 011e 40F25A51 		movw	r1, #1370
 5237 0122 484B     		ldr	r3, .L217+40
 5238 0124 4B4A     		ldr	r2, .L217+56
 5239 0126 D2E7     		b	.L216
 5240              	.LVL411:
 5241              	.L202:
 5242              	.LBB722:
 5243              	.LBB717:
 438:Src/app.c     ****   for (i = 0; i < buffer_nb; i++) {
 5244              		.loc 1 438 3 is_stmt 1 view .LVU1696
 441:Src/app.c     ****   }
 5245              		.loc 1 441 20 is_stmt 0 view .LVU1697
 5246 0128 4B4B     		ldr	r3, .L217+60
 5247              	.LBE717:
 5248              	.LBE722:
 5249              	.LBB723:
 5250              	.LBB724:
 391:Src/app.c     **** }
 5251              		.loc 1 391 3 view .LVU1698
 5252 012a E022     		movs	r2, #224
 5253 012c 2146     		mov	r1, r4
 5254              	.LBE724:
 5255              	.LBE723:
 5256              	.LBB727:
 5257              	.LBB718:
ARM GAS  /tmp/cceA31Ia.s 			page 182


 441:Src/app.c     ****   }
 5258              		.loc 1 441 20 view .LVU1699
 5259 012e C5F8AC30 		str	r3, [r5, #172]
 5260              	.LBE718:
 5261              	.LBE727:
 5262              	.LBB728:
 5263              	.LBB725:
 391:Src/app.c     **** }
 5264              		.loc 1 391 3 view .LVU1700
 5265 0132 4A48     		ldr	r0, .L217+64
 5266              	.LBE725:
 5267              	.LBE728:
 5268              	.LBB729:
 5269              	.LBB719:
 441:Src/app.c     ****   }
 5270              		.loc 1 441 20 view .LVU1701
 5271 0134 03F5D833 		add	r3, r3, #110592
 443:Src/app.c     ****   bq->ready_idx = 0;
 5272              		.loc 1 443 16 view .LVU1702
 5273 0138 C5E92C34 		strd	r3, r4, [r5, #176]
 438:Src/app.c     ****   for (i = 0; i < buffer_nb; i++) {
 5274              		.loc 1 438 17 view .LVU1703
 5275 013c C5F8A870 		str	r7, [r5, #168]
 439:Src/app.c     ****     assert(buffers[i]);
 5276              		.loc 1 439 3 is_stmt 1 view .LVU1704
 5277              	.LVL412:
 439:Src/app.c     ****     assert(buffers[i]);
 5278              		.loc 1 439 17 discriminator 1 view .LVU1705
 440:Src/app.c     ****     bq->buffers[i] = buffers[i];
 5279              		.loc 1 440 5 view .LVU1706
 441:Src/app.c     ****   }
 5280              		.loc 1 441 5 view .LVU1707
 439:Src/app.c     ****     assert(buffers[i]);
 5281              		.loc 1 439 31 discriminator 2 view .LVU1708
 439:Src/app.c     ****     assert(buffers[i]);
 5282              		.loc 1 439 17 discriminator 1 view .LVU1709
 440:Src/app.c     ****     bq->buffers[i] = buffers[i];
 5283              		.loc 1 440 5 view .LVU1710
 441:Src/app.c     ****   }
 5284              		.loc 1 441 5 view .LVU1711
 444:Src/app.c     **** 
 5285              		.loc 1 444 3 view .LVU1712
 444:Src/app.c     **** 
 5286              		.loc 1 444 17 is_stmt 0 view .LVU1713
 5287 0140 C5F8B840 		str	r4, [r5, #184]
 446:Src/app.c     **** 
 5288              		.loc 1 446 3 is_stmt 1 view .LVU1714
 5289              	.LVL413:
 446:Src/app.c     **** 
 5290              		.loc 1 446 3 is_stmt 0 view .LVU1715
 5291              	.LBE719:
 5292              	.LBE729:
 5293              		.loc 1 1370 3 is_stmt 1 view .LVU1716
1371:Src/app.c     **** 
1372:Src/app.c     ****   cpuload_init(&cpu_load);
 5294              		.loc 1 1372 3 view .LVU1717
 5295              	.LBB730:
ARM GAS  /tmp/cceA31Ia.s 			page 183


 5296              	.LBI723:
 389:Src/app.c     **** {
 5297              		.loc 1 389 13 view .LVU1718
 5298              	.LBB726:
 391:Src/app.c     **** }
 5299              		.loc 1 391 3 view .LVU1719
 5300 0144 FFF7FEFF 		bl	memset
 5301              	.LVL414:
 391:Src/app.c     **** }
 5302              		.loc 1 391 3 is_stmt 0 view .LVU1720
 5303              	.LBE726:
 5304              	.LBE730:
1373:Src/app.c     **** 
1374:Src/app.c     ****   /*** Camera Init ************************************************************/  
1375:Src/app.c     ****   CAM_Init();
 5305              		.loc 1 1375 3 is_stmt 1 view .LVU1721
 5306 0148 FFF7FEFF 		bl	CAM_Init
 5307              	.LVL415:
1376:Src/app.c     **** 
1377:Src/app.c     ****   /* sems + mutex init */
1378:Src/app.c     ****   isp_sem = xSemaphoreCreateCountingStatic(1, 0, &isp_sem_buffer);
 5308              		.loc 1 1378 3 view .LVU1722
 5309              		.loc 1 1378 13 is_stmt 0 view .LVU1723
 5310 014c 2146     		mov	r1, r4
 5311 014e 3046     		mov	r0, r6
 5312 0150 434A     		ldr	r2, .L217+68
 5313 0152 FFF7FEFF 		bl	xQueueCreateCountingSemaphoreStatic
 5314              	.LVL416:
 5315              		.loc 1 1378 11 discriminator 1 view .LVU1724
 5316 0156 434B     		ldr	r3, .L217+72
 5317 0158 1860     		str	r0, [r3]
1379:Src/app.c     ****   assert(isp_sem);
 5318              		.loc 1 1379 3 is_stmt 1 view .LVU1725
 5319 015a 20B9     		cbnz	r0, .L215
 5320              		.loc 1 1379 3 is_stmt 0 discriminator 1 view .LVU1726
 5321 015c 40F26351 		movw	r1, #1379
 5322 0160 414B     		ldr	r3, .L217+76
 5323 0162 3C4A     		ldr	r2, .L217+56
 5324 0164 B3E7     		b	.L216
 5325              	.L215:
1380:Src/app.c     ****   disp.update = xSemaphoreCreateCountingStatic(1, 0, &disp.update_buffer);
 5326              		.loc 1 1380 3 is_stmt 1 view .LVU1727
 5327              		.loc 1 1380 17 is_stmt 0 view .LVU1728
 5328 0166 414D     		ldr	r5, .L217+80
 5329 0168 2146     		mov	r1, r4
 5330 016a 2A46     		mov	r2, r5
 5331 016c 3046     		mov	r0, r6
 5332 016e FFF7FEFF 		bl	xQueueCreateCountingSemaphoreStatic
 5333              	.LVL417:
 5334              		.loc 1 1380 15 discriminator 1 view .LVU1729
 5335 0172 2F1F     		subs	r7, r5, #4
 5336 0174 45F8040C 		str	r0, [r5, #-4]
1381:Src/app.c     ****   assert(disp.update);
 5337              		.loc 1 1381 3 is_stmt 1 view .LVU1730
 5338 0178 20B9     		cbnz	r0, .L205
 5339              		.loc 1 1381 3 is_stmt 0 discriminator 1 view .LVU1731
 5340 017a 40F26551 		movw	r1, #1381
ARM GAS  /tmp/cceA31Ia.s 			page 184


 5341 017e 3C4B     		ldr	r3, .L217+84
 5342 0180 344A     		ldr	r2, .L217+56
 5343 0182 A4E7     		b	.L216
 5344              	.L205:
1382:Src/app.c     ****   disp.lock = xSemaphoreCreateMutexStatic(&disp.lock_buffer);
 5345              		.loc 1 1382 3 is_stmt 1 view .LVU1732
 5346              		.loc 1 1382 15 is_stmt 0 view .LVU1733
 5347 0184 3046     		mov	r0, r6
 5348 0186 05F15401 		add	r1, r5, #84
 5349 018a FFF7FEFF 		bl	xQueueCreateMutexStatic
 5350              	.LVL418:
 5351              		.loc 1 1382 13 discriminator 1 view .LVU1734
 5352 018e 7865     		str	r0, [r7, #84]
1383:Src/app.c     ****   assert(disp.lock);
 5353              		.loc 1 1383 3 is_stmt 1 view .LVU1735
 5354 0190 20B9     		cbnz	r0, .L206
 5355              		.loc 1 1383 3 is_stmt 0 discriminator 1 view .LVU1736
 5356 0192 40F26751 		movw	r1, #1383
 5357 0196 374B     		ldr	r3, .L217+88
 5358 0198 2E4A     		ldr	r2, .L217+56
 5359 019a 98E7     		b	.L216
 5360              	.L206:
1384:Src/app.c     **** 
1385:Src/app.c     ****   /* Start LCD Display camera pipe stream */
1386:Src/app.c     ****   CAM_DisplayPipe_Start(lcd_bg_buffer[0], CMW_MODE_CONTINUOUS);
 5361              		.loc 1 1386 3 is_stmt 1 view .LVU1737
 5362 019c 2146     		mov	r1, r4
 5363 019e 2148     		ldr	r0, .L217+8
 5364 01a0 FFF7FEFF 		bl	CAM_DisplayPipe_Start
 5365              	.LVL419:
1387:Src/app.c     **** 
1388:Src/app.c     ****   /* threads init */
1389:Src/app.c     ****   hdl = xTaskCreateStatic(nn_thread_fct, "nn", configMINIMAL_STACK_SIZE * 2, NULL, nn_priority, nn_
 5366              		.loc 1 1389 3 view .LVU1738
 5367              		.loc 1 1389 9 is_stmt 0 view .LVU1739
 5368 01a4 344B     		ldr	r3, .L217+92
 5369 01a6 4FF40062 		mov	r2, #2048
 5370 01aa 0293     		str	r3, [sp, #8]
 5371 01ac 334B     		ldr	r3, .L217+96
 5372 01ae 3449     		ldr	r1, .L217+100
 5373 01b0 0193     		str	r3, [sp, #4]
 5374 01b2 1D23     		movs	r3, #29
 5375 01b4 3348     		ldr	r0, .L217+104
 5376 01b6 0093     		str	r3, [sp]
 5377 01b8 2346     		mov	r3, r4
 5378 01ba FFF7FEFF 		bl	xTaskCreateStatic
 5379              	.LVL420:
1390:Src/app.c     ****                           &nn_thread);
1391:Src/app.c     ****   assert(hdl != NULL);
 5380              		.loc 1 1391 3 is_stmt 1 view .LVU1740
 5381 01be 20B9     		cbnz	r0, .L207
 5382              		.loc 1 1391 3 is_stmt 0 discriminator 1 view .LVU1741
 5383 01c0 40F26F51 		movw	r1, #1391
 5384 01c4 304B     		ldr	r3, .L217+108
 5385 01c6 234A     		ldr	r2, .L217+56
 5386 01c8 81E7     		b	.L216
 5387              	.L207:
ARM GAS  /tmp/cceA31Ia.s 			page 185


1392:Src/app.c     ****   hdl = xTaskCreateStatic(dp_thread_fct, "dp", configMINIMAL_STACK_SIZE * 2, NULL, dp_priority, dp_
 5388              		.loc 1 1392 3 is_stmt 1 view .LVU1742
 5389              		.loc 1 1392 9 is_stmt 0 view .LVU1743
 5390 01ca 304B     		ldr	r3, .L217+112
 5391 01cc 4FF40062 		mov	r2, #2048
 5392 01d0 0293     		str	r3, [sp, #8]
 5393 01d2 2F4B     		ldr	r3, .L217+116
 5394 01d4 2F49     		ldr	r1, .L217+120
 5395 01d6 0193     		str	r3, [sp, #4]
 5396 01d8 1A23     		movs	r3, #26
 5397 01da 2F48     		ldr	r0, .L217+124
 5398              	.LVL421:
 5399              		.loc 1 1392 9 view .LVU1744
 5400 01dc 0093     		str	r3, [sp]
 5401 01de 2346     		mov	r3, r4
 5402 01e0 FFF7FEFF 		bl	xTaskCreateStatic
 5403              	.LVL422:
1393:Src/app.c     ****                           &dp_thread);
1394:Src/app.c     ****   assert(hdl != NULL);
 5404              		.loc 1 1394 3 is_stmt 1 view .LVU1745
 5405 01e4 20B9     		cbnz	r0, .L208
 5406              		.loc 1 1394 3 is_stmt 0 discriminator 1 view .LVU1746
 5407 01e6 40F27251 		movw	r1, #1394
 5408 01ea 274B     		ldr	r3, .L217+108
 5409 01ec 194A     		ldr	r2, .L217+56
 5410 01ee 6EE7     		b	.L216
 5411              	.L208:
1395:Src/app.c     ****   hdl = xTaskCreateStatic(isp_thread_fct, "isp", configMINIMAL_STACK_SIZE * 2, NULL, isp_priority, 
 5412              		.loc 1 1395 3 is_stmt 1 view .LVU1747
 5413              		.loc 1 1395 9 is_stmt 0 view .LVU1748
 5414 01f0 2A4B     		ldr	r3, .L217+128
 5415 01f2 4FF40062 		mov	r2, #2048
 5416 01f6 0293     		str	r3, [sp, #8]
 5417 01f8 294B     		ldr	r3, .L217+132
 5418 01fa 2A49     		ldr	r1, .L217+136
 5419 01fc CDE90093 		strd	r9, r3, [sp]
 5420 0200 2948     		ldr	r0, .L217+140
 5421              	.LVL423:
 5422              		.loc 1 1395 9 view .LVU1749
 5423 0202 2346     		mov	r3, r4
 5424 0204 FFF7FEFF 		bl	xTaskCreateStatic
 5425              	.LVL424:
1396:Src/app.c     ****                           &isp_thread);
1397:Src/app.c     ****   assert(hdl != NULL);
 5426              		.loc 1 1397 3 is_stmt 1 view .LVU1750
 5427 0208 20B9     		cbnz	r0, .L197
 5428              		.loc 1 1397 3 is_stmt 0 discriminator 1 view .LVU1751
 5429 020a 40F27551 		movw	r1, #1397
 5430 020e 1E4B     		ldr	r3, .L217+108
 5431 0210 104A     		ldr	r2, .L217+56
 5432 0212 5CE7     		b	.L216
 5433              	.L197:
1398:Src/app.c     **** }
 5434              		.loc 1 1398 1 view .LVU1752
 5435 0214 13B0     		add	sp, sp, #76
 5436              		.cfi_def_cfa_offset 28
 5437              		@ sp needed
ARM GAS  /tmp/cceA31Ia.s 			page 186


 5438 0216 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 5439              	.L218:
 5440 021a 00BF     		.align	2
 5441              	.L217:
 5442 021c 00ED00E0 		.word	-536810240
 5443 0220 00000000 		.word	.LC25
 5444 0224 00882600 		.word	lcd_bg_buffer
 5445 0228 00C05D00 		.word	6144000
 5446 022c 00180F00 		.word	lcd_fg_buffer
 5447 0230 00701700 		.word	1536000
 5448 0234 00000000 		.word	lcd_bg_buffer_disp_idx
 5449 0238 2003E001 		.word	31458080
 5450 023c 00D01A00 		.word	lcd_fg_buffer+768000
 5451 0240 00600300 		.word	screen_buffer
 5452 0244 11000000 		.word	.LC26
 5453 0248 00000000 		.word	__func__.5
 5454 024c 0E000000 		.word	.LC5
 5455 0250 00000000 		.word	Font20
 5456 0254 00000000 		.word	__func__.21
 5457 0258 00000000 		.word	nn_input_buffers
 5458 025c 00000000 		.word	cpu_load
 5459 0260 00000000 		.word	isp_sem_buffer
 5460 0264 00000000 		.word	isp_sem
 5461 0268 1A000000 		.word	.LC27
 5462 026c 04000000 		.word	disp+4
 5463 0270 22000000 		.word	.LC28
 5464 0274 2E000000 		.word	.LC29
 5465 0278 00000000 		.word	nn_thread
 5466 027c 00000000 		.word	nn_thread_stack
 5467 0280 38000000 		.word	.LC30
 5468 0284 00000000 		.word	nn_thread_fct
 5469 0288 3B000000 		.word	.LC31
 5470 028c 00000000 		.word	dp_thread
 5471 0290 00000000 		.word	dp_thread_stack
 5472 0294 47000000 		.word	.LC32
 5473 0298 00000000 		.word	dp_thread_fct
 5474 029c 00000000 		.word	isp_thread
 5475 02a0 00000000 		.word	isp_thread_stack
 5476 02a4 4A000000 		.word	.LC33
 5477 02a8 00000000 		.word	isp_thread_fct
 5478 02ac 00EE0200 		.word	192000
 5479 02b0 04000000 		.word	nn_input_queue+4
 5480              		.cfi_endproc
 5481              	.LFE7395:
 5483              		.section	.text.CMW_CAMERA_PIPE_FrameEventCallback,"ax",%progbits
 5484              		.align	1
 5485              		.global	CMW_CAMERA_PIPE_FrameEventCallback
 5486              		.syntax unified
 5487              		.thumb
 5488              		.thumb_func
 5490              	CMW_CAMERA_PIPE_FrameEventCallback:
 5491              	.LVL425:
 5492              	.LFB7396:
1399:Src/app.c     **** 
1400:Src/app.c     **** int CMW_CAMERA_PIPE_FrameEventCallback(uint32_t pipe)
1401:Src/app.c     **** {
 5493              		.loc 1 1401 1 is_stmt 1 view -0
ARM GAS  /tmp/cceA31Ia.s 			page 187


 5494              		.cfi_startproc
 5495              		@ args = 0, pretend = 0, frame = 8
 5496              		@ frame_needed = 0, uses_anonymous_args = 0
1402:Src/app.c     ****   if (pipe == DCMIPP_PIPE1)
 5497              		.loc 1 1402 3 view .LVU1754
 5498              		.loc 1 1402 6 is_stmt 0 view .LVU1755
 5499 0000 0128     		cmp	r0, #1
1401:Src/app.c     ****   if (pipe == DCMIPP_PIPE1)
 5500              		.loc 1 1401 1 view .LVU1756
 5501 0002 2DE9F347 		push	{r0, r1, r4, r5, r6, r7, r8, r9, r10, lr}
 5502              		.cfi_def_cfa_offset 40
 5503              		.cfi_offset 4, -32
 5504              		.cfi_offset 5, -28
 5505              		.cfi_offset 6, -24
 5506              		.cfi_offset 7, -20
 5507              		.cfi_offset 8, -16
 5508              		.cfi_offset 9, -12
 5509              		.cfi_offset 10, -8
 5510              		.cfi_offset 14, -4
1401:Src/app.c     ****   if (pipe == DCMIPP_PIPE1)
 5511              		.loc 1 1401 1 view .LVU1757
 5512 0006 0646     		mov	r6, r0
 5513              		.loc 1 1402 6 view .LVU1758
 5514 0008 50D1     		bne	.L220
1403:Src/app.c     ****     app_main_pipe_frame_event();
 5515              		.loc 1 1403 5 is_stmt 1 view .LVU1759
 5516              	.LBB741:
 5517              	.LBI741:
 519:Src/app.c     **** {
 5518              		.loc 1 519 13 view .LVU1760
 5519              	.LBB742:
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5520              		.loc 1 521 3 view .LVU1761
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5521              		.loc 1 521 47 is_stmt 0 view .LVU1762
 5522 000a 514F     		ldr	r7, .L246
 522:Src/app.c     ****   int ret;
 5523              		.loc 1 522 47 view .LVU1763
 5524 000c DFF87081 		ldr	r8, .L246+48
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5525              		.loc 1 521 47 view .LVU1764
 5526 0010 3D68     		ldr	r5, [r7]
 522:Src/app.c     ****   int ret;
 5527              		.loc 1 522 47 view .LVU1765
 5528 0012 D8F80040 		ldr	r4, [r8]
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5529              		.loc 1 521 47 view .LVU1766
 5530 0016 0135     		adds	r5, r5, #1
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5531              		.loc 1 521 7 view .LVU1767
 5532 0018 6B42     		rsbs	r3, r5, #0
 5533 001a 03F00303 		and	r3, r3, #3
 522:Src/app.c     ****   int ret;
 5534              		.loc 1 522 47 view .LVU1768
 5535 001e 04F10104 		add	r4, r4, #1
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5536              		.loc 1 521 7 view .LVU1769
ARM GAS  /tmp/cceA31Ia.s 			page 188


 5537 0022 05F00305 		and	r5, r5, #3
 5538 0026 55EA43B5 		csneg	r5, r5, r3, mi
 5539              	.LVL426:
 522:Src/app.c     ****   int ret;
 5540              		.loc 1 522 3 is_stmt 1 view .LVU1770
 522:Src/app.c     ****   int ret;
 5541              		.loc 1 522 7 is_stmt 0 view .LVU1771
 5542 002a 6342     		rsbs	r3, r4, #0
 5543 002c 03F00303 		and	r3, r3, #3
 526:Src/app.c     ****   assert(ret == HAL_OK);
 5544              		.loc 1 526 78 view .LVU1772
 5545 0030 DFF850A1 		ldr	r10, .L246+52
 5546 0034 DFF85091 		ldr	r9, .L246+56
 522:Src/app.c     ****   int ret;
 5547              		.loc 1 522 7 view .LVU1773
 5548 0038 04F00304 		and	r4, r4, #3
 5549 003c 54EA43B4 		csneg	r4, r4, r3, mi
 5550              	.LVL427:
 523:Src/app.c     **** 
 5551              		.loc 1 523 3 is_stmt 1 view .LVU1774
 525:Src/app.c     ****                                          DCMIPP_MEMORY_ADDRESS_0, (uint32_t) lcd_bg_buffer[next_cap
 5552              		.loc 1 525 3 view .LVU1775
 525:Src/app.c     ****                                          DCMIPP_MEMORY_ADDRESS_0, (uint32_t) lcd_bg_buffer[next_cap
 5553              		.loc 1 525 9 is_stmt 0 view .LVU1776
 5554 0040 FFF7FEFF 		bl	CMW_CAMERA_GetDCMIPPHandle
 5555              	.LVL428:
 525:Src/app.c     ****                                          DCMIPP_MEMORY_ADDRESS_0, (uint32_t) lcd_bg_buffer[next_cap
 5556              		.loc 1 525 9 view .LVU1777
 5557 0044 3146     		mov	r1, r6
 5558 0046 0022     		movs	r2, #0
 5559 0048 0AFB0493 		mla	r3, r10, r4, r9
 5560 004c FFF7FEFF 		bl	HAL_DCMIPP_PIPE_SetMemoryAddress
 5561              	.LVL429:
 527:Src/app.c     **** 
 5562              		.loc 1 527 3 is_stmt 1 view .LVU1778
 5563 0050 0146     		mov	r1, r0
 5564 0052 30B1     		cbz	r0, .L221
 527:Src/app.c     **** 
 5565              		.loc 1 527 3 is_stmt 0 discriminator 1 view .LVU1779
 5566 0054 40F20F21 		movw	r1, #527
 5567 0058 3E4B     		ldr	r3, .L246+4
 5568 005a 3F4A     		ldr	r2, .L246+8
 5569              	.LVL430:
 5570              	.L245:
 5571              	.LBB743:
 5572              	.LBB744:
 511:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_0);
 5573              		.loc 1 511 3 discriminator 1 view .LVU1780
 5574 005c 3F48     		ldr	r0, .L246+12
 5575 005e FFF7FEFF 		bl	__assert_func
 5576              	.LVL431:
 5577              	.L221:
 511:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_0);
 5578              		.loc 1 511 3 discriminator 1 view .LVU1781
 5579              	.LBE744:
 5580              	.LBE743:
 529:Src/app.c     ****   lcd_bg_buffer_disp_idx = next_disp_idx;
ARM GAS  /tmp/cceA31Ia.s 			page 189


 5581              		.loc 1 529 3 is_stmt 1 view .LVU1782
 5582              	.LBB746:
 5583              	.LBI743:
 506:Src/app.c     **** {
 5584              		.loc 1 506 13 view .LVU1783
 5585              	.LBB745:
 508:Src/app.c     **** 
 5586              		.loc 1 508 3 view .LVU1784
 510:Src/app.c     ****   assert(ret == 0);
 5587              		.loc 1 510 3 view .LVU1785
 510:Src/app.c     ****   assert(ret == 0);
 5588              		.loc 1 510 9 is_stmt 0 view .LVU1786
 5589 0062 0AFB0590 		mla	r0, r10, r5, r9
 5590              	.LVL432:
 510:Src/app.c     ****   assert(ret == 0);
 5591              		.loc 1 510 9 view .LVU1787
 5592 0066 FFF7FEFF 		bl	SCRL_SetAddress_NoReload
 5593              	.LVL433:
 511:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_0);
 5594              		.loc 1 511 3 is_stmt 1 view .LVU1788
 5595 006a 20B1     		cbz	r0, .L222
 511:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_0);
 5596              		.loc 1 511 3 is_stmt 0 discriminator 1 view .LVU1789
 5597 006c 40F2FF11 		movw	r1, #511
 5598 0070 3B4B     		ldr	r3, .L246+16
 5599 0072 3C4A     		ldr	r2, .L246+20
 5600 0074 F2E7     		b	.L245
 5601              	.L222:
 512:Src/app.c     ****   assert(ret == 0);
 5602              		.loc 1 512 3 is_stmt 1 view .LVU1790
 512:Src/app.c     ****   assert(ret == 0);
 5603              		.loc 1 512 9 is_stmt 0 view .LVU1791
 5604 0076 FFF7FEFF 		bl	SCRL_ReloadLayer
 5605              	.LVL434:
 513:Src/app.c     **** 
 5606              		.loc 1 513 3 is_stmt 1 view .LVU1792
 5607 007a 20B1     		cbz	r0, .L223
 513:Src/app.c     **** 
 5608              		.loc 1 513 3 is_stmt 0 discriminator 1 view .LVU1793
 5609 007c 40F20121 		movw	r1, #513
 5610 0080 374B     		ldr	r3, .L246+16
 5611 0082 384A     		ldr	r2, .L246+20
 5612 0084 EAE7     		b	.L245
 5613              	.L223:
 515:Src/app.c     ****   assert(ret == 0);
 5614              		.loc 1 515 3 is_stmt 1 view .LVU1794
 515:Src/app.c     ****   assert(ret == 0);
 5615              		.loc 1 515 9 is_stmt 0 view .LVU1795
 5616 0086 FFF7FEFF 		bl	SRCL_Update
 5617              	.LVL435:
 516:Src/app.c     **** }
 5618              		.loc 1 516 3 is_stmt 1 view .LVU1796
 5619 008a 20B1     		cbz	r0, .L224
 516:Src/app.c     **** }
 5620              		.loc 1 516 3 is_stmt 0 discriminator 1 view .LVU1797
 5621 008c 4FF40171 		mov	r1, #516
 5622 0090 334B     		ldr	r3, .L246+16
ARM GAS  /tmp/cceA31Ia.s 			page 190


 5623 0092 344A     		ldr	r2, .L246+20
 5624 0094 E2E7     		b	.L245
 5625              	.L224:
 5626              	.LVL436:
 516:Src/app.c     **** }
 5627              		.loc 1 516 3 discriminator 1 view .LVU1798
 5628              	.LBE745:
 5629              	.LBE746:
 530:Src/app.c     ****   lcd_bg_buffer_capt_idx = next_capt_idx;
 5630              		.loc 1 530 3 is_stmt 1 view .LVU1799
 533:Src/app.c     **** }
 5631              		.loc 1 533 17 is_stmt 0 view .LVU1800
 5632 0096 344A     		ldr	r2, .L246+24
 530:Src/app.c     ****   lcd_bg_buffer_capt_idx = next_capt_idx;
 5633              		.loc 1 530 26 view .LVU1801
 5634 0098 3D60     		str	r5, [r7]
 531:Src/app.c     **** 
 5635              		.loc 1 531 3 is_stmt 1 view .LVU1802
 533:Src/app.c     **** }
 5636              		.loc 1 533 17 is_stmt 0 view .LVU1803
 5637 009a 1368     		ldr	r3, [r2]
 531:Src/app.c     **** 
 5638              		.loc 1 531 26 view .LVU1804
 5639 009c C8F80040 		str	r4, [r8]
 533:Src/app.c     **** }
 5640              		.loc 1 533 3 is_stmt 1 view .LVU1805
 533:Src/app.c     **** }
 5641              		.loc 1 533 17 is_stmt 0 view .LVU1806
 5642 00a0 0133     		adds	r3, r3, #1
 5643 00a2 1360     		str	r3, [r2]
 5644              	.LVL437:
 5645              	.L225:
 533:Src/app.c     **** }
 5646              		.loc 1 533 17 view .LVU1807
 5647              	.LBE742:
 5648              	.LBE741:
1404:Src/app.c     ****   else if (pipe == DCMIPP_PIPE2)
1405:Src/app.c     ****     app_ancillary_pipe_frame_event();
1406:Src/app.c     **** 
1407:Src/app.c     ****   return HAL_OK;
 5649              		.loc 1 1407 3 is_stmt 1 view .LVU1808
1408:Src/app.c     **** }
 5650              		.loc 1 1408 1 is_stmt 0 view .LVU1809
 5651 00a4 0020     		movs	r0, #0
 5652 00a6 02B0     		add	sp, sp, #8
 5653              		.cfi_remember_state
 5654              		.cfi_def_cfa_offset 32
 5655              		@ sp needed
 5656 00a8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 5657              	.LVL438:
 5658              	.L220:
 5659              		.cfi_restore_state
1404:Src/app.c     ****   else if (pipe == DCMIPP_PIPE2)
 5660              		.loc 1 1404 8 is_stmt 1 view .LVU1810
1404:Src/app.c     ****   else if (pipe == DCMIPP_PIPE2)
 5661              		.loc 1 1404 11 is_stmt 0 view .LVU1811
 5662 00ac 0228     		cmp	r0, #2
ARM GAS  /tmp/cceA31Ia.s 			page 191


 5663 00ae F9D1     		bne	.L225
1405:Src/app.c     **** 
 5664              		.loc 1 1405 5 is_stmt 1 view .LVU1812
 5665              	.LBB747:
 5666              	.LBI747:
 537:Src/app.c     **** {
 5667              		.loc 1 537 13 view .LVU1813
 5668              	.LBB748:
 539:Src/app.c     ****   int ret;
 5669              		.loc 1 539 3 view .LVU1814
 540:Src/app.c     **** 
 5670              		.loc 1 540 3 view .LVU1815
 542:Src/app.c     ****   if (next_buffer) {
 5671              		.loc 1 542 3 view .LVU1816
 5672              	.LBB749:
 5673              	.LBI749:
 454:Src/app.c     **** {
 5674              		.loc 1 454 17 view .LVU1817
 5675              	.LVL439:
 5676              	.LBB750:
 456:Src/app.c     ****   int ret;
 5677              		.loc 1 456 3 view .LVU1818
 457:Src/app.c     **** 
 5678              		.loc 1 457 3 view .LVU1819
 459:Src/app.c     ****   if (ret == pdFALSE)
 5679              		.loc 1 459 3 view .LVU1820
 459:Src/app.c     ****   if (ret == pdFALSE)
 5680              		.loc 1 459 9 is_stmt 0 view .LVU1821
 5681 00b0 2E4C     		ldr	r4, .L246+28
 459:Src/app.c     ****   if (ret == pdFALSE)
 5682              		.loc 1 459 9 discriminator 4 view .LVU1822
 5683 00b2 0021     		movs	r1, #0
 5684 00b4 2068     		ldr	r0, [r4]
 5685              	.LVL440:
 459:Src/app.c     ****   if (ret == pdFALSE)
 5686              		.loc 1 459 9 discriminator 4 view .LVU1823
 5687 00b6 FFF7FEFF 		bl	xQueueSemaphoreTake
 5688              	.LVL441:
 460:Src/app.c     ****     return NULL;
 5689              		.loc 1 460 3 is_stmt 1 view .LVU1824
 460:Src/app.c     ****     return NULL;
 5690              		.loc 1 460 6 is_stmt 0 view .LVU1825
 5691 00ba 0028     		cmp	r0, #0
 5692 00bc F2D0     		beq	.L225
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 5693              		.loc 1 463 3 is_stmt 1 view .LVU1826
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 5694              		.loc 1 463 23 is_stmt 0 view .LVU1827
 5695 00be D4F8B420 		ldr	r2, [r4, #180]
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 5696              		.loc 1 463 7 view .LVU1828
 5697 00c2 04EB8203 		add	r3, r4, r2, lsl #2
 5698 00c6 D3F8AC50 		ldr	r5, [r3, #172]
 5699              	.LVL442:
 464:Src/app.c     **** 
 5700              		.loc 1 464 3 is_stmt 1 view .LVU1829
 464:Src/app.c     **** 
ARM GAS  /tmp/cceA31Ia.s 			page 192


 5701              		.loc 1 464 37 is_stmt 0 view .LVU1830
 5702 00ca D4F8A830 		ldr	r3, [r4, #168]
 464:Src/app.c     **** 
 5703              		.loc 1 464 32 view .LVU1831
 5704 00ce 0132     		adds	r2, r2, #1
 464:Src/app.c     **** 
 5705              		.loc 1 464 37 view .LVU1832
 5706 00d0 92FBF3F1 		sdiv	r1, r2, r3
 5707 00d4 03FB1122 		mls	r2, r3, r1, r2
 464:Src/app.c     **** 
 5708              		.loc 1 464 16 view .LVU1833
 5709 00d8 C4F8B420 		str	r2, [r4, #180]
 466:Src/app.c     **** }
 5710              		.loc 1 466 3 is_stmt 1 view .LVU1834
 5711              	.LVL443:
 466:Src/app.c     **** }
 5712              		.loc 1 466 3 is_stmt 0 view .LVU1835
 5713              	.LBE750:
 5714              	.LBE749:
 543:Src/app.c     ****     ret = HAL_DCMIPP_PIPE_SetMemoryAddress(CMW_CAMERA_GetDCMIPPHandle(), DCMIPP_PIPE2,
 5715              		.loc 1 543 3 is_stmt 1 view .LVU1836
 543:Src/app.c     ****     ret = HAL_DCMIPP_PIPE_SetMemoryAddress(CMW_CAMERA_GetDCMIPPHandle(), DCMIPP_PIPE2,
 5716              		.loc 1 543 6 is_stmt 0 view .LVU1837
 5717 00dc 002D     		cmp	r5, #0
 5718 00de E1D0     		beq	.L225
 544:Src/app.c     ****                                            DCMIPP_MEMORY_ADDRESS_0, (uint32_t) next_buffer);
 5719              		.loc 1 544 5 is_stmt 1 view .LVU1838
 544:Src/app.c     ****                                            DCMIPP_MEMORY_ADDRESS_0, (uint32_t) next_buffer);
 5720              		.loc 1 544 11 is_stmt 0 view .LVU1839
 5721 00e0 FFF7FEFF 		bl	CMW_CAMERA_GetDCMIPPHandle
 5722              	.LVL444:
 544:Src/app.c     ****                                            DCMIPP_MEMORY_ADDRESS_0, (uint32_t) next_buffer);
 5723              		.loc 1 544 11 discriminator 1 view .LVU1840
 5724 00e4 2B46     		mov	r3, r5
 5725 00e6 0022     		movs	r2, #0
 5726 00e8 3146     		mov	r1, r6
 5727 00ea FFF7FEFF 		bl	HAL_DCMIPP_PIPE_SetMemoryAddress
 5728              	.LVL445:
 546:Src/app.c     ****     /* minus 1 since app_main_pipe_frame_event occur before app_ancillary_pipe_frame_event() */
 5729              		.loc 1 546 5 is_stmt 1 view .LVU1841
 5730 00ee 20B1     		cbz	r0, .L228
 546:Src/app.c     ****     /* minus 1 since app_main_pipe_frame_event occur before app_ancillary_pipe_frame_event() */
 5731              		.loc 1 546 5 is_stmt 0 discriminator 1 view .LVU1842
 5732 00f0 40F22221 		movw	r1, #546
 5733 00f4 174B     		ldr	r3, .L246+4
 5734 00f6 1E4A     		ldr	r2, .L246+32
 5735 00f8 B0E7     		b	.L245
 5736              	.L228:
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5737              		.loc 1 548 5 is_stmt 1 view .LVU1843
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5738              		.loc 1 548 48 is_stmt 0 view .LVU1844
 5739 00fa 1B4B     		ldr	r3, .L246+24
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5740              		.loc 1 548 31 view .LVU1845
 5741 00fc 1D4A     		ldr	r2, .L246+36
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
ARM GAS  /tmp/cceA31Ia.s 			page 193


 5742              		.loc 1 548 48 view .LVU1846
 5743 00fe 1B68     		ldr	r3, [r3]
 5744              	.LBB751:
 5745              	.LBB752:
 493:Src/app.c     ****   int ret;
 5746              		.loc 1 493 14 view .LVU1847
 5747 0100 0190     		str	r0, [sp, #4]
 5748              	.LBE752:
 5749              	.LBE751:
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5750              		.loc 1 548 48 view .LVU1848
 5751 0102 013B     		subs	r3, r3, #1
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5752              		.loc 1 548 31 view .LVU1849
 5753 0104 1360     		str	r3, [r2]
 549:Src/app.c     ****   }
 5754              		.loc 1 549 5 is_stmt 1 view .LVU1850
 5755              	.LBB754:
 5756              	.LBI751:
 491:Src/app.c     **** {
 5757              		.loc 1 491 13 view .LVU1851
 5758              	.LVL446:
 5759              	.LBB753:
 493:Src/app.c     ****   int ret;
 5760              		.loc 1 493 3 view .LVU1852
 494:Src/app.c     **** 
 5761              		.loc 1 494 3 view .LVU1853
 496:Src/app.c     ****     ret = xSemaphoreGiveFromISR(bq->ready, &xHigherPriorityTaskWoken);
 5762              		.loc 1 496 3 view .LVU1854
 496:Src/app.c     ****     ret = xSemaphoreGiveFromISR(bq->ready, &xHigherPriorityTaskWoken);
 5763              		.loc 1 496 7 is_stmt 0 view .LVU1855
 5764 0106 FFF7FEFF 		bl	xPortIsInsideInterrupt
 5765              	.LVL447:
 496:Src/app.c     ****     ret = xSemaphoreGiveFromISR(bq->ready, &xHigherPriorityTaskWoken);
 5766              		.loc 1 496 6 discriminator 1 view .LVU1856
 5767 010a 0346     		mov	r3, r0
 5768 010c A0B1     		cbz	r0, .L229
 497:Src/app.c     ****     assert(ret == pdTRUE);
 5769              		.loc 1 497 5 is_stmt 1 view .LVU1857
 497:Src/app.c     ****     assert(ret == pdTRUE);
 5770              		.loc 1 497 11 is_stmt 0 view .LVU1858
 5771 010e 606D     		ldr	r0, [r4, #84]
 5772 0110 01A9     		add	r1, sp, #4
 5773 0112 FFF7FEFF 		bl	xQueueGiveFromISR
 5774              	.LVL448:
 498:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 5775              		.loc 1 498 5 is_stmt 1 view .LVU1859
 5776 0116 0128     		cmp	r0, #1
 5777 0118 04D0     		beq	.L230
 498:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 5778              		.loc 1 498 5 is_stmt 0 discriminator 1 view .LVU1860
 5779 011a 4FF4F971 		mov	r1, #498
 5780 011e 164B     		ldr	r3, .L246+40
 5781 0120 164A     		ldr	r2, .L246+44
 5782 0122 9BE7     		b	.L245
 5783              	.L230:
 499:Src/app.c     ****   } else {
ARM GAS  /tmp/cceA31Ia.s 			page 194


 5784              		.loc 1 499 5 is_stmt 1 view .LVU1861
 499:Src/app.c     ****   } else {
 5785              		.loc 1 499 5 view .LVU1862
 5786 0124 019B     		ldr	r3, [sp, #4]
 5787 0126 002B     		cmp	r3, #0
 5788 0128 BCD0     		beq	.L225
 499:Src/app.c     ****   } else {
 5789              		.loc 1 499 5 discriminator 1 view .LVU1863
 5790 012a 4FF0E023 		mov	r3, #-536813568
 5791 012e 4FF08052 		mov	r2, #268435456
 5792 0132 C3F8042D 		str	r2, [r3, #3332]
 5793 0136 B5E7     		b	.L225
 5794              	.LVL449:
 5795              	.L229:
 501:Src/app.c     ****     assert(ret == pdTRUE);
 5796              		.loc 1 501 5 view .LVU1864
 501:Src/app.c     ****     assert(ret == pdTRUE);
 5797              		.loc 1 501 11 is_stmt 0 view .LVU1865
 5798 0138 0246     		mov	r2, r0
 5799 013a 0146     		mov	r1, r0
 5800 013c 606D     		ldr	r0, [r4, #84]
 5801 013e FFF7FEFF 		bl	xQueueGenericSend
 5802              	.LVL450:
 502:Src/app.c     ****   }
 5803              		.loc 1 502 5 is_stmt 1 view .LVU1866
 5804 0142 0128     		cmp	r0, #1
 5805 0144 AED0     		beq	.L225
 502:Src/app.c     ****   }
 5806              		.loc 1 502 5 is_stmt 0 discriminator 1 view .LVU1867
 5807 0146 4FF4FB71 		mov	r1, #502
 5808 014a 0B4B     		ldr	r3, .L246+40
 5809 014c 0B4A     		ldr	r2, .L246+44
 5810 014e 85E7     		b	.L245
 5811              	.L247:
 5812              		.align	2
 5813              	.L246:
 5814 0150 00000000 		.word	lcd_bg_buffer_disp_idx
 5815 0154 35010000 		.word	.LC15
 5816 0158 00000000 		.word	__func__.3
 5817 015c 0E000000 		.word	.LC5
 5818 0160 11000000 		.word	.LC26
 5819 0164 00000000 		.word	__func__.2
 5820 0168 00000000 		.word	frame_event_nb
 5821 016c 00000000 		.word	nn_input_queue
 5822 0170 00000000 		.word	__func__.1
 5823 0174 00000000 		.word	frame_event_nb_for_resize
 5824 0178 00000000 		.word	.LC4
 5825 017c 00000000 		.word	__func__.0
 5826 0180 00000000 		.word	lcd_bg_buffer_capt_idx
 5827 0184 00701700 		.word	1536000
 5828 0188 00882600 		.word	lcd_bg_buffer
 5829              	.LBE753:
 5830              	.LBE754:
 5831              	.LBE748:
 5832              	.LBE747:
 5833              		.cfi_endproc
 5834              	.LFE7396:
ARM GAS  /tmp/cceA31Ia.s 			page 195


 5836              		.section	.text.CMW_CAMERA_PIPE_VsyncEventCallback,"ax",%progbits
 5837              		.align	1
 5838              		.global	CMW_CAMERA_PIPE_VsyncEventCallback
 5839              		.syntax unified
 5840              		.thumb
 5841              		.thumb_func
 5843              	CMW_CAMERA_PIPE_VsyncEventCallback:
 5844              	.LVL451:
 5845              	.LFB7397:
1409:Src/app.c     **** 
1410:Src/app.c     **** int CMW_CAMERA_PIPE_VsyncEventCallback(uint32_t pipe)
1411:Src/app.c     **** {
 5846              		.loc 1 1411 1 is_stmt 1 view -0
 5847              		.cfi_startproc
 5848              		@ args = 0, pretend = 0, frame = 8
 5849              		@ frame_needed = 0, uses_anonymous_args = 0
1412:Src/app.c     ****   if (pipe == DCMIPP_PIPE1)
 5850              		.loc 1 1412 3 view .LVU1869
 5851              		.loc 1 1412 6 is_stmt 0 view .LVU1870
 5852 0000 0128     		cmp	r0, #1
1411:Src/app.c     ****   if (pipe == DCMIPP_PIPE1)
 5853              		.loc 1 1411 1 view .LVU1871
 5854 0002 07B5     		push	{r0, r1, r2, lr}
 5855              		.cfi_def_cfa_offset 16
 5856              		.cfi_offset 14, -4
 5857              		.loc 1 1412 6 view .LVU1872
 5858 0004 10D1     		bne	.L249
1413:Src/app.c     ****     app_main_pipe_vsync_event();
 5859              		.loc 1 1413 5 is_stmt 1 view .LVU1873
 5860              	.LBB757:
 5861              	.LBI757:
 553:Src/app.c     **** {
 5862              		.loc 1 553 13 view .LVU1874
 5863              	.LBB758:
 555:Src/app.c     ****   int ret;
 5864              		.loc 1 555 3 view .LVU1875
 555:Src/app.c     ****   int ret;
 5865              		.loc 1 555 14 is_stmt 0 view .LVU1876
 5866 0006 0023     		movs	r3, #0
 5867 0008 0193     		str	r3, [sp, #4]
 556:Src/app.c     **** 
 5868              		.loc 1 556 3 is_stmt 1 view .LVU1877
 558:Src/app.c     ****   if (ret == pdTRUE)
 5869              		.loc 1 558 3 view .LVU1878
 558:Src/app.c     ****   if (ret == pdTRUE)
 5870              		.loc 1 558 9 is_stmt 0 view .LVU1879
 5871 000a 094B     		ldr	r3, .L254
 5872 000c 01A9     		add	r1, sp, #4
 5873 000e 1868     		ldr	r0, [r3]
 5874              	.LVL452:
 558:Src/app.c     ****   if (ret == pdTRUE)
 5875              		.loc 1 558 9 view .LVU1880
 5876 0010 FFF7FEFF 		bl	xQueueGiveFromISR
 5877              	.LVL453:
 559:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 5878              		.loc 1 559 3 is_stmt 1 view .LVU1881
 559:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
ARM GAS  /tmp/cceA31Ia.s 			page 196


 5879              		.loc 1 559 6 is_stmt 0 view .LVU1882
 5880 0014 0128     		cmp	r0, #1
 5881 0016 07D1     		bne	.L249
 560:Src/app.c     **** }
 5882              		.loc 1 560 5 is_stmt 1 view .LVU1883
 560:Src/app.c     **** }
 5883              		.loc 1 560 5 view .LVU1884
 5884 0018 019B     		ldr	r3, [sp, #4]
 5885 001a 2BB1     		cbz	r3, .L249
 560:Src/app.c     **** }
 5886              		.loc 1 560 5 discriminator 1 view .LVU1885
 5887 001c 4FF0E023 		mov	r3, #-536813568
 5888 0020 4FF08052 		mov	r2, #268435456
 5889 0024 C3F8042D 		str	r2, [r3, #3332]
 560:Src/app.c     **** }
 5890              		.loc 1 560 5 discriminator 3 view .LVU1886
 5891              	.LVL454:
 5892              	.L249:
 560:Src/app.c     **** }
 5893              		.loc 1 560 5 is_stmt 0 discriminator 3 view .LVU1887
 5894              	.LBE758:
 5895              	.LBE757:
1414:Src/app.c     **** 
1415:Src/app.c     ****   return HAL_OK;
 5896              		.loc 1 1415 3 is_stmt 1 view .LVU1888
1416:Src/app.c     **** }
 5897              		.loc 1 1416 1 is_stmt 0 view .LVU1889
 5898 0028 0020     		movs	r0, #0
 5899 002a 03B0     		add	sp, sp, #12
 5900              		.cfi_def_cfa_offset 4
 5901              		@ sp needed
 5902 002c 5DF804FB 		ldr	pc, [sp], #4
 5903              	.L255:
 5904              		.align	2
 5905              	.L254:
 5906 0030 00000000 		.word	isp_sem
 5907              		.cfi_endproc
 5908              	.LFE7397:
 5910              		.section	.rodata.__func__.0,"a"
 5913              	__func__.0:
 5914 0000 62717565 		.ascii	"bqueue_put_ready\000"
 5914      75655F70 
 5914      75745F72 
 5914      65616479 
 5914      00
 5915              		.section	.rodata.__func__.1,"a"
 5918              	__func__.1:
 5919 0000 6170705F 		.ascii	"app_ancillary_pipe_frame_event\000"
 5919      616E6369 
 5919      6C6C6172 
 5919      795F7069 
 5919      70655F66 
 5920              		.section	.rodata.__func__.2,"a"
 5923              	__func__.2:
 5924 0000 72656C6F 		.ascii	"reload_bg_layer\000"
 5924      61645F62 
 5924      675F6C61 
ARM GAS  /tmp/cceA31Ia.s 			page 197


 5924      79657200 
 5925              		.section	.rodata.__func__.3,"a"
 5928              	__func__.3:
 5929 0000 6170705F 		.ascii	"app_main_pipe_frame_event\000"
 5929      6D61696E 
 5929      5F706970 
 5929      655F6672 
 5929      616D655F 
 5930              		.section	.rodata.__func__.5,"a"
 5933              	__func__.5:
 5934 0000 44697370 		.ascii	"Display_init\000"
 5934      6C61795F 
 5934      696E6974 
 5934      00
 5935              		.section	.rodata.__func__.6,"a"
 5938              	__func__.6:
 5939 0000 68616E64 		.ascii	"hand_landmark_prepare_input\000"
 5939      5F6C616E 
 5939      646D6172 
 5939      6B5F7072 
 5939      65706172 
 5940              		.section	.rodata.__func__.7,"a"
 5943              	__func__.7:
 5944 0000 62717565 		.ascii	"bqueue_put_free\000"
 5944      75655F70 
 5944      75745F66 
 5944      72656500 
 5945              		.section	.rodata.__func__.8,"a"
 5948              	__func__.8:
 5949 0000 70616C6D 		.ascii	"palm_detector_run\000"
 5949      5F646574 
 5949      6563746F 
 5949      725F7275 
 5949      6E00
 5950              		.section	.rodata.__func__.9,"a"
 5953              	__func__.9:
 5954 0000 62717565 		.ascii	"bqueue_get_ready\000"
 5954      75655F67 
 5954      65745F72 
 5954      65616479 
 5954      00
 5955              		.section	.rodata.__func__.10,"a"
 5958              	__func__.10:
 5959 0000 6170705F 		.ascii	"app_rot_init\000"
 5959      726F745F 
 5959      696E6974 
 5959      00
 5960              		.section	.rodata.__func__.11,"a"
 5963              	__func__.11:
 5964 0000 68616E64 		.ascii	"hand_landmark_init\000"
 5964      5F6C616E 
 5964      646D6172 
 5964      6B5F696E 
 5964      697400
 5965              		.section	.rodata.__func__.12,"a"
 5968              	__func__.12:
 5969 0000 70616C6D 		.ascii	"palm_detector_init\000"
ARM GAS  /tmp/cceA31Ia.s 			page 198


 5969      5F646574 
 5969      6563746F 
 5969      725F696E 
 5969      697400
 5970              		.section	.rodata.__func__.13,"a"
 5973              	__func__.13:
 5974 0000 6E6E5F74 		.ascii	"nn_thread_fct\000"
 5974      68726561 
 5974      645F6663 
 5974      7400
 5975              		.section	.rodata.__func__.14,"a"
 5978              	__func__.14:
 5979 0000 64705F63 		.ascii	"dp_commit_drawing_area\000"
 5979      6F6D6D69 
 5979      745F6472 
 5979      6177696E 
 5979      675F6172 
 5980              		.section	.rodata.__func__.15,"a"
 5983              	__func__.15:
 5984 0000 64705F75 		.ascii	"dp_update_drawing_area\000"
 5984      70646174 
 5984      655F6472 
 5984      6177696E 
 5984      675F6172 
 5985              		.section	.rodata.__func__.16,"a"
 5988              	__func__.16:
 5989 0000 62757474 		.ascii	"button_init\000"
 5989      6F6E5F69 
 5989      6E697400 
 5990              		.section	.rodata.__func__.17,"a"
 5993              	__func__.17:
 5994 0000 6F6E5F6C 		.ascii	"on_ld_toggle_button_click\000"
 5994      645F746F 
 5994      67676C65 
 5994      5F627574 
 5994      746F6E5F 
 5995              		.section	.rodata.__func__.18,"a"
 5998              	__func__.18:
 5999 0000 6F6E5F70 		.ascii	"on_pd_toggle_button_click\000"
 5999      645F746F 
 5999      67676C65 
 5999      5F627574 
 5999      746F6E5F 
 6000              		.section	.rodata.__func__.19,"a"
 6003              	__func__.19:
 6004 0000 64705F74 		.ascii	"dp_thread_fct\000"
 6004      68726561 
 6004      645F6663 
 6004      7400
 6005              		.section	.rodata.__func__.20,"a"
 6008              	__func__.20:
 6009 0000 6973705F 		.ascii	"isp_thread_fct\000"
 6009      74687265 
 6009      61645F66 
 6009      637400
 6010              		.section	.rodata.__func__.21,"a"
 6013              	__func__.21:
ARM GAS  /tmp/cceA31Ia.s 			page 199


 6014 0000 6170705F 		.ascii	"app_run\000"
 6014      72756E00 
 6015              		.section	.bss.cl,"aw",%nobits
 6016              		.align	2
 6019              	cl:
 6020 0000 00000000 		.space	60
 6020      00000000 
 6020      00000000 
 6020      00000000 
 6020      00000000 
 6021              		.section	.bss.hgfxmmu,"aw",%nobits
 6022              		.align	2
 6025              	hgfxmmu:
 6026 0000 00000000 		.space	48
 6026      00000000 
 6026      00000000 
 6026      00000000 
 6026      00000000 
 6027              		.section	.bss.isp_sem_buffer,"aw",%nobits
 6028              		.align	2
 6031              	isp_sem_buffer:
 6032 0000 00000000 		.space	80
 6032      00000000 
 6032      00000000 
 6032      00000000 
 6032      00000000 
 6033              		.section	.bss.isp_sem,"aw",%nobits
 6034              		.align	2
 6037              	isp_sem:
 6038 0000 00000000 		.space	4
 6039              		.section	.bss.isp_thread_stack,"aw",%nobits
 6040              		.align	2
 6043              	isp_thread_stack:
 6044 0000 00000000 		.space	8192
 6044      00000000 
 6044      00000000 
 6044      00000000 
 6044      00000000 
 6045              		.section	.bss.isp_thread,"aw",%nobits
 6046              		.align	2
 6049              	isp_thread:
 6050 0000 00000000 		.space	96
 6050      00000000 
 6050      00000000 
 6050      00000000 
 6050      00000000 
 6051              		.section	.bss.dp_thread_stack,"aw",%nobits
 6052              		.align	2
 6055              	dp_thread_stack:
 6056 0000 00000000 		.space	8192
 6056      00000000 
 6056      00000000 
 6056      00000000 
 6056      00000000 
 6057              		.section	.bss.dp_thread,"aw",%nobits
 6058              		.align	2
 6061              	dp_thread:
ARM GAS  /tmp/cceA31Ia.s 			page 200


 6062 0000 00000000 		.space	96
 6062      00000000 
 6062      00000000 
 6062      00000000 
 6062      00000000 
 6063              		.section	.bss.nn_thread_stack,"aw",%nobits
 6064              		.align	2
 6067              	nn_thread_stack:
 6068 0000 00000000 		.space	8192
 6068      00000000 
 6068      00000000 
 6068      00000000 
 6068      00000000 
 6069              		.section	.bss.nn_thread,"aw",%nobits
 6070              		.align	2
 6073              	nn_thread:
 6074 0000 00000000 		.space	96
 6074      00000000 
 6074      00000000 
 6074      00000000 
 6074      00000000 
 6075              		.section	.bss.nn_input_queue,"aw",%nobits
 6076              		.align	2
 6079              	nn_input_queue:
 6080 0000 00000000 		.space	188
 6080      00000000 
 6080      00000000 
 6080      00000000 
 6080      00000000 
 6081              		.section	.psram_bss,"aw"
 6082              		.align	5
 6085              	nn_input_buffers:
 6086 0000 00000000 		.space	221184
 6086      00000000 
 6086      00000000 
 6086      00000000 
 6086      00000000 
 6087              		.section	.bss.frame_event_nb_for_resize,"aw",%nobits
 6088              		.align	2
 6091              	frame_event_nb_for_resize:
 6092 0000 00000000 		.space	4
 6093              		.section	.bss.frame_event_nb,"aw",%nobits
 6094              		.align	2
 6097              	frame_event_nb:
 6098 0000 00000000 		.space	4
 6099              		.section	.bss.ld_landmarks,"aw",%nobits
 6100              		.align	2
 6103              	ld_landmarks:
 6104 0000 00000000 		.space	168
 6104      00000000 
 6104      00000000 
 6104      00000000 
 6104      00000000 
 6105              		.section	.data.NN_Instance_hand_landmark,"aw"
 6106              		.align	2
 6109              	NN_Instance_hand_landmark:
 6110 0000 00000000 		.word	NN_Interface_hand_landmark
ARM GAS  /tmp/cceA31Ia.s 			page 201


 6111 0004 00000000 		.word	0
 6112 0008 00000000 		.space	40
 6112      00000000 
 6112      00000000 
 6112      00000000 
 6112      00000000 
 6113              		.section	.rodata.str1.1,"aMS",%progbits,1
 6114              	.LC34:
 6115 0000 68616E64 		.ascii	"hand_landmark\000"
 6115      5F6C616E 
 6115      646D6172 
 6115      6B00
 6116              		.section	.rodata.NN_Interface_hand_landmark,"a"
 6117              		.align	2
 6120              	NN_Interface_hand_landmark:
 6121 0000 00000000 		.word	.LC34
 6122 0004 00000000 		.word	LL_ATON_EC_Network_Init_hand_landmark
 6123 0008 00000000 		.word	LL_ATON_EC_Inference_Init_hand_landmark
 6124 000c 00000000 		.word	LL_ATON_Set_User_Input_Buffer_hand_landmark
 6125 0010 00000000 		.word	LL_ATON_Get_User_Input_Buffer_hand_landmark
 6126 0014 00000000 		.word	LL_ATON_Set_User_Output_Buffer_hand_landmark
 6127 0018 00000000 		.word	LL_ATON_Get_User_Output_Buffer_hand_landmark
 6128 001c 00000000 		.word	LL_ATON_EpochBlockItems_hand_landmark
 6129 0020 00000000 		.word	LL_ATON_Output_Buffers_Info_hand_landmark
 6130 0024 00000000 		.word	LL_ATON_Input_Buffers_Info_hand_landmark
 6131 0028 00000000 		.word	LL_ATON_Internal_Buffers_Info_hand_landmark
 6132              		.section	.bss.rois,"aw",%nobits
 6133              		.align	2
 6136              	rois:
 6137 0000 00000000 		.space	20
 6137      00000000 
 6137      00000000 
 6137      00000000 
 6137      00000000 
 6138              		.section	.data.NN_Instance_palm_detector,"aw"
 6139              		.align	2
 6142              	NN_Instance_palm_detector:
 6143 0000 00000000 		.word	NN_Interface_palm_detector
 6144 0004 00000000 		.word	0
 6145 0008 00000000 		.space	40
 6145      00000000 
 6145      00000000 
 6145      00000000 
 6145      00000000 
 6146              		.section	.rodata.str1.1
 6147              	.LC35:
 6148 000e 70616C6D 		.ascii	"palm_detector\000"
 6148      5F646574 
 6148      6563746F 
 6148      7200
 6149              		.section	.rodata.NN_Interface_palm_detector,"a"
 6150              		.align	2
 6153              	NN_Interface_palm_detector:
 6154 0000 0E000000 		.word	.LC35
 6155 0004 00000000 		.word	LL_ATON_EC_Network_Init_palm_detector
 6156 0008 00000000 		.word	LL_ATON_EC_Inference_Init_palm_detector
 6157 000c 00000000 		.word	LL_ATON_Set_User_Input_Buffer_palm_detector
ARM GAS  /tmp/cceA31Ia.s 			page 202


 6158 0010 00000000 		.word	LL_ATON_Get_User_Input_Buffer_palm_detector
 6159 0014 00000000 		.word	LL_ATON_Set_User_Output_Buffer_palm_detector
 6160 0018 00000000 		.word	LL_ATON_Get_User_Output_Buffer_palm_detector
 6161 001c 00000000 		.word	LL_ATON_EpochBlockItems_palm_detector
 6162 0020 00000000 		.word	LL_ATON_Output_Buffers_Info_palm_detector
 6163 0024 00000000 		.word	LL_ATON_Input_Buffers_Info_palm_detector
 6164 0028 00000000 		.word	LL_ATON_Internal_Buffers_Info_palm_detector
 6165              		.section	.psram_bss
 6166              		.align	5
 6169              	screen_buffer:
 6170 36000 00000000 		.space	768000
 6170      00000000 
 6170      00000000 
 6170      00000000 
 6170      00000000 
 6171              		.section	.bss.cpu_load,"aw",%nobits
 6172              		.align	3
 6175              	cpu_load:
 6176 0000 00000000 		.space	224
 6176      00000000 
 6176      00000000 
 6176      00000000 
 6176      00000000 
 6177              		.section	.data.disp,"aw"
 6178              		.align	2
 6181              	disp:
 6182 0000 00000000 		.space	168
 6182      00000000 
 6182      00000000 
 6182      00000000 
 6182      00000000 
 6183 00a8 00000000 		.space	20
 6183      00000000 
 6183      00000000 
 6183      00000000 
 6183      00000000 
 6184 00bc 01000000 		.word	1
 6185 00c0 00000000 		.word	0
 6186 00c4 00000000 		.space	224
 6186      00000000 
 6186      00000000 
 6186      00000000 
 6186      00000000 
 6187              		.section	.bss.lcd_fg_buffer_rd_idx,"aw",%nobits
 6188              		.align	2
 6191              	lcd_fg_buffer_rd_idx:
 6192 0000 00000000 		.space	4
 6193              		.section	.psram_bss
 6194              		.align	5
 6197              	lcd_fg_buffer:
 6198 f1800 00000000 		.space	1536000
 6198      00000000 
 6198      00000000 
 6198      00000000 
 6198      00000000 
 6199              		.section	.bss.lcd_bg_buffer_capt_idx,"aw",%nobits
 6200              		.align	2
ARM GAS  /tmp/cceA31Ia.s 			page 203


 6203              	lcd_bg_buffer_capt_idx:
 6204 0000 00000000 		.space	4
 6205              		.section	.data.lcd_bg_buffer_disp_idx,"aw"
 6206              		.align	2
 6209              	lcd_bg_buffer_disp_idx:
 6210 0000 01000000 		.word	1
 6211              		.section	.psram_bss
 6212              		.align	5
 6215              	lcd_bg_buffer:
 6216 268800 00000000 		.space	6144000
 6216      00000000 
 6216      00000000 
 6216      00000000 
 6216      00000000 
 6217              		.section	.rodata
 6218              		.align	2
 6219              		.set	.LANCHOR0,. + 0
 6220              	.LC1:
 6221 0000 00000000 		.word	0
 6222 0004 00000000 		.word	0
 6223 0008 0000803F 		.word	1065353216
 6224 000c 00004844 		.word	1145569280
 6225 0010 00000000 		.word	0
 6226 0014 0000803F 		.word	1065353216
 6227 0018 00004844 		.word	1145569280
 6228 001c 0000F043 		.word	1139802112
 6229 0020 0000803F 		.word	1065353216
 6230 0024 00000000 		.word	0
 6231 0028 0000F043 		.word	1139802112
 6232 002c 0000803F 		.word	1065353216
 6233              	.LC2:
 6234 0030 00000000 		.word	0
 6235 0034 05000000 		.word	5
 6236 0038 09000000 		.word	9
 6237 003c 0D000000 		.word	13
 6238 0040 11000000 		.word	17
 6239 0044 01000000 		.word	1
 6240 0048 02000000 		.word	2
 6241              	.LC3:
 6242 004c 00000000 		.word	0
 6243 0050 01000000 		.word	1
 6244 0054 02000000 		.word	2
 6245 0058 03000000 		.word	3
 6246 005c 05000000 		.word	5
 6247 0060 06000000 		.word	6
 6248 0064 09000000 		.word	9
 6249 0068 0A000000 		.word	10
 6250 006c 0D000000 		.word	13
 6251 0070 0E000000 		.word	14
 6252 0074 11000000 		.word	17
 6253 0078 12000000 		.word	18
 6254              		.text
 6255              	.Letext0:
 6256              		.file 6 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 6257              		.file 7 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 6258              		.file 8 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 6259              		.file 9 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
ARM GAS  /tmp/cceA31Ia.s 			page 204


 6260              		.file 10 "Lib/lib_vision_models_pp/lib_vision_models_pp/Inc/pd_pp_output_if.h"
 6261              		.file 11 "Lib/lib_vision_models_pp/lib_vision_models_pp/Inc/pd_model_pp_if.h"
 6262              		.file 12 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
 6263              		.file 13 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 6264              		.file 14 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n6xx.h"
 6265              		.file 15 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_def.h"
 6266              		.file 16 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_gpio.h"
 6267              		.file 17 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dcmipp.h"
 6268              		.file 18 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_gfxmmu.h"
 6269              		.file 19 "Inc/ld.h"
 6270              		.file 20 "Lib/FreeRTOS/Source/include/projdefs.h"
 6271              		.file 21 "Lib/FreeRTOS/Source/portable/GCC/ARM_CM55_NTZ/non_secure/portmacrocommon.h"
 6272              		.file 22 "Lib/FreeRTOS/Source/include/FreeRTOS.h"
 6273              		.file 23 "Lib/FreeRTOS/Source/include/task.h"
 6274              		.file 24 "Lib/FreeRTOS/Source/include/queue.h"
 6275              		.file 25 "Lib/FreeRTOS/Source/include/semphr.h"
 6276              		.file 26 "Lib/screenl/Inc/scrl.h"
 6277              		.file 27 "STM32Cube_FW_N6/Drivers/BSP/STM32N6570-DK/stm32n6570_discovery.h"
 6278              		.file 28 "STM32Cube_FW_N6/Utilities/lcd/../Fonts/fonts.h"
 6279              		.file 29 "STM32Cube_FW_N6/Utilities/lcd/stm32_lcd.h"
 6280              		.file 30 "Lib/NemaGFX/include/nema_hal.h"
 6281              		.file 31 "Lib/NemaGFX/include/nema_cmdlist.h"
 6282              		.file 32 "Lib/NemaGFX/include/nema_matrix3x3.h"
 6283              		.file 33 "Lib/NemaGFX/include/nema_graphics.h"
 6284              		.file 34 "Lib/Camera_Middleware/cmw_camera.h"
 6285              		.file 35 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_icache.h"
 6286              		.file 36 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 6287              		.file 37 "Lib/ai-postprocessing-wrapper/app_postprocess.h"
 6288              		.file 38 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h"
 6289              		.file 39 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 6290              		.file 40 "Lib/NemaGFX/include/nema_error.h"
 6291              		.file 41 "Inc/app_cam.h"
 6292              		.file 42 "Inc/FreeRTOSConfig.h"
 6293              		.file 43 "Inc/stm32_lcd_ex.h"
 6294              		.file 44 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal.h"
 6295              		.file 45 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 6296              		.file 46 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 6297              		.file 47 "<built-in>"
ARM GAS  /tmp/cceA31Ia.s 			page 205


DEFINED SYMBOLS
                            *ABS*:00000000 app.c
     /tmp/cceA31Ia.s:26     .text.LL_Buffer_addr_start:00000000 $t
     /tmp/cceA31Ia.s:31     .text.LL_Buffer_addr_start:00000000 LL_Buffer_addr_start
     /tmp/cceA31Ia.s:76     .text.copy_pd_box:00000000 $t
     /tmp/cceA31Ia.s:81     .text.copy_pd_box:00000000 copy_pd_box
     /tmp/cceA31Ia.s:155    .text.clamp_point:00000000 $t
     /tmp/cceA31Ia.s:160    .text.clamp_point:00000000 clamp_point
     /tmp/cceA31Ia.s:241    .text.decode_ld_landmark:00000000 $t
     /tmp/cceA31Ia.s:246    .text.decode_ld_landmark:00000000 decode_ld_landmark
     /tmp/cceA31Ia.s:385    .text.isp_thread_fct:00000000 $t
     /tmp/cceA31Ia.s:390    .text.isp_thread_fct:00000000 isp_thread_fct
     /tmp/cceA31Ia.s:436    .text.isp_thread_fct:00000028 $d
     /tmp/cceA31Ia.s:6037   .bss.isp_sem:00000000 isp_sem
     /tmp/cceA31Ia.s:6008   .rodata.__func__.20:00000000 __func__.20
     /tmp/cceA31Ia.s:444    .text.on_pd_toggle_button_click:00000000 $t
     /tmp/cceA31Ia.s:449    .text.on_pd_toggle_button_click:00000000 on_pd_toggle_button_click
     /tmp/cceA31Ia.s:523    .text.on_pd_toggle_button_click:0000004c $d
     /tmp/cceA31Ia.s:5998   .rodata.__func__.18:00000000 __func__.18
     /tmp/cceA31Ia.s:530    .text.on_ld_toggle_button_click:00000000 $t
     /tmp/cceA31Ia.s:535    .text.on_ld_toggle_button_click:00000000 on_ld_toggle_button_click
     /tmp/cceA31Ia.s:609    .text.on_ld_toggle_button_click:0000004c $d
     /tmp/cceA31Ia.s:5993   .rodata.__func__.17:00000000 __func__.17
     /tmp/cceA31Ia.s:616    .text.button_process:00000000 $t
     /tmp/cceA31Ia.s:621    .text.button_process:00000000 button_process
     /tmp/cceA31Ia.s:679    .text.button_init.part.0:00000000 $t
     /tmp/cceA31Ia.s:684    .text.button_init.part.0:00000000 button_init.part.0
     /tmp/cceA31Ia.s:707    .text.button_init.part.0:00000010 $d
     /tmp/cceA31Ia.s:5988   .rodata.__func__.16:00000000 __func__.16
     /tmp/cceA31Ia.s:714    .text.display_ld_hand:00000000 $t
     /tmp/cceA31Ia.s:719    .text.display_ld_hand:00000000 display_ld_hand
     /tmp/cceA31Ia.s:919    .text.display_ld_hand:000000ec $d
     /tmp/cceA31Ia.s:924    .text.roi_shift_and_scale.constprop.0:00000000 $t
     /tmp/cceA31Ia.s:929    .text.roi_shift_and_scale.constprop.0:00000000 roi_shift_and_scale.constprop.0
     /tmp/cceA31Ia.s:1067   .text.roi_shift_and_scale.constprop.0:000000a0 $d
     /tmp/cceA31Ia.s:1099   .text.nn_thread_fct:00000000 $t
     /tmp/cceA31Ia.s:1104   .text.nn_thread_fct:00000000 nn_thread_fct
     /tmp/cceA31Ia.s:1852   .text.nn_thread_fct:00000298 $d
     /tmp/cceA31Ia.s:5968   .rodata.__func__.12:00000000 __func__.12
     /tmp/cceA31Ia.s:5963   .rodata.__func__.11:00000000 __func__.11
     /tmp/cceA31Ia.s:5958   .rodata.__func__.10:00000000 __func__.10
     /tmp/cceA31Ia.s:6025   .bss.hgfxmmu:00000000 hgfxmmu
     /tmp/cceA31Ia.s:6019   .bss.cl:00000000 cl
     /tmp/cceA31Ia.s:6079   .bss.nn_input_queue:00000000 nn_input_queue
     /tmp/cceA31Ia.s:5973   .rodata.__func__.13:00000000 __func__.13
     /tmp/cceA31Ia.s:5953   .rodata.__func__.9:00000000 __func__.9
     /tmp/cceA31Ia.s:6091   .bss.frame_event_nb_for_resize:00000000 frame_event_nb_for_resize
     /tmp/cceA31Ia.s:5948   .rodata.__func__.8:00000000 __func__.8
     /tmp/cceA31Ia.s:6142   .data.NN_Instance_palm_detector:00000000 NN_Instance_palm_detector
     /tmp/cceA31Ia.s:1887   .text.nn_thread_fct:00000318 $t
     /tmp/cceA31Ia.s:2729   .text.nn_thread_fct:00000680 $d
     /tmp/cceA31Ia.s:5943   .rodata.__func__.7:00000000 __func__.7
     /tmp/cceA31Ia.s:6136   .bss.rois:00000000 rois
     /tmp/cceA31Ia.s:6215   .psram_bss:00268800 lcd_bg_buffer
     /tmp/cceA31Ia.s:5938   .rodata.__func__.6:00000000 __func__.6
     /tmp/cceA31Ia.s:2764   .text.nn_thread_fct:000006d0 $t
     /tmp/cceA31Ia.s:3561   .text.nn_thread_fct:000009f8 $d
ARM GAS  /tmp/cceA31Ia.s 			page 206


     /tmp/cceA31Ia.s:6109   .data.NN_Instance_hand_landmark:00000000 NN_Instance_hand_landmark
     /tmp/cceA31Ia.s:6103   .bss.ld_landmarks:00000000 ld_landmarks
     /tmp/cceA31Ia.s:6181   .data.disp:00000000 disp
     /tmp/cceA31Ia.s:3584   .text.display_hand:00000000 $t
     /tmp/cceA31Ia.s:3590   .text.display_hand:00000000 display_hand
     /tmp/cceA31Ia.s:4084   .text.display_hand:00000230 $d
     /tmp/cceA31Ia.s:4104   .text.dp_thread_fct:00000000 $t
     /tmp/cceA31Ia.s:4109   .text.dp_thread_fct:00000000 dp_thread_fct
     /tmp/cceA31Ia.s:4806   .text.dp_thread_fct:00000270 $d
     /tmp/cceA31Ia.s:6003   .rodata.__func__.19:00000000 __func__.19
     /tmp/cceA31Ia.s:5983   .rodata.__func__.15:00000000 __func__.15
     /tmp/cceA31Ia.s:6175   .bss.cpu_load:00000000 cpu_load
     /tmp/cceA31Ia.s:5978   .rodata.__func__.14:00000000 __func__.14
     /tmp/cceA31Ia.s:6191   .bss.lcd_fg_buffer_rd_idx:00000000 lcd_fg_buffer_rd_idx
     /tmp/cceA31Ia.s:6197   .psram_bss:000f1800 lcd_fg_buffer
     /tmp/cceA31Ia.s:4853   .text.app_run:00000000 $t
     /tmp/cceA31Ia.s:4859   .text.app_run:00000000 app_run
     /tmp/cceA31Ia.s:5442   .text.app_run:0000021c $d
     /tmp/cceA31Ia.s:6209   .data.lcd_bg_buffer_disp_idx:00000000 lcd_bg_buffer_disp_idx
     /tmp/cceA31Ia.s:6169   .psram_bss:00036000 screen_buffer
     /tmp/cceA31Ia.s:5933   .rodata.__func__.5:00000000 __func__.5
     /tmp/cceA31Ia.s:6013   .rodata.__func__.21:00000000 __func__.21
     /tmp/cceA31Ia.s:6085   .psram_bss:00000000 nn_input_buffers
     /tmp/cceA31Ia.s:6031   .bss.isp_sem_buffer:00000000 isp_sem_buffer
     /tmp/cceA31Ia.s:6073   .bss.nn_thread:00000000 nn_thread
     /tmp/cceA31Ia.s:6067   .bss.nn_thread_stack:00000000 nn_thread_stack
     /tmp/cceA31Ia.s:6061   .bss.dp_thread:00000000 dp_thread
     /tmp/cceA31Ia.s:6055   .bss.dp_thread_stack:00000000 dp_thread_stack
     /tmp/cceA31Ia.s:6049   .bss.isp_thread:00000000 isp_thread
     /tmp/cceA31Ia.s:6043   .bss.isp_thread_stack:00000000 isp_thread_stack
     /tmp/cceA31Ia.s:5484   .text.CMW_CAMERA_PIPE_FrameEventCallback:00000000 $t
     /tmp/cceA31Ia.s:5490   .text.CMW_CAMERA_PIPE_FrameEventCallback:00000000 CMW_CAMERA_PIPE_FrameEventCallback
     /tmp/cceA31Ia.s:5814   .text.CMW_CAMERA_PIPE_FrameEventCallback:00000150 $d
     /tmp/cceA31Ia.s:5928   .rodata.__func__.3:00000000 __func__.3
     /tmp/cceA31Ia.s:5923   .rodata.__func__.2:00000000 __func__.2
     /tmp/cceA31Ia.s:6097   .bss.frame_event_nb:00000000 frame_event_nb
     /tmp/cceA31Ia.s:5918   .rodata.__func__.1:00000000 __func__.1
     /tmp/cceA31Ia.s:5913   .rodata.__func__.0:00000000 __func__.0
     /tmp/cceA31Ia.s:6203   .bss.lcd_bg_buffer_capt_idx:00000000 lcd_bg_buffer_capt_idx
     /tmp/cceA31Ia.s:5837   .text.CMW_CAMERA_PIPE_VsyncEventCallback:00000000 $t
     /tmp/cceA31Ia.s:5843   .text.CMW_CAMERA_PIPE_VsyncEventCallback:00000000 CMW_CAMERA_PIPE_VsyncEventCallback
     /tmp/cceA31Ia.s:5906   .text.CMW_CAMERA_PIPE_VsyncEventCallback:00000030 $d
     /tmp/cceA31Ia.s:6016   .bss.cl:00000000 $d
     /tmp/cceA31Ia.s:6022   .bss.hgfxmmu:00000000 $d
     /tmp/cceA31Ia.s:6028   .bss.isp_sem_buffer:00000000 $d
     /tmp/cceA31Ia.s:6034   .bss.isp_sem:00000000 $d
     /tmp/cceA31Ia.s:6040   .bss.isp_thread_stack:00000000 $d
     /tmp/cceA31Ia.s:6046   .bss.isp_thread:00000000 $d
     /tmp/cceA31Ia.s:6052   .bss.dp_thread_stack:00000000 $d
     /tmp/cceA31Ia.s:6058   .bss.dp_thread:00000000 $d
     /tmp/cceA31Ia.s:6064   .bss.nn_thread_stack:00000000 $d
     /tmp/cceA31Ia.s:6070   .bss.nn_thread:00000000 $d
     /tmp/cceA31Ia.s:6076   .bss.nn_input_queue:00000000 $d
     /tmp/cceA31Ia.s:6082   .psram_bss:00000000 $d
     /tmp/cceA31Ia.s:6088   .bss.frame_event_nb_for_resize:00000000 $d
     /tmp/cceA31Ia.s:6094   .bss.frame_event_nb:00000000 $d
     /tmp/cceA31Ia.s:6100   .bss.ld_landmarks:00000000 $d
ARM GAS  /tmp/cceA31Ia.s 			page 207


     /tmp/cceA31Ia.s:6106   .data.NN_Instance_hand_landmark:00000000 $d
     /tmp/cceA31Ia.s:6120   .rodata.NN_Interface_hand_landmark:00000000 NN_Interface_hand_landmark
     /tmp/cceA31Ia.s:6117   .rodata.NN_Interface_hand_landmark:00000000 $d
     /tmp/cceA31Ia.s:6133   .bss.rois:00000000 $d
     /tmp/cceA31Ia.s:6139   .data.NN_Instance_palm_detector:00000000 $d
     /tmp/cceA31Ia.s:6153   .rodata.NN_Interface_palm_detector:00000000 NN_Interface_palm_detector
     /tmp/cceA31Ia.s:6150   .rodata.NN_Interface_palm_detector:00000000 $d
     /tmp/cceA31Ia.s:6172   .bss.cpu_load:00000000 $d
     /tmp/cceA31Ia.s:6178   .data.disp:00000000 $d
     /tmp/cceA31Ia.s:6188   .bss.lcd_fg_buffer_rd_idx:00000000 $d
     /tmp/cceA31Ia.s:6200   .bss.lcd_bg_buffer_capt_idx:00000000 $d
     /tmp/cceA31Ia.s:6206   .data.lcd_bg_buffer_disp_idx:00000000 $d
     /tmp/cceA31Ia.s:6218   .rodata:00000000 $d
                           .group:00000000 wm4.0.c552ae9005b0f2cca11872fae5d4b7f2
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.e0c9f337c65cb9f22ed5f23d082bc78b
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.newlib.h.7.591ac1bd65c1f5b34864757667a05252
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.float.h.29.0e9d9baf95ec39f9555dc80c6e28186b
                           .group:00000000 wm4.syslimits.h.34.de5cbd310098bc5895998b6bde577ed2
                           .group:00000000 wm4.limits.h.9.70fb0ada6f71b16202a66baaa6d8ea70
                           .group:00000000 wm4.limits.h.60.56a1ae353e2028a24298ec6463b8b593
                           .group:00000000 wm4.arm_math_types.h.94.a6c8422e2657ad4cd95bd8be69ba02aa
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.arm_mve.h.38.47b22bbd301ce82bc6dafd1a387f65a3
                           .group:00000000 wm4.arm_math_types.h.559.cab78f278b684a3ea2271947c7aea680
                           .group:00000000 wm4.arm_math_memory.h.28.fe8a81c6a9ac13061a5f748732089249
                           .group:00000000 wm4.none.h.185.db055cca83e83f96d8d0bb450fbdf4bb
                           .group:00000000 wm4.utils.h.27.57524573fe37b04009eecf3582a4c591
                           .group:00000000 wm4.fast_math_functions.h.28.8eb7477260c1d6b62047c49a01c4cbaa
                           .group:00000000 wm4.controller_functions.h.28.7bed7d7a726df2f65b8a3d89cff01247
                           .group:00000000 wm4.filtering_functions.h.46.6cf1424fb1f86d5f9958d208b83340a1
                           .group:00000000 wm4.postprocess_conf.h.22.8fb7890cba4665223adeb18e003381c8
                           .group:00000000 wm4.app.h.24.1e91b432981a608d23d4a667d6d768a5
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.47.dc31ec4674d7bcb103c9f08809549f45
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
ARM GAS  /tmp/cceA31Ia.s 			page 208


                           .group:00000000 wm4.app_cam.h.19.2495a46447d71a1025370e29864418f5
                           .group:00000000 wm4.app_config.h.19.88dee04c97f3e42d3acfeeca22b174e5
                           .group:00000000 wm4.od_pp_output_if.h.11.62a3da738caf687aa42d96759c237b2c
                           .group:00000000 wm4.mpe_pp_output_if.h.11.db0dd5ceb87072354c56b51e8f9b2a0d
                           .group:00000000 wm4.pd_pp_output_if.h.19.b7de9bd1876930668a82409743b6dbf4
                           .group:00000000 wm4.spe_pp_output_if.h.11.7212d2990e83c8afeadfa97fa05d17c4
                           .group:00000000 wm4.iseg_pp_output_if.h.11.94ad86e1bcba0c03902fb099324716f2
                           .group:00000000 wm4.sseg_pp_output_if.h.11.caf00fb1ae24f8dc9c80bee7827b96f2
                           .group:00000000 wm4.app_postprocess.h.46.5719832142b7cbde626021bdb2b1e6d5
                           .group:00000000 wm4.isp_conf.h.21.bfb1d020517608810095aa56acf25d1e
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.004a06df6e15ac197e03f723792da58a
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.87fb12bf5a1a1e00fc134f22bc9aa8c4
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.3a8f01490e8852464e9fcb69092e9c75
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.002e22a16fd7f67dde6dce41e8ba9620
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.1cb1283e40f9bebcd3fba2a9a961838e
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.79aa32178dfef625fbd20d362449acfa
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4359.3f0b7ad33826d95438602c9aebc08af9
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.4acb2e3511a98bb48b81cfc8e09fd59e
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.424d0bafb874a777dee3742a22e13037
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.66e597beb090a165329d6ccf665e41bc
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.61b309e67dd810e28897a01b1b21a97f
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.f538bfd785c6469670251ac9bc7af55d
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.fda87e715ea6b98239ec30171d1df594
                           .group:00000000 wm4.stm32n6xx_hal_gfxmmu.h.21.9784a9103143d48bd3c37389d0e0b8e6
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
                           .group:00000000 wm4.stm32n6xx_hal_icache.h.21.194b4ec6e76f32b14f65c85616854850
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_ll_usb.h.21.d518a5d97876c2ff49040c20a2c4a120
                           .group:00000000 wm4.stm32n6xx_hal_pcd.h.155.27040aac6844effe2af8c180caf1dd2e
                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.21.9f810303326e2d91749800e9911f8e4d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.906.93ec0695066db4253cdbcb7d84358a0b
                           .group:00000000 wm4.stm32n6xx_hal_tim.h.21.839dd2b2a70382fb2c44f8f293a84d5f
                           .group:00000000 wm4.stm32n6xx_hal_tim_ex.h.21.e372d5ac63c13441211ea4ecbd353150
ARM GAS  /tmp/cceA31Ia.s 			page 209


                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.e17898be2073b6b6b19faf30b4e304e9
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal_gpu2d.h.21.48d0249122abad294a630c39cc4ebaed
                           .group:00000000 wm4.stm32n6xx_hal.h.81.5e59143eba07faca3e9aeaa5470826c8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.isp_core.h.109.be5387f515355b6edcb70af2607f9a68
                           .group:00000000 wm4.ld.h.19.4ce791deb5cad1787551e620ef002c56
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.ll_aton_config.h.20.79eb8be0291ee9086e6be08969d61846
                           .group:00000000 wm4.assert.h.11.d99a111e320bc5106fc4046225782672
                           .group:00000000 wm4.ll_aton_attributes.h.20.d1fce4a2519a8c4442db76dcb52b420f
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4.errno.h.9.ae5ea2b0ff9ea6e39e585807e35200d3
                           .group:00000000 wm4.ll_aton_util.h.34.a290753adbb2447ca7ee3415db495399
                           .group:00000000 wm4.ll_aton_NN_interface.h.391.60880269f073611ab8a2cfeebdea17d5
                           .group:00000000 wm4.FreeRTOS.h.59.647b1b0da38e4e98108aae13c8abe9ee
                           .group:00000000 wm4.FreeRTOSConfig.h.59.0e97f89e6eb1b28c12ea610dd500bb25
                           .group:00000000 wm4.FreeRTOS.h.80.7742fabaf5accf3762dc12f7f259a8a0
                           .group:00000000 wm4.projdefs.h.30.55a824156f299c075c33148a9fdadb99
                           .group:00000000 wm4.portmacro.h.30.cbb4b2da41f551c2a9904f0d03a1ce3e
                           .group:00000000 wm4.portmacrocommon.h.30.d5cb67896ab50a95311be7e023da5c4f
                           .group:00000000 wm4.portmacro.h.68.4051ecf710d074fb55b16d91dfebeeaa
                           .group:00000000 wm4.portable.h.61.d557c57974d490f056246a26cdcddd6c
                           .group:00000000 wm4.mpu_wrappers.h.30.ccc5f1a6903f941a88c268f5f62af3fe
                           .group:00000000 wm4.portable.h.189.522b8bd52a171d3fd1432ef06d0caa63
                           .group:00000000 wm4.FreeRTOS.h.102.fb871f3e464d99c5a57b3115545a02ad
                           .group:00000000 wm4.list.h.59.bce6419520cd4f5f98779a1530bf2118
                           .group:00000000 wm4.task.h.56.84290139c73b47f5b9aac361361a2a31
                           .group:00000000 wm4.queue.h.68.219f47fba8b59640449b84d04c5bd6d8
                           .group:00000000 wm4.semphr.h.40.c1a9c6f5bf0feb4da0b6a45d234a79d0
                           .group:00000000 wm4.ll_aton_platform.h.20.06ded592ee586a6abb6019a90ebd54df
                           .group:00000000 wm4.ll_aton_platform.h.288.664a74b8c5792a861b3d52bd39f4a693
                           .group:00000000 wm4.ATON.h.19.cf7dff4c0f1bfe90e42066f604751dc7
                           .group:00000000 wm4.ll_aton_rcompat.h.22.1535a015a52fd365f115f7d75d780d81
                           .group:00000000 wm4.ll_aton_platform.h.383.f09ccd502bb682b863f991d963ee7462
                           .group:00000000 wm4.ll_aton_osal_freertos.h.62.85a065f77def7f6fef26149f92fe1378
                           .group:00000000 wm4.ll_aton_osal.h.116.bc018513feb9b28713cf2afc78ec679b
                           .group:00000000 wm4.cmw_errno.h.21.91021ac9b2627a1ce6b8517d105715d1
                           .group:00000000 wm4.stm32n6570_discovery_conf.h.21.f52c8202689527a3dc0d9c6cba9c0416
                           .group:00000000 wm4.stm32n6570_discovery_errno.h.22.80e523b09444a11ebe4b6e24ae914f0e
                           .group:00000000 wm4.stm32n6570_discovery_bus.h.62.3b5b2c6837f7adeb489604fa214cd371
                           .group:00000000 wm4.cmw_camera.h.33.b34cbb506ffb5bbc0bae0cee9fc48966
                           .group:00000000 wm4.stm32n6570_discovery.h.25.5fc3699797f7c334a2e25a2a6a563b07
                           .group:00000000 wm4.lcd.h.21.98701c105e66fef2e089854e5bc0fe32
                           .group:00000000 wm4.stm32_lcd.h.55.1a04e503950bf34ef3721d2ebb9542fc
                           .group:00000000 wm4.stm32_lcd_ex.h.21.eaf9c9c1000e162e58259e027110f2f5
                           .group:00000000 wm4.utils.h.19.2f7e4a8a839d9215c56961f5a9914d6d
                           .group:00000000 wm4.nema_sys_defs.h.24.0b35b5138cb9b4a3130f5d424bc2bcc0
                           .group:00000000 wm4.nema_hal.h.193.74a3b292db2bcbda0132dae40ae0f4e5
                           .group:00000000 wm4.nema_cmdlist.h.30.a652eb980f08f0ed22ad00119d504926
                           .group:00000000 wm4.nema_graphics.h.61.b3907f86eccb4e55a4b69e8aebdd3657
                           .group:00000000 wm4.nema_blender.h.30.fb13cc9231bd108bca212984b3a891e0
                           .group:00000000 wm4.nema_math.h.30.ef7265c89982f7dae18e3ec2d7f3d003
ARM GAS  /tmp/cceA31Ia.s 			page 210


                           .group:00000000 wm4.nema_version.h.35.6aae27202c190348dff84b89d4c12df7
                           .group:00000000 wm4.nema_error.h.29.50848ed81d21ff4ae4b870fae3681118

UNDEFINED SYMBOLS
cos
sin
xQueueSemaphoreTake
__assert_func
CAM_IspUpdate
xQueueGenericSend
BSP_PB_GetState
UTIL_LCD_FillCircle
UTIL_LCD_DrawLine
ld_bindings_idx
LL_ATON_Output_Buffers_Info_palm_detector
LL_ATON_Input_Buffers_Info_palm_detector
app_postprocess_init
LL_ATON_Output_Buffers_Info_hand_landmark
LL_ATON_Input_Buffers_Info_hand_landmark
memset
puts
nema_init
nema_get_error
nema_ext_hold_enable
nema_ext_hold_irq_enable
nema_get_sw_device_name
printf
HAL_GFXMMU_Init
HAL_GFXMMU_ConfigPacking
nema_cl_create_sized
nema_cl_bind_circular
HAL_GetTick
CAM_NNPipe_Start
LL_ATON_Set_User_Input_Buffer_palm_detector
LL_ATON_RT_Main
app_postprocess_run
atan2f
HAL_GFXMMU_ModifyBuffers
nema_bind_dst_tex
nema_set_clip
nema_clear
nema_bind_src_tex
nema_enable_tiling
nema_set_blend
nema_mat3x3_load_identity
nema_mat3x3_translate
nema_mat3x3_rotate
nema_mat3x3_scale
nema_blit_quad_fit
nema_cl_submit
nema_cl_wait
HAL_ICACHE_Invalidate
ld_post_process
memcpy
UTIL_LCD_DrawRect
__aeabi_ul2d
BSP_PB_Init
ARM GAS  /tmp/cceA31Ia.s 			page 211


SCRL_SetAddress_NoReload
UTIL_LCD_FillRect
TIM4_Get_Value
ulTaskGetIdleRunTimeCounter
memmove
UTIL_LCD_GetFont
UTIL_LCDEx_PrintfAt
SCRL_ReloadLayer
SCRL_Init
UTIL_LCD_SetLayer
UTIL_LCD_Clear
UTIL_LCD_SetFont
UTIL_LCD_SetTextColor
xQueueCreateCountingSemaphoreStatic
vQueueDelete
CAM_Init
xQueueCreateMutexStatic
CAM_DisplayPipe_Start
xTaskCreateStatic
Font20
CMW_CAMERA_GetDCMIPPHandle
HAL_DCMIPP_PIPE_SetMemoryAddress
SRCL_Update
xPortIsInsideInterrupt
xQueueGiveFromISR
LL_ATON_EC_Network_Init_hand_landmark
LL_ATON_EC_Inference_Init_hand_landmark
LL_ATON_Set_User_Input_Buffer_hand_landmark
LL_ATON_Get_User_Input_Buffer_hand_landmark
LL_ATON_Set_User_Output_Buffer_hand_landmark
LL_ATON_Get_User_Output_Buffer_hand_landmark
LL_ATON_EpochBlockItems_hand_landmark
LL_ATON_Internal_Buffers_Info_hand_landmark
LL_ATON_EC_Network_Init_palm_detector
LL_ATON_EC_Inference_Init_palm_detector
LL_ATON_Get_User_Input_Buffer_palm_detector
LL_ATON_Set_User_Output_Buffer_palm_detector
LL_ATON_Get_User_Output_Buffer_palm_detector
LL_ATON_EpochBlockItems_palm_detector
LL_ATON_Internal_Buffers_Info_palm_detector
