# //  ModelSim SE-64 10.6a Mar 16 2017Linux 2.6.32-696.el6.x86_64
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:19:55 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(22): near "variable": syntax error
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(27): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(27): (vcom-1136) Unknown identifier "mul_a".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(28): Signal [mode IN port] "a_in" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(31): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(31): (vcom-1136) Unknown identifier "mul_b".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(32): Signal [mode IN port] "b_in" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(36): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(36): (vcom-1136) Unknown identifier "sum_c".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): (vcom-1136) Unknown identifier "mul_a".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): (vcom-1136) Unknown identifier "mul_b".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): (vcom-1136) Unknown identifier "sum_c".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(44): near "end": (vcom-1576) expecting ';'.
# End time: 13:19:55 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:22:12 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(22): near "variable": syntax error
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(27): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(27): (vcom-1136) Unknown identifier "mul_a".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(28): Signal [mode IN port] "a_in" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(31): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(31): (vcom-1136) Unknown identifier "mul_b".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(32): Signal [mode IN port] "b_in" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(36): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(36): (vcom-1136) Unknown identifier "sum_c".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): (vcom-1136) Unknown identifier "mul_a".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): (vcom-1136) Unknown identifier "mul_b".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): (vcom-1136) Unknown identifier "sum_c".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(44): near "end": (vcom-1576) expecting ';'.
# End time: 13:22:12 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:25:00 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(22): near "variable": syntax error
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(27): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(27): (vcom-1136) Unknown identifier "mul_a".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(28): Signal [mode IN port] "a_in" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(31): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(31): (vcom-1136) Unknown identifier "mul_b".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(32): Signal [mode IN port] "b_in" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(36): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(36): (vcom-1136) Unknown identifier "sum_c".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): (vcom-1136) Unknown identifier "mul_a".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): (vcom-1136) Unknown identifier "mul_b".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): (vcom-1136) Unknown identifier "sum_c".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(44): near "end": (vcom-1576) expecting ';'.
# End time: 13:25:00 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:25:46 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(18): (vcom-1360) Array type of "mul_a" does not have an index constraint.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(19): (vcom-1360) Array type of "mul_b" does not have an index constraint.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(20): (vcom-1360) Array type of "sum_c" does not have an index constraint.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(18): Variable declaration 'mul_a' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(19): Variable declaration 'mul_b' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(20): Variable declaration 'sum_c' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(22): VHDL Compiler exiting
# End time: 13:25:46 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:29:46 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(18): (vcom-1360) Array type of "mul_a" does not have an index constraint.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(18): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(19): (vcom-1360) Array type of "mul_b" does not have an index constraint.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(19): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(20): (vcom-1360) Array type of "sum_c" does not have an index constraint.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(20): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(18): Variable declaration 'mul_a' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(19): Variable declaration 'mul_b' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(20): Variable declaration 'sum_c' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(22): VHDL Compiler exiting
# End time: 13:29:47 on Sep 21,2017, Elapsed time: 0:00:01
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:30:31 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(19): (vcom-1360) Array type of "mul_b" does not have an index constraint.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(20): (vcom-1360) Array type of "sum_c" does not have an index constraint.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(18): Variable declaration 'mul_a' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(19): Variable declaration 'mul_b' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(20): Variable declaration 'sum_c' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(22): VHDL Compiler exiting
# End time: 13:30:31 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:31:01 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(18): Variable declaration 'mul_a' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(19): Variable declaration 'mul_b' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(20): Variable declaration 'sum_c' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(22): VHDL Compiler exiting
# End time: 13:31:01 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:31:18 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 13:31:19 on Sep 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:31:20 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(23): near "variable": syntax error
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): (vcom-1136) Unknown identifier "mul_a".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Signal [mode IN port] "a_in" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): (vcom-1136) Unknown identifier "mul_b".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(34): Signal [mode IN port] "b_in" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): Illegal target for signal assignment.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): (vcom-1136) Unknown identifier "sum_c".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(39): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(42): (vcom-1136) Unknown identifier "mul_a".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(42): (vcom-1136) Unknown identifier "mul_b".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(42): (vcom-1136) Unknown identifier "sum_c".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(46): near "end": (vcom-1576) expecting ';'.
# End time: 13:31:20 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:31:56 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(32): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(36): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(41): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(42): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(49): near "end": (vcom-1576) expecting ';'.
# End time: 13:31:57 on Sep 21,2017, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:32:31 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(32): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(36): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(41): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(42): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(23): Variable declaration 'mul_a' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(24): Variable declaration 'mul_b' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(25): Variable declaration 'sum_c' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): (vcom-1339) Selected signal assignment choices cover only 1 out of 9 cases.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(49): VHDL Compiler exiting
# End time: 13:32:31 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:34:56 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(25): (vcom-1360) Array type of "sum_c" does not have an index constraint.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(34): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(39): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(23): Variable declaration 'mul_a' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(24): Variable declaration 'mul_b' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(25): Variable declaration 'sum_c' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): (vcom-1339) Selected signal assignment choices cover only 1 out of 9 cases.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(43): VHDL Compiler exiting
# End time: 13:34:56 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:36:03 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): (vcom-1441) SELECTED VARIABLE ASSIGNMENT is not defined for this version of the language.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Illegal concurrent statement.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(34): (vcom-1441) SELECTED VARIABLE ASSIGNMENT is not defined for this version of the language.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(34): Illegal concurrent statement.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): (vcom-1441) SELECTED VARIABLE ASSIGNMENT is not defined for this version of the language.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): Illegal concurrent statement.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(39): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(23): Variable declaration 'mul_a' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(24): Variable declaration 'mul_b' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(25): Variable declaration 'sum_c' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): (vcom-1339) Selected variable assignment choices cover only 1 out of 9 cases.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(43): VHDL Compiler exiting
# End time: 13:36:03 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:49:19 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(34): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(39): Target of signal assignment is not a signal.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(22): Variable declaration 'mul_a' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(23): Variable declaration 'mul_b' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(24): Variable declaration 'sum_c' not allowed in this region.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): (vcom-1339) Selected signal assignment choices cover only 1 out of 9 cases.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(47): VHDL Compiler exiting
# End time: 13:49:19 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:49:55 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): (vcom-1339) Selected signal assignment choices cover only 1 out of 9 cases.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(47): VHDL Compiler exiting
# End time: 13:49:55 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:51:32 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 13:51:32 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 13:56:50 on Sep 21,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Note: Test completed
#    Time: 20 us  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
quit -sim
# End time: 13:57:54 on Sep 21,2017, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
vsim work.mac
# vsim work.mac 
# Start time: 13:58:00 on Sep 21,2017
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mac(mac_arch)#1
quit -sim
# End time: 13:58:15 on Sep 21,2017, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 13:59:06 on Sep 21,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Note: Test completed
#    Time: 20 us  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
