// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gemm_relu_stream_kij_gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v0_address0,
        v0_ce0,
        v0_q0,
        v1_address0,
        v1_ce0,
        v1_q0,
        C_partial_address0,
        C_partial_ce0,
        C_partial_we0,
        C_partial_d0,
        C_partial_address1,
        C_partial_ce1,
        C_partial_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] v0_address0;
output   v0_ce0;
input  [31:0] v0_q0;
output  [11:0] v1_address0;
output   v1_ce0;
input  [31:0] v1_q0;
output  [11:0] C_partial_address0;
output   C_partial_ce0;
output   C_partial_we0;
output  [31:0] C_partial_d0;
output  [11:0] C_partial_address1;
output   C_partial_ce1;
input  [31:0] C_partial_q1;

reg ap_idle;
reg v0_ce0;
reg v1_ce0;
reg C_partial_ce0;
reg C_partial_we0;
reg C_partial_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln30_fu_181_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [11:0] add_ln37_fu_371_p2;
reg   [11:0] add_ln37_reg_475;
reg   [11:0] C_partial_addr_reg_485;
reg   [11:0] C_partial_addr_reg_485_pp0_iter3_reg;
reg   [11:0] C_partial_addr_reg_485_pp0_iter4_reg;
reg   [11:0] C_partial_addr_reg_485_pp0_iter5_reg;
reg   [11:0] C_partial_addr_reg_485_pp0_iter6_reg;
wire   [31:0] grp_fu_119_p2;
reg   [31:0] v11_reg_496;
reg   [31:0] v12_reg_501;
wire   [31:0] grp_fu_115_p2;
reg   [31:0] v13_reg_506;
wire   [63:0] select_ln31_2_cast_fu_343_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln35_2_fu_366_p1;
wire   [63:0] zext_ln37_fu_422_p1;
reg   [6:0] j_fu_52;
wire   [6:0] add_ln32_fu_377_p2;
wire    ap_loop_init;
reg   [6:0] i_fu_56;
wire   [6:0] select_ln31_3_fu_348_p3;
reg   [13:0] indvar_flatten8_fu_60;
wire   [13:0] select_ln31_4_fu_389_p3;
reg   [6:0] k_fu_64;
wire   [6:0] select_ln30_1_fu_223_p3;
reg   [18:0] indvar_flatten26_fu_68;
wire   [18:0] add_ln30_1_fu_187_p2;
wire   [5:0] empty_fu_163_p1;
wire   [11:0] tmp_5_cast_fu_167_p3;
wire   [11:0] zext_ln30_fu_159_p1;
wire   [0:0] icmp_ln31_fu_205_p2;
wire   [6:0] add_ln30_fu_199_p2;
wire   [5:0] trunc_ln35_fu_235_p1;
wire   [11:0] zext_ln30_1_fu_219_p1;
wire   [11:0] empty_38_fu_175_p2;
wire   [0:0] icmp_ln32_fu_261_p2;
wire   [0:0] xor_ln30_fu_255_p2;
wire   [6:0] select_ln30_fu_211_p3;
wire   [0:0] and_ln30_fu_267_p2;
wire   [0:0] or_ln31_fu_279_p2;
wire   [6:0] add_ln31_fu_273_p2;
wire   [5:0] empty_40_fu_293_p1;
wire   [11:0] tmp_8_cast_fu_297_p3;
wire   [11:0] zext_ln35_fu_231_p1;
wire   [5:0] select_ln30_3_fu_311_p3;
wire   [5:0] select_ln31_1_fu_319_p3;
wire   [11:0] empty_41_fu_305_p2;
wire   [11:0] select_ln30_2_fu_247_p3;
wire   [11:0] select_ln31_2_fu_335_p3;
wire   [6:0] select_ln31_fu_285_p3;
wire   [11:0] tmp_7_cast_fu_239_p3;
wire   [11:0] zext_ln35_1_fu_356_p1;
wire   [11:0] add_ln35_fu_360_p2;
wire   [11:0] tmp_9_cast_fu_327_p3;
wire   [13:0] add_ln31_1_fu_383_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
end

gemm_relu_stream_kij_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v12_reg_501),
    .din1(v11_reg_496),
    .ce(1'b1),
    .dout(grp_fu_115_p2)
);

gemm_relu_stream_kij_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v0_q0),
    .din1(v1_q0),
    .ce(1'b1),
    .dout(grp_fu_119_p2)
);

gemm_relu_stream_kij_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_56 <= 7'd0;
        end else if (((icmp_ln30_fu_181_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_56 <= select_ln31_3_fu_348_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten26_fu_68 <= 19'd0;
        end else if (((icmp_ln30_fu_181_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten26_fu_68 <= add_ln30_1_fu_187_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten8_fu_60 <= 14'd0;
        end else if (((icmp_ln30_fu_181_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten8_fu_60 <= select_ln31_4_fu_389_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_52 <= 7'd0;
        end else if (((icmp_ln30_fu_181_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            j_fu_52 <= add_ln32_fu_377_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_fu_64 <= 7'd0;
        end else if (((icmp_ln30_fu_181_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k_fu_64 <= select_ln30_1_fu_223_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        C_partial_addr_reg_485 <= zext_ln37_fu_422_p1;
        C_partial_addr_reg_485_pp0_iter3_reg <= C_partial_addr_reg_485;
        C_partial_addr_reg_485_pp0_iter4_reg <= C_partial_addr_reg_485_pp0_iter3_reg;
        C_partial_addr_reg_485_pp0_iter5_reg <= C_partial_addr_reg_485_pp0_iter4_reg;
        C_partial_addr_reg_485_pp0_iter6_reg <= C_partial_addr_reg_485_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        v11_reg_496 <= grp_fu_119_p2;
        v13_reg_506 <= grp_fu_115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln30_fu_181_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln37_reg_475 <= add_ln37_fu_371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v12_reg_501 <= C_partial_q1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        C_partial_ce0 = 1'b1;
    end else begin
        C_partial_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_partial_ce1 = 1'b1;
    end else begin
        C_partial_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        C_partial_we0 = 1'b1;
    end else begin
        C_partial_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_181_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v0_ce0 = 1'b1;
    end else begin
        v0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v1_ce0 = 1'b1;
    end else begin
        v1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_partial_address0 = C_partial_addr_reg_485_pp0_iter6_reg;

assign C_partial_address1 = zext_ln37_fu_422_p1;

assign C_partial_d0 = v13_reg_506;

assign add_ln30_1_fu_187_p2 = (indvar_flatten26_fu_68 + 19'd1);

assign add_ln30_fu_199_p2 = (k_fu_64 + 7'd1);

assign add_ln31_1_fu_383_p2 = (indvar_flatten8_fu_60 + 14'd1);

assign add_ln31_fu_273_p2 = (select_ln30_fu_211_p3 + 7'd1);

assign add_ln32_fu_377_p2 = (select_ln31_fu_285_p3 + 7'd1);

assign add_ln35_fu_360_p2 = (tmp_7_cast_fu_239_p3 + zext_ln35_1_fu_356_p1);

assign add_ln37_fu_371_p2 = (tmp_9_cast_fu_327_p3 + zext_ln35_1_fu_356_p1);

assign and_ln30_fu_267_p2 = (xor_ln30_fu_255_p2 & icmp_ln32_fu_261_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign empty_38_fu_175_p2 = (tmp_5_cast_fu_167_p3 + zext_ln30_fu_159_p1);

assign empty_40_fu_293_p1 = add_ln31_fu_273_p2[5:0];

assign empty_41_fu_305_p2 = (tmp_8_cast_fu_297_p3 + zext_ln35_fu_231_p1);

assign empty_fu_163_p1 = i_fu_56[5:0];

assign icmp_ln30_fu_181_p2 = ((indvar_flatten26_fu_68 == 19'd262144) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_205_p2 = ((indvar_flatten8_fu_60 == 14'd4096) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_261_p2 = ((j_fu_52 == 7'd64) ? 1'b1 : 1'b0);

assign or_ln31_fu_279_p2 = (icmp_ln31_fu_205_p2 | and_ln30_fu_267_p2);

assign select_ln30_1_fu_223_p3 = ((icmp_ln31_fu_205_p2[0:0] == 1'b1) ? add_ln30_fu_199_p2 : k_fu_64);

assign select_ln30_2_fu_247_p3 = ((icmp_ln31_fu_205_p2[0:0] == 1'b1) ? zext_ln30_1_fu_219_p1 : empty_38_fu_175_p2);

assign select_ln30_3_fu_311_p3 = ((icmp_ln31_fu_205_p2[0:0] == 1'b1) ? 6'd0 : empty_fu_163_p1);

assign select_ln30_fu_211_p3 = ((icmp_ln31_fu_205_p2[0:0] == 1'b1) ? 7'd0 : i_fu_56);

assign select_ln31_1_fu_319_p3 = ((and_ln30_fu_267_p2[0:0] == 1'b1) ? empty_40_fu_293_p1 : select_ln30_3_fu_311_p3);

assign select_ln31_2_cast_fu_343_p1 = select_ln31_2_fu_335_p3;

assign select_ln31_2_fu_335_p3 = ((and_ln30_fu_267_p2[0:0] == 1'b1) ? empty_41_fu_305_p2 : select_ln30_2_fu_247_p3);

assign select_ln31_3_fu_348_p3 = ((and_ln30_fu_267_p2[0:0] == 1'b1) ? add_ln31_fu_273_p2 : select_ln30_fu_211_p3);

assign select_ln31_4_fu_389_p3 = ((icmp_ln31_fu_205_p2[0:0] == 1'b1) ? 14'd1 : add_ln31_1_fu_383_p2);

assign select_ln31_fu_285_p3 = ((or_ln31_fu_279_p2[0:0] == 1'b1) ? 7'd0 : j_fu_52);

assign tmp_5_cast_fu_167_p3 = {{empty_fu_163_p1}, {6'd0}};

assign tmp_7_cast_fu_239_p3 = {{trunc_ln35_fu_235_p1}, {6'd0}};

assign tmp_8_cast_fu_297_p3 = {{empty_40_fu_293_p1}, {6'd0}};

assign tmp_9_cast_fu_327_p3 = {{select_ln31_1_fu_319_p3}, {6'd0}};

assign trunc_ln35_fu_235_p1 = select_ln30_1_fu_223_p3[5:0];

assign v0_address0 = select_ln31_2_cast_fu_343_p1;

assign v1_address0 = zext_ln35_2_fu_366_p1;

assign xor_ln30_fu_255_p2 = (icmp_ln31_fu_205_p2 ^ 1'd1);

assign zext_ln30_1_fu_219_p1 = add_ln30_fu_199_p2;

assign zext_ln30_fu_159_p1 = k_fu_64;

assign zext_ln35_1_fu_356_p1 = select_ln31_fu_285_p3;

assign zext_ln35_2_fu_366_p1 = add_ln35_fu_360_p2;

assign zext_ln35_fu_231_p1 = select_ln30_1_fu_223_p3;

assign zext_ln37_fu_422_p1 = add_ln37_reg_475;

endmodule //gemm_relu_stream_kij_gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j
