#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug  3 10:22:53 2018
# Process ID: 11926
# Current directory: /home/iavendano/pynq-copter/pynqcopter/iicStat
# Command line: vivado iicStat/iicStat.xpr
# Log file: /home/iavendano/pynq-copter/pynqcopter/iicStat/vivado.log
# Journal file: /home/iavendano/pynq-copter/pynqcopter/iicStat/vivado.jou
#-----------------------------------------------------------
start_gui
open_project iicStat/iicStat.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/iicStat.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_iic_0_IIC] [get_bd_cells axi_iic_0]
startgroup
create_bd_cell -type ip -vlnv UCSD:hlsip:iicstat:1.0 iicstat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
set_property location {4 1290 165} [get_bd_cells axi_iic_0]
set_property location {1 600 312} [get_bd_cells processing_system7_0]
set_property location {1 438 89} [get_bd_cells rst_ps7_0_100M]
set_property location {2 1237 14} [get_bd_cells iicstat_0]
set_property location {1.5 998 45} [get_bd_cells iicstat_0]
set_property location {2 912 334} [get_bd_cells ps7_0_axi_periph]
set_property location {2 962 313} [get_bd_cells ps7_0_axi_periph]
set_property location {2 944 367} [get_bd_cells ps7_0_axi_periph]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI] [get_bd_intf_pins iicstat_0/s_axi_outValue_first]
connect_bd_intf_net [get_bd_intf_pins iicstat_0/m_axi_bus_r] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI] [get_bd_intf_pins axi_iic_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/iicstat_0/m_axi_bus_r" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/iicstat_0/m_axi_bus_r" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/iicstat_0/m_axi_bus_r" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ps7_0_axi_periph/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_iic_0/IIC]
endgroup
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP1_DDR_LOWOCM}]
set_property range 8K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP1_DDR_LOWOCM}]
set_property range 16K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
set_property range 64M [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 64K [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 64K [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP1_DDR_LOWOCM}]
set_property range 64K [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
assign_bd_address [get_bd_addr_segs {iicstat_0/s_axi_outValue_first/Reg }]
assign_bd_address [get_bd_addr_segs {axi_iic_0/S_AXI/Reg }]
include_bd_addr_seg [get_bd_addr_segs -excluded iicstat_0/Data_m_axi_bus_r/SEG_iicstat_0_Reg]
include_bd_addr_seg [get_bd_addr_segs -excluded iicstat_0/Data_m_axi_bus_r/SEG_axi_iic_0_Reg]
save_bd_design
validate_bd_design
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
connect_bd_net [get_bd_pins iicstat_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins iicstat_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_ports iic_rtl_0] [get_bd_intf_pins axi_iic_0/IIC]
connect_bd_net [get_bd_pins axi_iic_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_iic_0/s_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
include_bd_addr_seg [get_bd_addr_segs -excluded iicstat_0/Data_m_axi_bus_r/SEG_axi_iic_0_Reg]
include_bd_addr_seg [get_bd_addr_segs -excluded iicstat_0/Data_m_axi_bus_r/SEG_iicstat_0_Reg]
save_bd_design
validate_bd_design
connect_bd_net [get_bd_pins ps7_0_axi_periph/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/S01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
save_bd_design
validate_bd_design
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
undo
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
undo
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
connect_bd_net [get_bd_pins rst_ps7_0_100M/ext_reset_in] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
undo
connect_bd_net [get_bd_pins rst_ps7_0_100M/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi_iic_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
save_bd_design
validate_bd_design
write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat.tcl
save_bd_design
write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat.tcl
