#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe68060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe35320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe3d060 .functor NOT 1, L_0xe93420, C4<0>, C4<0>, C4<0>;
L_0xe93200 .functor XOR 2, L_0xe930a0, L_0xe93160, C4<00>, C4<00>;
L_0xe93310 .functor XOR 2, L_0xe93200, L_0xe93270, C4<00>, C4<00>;
v0xe8fd00_0 .net *"_ivl_10", 1 0, L_0xe93270;  1 drivers
v0xe8fe00_0 .net *"_ivl_12", 1 0, L_0xe93310;  1 drivers
v0xe8fee0_0 .net *"_ivl_2", 1 0, L_0xe92fe0;  1 drivers
v0xe8ffa0_0 .net *"_ivl_4", 1 0, L_0xe930a0;  1 drivers
v0xe90080_0 .net *"_ivl_6", 1 0, L_0xe93160;  1 drivers
v0xe901b0_0 .net *"_ivl_8", 1 0, L_0xe93200;  1 drivers
v0xe90290_0 .net "a", 0 0, v0xe8dca0_0;  1 drivers
v0xe90330_0 .net "b", 0 0, v0xe8dd40_0;  1 drivers
v0xe903d0_0 .net "c", 0 0, v0xe8dde0_0;  1 drivers
v0xe90470_0 .var "clk", 0 0;
v0xe90510_0 .net "d", 0 0, v0xe8df20_0;  1 drivers
v0xe905b0_0 .net "out_pos_dut", 0 0, L_0xe92e50;  1 drivers
v0xe90650_0 .net "out_pos_ref", 0 0, L_0xe91c90;  1 drivers
v0xe906f0_0 .net "out_sop_dut", 0 0, L_0xe92a40;  1 drivers
v0xe90790_0 .net "out_sop_ref", 0 0, L_0xe69570;  1 drivers
v0xe90830_0 .var/2u "stats1", 223 0;
v0xe908d0_0 .var/2u "strobe", 0 0;
v0xe90a80_0 .net "tb_match", 0 0, L_0xe93420;  1 drivers
v0xe90b50_0 .net "tb_mismatch", 0 0, L_0xe3d060;  1 drivers
v0xe90bf0_0 .net "wavedrom_enable", 0 0, v0xe8e1f0_0;  1 drivers
v0xe90cc0_0 .net "wavedrom_title", 511 0, v0xe8e290_0;  1 drivers
L_0xe92fe0 .concat [ 1 1 0 0], L_0xe91c90, L_0xe69570;
L_0xe930a0 .concat [ 1 1 0 0], L_0xe91c90, L_0xe69570;
L_0xe93160 .concat [ 1 1 0 0], L_0xe92e50, L_0xe92a40;
L_0xe93270 .concat [ 1 1 0 0], L_0xe91c90, L_0xe69570;
L_0xe93420 .cmp/eeq 2, L_0xe92fe0, L_0xe93310;
S_0xe39d90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe35320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe3d440 .functor AND 1, v0xe8dde0_0, v0xe8df20_0, C4<1>, C4<1>;
L_0xe3d820 .functor NOT 1, v0xe8dca0_0, C4<0>, C4<0>, C4<0>;
L_0xe3dc00 .functor NOT 1, v0xe8dd40_0, C4<0>, C4<0>, C4<0>;
L_0xe3de80 .functor AND 1, L_0xe3d820, L_0xe3dc00, C4<1>, C4<1>;
L_0xe554f0 .functor AND 1, L_0xe3de80, v0xe8dde0_0, C4<1>, C4<1>;
L_0xe69570 .functor OR 1, L_0xe3d440, L_0xe554f0, C4<0>, C4<0>;
L_0xe91110 .functor NOT 1, v0xe8dd40_0, C4<0>, C4<0>, C4<0>;
L_0xe91180 .functor OR 1, L_0xe91110, v0xe8df20_0, C4<0>, C4<0>;
L_0xe91290 .functor AND 1, v0xe8dde0_0, L_0xe91180, C4<1>, C4<1>;
L_0xe91350 .functor NOT 1, v0xe8dca0_0, C4<0>, C4<0>, C4<0>;
L_0xe91420 .functor OR 1, L_0xe91350, v0xe8dd40_0, C4<0>, C4<0>;
L_0xe91490 .functor AND 1, L_0xe91290, L_0xe91420, C4<1>, C4<1>;
L_0xe91610 .functor NOT 1, v0xe8dd40_0, C4<0>, C4<0>, C4<0>;
L_0xe91680 .functor OR 1, L_0xe91610, v0xe8df20_0, C4<0>, C4<0>;
L_0xe915a0 .functor AND 1, v0xe8dde0_0, L_0xe91680, C4<1>, C4<1>;
L_0xe91810 .functor NOT 1, v0xe8dca0_0, C4<0>, C4<0>, C4<0>;
L_0xe91910 .functor OR 1, L_0xe91810, v0xe8df20_0, C4<0>, C4<0>;
L_0xe919d0 .functor AND 1, L_0xe915a0, L_0xe91910, C4<1>, C4<1>;
L_0xe91b80 .functor XNOR 1, L_0xe91490, L_0xe919d0, C4<0>, C4<0>;
v0xe3c990_0 .net *"_ivl_0", 0 0, L_0xe3d440;  1 drivers
v0xe3cd90_0 .net *"_ivl_12", 0 0, L_0xe91110;  1 drivers
v0xe3d170_0 .net *"_ivl_14", 0 0, L_0xe91180;  1 drivers
v0xe3d550_0 .net *"_ivl_16", 0 0, L_0xe91290;  1 drivers
v0xe3d930_0 .net *"_ivl_18", 0 0, L_0xe91350;  1 drivers
v0xe3dd10_0 .net *"_ivl_2", 0 0, L_0xe3d820;  1 drivers
v0xe3df90_0 .net *"_ivl_20", 0 0, L_0xe91420;  1 drivers
v0xe8c210_0 .net *"_ivl_24", 0 0, L_0xe91610;  1 drivers
v0xe8c2f0_0 .net *"_ivl_26", 0 0, L_0xe91680;  1 drivers
v0xe8c3d0_0 .net *"_ivl_28", 0 0, L_0xe915a0;  1 drivers
v0xe8c4b0_0 .net *"_ivl_30", 0 0, L_0xe91810;  1 drivers
v0xe8c590_0 .net *"_ivl_32", 0 0, L_0xe91910;  1 drivers
v0xe8c670_0 .net *"_ivl_36", 0 0, L_0xe91b80;  1 drivers
L_0x7f77b027a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe8c730_0 .net *"_ivl_38", 0 0, L_0x7f77b027a018;  1 drivers
v0xe8c810_0 .net *"_ivl_4", 0 0, L_0xe3dc00;  1 drivers
v0xe8c8f0_0 .net *"_ivl_6", 0 0, L_0xe3de80;  1 drivers
v0xe8c9d0_0 .net *"_ivl_8", 0 0, L_0xe554f0;  1 drivers
v0xe8cab0_0 .net "a", 0 0, v0xe8dca0_0;  alias, 1 drivers
v0xe8cb70_0 .net "b", 0 0, v0xe8dd40_0;  alias, 1 drivers
v0xe8cc30_0 .net "c", 0 0, v0xe8dde0_0;  alias, 1 drivers
v0xe8ccf0_0 .net "d", 0 0, v0xe8df20_0;  alias, 1 drivers
v0xe8cdb0_0 .net "out_pos", 0 0, L_0xe91c90;  alias, 1 drivers
v0xe8ce70_0 .net "out_sop", 0 0, L_0xe69570;  alias, 1 drivers
v0xe8cf30_0 .net "pos0", 0 0, L_0xe91490;  1 drivers
v0xe8cff0_0 .net "pos1", 0 0, L_0xe919d0;  1 drivers
L_0xe91c90 .functor MUXZ 1, L_0x7f77b027a018, L_0xe91490, L_0xe91b80, C4<>;
S_0xe8d170 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe35320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe8dca0_0 .var "a", 0 0;
v0xe8dd40_0 .var "b", 0 0;
v0xe8dde0_0 .var "c", 0 0;
v0xe8de80_0 .net "clk", 0 0, v0xe90470_0;  1 drivers
v0xe8df20_0 .var "d", 0 0;
v0xe8e010_0 .var/2u "fail", 0 0;
v0xe8e0b0_0 .var/2u "fail1", 0 0;
v0xe8e150_0 .net "tb_match", 0 0, L_0xe93420;  alias, 1 drivers
v0xe8e1f0_0 .var "wavedrom_enable", 0 0;
v0xe8e290_0 .var "wavedrom_title", 511 0;
E_0xe48e20/0 .event negedge, v0xe8de80_0;
E_0xe48e20/1 .event posedge, v0xe8de80_0;
E_0xe48e20 .event/or E_0xe48e20/0, E_0xe48e20/1;
S_0xe8d4a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe8d170;
 .timescale -12 -12;
v0xe8d6e0_0 .var/2s "i", 31 0;
E_0xe48cc0 .event posedge, v0xe8de80_0;
S_0xe8d7e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe8d170;
 .timescale -12 -12;
v0xe8d9e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe8dac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe8d170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe8e470 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe35320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe91e40 .functor NOT 1, v0xe8dca0_0, C4<0>, C4<0>, C4<0>;
L_0xe91ed0 .functor NOT 1, v0xe8dd40_0, C4<0>, C4<0>, C4<0>;
L_0xe92070 .functor NOT 1, v0xe8dde0_0, C4<0>, C4<0>, C4<0>;
L_0xe921f0 .functor NOT 1, v0xe8df20_0, C4<0>, C4<0>, C4<0>;
L_0xe923a0 .functor AND 1, v0xe8dde0_0, v0xe8df20_0, C4<1>, C4<1>;
L_0xe92410 .functor AND 1, L_0xe91e40, L_0xe91ed0, C4<1>, C4<1>;
L_0xe92560 .functor AND 1, L_0xe92410, v0xe8dde0_0, C4<1>, C4<1>;
L_0xe92620 .functor OR 1, L_0xe923a0, L_0xe92560, C4<0>, C4<0>;
L_0xe92780 .functor AND 1, v0xe8dde0_0, L_0xe91ed0, C4<1>, C4<1>;
L_0xe927f0 .functor OR 1, L_0xe91e40, v0xe8dd40_0, C4<0>, C4<0>;
L_0xe928c0 .functor AND 1, L_0xe92780, L_0xe927f0, C4<1>, C4<1>;
L_0xe92980 .functor AND 1, L_0xe928c0, v0xe8df20_0, C4<1>, C4<1>;
L_0xe92ab0 .functor AND 1, v0xe8dde0_0, L_0xe91e40, C4<1>, C4<1>;
L_0xe92b20 .functor AND 1, L_0xe92ab0, v0xe8df20_0, C4<1>, C4<1>;
L_0xe92a40 .functor BUFZ 1, L_0xe92620, C4<0>, C4<0>, C4<0>;
L_0xe92cb0 .functor XNOR 1, L_0xe92980, L_0xe92b20, C4<0>, C4<0>;
v0xe8e630_0 .net *"_ivl_10", 0 0, L_0xe92410;  1 drivers
v0xe8e710_0 .net *"_ivl_12", 0 0, L_0xe92560;  1 drivers
v0xe8e7f0_0 .net *"_ivl_16", 0 0, L_0xe92780;  1 drivers
v0xe8e8e0_0 .net *"_ivl_18", 0 0, L_0xe927f0;  1 drivers
v0xe8e9c0_0 .net *"_ivl_20", 0 0, L_0xe928c0;  1 drivers
v0xe8eaf0_0 .net *"_ivl_24", 0 0, L_0xe92ab0;  1 drivers
v0xe8ebd0_0 .net *"_ivl_30", 0 0, L_0xe92cb0;  1 drivers
L_0x7f77b027a060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe8ec90_0 .net *"_ivl_32", 0 0, L_0x7f77b027a060;  1 drivers
v0xe8ed70_0 .net *"_ivl_8", 0 0, L_0xe923a0;  1 drivers
v0xe8eee0_0 .net "a", 0 0, v0xe8dca0_0;  alias, 1 drivers
v0xe8ef80_0 .net "b", 0 0, v0xe8dd40_0;  alias, 1 drivers
v0xe8f070_0 .net "c", 0 0, v0xe8dde0_0;  alias, 1 drivers
v0xe8f160_0 .net "d", 0 0, v0xe8df20_0;  alias, 1 drivers
v0xe8f250_0 .net "not_a", 0 0, L_0xe91e40;  1 drivers
v0xe8f310_0 .net "not_b", 0 0, L_0xe91ed0;  1 drivers
v0xe8f3d0_0 .net "not_c", 0 0, L_0xe92070;  1 drivers
v0xe8f490_0 .net "not_d", 0 0, L_0xe921f0;  1 drivers
v0xe8f660_0 .net "out_pos", 0 0, L_0xe92e50;  alias, 1 drivers
v0xe8f720_0 .net "out_sop", 0 0, L_0xe92a40;  alias, 1 drivers
v0xe8f7e0_0 .net "pos0", 0 0, L_0xe92980;  1 drivers
v0xe8f8a0_0 .net "pos1", 0 0, L_0xe92b20;  1 drivers
v0xe8f960_0 .net "sop_expr", 0 0, L_0xe92620;  1 drivers
L_0xe92e50 .functor MUXZ 1, L_0x7f77b027a060, L_0xe92980, L_0xe92cb0, C4<>;
S_0xe8fae0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe35320;
 .timescale -12 -12;
E_0xe319f0 .event anyedge, v0xe908d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe908d0_0;
    %nor/r;
    %assign/vec4 v0xe908d0_0, 0;
    %wait E_0xe319f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe8d170;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe8e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe8e0b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe8d170;
T_4 ;
    %wait E_0xe48e20;
    %load/vec4 v0xe8e150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe8e010_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe8d170;
T_5 ;
    %wait E_0xe48cc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %wait E_0xe48cc0;
    %load/vec4 v0xe8e010_0;
    %store/vec4 v0xe8e0b0_0, 0, 1;
    %fork t_1, S_0xe8d4a0;
    %jmp t_0;
    .scope S_0xe8d4a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe8d6e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe8d6e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe48cc0;
    %load/vec4 v0xe8d6e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe8d6e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe8d6e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe8d170;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe48e20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe8df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8dd40_0, 0;
    %assign/vec4 v0xe8dca0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe8e010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe8e0b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe35320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe90470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe908d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe35320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe90470_0;
    %inv;
    %store/vec4 v0xe90470_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe35320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe8de80_0, v0xe90b50_0, v0xe90290_0, v0xe90330_0, v0xe903d0_0, v0xe90510_0, v0xe90790_0, v0xe906f0_0, v0xe90650_0, v0xe905b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe35320;
T_9 ;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe90830_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe35320;
T_10 ;
    %wait E_0xe48e20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe90830_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe90830_0, 4, 32;
    %load/vec4 v0xe90a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe90830_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe90830_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe90830_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe90790_0;
    %load/vec4 v0xe90790_0;
    %load/vec4 v0xe906f0_0;
    %xor;
    %load/vec4 v0xe90790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe90830_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe90830_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe90650_0;
    %load/vec4 v0xe90650_0;
    %load/vec4 v0xe905b0_0;
    %xor;
    %load/vec4 v0xe90650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe90830_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe90830_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe90830_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/ece241_2013_q2/iter1/response0/top_module.sv";
