// Seed: 1605114379
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4, id_5 = 1 || id_2, id_6, id_7, id_8, id_9, id_10, id_11;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
  supply0 id_11 = 1;
  wire id_12;
  module_0 modCall_1 (id_11);
  reg id_13;
  always_comb id_13 <= 1;
  always begin : LABEL_0
    if (id_4) begin : LABEL_0
      id_3 <= 1;
      `define pp_14 0
    end else id_13 <= id_3;
  end
endmodule
