
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.02

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.18 source latency mem[14][29]$_DFFE_PP_/CK ^
  -0.20 target latency mem_rdata[29]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_rdata[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1   28.82    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.01    0.01    0.21 ^ _2154_/A (CLKBUF_X3)
     8   21.61    0.02    0.04    0.25 ^ _2154_/Z (CLKBUF_X3)
                                         _0632_ (net)
                  0.02    0.00    0.25 ^ _3517_/A1 (NAND3_X1)
     1    1.67    0.01    0.02    0.27 v _3517_/ZN (NAND3_X1)
                                         _1440_ (net)
                  0.01    0.00    0.27 v _3526_/A (OAI221_X1)
     1    1.54    0.01    0.02    0.29 ^ _3526_/ZN (OAI221_X1)
                                         _0556_ (net)
                  0.01    0.00    0.29 ^ mem_rdata[0]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.29   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   39.55    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   44.64    0.04    0.06    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.08 ^ clkbuf_3_0__f_clk/A (CLKBUF_X3)
    10   29.52    0.03    0.06    0.14 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
                                         clknet_3_0__leaf_clk (net)
                  0.03    0.00    0.14 ^ clkbuf_leaf_12_clk/A (CLKBUF_X3)
     8   11.41    0.01    0.04    0.19 ^ clkbuf_leaf_12_clk/Z (CLKBUF_X3)
                                         clknet_leaf_12_clk (net)
                  0.01    0.00    0.19 ^ mem_rdata[0]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.19   clock reconvergence pessimism
                          0.01    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   39.55    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   44.64    0.04    0.06    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.08 ^ clkbuf_3_3__f_clk/A (CLKBUF_X3)
    11   33.76    0.03    0.06    0.14 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
                                         clknet_3_3__leaf_clk (net)
                  0.03    0.00    0.15 ^ clkbuf_leaf_6_clk/A (CLKBUF_X3)
     7    9.88    0.01    0.04    0.19 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
                                         clknet_leaf_6_clk (net)
                  0.01    0.00    0.19 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5    9.66    0.02    0.12    0.31 ^ rd_ptr[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.31 ^ _3618_/A (HA_X1)
     2    5.31    0.02    0.04    0.36 ^ _3618_/CO (HA_X1)
                                         _2096_ (net)
                  0.02    0.00    0.36 ^ _2127_/A (INV_X2)
     2    6.88    0.01    0.01    0.37 v _2127_/ZN (INV_X2)
                                         _2093_ (net)
                  0.01    0.00    0.37 v _3617_/A (FA_X1)
     2    6.45    0.02    0.08    0.45 v _3617_/CO (FA_X1)
                                         _2094_ (net)
                  0.02    0.00    0.45 v _2116_/B (XOR2_X2)
     4    9.53    0.02    0.07    0.52 v _2116_/Z (XOR2_X2)
                                         _0597_ (net)
                  0.02    0.00    0.52 v _2117_/A1 (OR3_X4)
     2    3.73    0.01    0.06    0.58 v _2117_/ZN (OR3_X4)
                                         _0598_ (net)
                  0.01    0.00    0.58 v _2140_/B (AOI211_X4)
     8   68.18    0.03    0.14    0.72 ^ _2140_/ZN (AOI211_X4)
                                         net71 (net)
                  0.06    0.04    0.75 ^ output71/A (BUF_X4)
     1    0.54    0.01    0.02    0.78 ^ output71/Z (BUF_X4)
                                         ext_empty (net)
                  0.01    0.00    0.78 ^ ext_empty (out)
                                  0.78   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   39.55    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   44.64    0.04    0.06    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.08 ^ clkbuf_3_3__f_clk/A (CLKBUF_X3)
    11   33.76    0.03    0.06    0.14 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
                                         clknet_3_3__leaf_clk (net)
                  0.03    0.00    0.15 ^ clkbuf_leaf_6_clk/A (CLKBUF_X3)
     7    9.88    0.01    0.04    0.19 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
                                         clknet_leaf_6_clk (net)
                  0.01    0.00    0.19 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5    9.66    0.02    0.12    0.31 ^ rd_ptr[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.31 ^ _3618_/A (HA_X1)
     2    5.31    0.02    0.04    0.36 ^ _3618_/CO (HA_X1)
                                         _2096_ (net)
                  0.02    0.00    0.36 ^ _2127_/A (INV_X2)
     2    6.88    0.01    0.01    0.37 v _2127_/ZN (INV_X2)
                                         _2093_ (net)
                  0.01    0.00    0.37 v _3617_/A (FA_X1)
     2    6.45    0.02    0.08    0.45 v _3617_/CO (FA_X1)
                                         _2094_ (net)
                  0.02    0.00    0.45 v _2116_/B (XOR2_X2)
     4    9.53    0.02    0.07    0.52 v _2116_/Z (XOR2_X2)
                                         _0597_ (net)
                  0.02    0.00    0.52 v _2117_/A1 (OR3_X4)
     2    3.73    0.01    0.06    0.58 v _2117_/ZN (OR3_X4)
                                         _0598_ (net)
                  0.01    0.00    0.58 v _2140_/B (AOI211_X4)
     8   68.18    0.03    0.14    0.72 ^ _2140_/ZN (AOI211_X4)
                                         net71 (net)
                  0.06    0.04    0.75 ^ output71/A (BUF_X4)
     1    0.54    0.01    0.02    0.78 ^ output71/Z (BUF_X4)
                                         ext_empty (net)
                  0.01    0.00    0.78 ^ ext_empty (out)
                                  0.78   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.11752337962388992

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5920

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
11.965289115905762

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8665

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][30]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.14 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
   0.04    0.19 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
   0.00    0.19 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.12    0.31 ^ rd_ptr[0]$_SDFFE_PP0P_/Q (DFF_X2)
   0.04    0.36 ^ _3618_/CO (HA_X1)
   0.01    0.37 v _2127_/ZN (INV_X2)
   0.08    0.45 v _3617_/CO (FA_X1)
   0.03    0.48 ^ _2121_/ZN (AOI21_X1)
   0.02    0.51 v _2123_/ZN (OAI21_X1)
   0.05    0.56 v _2125_/ZN (XNOR2_X2)
   0.05    0.60 ^ _2136_/ZN (OAI211_X4)
   0.03    0.64 v _2151_/ZN (NAND2_X2)
   0.03    0.67 v _2152_/Z (BUF_X16)
   0.03    0.70 v _2153_/Z (BUF_X32)
   0.08    0.79 ^ _2268_/ZN (NOR3_X4)
   0.04    0.82 ^ _2291_/Z (BUF_X8)
   0.06    0.89 v _2295_/Z (MUX2_X1)
   0.00    0.89 v mem[10][30]$_DFFE_PP_/D (DFF_X1)
           0.89   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.08    1.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.14 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
   0.04    1.18 ^ clkbuf_leaf_2_clk/Z (CLKBUF_X3)
   0.00    1.18 ^ mem[10][30]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.18   clock reconvergence pessimism
  -0.04    1.15   library setup time
           1.15   data required time
---------------------------------------------------------
           1.15   data required time
          -0.89   data arrival time
---------------------------------------------------------
           0.26   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.14 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
   0.04    0.19 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
   0.00    0.19 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.07    0.26 ^ rd_ptr[0]$_SDFFE_PP0P_/QN (DFF_X2)
   0.01    0.28 v _3494_/ZN (NAND2_X1)
   0.03    0.30 ^ _3495_/ZN (AOI21_X1)
   0.00    0.30 ^ rd_ptr[0]$_SDFFE_PP0P_/D (DFF_X2)
           0.30   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.14 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
   0.04    0.19 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
   0.00    0.19 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    0.19   clock reconvergence pessimism
   0.01    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.30   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1847

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1864

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.7790

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0210

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
2.695764

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.71e-03   9.58e-04   4.79e-05   6.71e-03  44.7%
Combinational          2.93e-03   2.58e-03   6.59e-05   5.57e-03  37.1%
Clock                  1.26e-03   1.47e-03   4.19e-06   2.73e-03  18.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.90e-03   5.00e-03   1.18e-04   1.50e-02 100.0%
                          65.9%      33.3%       0.8%
