--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 815 paths analyzed, 117 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.802ns.
--------------------------------------------------------------------------------
Slack:                  14.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.632ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.676 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y39.SR      net (fanout=12)       4.653   M_reset_cond_out
    SLICE_X12Y39.CLK     Tsrck                 0.461   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (0.979ns logic, 4.653ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  14.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.621ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.676 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y39.SR      net (fanout=12)       4.653   M_reset_cond_out
    SLICE_X12Y39.CLK     Tsrck                 0.450   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.621ns (0.968ns logic, 4.653ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  14.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.397ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.678 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y38.SR      net (fanout=12)       4.466   M_reset_cond_out
    SLICE_X13Y38.CLK     Tsrck                 0.413   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.397ns (0.931ns logic, 4.466ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  14.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.678 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y38.SR      net (fanout=12)       4.466   M_reset_cond_out
    SLICE_X13Y38.CLK     Tsrck                 0.410   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (0.928ns logic, 4.466ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  14.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.373ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y32.B1      net (fanout=14)       1.044   Mmux_M_counter_d110
    SLICE_X17Y32.CLK     Tas                   0.373   M_counter_q[26]
                                                       Mmux_M_counter_d171
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (1.321ns logic, 4.052ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  14.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.243ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y32.D3      net (fanout=14)       0.914   Mmux_M_counter_d110
    SLICE_X17Y32.CLK     Tas                   0.373   M_counter_q[26]
                                                       Mmux_M_counter_d191
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.321ns logic, 3.922ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.105ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.705 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y39.SR       net (fanout=12)       4.119   M_reset_cond_out
    SLICE_X9Y39.CLK      Tsrck                 0.468   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (0.986ns logic, 4.119ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  14.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.210ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y32.C3      net (fanout=14)       0.881   Mmux_M_counter_d110
    SLICE_X17Y32.CLK     Tas                   0.373   M_counter_q[26]
                                                       Mmux_M_counter_d181
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (1.321ns logic, 3.889ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.154ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.690 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y31.D3      net (fanout=14)       0.825   Mmux_M_counter_d110
    SLICE_X17Y31.CLK     Tas                   0.373   M_counter_q[22]
                                                       Mmux_M_counter_d151
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      5.154ns (1.321ns logic, 3.833ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.075ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.705 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y39.SR       net (fanout=12)       4.119   M_reset_cond_out
    SLICE_X9Y39.CLK      Tsrck                 0.438   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.075ns (0.956ns logic, 4.119ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  14.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.050ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.705 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y39.SR       net (fanout=12)       4.119   M_reset_cond_out
    SLICE_X9Y39.CLK      Tsrck                 0.413   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.050ns (0.931ns logic, 4.119ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  14.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.705 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y39.SR       net (fanout=12)       4.119   M_reset_cond_out
    SLICE_X9Y39.CLK      Tsrck                 0.410   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (0.928ns logic, 4.119ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  14.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.690 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y31.C3      net (fanout=14)       0.792   Mmux_M_counter_d110
    SLICE_X17Y31.CLK     Tas                   0.373   M_counter_q[22]
                                                       Mmux_M_counter_d141
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (1.321ns logic, 3.800ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  14.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.968ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y26.D3      net (fanout=14)       0.639   Mmux_M_counter_d110
    SLICE_X17Y26.CLK     Tas                   0.373   M_counter_q[4]
                                                       Mmux_M_counter_d231
                                                       M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.968ns (1.321ns logic, 3.647ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  14.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.619 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_23
    SLICE_X12Y39.B5      net (fanout=10)       1.402   M_counter_q[23]
    SLICE_X12Y39.B       Tilo                  0.254   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In14_SW1
    SLICE_X9Y39.A4       net (fanout=1)        0.809   N6
    SLICE_X9Y39.A        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In14
    SLICE_X9Y39.D3       net (fanout=2)        0.398   M_state_q_FSM_FFd4-In1
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y38.BX       net (fanout=2)        1.064   M_state_q_FSM_FFd4-In
    SLICE_X9Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (1.316ns logic, 3.673ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  14.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.995ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y32.A6      net (fanout=14)       0.666   Mmux_M_counter_d110
    SLICE_X17Y32.CLK     Tas                   0.373   M_counter_q[26]
                                                       Mmux_M_counter_d161
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.995ns (1.321ns logic, 3.674ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  14.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 0)
  Clock Path Skew:      -0.104ns (0.707 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.SR       net (fanout=12)       3.932   M_reset_cond_out
    SLICE_X9Y38.CLK      Tsrck                 0.413   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (0.931ns logic, 3.932ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  15.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.860ns (Levels of Logic = 0)
  Clock Path Skew:      -0.104ns (0.707 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.SR       net (fanout=12)       3.932   M_reset_cond_out
    SLICE_X9Y38.CLK      Tsrck                 0.410   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (0.928ns logic, 3.932ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  15.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.951ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.619 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_25
    SLICE_X12Y39.B3      net (fanout=12)       1.364   M_counter_q[25]
    SLICE_X12Y39.B       Tilo                  0.254   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In14_SW1
    SLICE_X9Y39.A4       net (fanout=1)        0.809   N6
    SLICE_X9Y39.A        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In14
    SLICE_X9Y39.D3       net (fanout=2)        0.398   M_state_q_FSM_FFd4-In1
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y38.BX       net (fanout=2)        1.064   M_state_q_FSM_FFd4-In
    SLICE_X9Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      4.951ns (1.316ns logic, 3.635ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y26.C4      net (fanout=14)       0.568   Mmux_M_counter_d110
    SLICE_X17Y26.CLK     Tas                   0.373   M_counter_q[4]
                                                       Mmux_M_counter_d221
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.321ns logic, 3.576ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.601 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X13Y38.A4      net (fanout=1)        1.436   M_state_q_FSM_FFd4_1
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y32.B1      net (fanout=14)       1.044   Mmux_M_counter_d110
    SLICE_X17Y32.CLK     Tas                   0.373   M_counter_q[26]
                                                       Mmux_M_counter_d171
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.321ns logic, 3.571ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y31.A6      net (fanout=2)        0.883   Mmux_M_counter_d1101
    SLICE_X17Y31.A       Tilo                  0.259   M_counter_q[22]
                                                       Mmux_M_counter_d1102_1
    SLICE_X17Y26.A4      net (fanout=13)       0.763   Mmux_M_counter_d1102
    SLICE_X17Y26.CLK     Tas                   0.373   M_counter_q[4]
                                                       Mmux_M_counter_d121
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.884ns (1.321ns logic, 3.563ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.686 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y31.A6      net (fanout=2)        0.883   Mmux_M_counter_d1101
    SLICE_X17Y31.A       Tilo                  0.259   M_counter_q[22]
                                                       Mmux_M_counter_d1102_1
    SLICE_X17Y28.D4      net (fanout=13)       0.748   Mmux_M_counter_d1102
    SLICE_X17Y28.CLK     Tas                   0.373   M_counter_q[11]
                                                       Mmux_M_counter_d31
                                                       M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (1.321ns logic, 3.548ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y27.A4      net (fanout=14)       0.524   Mmux_M_counter_d110
    SLICE_X17Y27.CLK     Tas                   0.373   M_counter_q[8]
                                                       Mmux_M_counter_d241
                                                       M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.321ns logic, 3.532ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  15.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y27.D4      net (fanout=14)       0.516   Mmux_M_counter_d110
    SLICE_X17Y27.CLK     Tas                   0.373   M_counter_q[8]
                                                       Mmux_M_counter_d271
                                                       M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (1.321ns logic, 3.524ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  15.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y27.B5      net (fanout=14)       0.461   Mmux_M_counter_d110
    SLICE_X17Y27.CLK     Tas                   0.373   M_counter_q[8]
                                                       Mmux_M_counter_d251
                                                       M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (1.321ns logic, 3.469ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.686 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y31.A6      net (fanout=2)        0.883   Mmux_M_counter_d1101
    SLICE_X17Y31.A       Tilo                  0.259   M_counter_q[22]
                                                       Mmux_M_counter_d1102_1
    SLICE_X17Y28.C5      net (fanout=13)       0.659   Mmux_M_counter_d1102
    SLICE_X17Y28.CLK     Tas                   0.373   M_counter_q[11]
                                                       Mmux_M_counter_d21
                                                       M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (1.321ns logic, 3.459ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y31.A6      net (fanout=2)        0.883   Mmux_M_counter_d1101
    SLICE_X17Y31.A       Tilo                  0.259   M_counter_q[22]
                                                       Mmux_M_counter_d1102_1
    SLICE_X17Y29.D3      net (fanout=13)       0.659   Mmux_M_counter_d1102
    SLICE_X17Y29.CLK     Tas                   0.373   M_counter_q[15]
                                                       Mmux_M_counter_d71
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (1.321ns logic, 3.459ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.762ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.601 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X13Y38.A4      net (fanout=1)        1.436   M_state_q_FSM_FFd4_1
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y32.D3      net (fanout=14)       0.914   Mmux_M_counter_d110
    SLICE_X17Y32.CLK     Tas                   0.373   M_counter_q[26]
                                                       Mmux_M_counter_d191
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (1.321ns logic, 3.441ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  15.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y38.A3      net (fanout=4)        1.917   M_counter_q[26]
    SLICE_X13Y38.A       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       Mmux_M_counter_d1101
    SLICE_X17Y28.A6      net (fanout=2)        1.091   Mmux_M_counter_d1101
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y27.C5      net (fanout=14)       0.427   Mmux_M_counter_d110
    SLICE_X17Y27.CLK     Tas                   0.373   M_counter_q[8]
                                                       Mmux_M_counter_d261
                                                       M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.321ns logic, 3.435ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[0]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y7.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4_2/CLK
  Logical resource: M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4_2/CLK
  Logical resource: M_state_q_FSM_FFd4_2/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X9Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X9Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X9Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X9Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_2/CLK
  Logical resource: M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X13Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_2/CLK
  Logical resource: M_state_q_FSM_FFd3_2/CK
  Location pin: SLICE_X13Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[4]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X17Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[4]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X17Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[4]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X17Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[4]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X17Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[8]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X17Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[8]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X17Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[8]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X17Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[8]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X17Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X17Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X17Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X17Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X17Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X17Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.802|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 815 paths, 0 nets, and 197 connections

Design statistics:
   Minimum period:   5.802ns{1}   (Maximum frequency: 172.354MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 08 17:10:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



