Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 13 17:43:25 2023
| Host         : LAPTOP-4IC2H2QT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_vga_timing_summary_routed.rpt -pb top_level_vga_timing_summary_routed.pb -rpx top_level_vga_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_vga
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.201        0.000                      0                   38        0.145        0.000                      0                   38        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLOCK  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK              16.201        0.000                      0                   38        0.145        0.000                      0                   38        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK
  To Clock:  CLOCK

Setup :            0  Failing Endpoints,  Worst Slack       16.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.201ns  (required time - arrival time)
  Source:                 SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_H/cont_hor_int_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK rise@20.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.064ns (28.515%)  route 2.667ns (71.485%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.739     5.373    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.456     5.829 r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/Q
                         net (fo=14, routed)          1.522     7.351    SYNC_VGA/CONTADOR_H/sighc[2]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.152     7.503 r  SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_2/O
                         net (fo=5, routed)           0.331     7.834    SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_2_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.332     8.166 r  SYNC_VGA/CONTADOR_H/cont_hor_int[10]_i_3/O
                         net (fo=2, routed)           0.814     8.981    SYNC_VGA/CONTADOR_H/cont_hor_int[10]_i_3_n_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.124     9.105 r  SYNC_VGA/CONTADOR_H/cont_hor_int[10]_i_1/O
                         net (fo=1, routed)           0.000     9.105    SYNC_VGA/CONTADOR_H/cont_hor_int[10]
    SLICE_X39Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563    24.921    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[10]/C
                         clock pessimism              0.391    25.312    
                         clock uncertainty           -0.035    25.277    
    SLICE_X39Y23         FDCE (Setup_fdce_C_D)        0.029    25.306    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[10]
  -------------------------------------------------------------------
                         required time                         25.306    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 16.201    

Slack (MET) :             16.213ns  (required time - arrival time)
  Source:                 SYNC_VGA/CONTADOR_H/cont_hor_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IMAGEN/G_pin_reg/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK rise@20.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.966ns (25.962%)  route 2.755ns (74.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.419     5.790 f  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[3]/Q
                         net (fo=14, routed)          1.107     6.897    SYNC_VGA/CONTADOR_H/sighc[3]
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.299     7.196 f  SYNC_VGA/CONTADOR_H/G_pin_i_9/O
                         net (fo=1, routed)           0.846     8.042    SYNC_VGA/CONTADOR_H/G_pin_i_9_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.166 f  SYNC_VGA/CONTADOR_H/G_pin_i_4/O
                         net (fo=1, routed)           0.802     8.968    SYNC_VGA/CONTADOR_H/G_pin_i_4_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.092 r  SYNC_VGA/CONTADOR_H/G_pin_i_1/O
                         net (fo=1, routed)           0.000     9.092    IMAGEN/G_int
    SLICE_X40Y24         FDCE                                         r  IMAGEN/G_pin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562    24.920    IMAGEN/CLOCK_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  IMAGEN/G_pin_reg/C
                         clock pessimism              0.391    25.311    
                         clock uncertainty           -0.035    25.276    
    SLICE_X40Y24         FDCE (Setup_fdce_C_D)        0.029    25.305    IMAGEN/G_pin_reg
  -------------------------------------------------------------------
                         required time                         25.305    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                 16.213    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IMAGEN/B_pin_reg/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK rise@20.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.299%)  route 2.885ns (77.701%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.739     5.373    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.456     5.829 r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/Q
                         net (fo=14, routed)          1.530     7.359    SYNC_VGA/CONTADOR_H/sighc[2]
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.483 r  SYNC_VGA/CONTADOR_H/B_pin_i_7/O
                         net (fo=1, routed)           0.669     8.152    SYNC_VGA/CONTADOR_H/B_pin_i_7_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.276 f  SYNC_VGA/CONTADOR_H/B_pin_i_3/O
                         net (fo=1, routed)           0.686     8.962    SYNC_VGA/CONTADOR_H/B_pin_i_3_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.086 r  SYNC_VGA/CONTADOR_H/B_pin_i_1/O
                         net (fo=1, routed)           0.000     9.086    IMAGEN/cont_hor_int_reg[7]
    SLICE_X40Y25         FDCE                                         r  IMAGEN/B_pin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562    24.920    IMAGEN/CLOCK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  IMAGEN/B_pin_reg/C
                         clock pessimism              0.391    25.311    
                         clock uncertainty           -0.035    25.276    
    SLICE_X40Y25         FDCE (Setup_fdce_C_D)        0.029    25.305    IMAGEN/B_pin_reg
  -------------------------------------------------------------------
                         required time                         25.305    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_H/cont_hor_int_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK rise@20.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.092ns (29.047%)  route 2.667ns (70.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.739     5.373    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.456     5.829 r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/Q
                         net (fo=14, routed)          1.522     7.351    SYNC_VGA/CONTADOR_H/sighc[2]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.152     7.503 r  SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_2/O
                         net (fo=5, routed)           0.331     7.834    SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_2_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.332     8.166 r  SYNC_VGA/CONTADOR_H/cont_hor_int[10]_i_3/O
                         net (fo=2, routed)           0.814     8.981    SYNC_VGA/CONTADOR_H/cont_hor_int[10]_i_3_n_0
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.152     9.133 r  SYNC_VGA/CONTADOR_H/cont_hor_int[9]_i_1/O
                         net (fo=1, routed)           0.000     9.133    SYNC_VGA/CONTADOR_H/cont_hor_int[9]
    SLICE_X39Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563    24.921    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[9]/C
                         clock pessimism              0.391    25.312    
                         clock uncertainty           -0.035    25.277    
    SLICE_X39Y23         FDCE (Setup_fdce_C_D)        0.075    25.352    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[9]
  -------------------------------------------------------------------
                         required time                         25.352    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.265ns  (required time - arrival time)
  Source:                 SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/D
                            (rising edge-triggered cell FDPE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK rise@20.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.064ns (29.016%)  route 2.603ns (70.984%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.739     5.373    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.456     5.829 r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/Q
                         net (fo=14, routed)          1.522     7.351    SYNC_VGA/CONTADOR_H/sighc[2]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.152     7.503 r  SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_2/O
                         net (fo=5, routed)           0.654     8.157    SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_2_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.332     8.489 r  SYNC_VGA/CONTADOR_H/hsync_aux_i_2/O
                         net (fo=1, routed)           0.427     8.916    SYNC_VGA/CONTADOR_H/status_change_hsync
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.040 r  SYNC_VGA/CONTADOR_H/hsync_aux_i_1/O
                         net (fo=1, routed)           0.000     9.040    SYNC_VGA/GEN_SYNC_H/hsync_aux_reg_0
    SLICE_X43Y25         FDPE                                         r  SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562    24.920    SYNC_VGA/GEN_SYNC_H/CLOCK_IBUF_BUFG
    SLICE_X43Y25         FDPE                                         r  SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/C
                         clock pessimism              0.391    25.311    
                         clock uncertainty           -0.035    25.276    
    SLICE_X43Y25         FDPE (Setup_fdpe_C_D)        0.029    25.305    SYNC_VGA/GEN_SYNC_H/hsync_aux_reg
  -------------------------------------------------------------------
                         required time                         25.305    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 16.265    

Slack (MET) :             16.535ns  (required time - arrival time)
  Source:                 SYNC_VGA/CONTADOR_V/cont_vert_int_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IMAGEN/R_pin_reg/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK rise@20.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.021ns (30.045%)  route 2.377ns (69.955%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.739     5.373    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X42Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.478     5.851 f  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[4]/Q
                         net (fo=7, routed)           0.859     6.710    SYNC_VGA/CONTADOR_V/sigvc[4]
    SLICE_X43Y26         LUT5 (Prop_lut5_I4_O)        0.295     7.005 r  SYNC_VGA/CONTADOR_V/R_pin_i_7/O
                         net (fo=1, routed)           0.518     7.523    SYNC_VGA/CONTADOR_V/R_pin_i_7_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.647 f  SYNC_VGA/CONTADOR_V/R_pin_i_4/O
                         net (fo=1, routed)           1.000     8.647    SYNC_VGA/CONTADOR_H/cont_vert_int_reg[9]
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.771 r  SYNC_VGA/CONTADOR_H/R_pin_i_1/O
                         net (fo=1, routed)           0.000     8.771    IMAGEN/R_int
    SLICE_X41Y23         FDCE                                         r  IMAGEN/R_pin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    24.922    IMAGEN/CLOCK_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  IMAGEN/R_pin_reg/C
                         clock pessimism              0.391    25.313    
                         clock uncertainty           -0.035    25.278    
    SLICE_X41Y23         FDCE (Setup_fdce_C_D)        0.029    25.307    IMAGEN/R_pin_reg
  -------------------------------------------------------------------
                         required time                         25.307    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                 16.535    

Slack (MET) :             16.964ns  (required time - arrival time)
  Source:                 SYNC_VGA/CONTADOR_V/cont_vert_int_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_V/cont_vert_int_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK rise@20.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.890ns (29.110%)  route 2.167ns (70.890%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[8]/Q
                         net (fo=7, routed)           1.021     6.910    SYNC_VGA/CONTADOR_V/sigvc[8]
    SLICE_X42Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.034 r  SYNC_VGA/CONTADOR_V/cont_vert_int[9]_i_5/O
                         net (fo=1, routed)           0.466     7.500    SYNC_VGA/CONTADOR_V/cont_vert_int[9]_i_5_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.624 r  SYNC_VGA/CONTADOR_V/cont_vert_int[9]_i_3/O
                         net (fo=3, routed)           0.680     8.305    SYNC_VGA/CONTADOR_V/cont_vert_int[9]_i_3_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.429 r  SYNC_VGA/CONTADOR_V/cont_vert_int[9]_i_2/O
                         net (fo=1, routed)           0.000     8.429    SYNC_VGA/CONTADOR_V/cont_vert_int[9]
    SLICE_X42Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    24.922    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X42Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[9]/C
                         clock pessimism              0.429    25.351    
                         clock uncertainty           -0.035    25.316    
    SLICE_X42Y26         FDCE (Setup_fdce_C_D)        0.077    25.393    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[9]
  -------------------------------------------------------------------
                         required time                         25.393    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 16.964    

Slack (MET) :             17.040ns  (required time - arrival time)
  Source:                 SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_H/cont_hor_int_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK rise@20.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.940ns (32.049%)  route 1.993ns (67.951%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.739     5.373    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.456     5.829 r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/Q
                         net (fo=14, routed)          1.522     7.351    SYNC_VGA/CONTADOR_H/sighc[2]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.152     7.503 r  SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_2/O
                         net (fo=5, routed)           0.471     7.974    SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_2_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I2_O)        0.332     8.306 r  SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_1/O
                         net (fo=1, routed)           0.000     8.306    SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_1_n_0
    SLICE_X40Y24         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562    24.920    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[8]/C
                         clock pessimism              0.429    25.349    
                         clock uncertainty           -0.035    25.314    
    SLICE_X40Y24         FDCE (Setup_fdce_C_D)        0.032    25.346    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[8]
  -------------------------------------------------------------------
                         required time                         25.346    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 17.040    

Slack (MET) :             17.041ns  (required time - arrival time)
  Source:                 SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK rise@20.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.940ns (32.048%)  route 1.993ns (67.952%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.739     5.373    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.456     5.829 r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/Q
                         net (fo=14, routed)          1.522     7.351    SYNC_VGA/CONTADOR_H/sighc[2]
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.152     7.503 r  SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_2/O
                         net (fo=5, routed)           0.471     7.974    SYNC_VGA/CONTADOR_H/cont_hor_int[8]_i_2_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.306 r  SYNC_VGA/CONTADOR_H/cont_hor_int[7]_i_1/O
                         net (fo=1, routed)           0.000     8.306    SYNC_VGA/CONTADOR_H/cont_hor_int[7]_i_1_n_0
    SLICE_X41Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    24.922    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]/C
                         clock pessimism              0.429    25.351    
                         clock uncertainty           -0.035    25.316    
    SLICE_X41Y23         FDCE (Setup_fdce_C_D)        0.031    25.347    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.347    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 17.041    

Slack (MET) :             17.097ns  (required time - arrival time)
  Source:                 SYNC_VGA/CONTADOR_V/hsync_aux_reg/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_V/cont_vert_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK rise@20.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.718ns (27.171%)  route 1.925ns (72.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X43Y25         FDCE                                         r  SYNC_VGA/CONTADOR_V/hsync_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.419     5.790 r  SYNC_VGA/CONTADOR_V/hsync_aux_reg/Q
                         net (fo=2, routed)           1.012     6.802    SYNC_VGA/CONTADOR_V/hsync_aux
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.299     7.101 r  SYNC_VGA/CONTADOR_V/cont_vert_int[9]_i_1/O
                         net (fo=10, routed)          0.913     8.014    SYNC_VGA/CONTADOR_V/edge_detection
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    24.922    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[0]/C
                         clock pessimism              0.429    25.351    
                         clock uncertainty           -0.035    25.316    
    SLICE_X43Y26         FDCE (Setup_fdce_C_CE)      -0.205    25.111    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.111    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                 17.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/C
                            (rising edge-triggered cell FDPE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_V/hsync_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    SYNC_VGA/GEN_SYNC_H/CLOCK_IBUF_BUFG
    SLICE_X43Y25         FDPE                                         r  SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.600 r  SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/Q
                         net (fo=3, routed)           0.079     1.679    SYNC_VGA/CONTADOR_V/HSYNC_OBUF
    SLICE_X43Y25         FDCE                                         r  SYNC_VGA/CONTADOR_V/hsync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X43Y25         FDCE                                         r  SYNC_VGA/CONTADOR_V/hsync_aux_reg/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.075     1.534    SYNC_VGA/CONTADOR_V/hsync_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SYNC_VGA/CONTADOR_H/cont_hor_int_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_H/cont_hor_int_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.393%)  route 0.169ns (47.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[4]/Q
                         net (fo=16, routed)          0.169     1.770    SYNC_VGA/CONTADOR_H/sighc[4]
    SLICE_X40Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  SYNC_VGA/CONTADOR_H/cont_hor_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    SYNC_VGA/CONTADOR_H/cont_hor_int[5]
    SLICE_X40Y24         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[5]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.092     1.564    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/C
                            (rising edge-triggered cell FDPE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/D
                            (rising edge-triggered cell FDPE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    SYNC_VGA/GEN_SYNC_H/CLOCK_IBUF_BUFG
    SLICE_X43Y25         FDPE                                         r  SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.600 r  SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/Q
                         net (fo=3, routed)           0.179     1.779    SYNC_VGA/CONTADOR_H/HSYNC_OBUF
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  SYNC_VGA/CONTADOR_H/hsync_aux_i_1/O
                         net (fo=1, routed)           0.000     1.824    SYNC_VGA/GEN_SYNC_H/hsync_aux_reg_0
    SLICE_X43Y25         FDPE                                         r  SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    SYNC_VGA/GEN_SYNC_H/CLOCK_IBUF_BUFG
    SLICE_X43Y25         FDPE                                         r  SYNC_VGA/GEN_SYNC_H/hsync_aux_reg/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDPE (Hold_fdpe_C_D)         0.091     1.550    SYNC_VGA/GEN_SYNC_H/hsync_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SYNC_VGA/CONTADOR_V/cont_vert_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_V/cont_vert_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.232ns (59.249%)  route 0.160ns (40.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.128     1.588 r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[1]/Q
                         net (fo=10, routed)          0.160     1.748    SYNC_VGA/CONTADOR_V/sigvc[1]
    SLICE_X43Y26         LUT5 (Prop_lut5_I2_O)        0.104     1.852 r  SYNC_VGA/CONTADOR_V/cont_vert_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    SYNC_VGA/CONTADOR_V/cont_vert_int[3]
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[3]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.107     1.567    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SYNC_VGA/CONTADOR_V/cont_vert_int_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_V/cont_vert_int_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.568%)  route 0.211ns (50.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.164     1.623 r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[6]/Q
                         net (fo=9, routed)           0.211     1.834    SYNC_VGA/CONTADOR_V/sigvc[6]
    SLICE_X42Y25         LUT4 (Prop_lut4_I2_O)        0.043     1.877 r  SYNC_VGA/CONTADOR_V/cont_vert_int[8]_i_1/O
                         net (fo=1, routed)           0.000     1.877    SYNC_VGA/CONTADOR_V/cont_vert_int[8]
    SLICE_X42Y25         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[8]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y25         FDCE (Hold_fdce_C_D)         0.133     1.592    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 SYNC_VGA/CONTADOR_H/cont_hor_int_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.483%)  route 0.206ns (52.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[5]/Q
                         net (fo=16, routed)          0.206     1.806    SYNC_VGA/CONTADOR_H/sighc[5]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.851 r  SYNC_VGA/CONTADOR_H/cont_hor_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.851    SYNC_VGA/CONTADOR_H/cont_hor_int[7]_i_1_n_0
    SLICE_X41Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X41Y23         FDCE (Hold_fdce_C_D)         0.092     1.565    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 SYNC_VGA/CONTADOR_V/cont_vert_int_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_V/cont_vert_int_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[5]/Q
                         net (fo=6, routed)           0.192     1.793    SYNC_VGA/CONTADOR_V/sigvc[5]
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  SYNC_VGA/CONTADOR_V/cont_vert_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.838    SYNC_VGA/CONTADOR_V/cont_vert_int[5]
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[5]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.092     1.552    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 SYNC_VGA/CONTADOR_V/cont_vert_int_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_V/cont_vert_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.568%)  route 0.211ns (50.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.164     1.623 r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[6]/Q
                         net (fo=9, routed)           0.211     1.834    SYNC_VGA/CONTADOR_V/sigvc[6]
    SLICE_X42Y25         LUT3 (Prop_lut3_I2_O)        0.043     1.877 r  SYNC_VGA/CONTADOR_V/cont_vert_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.877    SYNC_VGA/CONTADOR_V/cont_vert_int[7]
    SLICE_X42Y25         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[7]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y25         FDCE (Hold_fdce_C_D)         0.131     1.590    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IMAGEN/G_pin_reg/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.387%)  route 0.207ns (52.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    SYNC_VGA/CONTADOR_H/CLOCK_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 f  SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]/Q
                         net (fo=14, routed)          0.207     1.807    SYNC_VGA/CONTADOR_H/sighc[7]
    SLICE_X40Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  SYNC_VGA/CONTADOR_H/G_pin_i_1/O
                         net (fo=1, routed)           0.000     1.852    IMAGEN/G_int
    SLICE_X40Y24         FDCE                                         r  IMAGEN/G_pin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    IMAGEN/CLOCK_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  IMAGEN/G_pin_reg/C
                         clock pessimism             -0.500     1.472    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.091     1.563    IMAGEN/G_pin_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 SYNC_VGA/CONTADOR_V/cont_vert_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNC_VGA/CONTADOR_V/cont_vert_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLOCK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.615%)  route 0.160ns (41.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.128     1.588 r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[1]/Q
                         net (fo=10, routed)          0.160     1.748    SYNC_VGA/CONTADOR_V/sigvc[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I1_O)        0.098     1.846 r  SYNC_VGA/CONTADOR_V/cont_vert_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    SYNC_VGA/CONTADOR_V/cont_vert_int[2]
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    SYNC_VGA/CONTADOR_V/CLOCK_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  SYNC_VGA/CONTADOR_V/cont_vert_int_reg[2]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.092     1.552    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y25    IMAGEN/B_pin_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y24    IMAGEN/G_pin_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y23    IMAGEN/R_pin_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y24    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y23    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y24    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y23    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y25    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y23    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y23    IMAGEN/R_pin_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y23    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y23    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y23    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y23    SYNC_VGA/CONTADOR_V/ant_state_hsync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y26    SYNC_VGA/CONTADOR_V/cont_vert_int_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y23    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y25    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y23    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y25    IMAGEN/B_pin_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y24    IMAGEN/G_pin_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y23    IMAGEN/R_pin_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y24    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y24    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y23    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y25    SYNC_VGA/CONTADOR_H/cont_hor_int_reg[3]/C



