/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     contains the inline implementation of all the field accessor functions
 *     and register accessor functions for the empei_e block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/pm30_60_206_map.xml
 *     block_uri "../xxx.xml"
 *     block_part_number "PM30_60_206"
 *     block_mnemonic "EMPEI120_E"
 * 
 *****************************************************************************/
#ifndef _EMPEI_E_IO_INLINE_H
#define _EMPEI_E_IO_INLINE_H

#include "empei_e_loc.h"
#include "empei_e_regs.h"

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

/*
 * ==================================================================================
 *               tsb level structure and access functions for empei_e
 * ==================================================================================
 */
/* if logging is disabled then so is IO_LOGGING */
#ifndef NO_IO_LOGGING
# ifdef LOGGING_DISABLED
#  define NO_IO_LOGGING
# endif
#endif

/* log messages in the generated files log the caller's file/line/function instead of itself.*/
#ifndef IOLOG
# ifdef NO_IO_LOGGING
#  define IOLOG(...)
# else
#  define IOLOG(...) vaLog( LOG_CALLER_ARGS __VA_ARGS__)
# endif
#endif
#ifndef IO_RANGE_CHECK
# ifdef NO_IO_LOGGING
#  define IO_RANGE_CHECK(...)
# else
#  define IO_RANGE_CHECK(...) vaLog( LOG_CALLER_ARGS "** ERROR: range check ** " __VA_ARGS__)
# endif
#endif
#ifndef IOLOG_DATA
# ifdef NO_IO_LOGGING
#  define IOLOG_DATA(...)
# else
#  define IOLOG_DATA(...) vaLogData( LOG_CALLER_ARGS __VA_ARGS__)
# endif
#endif
typedef struct {
    coalesce_buffer_t coalesce_handle[1]; /* only used if register coalescing is enabled */
    empei_e_handle_t * h;
    pmc_sys_handle_t sys_handle;
    const UINT32 base_address;
    /* maybe eventually need to add some fields here per io handle */
} empei_e_buffer_t;

#ifndef empei_e_buffer_init
#define empei_e_buffer_init( b, h ) \
       _empei_e_buffer_init( LOG_CALLER b, h )
#endif
static INLINE void _empei_e_buffer_init( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    b->h                        = h;
    b->sys_handle               = ((pmc_handle_t *)h)->sys_handle;
    *(UINT32 *)&b->base_address = ((pmc_handle_t *)h)->base_address;
    /* currently this just checks that the previous function remembered to flush. */
    l1sys_init( b->coalesce_handle, (void**)b->sys_handle );
    IOLOG( "%s", "empei_e_buffer_init");
    
}

#ifndef empei_e_buffer_flush
#define empei_e_buffer_flush( b ) \
       _empei_e_buffer_flush( LOG_CALLER b )
#endif

/*
* flush any changed fields to the register file and invalidate the read cache.
*/
static INLINE void _empei_e_buffer_flush( LOG_CALLER_DEFN empei_e_buffer_t *b )
{
    IOLOG( "empei_e_buffer_flush" );
    l1sys_flush( b->coalesce_handle );
}
static INLINE UINT32 empei_e_reg_read( empei_e_buffer_t *b,
                                       empei_e_handle_t *h,
                                       UINT32 mem_type,
                                       UINT32 reg )
{
    UINT32 value;
    if (b != NULL)
        value = l1sys_reg_read( b->coalesce_handle,
                                mem_type,
                                b->base_address,
                                reg);
    else
        value = l2sys_reg_read( ((pmc_handle_t *)h)->sys_handle,
                                mem_type,
                                ((pmc_handle_t *)h)->base_address + reg);
    return value;
}
static INLINE void empei_e_reg_write( empei_e_buffer_t *b,
                                      empei_e_handle_t *h,
                                      UINT32 mem_type,
                                      UINT32 reg,
                                      UINT32 value )
{
    if (b != NULL)
        l1sys_reg_write( b->coalesce_handle,
                         mem_type,
                         b->base_address,
                         reg,
                         value);
    else
        l2sys_reg_write( ((pmc_handle_t *)h)->sys_handle,
                         mem_type,
                         ((pmc_handle_t *)h)->base_address + reg,
                         value);
}

static INLINE void empei_e_field_set( empei_e_buffer_t *b,
                                      empei_e_handle_t *h,
                                      UINT32 mem_type,
                                      UINT32 reg,
                                      UINT32 mask,
                                      UINT32 unused_mask,
                                      UINT32 ofs,
                                      UINT32 value )
{
    if (b != NULL)
        l1sys_field_set2( b->coalesce_handle,
                          mem_type,
                          b->base_address,
                          reg,
                          mask,
                          unused_mask,
                          ofs,
                          value);
    else
    {
        if ((mask | unused_mask) == 0xffffffff)
        {
            l2sys_reg_write( ((pmc_handle_t *)h)->sys_handle,
                             mem_type,
                             ((pmc_handle_t *)h)->base_address + reg,
                             value<<ofs);
        }
        else
        {
            l2sys_reg_read_modify_write( ((pmc_handle_t *)h)->sys_handle,
                                         mem_type,
                                         ((pmc_handle_t *)h)->base_address + reg,
                                         mask,
                                         value<<ofs);
        }
    }
}

static INLINE void empei_e_action_on_write_field_set( empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 mem_type,
                                                      UINT32 reg,
                                                      UINT32 mask,
                                                      UINT32 ofs,
                                                      UINT32 value )
{
    if (b != NULL)
        l1sys_action_on_write_field_set( b->coalesce_handle,
                                         mem_type,
                                         b->base_address,
                                         reg,
                                         mask,
                                         ofs,
                                         value);
    else
        l2sys_reg_write( ((pmc_handle_t *)h)->sys_handle,
                         mem_type,
                         ((pmc_handle_t *)h)->base_address + reg,
                         value<<ofs);
}

static INLINE void empei_e_burst_read( empei_e_buffer_t *b,
                                       empei_e_handle_t *h,
                                       UINT32 mem_type,
                                       UINT32 reg,
                                       UINT32 len,
                                       UINT32 *value )
{
    if (b != NULL)
        l1sys_burst_read( b->coalesce_handle,
                          mem_type,
                          b->base_address,
                          reg,
                          len,
                          value);
    else
        l2sys_burst_read( ((pmc_handle_t *)h)->sys_handle,
                          mem_type,
                          ((pmc_handle_t *)h)->base_address + reg,
                          len,
                          value);
}

static INLINE void empei_e_burst_write( empei_e_buffer_t *b,
                                        empei_e_handle_t *h,
                                        UINT32 mem_type,
                                        UINT32 reg,
                                        UINT32 len,
                                        UINT32 *value )
{
    if (b != NULL)
        l1sys_burst_write( b->coalesce_handle,
                           mem_type,
                           b->base_address,
                           reg,
                           len,
                           value);
    else
        l2sys_burst_write( ((pmc_handle_t *)h)->sys_handle,
                           mem_type,
                           ((pmc_handle_t *)h)->base_address + reg,
                           len,
                           value);
}

static INLINE PMC_POLL_RETURN_TYPE empei_e_poll( empei_e_buffer_t *b,
                                                 empei_e_handle_t *h,
                                                 UINT32 mem_type,
                                                 UINT32 reg,
                                                 UINT32 mask,
                                                 UINT32 value,
                                                 PMC_POLL_COMPARISON_TYPE cmp,
                                                 UINT32 max_count,
                                                 UINT32 *num_failed_polls,
                                                 UINT32 delay_between_polls_in_microseconds )
{
    if (b != NULL)
        return l1sys_poll( b->coalesce_handle,
                           mem_type,
                           b->base_address,
                           reg,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);
    else
        return l2sys_poll( ((pmc_handle_t *)h)->sys_handle,
                           mem_type,
                           ((pmc_handle_t *)h)->base_address + reg,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);
}

/*
 * ==================================================================================
 *                       register access functions for empei_e
 * ==================================================================================
 */

/**
 * accessor functions for register PMC_EMPEI120_E_REG_LINK_ENABLE
 *
 * Register: Link Enable Register
 * Offset: 0x00000004 LINK_ENABLE
 *
 * bits 11:0 default 0x000 LINK_ENABLE
 */

#ifndef empei_e_reg_LINK_ENABLE_write
#define empei_e_reg_LINK_ENABLE_write( b, h, value ) \
       _empei_e_reg_LINK_ENABLE_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_LINK_ENABLE_write( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_LINK_ENABLE_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_LINK_ENABLE,
                       value);
}


#ifndef empei_e_reg_LINK_ENABLE_field_set
#define empei_e_reg_LINK_ENABLE_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_LINK_ENABLE_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_LINK_ENABLE_field_set( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 mask,
                                                       UINT32 ofs,
                                                       UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_LINK_ENABLE_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_LINK_ENABLE,
                       mask,
                       PMC_EMPEI120_E_REG_LINK_ENABLE_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_LINK_ENABLE_read
#define empei_e_reg_LINK_ENABLE_read( b, h ) \
       _empei_e_reg_LINK_ENABLE_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_LINK_ENABLE_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_LINK_ENABLE);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_LINK_ENABLE_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_DATA_PATH_SELECT
 *
 * Register: Data Path Select
 * Offset: 0x00000070 DATA_PATH_SELECT
 *
 * bits 11:0 default 0xFFF DATA_PATH_SELECT
 */

#ifndef empei_e_reg_DATA_PATH_SELECT_write
#define empei_e_reg_DATA_PATH_SELECT_write( b, h, value ) \
       _empei_e_reg_DATA_PATH_SELECT_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_DATA_PATH_SELECT_write( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_DATA_PATH_SELECT_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_DATA_PATH_SELECT,
                       value);
}


#ifndef empei_e_reg_DATA_PATH_SELECT_field_set
#define empei_e_reg_DATA_PATH_SELECT_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_DATA_PATH_SELECT_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_DATA_PATH_SELECT_field_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 mask,
                                                            UINT32 ofs,
                                                            UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_DATA_PATH_SELECT_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_DATA_PATH_SELECT,
                       mask,
                       PMC_EMPEI120_E_REG_DATA_PATH_SELECT_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_DATA_PATH_SELECT_read
#define empei_e_reg_DATA_PATH_SELECT_read( b, h ) \
       _empei_e_reg_DATA_PATH_SELECT_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_DATA_PATH_SELECT_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_DATA_PATH_SELECT);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_DATA_PATH_SELECT_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_SYS_FCS_ENABLE
 *
 * Register: System Data Path FCS Enable
 * Offset: 0x00000074 SYS_FCS_ENABLE
 *
 * bits 11:0 default 0x000 SYS_FCS_ENABLE
 */

#ifndef empei_e_reg_SYS_FCS_ENABLE_write
#define empei_e_reg_SYS_FCS_ENABLE_write( b, h, value ) \
       _empei_e_reg_SYS_FCS_ENABLE_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_SYS_FCS_ENABLE_write( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_SYS_FCS_ENABLE_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_SYS_FCS_ENABLE,
                       value);
}


#ifndef empei_e_reg_SYS_FCS_ENABLE_field_set
#define empei_e_reg_SYS_FCS_ENABLE_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_SYS_FCS_ENABLE_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_SYS_FCS_ENABLE_field_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 mask,
                                                          UINT32 ofs,
                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_SYS_FCS_ENABLE_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_SYS_FCS_ENABLE,
                       mask,
                       PMC_EMPEI120_E_REG_SYS_FCS_ENABLE_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_SYS_FCS_ENABLE_read
#define empei_e_reg_SYS_FCS_ENABLE_read( b, h ) \
       _empei_e_reg_SYS_FCS_ENABLE_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_SYS_FCS_ENABLE_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_SYS_FCS_ENABLE);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SYS_FCS_ENABLE_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_GFP_LINK_ENABLE
 *
 * Register: GFP Link Enable
 * Offset: 0x00000078 GFP_LINK_ENABLE
 *
 * bits 11:0 default 0x000 GFP_LINK_ENABLE
 */

#ifndef empei_e_reg_GFP_LINK_ENABLE_write
#define empei_e_reg_GFP_LINK_ENABLE_write( b, h, value ) \
       _empei_e_reg_GFP_LINK_ENABLE_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_GFP_LINK_ENABLE_write( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_GFP_LINK_ENABLE_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_GFP_LINK_ENABLE,
                       value);
}


#ifndef empei_e_reg_GFP_LINK_ENABLE_field_set
#define empei_e_reg_GFP_LINK_ENABLE_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_GFP_LINK_ENABLE_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_GFP_LINK_ENABLE_field_set( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 mask,
                                                           UINT32 ofs,
                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_GFP_LINK_ENABLE_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_GFP_LINK_ENABLE,
                       mask,
                       PMC_EMPEI120_E_REG_GFP_LINK_ENABLE_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_GFP_LINK_ENABLE_read
#define empei_e_reg_GFP_LINK_ENABLE_read( b, h ) \
       _empei_e_reg_GFP_LINK_ENABLE_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_GFP_LINK_ENABLE_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_GFP_LINK_ENABLE);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_GFP_LINK_ENABLE_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL
 *
 * Register: TS Back to Back Control
 * Offset: 0x0000007c TS_BCK_TO_BCK_CTRL
 *
 * bits 11:0  default 0x000 TS_TIMER_ENABLE
 *
 * bits 27:16 default 0x000 TS_CONSUME_ENABLE
 */

#ifndef empei_e_reg_TS_BCK_TO_BCK_CTRL_write
#define empei_e_reg_TS_BCK_TO_BCK_CTRL_write( b, h, value ) \
       _empei_e_reg_TS_BCK_TO_BCK_CTRL_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_TS_BCK_TO_BCK_CTRL_write( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_TS_BCK_TO_BCK_CTRL_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL,
                       value);
}


#ifndef empei_e_reg_TS_BCK_TO_BCK_CTRL_field_set
#define empei_e_reg_TS_BCK_TO_BCK_CTRL_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_TS_BCK_TO_BCK_CTRL_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_TS_BCK_TO_BCK_CTRL_field_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_TS_BCK_TO_BCK_CTRL_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL,
                       mask,
                       PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_TS_BCK_TO_BCK_CTRL_read
#define empei_e_reg_TS_BCK_TO_BCK_CTRL_read( b, h ) \
       _empei_e_reg_TS_BCK_TO_BCK_CTRL_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_TS_BCK_TO_BCK_CTRL_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_TS_BCK_TO_BCK_CTRL_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_CPB_LSC_LOW
 *
 * Register: CPB Path Link Scheduler Configuration for Lower Word
 * Offset: 0x00000080 CPB_LSC_LOW
 *
 * bits 3:0   default 0x0 CPB_LINK_SCH_TS0
 *
 * bits 7:4   default 0x0 CPB_LINK_SCH_TS1
 *
 * bits 11:8  default 0x0 CPB_LINK_SCH_TS2
 *
 * bits 15:12 default 0x0 CPB_LINK_SCH_TS3
 *
 * bits 19:16 default 0x0 CPB_LINK_SCH_TS4
 *
 * bits 23:20 default 0x0 CPB_LINK_SCH_TS5
 *
 * bits 27:24 default 0x0 CPB_LINK_SCH_TS6
 *
 * bits 31:28 default 0x0 CPB_LINK_SCH_TS7
 */

#ifndef empei_e_reg_CPB_LSC_LOW_write
#define empei_e_reg_CPB_LSC_LOW_write( b, h, value ) \
       _empei_e_reg_CPB_LSC_LOW_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_CPB_LSC_LOW_write( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_CPB_LSC_LOW_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_CPB_LSC_LOW,
                       value);
}


#ifndef empei_e_reg_CPB_LSC_LOW_field_set
#define empei_e_reg_CPB_LSC_LOW_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 mask,
                                                       UINT32 ofs,
                                                       UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_CPB_LSC_LOW_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_CPB_LSC_LOW,
                       mask,
                       PMC_EMPEI120_E_REG_CPB_LSC_LOW_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_CPB_LSC_LOW_read
#define empei_e_reg_CPB_LSC_LOW_read( b, h ) \
       _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_CPB_LSC_LOW);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_CPB_LSC_LOW_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_CPB_USC_HIGH
 *
 * Register: CPB Link Scheduler Configuration for Upper Word
 * Offset: 0x00000084 CPB_USC_HIGH
 *
 * bits 3:0   default 0x0 CPB_LINK_SCH_TS8
 *
 * bits 7:4   default 0x0 CPB_LINK_SCH_TS9
 *
 * bits 11:8  default 0x0 CPB_LINK_SCH_TS10
 *
 * bits 15:12 default 0x0 CPB_LINK_SCH_TS11
 *
 * bits 19:16 default 0x0 CPB_LINK_SCH_OFFSET_EXTRACT
 *
 * bits 31:28 default 0xB CPB_LINK_SCH_LAST_TIMESLOT
 */

#ifndef empei_e_reg_CPB_USC_HIGH_write
#define empei_e_reg_CPB_USC_HIGH_write( b, h, value ) \
       _empei_e_reg_CPB_USC_HIGH_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_CPB_USC_HIGH_write( LOG_CALLER_DEFN
                                                    empei_e_buffer_t *b,
                                                    empei_e_handle_t *h,
                                                    UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_CPB_USC_HIGH_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_CPB_USC_HIGH,
                       value);
}


#ifndef empei_e_reg_CPB_USC_HIGH_field_set
#define empei_e_reg_CPB_USC_HIGH_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 mask,
                                                        UINT32 ofs,
                                                        UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_CPB_USC_HIGH_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_CPB_USC_HIGH,
                       mask,
                       PMC_EMPEI120_E_REG_CPB_USC_HIGH_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_CPB_USC_HIGH_read
#define empei_e_reg_CPB_USC_HIGH_read( b, h ) \
       _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_CPB_USC_HIGH);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_CPB_USC_HIGH_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_INTL_LSC_LOW
 *
 * Register: Internal Link Scheduler Configuration for Lower Word
 * Offset: 0x00000088 INTL_LSC_LOW
 *
 * bits 3:0   default 0x0 INTL_LINK_SCH_TS0
 *
 * bits 7:4   default 0x0 INTL_LINK_SCH_TS1
 *
 * bits 11:8  default 0x0 INTL_LINK_SCH_TS2
 *
 * bits 15:12 default 0x0 INTL_LINK_SCH_TS3
 *
 * bits 19:16 default 0x0 INTL_LINK_SCH_TS4
 *
 * bits 23:20 default 0x0 INTL_LINK_SCH_TS5
 *
 * bits 27:24 default 0x0 INTL_LINK_SCH_TS6
 *
 * bits 31:28 default 0x0 INTL_LINK_SCH_TS7
 */

#ifndef empei_e_reg_INTL_LSC_LOW_write
#define empei_e_reg_INTL_LSC_LOW_write( b, h, value ) \
       _empei_e_reg_INTL_LSC_LOW_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_INTL_LSC_LOW_write( LOG_CALLER_DEFN
                                                    empei_e_buffer_t *b,
                                                    empei_e_handle_t *h,
                                                    UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_INTL_LSC_LOW_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_INTL_LSC_LOW,
                       value);
}


#ifndef empei_e_reg_INTL_LSC_LOW_field_set
#define empei_e_reg_INTL_LSC_LOW_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 mask,
                                                        UINT32 ofs,
                                                        UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_INTL_LSC_LOW_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_INTL_LSC_LOW,
                       mask,
                       PMC_EMPEI120_E_REG_INTL_LSC_LOW_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_INTL_LSC_LOW_read
#define empei_e_reg_INTL_LSC_LOW_read( b, h ) \
       _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_INTL_LSC_LOW);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_INTL_LSC_LOW_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_INTL_USC_HIGH
 *
 * Register: Internal Link Scheduler Configuration for Upper Word
 * Offset: 0x0000008c INTL_USC_HIGH
 *
 * bits 3:0   default 0x0 INTL_LINK_SCH_TS8
 *
 * bits 7:4   default 0x0 INTL_LINK_SCH_TS9
 *
 * bits 11:8  default 0x0 INTL_LINK_SCH_TS10
 *
 * bits 15:12 default 0x0 INTL_LINK_SCH_TS11
 *
 * bits 27:24 default 0xB INTL_LINK_SCH_LAST_TIMESLOT
 */

#ifndef empei_e_reg_INTL_USC_HIGH_write
#define empei_e_reg_INTL_USC_HIGH_write( b, h, value ) \
       _empei_e_reg_INTL_USC_HIGH_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_INTL_USC_HIGH_write( LOG_CALLER_DEFN
                                                     empei_e_buffer_t *b,
                                                     empei_e_handle_t *h,
                                                     UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_INTL_USC_HIGH_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_INTL_USC_HIGH,
                       value);
}


#ifndef empei_e_reg_INTL_USC_HIGH_field_set
#define empei_e_reg_INTL_USC_HIGH_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 mask,
                                                         UINT32 ofs,
                                                         UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_INTL_USC_HIGH_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_INTL_USC_HIGH,
                       mask,
                       PMC_EMPEI120_E_REG_INTL_USC_HIGH_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_INTL_USC_HIGH_read
#define empei_e_reg_INTL_USC_HIGH_read( b, h ) \
       _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_INTL_USC_HIGH);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_INTL_USC_HIGH_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_DA_SA_SWAP
 *
 * Register: Destination Address and Source Address Swap Control
 * Offset: 0x00000094 DA_SA_SWAP
 *
 * bits 11:0 default 0x000 DA_SA_SWAP
 */

#ifndef empei_e_reg_DA_SA_SWAP_write
#define empei_e_reg_DA_SA_SWAP_write( b, h, value ) \
       _empei_e_reg_DA_SA_SWAP_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_DA_SA_SWAP_write( LOG_CALLER_DEFN
                                                  empei_e_buffer_t *b,
                                                  empei_e_handle_t *h,
                                                  UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_DA_SA_SWAP_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_DA_SA_SWAP,
                       value);
}


#ifndef empei_e_reg_DA_SA_SWAP_field_set
#define empei_e_reg_DA_SA_SWAP_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_DA_SA_SWAP_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_DA_SA_SWAP_field_set( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 mask,
                                                      UINT32 ofs,
                                                      UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_DA_SA_SWAP_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_DA_SA_SWAP,
                       mask,
                       PMC_EMPEI120_E_REG_DA_SA_SWAP_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_DA_SA_SWAP_read
#define empei_e_reg_DA_SA_SWAP_read( b, h ) \
       _empei_e_reg_DA_SA_SWAP_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_DA_SA_SWAP_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_DA_SA_SWAP);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_DA_SA_SWAP_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_GPIO
 *
 * Register: GPIO Register
 * Offset: 0x000000a4 GPIO
 *
 * bits 7:0   default 0xFF   GPO_HIGH
 *
 * bits 15:8  default 0x00   GPO_LOW
 *
 * bits 31:16 default 0x0000 GPI
 */

#ifndef empei_e_reg_GPIO_write
#define empei_e_reg_GPIO_write( b, h, value ) \
       _empei_e_reg_GPIO_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_GPIO_write( LOG_CALLER_DEFN
                                            empei_e_buffer_t *b,
                                            empei_e_handle_t *h,
                                            UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_GPIO_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_GPIO,
                       value);
}


#ifndef empei_e_reg_GPIO_field_set
#define empei_e_reg_GPIO_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_GPIO_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_GPIO_field_set( LOG_CALLER_DEFN
                                                empei_e_buffer_t *b,
                                                empei_e_handle_t *h,
                                                UINT32 mask,
                                                UINT32 ofs,
                                                UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_GPIO_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_GPIO,
                       mask,
                       PMC_EMPEI120_E_REG_GPIO_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_GPIO_read
#define empei_e_reg_GPIO_read( b, h ) \
       _empei_e_reg_GPIO_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_GPIO_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_GPIO);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_GPIO_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE
 *
 * Register: Packet Generator Packet Size
 * Offset: 0x000000d0 PKT_GEN_PKT_SIZE
 *
 * bits 15:0  default 0x0000 PKT_GEN_LEN
 *
 * bits 23:16 default 0x00   PKT_GEN_WORDS_PER_PKT
 *
 * bits 29:24 default 000000 PKT_GEN_EOP_SIZE
 */

#ifndef empei_e_reg_PKT_GEN_PKT_SIZE_write
#define empei_e_reg_PKT_GEN_PKT_SIZE_write( b, h, value ) \
       _empei_e_reg_PKT_GEN_PKT_SIZE_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_SIZE_write( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PKT_GEN_PKT_SIZE_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE,
                       value);
}


#ifndef empei_e_reg_PKT_GEN_PKT_SIZE_field_set
#define empei_e_reg_PKT_GEN_PKT_SIZE_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PKT_GEN_PKT_SIZE_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_SIZE_field_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 mask,
                                                            UINT32 ofs,
                                                            UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PKT_GEN_PKT_SIZE_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE,
                       mask,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PKT_GEN_PKT_SIZE_read
#define empei_e_reg_PKT_GEN_PKT_SIZE_read( b, h ) \
       _empei_e_reg_PKT_GEN_PKT_SIZE_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PKT_GEN_PKT_SIZE_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PKT_GEN_PKT_SIZE_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PKT_GEN_PLD
 *
 * Register: Packet Generator Payload
 * Offset: 0x000000d4 PKT_GEN_PLD
 *
 * bits 7:0 default 0x00 PKT_GEN_PLD
 */

#ifndef empei_e_reg_PKT_GEN_PLD_write
#define empei_e_reg_PKT_GEN_PLD_write( b, h, value ) \
       _empei_e_reg_PKT_GEN_PLD_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PLD_write( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PKT_GEN_PLD_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PLD,
                       value);
}


#ifndef empei_e_reg_PKT_GEN_PLD_field_set
#define empei_e_reg_PKT_GEN_PLD_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PKT_GEN_PLD_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PLD_field_set( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 mask,
                                                       UINT32 ofs,
                                                       UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PKT_GEN_PLD_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PLD,
                       mask,
                       PMC_EMPEI120_E_REG_PKT_GEN_PLD_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PKT_GEN_PLD_read
#define empei_e_reg_PKT_GEN_PLD_read( b, h ) \
       _empei_e_reg_PKT_GEN_PLD_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PKT_GEN_PLD_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_PKT_GEN_PLD);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PKT_GEN_PLD_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT
 *
 * Register: Packet Generator Packet Interval
 * Offset: 0x000000d8 PKT_GEN_PKT_INT
 *
 * bits 11:0 default 0x000 PKT_GEN_PKT_INT
 */

#ifndef empei_e_reg_PKT_GEN_PKT_INT_write
#define empei_e_reg_PKT_GEN_PKT_INT_write( b, h, value ) \
       _empei_e_reg_PKT_GEN_PKT_INT_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_INT_write( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PKT_GEN_PKT_INT_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT,
                       value);
}


#ifndef empei_e_reg_PKT_GEN_PKT_INT_field_set
#define empei_e_reg_PKT_GEN_PKT_INT_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PKT_GEN_PKT_INT_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_INT_field_set( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 mask,
                                                           UINT32 ofs,
                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PKT_GEN_PKT_INT_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT,
                       mask,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PKT_GEN_PKT_INT_read
#define empei_e_reg_PKT_GEN_PKT_INT_read( b, h ) \
       _empei_e_reg_PKT_GEN_PKT_INT_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PKT_GEN_PKT_INT_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PKT_GEN_PKT_INT_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1
 *
 * Register: Packet Generator Packet Header 1
 * Offset: 0x000000dc PKT_GEN_PKT_HDR1
 *
 * bits 31:0 default 0x00000000 PKT_GEN_DA_LOW
 */

#ifndef empei_e_reg_PKT_GEN_PKT_HDR1_write
#define empei_e_reg_PKT_GEN_PKT_HDR1_write( b, h, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR1_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR1_write( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR1_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1,
                       value);
}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR1_field_set
#define empei_e_reg_PKT_GEN_PKT_HDR1_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR1_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR1_field_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 mask,
                                                            UINT32 ofs,
                                                            UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR1_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1,
                       mask,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR1_read
#define empei_e_reg_PKT_GEN_PKT_HDR1_read( b, h ) \
       _empei_e_reg_PKT_GEN_PKT_HDR1_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PKT_GEN_PKT_HDR1_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PKT_GEN_PKT_HDR1_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2
 *
 * Register: Packet Generator Packet Header 2
 * Offset: 0x000000e0 PKT_GEN_PKT_HDR2
 *
 * bits 31:0 default 0x00000000 PKT_GEN_SA_LOW
 */

#ifndef empei_e_reg_PKT_GEN_PKT_HDR2_write
#define empei_e_reg_PKT_GEN_PKT_HDR2_write( b, h, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR2_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR2_write( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR2_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2,
                       value);
}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR2_field_set
#define empei_e_reg_PKT_GEN_PKT_HDR2_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR2_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR2_field_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 mask,
                                                            UINT32 ofs,
                                                            UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR2_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2,
                       mask,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR2_read
#define empei_e_reg_PKT_GEN_PKT_HDR2_read( b, h ) \
       _empei_e_reg_PKT_GEN_PKT_HDR2_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PKT_GEN_PKT_HDR2_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PKT_GEN_PKT_HDR2_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3
 *
 * Register: Packet Generator Packet Header 3
 * Offset: 0x000000e4 PKT_GEN_PKT_HDR3
 *
 * bits 15:0  default 0x0000 PKT_GEN_DA_UPPER
 *
 * bits 31:16 default 0x0000 PKT_GEN_SA_UPPER
 */

#ifndef empei_e_reg_PKT_GEN_PKT_HDR3_write
#define empei_e_reg_PKT_GEN_PKT_HDR3_write( b, h, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR3_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR3_write( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR3_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3,
                       value);
}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR3_field_set
#define empei_e_reg_PKT_GEN_PKT_HDR3_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR3_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR3_field_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 mask,
                                                            UINT32 ofs,
                                                            UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR3_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3,
                       mask,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR3_read
#define empei_e_reg_PKT_GEN_PKT_HDR3_read( b, h ) \
       _empei_e_reg_PKT_GEN_PKT_HDR3_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PKT_GEN_PKT_HDR3_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PKT_GEN_PKT_HDR3_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4
 *
 * Register: Packet Generator Packet Header 4
 * Offset: 0x000000e8 PKT_GEN_PKT_HDR4
 *
 * bits 15:0 default 0x0000 PKT_GEN_LEN_TYPE
 */

#ifndef empei_e_reg_PKT_GEN_PKT_HDR4_write
#define empei_e_reg_PKT_GEN_PKT_HDR4_write( b, h, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR4_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR4_write( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR4_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4,
                       value);
}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR4_field_set
#define empei_e_reg_PKT_GEN_PKT_HDR4_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR4_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR4_field_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 mask,
                                                            UINT32 ofs,
                                                            UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR4_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4,
                       mask,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR4_read
#define empei_e_reg_PKT_GEN_PKT_HDR4_read( b, h ) \
       _empei_e_reg_PKT_GEN_PKT_HDR4_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PKT_GEN_PKT_HDR4_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PKT_GEN_PKT_HDR4_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5
 *
 * Register: Packet Generator Packet Header 5
 * Offset: 0x000000ec PKT_GEN_PKT_HDR5
 *
 * bits 31:0 default 0x00000000 PKT_GEN_VLAN_OUT
 */

#ifndef empei_e_reg_PKT_GEN_PKT_HDR5_write
#define empei_e_reg_PKT_GEN_PKT_HDR5_write( b, h, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR5_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR5_write( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR5_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5,
                       value);
}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR5_field_set
#define empei_e_reg_PKT_GEN_PKT_HDR5_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR5_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR5_field_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 mask,
                                                            UINT32 ofs,
                                                            UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR5_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5,
                       mask,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR5_read
#define empei_e_reg_PKT_GEN_PKT_HDR5_read( b, h ) \
       _empei_e_reg_PKT_GEN_PKT_HDR5_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PKT_GEN_PKT_HDR5_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PKT_GEN_PKT_HDR5_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6
 *
 * Register: Packet Generator Packet Header 6
 * Offset: 0x000000f0 PKT_GEN_PKT_HDR6
 *
 * bits 31:0 default 0x00000000 PKT_GEN_VLAN_IN
 */

#ifndef empei_e_reg_PKT_GEN_PKT_HDR6_write
#define empei_e_reg_PKT_GEN_PKT_HDR6_write( b, h, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR6_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR6_write( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR6_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6,
                       value);
}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR6_field_set
#define empei_e_reg_PKT_GEN_PKT_HDR6_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PKT_GEN_PKT_HDR6_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_PKT_HDR6_field_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 mask,
                                                            UINT32 ofs,
                                                            UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PKT_GEN_PKT_HDR6_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6,
                       mask,
                       PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PKT_GEN_PKT_HDR6_read
#define empei_e_reg_PKT_GEN_PKT_HDR6_read( b, h ) \
       _empei_e_reg_PKT_GEN_PKT_HDR6_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PKT_GEN_PKT_HDR6_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PKT_GEN_PKT_HDR6_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PKT_GEN_EN
 *
 * Register: Packet Generator Enable
 * Offset: 0x000000f4 PKT_GEN_EN
 *
 * bits 3:0 default 0x0 PKT_GEN_LINK
 *
 * bits 16  default 0   PKT_GEN_ENABLE
 *
 * bits 17  default 0   PKT_GEN_BUSY
 */

#ifndef empei_e_reg_PKT_GEN_EN_write
#define empei_e_reg_PKT_GEN_EN_write( b, h, value ) \
       _empei_e_reg_PKT_GEN_EN_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_EN_write( LOG_CALLER_DEFN
                                                  empei_e_buffer_t *b,
                                                  empei_e_handle_t *h,
                                                  UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PKT_GEN_EN_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_EN,
                       value);
}


#ifndef empei_e_reg_PKT_GEN_EN_field_set
#define empei_e_reg_PKT_GEN_EN_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PKT_GEN_EN_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PKT_GEN_EN_field_set( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 mask,
                                                      UINT32 ofs,
                                                      UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PKT_GEN_EN_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_PKT_GEN_EN,
                       mask,
                       PMC_EMPEI120_E_REG_PKT_GEN_EN_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PKT_GEN_EN_read
#define empei_e_reg_PKT_GEN_EN_read( b, h ) \
       _empei_e_reg_PKT_GEN_EN_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PKT_GEN_EN_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_PKT_GEN_EN);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PKT_GEN_EN_read", reg_value);
    return reg_value;
}

#ifndef empei_e_reg_PKT_GEN_EN_poll
#define empei_e_reg_PKT_GEN_EN_poll( b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_reg_PKT_GEN_EN_poll( LOG_CALLER b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_reg_PKT_GEN_EN_poll( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 mask,
                                                                 UINT32 value,
                                                                 PMC_POLL_COMPARISON_TYPE cmp,
                                                                 UINT32 max_count,
                                                                 UINT32 *num_failed_polls,
                                                                 UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "empei_e_reg_PKT_GEN_EN_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return empei_e_poll( b,
                         h,
                         MEM_TYPE_CONFIG,
                         PMC_EMPEI120_E_REG_PKT_GEN_EN,
                         mask,
                         value,
                         cmp,
                         max_count,
                         num_failed_polls,
                         delay_between_polls_in_microseconds);

}


/**
 * accessor functions for register PMC_EMPEI120_E_REG_TS_TIMER
 *
 * Register: TS Timer (Egress Traffic Manager)
 * Offset: (0x00000380 + (N) * 4) TS_TIMER
 *
 * bits 9:0 default 0000000000 TS_TIMER
 */

#ifndef empei_e_reg_TS_TIMER_array_burst_write
#define empei_e_reg_TS_TIMER_array_burst_write( b, h, ofs, len, value ) \
       _empei_e_reg_TS_TIMER_array_burst_write( LOG_CALLER b, h, ofs, len, value )
#endif
static INLINE void _empei_e_reg_TS_TIMER_array_burst_write( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 ofs,
                                                            UINT32 len,
                                                            UINT32 *value )
{
    if (len + ofs > 12)
        IO_RANGE_CHECK("%s burst write beyond max (ofs:%d + len:%d) > %d", "empei_e_reg_TS_TIMER_array_burst_write", ofs, len, 12 );
    IOLOG( "%s of %d words ofs=%d len=%d", "empei_e_reg_TS_TIMER_array_burst_write", 12, ofs, len);
    empei_e_burst_write( b,
                         h,
                         MEM_TYPE_CONFIG,
                         PMC_EMPEI120_E_REG_TS_TIMER(ofs),
                         len,
                         value);

}


#ifndef empei_e_reg_TS_TIMER_array_field_set
#define empei_e_reg_TS_TIMER_array_field_set( b, h, N, mask, ofs, value ) \
       _empei_e_reg_TS_TIMER_array_field_set( LOG_CALLER b, h, N, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_TS_TIMER_array_field_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 N,
                                                          UINT32 mask,
                                                          UINT32 ofs,
                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_TS_TIMER_array_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_TS_TIMER(N),
                       mask,
                       PMC_EMPEI120_E_REG_TS_TIMER_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_TS_TIMER_array_burst_read
#define empei_e_reg_TS_TIMER_array_burst_read( b, h, ofs, len, value ) \
       _empei_e_reg_TS_TIMER_array_burst_read( LOG_CALLER b, h, ofs, len, value )
#endif
static INLINE void _empei_e_reg_TS_TIMER_array_burst_read( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 ofs,
                                                           UINT32 len,
                                                           UINT32 *value )
{
    if (len + ofs > 12)
        IO_RANGE_CHECK("%s burst read beyond max (ofs:%d + len:%d) > %d", "empei_e_reg_TS_TIMER_array_burst_read", ofs, len, 12 );
    empei_e_burst_read( b,
                        h,
                        MEM_TYPE_CONFIG,
                        PMC_EMPEI120_E_REG_TS_TIMER(ofs),
                        len,
                        value);

    IOLOG( "%s of %d words ofs=%d len=%d", "empei_e_reg_TS_TIMER_array_burst_read", 12, ofs, len);
}


#ifndef empei_e_reg_TS_TIMER_array_read
#define empei_e_reg_TS_TIMER_array_read( b, h, N ) \
       _empei_e_reg_TS_TIMER_array_read( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_reg_TS_TIMER_array_read( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 N )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_TS_TIMER(N));

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_TS_TIMER_array_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_INS_PMAP
 *
 * Register: Insert Path Priority Mapper
 * Offset: (0x00000600 + (N) * 4) INS_PMAP
 *
 * bits 7:0 default 0x00 INS_PRIORITY_MAP
 */

#ifndef empei_e_reg_INS_PMAP_array_burst_write
#define empei_e_reg_INS_PMAP_array_burst_write( b, h, ofs, len, value ) \
       _empei_e_reg_INS_PMAP_array_burst_write( LOG_CALLER b, h, ofs, len, value )
#endif
static INLINE void _empei_e_reg_INS_PMAP_array_burst_write( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 ofs,
                                                            UINT32 len,
                                                            UINT32 *value )
{
    if (len + ofs > 48)
        IO_RANGE_CHECK("%s burst write beyond max (ofs:%d + len:%d) > %d", "empei_e_reg_INS_PMAP_array_burst_write", ofs, len, 48 );
    IOLOG( "%s of %d words ofs=%d len=%d", "empei_e_reg_INS_PMAP_array_burst_write", 48, ofs, len);
    empei_e_burst_write( b,
                         h,
                         MEM_TYPE_CONFIG,
                         PMC_EMPEI120_E_REG_INS_PMAP(ofs),
                         len,
                         value);

}


#ifndef empei_e_reg_INS_PMAP_array_field_set
#define empei_e_reg_INS_PMAP_array_field_set( b, h, N, mask, ofs, value ) \
       _empei_e_reg_INS_PMAP_array_field_set( LOG_CALLER b, h, N, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_INS_PMAP_array_field_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 N,
                                                          UINT32 mask,
                                                          UINT32 ofs,
                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_INS_PMAP_array_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_INS_PMAP(N),
                       mask,
                       PMC_EMPEI120_E_REG_INS_PMAP_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_INS_PMAP_array_burst_read
#define empei_e_reg_INS_PMAP_array_burst_read( b, h, ofs, len, value ) \
       _empei_e_reg_INS_PMAP_array_burst_read( LOG_CALLER b, h, ofs, len, value )
#endif
static INLINE void _empei_e_reg_INS_PMAP_array_burst_read( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 ofs,
                                                           UINT32 len,
                                                           UINT32 *value )
{
    if (len + ofs > 48)
        IO_RANGE_CHECK("%s burst read beyond max (ofs:%d + len:%d) > %d", "empei_e_reg_INS_PMAP_array_burst_read", ofs, len, 48 );
    empei_e_burst_read( b,
                        h,
                        MEM_TYPE_CONFIG,
                        PMC_EMPEI120_E_REG_INS_PMAP(ofs),
                        len,
                        value);

    IOLOG( "%s of %d words ofs=%d len=%d", "empei_e_reg_INS_PMAP_array_burst_read", 48, ofs, len);
}


#ifndef empei_e_reg_INS_PMAP_array_read
#define empei_e_reg_INS_PMAP_array_read( b, h, N ) \
       _empei_e_reg_INS_PMAP_array_read( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_reg_INS_PMAP_array_read( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 N )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_INS_PMAP(N));

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_INS_PMAP_array_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_SYS_PMAP
 *
 * Register: System Data Path Priority Mapper
 * Offset: (0x00000400 + (N) * 4) SYS_PMAP
 *
 * bits 7:0 default 0x00 SYS_PRIORITY_MAP
 */

#ifndef empei_e_reg_SYS_PMAP_array_burst_write
#define empei_e_reg_SYS_PMAP_array_burst_write( b, h, ofs, len, value ) \
       _empei_e_reg_SYS_PMAP_array_burst_write( LOG_CALLER b, h, ofs, len, value )
#endif
static INLINE void _empei_e_reg_SYS_PMAP_array_burst_write( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 ofs,
                                                            UINT32 len,
                                                            UINT32 *value )
{
    if (len + ofs > 96)
        IO_RANGE_CHECK("%s burst write beyond max (ofs:%d + len:%d) > %d", "empei_e_reg_SYS_PMAP_array_burst_write", ofs, len, 96 );
    IOLOG( "%s of %d words ofs=%d len=%d", "empei_e_reg_SYS_PMAP_array_burst_write", 96, ofs, len);
    empei_e_burst_write( b,
                         h,
                         MEM_TYPE_CONFIG,
                         PMC_EMPEI120_E_REG_SYS_PMAP(ofs),
                         len,
                         value);

}


#ifndef empei_e_reg_SYS_PMAP_array_field_set
#define empei_e_reg_SYS_PMAP_array_field_set( b, h, N, mask, ofs, value ) \
       _empei_e_reg_SYS_PMAP_array_field_set( LOG_CALLER b, h, N, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_SYS_PMAP_array_field_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 N,
                                                          UINT32 mask,
                                                          UINT32 ofs,
                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_SYS_PMAP_array_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_SYS_PMAP(N),
                       mask,
                       PMC_EMPEI120_E_REG_SYS_PMAP_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_SYS_PMAP_array_burst_read
#define empei_e_reg_SYS_PMAP_array_burst_read( b, h, ofs, len, value ) \
       _empei_e_reg_SYS_PMAP_array_burst_read( LOG_CALLER b, h, ofs, len, value )
#endif
static INLINE void _empei_e_reg_SYS_PMAP_array_burst_read( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 ofs,
                                                           UINT32 len,
                                                           UINT32 *value )
{
    if (len + ofs > 96)
        IO_RANGE_CHECK("%s burst read beyond max (ofs:%d + len:%d) > %d", "empei_e_reg_SYS_PMAP_array_burst_read", ofs, len, 96 );
    empei_e_burst_read( b,
                        h,
                        MEM_TYPE_CONFIG,
                        PMC_EMPEI120_E_REG_SYS_PMAP(ofs),
                        len,
                        value);

    IOLOG( "%s of %d words ofs=%d len=%d", "empei_e_reg_SYS_PMAP_array_burst_read", 96, ofs, len);
}


#ifndef empei_e_reg_SYS_PMAP_array_read
#define empei_e_reg_SYS_PMAP_array_read( b, h, N ) \
       _empei_e_reg_SYS_PMAP_array_read( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_reg_SYS_PMAP_array_read( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 N )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_SYS_PMAP(N));

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SYS_PMAP_array_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_DRR_QUANTUM
 *
 * Register: DRR Quantum
 * Offset: (0x00000800 + (N) * 4) DRR_QUANTUM
 *
 * bits 15:0  default 0x0200 SYS_QUANTUM
 *
 * bits 31:16 default 0x0100 INS_QUANTUM
 */

#ifndef empei_e_reg_DRR_QUANTUM_array_write
#define empei_e_reg_DRR_QUANTUM_array_write( b, h, N, value ) \
       _empei_e_reg_DRR_QUANTUM_array_write( LOG_CALLER b, h, N, value )
#endif
static INLINE void _empei_e_reg_DRR_QUANTUM_array_write( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32  N,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_DRR_QUANTUM_array_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_DRR_QUANTUM(N),
                       value);
}


#ifndef empei_e_reg_DRR_QUANTUM_array_field_set
#define empei_e_reg_DRR_QUANTUM_array_field_set( b, h, N, mask, ofs, value ) \
       _empei_e_reg_DRR_QUANTUM_array_field_set( LOG_CALLER b, h, N, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_DRR_QUANTUM_array_field_set( LOG_CALLER_DEFN
                                                             empei_e_buffer_t *b,
                                                             empei_e_handle_t *h,
                                                             UINT32  N,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_DRR_QUANTUM_array_field_set", N, mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_DRR_QUANTUM(N),
                       mask,
                       PMC_EMPEI120_E_REG_DRR_QUANTUM_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_DRR_QUANTUM_array_read
#define empei_e_reg_DRR_QUANTUM_array_read( b, h, N ) \
       _empei_e_reg_DRR_QUANTUM_array_read( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_reg_DRR_QUANTUM_array_read( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32  N )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_DRR_QUANTUM(N));

    IOLOG( "%s -> 0x%08x; N=%d", "empei_e_reg_DRR_QUANTUM_array_read", reg_value, N);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_EXT_PMON_CONFIG
 *
 * Register: Extract PMON Block Configuration
 * Offset: (0x00000a00 + (N) * 4) EXT_PMON_CONFIG
 *
 * bits 8:0 default 111100000 EXT_PMON_CFG
 *
 * bits 9   default 0         EXT_PMON_EN
 */

#ifndef empei_e_reg_EXT_PMON_CONFIG_array_write
#define empei_e_reg_EXT_PMON_CONFIG_array_write( b, h, N, value ) \
       _empei_e_reg_EXT_PMON_CONFIG_array_write( LOG_CALLER b, h, N, value )
#endif
static INLINE void _empei_e_reg_EXT_PMON_CONFIG_array_write( LOG_CALLER_DEFN
                                                             empei_e_buffer_t *b,
                                                             empei_e_handle_t *h,
                                                             UINT32  N,
                                                             UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_EXT_PMON_CONFIG_array_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_EXT_PMON_CONFIG(N),
                       value);
}


#ifndef empei_e_reg_EXT_PMON_CONFIG_array_field_set
#define empei_e_reg_EXT_PMON_CONFIG_array_field_set( b, h, N, mask, ofs, value ) \
       _empei_e_reg_EXT_PMON_CONFIG_array_field_set( LOG_CALLER b, h, N, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_EXT_PMON_CONFIG_array_field_set( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32  N,
                                                                 UINT32 mask,
                                                                 UINT32 ofs,
                                                                 UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_EXT_PMON_CONFIG_array_field_set", N, mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_CONFIG,
                       PMC_EMPEI120_E_REG_EXT_PMON_CONFIG(N),
                       mask,
                       PMC_EMPEI120_E_REG_EXT_PMON_CONFIG_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_EXT_PMON_CONFIG_array_read
#define empei_e_reg_EXT_PMON_CONFIG_array_read( b, h, N ) \
       _empei_e_reg_EXT_PMON_CONFIG_array_read( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_reg_EXT_PMON_CONFIG_array_read( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32  N )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_CONFIG,
                                  PMC_EMPEI120_E_REG_EXT_PMON_CONFIG(N));

    IOLOG( "%s -> 0x%08x; N=%d", "empei_e_reg_EXT_PMON_CONFIG_array_read", reg_value, N);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_UPD_LSC
 *
 * Register: Update Link Scheduler Configuration
 * Offset: 0x00000090 UPD_LSC
 *
 * bits 0 default 0 EXTRACT_LS_UPDATE
 *
 * bits 1 default 0 INTL_LS_UPDATE
 */

#ifndef empei_e_reg_UPD_LSC_write
#define empei_e_reg_UPD_LSC_write( b, h, value ) \
       _empei_e_reg_UPD_LSC_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_UPD_LSC_write( LOG_CALLER_DEFN
                                               empei_e_buffer_t *b,
                                               empei_e_handle_t *h,
                                               UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_UPD_LSC_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_UPD_LSC,
                       value);
}


#ifndef empei_e_reg_UPD_LSC_field_set
#define empei_e_reg_UPD_LSC_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_UPD_LSC_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_UPD_LSC_field_set( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32 mask,
                                                   UINT32 ofs,
                                                   UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_UPD_LSC_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_UPD_LSC,
                       mask,
                       PMC_EMPEI120_E_REG_UPD_LSC_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_UPD_LSC_read
#define empei_e_reg_UPD_LSC_read( b, h ) \
       _empei_e_reg_UPD_LSC_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_UPD_LSC_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_UPD_LSC);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_UPD_LSC_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_PMON_CNTR_CLR
 *
 * Register: PMON Counter Clear
 * Offset: 0x000000a0 PMON_CNTR_CLR
 *
 * bits 0 default 0 PMON_CNT_CLR
 */

#ifndef empei_e_reg_PMON_CNTR_CLR_write
#define empei_e_reg_PMON_CNTR_CLR_write( b, h, value ) \
       _empei_e_reg_PMON_CNTR_CLR_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_PMON_CNTR_CLR_write( LOG_CALLER_DEFN
                                                     empei_e_buffer_t *b,
                                                     empei_e_handle_t *h,
                                                     UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_PMON_CNTR_CLR_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_PMON_CNTR_CLR,
                       value);
}


#ifndef empei_e_reg_PMON_CNTR_CLR_field_set
#define empei_e_reg_PMON_CNTR_CLR_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_PMON_CNTR_CLR_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_PMON_CNTR_CLR_field_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 mask,
                                                         UINT32 ofs,
                                                         UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_PMON_CNTR_CLR_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_PMON_CNTR_CLR,
                       mask,
                       PMC_EMPEI120_E_REG_PMON_CNTR_CLR_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_PMON_CNTR_CLR_read
#define empei_e_reg_PMON_CNTR_CLR_read( b, h ) \
       _empei_e_reg_PMON_CNTR_CLR_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_PMON_CNTR_CLR_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_PMON_CNTR_CLR);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_PMON_CNTR_CLR_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_LINK_RESET
 *
 * Register: Link Reset Register
 * Offset: 0x000000f8 LINK_RESET
 *
 * bits 11:0 default 0x000 LINK_RESET
 */

#ifndef empei_e_reg_LINK_RESET_write
#define empei_e_reg_LINK_RESET_write( b, h, value ) \
       _empei_e_reg_LINK_RESET_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_LINK_RESET_write( LOG_CALLER_DEFN
                                                  empei_e_buffer_t *b,
                                                  empei_e_handle_t *h,
                                                  UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_LINK_RESET_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_LINK_RESET,
                       value);
}


#ifndef empei_e_reg_LINK_RESET_field_set
#define empei_e_reg_LINK_RESET_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_LINK_RESET_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_LINK_RESET_field_set( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 mask,
                                                      UINT32 ofs,
                                                      UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_LINK_RESET_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_LINK_RESET,
                       mask,
                       PMC_EMPEI120_E_REG_LINK_RESET_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_LINK_RESET_read
#define empei_e_reg_LINK_RESET_read( b, h ) \
       _empei_e_reg_LINK_RESET_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_LINK_RESET_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_LINK_RESET);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_LINK_RESET_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN
 *
 * Register: Insert and Extract Queue Overflow Enable Register
 * Offset: 0x00000038 INS_EXT_OF_INT_EN
 *
 * bits 11:0  default 0x000 INS_Q_OVERFLOW_INT_E
 *
 * bits 23:12 default 0x000 EXT_Q_OVERFLOW_INT_E
 */

#ifndef empei_e_reg_INS_EXT_OF_INT_EN_write
#define empei_e_reg_INS_EXT_OF_INT_EN_write( b, h, value ) \
       _empei_e_reg_INS_EXT_OF_INT_EN_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_INS_EXT_OF_INT_EN_write( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_INS_EXT_OF_INT_EN_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN,
                       value);
}


#ifndef empei_e_reg_INS_EXT_OF_INT_EN_field_set
#define empei_e_reg_INS_EXT_OF_INT_EN_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_INS_EXT_OF_INT_EN_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_INS_EXT_OF_INT_EN_field_set( LOG_CALLER_DEFN
                                                             empei_e_buffer_t *b,
                                                             empei_e_handle_t *h,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_INS_EXT_OF_INT_EN_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN,
                       mask,
                       PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_INS_EXT_OF_INT_EN_read
#define empei_e_reg_INS_EXT_OF_INT_EN_read( b, h ) \
       _empei_e_reg_INS_EXT_OF_INT_EN_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_INS_EXT_OF_INT_EN_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_INS_EXT_OF_INT_EN_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN
 *
 * Register: System Data and Internal Queue Overflow Enable Register
 * Offset: 0x0000003c SYS_INTL_OF_INT_EN
 *
 * bits 11:0  default 0x000 SYS_Q_OVERFLOW_INT_E
 *
 * bits 23:12 default 0x000 INTL_Q_OVERFLOW_INT_E
 */

#ifndef empei_e_reg_SYS_INTL_OF_INT_EN_write
#define empei_e_reg_SYS_INTL_OF_INT_EN_write( b, h, value ) \
       _empei_e_reg_SYS_INTL_OF_INT_EN_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_SYS_INTL_OF_INT_EN_write( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_SYS_INTL_OF_INT_EN_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN,
                       value);
}


#ifndef empei_e_reg_SYS_INTL_OF_INT_EN_field_set
#define empei_e_reg_SYS_INTL_OF_INT_EN_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_SYS_INTL_OF_INT_EN_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_SYS_INTL_OF_INT_EN_field_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_SYS_INTL_OF_INT_EN_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN,
                       mask,
                       PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_SYS_INTL_OF_INT_EN_read
#define empei_e_reg_SYS_INTL_OF_INT_EN_read( b, h ) \
       _empei_e_reg_SYS_INTL_OF_INT_EN_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_SYS_INTL_OF_INT_EN_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SYS_INTL_OF_INT_EN_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN
 *
 * Register: System Data and Insert Queue underrun Enable Register
 * Offset: 0x00000040 SYS_INS_UR_INT_EN
 *
 * bits 11:0  default 0x000 SYS_Q_UNDERRUN_INT_E
 *
 * bits 23:12 default 0x000 INS_Q_UNDERRUN_INT_E
 */

#ifndef empei_e_reg_SYS_INS_UR_INT_EN_write
#define empei_e_reg_SYS_INS_UR_INT_EN_write( b, h, value ) \
       _empei_e_reg_SYS_INS_UR_INT_EN_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_SYS_INS_UR_INT_EN_write( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_SYS_INS_UR_INT_EN_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN,
                       value);
}


#ifndef empei_e_reg_SYS_INS_UR_INT_EN_field_set
#define empei_e_reg_SYS_INS_UR_INT_EN_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_SYS_INS_UR_INT_EN_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_SYS_INS_UR_INT_EN_field_set( LOG_CALLER_DEFN
                                                             empei_e_buffer_t *b,
                                                             empei_e_handle_t *h,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_SYS_INS_UR_INT_EN_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN,
                       mask,
                       PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_SYS_INS_UR_INT_EN_read
#define empei_e_reg_SYS_INS_UR_INT_EN_read( b, h ) \
       _empei_e_reg_SYS_INS_UR_INT_EN_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_SYS_INS_UR_INT_EN_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SYS_INS_UR_INT_EN_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN
 *
 * Register: System Data and Insert Queue Resynchronization Enable Register
 * Offset: 0x00000044 SYS_INS_Q_RSYNC_INT_EN
 *
 * bits 11:0  default 0x000 SYS_Q_RESYNC_INT_E
 *
 * bits 23:12 default 0x000 INS_Q_RESYNC_INT_E
 */

#ifndef empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_write
#define empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_write( b, h, value ) \
       _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_write( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN,
                       value);
}


#ifndef empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_field_set
#define empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_field_set( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 mask,
                                                                  UINT32 ofs,
                                                                  UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN,
                       mask,
                       PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_read
#define empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_read( b, h ) \
       _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN
 *
 * Register: Extract Queue Resynchronization Enable Register
 * Offset: 0x00000048 EXT_Q_RESYNC_INT_EN
 *
 * bits 11:0  default 0x000 EXT_Q_RESYNC_INT_E
 *
 * bits 23:12 default 0x000 INTL_Q_RESYNC_INT_E
 */

#ifndef empei_e_reg_EXT_Q_RESYNC_INT_EN_write
#define empei_e_reg_EXT_Q_RESYNC_INT_EN_write( b, h, value ) \
       _empei_e_reg_EXT_Q_RESYNC_INT_EN_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_EXT_Q_RESYNC_INT_EN_write( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_EXT_Q_RESYNC_INT_EN_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN,
                       value);
}


#ifndef empei_e_reg_EXT_Q_RESYNC_INT_EN_field_set
#define empei_e_reg_EXT_Q_RESYNC_INT_EN_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_EXT_Q_RESYNC_INT_EN_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_EXT_Q_RESYNC_INT_EN_field_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 mask,
                                                               UINT32 ofs,
                                                               UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_EXT_Q_RESYNC_INT_EN_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN,
                       mask,
                       PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_EXT_Q_RESYNC_INT_EN_read
#define empei_e_reg_EXT_Q_RESYNC_INT_EN_read( b, h ) \
       _empei_e_reg_EXT_Q_RESYNC_INT_EN_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_EXT_Q_RESYNC_INT_EN_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_EXT_Q_RESYNC_INT_EN_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT
 *
 * Register: System Data and Internal Queue Overflow Interrupt Register
 * Offset: 0x0000001c SYS_INTL_OF_INT
 *
 * bits 11:0  default 0x000 SYS_Q_OVERFLOW_INT_I
 * attribute: int_edge=level
 * attribute: clk=cpb_sys_clk
 *
 * bits 23:12 default 0x000 INTL_Q_OVERFLOW_INT_I
 * attribute: int_edge=level
 * attribute: clk=cpb_sys_clk
 */

#ifndef empei_e_reg_SYS_INTL_OF_INT_write
#define empei_e_reg_SYS_INTL_OF_INT_write( b, h, value ) \
       _empei_e_reg_SYS_INTL_OF_INT_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_SYS_INTL_OF_INT_write( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_SYS_INTL_OF_INT_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SYS_INTL_OF_INT,
                       value);
}


#ifndef empei_e_reg_SYS_INTL_OF_INT_action_on_write_field_set
#define empei_e_reg_SYS_INTL_OF_INT_action_on_write_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_SYS_INTL_OF_INT_action_on_write_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_SYS_INTL_OF_INT_action_on_write_field_set( LOG_CALLER_DEFN
                                                                           empei_e_buffer_t *b,
                                                                           empei_e_handle_t *h,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_SYS_INTL_OF_INT_action_on_write_field_set", mask, ofs, value );
    empei_e_action_on_write_field_set( b,
                                       h,
                                       MEM_TYPE_STATUS,
                                       PMC_EMPEI120_E_REG_SYS_INTL_OF_INT,
                                       mask,
                                       ofs,
                                       value);

}


#ifndef empei_e_reg_SYS_INTL_OF_INT_read
#define empei_e_reg_SYS_INTL_OF_INT_read( b, h ) \
       _empei_e_reg_SYS_INTL_OF_INT_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_SYS_INTL_OF_INT_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_SYS_INTL_OF_INT);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SYS_INTL_OF_INT_read", reg_value);
    return reg_value;
}

#ifndef empei_e_reg_SYS_INTL_OF_INT_poll
#define empei_e_reg_SYS_INTL_OF_INT_poll( b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_reg_SYS_INTL_OF_INT_poll( LOG_CALLER b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_reg_SYS_INTL_OF_INT_poll( LOG_CALLER_DEFN
                                                                      empei_e_buffer_t *b,
                                                                      empei_e_handle_t *h,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "empei_e_reg_SYS_INTL_OF_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return empei_e_poll( b,
                         h,
                         MEM_TYPE_STATUS,
                         PMC_EMPEI120_E_REG_SYS_INTL_OF_INT,
                         mask,
                         value,
                         cmp,
                         max_count,
                         num_failed_polls,
                         delay_between_polls_in_microseconds);

}


/**
 * accessor functions for register PMC_EMPEI120_E_REG_SYS_INS_UR_INT
 *
 * Register: System Data and Insert Queue Underrun Interrupt Register
 * Offset: 0x00000020 SYS_INS_UR_INT
 *
 * bits 11:0  default 0x000 SYS_Q_UNDERRUN_INT_I
 * attribute: int_edge=level
 * attribute: clk=cpb_sys_clk
 *
 * bits 23:12 default 0x000 INS_Q_UNDERRUN_INT_I
 * attribute: int_edge=level
 * attribute: clk=cpb_sys_clk
 */

#ifndef empei_e_reg_SYS_INS_UR_INT_write
#define empei_e_reg_SYS_INS_UR_INT_write( b, h, value ) \
       _empei_e_reg_SYS_INS_UR_INT_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_SYS_INS_UR_INT_write( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_SYS_INS_UR_INT_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SYS_INS_UR_INT,
                       value);
}


#ifndef empei_e_reg_SYS_INS_UR_INT_action_on_write_field_set
#define empei_e_reg_SYS_INS_UR_INT_action_on_write_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_SYS_INS_UR_INT_action_on_write_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_SYS_INS_UR_INT_action_on_write_field_set( LOG_CALLER_DEFN
                                                                          empei_e_buffer_t *b,
                                                                          empei_e_handle_t *h,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_SYS_INS_UR_INT_action_on_write_field_set", mask, ofs, value );
    empei_e_action_on_write_field_set( b,
                                       h,
                                       MEM_TYPE_STATUS,
                                       PMC_EMPEI120_E_REG_SYS_INS_UR_INT,
                                       mask,
                                       ofs,
                                       value);

}


#ifndef empei_e_reg_SYS_INS_UR_INT_read
#define empei_e_reg_SYS_INS_UR_INT_read( b, h ) \
       _empei_e_reg_SYS_INS_UR_INT_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_SYS_INS_UR_INT_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_SYS_INS_UR_INT);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SYS_INS_UR_INT_read", reg_value);
    return reg_value;
}

#ifndef empei_e_reg_SYS_INS_UR_INT_poll
#define empei_e_reg_SYS_INS_UR_INT_poll( b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_reg_SYS_INS_UR_INT_poll( LOG_CALLER b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_reg_SYS_INS_UR_INT_poll( LOG_CALLER_DEFN
                                                                     empei_e_buffer_t *b,
                                                                     empei_e_handle_t *h,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "empei_e_reg_SYS_INS_UR_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return empei_e_poll( b,
                         h,
                         MEM_TYPE_STATUS,
                         PMC_EMPEI120_E_REG_SYS_INS_UR_INT,
                         mask,
                         value,
                         cmp,
                         max_count,
                         num_failed_polls,
                         delay_between_polls_in_microseconds);

}


/**
 * accessor functions for register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT
 *
 * Register: System Data and Insert Queue Resynchronization Interrupt Register
 * Offset: 0x00000024 SYS_INS_Q_RSYNC_INT
 *
 * bits 11:0  default 0x000 SYS_Q_RESYNC_INT_I
 * attribute: int_edge=level
 * attribute: clk=cpb_sys_clk
 *
 * bits 23:12 default 0x000 INS_Q_RESYNC_INT_I
 * attribute: int_edge=level
 * attribute: clk=cpb_sys_clk
 */

#ifndef empei_e_reg_SYS_INS_Q_RSYNC_INT_write
#define empei_e_reg_SYS_INS_Q_RSYNC_INT_write( b, h, value ) \
       _empei_e_reg_SYS_INS_Q_RSYNC_INT_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_SYS_INS_Q_RSYNC_INT_write( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_SYS_INS_Q_RSYNC_INT_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT,
                       value);
}


#ifndef empei_e_reg_SYS_INS_Q_RSYNC_INT_action_on_write_field_set
#define empei_e_reg_SYS_INS_Q_RSYNC_INT_action_on_write_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_SYS_INS_Q_RSYNC_INT_action_on_write_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_SYS_INS_Q_RSYNC_INT_action_on_write_field_set( LOG_CALLER_DEFN
                                                                               empei_e_buffer_t *b,
                                                                               empei_e_handle_t *h,
                                                                               UINT32 mask,
                                                                               UINT32 ofs,
                                                                               UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_SYS_INS_Q_RSYNC_INT_action_on_write_field_set", mask, ofs, value );
    empei_e_action_on_write_field_set( b,
                                       h,
                                       MEM_TYPE_STATUS,
                                       PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT,
                                       mask,
                                       ofs,
                                       value);

}


#ifndef empei_e_reg_SYS_INS_Q_RSYNC_INT_read
#define empei_e_reg_SYS_INS_Q_RSYNC_INT_read( b, h ) \
       _empei_e_reg_SYS_INS_Q_RSYNC_INT_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_SYS_INS_Q_RSYNC_INT_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SYS_INS_Q_RSYNC_INT_read", reg_value);
    return reg_value;
}

#ifndef empei_e_reg_SYS_INS_Q_RSYNC_INT_poll
#define empei_e_reg_SYS_INS_Q_RSYNC_INT_poll( b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_reg_SYS_INS_Q_RSYNC_INT_poll( LOG_CALLER b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_reg_SYS_INS_Q_RSYNC_INT_poll( LOG_CALLER_DEFN
                                                                          empei_e_buffer_t *b,
                                                                          empei_e_handle_t *h,
                                                                          UINT32 mask,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "empei_e_reg_SYS_INS_Q_RSYNC_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return empei_e_poll( b,
                         h,
                         MEM_TYPE_STATUS,
                         PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT,
                         mask,
                         value,
                         cmp,
                         max_count,
                         num_failed_polls,
                         delay_between_polls_in_microseconds);

}


/**
 * accessor functions for register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT
 *
 * Register: Extract Queue Resynchronization Interrupt Register
 * Offset: 0x00000028 EXT_Q_RESYNC_INT
 *
 * bits 11:0  default 0x000 EXT_Q_RESYNC_INT_I
 * attribute: int_edge=level
 * attribute: clk=cpb_sys_clk
 *
 * bits 23:12 default 0x000 INTL_Q_RESYNC_INT_I
 * attribute: int_edge=level
 * attribute: clk=cpb_sys_clk
 */

#ifndef empei_e_reg_EXT_Q_RESYNC_INT_write
#define empei_e_reg_EXT_Q_RESYNC_INT_write( b, h, value ) \
       _empei_e_reg_EXT_Q_RESYNC_INT_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_EXT_Q_RESYNC_INT_write( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_EXT_Q_RESYNC_INT_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT,
                       value);
}


#ifndef empei_e_reg_EXT_Q_RESYNC_INT_action_on_write_field_set
#define empei_e_reg_EXT_Q_RESYNC_INT_action_on_write_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_EXT_Q_RESYNC_INT_action_on_write_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_EXT_Q_RESYNC_INT_action_on_write_field_set( LOG_CALLER_DEFN
                                                                            empei_e_buffer_t *b,
                                                                            empei_e_handle_t *h,
                                                                            UINT32 mask,
                                                                            UINT32 ofs,
                                                                            UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_EXT_Q_RESYNC_INT_action_on_write_field_set", mask, ofs, value );
    empei_e_action_on_write_field_set( b,
                                       h,
                                       MEM_TYPE_STATUS,
                                       PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT,
                                       mask,
                                       ofs,
                                       value);

}


#ifndef empei_e_reg_EXT_Q_RESYNC_INT_read
#define empei_e_reg_EXT_Q_RESYNC_INT_read( b, h ) \
       _empei_e_reg_EXT_Q_RESYNC_INT_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_EXT_Q_RESYNC_INT_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_EXT_Q_RESYNC_INT_read", reg_value);
    return reg_value;
}

#ifndef empei_e_reg_EXT_Q_RESYNC_INT_poll
#define empei_e_reg_EXT_Q_RESYNC_INT_poll( b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_reg_EXT_Q_RESYNC_INT_poll( LOG_CALLER b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_reg_EXT_Q_RESYNC_INT_poll( LOG_CALLER_DEFN
                                                                       empei_e_buffer_t *b,
                                                                       empei_e_handle_t *h,
                                                                       UINT32 mask,
                                                                       UINT32 value,
                                                                       PMC_POLL_COMPARISON_TYPE cmp,
                                                                       UINT32 max_count,
                                                                       UINT32 *num_failed_polls,
                                                                       UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "empei_e_reg_EXT_Q_RESYNC_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return empei_e_poll( b,
                         h,
                         MEM_TYPE_STATUS,
                         PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT,
                         mask,
                         value,
                         cmp,
                         max_count,
                         num_failed_polls,
                         delay_between_polls_in_microseconds);

}


/**
 * accessor functions for register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL
 *
 * Register: Insert and Extract Overflow Interrupt Value Register
 * Offset: 0x00000058 INS_EXT_OF_INT_VAL
 *
 * bits 11:0  default 0x000 INS_Q_OVERFLOW_INT_V
 *
 * bits 23:12 default 0x000 EXT_Q_OVERFLOW_INT_V
 */

#ifndef empei_e_reg_INS_EXT_OF_INT_VAL_read
#define empei_e_reg_INS_EXT_OF_INT_VAL_read( b, h ) \
       _empei_e_reg_INS_EXT_OF_INT_VAL_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_INS_EXT_OF_INT_VAL_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_INS_EXT_OF_INT_VAL_read", reg_value);
    return reg_value;
}

#ifndef empei_e_reg_INS_EXT_OF_INT_VAL_poll
#define empei_e_reg_INS_EXT_OF_INT_VAL_poll( b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_reg_INS_EXT_OF_INT_VAL_poll( LOG_CALLER b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_reg_INS_EXT_OF_INT_VAL_poll( LOG_CALLER_DEFN
                                                                         empei_e_buffer_t *b,
                                                                         empei_e_handle_t *h,
                                                                         UINT32 mask,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "empei_e_reg_INS_EXT_OF_INT_VAL_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return empei_e_poll( b,
                         h,
                         MEM_TYPE_STATUS,
                         PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL,
                         mask,
                         value,
                         cmp,
                         max_count,
                         num_failed_polls,
                         delay_between_polls_in_microseconds);

}


/**
 * accessor functions for register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL
 *
 * Register: System Data and Internal Queue Overflow Interrupt Value Register
 * Offset: 0x0000005c SYS_INTL_OF_INT_VAL
 *
 * bits 11:0  default 0x000 SYS_Q_OVERFLOW_INT_V
 *
 * bits 23:12 default 0x000 INTL_Q_OVERFLOW_INT_V
 */

#ifndef empei_e_reg_SYS_INTL_OF_INT_VAL_read
#define empei_e_reg_SYS_INTL_OF_INT_VAL_read( b, h ) \
       _empei_e_reg_SYS_INTL_OF_INT_VAL_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_SYS_INTL_OF_INT_VAL_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SYS_INTL_OF_INT_VAL_read", reg_value);
    return reg_value;
}

#ifndef empei_e_reg_SYS_INTL_OF_INT_VAL_poll
#define empei_e_reg_SYS_INTL_OF_INT_VAL_poll( b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_reg_SYS_INTL_OF_INT_VAL_poll( LOG_CALLER b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_reg_SYS_INTL_OF_INT_VAL_poll( LOG_CALLER_DEFN
                                                                          empei_e_buffer_t *b,
                                                                          empei_e_handle_t *h,
                                                                          UINT32 mask,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "empei_e_reg_SYS_INTL_OF_INT_VAL_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return empei_e_poll( b,
                         h,
                         MEM_TYPE_STATUS,
                         PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL,
                         mask,
                         value,
                         cmp,
                         max_count,
                         num_failed_polls,
                         delay_between_polls_in_microseconds);

}


/**
 * accessor functions for register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL
 *
 * Register: System Data and Insert Queue Underrun Interrupt Value Register
 * Offset: 0x00000060 SYS_INS_UR_INT_VAL
 *
 * bits 11:0  default 0x000 SYS_Q_UNDERRUN_INT_V
 *
 * bits 23:12 default 0x000 INS_Q_UNDERRUN_INT_V
 */

#ifndef empei_e_reg_SYS_INS_UR_INT_VAL_read
#define empei_e_reg_SYS_INS_UR_INT_VAL_read( b, h ) \
       _empei_e_reg_SYS_INS_UR_INT_VAL_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_SYS_INS_UR_INT_VAL_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SYS_INS_UR_INT_VAL_read", reg_value);
    return reg_value;
}

#ifndef empei_e_reg_SYS_INS_UR_INT_VAL_poll
#define empei_e_reg_SYS_INS_UR_INT_VAL_poll( b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_reg_SYS_INS_UR_INT_VAL_poll( LOG_CALLER b, h, mask, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_reg_SYS_INS_UR_INT_VAL_poll( LOG_CALLER_DEFN
                                                                         empei_e_buffer_t *b,
                                                                         empei_e_handle_t *h,
                                                                         UINT32 mask,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "empei_e_reg_SYS_INS_UR_INT_VAL_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return empei_e_poll( b,
                         h,
                         MEM_TYPE_STATUS,
                         PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL,
                         mask,
                         value,
                         cmp,
                         max_count,
                         num_failed_polls,
                         delay_between_polls_in_microseconds);

}


/**
 * accessor functions for register PMC_EMPEI120_E_REG_INS_PMON_PKT_CNT
 *
 * Register: Insert PMON Packet Count
 * Offset: (0x00000d00 + (N) * 4) INS_PMON_PKT_CNT
 *
 * bits 19:0 default 00000000000000000000 INS_PMON_PKT_CNT
 */

#ifndef empei_e_reg_INS_PMON_PKT_CNT_array_burst_read
#define empei_e_reg_INS_PMON_PKT_CNT_array_burst_read( b, h, ofs, len, value ) \
       _empei_e_reg_INS_PMON_PKT_CNT_array_burst_read( LOG_CALLER b, h, ofs, len, value )
#endif
static INLINE void _empei_e_reg_INS_PMON_PKT_CNT_array_burst_read( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 ofs,
                                                                   UINT32 len,
                                                                   UINT32 *value )
{
    if (len + ofs > 48)
        IO_RANGE_CHECK("%s burst read beyond max (ofs:%d + len:%d) > %d", "empei_e_reg_INS_PMON_PKT_CNT_array_burst_read", ofs, len, 48 );
    empei_e_burst_read( b,
                        h,
                        MEM_TYPE_STATUS,
                        PMC_EMPEI120_E_REG_INS_PMON_PKT_CNT(ofs),
                        len,
                        value);

    IOLOG( "%s of %d words ofs=%d len=%d", "empei_e_reg_INS_PMON_PKT_CNT_array_burst_read", 48, ofs, len);
}


#ifndef empei_e_reg_INS_PMON_PKT_CNT_array_read
#define empei_e_reg_INS_PMON_PKT_CNT_array_read( b, h, N ) \
       _empei_e_reg_INS_PMON_PKT_CNT_array_read( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_reg_INS_PMON_PKT_CNT_array_read( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 N )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_INS_PMON_PKT_CNT(N));

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_INS_PMON_PKT_CNT_array_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_EXT_PMON_PKT_CNT
 *
 * Register: Extract PMON Packet Count
 * Offset: (0x00000b00 + (N) * 4) EXT_PMON_PKT_CNT
 *
 * bits 16:0 default 00000000000000000 EXT_PMON_PKT_CNT
 */

#ifndef empei_e_reg_EXT_PMON_PKT_CNT_array_burst_read
#define empei_e_reg_EXT_PMON_PKT_CNT_array_burst_read( b, h, ofs, len, value ) \
       _empei_e_reg_EXT_PMON_PKT_CNT_array_burst_read( LOG_CALLER b, h, ofs, len, value )
#endif
static INLINE void _empei_e_reg_EXT_PMON_PKT_CNT_array_burst_read( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 ofs,
                                                                   UINT32 len,
                                                                   UINT32 *value )
{
    if (len + ofs > 64)
        IO_RANGE_CHECK("%s burst read beyond max (ofs:%d + len:%d) > %d", "empei_e_reg_EXT_PMON_PKT_CNT_array_burst_read", ofs, len, 64 );
    empei_e_burst_read( b,
                        h,
                        MEM_TYPE_STATUS,
                        PMC_EMPEI120_E_REG_EXT_PMON_PKT_CNT(ofs),
                        len,
                        value);

    IOLOG( "%s of %d words ofs=%d len=%d", "empei_e_reg_EXT_PMON_PKT_CNT_array_burst_read", 64, ofs, len);
}


#ifndef empei_e_reg_EXT_PMON_PKT_CNT_array_read
#define empei_e_reg_EXT_PMON_PKT_CNT_array_read( b, h, N ) \
       _empei_e_reg_EXT_PMON_PKT_CNT_array_read( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_reg_EXT_PMON_PKT_CNT_array_read( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 N )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_EXT_PMON_PKT_CNT(N));

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_EXT_PMON_PKT_CNT_array_read", reg_value);
    return reg_value;
}

/**
 * accessor functions for register PMC_EMPEI120_E_REG_SW_RESET
 *
 * Register: Software Reset
 * Offset: 0x00000000 SW_RESET
 *
 * bits 0 default 1 SW_RESET_ECLASS_CORE
 *
 * bits 1 default 1 SW_RESET_ECLASS_NREG
 */

#ifndef empei_e_reg_SW_RESET_write
#define empei_e_reg_SW_RESET_write( b, h, value ) \
       _empei_e_reg_SW_RESET_write( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_reg_SW_RESET_write( LOG_CALLER_DEFN
                                                empei_e_buffer_t *b,
                                                empei_e_handle_t *h,
                                                UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "empei_e_reg_SW_RESET_write", value );
    empei_e_reg_write( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SW_RESET,
                       value);
}


#ifndef empei_e_reg_SW_RESET_field_set
#define empei_e_reg_SW_RESET_field_set( b, h, mask, ofs, value ) \
       _empei_e_reg_SW_RESET_field_set( LOG_CALLER b, h, mask, ofs, value )
#endif
static INLINE void _empei_e_reg_SW_RESET_field_set( LOG_CALLER_DEFN
                                                    empei_e_buffer_t *b,
                                                    empei_e_handle_t *h,
                                                    UINT32 mask,
                                                    UINT32 ofs,
                                                    UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "empei_e_reg_SW_RESET_field_set", mask, ofs, value );
    empei_e_field_set( b,
                       h,
                       MEM_TYPE_STATUS,
                       PMC_EMPEI120_E_REG_SW_RESET,
                       mask,
                       PMC_EMPEI120_E_REG_SW_RESET_UNUSED_MASK,
                       ofs,
                       value);

}


#ifndef empei_e_reg_SW_RESET_read
#define empei_e_reg_SW_RESET_read( b, h ) \
       _empei_e_reg_SW_RESET_read( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_reg_SW_RESET_read( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 reg_value;

    reg_value = empei_e_reg_read( b,
                                  h,
                                  MEM_TYPE_STATUS,
                                  PMC_EMPEI120_E_REG_SW_RESET);

    IOLOG( "%s -> 0x%08x;", "empei_e_reg_SW_RESET_read", reg_value);
    return reg_value;
}

/*
 * ==================================================================================
 *                  Parameter Access Functions for Paramset config
 * ==================================================================================
 */

#ifndef empei_e_field_LINK_ENABLE_set
#define empei_e_field_LINK_ENABLE_set( b, h, value ) \
       _empei_e_field_LINK_ENABLE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_LINK_ENABLE_set( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_LINK_ENABLE_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_LINK_ENABLE_set", value );

    /* (0x00000004 bits 11:0) field LINK_ENABLE of register PMC_EMPEI120_E_REG_LINK_ENABLE */
    _empei_e_reg_LINK_ENABLE_field_set( LOG_CALLER_ARGS
                                        b,
                                        h,
                                        EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_MSK,
                                        EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_OFF,
                                        value);
}


#ifndef empei_e_field_LINK_ENABLE_get
#define empei_e_field_LINK_ENABLE_get( b, h ) \
       _empei_e_field_LINK_ENABLE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_LINK_ENABLE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000004 bits 11:0) field LINK_ENABLE of register PMC_EMPEI120_E_REG_LINK_ENABLE */
    reg_value = _empei_e_reg_LINK_ENABLE_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_MSK) >> EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_LINK_ENABLE_get", value );

    return value;
}

#ifndef empei_e_field_range_LINK_ENABLE_set
#define empei_e_field_range_LINK_ENABLE_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_LINK_ENABLE_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_LINK_ENABLE_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit,
                                                         UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_LINK_ENABLE_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_LINK_ENABLE_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_LINK_ENABLE_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000004 bits 11:0) field LINK_ENABLE of register PMC_EMPEI120_E_REG_LINK_ENABLE */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000004 bits 11:0) field LINK_ENABLE of register PMC_EMPEI120_E_REG_LINK_ENABLE */
        _empei_e_reg_LINK_ENABLE_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            subfield_mask << (EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_OFF + subfield_offset),
                                            EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_OFF + subfield_offset,
                                            value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_LINK_ENABLE_get
#define empei_e_field_range_LINK_ENABLE_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_LINK_ENABLE_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_LINK_ENABLE_get( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_LINK_ENABLE_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_LINK_ENABLE_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000004 bits 11:0) field LINK_ENABLE of register PMC_EMPEI120_E_REG_LINK_ENABLE */
    reg_value = _empei_e_reg_LINK_ENABLE_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_MSK)
                  >> EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_MSK, EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_LINK_ENABLE_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_DATA_PATH_SELECT_set
#define empei_e_field_DATA_PATH_SELECT_set( b, h, value ) \
       _empei_e_field_DATA_PATH_SELECT_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_DATA_PATH_SELECT_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_DATA_PATH_SELECT_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_DATA_PATH_SELECT_set", value );

    /* (0x00000070 bits 11:0) field DATA_PATH_SELECT of register PMC_EMPEI120_E_REG_DATA_PATH_SELECT */
    _empei_e_reg_DATA_PATH_SELECT_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_MSK,
                                             EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_OFF,
                                             value);
}


#ifndef empei_e_field_DATA_PATH_SELECT_get
#define empei_e_field_DATA_PATH_SELECT_get( b, h ) \
       _empei_e_field_DATA_PATH_SELECT_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_DATA_PATH_SELECT_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000070 bits 11:0) field DATA_PATH_SELECT of register PMC_EMPEI120_E_REG_DATA_PATH_SELECT */
    reg_value = _empei_e_reg_DATA_PATH_SELECT_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_MSK) >> EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_DATA_PATH_SELECT_get", value );

    return value;
}

#ifndef empei_e_field_range_DATA_PATH_SELECT_set
#define empei_e_field_range_DATA_PATH_SELECT_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_DATA_PATH_SELECT_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_DATA_PATH_SELECT_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_DATA_PATH_SELECT_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_DATA_PATH_SELECT_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_DATA_PATH_SELECT_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000070 bits 11:0) field DATA_PATH_SELECT of register PMC_EMPEI120_E_REG_DATA_PATH_SELECT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000070 bits 11:0) field DATA_PATH_SELECT of register PMC_EMPEI120_E_REG_DATA_PATH_SELECT */
        _empei_e_reg_DATA_PATH_SELECT_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_OFF + subfield_offset),
                                                 EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_DATA_PATH_SELECT_get
#define empei_e_field_range_DATA_PATH_SELECT_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_DATA_PATH_SELECT_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_DATA_PATH_SELECT_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_DATA_PATH_SELECT_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_DATA_PATH_SELECT_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000070 bits 11:0) field DATA_PATH_SELECT of register PMC_EMPEI120_E_REG_DATA_PATH_SELECT */
    reg_value = _empei_e_reg_DATA_PATH_SELECT_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_MSK)
                  >> EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_MSK, EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_DATA_PATH_SELECT_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_SYS_FCS_ENABLE_set
#define empei_e_field_SYS_FCS_ENABLE_set( b, h, value ) \
       _empei_e_field_SYS_FCS_ENABLE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_SYS_FCS_ENABLE_set( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_SYS_FCS_ENABLE_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_SYS_FCS_ENABLE_set", value );

    /* (0x00000074 bits 11:0) field SYS_FCS_ENABLE of register PMC_EMPEI120_E_REG_SYS_FCS_ENABLE */
    _empei_e_reg_SYS_FCS_ENABLE_field_set( LOG_CALLER_ARGS
                                           b,
                                           h,
                                           EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_MSK,
                                           EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_OFF,
                                           value);
}


#ifndef empei_e_field_SYS_FCS_ENABLE_get
#define empei_e_field_SYS_FCS_ENABLE_get( b, h ) \
       _empei_e_field_SYS_FCS_ENABLE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SYS_FCS_ENABLE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000074 bits 11:0) field SYS_FCS_ENABLE of register PMC_EMPEI120_E_REG_SYS_FCS_ENABLE */
    reg_value = _empei_e_reg_SYS_FCS_ENABLE_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_MSK) >> EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SYS_FCS_ENABLE_get", value );

    return value;
}

#ifndef empei_e_field_range_SYS_FCS_ENABLE_set
#define empei_e_field_range_SYS_FCS_ENABLE_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_SYS_FCS_ENABLE_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_SYS_FCS_ENABLE_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 start_bit,
                                                            UINT32 stop_bit,
                                                            UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_FCS_ENABLE_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_FCS_ENABLE_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_FCS_ENABLE_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000074 bits 11:0) field SYS_FCS_ENABLE of register PMC_EMPEI120_E_REG_SYS_FCS_ENABLE */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000074 bits 11:0) field SYS_FCS_ENABLE of register PMC_EMPEI120_E_REG_SYS_FCS_ENABLE */
        _empei_e_reg_SYS_FCS_ENABLE_field_set( LOG_CALLER_ARGS
                                               b,
                                               h,
                                               subfield_mask << (EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_OFF + subfield_offset),
                                               EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_OFF + subfield_offset,
                                               value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_SYS_FCS_ENABLE_get
#define empei_e_field_range_SYS_FCS_ENABLE_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_SYS_FCS_ENABLE_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_SYS_FCS_ENABLE_get( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_FCS_ENABLE_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_FCS_ENABLE_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000074 bits 11:0) field SYS_FCS_ENABLE of register PMC_EMPEI120_E_REG_SYS_FCS_ENABLE */
    reg_value = _empei_e_reg_SYS_FCS_ENABLE_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_MSK)
                  >> EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_MSK, EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_FCS_ENABLE_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_GFP_LINK_ENABLE_set
#define empei_e_field_GFP_LINK_ENABLE_set( b, h, value ) \
       _empei_e_field_GFP_LINK_ENABLE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_GFP_LINK_ENABLE_set( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_GFP_LINK_ENABLE_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_GFP_LINK_ENABLE_set", value );

    /* (0x00000078 bits 11:0) field GFP_LINK_ENABLE of register PMC_EMPEI120_E_REG_GFP_LINK_ENABLE */
    _empei_e_reg_GFP_LINK_ENABLE_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_MSK,
                                            EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_OFF,
                                            value);
}


#ifndef empei_e_field_GFP_LINK_ENABLE_get
#define empei_e_field_GFP_LINK_ENABLE_get( b, h ) \
       _empei_e_field_GFP_LINK_ENABLE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_GFP_LINK_ENABLE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000078 bits 11:0) field GFP_LINK_ENABLE of register PMC_EMPEI120_E_REG_GFP_LINK_ENABLE */
    reg_value = _empei_e_reg_GFP_LINK_ENABLE_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_MSK) >> EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_GFP_LINK_ENABLE_get", value );

    return value;
}

#ifndef empei_e_field_range_GFP_LINK_ENABLE_set
#define empei_e_field_range_GFP_LINK_ENABLE_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_GFP_LINK_ENABLE_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_GFP_LINK_ENABLE_set( LOG_CALLER_DEFN
                                                             empei_e_buffer_t *b,
                                                             empei_e_handle_t *h,
                                                             UINT32 start_bit,
                                                             UINT32 stop_bit,
                                                             UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_GFP_LINK_ENABLE_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_GFP_LINK_ENABLE_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_GFP_LINK_ENABLE_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000078 bits 11:0) field GFP_LINK_ENABLE of register PMC_EMPEI120_E_REG_GFP_LINK_ENABLE */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000078 bits 11:0) field GFP_LINK_ENABLE of register PMC_EMPEI120_E_REG_GFP_LINK_ENABLE */
        _empei_e_reg_GFP_LINK_ENABLE_field_set( LOG_CALLER_ARGS
                                                b,
                                                h,
                                                subfield_mask << (EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_OFF + subfield_offset),
                                                EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_OFF + subfield_offset,
                                                value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_GFP_LINK_ENABLE_get
#define empei_e_field_range_GFP_LINK_ENABLE_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_GFP_LINK_ENABLE_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_GFP_LINK_ENABLE_get( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_GFP_LINK_ENABLE_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_GFP_LINK_ENABLE_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000078 bits 11:0) field GFP_LINK_ENABLE of register PMC_EMPEI120_E_REG_GFP_LINK_ENABLE */
    reg_value = _empei_e_reg_GFP_LINK_ENABLE_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_MSK)
                  >> EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_MSK, EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_GFP_LINK_ENABLE_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_TS_TIMER_ENABLE_set
#define empei_e_field_TS_TIMER_ENABLE_set( b, h, value ) \
       _empei_e_field_TS_TIMER_ENABLE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_TS_TIMER_ENABLE_set( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_TS_TIMER_ENABLE_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_TS_TIMER_ENABLE_set", value );

    /* (0x0000007c bits 11:0) field TS_TIMER_ENABLE of register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL */
    _empei_e_reg_TS_BCK_TO_BCK_CTRL_field_set( LOG_CALLER_ARGS
                                               b,
                                               h,
                                               EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_MSK,
                                               EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_OFF,
                                               value);
}


#ifndef empei_e_field_TS_TIMER_ENABLE_get
#define empei_e_field_TS_TIMER_ENABLE_get( b, h ) \
       _empei_e_field_TS_TIMER_ENABLE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_TS_TIMER_ENABLE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000007c bits 11:0) field TS_TIMER_ENABLE of register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL */
    reg_value = _empei_e_reg_TS_BCK_TO_BCK_CTRL_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_MSK) >> EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_TS_TIMER_ENABLE_get", value );

    return value;
}

#ifndef empei_e_field_range_TS_TIMER_ENABLE_set
#define empei_e_field_range_TS_TIMER_ENABLE_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_TS_TIMER_ENABLE_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_TS_TIMER_ENABLE_set( LOG_CALLER_DEFN
                                                             empei_e_buffer_t *b,
                                                             empei_e_handle_t *h,
                                                             UINT32 start_bit,
                                                             UINT32 stop_bit,
                                                             UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_TS_TIMER_ENABLE_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_TS_TIMER_ENABLE_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_TS_TIMER_ENABLE_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000007c bits 11:0) field TS_TIMER_ENABLE of register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000007c bits 11:0) field TS_TIMER_ENABLE of register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL */
        _empei_e_reg_TS_BCK_TO_BCK_CTRL_field_set( LOG_CALLER_ARGS
                                                   b,
                                                   h,
                                                   subfield_mask << (EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_OFF + subfield_offset),
                                                   EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_OFF + subfield_offset,
                                                   value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_TS_TIMER_ENABLE_get
#define empei_e_field_range_TS_TIMER_ENABLE_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_TS_TIMER_ENABLE_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_TS_TIMER_ENABLE_get( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_TS_TIMER_ENABLE_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_TS_TIMER_ENABLE_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000007c bits 11:0) field TS_TIMER_ENABLE of register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL */
    reg_value = _empei_e_reg_TS_BCK_TO_BCK_CTRL_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_MSK)
                  >> EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_MSK, EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_TS_TIMER_ENABLE_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_TS_CONSUME_ENABLE_set
#define empei_e_field_TS_CONSUME_ENABLE_set( b, h, value ) \
       _empei_e_field_TS_CONSUME_ENABLE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_TS_CONSUME_ENABLE_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_TS_CONSUME_ENABLE_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_TS_CONSUME_ENABLE_set", value );

    /* (0x0000007c bits 27:16) field TS_CONSUME_ENABLE of register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL */
    _empei_e_reg_TS_BCK_TO_BCK_CTRL_field_set( LOG_CALLER_ARGS
                                               b,
                                               h,
                                               EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_MSK,
                                               EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_OFF,
                                               value);
}


#ifndef empei_e_field_TS_CONSUME_ENABLE_get
#define empei_e_field_TS_CONSUME_ENABLE_get( b, h ) \
       _empei_e_field_TS_CONSUME_ENABLE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_TS_CONSUME_ENABLE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000007c bits 27:16) field TS_CONSUME_ENABLE of register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL */
    reg_value = _empei_e_reg_TS_BCK_TO_BCK_CTRL_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_MSK) >> EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_TS_CONSUME_ENABLE_get", value );

    return value;
}

#ifndef empei_e_field_range_TS_CONSUME_ENABLE_set
#define empei_e_field_range_TS_CONSUME_ENABLE_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_TS_CONSUME_ENABLE_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_TS_CONSUME_ENABLE_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_TS_CONSUME_ENABLE_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_TS_CONSUME_ENABLE_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_TS_CONSUME_ENABLE_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000007c bits 27:16) field TS_CONSUME_ENABLE of register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 16) {
            subfield_offset = start_bit - 16;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  16 - start_bit;
            subfield_start_bit = 16;
        }
        if (stop_bit < 27) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 27;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000007c bits 27:16) field TS_CONSUME_ENABLE of register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL */
        _empei_e_reg_TS_BCK_TO_BCK_CTRL_field_set( LOG_CALLER_ARGS
                                                   b,
                                                   h,
                                                   subfield_mask << (EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_OFF + subfield_offset),
                                                   EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_OFF + subfield_offset,
                                                   value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_TS_CONSUME_ENABLE_get
#define empei_e_field_range_TS_CONSUME_ENABLE_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_TS_CONSUME_ENABLE_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_TS_CONSUME_ENABLE_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_TS_CONSUME_ENABLE_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_TS_CONSUME_ENABLE_get", stop_bit, 11 );
    if (start_bit > 16) {
        subfield_offset = start_bit - 16;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 16 - start_bit;
        subfield_start_bit = 16;
    }
    if (stop_bit < 27) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 27;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000007c bits 27:16) field TS_CONSUME_ENABLE of register PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL */
    reg_value = _empei_e_reg_TS_BCK_TO_BCK_CTRL_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_MSK)
                  >> EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_MSK, EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_TS_CONSUME_ENABLE_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS0_set
#define empei_e_field_CPB_LINK_SCH_TS0_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS0_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS0_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS0_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS0_set", value );

    /* (0x00000080 bits 3:0) field CPB_LINK_SCH_TS0 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                        b,
                                        h,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_MSK,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_OFF,
                                        value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS0_get
#define empei_e_field_CPB_LINK_SCH_TS0_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS0_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS0_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000080 bits 3:0) field CPB_LINK_SCH_TS0 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_MSK) >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS0_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS0_set
#define empei_e_field_range_CPB_LINK_SCH_TS0_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS0_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS0_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS0_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS0_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS0_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000080 bits 3:0) field CPB_LINK_SCH_TS0 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 3) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 3;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000080 bits 3:0) field CPB_LINK_SCH_TS0 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
        _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            subfield_mask << (EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_OFF + subfield_offset),
                                            EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_OFF + subfield_offset,
                                            value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS0_get
#define empei_e_field_range_CPB_LINK_SCH_TS0_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS0_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS0_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS0_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS0_get", stop_bit, 3 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 3) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 3;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000080 bits 3:0) field CPB_LINK_SCH_TS0 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_MSK)
                  >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_MSK, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS0_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS1_set
#define empei_e_field_CPB_LINK_SCH_TS1_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS1_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS1_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS1_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS1_set", value );

    /* (0x00000080 bits 7:4) field CPB_LINK_SCH_TS1 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                        b,
                                        h,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_MSK,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_OFF,
                                        value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS1_get
#define empei_e_field_CPB_LINK_SCH_TS1_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS1_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS1_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000080 bits 7:4) field CPB_LINK_SCH_TS1 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_MSK) >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS1_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS1_set
#define empei_e_field_range_CPB_LINK_SCH_TS1_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS1_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS1_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS1_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS1_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS1_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000080 bits 7:4) field CPB_LINK_SCH_TS1 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 4) {
            subfield_offset = start_bit - 4;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  4 - start_bit;
            subfield_start_bit = 4;
        }
        if (stop_bit < 7) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 7;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000080 bits 7:4) field CPB_LINK_SCH_TS1 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
        _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            subfield_mask << (EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_OFF + subfield_offset),
                                            EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_OFF + subfield_offset,
                                            value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS1_get
#define empei_e_field_range_CPB_LINK_SCH_TS1_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS1_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS1_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS1_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS1_get", stop_bit, 3 );
    if (start_bit > 4) {
        subfield_offset = start_bit - 4;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 4 - start_bit;
        subfield_start_bit = 4;
    }
    if (stop_bit < 7) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 7;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000080 bits 7:4) field CPB_LINK_SCH_TS1 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_MSK)
                  >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_MSK, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS1_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS2_set
#define empei_e_field_CPB_LINK_SCH_TS2_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS2_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS2_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS2_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS2_set", value );

    /* (0x00000080 bits 11:8) field CPB_LINK_SCH_TS2 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                        b,
                                        h,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_MSK,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_OFF,
                                        value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS2_get
#define empei_e_field_CPB_LINK_SCH_TS2_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS2_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS2_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000080 bits 11:8) field CPB_LINK_SCH_TS2 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_MSK) >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS2_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS2_set
#define empei_e_field_range_CPB_LINK_SCH_TS2_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS2_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS2_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS2_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS2_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS2_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000080 bits 11:8) field CPB_LINK_SCH_TS2 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 8) {
            subfield_offset = start_bit - 8;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  8 - start_bit;
            subfield_start_bit = 8;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000080 bits 11:8) field CPB_LINK_SCH_TS2 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
        _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            subfield_mask << (EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_OFF + subfield_offset),
                                            EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_OFF + subfield_offset,
                                            value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS2_get
#define empei_e_field_range_CPB_LINK_SCH_TS2_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS2_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS2_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS2_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS2_get", stop_bit, 3 );
    if (start_bit > 8) {
        subfield_offset = start_bit - 8;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 8 - start_bit;
        subfield_start_bit = 8;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000080 bits 11:8) field CPB_LINK_SCH_TS2 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_MSK)
                  >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_MSK, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS2_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS3_set
#define empei_e_field_CPB_LINK_SCH_TS3_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS3_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS3_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS3_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS3_set", value );

    /* (0x00000080 bits 15:12) field CPB_LINK_SCH_TS3 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                        b,
                                        h,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_MSK,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_OFF,
                                        value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS3_get
#define empei_e_field_CPB_LINK_SCH_TS3_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS3_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS3_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000080 bits 15:12) field CPB_LINK_SCH_TS3 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_MSK) >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS3_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS3_set
#define empei_e_field_range_CPB_LINK_SCH_TS3_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS3_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS3_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS3_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS3_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS3_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000080 bits 15:12) field CPB_LINK_SCH_TS3 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 15) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 15;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000080 bits 15:12) field CPB_LINK_SCH_TS3 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
        _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            subfield_mask << (EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_OFF + subfield_offset),
                                            EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_OFF + subfield_offset,
                                            value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS3_get
#define empei_e_field_range_CPB_LINK_SCH_TS3_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS3_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS3_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS3_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS3_get", stop_bit, 3 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 15) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 15;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000080 bits 15:12) field CPB_LINK_SCH_TS3 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_MSK)
                  >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_MSK, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS3_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS4_set
#define empei_e_field_CPB_LINK_SCH_TS4_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS4_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS4_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS4_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS4_set", value );

    /* (0x00000080 bits 19:16) field CPB_LINK_SCH_TS4 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                        b,
                                        h,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_MSK,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_OFF,
                                        value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS4_get
#define empei_e_field_CPB_LINK_SCH_TS4_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS4_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS4_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000080 bits 19:16) field CPB_LINK_SCH_TS4 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_MSK) >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS4_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS4_set
#define empei_e_field_range_CPB_LINK_SCH_TS4_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS4_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS4_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS4_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS4_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS4_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000080 bits 19:16) field CPB_LINK_SCH_TS4 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 16) {
            subfield_offset = start_bit - 16;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  16 - start_bit;
            subfield_start_bit = 16;
        }
        if (stop_bit < 19) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 19;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000080 bits 19:16) field CPB_LINK_SCH_TS4 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
        _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            subfield_mask << (EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_OFF + subfield_offset),
                                            EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_OFF + subfield_offset,
                                            value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS4_get
#define empei_e_field_range_CPB_LINK_SCH_TS4_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS4_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS4_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS4_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS4_get", stop_bit, 3 );
    if (start_bit > 16) {
        subfield_offset = start_bit - 16;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 16 - start_bit;
        subfield_start_bit = 16;
    }
    if (stop_bit < 19) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 19;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000080 bits 19:16) field CPB_LINK_SCH_TS4 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_MSK)
                  >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_MSK, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS4_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS5_set
#define empei_e_field_CPB_LINK_SCH_TS5_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS5_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS5_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS5_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS5_set", value );

    /* (0x00000080 bits 23:20) field CPB_LINK_SCH_TS5 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                        b,
                                        h,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_MSK,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_OFF,
                                        value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS5_get
#define empei_e_field_CPB_LINK_SCH_TS5_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS5_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS5_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000080 bits 23:20) field CPB_LINK_SCH_TS5 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_MSK) >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS5_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS5_set
#define empei_e_field_range_CPB_LINK_SCH_TS5_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS5_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS5_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS5_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS5_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS5_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000080 bits 23:20) field CPB_LINK_SCH_TS5 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 20) {
            subfield_offset = start_bit - 20;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  20 - start_bit;
            subfield_start_bit = 20;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000080 bits 23:20) field CPB_LINK_SCH_TS5 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
        _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            subfield_mask << (EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_OFF + subfield_offset),
                                            EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_OFF + subfield_offset,
                                            value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS5_get
#define empei_e_field_range_CPB_LINK_SCH_TS5_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS5_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS5_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS5_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS5_get", stop_bit, 3 );
    if (start_bit > 20) {
        subfield_offset = start_bit - 20;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 20 - start_bit;
        subfield_start_bit = 20;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000080 bits 23:20) field CPB_LINK_SCH_TS5 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_MSK)
                  >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_MSK, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS5_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS6_set
#define empei_e_field_CPB_LINK_SCH_TS6_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS6_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS6_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS6_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS6_set", value );

    /* (0x00000080 bits 27:24) field CPB_LINK_SCH_TS6 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                        b,
                                        h,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_MSK,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_OFF,
                                        value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS6_get
#define empei_e_field_CPB_LINK_SCH_TS6_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS6_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS6_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000080 bits 27:24) field CPB_LINK_SCH_TS6 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_MSK) >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS6_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS6_set
#define empei_e_field_range_CPB_LINK_SCH_TS6_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS6_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS6_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS6_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS6_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS6_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000080 bits 27:24) field CPB_LINK_SCH_TS6 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 24) {
            subfield_offset = start_bit - 24;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  24 - start_bit;
            subfield_start_bit = 24;
        }
        if (stop_bit < 27) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 27;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000080 bits 27:24) field CPB_LINK_SCH_TS6 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
        _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            subfield_mask << (EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_OFF + subfield_offset),
                                            EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_OFF + subfield_offset,
                                            value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS6_get
#define empei_e_field_range_CPB_LINK_SCH_TS6_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS6_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS6_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS6_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS6_get", stop_bit, 3 );
    if (start_bit > 24) {
        subfield_offset = start_bit - 24;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 24 - start_bit;
        subfield_start_bit = 24;
    }
    if (stop_bit < 27) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 27;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000080 bits 27:24) field CPB_LINK_SCH_TS6 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_MSK)
                  >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_MSK, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS6_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS7_set
#define empei_e_field_CPB_LINK_SCH_TS7_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS7_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS7_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS7_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS7_set", value );

    /* (0x00000080 bits 31:28) field CPB_LINK_SCH_TS7 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                        b,
                                        h,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_MSK,
                                        EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_OFF,
                                        value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS7_get
#define empei_e_field_CPB_LINK_SCH_TS7_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS7_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS7_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000080 bits 31:28) field CPB_LINK_SCH_TS7 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_MSK) >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS7_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS7_set
#define empei_e_field_range_CPB_LINK_SCH_TS7_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS7_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS7_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS7_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS7_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS7_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000080 bits 31:28) field CPB_LINK_SCH_TS7 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 28) {
            subfield_offset = start_bit - 28;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  28 - start_bit;
            subfield_start_bit = 28;
        }
        if (stop_bit < 31) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 31;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000080 bits 31:28) field CPB_LINK_SCH_TS7 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
        _empei_e_reg_CPB_LSC_LOW_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            subfield_mask << (EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_OFF + subfield_offset),
                                            EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_OFF + subfield_offset,
                                            value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS7_get
#define empei_e_field_range_CPB_LINK_SCH_TS7_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS7_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS7_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS7_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS7_get", stop_bit, 3 );
    if (start_bit > 28) {
        subfield_offset = start_bit - 28;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 28 - start_bit;
        subfield_start_bit = 28;
    }
    if (stop_bit < 31) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 31;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000080 bits 31:28) field CPB_LINK_SCH_TS7 of register PMC_EMPEI120_E_REG_CPB_LSC_LOW */
    reg_value = _empei_e_reg_CPB_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_MSK)
                  >> EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_MSK, EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS7_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS8_set
#define empei_e_field_CPB_LINK_SCH_TS8_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS8_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS8_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS8_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS8_set", value );

    /* (0x00000084 bits 3:0) field CPB_LINK_SCH_TS8 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_MSK,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_OFF,
                                         value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS8_get
#define empei_e_field_CPB_LINK_SCH_TS8_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS8_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS8_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000084 bits 3:0) field CPB_LINK_SCH_TS8 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_MSK) >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS8_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS8_set
#define empei_e_field_range_CPB_LINK_SCH_TS8_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS8_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS8_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS8_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS8_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS8_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000084 bits 3:0) field CPB_LINK_SCH_TS8 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 3) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 3;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000084 bits 3:0) field CPB_LINK_SCH_TS8 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
        _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_OFF + subfield_offset),
                                             EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS8_get
#define empei_e_field_range_CPB_LINK_SCH_TS8_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS8_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS8_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS8_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS8_get", stop_bit, 3 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 3) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 3;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000084 bits 3:0) field CPB_LINK_SCH_TS8 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_MSK)
                  >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_MSK, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS8_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS9_set
#define empei_e_field_CPB_LINK_SCH_TS9_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS9_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS9_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS9_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS9_set", value );

    /* (0x00000084 bits 7:4) field CPB_LINK_SCH_TS9 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_MSK,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_OFF,
                                         value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS9_get
#define empei_e_field_CPB_LINK_SCH_TS9_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS9_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS9_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000084 bits 7:4) field CPB_LINK_SCH_TS9 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_MSK) >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS9_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS9_set
#define empei_e_field_range_CPB_LINK_SCH_TS9_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS9_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS9_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS9_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS9_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS9_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000084 bits 7:4) field CPB_LINK_SCH_TS9 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 4) {
            subfield_offset = start_bit - 4;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  4 - start_bit;
            subfield_start_bit = 4;
        }
        if (stop_bit < 7) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 7;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000084 bits 7:4) field CPB_LINK_SCH_TS9 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
        _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_OFF + subfield_offset),
                                             EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS9_get
#define empei_e_field_range_CPB_LINK_SCH_TS9_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS9_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS9_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS9_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS9_get", stop_bit, 3 );
    if (start_bit > 4) {
        subfield_offset = start_bit - 4;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 4 - start_bit;
        subfield_start_bit = 4;
    }
    if (stop_bit < 7) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 7;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000084 bits 7:4) field CPB_LINK_SCH_TS9 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_MSK)
                  >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_MSK, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS9_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS10_set
#define empei_e_field_CPB_LINK_SCH_TS10_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS10_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS10_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS10_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS10_set", value );

    /* (0x00000084 bits 11:8) field CPB_LINK_SCH_TS10 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_MSK,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_OFF,
                                         value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS10_get
#define empei_e_field_CPB_LINK_SCH_TS10_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS10_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS10_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000084 bits 11:8) field CPB_LINK_SCH_TS10 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_MSK) >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS10_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS10_set
#define empei_e_field_range_CPB_LINK_SCH_TS10_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS10_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS10_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS10_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS10_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS10_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000084 bits 11:8) field CPB_LINK_SCH_TS10 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 8) {
            subfield_offset = start_bit - 8;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  8 - start_bit;
            subfield_start_bit = 8;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000084 bits 11:8) field CPB_LINK_SCH_TS10 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
        _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_OFF + subfield_offset),
                                             EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS10_get
#define empei_e_field_range_CPB_LINK_SCH_TS10_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS10_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS10_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS10_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS10_get", stop_bit, 3 );
    if (start_bit > 8) {
        subfield_offset = start_bit - 8;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 8 - start_bit;
        subfield_start_bit = 8;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000084 bits 11:8) field CPB_LINK_SCH_TS10 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_MSK)
                  >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_MSK, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS10_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_TS11_set
#define empei_e_field_CPB_LINK_SCH_TS11_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_TS11_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_TS11_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_TS11_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_TS11_set", value );

    /* (0x00000084 bits 15:12) field CPB_LINK_SCH_TS11 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_MSK,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_OFF,
                                         value);
}


#ifndef empei_e_field_CPB_LINK_SCH_TS11_get
#define empei_e_field_CPB_LINK_SCH_TS11_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_TS11_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_TS11_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000084 bits 15:12) field CPB_LINK_SCH_TS11 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_MSK) >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_TS11_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_TS11_set
#define empei_e_field_range_CPB_LINK_SCH_TS11_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_TS11_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_TS11_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS11_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS11_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS11_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000084 bits 15:12) field CPB_LINK_SCH_TS11 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 15) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 15;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000084 bits 15:12) field CPB_LINK_SCH_TS11 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
        _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_OFF + subfield_offset),
                                             EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_TS11_get
#define empei_e_field_range_CPB_LINK_SCH_TS11_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_TS11_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_TS11_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_TS11_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_TS11_get", stop_bit, 3 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 15) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 15;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000084 bits 15:12) field CPB_LINK_SCH_TS11 of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_MSK)
                  >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_MSK, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_TS11_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_set
#define empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_set( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_set", value );

    /* (0x00000084 bits 19:16) field CPB_LINK_SCH_OFFSET_EXTRACT of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_MSK,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_OFF,
                                         value);
}


#ifndef empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_get
#define empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000084 bits 19:16) field CPB_LINK_SCH_OFFSET_EXTRACT of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_MSK) >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_OFFSET_EXTRACT_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_set
#define empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_set( LOG_CALLER_DEFN
                                                                         empei_e_buffer_t *b,
                                                                         empei_e_handle_t *h,
                                                                         UINT32 start_bit,
                                                                         UINT32 stop_bit,
                                                                         UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000084 bits 19:16) field CPB_LINK_SCH_OFFSET_EXTRACT of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 16) {
            subfield_offset = start_bit - 16;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  16 - start_bit;
            subfield_start_bit = 16;
        }
        if (stop_bit < 19) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 19;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000084 bits 19:16) field CPB_LINK_SCH_OFFSET_EXTRACT of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
        _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_OFF + subfield_offset),
                                             EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_get
#define empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_get( LOG_CALLER_DEFN
                                                                           empei_e_buffer_t *b,
                                                                           empei_e_handle_t *h,
                                                                           UINT32 start_bit,
                                                                           UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_get", stop_bit, 3 );
    if (start_bit > 16) {
        subfield_offset = start_bit - 16;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 16 - start_bit;
        subfield_start_bit = 16;
    }
    if (stop_bit < 19) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 19;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000084 bits 19:16) field CPB_LINK_SCH_OFFSET_EXTRACT of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_MSK)
                  >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_MSK, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_OFFSET_EXTRACT_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_set
#define empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_set( b, h, value ) \
       _empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_set( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_set", value );

    /* (0x00000084 bits 31:28) field CPB_LINK_SCH_LAST_TIMESLOT of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_MSK,
                                         EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_OFF,
                                         value);
}


#ifndef empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_get
#define empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_get( b, h ) \
       _empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000084 bits 31:28) field CPB_LINK_SCH_LAST_TIMESLOT of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_MSK) >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_CPB_LINK_SCH_LAST_TIMESLOT_get", value );

    return value;
}

#ifndef empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_set
#define empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_set( LOG_CALLER_DEFN
                                                                        empei_e_buffer_t *b,
                                                                        empei_e_handle_t *h,
                                                                        UINT32 start_bit,
                                                                        UINT32 stop_bit,
                                                                        UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000084 bits 31:28) field CPB_LINK_SCH_LAST_TIMESLOT of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 28) {
            subfield_offset = start_bit - 28;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  28 - start_bit;
            subfield_start_bit = 28;
        }
        if (stop_bit < 31) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 31;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000084 bits 31:28) field CPB_LINK_SCH_LAST_TIMESLOT of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
        _empei_e_reg_CPB_USC_HIGH_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_OFF + subfield_offset),
                                             EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_get
#define empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_get( LOG_CALLER_DEFN
                                                                          empei_e_buffer_t *b,
                                                                          empei_e_handle_t *h,
                                                                          UINT32 start_bit,
                                                                          UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_get", stop_bit, 3 );
    if (start_bit > 28) {
        subfield_offset = start_bit - 28;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 28 - start_bit;
        subfield_start_bit = 28;
    }
    if (stop_bit < 31) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 31;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000084 bits 31:28) field CPB_LINK_SCH_LAST_TIMESLOT of register PMC_EMPEI120_E_REG_CPB_USC_HIGH */
    reg_value = _empei_e_reg_CPB_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_MSK)
                  >> EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_MSK, EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_CPB_LINK_SCH_LAST_TIMESLOT_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS0_set
#define empei_e_field_INTL_LINK_SCH_TS0_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS0_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS0_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS0_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS0_set", value );

    /* (0x00000088 bits 3:0) field INTL_LINK_SCH_TS0 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_MSK,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_OFF,
                                         value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS0_get
#define empei_e_field_INTL_LINK_SCH_TS0_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS0_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS0_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000088 bits 3:0) field INTL_LINK_SCH_TS0 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_MSK) >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS0_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS0_set
#define empei_e_field_range_INTL_LINK_SCH_TS0_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS0_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS0_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS0_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS0_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS0_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000088 bits 3:0) field INTL_LINK_SCH_TS0 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 3) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 3;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000088 bits 3:0) field INTL_LINK_SCH_TS0 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
        _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_OFF + subfield_offset),
                                             EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS0_get
#define empei_e_field_range_INTL_LINK_SCH_TS0_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS0_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS0_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS0_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS0_get", stop_bit, 3 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 3) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 3;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000088 bits 3:0) field INTL_LINK_SCH_TS0 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_MSK)
                  >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_MSK, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS0_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS1_set
#define empei_e_field_INTL_LINK_SCH_TS1_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS1_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS1_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS1_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS1_set", value );

    /* (0x00000088 bits 7:4) field INTL_LINK_SCH_TS1 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_MSK,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_OFF,
                                         value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS1_get
#define empei_e_field_INTL_LINK_SCH_TS1_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS1_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS1_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000088 bits 7:4) field INTL_LINK_SCH_TS1 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_MSK) >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS1_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS1_set
#define empei_e_field_range_INTL_LINK_SCH_TS1_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS1_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS1_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS1_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS1_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS1_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000088 bits 7:4) field INTL_LINK_SCH_TS1 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 4) {
            subfield_offset = start_bit - 4;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  4 - start_bit;
            subfield_start_bit = 4;
        }
        if (stop_bit < 7) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 7;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000088 bits 7:4) field INTL_LINK_SCH_TS1 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
        _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_OFF + subfield_offset),
                                             EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS1_get
#define empei_e_field_range_INTL_LINK_SCH_TS1_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS1_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS1_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS1_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS1_get", stop_bit, 3 );
    if (start_bit > 4) {
        subfield_offset = start_bit - 4;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 4 - start_bit;
        subfield_start_bit = 4;
    }
    if (stop_bit < 7) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 7;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000088 bits 7:4) field INTL_LINK_SCH_TS1 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_MSK)
                  >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_MSK, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS1_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS2_set
#define empei_e_field_INTL_LINK_SCH_TS2_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS2_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS2_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS2_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS2_set", value );

    /* (0x00000088 bits 11:8) field INTL_LINK_SCH_TS2 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_MSK,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_OFF,
                                         value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS2_get
#define empei_e_field_INTL_LINK_SCH_TS2_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS2_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS2_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000088 bits 11:8) field INTL_LINK_SCH_TS2 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_MSK) >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS2_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS2_set
#define empei_e_field_range_INTL_LINK_SCH_TS2_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS2_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS2_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS2_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS2_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS2_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000088 bits 11:8) field INTL_LINK_SCH_TS2 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 8) {
            subfield_offset = start_bit - 8;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  8 - start_bit;
            subfield_start_bit = 8;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000088 bits 11:8) field INTL_LINK_SCH_TS2 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
        _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_OFF + subfield_offset),
                                             EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS2_get
#define empei_e_field_range_INTL_LINK_SCH_TS2_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS2_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS2_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS2_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS2_get", stop_bit, 3 );
    if (start_bit > 8) {
        subfield_offset = start_bit - 8;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 8 - start_bit;
        subfield_start_bit = 8;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000088 bits 11:8) field INTL_LINK_SCH_TS2 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_MSK)
                  >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_MSK, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS2_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS3_set
#define empei_e_field_INTL_LINK_SCH_TS3_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS3_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS3_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS3_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS3_set", value );

    /* (0x00000088 bits 15:12) field INTL_LINK_SCH_TS3 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_MSK,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_OFF,
                                         value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS3_get
#define empei_e_field_INTL_LINK_SCH_TS3_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS3_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS3_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000088 bits 15:12) field INTL_LINK_SCH_TS3 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_MSK) >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS3_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS3_set
#define empei_e_field_range_INTL_LINK_SCH_TS3_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS3_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS3_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS3_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS3_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS3_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000088 bits 15:12) field INTL_LINK_SCH_TS3 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 15) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 15;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000088 bits 15:12) field INTL_LINK_SCH_TS3 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
        _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_OFF + subfield_offset),
                                             EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS3_get
#define empei_e_field_range_INTL_LINK_SCH_TS3_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS3_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS3_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS3_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS3_get", stop_bit, 3 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 15) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 15;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000088 bits 15:12) field INTL_LINK_SCH_TS3 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_MSK)
                  >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_MSK, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS3_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS4_set
#define empei_e_field_INTL_LINK_SCH_TS4_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS4_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS4_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS4_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS4_set", value );

    /* (0x00000088 bits 19:16) field INTL_LINK_SCH_TS4 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_MSK,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_OFF,
                                         value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS4_get
#define empei_e_field_INTL_LINK_SCH_TS4_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS4_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS4_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000088 bits 19:16) field INTL_LINK_SCH_TS4 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_MSK) >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS4_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS4_set
#define empei_e_field_range_INTL_LINK_SCH_TS4_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS4_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS4_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS4_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS4_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS4_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000088 bits 19:16) field INTL_LINK_SCH_TS4 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 16) {
            subfield_offset = start_bit - 16;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  16 - start_bit;
            subfield_start_bit = 16;
        }
        if (stop_bit < 19) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 19;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000088 bits 19:16) field INTL_LINK_SCH_TS4 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
        _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_OFF + subfield_offset),
                                             EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS4_get
#define empei_e_field_range_INTL_LINK_SCH_TS4_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS4_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS4_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS4_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS4_get", stop_bit, 3 );
    if (start_bit > 16) {
        subfield_offset = start_bit - 16;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 16 - start_bit;
        subfield_start_bit = 16;
    }
    if (stop_bit < 19) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 19;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000088 bits 19:16) field INTL_LINK_SCH_TS4 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_MSK)
                  >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_MSK, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS4_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS5_set
#define empei_e_field_INTL_LINK_SCH_TS5_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS5_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS5_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS5_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS5_set", value );

    /* (0x00000088 bits 23:20) field INTL_LINK_SCH_TS5 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_MSK,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_OFF,
                                         value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS5_get
#define empei_e_field_INTL_LINK_SCH_TS5_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS5_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS5_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000088 bits 23:20) field INTL_LINK_SCH_TS5 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_MSK) >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS5_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS5_set
#define empei_e_field_range_INTL_LINK_SCH_TS5_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS5_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS5_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS5_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS5_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS5_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000088 bits 23:20) field INTL_LINK_SCH_TS5 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 20) {
            subfield_offset = start_bit - 20;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  20 - start_bit;
            subfield_start_bit = 20;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000088 bits 23:20) field INTL_LINK_SCH_TS5 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
        _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_OFF + subfield_offset),
                                             EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS5_get
#define empei_e_field_range_INTL_LINK_SCH_TS5_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS5_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS5_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS5_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS5_get", stop_bit, 3 );
    if (start_bit > 20) {
        subfield_offset = start_bit - 20;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 20 - start_bit;
        subfield_start_bit = 20;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000088 bits 23:20) field INTL_LINK_SCH_TS5 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_MSK)
                  >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_MSK, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS5_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS6_set
#define empei_e_field_INTL_LINK_SCH_TS6_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS6_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS6_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS6_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS6_set", value );

    /* (0x00000088 bits 27:24) field INTL_LINK_SCH_TS6 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_MSK,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_OFF,
                                         value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS6_get
#define empei_e_field_INTL_LINK_SCH_TS6_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS6_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS6_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000088 bits 27:24) field INTL_LINK_SCH_TS6 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_MSK) >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS6_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS6_set
#define empei_e_field_range_INTL_LINK_SCH_TS6_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS6_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS6_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS6_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS6_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS6_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000088 bits 27:24) field INTL_LINK_SCH_TS6 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 24) {
            subfield_offset = start_bit - 24;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  24 - start_bit;
            subfield_start_bit = 24;
        }
        if (stop_bit < 27) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 27;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000088 bits 27:24) field INTL_LINK_SCH_TS6 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
        _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_OFF + subfield_offset),
                                             EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS6_get
#define empei_e_field_range_INTL_LINK_SCH_TS6_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS6_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS6_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS6_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS6_get", stop_bit, 3 );
    if (start_bit > 24) {
        subfield_offset = start_bit - 24;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 24 - start_bit;
        subfield_start_bit = 24;
    }
    if (stop_bit < 27) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 27;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000088 bits 27:24) field INTL_LINK_SCH_TS6 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_MSK)
                  >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_MSK, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS6_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS7_set
#define empei_e_field_INTL_LINK_SCH_TS7_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS7_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS7_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS7_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS7_set", value );

    /* (0x00000088 bits 31:28) field INTL_LINK_SCH_TS7 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_MSK,
                                         EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_OFF,
                                         value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS7_get
#define empei_e_field_INTL_LINK_SCH_TS7_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS7_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS7_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000088 bits 31:28) field INTL_LINK_SCH_TS7 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_MSK) >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS7_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS7_set
#define empei_e_field_range_INTL_LINK_SCH_TS7_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS7_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS7_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS7_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS7_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS7_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000088 bits 31:28) field INTL_LINK_SCH_TS7 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 28) {
            subfield_offset = start_bit - 28;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  28 - start_bit;
            subfield_start_bit = 28;
        }
        if (stop_bit < 31) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 31;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000088 bits 31:28) field INTL_LINK_SCH_TS7 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
        _empei_e_reg_INTL_LSC_LOW_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             subfield_mask << (EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_OFF + subfield_offset),
                                             EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_OFF + subfield_offset,
                                             value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS7_get
#define empei_e_field_range_INTL_LINK_SCH_TS7_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS7_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS7_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS7_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS7_get", stop_bit, 3 );
    if (start_bit > 28) {
        subfield_offset = start_bit - 28;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 28 - start_bit;
        subfield_start_bit = 28;
    }
    if (stop_bit < 31) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 31;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000088 bits 31:28) field INTL_LINK_SCH_TS7 of register PMC_EMPEI120_E_REG_INTL_LSC_LOW */
    reg_value = _empei_e_reg_INTL_LSC_LOW_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_MSK)
                  >> EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_MSK, EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS7_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS8_set
#define empei_e_field_INTL_LINK_SCH_TS8_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS8_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS8_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS8_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS8_set", value );

    /* (0x0000008c bits 3:0) field INTL_LINK_SCH_TS8 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_ARGS
                                          b,
                                          h,
                                          EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_MSK,
                                          EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_OFF,
                                          value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS8_get
#define empei_e_field_INTL_LINK_SCH_TS8_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS8_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS8_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000008c bits 3:0) field INTL_LINK_SCH_TS8 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    reg_value = _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_MSK) >> EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS8_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS8_set
#define empei_e_field_range_INTL_LINK_SCH_TS8_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS8_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS8_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS8_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS8_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS8_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000008c bits 3:0) field INTL_LINK_SCH_TS8 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 3) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 3;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000008c bits 3:0) field INTL_LINK_SCH_TS8 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
        _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              subfield_mask << (EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_OFF + subfield_offset),
                                              EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_OFF + subfield_offset,
                                              value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS8_get
#define empei_e_field_range_INTL_LINK_SCH_TS8_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS8_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS8_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS8_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS8_get", stop_bit, 3 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 3) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 3;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000008c bits 3:0) field INTL_LINK_SCH_TS8 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    reg_value = _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_MSK)
                  >> EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_MSK, EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS8_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS9_set
#define empei_e_field_INTL_LINK_SCH_TS9_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS9_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS9_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS9_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS9_set", value );

    /* (0x0000008c bits 7:4) field INTL_LINK_SCH_TS9 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_ARGS
                                          b,
                                          h,
                                          EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_MSK,
                                          EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_OFF,
                                          value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS9_get
#define empei_e_field_INTL_LINK_SCH_TS9_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS9_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS9_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000008c bits 7:4) field INTL_LINK_SCH_TS9 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    reg_value = _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_MSK) >> EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS9_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS9_set
#define empei_e_field_range_INTL_LINK_SCH_TS9_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS9_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS9_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS9_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS9_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS9_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000008c bits 7:4) field INTL_LINK_SCH_TS9 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 4) {
            subfield_offset = start_bit - 4;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  4 - start_bit;
            subfield_start_bit = 4;
        }
        if (stop_bit < 7) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 7;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000008c bits 7:4) field INTL_LINK_SCH_TS9 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
        _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              subfield_mask << (EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_OFF + subfield_offset),
                                              EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_OFF + subfield_offset,
                                              value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS9_get
#define empei_e_field_range_INTL_LINK_SCH_TS9_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS9_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS9_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS9_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS9_get", stop_bit, 3 );
    if (start_bit > 4) {
        subfield_offset = start_bit - 4;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 4 - start_bit;
        subfield_start_bit = 4;
    }
    if (stop_bit < 7) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 7;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000008c bits 7:4) field INTL_LINK_SCH_TS9 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    reg_value = _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_MSK)
                  >> EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_MSK, EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS9_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS10_set
#define empei_e_field_INTL_LINK_SCH_TS10_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS10_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS10_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS10_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS10_set", value );

    /* (0x0000008c bits 11:8) field INTL_LINK_SCH_TS10 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_ARGS
                                          b,
                                          h,
                                          EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_MSK,
                                          EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_OFF,
                                          value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS10_get
#define empei_e_field_INTL_LINK_SCH_TS10_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS10_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS10_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000008c bits 11:8) field INTL_LINK_SCH_TS10 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    reg_value = _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_MSK) >> EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS10_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS10_set
#define empei_e_field_range_INTL_LINK_SCH_TS10_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS10_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS10_set( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit,
                                                                UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS10_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS10_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS10_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000008c bits 11:8) field INTL_LINK_SCH_TS10 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 8) {
            subfield_offset = start_bit - 8;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  8 - start_bit;
            subfield_start_bit = 8;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000008c bits 11:8) field INTL_LINK_SCH_TS10 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
        _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              subfield_mask << (EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_OFF + subfield_offset),
                                              EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_OFF + subfield_offset,
                                              value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS10_get
#define empei_e_field_range_INTL_LINK_SCH_TS10_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS10_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS10_get( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS10_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS10_get", stop_bit, 3 );
    if (start_bit > 8) {
        subfield_offset = start_bit - 8;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 8 - start_bit;
        subfield_start_bit = 8;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000008c bits 11:8) field INTL_LINK_SCH_TS10 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    reg_value = _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_MSK)
                  >> EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_MSK, EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS10_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_TS11_set
#define empei_e_field_INTL_LINK_SCH_TS11_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_TS11_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_TS11_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_TS11_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_TS11_set", value );

    /* (0x0000008c bits 15:12) field INTL_LINK_SCH_TS11 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_ARGS
                                          b,
                                          h,
                                          EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_MSK,
                                          EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_OFF,
                                          value);
}


#ifndef empei_e_field_INTL_LINK_SCH_TS11_get
#define empei_e_field_INTL_LINK_SCH_TS11_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_TS11_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_TS11_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000008c bits 15:12) field INTL_LINK_SCH_TS11 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    reg_value = _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_MSK) >> EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_TS11_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_TS11_set
#define empei_e_field_range_INTL_LINK_SCH_TS11_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_TS11_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_TS11_set( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit,
                                                                UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS11_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS11_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS11_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000008c bits 15:12) field INTL_LINK_SCH_TS11 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 15) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 15;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000008c bits 15:12) field INTL_LINK_SCH_TS11 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
        _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              subfield_mask << (EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_OFF + subfield_offset),
                                              EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_OFF + subfield_offset,
                                              value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_TS11_get
#define empei_e_field_range_INTL_LINK_SCH_TS11_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_TS11_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_TS11_get( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_TS11_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_TS11_get", stop_bit, 3 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 15) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 15;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000008c bits 15:12) field INTL_LINK_SCH_TS11 of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    reg_value = _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_MSK)
                  >> EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_MSK, EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_TS11_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_set
#define empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_set( b, h, value ) \
       _empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_set( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_set", value );

    /* (0x0000008c bits 27:24) field INTL_LINK_SCH_LAST_TIMESLOT of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_ARGS
                                          b,
                                          h,
                                          EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_MSK,
                                          EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_OFF,
                                          value);
}


#ifndef empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_get
#define empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_get( b, h ) \
       _empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000008c bits 27:24) field INTL_LINK_SCH_LAST_TIMESLOT of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    reg_value = _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_MSK) >> EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LINK_SCH_LAST_TIMESLOT_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_set
#define empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_set( LOG_CALLER_DEFN
                                                                         empei_e_buffer_t *b,
                                                                         empei_e_handle_t *h,
                                                                         UINT32 start_bit,
                                                                         UINT32 stop_bit,
                                                                         UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000008c bits 27:24) field INTL_LINK_SCH_LAST_TIMESLOT of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 24) {
            subfield_offset = start_bit - 24;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  24 - start_bit;
            subfield_start_bit = 24;
        }
        if (stop_bit < 27) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 27;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000008c bits 27:24) field INTL_LINK_SCH_LAST_TIMESLOT of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
        _empei_e_reg_INTL_USC_HIGH_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              subfield_mask << (EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_OFF + subfield_offset),
                                              EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_OFF + subfield_offset,
                                              value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_get
#define empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_get( LOG_CALLER_DEFN
                                                                           empei_e_buffer_t *b,
                                                                           empei_e_handle_t *h,
                                                                           UINT32 start_bit,
                                                                           UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_get", stop_bit, 3 );
    if (start_bit > 24) {
        subfield_offset = start_bit - 24;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 24 - start_bit;
        subfield_start_bit = 24;
    }
    if (stop_bit < 27) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 27;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000008c bits 27:24) field INTL_LINK_SCH_LAST_TIMESLOT of register PMC_EMPEI120_E_REG_INTL_USC_HIGH */
    reg_value = _empei_e_reg_INTL_USC_HIGH_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_MSK)
                  >> EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_MSK, EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_LINK_SCH_LAST_TIMESLOT_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_DA_SA_SWAP_set
#define empei_e_field_DA_SA_SWAP_set( b, h, value ) \
       _empei_e_field_DA_SA_SWAP_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_DA_SA_SWAP_set( LOG_CALLER_DEFN
                                                  empei_e_buffer_t *b,
                                                  empei_e_handle_t *h,
                                                  UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_DA_SA_SWAP_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_DA_SA_SWAP_set", value );

    /* (0x00000094 bits 11:0) field DA_SA_SWAP of register PMC_EMPEI120_E_REG_DA_SA_SWAP */
    _empei_e_reg_DA_SA_SWAP_field_set( LOG_CALLER_ARGS
                                       b,
                                       h,
                                       EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_MSK,
                                       EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_OFF,
                                       value);
}


#ifndef empei_e_field_DA_SA_SWAP_get
#define empei_e_field_DA_SA_SWAP_get( b, h ) \
       _empei_e_field_DA_SA_SWAP_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_DA_SA_SWAP_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000094 bits 11:0) field DA_SA_SWAP of register PMC_EMPEI120_E_REG_DA_SA_SWAP */
    reg_value = _empei_e_reg_DA_SA_SWAP_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_MSK) >> EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_DA_SA_SWAP_get", value );

    return value;
}

#ifndef empei_e_field_range_DA_SA_SWAP_set
#define empei_e_field_range_DA_SA_SWAP_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_DA_SA_SWAP_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_DA_SA_SWAP_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit,
                                                        UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_DA_SA_SWAP_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_DA_SA_SWAP_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_DA_SA_SWAP_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000094 bits 11:0) field DA_SA_SWAP of register PMC_EMPEI120_E_REG_DA_SA_SWAP */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000094 bits 11:0) field DA_SA_SWAP of register PMC_EMPEI120_E_REG_DA_SA_SWAP */
        _empei_e_reg_DA_SA_SWAP_field_set( LOG_CALLER_ARGS
                                           b,
                                           h,
                                           subfield_mask << (EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_OFF + subfield_offset),
                                           EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_OFF + subfield_offset,
                                           value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_DA_SA_SWAP_get
#define empei_e_field_range_DA_SA_SWAP_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_DA_SA_SWAP_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_DA_SA_SWAP_get( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_DA_SA_SWAP_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_DA_SA_SWAP_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000094 bits 11:0) field DA_SA_SWAP of register PMC_EMPEI120_E_REG_DA_SA_SWAP */
    reg_value = _empei_e_reg_DA_SA_SWAP_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_MSK)
                  >> EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_MSK, EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_DA_SA_SWAP_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_GPO_HIGH_set
#define empei_e_field_GPO_HIGH_set( b, h, value ) \
       _empei_e_field_GPO_HIGH_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_GPO_HIGH_set( LOG_CALLER_DEFN
                                                empei_e_buffer_t *b,
                                                empei_e_handle_t *h,
                                                UINT32 value )
{
    if (value > 255)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_GPO_HIGH_set", value, 255);
    IOLOG( "%s <= 0x%08x", "empei_e_field_GPO_HIGH_set", value );

    /* (0x000000a4 bits 7:0) field GPO_HIGH of register PMC_EMPEI120_E_REG_GPIO */
    _empei_e_reg_GPIO_field_set( LOG_CALLER_ARGS
                                 b,
                                 h,
                                 EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_MSK,
                                 EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_OFF,
                                 value);
}


#ifndef empei_e_field_GPO_HIGH_get
#define empei_e_field_GPO_HIGH_get( b, h ) \
       _empei_e_field_GPO_HIGH_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_GPO_HIGH_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000a4 bits 7:0) field GPO_HIGH of register PMC_EMPEI120_E_REG_GPIO */
    reg_value = _empei_e_reg_GPIO_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_MSK) >> EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_GPO_HIGH_get", value );

    return value;
}

#ifndef empei_e_field_range_GPO_HIGH_set
#define empei_e_field_range_GPO_HIGH_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_GPO_HIGH_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_GPO_HIGH_set( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 start_bit,
                                                      UINT32 stop_bit,
                                                      UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_GPO_HIGH_set", stop_bit, start_bit );
    if (stop_bit > 7) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_GPO_HIGH_set", stop_bit, 7 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_GPO_HIGH_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000a4 bits 7:0) field GPO_HIGH of register PMC_EMPEI120_E_REG_GPIO */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 7) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 7;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000a4 bits 7:0) field GPO_HIGH of register PMC_EMPEI120_E_REG_GPIO */
        _empei_e_reg_GPIO_field_set( LOG_CALLER_ARGS
                                     b,
                                     h,
                                     subfield_mask << (EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_OFF + subfield_offset),
                                     EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_OFF + subfield_offset,
                                     value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_GPO_HIGH_get
#define empei_e_field_range_GPO_HIGH_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_GPO_HIGH_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_GPO_HIGH_get( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_GPO_HIGH_get", stop_bit, start_bit );
    if (stop_bit > 7) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_GPO_HIGH_get", stop_bit, 7 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 7) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 7;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000a4 bits 7:0) field GPO_HIGH of register PMC_EMPEI120_E_REG_GPIO */
    reg_value = _empei_e_reg_GPIO_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_MSK)
                  >> EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_MSK, EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_GPO_HIGH_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_GPO_LOW_set
#define empei_e_field_GPO_LOW_set( b, h, value ) \
       _empei_e_field_GPO_LOW_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_GPO_LOW_set( LOG_CALLER_DEFN
                                               empei_e_buffer_t *b,
                                               empei_e_handle_t *h,
                                               UINT32 value )
{
    if (value > 255)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_GPO_LOW_set", value, 255);
    IOLOG( "%s <= 0x%08x", "empei_e_field_GPO_LOW_set", value );

    /* (0x000000a4 bits 15:8) field GPO_LOW of register PMC_EMPEI120_E_REG_GPIO */
    _empei_e_reg_GPIO_field_set( LOG_CALLER_ARGS
                                 b,
                                 h,
                                 EMPEI120_E_REG_GPIO_BIT_GPO_LOW_MSK,
                                 EMPEI120_E_REG_GPIO_BIT_GPO_LOW_OFF,
                                 value);
}


#ifndef empei_e_field_GPO_LOW_get
#define empei_e_field_GPO_LOW_get( b, h ) \
       _empei_e_field_GPO_LOW_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_GPO_LOW_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000a4 bits 15:8) field GPO_LOW of register PMC_EMPEI120_E_REG_GPIO */
    reg_value = _empei_e_reg_GPIO_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_GPIO_BIT_GPO_LOW_MSK) >> EMPEI120_E_REG_GPIO_BIT_GPO_LOW_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_GPO_LOW_get", value );

    return value;
}

#ifndef empei_e_field_range_GPO_LOW_set
#define empei_e_field_range_GPO_LOW_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_GPO_LOW_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_GPO_LOW_set( LOG_CALLER_DEFN
                                                     empei_e_buffer_t *b,
                                                     empei_e_handle_t *h,
                                                     UINT32 start_bit,
                                                     UINT32 stop_bit,
                                                     UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_GPO_LOW_set", stop_bit, start_bit );
    if (stop_bit > 7) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_GPO_LOW_set", stop_bit, 7 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_GPO_LOW_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000a4 bits 15:8) field GPO_LOW of register PMC_EMPEI120_E_REG_GPIO */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 8) {
            subfield_offset = start_bit - 8;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  8 - start_bit;
            subfield_start_bit = 8;
        }
        if (stop_bit < 15) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 15;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000a4 bits 15:8) field GPO_LOW of register PMC_EMPEI120_E_REG_GPIO */
        _empei_e_reg_GPIO_field_set( LOG_CALLER_ARGS
                                     b,
                                     h,
                                     subfield_mask << (EMPEI120_E_REG_GPIO_BIT_GPO_LOW_OFF + subfield_offset),
                                     EMPEI120_E_REG_GPIO_BIT_GPO_LOW_OFF + subfield_offset,
                                     value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_GPO_LOW_get
#define empei_e_field_range_GPO_LOW_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_GPO_LOW_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_GPO_LOW_get( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 start_bit,
                                                       UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_GPO_LOW_get", stop_bit, start_bit );
    if (stop_bit > 7) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_GPO_LOW_get", stop_bit, 7 );
    if (start_bit > 8) {
        subfield_offset = start_bit - 8;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 8 - start_bit;
        subfield_start_bit = 8;
    }
    if (stop_bit < 15) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 15;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000a4 bits 15:8) field GPO_LOW of register PMC_EMPEI120_E_REG_GPIO */
    reg_value = _empei_e_reg_GPIO_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_GPIO_BIT_GPO_LOW_MSK)
                  >> EMPEI120_E_REG_GPIO_BIT_GPO_LOW_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_GPIO_BIT_GPO_LOW_MSK, EMPEI120_E_REG_GPIO_BIT_GPO_LOW_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_GPO_LOW_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_LEN_set
#define empei_e_field_PKT_GEN_LEN_set( b, h, value ) \
       _empei_e_field_PKT_GEN_LEN_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_LEN_set( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32 value )
{
    if (value > 65535)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PKT_GEN_LEN_set", value, 65535);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_LEN_set", value );

    /* (0x000000d0 bits 15:0) field PKT_GEN_LEN of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    _empei_e_reg_PKT_GEN_PKT_SIZE_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_MSK,
                                             EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_OFF,
                                             value);
}


#ifndef empei_e_field_PKT_GEN_LEN_get
#define empei_e_field_PKT_GEN_LEN_get( b, h ) \
       _empei_e_field_PKT_GEN_LEN_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_LEN_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000d0 bits 15:0) field PKT_GEN_LEN of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    reg_value = _empei_e_reg_PKT_GEN_PKT_SIZE_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_LEN_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_LEN_set
#define empei_e_field_range_PKT_GEN_LEN_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_LEN_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_LEN_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit,
                                                         UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_LEN_set", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_LEN_set", stop_bit, 15 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_LEN_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000d0 bits 15:0) field PKT_GEN_LEN of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 15) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 15;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000d0 bits 15:0) field PKT_GEN_LEN of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
        _empei_e_reg_PKT_GEN_PKT_SIZE_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_OFF + subfield_offset),
                                                 EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_LEN_get
#define empei_e_field_range_PKT_GEN_LEN_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_LEN_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_LEN_get( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_LEN_get", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_LEN_get", stop_bit, 15 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 15) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 15;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000d0 bits 15:0) field PKT_GEN_LEN of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    reg_value = _empei_e_reg_PKT_GEN_PKT_SIZE_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_MSK, EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_LEN_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_WORDS_PER_PKT_set
#define empei_e_field_PKT_GEN_WORDS_PER_PKT_set( b, h, value ) \
       _empei_e_field_PKT_GEN_WORDS_PER_PKT_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_WORDS_PER_PKT_set( LOG_CALLER_DEFN
                                                             empei_e_buffer_t *b,
                                                             empei_e_handle_t *h,
                                                             UINT32 value )
{
    if (value > 255)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PKT_GEN_WORDS_PER_PKT_set", value, 255);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_WORDS_PER_PKT_set", value );

    /* (0x000000d0 bits 23:16) field PKT_GEN_WORDS_PER_PKT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    _empei_e_reg_PKT_GEN_PKT_SIZE_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_MSK,
                                             EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_OFF,
                                             value);
}


#ifndef empei_e_field_PKT_GEN_WORDS_PER_PKT_get
#define empei_e_field_PKT_GEN_WORDS_PER_PKT_get( b, h ) \
       _empei_e_field_PKT_GEN_WORDS_PER_PKT_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_WORDS_PER_PKT_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000d0 bits 23:16) field PKT_GEN_WORDS_PER_PKT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    reg_value = _empei_e_reg_PKT_GEN_PKT_SIZE_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_WORDS_PER_PKT_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_WORDS_PER_PKT_set
#define empei_e_field_range_PKT_GEN_WORDS_PER_PKT_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_WORDS_PER_PKT_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_WORDS_PER_PKT_set( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 start_bit,
                                                                   UINT32 stop_bit,
                                                                   UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_WORDS_PER_PKT_set", stop_bit, start_bit );
    if (stop_bit > 7) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_WORDS_PER_PKT_set", stop_bit, 7 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_WORDS_PER_PKT_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000d0 bits 23:16) field PKT_GEN_WORDS_PER_PKT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 16) {
            subfield_offset = start_bit - 16;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  16 - start_bit;
            subfield_start_bit = 16;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000d0 bits 23:16) field PKT_GEN_WORDS_PER_PKT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
        _empei_e_reg_PKT_GEN_PKT_SIZE_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_OFF + subfield_offset),
                                                 EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_WORDS_PER_PKT_get
#define empei_e_field_range_PKT_GEN_WORDS_PER_PKT_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_WORDS_PER_PKT_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_WORDS_PER_PKT_get( LOG_CALLER_DEFN
                                                                     empei_e_buffer_t *b,
                                                                     empei_e_handle_t *h,
                                                                     UINT32 start_bit,
                                                                     UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_WORDS_PER_PKT_get", stop_bit, start_bit );
    if (stop_bit > 7) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_WORDS_PER_PKT_get", stop_bit, 7 );
    if (start_bit > 16) {
        subfield_offset = start_bit - 16;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 16 - start_bit;
        subfield_start_bit = 16;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000d0 bits 23:16) field PKT_GEN_WORDS_PER_PKT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    reg_value = _empei_e_reg_PKT_GEN_PKT_SIZE_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_MSK, EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_WORDS_PER_PKT_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_EOP_SIZE_set
#define empei_e_field_PKT_GEN_EOP_SIZE_set( b, h, value ) \
       _empei_e_field_PKT_GEN_EOP_SIZE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_EOP_SIZE_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 63)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PKT_GEN_EOP_SIZE_set", value, 63);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_EOP_SIZE_set", value );

    /* (0x000000d0 bits 29:24) field PKT_GEN_EOP_SIZE of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    _empei_e_reg_PKT_GEN_PKT_SIZE_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_MSK,
                                             EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_OFF,
                                             value);
}


#ifndef empei_e_field_PKT_GEN_EOP_SIZE_get
#define empei_e_field_PKT_GEN_EOP_SIZE_get( b, h ) \
       _empei_e_field_PKT_GEN_EOP_SIZE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_EOP_SIZE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000d0 bits 29:24) field PKT_GEN_EOP_SIZE of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    reg_value = _empei_e_reg_PKT_GEN_PKT_SIZE_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_EOP_SIZE_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_EOP_SIZE_set
#define empei_e_field_range_PKT_GEN_EOP_SIZE_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_EOP_SIZE_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_EOP_SIZE_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_EOP_SIZE_set", stop_bit, start_bit );
    if (stop_bit > 5) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_EOP_SIZE_set", stop_bit, 5 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_EOP_SIZE_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000d0 bits 29:24) field PKT_GEN_EOP_SIZE of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 24) {
            subfield_offset = start_bit - 24;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  24 - start_bit;
            subfield_start_bit = 24;
        }
        if (stop_bit < 29) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 29;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000d0 bits 29:24) field PKT_GEN_EOP_SIZE of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
        _empei_e_reg_PKT_GEN_PKT_SIZE_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_OFF + subfield_offset),
                                                 EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_EOP_SIZE_get
#define empei_e_field_range_PKT_GEN_EOP_SIZE_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_EOP_SIZE_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_EOP_SIZE_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_EOP_SIZE_get", stop_bit, start_bit );
    if (stop_bit > 5) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_EOP_SIZE_get", stop_bit, 5 );
    if (start_bit > 24) {
        subfield_offset = start_bit - 24;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 24 - start_bit;
        subfield_start_bit = 24;
    }
    if (stop_bit < 29) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 29;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000d0 bits 29:24) field PKT_GEN_EOP_SIZE of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE */
    reg_value = _empei_e_reg_PKT_GEN_PKT_SIZE_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_MSK, EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_EOP_SIZE_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_PLD_set
#define empei_e_field_PKT_GEN_PLD_set( b, h, value ) \
       _empei_e_field_PKT_GEN_PLD_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_PLD_set( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32 value )
{
    if (value > 255)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PKT_GEN_PLD_set", value, 255);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_PLD_set", value );

    /* (0x000000d4 bits 7:0) field PKT_GEN_PLD of register PMC_EMPEI120_E_REG_PKT_GEN_PLD */
    _empei_e_reg_PKT_GEN_PLD_field_set( LOG_CALLER_ARGS
                                        b,
                                        h,
                                        EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_MSK,
                                        EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_OFF,
                                        value);
}


#ifndef empei_e_field_PKT_GEN_PLD_get
#define empei_e_field_PKT_GEN_PLD_get( b, h ) \
       _empei_e_field_PKT_GEN_PLD_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_PLD_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000d4 bits 7:0) field PKT_GEN_PLD of register PMC_EMPEI120_E_REG_PKT_GEN_PLD */
    reg_value = _empei_e_reg_PKT_GEN_PLD_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_MSK) >> EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_PLD_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_PLD_set
#define empei_e_field_range_PKT_GEN_PLD_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_PLD_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_PLD_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit,
                                                         UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_PLD_set", stop_bit, start_bit );
    if (stop_bit > 7) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_PLD_set", stop_bit, 7 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_PLD_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000d4 bits 7:0) field PKT_GEN_PLD of register PMC_EMPEI120_E_REG_PKT_GEN_PLD */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 7) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 7;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000d4 bits 7:0) field PKT_GEN_PLD of register PMC_EMPEI120_E_REG_PKT_GEN_PLD */
        _empei_e_reg_PKT_GEN_PLD_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            subfield_mask << (EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_OFF + subfield_offset),
                                            EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_OFF + subfield_offset,
                                            value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_PLD_get
#define empei_e_field_range_PKT_GEN_PLD_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_PLD_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_PLD_get( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_PLD_get", stop_bit, start_bit );
    if (stop_bit > 7) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_PLD_get", stop_bit, 7 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 7) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 7;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000d4 bits 7:0) field PKT_GEN_PLD of register PMC_EMPEI120_E_REG_PKT_GEN_PLD */
    reg_value = _empei_e_reg_PKT_GEN_PLD_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_MSK, EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_PLD_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_PKT_INT_set
#define empei_e_field_PKT_GEN_PKT_INT_set( b, h, value ) \
       _empei_e_field_PKT_GEN_PKT_INT_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_PKT_INT_set( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PKT_GEN_PKT_INT_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_PKT_INT_set", value );

    /* (0x000000d8 bits 11:0) field PKT_GEN_PKT_INT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT */
    _empei_e_reg_PKT_GEN_PKT_INT_field_set( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_MSK,
                                            EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_OFF,
                                            value);
}


#ifndef empei_e_field_PKT_GEN_PKT_INT_get
#define empei_e_field_PKT_GEN_PKT_INT_get( b, h ) \
       _empei_e_field_PKT_GEN_PKT_INT_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_PKT_INT_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000d8 bits 11:0) field PKT_GEN_PKT_INT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT */
    reg_value = _empei_e_reg_PKT_GEN_PKT_INT_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_PKT_INT_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_PKT_INT_set
#define empei_e_field_range_PKT_GEN_PKT_INT_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_PKT_INT_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_PKT_INT_set( LOG_CALLER_DEFN
                                                             empei_e_buffer_t *b,
                                                             empei_e_handle_t *h,
                                                             UINT32 start_bit,
                                                             UINT32 stop_bit,
                                                             UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_PKT_INT_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_PKT_INT_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_PKT_INT_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000d8 bits 11:0) field PKT_GEN_PKT_INT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000d8 bits 11:0) field PKT_GEN_PKT_INT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT */
        _empei_e_reg_PKT_GEN_PKT_INT_field_set( LOG_CALLER_ARGS
                                                b,
                                                h,
                                                subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_OFF + subfield_offset),
                                                EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_OFF + subfield_offset,
                                                value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_PKT_INT_get
#define empei_e_field_range_PKT_GEN_PKT_INT_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_PKT_INT_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_PKT_INT_get( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_PKT_INT_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_PKT_INT_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000d8 bits 11:0) field PKT_GEN_PKT_INT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT */
    reg_value = _empei_e_reg_PKT_GEN_PKT_INT_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_MSK, EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_PKT_INT_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_DA_LOW_set
#define empei_e_field_PKT_GEN_DA_LOW_set( b, h, value ) \
       _empei_e_field_PKT_GEN_DA_LOW_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_DA_LOW_set( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 value )
{
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_DA_LOW_set", value );

    /* (0x000000dc bits 31:0) field PKT_GEN_DA_LOW of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1 */
    _empei_e_reg_PKT_GEN_PKT_HDR1_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_MSK,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_OFF,
                                             value);
}


#ifndef empei_e_field_PKT_GEN_DA_LOW_get
#define empei_e_field_PKT_GEN_DA_LOW_get( b, h ) \
       _empei_e_field_PKT_GEN_DA_LOW_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_DA_LOW_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000dc bits 31:0) field PKT_GEN_DA_LOW of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR1_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_DA_LOW_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_DA_LOW_set
#define empei_e_field_range_PKT_GEN_DA_LOW_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_DA_LOW_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_DA_LOW_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 start_bit,
                                                            UINT32 stop_bit,
                                                            UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_DA_LOW_set", stop_bit, start_bit );
    if (stop_bit > 31) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_DA_LOW_set", stop_bit, 31 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_DA_LOW_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000dc bits 31:0) field PKT_GEN_DA_LOW of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 31) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 31;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000dc bits 31:0) field PKT_GEN_DA_LOW of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1 */
        _empei_e_reg_PKT_GEN_PKT_HDR1_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_OFF + subfield_offset),
                                                 EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_DA_LOW_get
#define empei_e_field_range_PKT_GEN_DA_LOW_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_DA_LOW_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_DA_LOW_get( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_DA_LOW_get", stop_bit, start_bit );
    if (stop_bit > 31) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_DA_LOW_get", stop_bit, 31 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 31) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 31;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000dc bits 31:0) field PKT_GEN_DA_LOW of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR1_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_MSK, EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_DA_LOW_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_SA_LOW_set
#define empei_e_field_PKT_GEN_SA_LOW_set( b, h, value ) \
       _empei_e_field_PKT_GEN_SA_LOW_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_SA_LOW_set( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 value )
{
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_SA_LOW_set", value );

    /* (0x000000e0 bits 31:0) field PKT_GEN_SA_LOW of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2 */
    _empei_e_reg_PKT_GEN_PKT_HDR2_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_MSK,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_OFF,
                                             value);
}


#ifndef empei_e_field_PKT_GEN_SA_LOW_get
#define empei_e_field_PKT_GEN_SA_LOW_get( b, h ) \
       _empei_e_field_PKT_GEN_SA_LOW_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_SA_LOW_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000e0 bits 31:0) field PKT_GEN_SA_LOW of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR2_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_SA_LOW_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_SA_LOW_set
#define empei_e_field_range_PKT_GEN_SA_LOW_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_SA_LOW_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_SA_LOW_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 start_bit,
                                                            UINT32 stop_bit,
                                                            UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_SA_LOW_set", stop_bit, start_bit );
    if (stop_bit > 31) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_SA_LOW_set", stop_bit, 31 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_SA_LOW_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000e0 bits 31:0) field PKT_GEN_SA_LOW of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 31) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 31;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000e0 bits 31:0) field PKT_GEN_SA_LOW of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2 */
        _empei_e_reg_PKT_GEN_PKT_HDR2_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_OFF + subfield_offset),
                                                 EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_SA_LOW_get
#define empei_e_field_range_PKT_GEN_SA_LOW_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_SA_LOW_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_SA_LOW_get( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_SA_LOW_get", stop_bit, start_bit );
    if (stop_bit > 31) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_SA_LOW_get", stop_bit, 31 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 31) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 31;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000e0 bits 31:0) field PKT_GEN_SA_LOW of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR2_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_MSK, EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_SA_LOW_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_DA_UPPER_set
#define empei_e_field_PKT_GEN_DA_UPPER_set( b, h, value ) \
       _empei_e_field_PKT_GEN_DA_UPPER_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_DA_UPPER_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 65535)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PKT_GEN_DA_UPPER_set", value, 65535);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_DA_UPPER_set", value );

    /* (0x000000e4 bits 15:0) field PKT_GEN_DA_UPPER of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3 */
    _empei_e_reg_PKT_GEN_PKT_HDR3_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_MSK,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_OFF,
                                             value);
}


#ifndef empei_e_field_PKT_GEN_DA_UPPER_get
#define empei_e_field_PKT_GEN_DA_UPPER_get( b, h ) \
       _empei_e_field_PKT_GEN_DA_UPPER_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_DA_UPPER_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000e4 bits 15:0) field PKT_GEN_DA_UPPER of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR3_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_DA_UPPER_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_DA_UPPER_set
#define empei_e_field_range_PKT_GEN_DA_UPPER_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_DA_UPPER_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_DA_UPPER_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_DA_UPPER_set", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_DA_UPPER_set", stop_bit, 15 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_DA_UPPER_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000e4 bits 15:0) field PKT_GEN_DA_UPPER of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 15) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 15;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000e4 bits 15:0) field PKT_GEN_DA_UPPER of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3 */
        _empei_e_reg_PKT_GEN_PKT_HDR3_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_OFF + subfield_offset),
                                                 EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_DA_UPPER_get
#define empei_e_field_range_PKT_GEN_DA_UPPER_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_DA_UPPER_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_DA_UPPER_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_DA_UPPER_get", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_DA_UPPER_get", stop_bit, 15 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 15) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 15;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000e4 bits 15:0) field PKT_GEN_DA_UPPER of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR3_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_MSK, EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_DA_UPPER_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_SA_UPPER_set
#define empei_e_field_PKT_GEN_SA_UPPER_set( b, h, value ) \
       _empei_e_field_PKT_GEN_SA_UPPER_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_SA_UPPER_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 65535)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PKT_GEN_SA_UPPER_set", value, 65535);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_SA_UPPER_set", value );

    /* (0x000000e4 bits 31:16) field PKT_GEN_SA_UPPER of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3 */
    _empei_e_reg_PKT_GEN_PKT_HDR3_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_MSK,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_OFF,
                                             value);
}


#ifndef empei_e_field_PKT_GEN_SA_UPPER_get
#define empei_e_field_PKT_GEN_SA_UPPER_get( b, h ) \
       _empei_e_field_PKT_GEN_SA_UPPER_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_SA_UPPER_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000e4 bits 31:16) field PKT_GEN_SA_UPPER of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR3_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_SA_UPPER_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_SA_UPPER_set
#define empei_e_field_range_PKT_GEN_SA_UPPER_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_SA_UPPER_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_SA_UPPER_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_SA_UPPER_set", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_SA_UPPER_set", stop_bit, 15 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_SA_UPPER_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000e4 bits 31:16) field PKT_GEN_SA_UPPER of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 16) {
            subfield_offset = start_bit - 16;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  16 - start_bit;
            subfield_start_bit = 16;
        }
        if (stop_bit < 31) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 31;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000e4 bits 31:16) field PKT_GEN_SA_UPPER of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3 */
        _empei_e_reg_PKT_GEN_PKT_HDR3_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_OFF + subfield_offset),
                                                 EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_SA_UPPER_get
#define empei_e_field_range_PKT_GEN_SA_UPPER_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_SA_UPPER_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_SA_UPPER_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_SA_UPPER_get", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_SA_UPPER_get", stop_bit, 15 );
    if (start_bit > 16) {
        subfield_offset = start_bit - 16;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 16 - start_bit;
        subfield_start_bit = 16;
    }
    if (stop_bit < 31) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 31;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000e4 bits 31:16) field PKT_GEN_SA_UPPER of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR3_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_MSK, EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_SA_UPPER_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_LEN_TYPE_set
#define empei_e_field_PKT_GEN_LEN_TYPE_set( b, h, value ) \
       _empei_e_field_PKT_GEN_LEN_TYPE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_LEN_TYPE_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    if (value > 65535)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PKT_GEN_LEN_TYPE_set", value, 65535);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_LEN_TYPE_set", value );

    /* (0x000000e8 bits 15:0) field PKT_GEN_LEN_TYPE of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4 */
    _empei_e_reg_PKT_GEN_PKT_HDR4_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_MSK,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_OFF,
                                             value);
}


#ifndef empei_e_field_PKT_GEN_LEN_TYPE_get
#define empei_e_field_PKT_GEN_LEN_TYPE_get( b, h ) \
       _empei_e_field_PKT_GEN_LEN_TYPE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_LEN_TYPE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000e8 bits 15:0) field PKT_GEN_LEN_TYPE of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR4_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_LEN_TYPE_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_LEN_TYPE_set
#define empei_e_field_range_PKT_GEN_LEN_TYPE_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_LEN_TYPE_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_LEN_TYPE_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_LEN_TYPE_set", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_LEN_TYPE_set", stop_bit, 15 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_LEN_TYPE_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000e8 bits 15:0) field PKT_GEN_LEN_TYPE of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 15) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 15;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000e8 bits 15:0) field PKT_GEN_LEN_TYPE of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4 */
        _empei_e_reg_PKT_GEN_PKT_HDR4_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_OFF + subfield_offset),
                                                 EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_LEN_TYPE_get
#define empei_e_field_range_PKT_GEN_LEN_TYPE_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_LEN_TYPE_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_LEN_TYPE_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_LEN_TYPE_get", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_LEN_TYPE_get", stop_bit, 15 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 15) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 15;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000e8 bits 15:0) field PKT_GEN_LEN_TYPE of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR4_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_MSK, EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_LEN_TYPE_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_VLAN_OUT_set
#define empei_e_field_PKT_GEN_VLAN_OUT_set( b, h, value ) \
       _empei_e_field_PKT_GEN_VLAN_OUT_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_VLAN_OUT_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 value )
{
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_VLAN_OUT_set", value );

    /* (0x000000ec bits 31:0) field PKT_GEN_VLAN_OUT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5 */
    _empei_e_reg_PKT_GEN_PKT_HDR5_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_MSK,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_OFF,
                                             value);
}


#ifndef empei_e_field_PKT_GEN_VLAN_OUT_get
#define empei_e_field_PKT_GEN_VLAN_OUT_get( b, h ) \
       _empei_e_field_PKT_GEN_VLAN_OUT_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_VLAN_OUT_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000ec bits 31:0) field PKT_GEN_VLAN_OUT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR5_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_VLAN_OUT_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_VLAN_OUT_set
#define empei_e_field_range_PKT_GEN_VLAN_OUT_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_VLAN_OUT_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_VLAN_OUT_set( LOG_CALLER_DEFN
                                                              empei_e_buffer_t *b,
                                                              empei_e_handle_t *h,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_VLAN_OUT_set", stop_bit, start_bit );
    if (stop_bit > 31) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_VLAN_OUT_set", stop_bit, 31 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_VLAN_OUT_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000ec bits 31:0) field PKT_GEN_VLAN_OUT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 31) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 31;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000ec bits 31:0) field PKT_GEN_VLAN_OUT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5 */
        _empei_e_reg_PKT_GEN_PKT_HDR5_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_OFF + subfield_offset),
                                                 EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_VLAN_OUT_get
#define empei_e_field_range_PKT_GEN_VLAN_OUT_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_VLAN_OUT_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_VLAN_OUT_get( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_VLAN_OUT_get", stop_bit, start_bit );
    if (stop_bit > 31) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_VLAN_OUT_get", stop_bit, 31 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 31) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 31;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000ec bits 31:0) field PKT_GEN_VLAN_OUT of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR5_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_MSK, EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_VLAN_OUT_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_VLAN_IN_set
#define empei_e_field_PKT_GEN_VLAN_IN_set( b, h, value ) \
       _empei_e_field_PKT_GEN_VLAN_IN_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_VLAN_IN_set( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 value )
{
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_VLAN_IN_set", value );

    /* (0x000000f0 bits 31:0) field PKT_GEN_VLAN_IN of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6 */
    _empei_e_reg_PKT_GEN_PKT_HDR6_field_set( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_MSK,
                                             EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_OFF,
                                             value);
}


#ifndef empei_e_field_PKT_GEN_VLAN_IN_get
#define empei_e_field_PKT_GEN_VLAN_IN_get( b, h ) \
       _empei_e_field_PKT_GEN_VLAN_IN_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_VLAN_IN_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000f0 bits 31:0) field PKT_GEN_VLAN_IN of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR6_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_MSK) >> EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_VLAN_IN_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_VLAN_IN_set
#define empei_e_field_range_PKT_GEN_VLAN_IN_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_VLAN_IN_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_VLAN_IN_set( LOG_CALLER_DEFN
                                                             empei_e_buffer_t *b,
                                                             empei_e_handle_t *h,
                                                             UINT32 start_bit,
                                                             UINT32 stop_bit,
                                                             UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_VLAN_IN_set", stop_bit, start_bit );
    if (stop_bit > 31) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_VLAN_IN_set", stop_bit, 31 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_VLAN_IN_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000f0 bits 31:0) field PKT_GEN_VLAN_IN of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 31) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 31;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000f0 bits 31:0) field PKT_GEN_VLAN_IN of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6 */
        _empei_e_reg_PKT_GEN_PKT_HDR6_field_set( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_OFF + subfield_offset),
                                                 EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_OFF + subfield_offset,
                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_VLAN_IN_get
#define empei_e_field_range_PKT_GEN_VLAN_IN_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_VLAN_IN_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_VLAN_IN_get( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_VLAN_IN_get", stop_bit, start_bit );
    if (stop_bit > 31) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_VLAN_IN_get", stop_bit, 31 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 31) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 31;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000f0 bits 31:0) field PKT_GEN_VLAN_IN of register PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6 */
    reg_value = _empei_e_reg_PKT_GEN_PKT_HDR6_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_MSK, EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_VLAN_IN_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_LINK_set
#define empei_e_field_PKT_GEN_LINK_set( b, h, value ) \
       _empei_e_field_PKT_GEN_LINK_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_LINK_set( LOG_CALLER_DEFN
                                                    empei_e_buffer_t *b,
                                                    empei_e_handle_t *h,
                                                    UINT32 value )
{
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PKT_GEN_LINK_set", value, 15);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_LINK_set", value );

    /* (0x000000f4 bits 3:0) field PKT_GEN_LINK of register PMC_EMPEI120_E_REG_PKT_GEN_EN */
    _empei_e_reg_PKT_GEN_EN_field_set( LOG_CALLER_ARGS
                                       b,
                                       h,
                                       EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_MSK,
                                       EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_OFF,
                                       value);
}


#ifndef empei_e_field_PKT_GEN_LINK_get
#define empei_e_field_PKT_GEN_LINK_get( b, h ) \
       _empei_e_field_PKT_GEN_LINK_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_LINK_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000f4 bits 3:0) field PKT_GEN_LINK of register PMC_EMPEI120_E_REG_PKT_GEN_EN */
    reg_value = _empei_e_reg_PKT_GEN_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_MSK) >> EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_LINK_get", value );

    return value;
}

#ifndef empei_e_field_range_PKT_GEN_LINK_set
#define empei_e_field_range_PKT_GEN_LINK_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_PKT_GEN_LINK_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_PKT_GEN_LINK_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit,
                                                          UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_LINK_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_LINK_set", stop_bit, 3 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_LINK_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000f4 bits 3:0) field PKT_GEN_LINK of register PMC_EMPEI120_E_REG_PKT_GEN_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 3) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 3;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000f4 bits 3:0) field PKT_GEN_LINK of register PMC_EMPEI120_E_REG_PKT_GEN_EN */
        _empei_e_reg_PKT_GEN_EN_field_set( LOG_CALLER_ARGS
                                           b,
                                           h,
                                           subfield_mask << (EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_OFF + subfield_offset),
                                           EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_OFF + subfield_offset,
                                           value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_PKT_GEN_LINK_get
#define empei_e_field_range_PKT_GEN_LINK_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_PKT_GEN_LINK_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_PKT_GEN_LINK_get( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 start_bit,
                                                            UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_PKT_GEN_LINK_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_PKT_GEN_LINK_get", stop_bit, 3 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 3) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 3;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000f4 bits 3:0) field PKT_GEN_LINK of register PMC_EMPEI120_E_REG_PKT_GEN_EN */
    reg_value = _empei_e_reg_PKT_GEN_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_MSK)
                  >> EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_MSK, EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_PKT_GEN_LINK_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_ENABLE_set
#define empei_e_field_PKT_GEN_ENABLE_set( b, h, value ) \
       _empei_e_field_PKT_GEN_ENABLE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PKT_GEN_ENABLE_set( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PKT_GEN_ENABLE_set", value, 1);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PKT_GEN_ENABLE_set", value );

    /* (0x000000f4 bits 16) field PKT_GEN_ENABLE of register PMC_EMPEI120_E_REG_PKT_GEN_EN */
    _empei_e_reg_PKT_GEN_EN_field_set( LOG_CALLER_ARGS
                                       b,
                                       h,
                                       EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_ENABLE_MSK,
                                       EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_ENABLE_OFF,
                                       value);
}


#ifndef empei_e_field_PKT_GEN_ENABLE_get
#define empei_e_field_PKT_GEN_ENABLE_get( b, h ) \
       _empei_e_field_PKT_GEN_ENABLE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_ENABLE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000f4 bits 16) field PKT_GEN_ENABLE of register PMC_EMPEI120_E_REG_PKT_GEN_EN */
    reg_value = _empei_e_reg_PKT_GEN_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_ENABLE_MSK) >> EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_ENABLE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_ENABLE_get", value );

    return value;
}

/*
 * ==================================================================================
 *           Parameter Access Functions for Paramset config_N_burstsize12
 * ==================================================================================
 */

#ifndef empei_e_lfield_TS_TIMER_set
#define empei_e_lfield_TS_TIMER_set( b, h, value ) \
       _empei_e_lfield_TS_TIMER_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_lfield_TS_TIMER_set( LOG_CALLER_DEFN
                                                 empei_e_buffer_t *b,
                                                 empei_e_handle_t *h,
                                                 UINT32 value[12] )
{
    IOLOG( "%s ", "empei_e_lfield_TS_TIMER_set");
    _empei_e_reg_TS_TIMER_array_burst_write( LOG_CALLER_ARGS b, h, 0, 12, value);
}


#ifndef empei_e_lfield_TS_TIMER_get
#define empei_e_lfield_TS_TIMER_get( b, h, value ) \
       _empei_e_lfield_TS_TIMER_get( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_lfield_TS_TIMER_get( LOG_CALLER_DEFN
                                                 empei_e_buffer_t *b,
                                                 empei_e_handle_t *h,
                                                 UINT32 value[12] )
{
    IOLOG( "%s ", "empei_e_lfield_TS_TIMER_get");
    _empei_e_reg_TS_TIMER_array_burst_read( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            0,
                                            12,
                                            (UINT32 *)value);
}


#ifndef empei_e_lfield_range_TS_TIMER_set
#define empei_e_lfield_range_TS_TIMER_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_lfield_range_TS_TIMER_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_lfield_range_TS_TIMER_set( LOG_CALLER_DEFN
                                                       empei_e_buffer_t *b,
                                                       empei_e_handle_t *h,
                                                       UINT32 start_bit,
                                                       UINT32 stop_bit,
                                                       UINT32 value )
{
    UINT32 word_number;
    UINT32 field_ofs;
    UINT32 num_bits;
    UINT32 mask;

    word_number = start_bit / 32;
    field_ofs = start_bit % 32;
    num_bits = stop_bit - start_bit + 1;
    mask = (0xffffffff >> (32-num_bits)) << field_ofs;
    if (stop_bit / 32 != word_number) {
        IOLOG( "BUG: %s does not support ranges that span multiple registers -- fix code generator - start_bit=%d, stop_bit=%d", "empei_e_lfield_range_TS_TIMER_set", start_bit, stop_bit );
    }
    IOLOG( "%s -> start_bit=%d stop_bit=%d value=0x%08x", "empei_e_lfield_range_TS_TIMER_set", start_bit, stop_bit, value);
    _empei_e_reg_TS_TIMER_array_field_set( LOG_CALLER_ARGS
                                           b,
                                           h,
                                           word_number,
                                           mask,
                                           field_ofs,
                                           value);
}


#ifndef empei_e_lfield_range_TS_TIMER_get
#define empei_e_lfield_range_TS_TIMER_get( b, h, start_bit, stop_bit ) \
       _empei_e_lfield_range_TS_TIMER_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_lfield_range_TS_TIMER_get( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit )
{
    UINT32 value;
    UINT32 word_number;
    UINT32 reg_value;
    UINT32 field_ofs;
    UINT32 num_bits;
    UINT32 mask;

    num_bits = stop_bit - start_bit + 1;
    mask = 0xffffffff >> (32-num_bits);
    word_number = start_bit / 32;
    field_ofs = start_bit % 32;
    if (stop_bit / 32 != word_number) {
        IOLOG( "BUG: %s does not support ranges that span multiple registers -- fix code generator - start_bit=%d, stop_bit=%d", "empei_e_lfield_range_TS_TIMER_get", start_bit, stop_bit );
    }
    reg_value = _empei_e_reg_TS_TIMER_array_read( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  word_number);
    value = (reg_value >> field_ofs) & mask;
    IOLOG( "%s -> start_bit=%d stop_bit=%d value=0x%08x", "empei_e_lfield_range_TS_TIMER_get", start_bit, stop_bit, value );
    return value;
}


/*
 * ==================================================================================
 *           Parameter Access Functions for Paramset config_N_burstsize48
 * ==================================================================================
 */

#ifndef empei_e_lfield_INS_PRIORITY_MAP_set
#define empei_e_lfield_INS_PRIORITY_MAP_set( b, h, value ) \
       _empei_e_lfield_INS_PRIORITY_MAP_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_lfield_INS_PRIORITY_MAP_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value[48] )
{
    IOLOG( "%s ", "empei_e_lfield_INS_PRIORITY_MAP_set");
    _empei_e_reg_INS_PMAP_array_burst_write( LOG_CALLER_ARGS b, h, 0, 48, value);
}


#ifndef empei_e_lfield_INS_PRIORITY_MAP_get
#define empei_e_lfield_INS_PRIORITY_MAP_get( b, h, value ) \
       _empei_e_lfield_INS_PRIORITY_MAP_get( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_lfield_INS_PRIORITY_MAP_get( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value[48] )
{
    IOLOG( "%s ", "empei_e_lfield_INS_PRIORITY_MAP_get");
    _empei_e_reg_INS_PMAP_array_burst_read( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            0,
                                            48,
                                            (UINT32 *)value);
}


#ifndef empei_e_lfield_range_INS_PRIORITY_MAP_set
#define empei_e_lfield_range_INS_PRIORITY_MAP_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_lfield_range_INS_PRIORITY_MAP_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_lfield_range_INS_PRIORITY_MAP_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    UINT32 word_number;
    UINT32 field_ofs;
    UINT32 num_bits;
    UINT32 mask;

    word_number = start_bit / 32;
    field_ofs = start_bit % 32;
    num_bits = stop_bit - start_bit + 1;
    mask = (0xffffffff >> (32-num_bits)) << field_ofs;
    if (stop_bit / 32 != word_number) {
        IOLOG( "BUG: %s does not support ranges that span multiple registers -- fix code generator - start_bit=%d, stop_bit=%d", "empei_e_lfield_range_INS_PRIORITY_MAP_set", start_bit, stop_bit );
    }
    IOLOG( "%s -> start_bit=%d stop_bit=%d value=0x%08x", "empei_e_lfield_range_INS_PRIORITY_MAP_set", start_bit, stop_bit, value);
    _empei_e_reg_INS_PMAP_array_field_set( LOG_CALLER_ARGS
                                           b,
                                           h,
                                           word_number,
                                           mask,
                                           field_ofs,
                                           value);
}


#ifndef empei_e_lfield_range_INS_PRIORITY_MAP_get
#define empei_e_lfield_range_INS_PRIORITY_MAP_get( b, h, start_bit, stop_bit ) \
       _empei_e_lfield_range_INS_PRIORITY_MAP_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_lfield_range_INS_PRIORITY_MAP_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value;
    UINT32 word_number;
    UINT32 reg_value;
    UINT32 field_ofs;
    UINT32 num_bits;
    UINT32 mask;

    num_bits = stop_bit - start_bit + 1;
    mask = 0xffffffff >> (32-num_bits);
    word_number = start_bit / 32;
    field_ofs = start_bit % 32;
    if (stop_bit / 32 != word_number) {
        IOLOG( "BUG: %s does not support ranges that span multiple registers -- fix code generator - start_bit=%d, stop_bit=%d", "empei_e_lfield_range_INS_PRIORITY_MAP_get", start_bit, stop_bit );
    }
    reg_value = _empei_e_reg_INS_PMAP_array_read( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  word_number);
    value = (reg_value >> field_ofs) & mask;
    IOLOG( "%s -> start_bit=%d stop_bit=%d value=0x%08x", "empei_e_lfield_range_INS_PRIORITY_MAP_get", start_bit, stop_bit, value );
    return value;
}


/*
 * ==================================================================================
 *           Parameter Access Functions for Paramset config_N_burstsize96
 * ==================================================================================
 */

#ifndef empei_e_lfield_SYS_PRIORITY_MAP_set
#define empei_e_lfield_SYS_PRIORITY_MAP_set( b, h, value ) \
       _empei_e_lfield_SYS_PRIORITY_MAP_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_lfield_SYS_PRIORITY_MAP_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value[96] )
{
    IOLOG( "%s ", "empei_e_lfield_SYS_PRIORITY_MAP_set");
    _empei_e_reg_SYS_PMAP_array_burst_write( LOG_CALLER_ARGS b, h, 0, 96, value);
}


#ifndef empei_e_lfield_SYS_PRIORITY_MAP_get
#define empei_e_lfield_SYS_PRIORITY_MAP_get( b, h, value ) \
       _empei_e_lfield_SYS_PRIORITY_MAP_get( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_lfield_SYS_PRIORITY_MAP_get( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value[96] )
{
    IOLOG( "%s ", "empei_e_lfield_SYS_PRIORITY_MAP_get");
    _empei_e_reg_SYS_PMAP_array_burst_read( LOG_CALLER_ARGS
                                            b,
                                            h,
                                            0,
                                            96,
                                            (UINT32 *)value);
}


#ifndef empei_e_lfield_range_SYS_PRIORITY_MAP_set
#define empei_e_lfield_range_SYS_PRIORITY_MAP_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_lfield_range_SYS_PRIORITY_MAP_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_lfield_range_SYS_PRIORITY_MAP_set( LOG_CALLER_DEFN
                                                               empei_e_buffer_t *b,
                                                               empei_e_handle_t *h,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    UINT32 word_number;
    UINT32 field_ofs;
    UINT32 num_bits;
    UINT32 mask;

    word_number = start_bit / 32;
    field_ofs = start_bit % 32;
    num_bits = stop_bit - start_bit + 1;
    mask = (0xffffffff >> (32-num_bits)) << field_ofs;
    if (stop_bit / 32 != word_number) {
        IOLOG( "BUG: %s does not support ranges that span multiple registers -- fix code generator - start_bit=%d, stop_bit=%d", "empei_e_lfield_range_SYS_PRIORITY_MAP_set", start_bit, stop_bit );
    }
    IOLOG( "%s -> start_bit=%d stop_bit=%d value=0x%08x", "empei_e_lfield_range_SYS_PRIORITY_MAP_set", start_bit, stop_bit, value);
    _empei_e_reg_SYS_PMAP_array_field_set( LOG_CALLER_ARGS
                                           b,
                                           h,
                                           word_number,
                                           mask,
                                           field_ofs,
                                           value);
}


#ifndef empei_e_lfield_range_SYS_PRIORITY_MAP_get
#define empei_e_lfield_range_SYS_PRIORITY_MAP_get( b, h, start_bit, stop_bit ) \
       _empei_e_lfield_range_SYS_PRIORITY_MAP_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_lfield_range_SYS_PRIORITY_MAP_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value;
    UINT32 word_number;
    UINT32 reg_value;
    UINT32 field_ofs;
    UINT32 num_bits;
    UINT32 mask;

    num_bits = stop_bit - start_bit + 1;
    mask = 0xffffffff >> (32-num_bits);
    word_number = start_bit / 32;
    field_ofs = start_bit % 32;
    if (stop_bit / 32 != word_number) {
        IOLOG( "BUG: %s does not support ranges that span multiple registers -- fix code generator - start_bit=%d, stop_bit=%d", "empei_e_lfield_range_SYS_PRIORITY_MAP_get", start_bit, stop_bit );
    }
    reg_value = _empei_e_reg_SYS_PMAP_array_read( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  word_number);
    value = (reg_value >> field_ofs) & mask;
    IOLOG( "%s -> start_bit=%d stop_bit=%d value=0x%08x", "empei_e_lfield_range_SYS_PRIORITY_MAP_get", start_bit, stop_bit, value );
    return value;
}


/*
 * ==================================================================================
 *             Parameter Access Functions for Paramset config_N_size12
 * ==================================================================================
 */

#ifndef empei_e_field_SYS_QUANTUM_set
#define empei_e_field_SYS_QUANTUM_set( b, h, N, value ) \
       _empei_e_field_SYS_QUANTUM_set( LOG_CALLER b, h, N, value )
#endif
static INLINE void _empei_e_field_SYS_QUANTUM_set( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32  N,
                                                   UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_SYS_QUANTUM_set", N, 11);
    if (value > 65535)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_SYS_QUANTUM_set", value, 65535);
    IOLOG( "%s <= N=%d 0x%08x", "empei_e_field_SYS_QUANTUM_set", N, value );

    /* ((0x00000800 + (N) * 4) bits 15:0) field SYS_QUANTUM of register PMC_EMPEI120_E_REG_DRR_QUANTUM index N=0..11 */
    _empei_e_reg_DRR_QUANTUM_array_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              N,
                                              EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_MSK,
                                              EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_OFF,
                                              value);
}


#ifndef empei_e_field_SYS_QUANTUM_get
#define empei_e_field_SYS_QUANTUM_get( b, h, N ) \
       _empei_e_field_SYS_QUANTUM_get( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_field_SYS_QUANTUM_get( LOG_CALLER_DEFN
                                                     empei_e_buffer_t *b,
                                                     empei_e_handle_t *h,
                                                     UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_SYS_QUANTUM_get", N, 11);
    /* ((0x00000800 + (N) * 4) bits 15:0) field SYS_QUANTUM of register PMC_EMPEI120_E_REG_DRR_QUANTUM index N=0..11 */
    reg_value = _empei_e_reg_DRR_QUANTUM_array_read( LOG_CALLER_ARGS b, h, N);
    value = (reg_value & EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_MSK) >> EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "empei_e_field_SYS_QUANTUM_get", N, value );

    return value;
}

#ifndef empei_e_field_range_SYS_QUANTUM_set
#define empei_e_field_range_SYS_QUANTUM_set( b, h, N, start_bit, stop_bit, value ) \
       _empei_e_field_range_SYS_QUANTUM_set( LOG_CALLER b, h, N, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_SYS_QUANTUM_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32  N,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit,
                                                         UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_range_SYS_QUANTUM_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_QUANTUM_set", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_QUANTUM_set", stop_bit, 15 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_QUANTUM_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* ((0x00000800 + (N) * 4) bits 15:0) field SYS_QUANTUM of register PMC_EMPEI120_E_REG_DRR_QUANTUM index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 15) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 15;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000800 + (N) * 4) bits 15:0) field SYS_QUANTUM of register PMC_EMPEI120_E_REG_DRR_QUANTUM index N=0..11 */
        _empei_e_reg_DRR_QUANTUM_array_field_set( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  N,
                                                  subfield_mask << (EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_OFF + subfield_offset),
                                                  EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_OFF + subfield_offset,
                                                  value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_SYS_QUANTUM_get
#define empei_e_field_range_SYS_QUANTUM_get( b, h, N, start_bit, stop_bit ) \
       _empei_e_field_range_SYS_QUANTUM_get( LOG_CALLER b, h, N, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_SYS_QUANTUM_get( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32  N,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_range_SYS_QUANTUM_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_QUANTUM_get", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_QUANTUM_get", stop_bit, 15 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 15) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 15;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000800 + (N) * 4) bits 15:0) field SYS_QUANTUM of register PMC_EMPEI120_E_REG_DRR_QUANTUM index N=0..11 */
    reg_value = _empei_e_reg_DRR_QUANTUM_array_read( LOG_CALLER_ARGS b, h, N);
    field_value = (reg_value & EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_MSK)
                  >> EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_MSK, EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_QUANTUM_get", N, start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INS_QUANTUM_set
#define empei_e_field_INS_QUANTUM_set( b, h, N, value ) \
       _empei_e_field_INS_QUANTUM_set( LOG_CALLER b, h, N, value )
#endif
static INLINE void _empei_e_field_INS_QUANTUM_set( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32  N,
                                                   UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_INS_QUANTUM_set", N, 11);
    if (value > 65535)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INS_QUANTUM_set", value, 65535);
    IOLOG( "%s <= N=%d 0x%08x", "empei_e_field_INS_QUANTUM_set", N, value );

    /* ((0x00000800 + (N) * 4) bits 31:16) field INS_QUANTUM of register PMC_EMPEI120_E_REG_DRR_QUANTUM index N=0..11 */
    _empei_e_reg_DRR_QUANTUM_array_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              N,
                                              EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_MSK,
                                              EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_OFF,
                                              value);
}


#ifndef empei_e_field_INS_QUANTUM_get
#define empei_e_field_INS_QUANTUM_get( b, h, N ) \
       _empei_e_field_INS_QUANTUM_get( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_field_INS_QUANTUM_get( LOG_CALLER_DEFN
                                                     empei_e_buffer_t *b,
                                                     empei_e_handle_t *h,
                                                     UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_INS_QUANTUM_get", N, 11);
    /* ((0x00000800 + (N) * 4) bits 31:16) field INS_QUANTUM of register PMC_EMPEI120_E_REG_DRR_QUANTUM index N=0..11 */
    reg_value = _empei_e_reg_DRR_QUANTUM_array_read( LOG_CALLER_ARGS b, h, N);
    value = (reg_value & EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_MSK) >> EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "empei_e_field_INS_QUANTUM_get", N, value );

    return value;
}

#ifndef empei_e_field_range_INS_QUANTUM_set
#define empei_e_field_range_INS_QUANTUM_set( b, h, N, start_bit, stop_bit, value ) \
       _empei_e_field_range_INS_QUANTUM_set( LOG_CALLER b, h, N, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INS_QUANTUM_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32  N,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit,
                                                         UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_range_INS_QUANTUM_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_QUANTUM_set", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_QUANTUM_set", stop_bit, 15 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_QUANTUM_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* ((0x00000800 + (N) * 4) bits 31:16) field INS_QUANTUM of register PMC_EMPEI120_E_REG_DRR_QUANTUM index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 16) {
            subfield_offset = start_bit - 16;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  16 - start_bit;
            subfield_start_bit = 16;
        }
        if (stop_bit < 31) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 31;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000800 + (N) * 4) bits 31:16) field INS_QUANTUM of register PMC_EMPEI120_E_REG_DRR_QUANTUM index N=0..11 */
        _empei_e_reg_DRR_QUANTUM_array_field_set( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  N,
                                                  subfield_mask << (EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_OFF + subfield_offset),
                                                  EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_OFF + subfield_offset,
                                                  value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INS_QUANTUM_get
#define empei_e_field_range_INS_QUANTUM_get( b, h, N, start_bit, stop_bit ) \
       _empei_e_field_range_INS_QUANTUM_get( LOG_CALLER b, h, N, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INS_QUANTUM_get( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32  N,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_range_INS_QUANTUM_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_QUANTUM_get", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_QUANTUM_get", stop_bit, 15 );
    if (start_bit > 16) {
        subfield_offset = start_bit - 16;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 16 - start_bit;
        subfield_start_bit = 16;
    }
    if (stop_bit < 31) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 31;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000800 + (N) * 4) bits 31:16) field INS_QUANTUM of register PMC_EMPEI120_E_REG_DRR_QUANTUM index N=0..11 */
    reg_value = _empei_e_reg_DRR_QUANTUM_array_read( LOG_CALLER_ARGS b, h, N);
    field_value = (reg_value & EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_MSK)
                  >> EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_MSK, EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_QUANTUM_get", N, start_bit, stop_bit, value );

    return value;
}

/*
 * ==================================================================================
 *             Parameter Access Functions for Paramset config_N_size64
 * ==================================================================================
 */

#ifndef empei_e_field_EXT_PMON_CFG_set
#define empei_e_field_EXT_PMON_CFG_set( b, h, N, value ) \
       _empei_e_field_EXT_PMON_CFG_set( LOG_CALLER b, h, N, value )
#endif
static INLINE void _empei_e_field_EXT_PMON_CFG_set( LOG_CALLER_DEFN
                                                    empei_e_buffer_t *b,
                                                    empei_e_handle_t *h,
                                                    UINT32  N,
                                                    UINT32 value )
{
    if (N > 63)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_EXT_PMON_CFG_set", N, 63);
    if (value > 511)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_EXT_PMON_CFG_set", value, 511);
    IOLOG( "%s <= N=%d 0x%08x", "empei_e_field_EXT_PMON_CFG_set", N, value );

    /* ((0x00000a00 + (N) * 4) bits 8:0) field EXT_PMON_CFG of register PMC_EMPEI120_E_REG_EXT_PMON_CONFIG index N=0..63 */
    _empei_e_reg_EXT_PMON_CONFIG_array_field_set( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  N,
                                                  EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_MSK,
                                                  EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_OFF,
                                                  value);
}


#ifndef empei_e_field_EXT_PMON_CFG_get
#define empei_e_field_EXT_PMON_CFG_get( b, h, N ) \
       _empei_e_field_EXT_PMON_CFG_get( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_field_EXT_PMON_CFG_get( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 63)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_EXT_PMON_CFG_get", N, 63);
    /* ((0x00000a00 + (N) * 4) bits 8:0) field EXT_PMON_CFG of register PMC_EMPEI120_E_REG_EXT_PMON_CONFIG index N=0..63 */
    reg_value = _empei_e_reg_EXT_PMON_CONFIG_array_read( LOG_CALLER_ARGS b, h, N);
    value = (reg_value & EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_MSK) >> EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "empei_e_field_EXT_PMON_CFG_get", N, value );

    return value;
}

#ifndef empei_e_field_range_EXT_PMON_CFG_set
#define empei_e_field_range_EXT_PMON_CFG_set( b, h, N, start_bit, stop_bit, value ) \
       _empei_e_field_range_EXT_PMON_CFG_set( LOG_CALLER b, h, N, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_EXT_PMON_CFG_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32  N,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit,
                                                          UINT32 value )
{
    if (N > 63)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_range_EXT_PMON_CFG_set", N, 63);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_PMON_CFG_set", stop_bit, start_bit );
    if (stop_bit > 8) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_PMON_CFG_set", stop_bit, 8 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_PMON_CFG_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* ((0x00000a00 + (N) * 4) bits 8:0) field EXT_PMON_CFG of register PMC_EMPEI120_E_REG_EXT_PMON_CONFIG index N=0..63 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 8) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 8;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000a00 + (N) * 4) bits 8:0) field EXT_PMON_CFG of register PMC_EMPEI120_E_REG_EXT_PMON_CONFIG index N=0..63 */
        _empei_e_reg_EXT_PMON_CONFIG_array_field_set( LOG_CALLER_ARGS
                                                      b,
                                                      h,
                                                      N,
                                                      subfield_mask << (EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_OFF + subfield_offset),
                                                      EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_OFF + subfield_offset,
                                                      value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_EXT_PMON_CFG_get
#define empei_e_field_range_EXT_PMON_CFG_get( b, h, N, start_bit, stop_bit ) \
       _empei_e_field_range_EXT_PMON_CFG_get( LOG_CALLER b, h, N, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_EXT_PMON_CFG_get( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32  N,
                                                            UINT32 start_bit,
                                                            UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 63)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_range_EXT_PMON_CFG_get", N, 63);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_PMON_CFG_get", stop_bit, start_bit );
    if (stop_bit > 8) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_PMON_CFG_get", stop_bit, 8 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 8) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 8;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000a00 + (N) * 4) bits 8:0) field EXT_PMON_CFG of register PMC_EMPEI120_E_REG_EXT_PMON_CONFIG index N=0..63 */
    reg_value = _empei_e_reg_EXT_PMON_CONFIG_array_read( LOG_CALLER_ARGS b, h, N);
    field_value = (reg_value & EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_MSK)
                  >> EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_MSK, EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_PMON_CFG_get", N, start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_EXT_PMON_EN_set
#define empei_e_field_EXT_PMON_EN_set( b, h, N, value ) \
       _empei_e_field_EXT_PMON_EN_set( LOG_CALLER b, h, N, value )
#endif
static INLINE void _empei_e_field_EXT_PMON_EN_set( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32  N,
                                                   UINT32 value )
{
    if (N > 63)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_EXT_PMON_EN_set", N, 63);
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_EXT_PMON_EN_set", value, 1);
    IOLOG( "%s <= N=%d 0x%08x", "empei_e_field_EXT_PMON_EN_set", N, value );

    /* ((0x00000a00 + (N) * 4) bits 9) field EXT_PMON_EN of register PMC_EMPEI120_E_REG_EXT_PMON_CONFIG index N=0..63 */
    _empei_e_reg_EXT_PMON_CONFIG_array_field_set( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  N,
                                                  EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_EN_MSK,
                                                  EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_EN_OFF,
                                                  value);
}


#ifndef empei_e_field_EXT_PMON_EN_get
#define empei_e_field_EXT_PMON_EN_get( b, h, N ) \
       _empei_e_field_EXT_PMON_EN_get( LOG_CALLER b, h, N )
#endif
static INLINE UINT32 _empei_e_field_EXT_PMON_EN_get( LOG_CALLER_DEFN
                                                     empei_e_buffer_t *b,
                                                     empei_e_handle_t *h,
                                                     UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 63)
        IO_RANGE_CHECK("%s N is %d but max is %d", "empei_e_field_EXT_PMON_EN_get", N, 63);
    /* ((0x00000a00 + (N) * 4) bits 9) field EXT_PMON_EN of register PMC_EMPEI120_E_REG_EXT_PMON_CONFIG index N=0..63 */
    reg_value = _empei_e_reg_EXT_PMON_CONFIG_array_read( LOG_CALLER_ARGS b, h, N);
    value = (reg_value & EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_EN_MSK) >> EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_EN_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "empei_e_field_EXT_PMON_EN_get", N, value );

    return value;
}

/*
 * ==================================================================================
 *               Parameter Access Functions for Paramset config_edge
 * ==================================================================================
 */

#ifndef empei_e_field_EXTRACT_LS_UPDATE_set
#define empei_e_field_EXTRACT_LS_UPDATE_set( b, h, value ) \
       _empei_e_field_EXTRACT_LS_UPDATE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_EXTRACT_LS_UPDATE_set( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_EXTRACT_LS_UPDATE_set", value, 1);
    IOLOG( "%s <= 0x%08x", "empei_e_field_EXTRACT_LS_UPDATE_set", value );

    /* (0x00000090 bits 0) field EXTRACT_LS_UPDATE of register PMC_EMPEI120_E_REG_UPD_LSC */
    _empei_e_reg_UPD_LSC_field_set( LOG_CALLER_ARGS
                                    b,
                                    h,
                                    EMPEI120_E_REG_UPD_LSC_BIT_EXTRACT_LS_UPDATE_MSK,
                                    EMPEI120_E_REG_UPD_LSC_BIT_EXTRACT_LS_UPDATE_OFF,
                                    value);
}


#ifndef empei_e_field_EXTRACT_LS_UPDATE_get
#define empei_e_field_EXTRACT_LS_UPDATE_get( b, h ) \
       _empei_e_field_EXTRACT_LS_UPDATE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_EXTRACT_LS_UPDATE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000090 bits 0) field EXTRACT_LS_UPDATE of register PMC_EMPEI120_E_REG_UPD_LSC */
    reg_value = _empei_e_reg_UPD_LSC_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_UPD_LSC_BIT_EXTRACT_LS_UPDATE_MSK) >> EMPEI120_E_REG_UPD_LSC_BIT_EXTRACT_LS_UPDATE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_EXTRACT_LS_UPDATE_get", value );

    return value;
}

#ifndef empei_e_field_INTL_LS_UPDATE_set
#define empei_e_field_INTL_LS_UPDATE_set( b, h, value ) \
       _empei_e_field_INTL_LS_UPDATE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_LS_UPDATE_set( LOG_CALLER_DEFN
                                                      empei_e_buffer_t *b,
                                                      empei_e_handle_t *h,
                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_LS_UPDATE_set", value, 1);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_LS_UPDATE_set", value );

    /* (0x00000090 bits 1) field INTL_LS_UPDATE of register PMC_EMPEI120_E_REG_UPD_LSC */
    _empei_e_reg_UPD_LSC_field_set( LOG_CALLER_ARGS
                                    b,
                                    h,
                                    EMPEI120_E_REG_UPD_LSC_BIT_INTL_LS_UPDATE_MSK,
                                    EMPEI120_E_REG_UPD_LSC_BIT_INTL_LS_UPDATE_OFF,
                                    value);
}


#ifndef empei_e_field_INTL_LS_UPDATE_get
#define empei_e_field_INTL_LS_UPDATE_get( b, h ) \
       _empei_e_field_INTL_LS_UPDATE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_LS_UPDATE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000090 bits 1) field INTL_LS_UPDATE of register PMC_EMPEI120_E_REG_UPD_LSC */
    reg_value = _empei_e_reg_UPD_LSC_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_UPD_LSC_BIT_INTL_LS_UPDATE_MSK) >> EMPEI120_E_REG_UPD_LSC_BIT_INTL_LS_UPDATE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_LS_UPDATE_get", value );

    return value;
}

#ifndef empei_e_field_PMON_CNT_CLR_set
#define empei_e_field_PMON_CNT_CLR_set( b, h, value ) \
       _empei_e_field_PMON_CNT_CLR_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_PMON_CNT_CLR_set( LOG_CALLER_DEFN
                                                    empei_e_buffer_t *b,
                                                    empei_e_handle_t *h,
                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_PMON_CNT_CLR_set", value, 1);
    IOLOG( "%s <= 0x%08x", "empei_e_field_PMON_CNT_CLR_set", value );

    /* (0x000000a0 bits 0) field PMON_CNT_CLR of register PMC_EMPEI120_E_REG_PMON_CNTR_CLR */
    _empei_e_reg_PMON_CNTR_CLR_field_set( LOG_CALLER_ARGS
                                          b,
                                          h,
                                          EMPEI120_E_REG_PMON_CNTR_CLR_BIT_PMON_CNT_CLR_MSK,
                                          EMPEI120_E_REG_PMON_CNTR_CLR_BIT_PMON_CNT_CLR_OFF,
                                          value);
}


#ifndef empei_e_field_PMON_CNT_CLR_get
#define empei_e_field_PMON_CNT_CLR_get( b, h ) \
       _empei_e_field_PMON_CNT_CLR_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PMON_CNT_CLR_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000a0 bits 0) field PMON_CNT_CLR of register PMC_EMPEI120_E_REG_PMON_CNTR_CLR */
    reg_value = _empei_e_reg_PMON_CNTR_CLR_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PMON_CNTR_CLR_BIT_PMON_CNT_CLR_MSK) >> EMPEI120_E_REG_PMON_CNTR_CLR_BIT_PMON_CNT_CLR_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PMON_CNT_CLR_get", value );

    return value;
}

#ifndef empei_e_field_LINK_RESET_set
#define empei_e_field_LINK_RESET_set( b, h, value ) \
       _empei_e_field_LINK_RESET_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_LINK_RESET_set( LOG_CALLER_DEFN
                                                  empei_e_buffer_t *b,
                                                  empei_e_handle_t *h,
                                                  UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_LINK_RESET_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_LINK_RESET_set", value );

    /* (0x000000f8 bits 11:0) field LINK_RESET of register PMC_EMPEI120_E_REG_LINK_RESET */
    _empei_e_reg_LINK_RESET_field_set( LOG_CALLER_ARGS
                                       b,
                                       h,
                                       EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_MSK,
                                       EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_OFF,
                                       value);
}


#ifndef empei_e_field_LINK_RESET_get
#define empei_e_field_LINK_RESET_get( b, h ) \
       _empei_e_field_LINK_RESET_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_LINK_RESET_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000f8 bits 11:0) field LINK_RESET of register PMC_EMPEI120_E_REG_LINK_RESET */
    reg_value = _empei_e_reg_LINK_RESET_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_MSK) >> EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_LINK_RESET_get", value );

    return value;
}

#ifndef empei_e_field_range_LINK_RESET_set
#define empei_e_field_range_LINK_RESET_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_LINK_RESET_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_LINK_RESET_set( LOG_CALLER_DEFN
                                                        empei_e_buffer_t *b,
                                                        empei_e_handle_t *h,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit,
                                                        UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_LINK_RESET_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_LINK_RESET_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_LINK_RESET_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x000000f8 bits 11:0) field LINK_RESET of register PMC_EMPEI120_E_REG_LINK_RESET */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000f8 bits 11:0) field LINK_RESET of register PMC_EMPEI120_E_REG_LINK_RESET */
        _empei_e_reg_LINK_RESET_field_set( LOG_CALLER_ARGS
                                           b,
                                           h,
                                           subfield_mask << (EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_OFF + subfield_offset),
                                           EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_OFF + subfield_offset,
                                           value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_LINK_RESET_get
#define empei_e_field_range_LINK_RESET_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_LINK_RESET_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_LINK_RESET_get( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_LINK_RESET_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_LINK_RESET_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000f8 bits 11:0) field LINK_RESET of register PMC_EMPEI120_E_REG_LINK_RESET */
    reg_value = _empei_e_reg_LINK_RESET_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_MSK)
                  >> EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_MSK, EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_LINK_RESET_get", start_bit, stop_bit, value );

    return value;
}

/*
 * ==================================================================================
 *                Parameter Access Functions for Paramset int_enable
 * ==================================================================================
 */

#ifndef empei_e_field_INS_Q_OVERFLOW_INT_E_set
#define empei_e_field_INS_Q_OVERFLOW_INT_E_set( b, h, value ) \
       _empei_e_field_INS_Q_OVERFLOW_INT_E_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INS_Q_OVERFLOW_INT_E_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INS_Q_OVERFLOW_INT_E_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INS_Q_OVERFLOW_INT_E_set", value );

    /* (0x00000038 bits 11:0) field INS_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN */
    _empei_e_reg_INS_EXT_OF_INT_EN_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_MSK,
                                              EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_OFF,
                                              value);
}


#ifndef empei_e_field_INS_Q_OVERFLOW_INT_E_get
#define empei_e_field_INS_Q_OVERFLOW_INT_E_get( b, h ) \
       _empei_e_field_INS_Q_OVERFLOW_INT_E_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INS_Q_OVERFLOW_INT_E_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000038 bits 11:0) field INS_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN */
    reg_value = _empei_e_reg_INS_EXT_OF_INT_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_MSK) >> EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INS_Q_OVERFLOW_INT_E_get", value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_OVERFLOW_INT_E_set
#define empei_e_field_range_INS_Q_OVERFLOW_INT_E_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INS_Q_OVERFLOW_INT_E_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INS_Q_OVERFLOW_INT_E_set( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit,
                                                                  UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_OVERFLOW_INT_E_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_OVERFLOW_INT_E_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_OVERFLOW_INT_E_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000038 bits 11:0) field INS_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000038 bits 11:0) field INS_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN */
        _empei_e_reg_INS_EXT_OF_INT_EN_field_set( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  subfield_mask << (EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_OFF + subfield_offset),
                                                  EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_OFF + subfield_offset,
                                                  value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INS_Q_OVERFLOW_INT_E_get
#define empei_e_field_range_INS_Q_OVERFLOW_INT_E_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INS_Q_OVERFLOW_INT_E_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INS_Q_OVERFLOW_INT_E_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_OVERFLOW_INT_E_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_OVERFLOW_INT_E_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000038 bits 11:0) field INS_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN */
    reg_value = _empei_e_reg_INS_EXT_OF_INT_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_MSK)
                  >> EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_MSK, EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_OVERFLOW_INT_E_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_EXT_Q_OVERFLOW_INT_E_set
#define empei_e_field_EXT_Q_OVERFLOW_INT_E_set( b, h, value ) \
       _empei_e_field_EXT_Q_OVERFLOW_INT_E_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_EXT_Q_OVERFLOW_INT_E_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_EXT_Q_OVERFLOW_INT_E_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_EXT_Q_OVERFLOW_INT_E_set", value );

    /* (0x00000038 bits 23:12) field EXT_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN */
    _empei_e_reg_INS_EXT_OF_INT_EN_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_MSK,
                                              EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_OFF,
                                              value);
}


#ifndef empei_e_field_EXT_Q_OVERFLOW_INT_E_get
#define empei_e_field_EXT_Q_OVERFLOW_INT_E_get( b, h ) \
       _empei_e_field_EXT_Q_OVERFLOW_INT_E_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_EXT_Q_OVERFLOW_INT_E_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000038 bits 23:12) field EXT_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN */
    reg_value = _empei_e_reg_INS_EXT_OF_INT_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_MSK) >> EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_EXT_Q_OVERFLOW_INT_E_get", value );

    return value;
}

#ifndef empei_e_field_range_EXT_Q_OVERFLOW_INT_E_set
#define empei_e_field_range_EXT_Q_OVERFLOW_INT_E_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_EXT_Q_OVERFLOW_INT_E_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_EXT_Q_OVERFLOW_INT_E_set( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit,
                                                                  UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_Q_OVERFLOW_INT_E_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_Q_OVERFLOW_INT_E_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_Q_OVERFLOW_INT_E_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000038 bits 23:12) field EXT_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000038 bits 23:12) field EXT_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN */
        _empei_e_reg_INS_EXT_OF_INT_EN_field_set( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  subfield_mask << (EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_OFF + subfield_offset),
                                                  EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_OFF + subfield_offset,
                                                  value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_EXT_Q_OVERFLOW_INT_E_get
#define empei_e_field_range_EXT_Q_OVERFLOW_INT_E_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_EXT_Q_OVERFLOW_INT_E_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_EXT_Q_OVERFLOW_INT_E_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_Q_OVERFLOW_INT_E_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_Q_OVERFLOW_INT_E_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000038 bits 23:12) field EXT_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN */
    reg_value = _empei_e_reg_INS_EXT_OF_INT_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_MSK)
                  >> EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_MSK, EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_Q_OVERFLOW_INT_E_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_SYS_Q_OVERFLOW_INT_E_set
#define empei_e_field_SYS_Q_OVERFLOW_INT_E_set( b, h, value ) \
       _empei_e_field_SYS_Q_OVERFLOW_INT_E_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_SYS_Q_OVERFLOW_INT_E_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_SYS_Q_OVERFLOW_INT_E_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_SYS_Q_OVERFLOW_INT_E_set", value );

    /* (0x0000003c bits 11:0) field SYS_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN */
    _empei_e_reg_SYS_INTL_OF_INT_EN_field_set( LOG_CALLER_ARGS
                                               b,
                                               h,
                                               EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_MSK,
                                               EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_OFF,
                                               value);
}


#ifndef empei_e_field_SYS_Q_OVERFLOW_INT_E_get
#define empei_e_field_SYS_Q_OVERFLOW_INT_E_get( b, h ) \
       _empei_e_field_SYS_Q_OVERFLOW_INT_E_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SYS_Q_OVERFLOW_INT_E_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000003c bits 11:0) field SYS_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_MSK) >> EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SYS_Q_OVERFLOW_INT_E_get", value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_OVERFLOW_INT_E_set
#define empei_e_field_range_SYS_Q_OVERFLOW_INT_E_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_SYS_Q_OVERFLOW_INT_E_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_SYS_Q_OVERFLOW_INT_E_set( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit,
                                                                  UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_E_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_E_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_OVERFLOW_INT_E_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000003c bits 11:0) field SYS_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000003c bits 11:0) field SYS_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN */
        _empei_e_reg_SYS_INTL_OF_INT_EN_field_set( LOG_CALLER_ARGS
                                                   b,
                                                   h,
                                                   subfield_mask << (EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_OFF + subfield_offset),
                                                   EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_OFF + subfield_offset,
                                                   value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_SYS_Q_OVERFLOW_INT_E_get
#define empei_e_field_range_SYS_Q_OVERFLOW_INT_E_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_SYS_Q_OVERFLOW_INT_E_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_SYS_Q_OVERFLOW_INT_E_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_E_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_E_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000003c bits 11:0) field SYS_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_MSK)
                  >> EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_MSK, EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_OVERFLOW_INT_E_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_Q_OVERFLOW_INT_E_set
#define empei_e_field_INTL_Q_OVERFLOW_INT_E_set( b, h, value ) \
       _empei_e_field_INTL_Q_OVERFLOW_INT_E_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_Q_OVERFLOW_INT_E_set( LOG_CALLER_DEFN
                                                             empei_e_buffer_t *b,
                                                             empei_e_handle_t *h,
                                                             UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_Q_OVERFLOW_INT_E_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_Q_OVERFLOW_INT_E_set", value );

    /* (0x0000003c bits 23:12) field INTL_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN */
    _empei_e_reg_SYS_INTL_OF_INT_EN_field_set( LOG_CALLER_ARGS
                                               b,
                                               h,
                                               EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_MSK,
                                               EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_OFF,
                                               value);
}


#ifndef empei_e_field_INTL_Q_OVERFLOW_INT_E_get
#define empei_e_field_INTL_Q_OVERFLOW_INT_E_get( b, h ) \
       _empei_e_field_INTL_Q_OVERFLOW_INT_E_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_Q_OVERFLOW_INT_E_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000003c bits 23:12) field INTL_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_MSK) >> EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_Q_OVERFLOW_INT_E_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_Q_OVERFLOW_INT_E_set
#define empei_e_field_range_INTL_Q_OVERFLOW_INT_E_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_Q_OVERFLOW_INT_E_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_Q_OVERFLOW_INT_E_set( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 start_bit,
                                                                   UINT32 stop_bit,
                                                                   UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_E_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_E_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_OVERFLOW_INT_E_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000003c bits 23:12) field INTL_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000003c bits 23:12) field INTL_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN */
        _empei_e_reg_SYS_INTL_OF_INT_EN_field_set( LOG_CALLER_ARGS
                                                   b,
                                                   h,
                                                   subfield_mask << (EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_OFF + subfield_offset),
                                                   EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_OFF + subfield_offset,
                                                   value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_Q_OVERFLOW_INT_E_get
#define empei_e_field_range_INTL_Q_OVERFLOW_INT_E_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_Q_OVERFLOW_INT_E_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_Q_OVERFLOW_INT_E_get( LOG_CALLER_DEFN
                                                                     empei_e_buffer_t *b,
                                                                     empei_e_handle_t *h,
                                                                     UINT32 start_bit,
                                                                     UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_E_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_E_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000003c bits 23:12) field INTL_Q_OVERFLOW_INT_E of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_MSK)
                  >> EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_MSK, EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_OVERFLOW_INT_E_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_SYS_Q_UNDERRUN_INT_E_set
#define empei_e_field_SYS_Q_UNDERRUN_INT_E_set( b, h, value ) \
       _empei_e_field_SYS_Q_UNDERRUN_INT_E_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_SYS_Q_UNDERRUN_INT_E_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_SYS_Q_UNDERRUN_INT_E_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_SYS_Q_UNDERRUN_INT_E_set", value );

    /* (0x00000040 bits 11:0) field SYS_Q_UNDERRUN_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN */
    _empei_e_reg_SYS_INS_UR_INT_EN_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_MSK,
                                              EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_OFF,
                                              value);
}


#ifndef empei_e_field_SYS_Q_UNDERRUN_INT_E_get
#define empei_e_field_SYS_Q_UNDERRUN_INT_E_get( b, h ) \
       _empei_e_field_SYS_Q_UNDERRUN_INT_E_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SYS_Q_UNDERRUN_INT_E_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000040 bits 11:0) field SYS_Q_UNDERRUN_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_MSK) >> EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SYS_Q_UNDERRUN_INT_E_get", value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_UNDERRUN_INT_E_set
#define empei_e_field_range_SYS_Q_UNDERRUN_INT_E_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_SYS_Q_UNDERRUN_INT_E_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_SYS_Q_UNDERRUN_INT_E_set( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit,
                                                                  UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_E_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_E_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_UNDERRUN_INT_E_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000040 bits 11:0) field SYS_Q_UNDERRUN_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000040 bits 11:0) field SYS_Q_UNDERRUN_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN */
        _empei_e_reg_SYS_INS_UR_INT_EN_field_set( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  subfield_mask << (EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_OFF + subfield_offset),
                                                  EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_OFF + subfield_offset,
                                                  value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_SYS_Q_UNDERRUN_INT_E_get
#define empei_e_field_range_SYS_Q_UNDERRUN_INT_E_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_SYS_Q_UNDERRUN_INT_E_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_SYS_Q_UNDERRUN_INT_E_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_E_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_E_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000040 bits 11:0) field SYS_Q_UNDERRUN_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_MSK)
                  >> EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_MSK, EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_UNDERRUN_INT_E_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INS_Q_UNDERRUN_INT_E_set
#define empei_e_field_INS_Q_UNDERRUN_INT_E_set( b, h, value ) \
       _empei_e_field_INS_Q_UNDERRUN_INT_E_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INS_Q_UNDERRUN_INT_E_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INS_Q_UNDERRUN_INT_E_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INS_Q_UNDERRUN_INT_E_set", value );

    /* (0x00000040 bits 23:12) field INS_Q_UNDERRUN_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN */
    _empei_e_reg_SYS_INS_UR_INT_EN_field_set( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_MSK,
                                              EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_OFF,
                                              value);
}


#ifndef empei_e_field_INS_Q_UNDERRUN_INT_E_get
#define empei_e_field_INS_Q_UNDERRUN_INT_E_get( b, h ) \
       _empei_e_field_INS_Q_UNDERRUN_INT_E_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INS_Q_UNDERRUN_INT_E_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000040 bits 23:12) field INS_Q_UNDERRUN_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_MSK) >> EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INS_Q_UNDERRUN_INT_E_get", value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_UNDERRUN_INT_E_set
#define empei_e_field_range_INS_Q_UNDERRUN_INT_E_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INS_Q_UNDERRUN_INT_E_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INS_Q_UNDERRUN_INT_E_set( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit,
                                                                  UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_UNDERRUN_INT_E_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_UNDERRUN_INT_E_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_UNDERRUN_INT_E_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000040 bits 23:12) field INS_Q_UNDERRUN_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000040 bits 23:12) field INS_Q_UNDERRUN_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN */
        _empei_e_reg_SYS_INS_UR_INT_EN_field_set( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  subfield_mask << (EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_OFF + subfield_offset),
                                                  EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_OFF + subfield_offset,
                                                  value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INS_Q_UNDERRUN_INT_E_get
#define empei_e_field_range_INS_Q_UNDERRUN_INT_E_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INS_Q_UNDERRUN_INT_E_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INS_Q_UNDERRUN_INT_E_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_UNDERRUN_INT_E_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_UNDERRUN_INT_E_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000040 bits 23:12) field INS_Q_UNDERRUN_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_MSK)
                  >> EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_MSK, EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_UNDERRUN_INT_E_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_SYS_Q_RESYNC_INT_E_set
#define empei_e_field_SYS_Q_RESYNC_INT_E_set( b, h, value ) \
       _empei_e_field_SYS_Q_RESYNC_INT_E_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_SYS_Q_RESYNC_INT_E_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_SYS_Q_RESYNC_INT_E_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_SYS_Q_RESYNC_INT_E_set", value );

    /* (0x00000044 bits 11:0) field SYS_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN */
    _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_field_set( LOG_CALLER_ARGS
                                                   b,
                                                   h,
                                                   EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_MSK,
                                                   EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_OFF,
                                                   value);
}


#ifndef empei_e_field_SYS_Q_RESYNC_INT_E_get
#define empei_e_field_SYS_Q_RESYNC_INT_E_get( b, h ) \
       _empei_e_field_SYS_Q_RESYNC_INT_E_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SYS_Q_RESYNC_INT_E_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000044 bits 11:0) field SYS_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN */
    reg_value = _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_MSK) >> EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SYS_Q_RESYNC_INT_E_get", value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_RESYNC_INT_E_set
#define empei_e_field_range_SYS_Q_RESYNC_INT_E_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_SYS_Q_RESYNC_INT_E_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_SYS_Q_RESYNC_INT_E_set( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit,
                                                                UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_RESYNC_INT_E_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_RESYNC_INT_E_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_RESYNC_INT_E_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000044 bits 11:0) field SYS_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000044 bits 11:0) field SYS_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN */
        _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_field_set( LOG_CALLER_ARGS
                                                       b,
                                                       h,
                                                       subfield_mask << (EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_OFF + subfield_offset),
                                                       EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_OFF + subfield_offset,
                                                       value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_SYS_Q_RESYNC_INT_E_get
#define empei_e_field_range_SYS_Q_RESYNC_INT_E_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_SYS_Q_RESYNC_INT_E_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_SYS_Q_RESYNC_INT_E_get( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_RESYNC_INT_E_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_RESYNC_INT_E_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000044 bits 11:0) field SYS_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN */
    reg_value = _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_MSK)
                  >> EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_MSK, EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_RESYNC_INT_E_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INS_Q_RESYNC_INT_E_set
#define empei_e_field_INS_Q_RESYNC_INT_E_set( b, h, value ) \
       _empei_e_field_INS_Q_RESYNC_INT_E_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INS_Q_RESYNC_INT_E_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INS_Q_RESYNC_INT_E_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INS_Q_RESYNC_INT_E_set", value );

    /* (0x00000044 bits 23:12) field INS_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN */
    _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_field_set( LOG_CALLER_ARGS
                                                   b,
                                                   h,
                                                   EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_MSK,
                                                   EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_OFF,
                                                   value);
}


#ifndef empei_e_field_INS_Q_RESYNC_INT_E_get
#define empei_e_field_INS_Q_RESYNC_INT_E_get( b, h ) \
       _empei_e_field_INS_Q_RESYNC_INT_E_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INS_Q_RESYNC_INT_E_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000044 bits 23:12) field INS_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN */
    reg_value = _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_MSK) >> EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INS_Q_RESYNC_INT_E_get", value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_RESYNC_INT_E_set
#define empei_e_field_range_INS_Q_RESYNC_INT_E_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INS_Q_RESYNC_INT_E_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INS_Q_RESYNC_INT_E_set( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit,
                                                                UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_RESYNC_INT_E_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_RESYNC_INT_E_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_RESYNC_INT_E_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000044 bits 23:12) field INS_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000044 bits 23:12) field INS_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN */
        _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_field_set( LOG_CALLER_ARGS
                                                       b,
                                                       h,
                                                       subfield_mask << (EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_OFF + subfield_offset),
                                                       EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_OFF + subfield_offset,
                                                       value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INS_Q_RESYNC_INT_E_get
#define empei_e_field_range_INS_Q_RESYNC_INT_E_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INS_Q_RESYNC_INT_E_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INS_Q_RESYNC_INT_E_get( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_RESYNC_INT_E_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_RESYNC_INT_E_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000044 bits 23:12) field INS_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN */
    reg_value = _empei_e_reg_SYS_INS_Q_RSYNC_INT_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_MSK)
                  >> EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_MSK, EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_RESYNC_INT_E_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_EXT_Q_RESYNC_INT_E_set
#define empei_e_field_EXT_Q_RESYNC_INT_E_set( b, h, value ) \
       _empei_e_field_EXT_Q_RESYNC_INT_E_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_EXT_Q_RESYNC_INT_E_set( LOG_CALLER_DEFN
                                                          empei_e_buffer_t *b,
                                                          empei_e_handle_t *h,
                                                          UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_EXT_Q_RESYNC_INT_E_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_EXT_Q_RESYNC_INT_E_set", value );

    /* (0x00000048 bits 11:0) field EXT_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN */
    _empei_e_reg_EXT_Q_RESYNC_INT_EN_field_set( LOG_CALLER_ARGS
                                                b,
                                                h,
                                                EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_MSK,
                                                EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_OFF,
                                                value);
}


#ifndef empei_e_field_EXT_Q_RESYNC_INT_E_get
#define empei_e_field_EXT_Q_RESYNC_INT_E_get( b, h ) \
       _empei_e_field_EXT_Q_RESYNC_INT_E_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_EXT_Q_RESYNC_INT_E_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000048 bits 11:0) field EXT_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN */
    reg_value = _empei_e_reg_EXT_Q_RESYNC_INT_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_MSK) >> EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_EXT_Q_RESYNC_INT_E_get", value );

    return value;
}

#ifndef empei_e_field_range_EXT_Q_RESYNC_INT_E_set
#define empei_e_field_range_EXT_Q_RESYNC_INT_E_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_EXT_Q_RESYNC_INT_E_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_EXT_Q_RESYNC_INT_E_set( LOG_CALLER_DEFN
                                                                empei_e_buffer_t *b,
                                                                empei_e_handle_t *h,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit,
                                                                UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_Q_RESYNC_INT_E_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_Q_RESYNC_INT_E_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_Q_RESYNC_INT_E_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000048 bits 11:0) field EXT_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000048 bits 11:0) field EXT_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN */
        _empei_e_reg_EXT_Q_RESYNC_INT_EN_field_set( LOG_CALLER_ARGS
                                                    b,
                                                    h,
                                                    subfield_mask << (EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_OFF + subfield_offset),
                                                    EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_OFF + subfield_offset,
                                                    value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_EXT_Q_RESYNC_INT_E_get
#define empei_e_field_range_EXT_Q_RESYNC_INT_E_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_EXT_Q_RESYNC_INT_E_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_EXT_Q_RESYNC_INT_E_get( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_Q_RESYNC_INT_E_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_Q_RESYNC_INT_E_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000048 bits 11:0) field EXT_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN */
    reg_value = _empei_e_reg_EXT_Q_RESYNC_INT_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_MSK)
                  >> EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_MSK, EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_Q_RESYNC_INT_E_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_INTL_Q_RESYNC_INT_E_set
#define empei_e_field_INTL_Q_RESYNC_INT_E_set( b, h, value ) \
       _empei_e_field_INTL_Q_RESYNC_INT_E_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_Q_RESYNC_INT_E_set( LOG_CALLER_DEFN
                                                           empei_e_buffer_t *b,
                                                           empei_e_handle_t *h,
                                                           UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_Q_RESYNC_INT_E_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_Q_RESYNC_INT_E_set", value );

    /* (0x00000048 bits 23:12) field INTL_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN */
    _empei_e_reg_EXT_Q_RESYNC_INT_EN_field_set( LOG_CALLER_ARGS
                                                b,
                                                h,
                                                EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_MSK,
                                                EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_OFF,
                                                value);
}


#ifndef empei_e_field_INTL_Q_RESYNC_INT_E_get
#define empei_e_field_INTL_Q_RESYNC_INT_E_get( b, h ) \
       _empei_e_field_INTL_Q_RESYNC_INT_E_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_Q_RESYNC_INT_E_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000048 bits 23:12) field INTL_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN */
    reg_value = _empei_e_reg_EXT_Q_RESYNC_INT_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_MSK) >> EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_Q_RESYNC_INT_E_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_Q_RESYNC_INT_E_set
#define empei_e_field_range_INTL_Q_RESYNC_INT_E_set( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_Q_RESYNC_INT_E_set( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_Q_RESYNC_INT_E_set( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit,
                                                                 UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_RESYNC_INT_E_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_RESYNC_INT_E_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_RESYNC_INT_E_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000048 bits 23:12) field INTL_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000048 bits 23:12) field INTL_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN */
        _empei_e_reg_EXT_Q_RESYNC_INT_EN_field_set( LOG_CALLER_ARGS
                                                    b,
                                                    h,
                                                    subfield_mask << (EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_OFF + subfield_offset),
                                                    EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_OFF + subfield_offset,
                                                    value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_Q_RESYNC_INT_E_get
#define empei_e_field_range_INTL_Q_RESYNC_INT_E_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_Q_RESYNC_INT_E_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_Q_RESYNC_INT_E_get( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 start_bit,
                                                                   UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_RESYNC_INT_E_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_RESYNC_INT_E_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000048 bits 23:12) field INTL_Q_RESYNC_INT_E of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN */
    reg_value = _empei_e_reg_EXT_Q_RESYNC_INT_EN_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_MSK)
                  >> EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_MSK, EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_RESYNC_INT_E_get", start_bit, stop_bit, value );

    return value;
}

/*
 * ==================================================================================
 *                 Parameter Access Functions for Paramset int_sync
 * ==================================================================================
 */

#ifndef empei_e_field_SYS_Q_OVERFLOW_INT_I_set_to_clear
#define empei_e_field_SYS_Q_OVERFLOW_INT_I_set_to_clear( b, h, value ) \
       _empei_e_field_SYS_Q_OVERFLOW_INT_I_set_to_clear( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_SYS_Q_OVERFLOW_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                     empei_e_buffer_t *b,
                                                                     empei_e_handle_t *h,
                                                                     UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_SYS_Q_OVERFLOW_INT_I_set_to_clear", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_SYS_Q_OVERFLOW_INT_I_set_to_clear", value );

    /* (0x0000001c bits 11:0) field SYS_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    _empei_e_reg_SYS_INTL_OF_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                            b,
                                                            h,
                                                            EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_MSK,
                                                            EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF,
                                                            value);
}


#ifndef empei_e_field_SYS_Q_OVERFLOW_INT_I_get
#define empei_e_field_SYS_Q_OVERFLOW_INT_I_get( b, h ) \
       _empei_e_field_SYS_Q_OVERFLOW_INT_I_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SYS_Q_OVERFLOW_INT_I_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000001c bits 11:0) field SYS_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_MSK) >> EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SYS_Q_OVERFLOW_INT_I_get", value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_OVERFLOW_INT_I_set_to_clear
#define empei_e_field_range_SYS_Q_OVERFLOW_INT_I_set_to_clear( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_SYS_Q_OVERFLOW_INT_I_set_to_clear( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_SYS_Q_OVERFLOW_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                           empei_e_buffer_t *b,
                                                                           empei_e_handle_t *h,
                                                                           UINT32 start_bit,
                                                                           UINT32 stop_bit,
                                                                           UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_I_set_to_clear", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_I_set_to_clear", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_OVERFLOW_INT_I_set_to_clear", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000001c bits 11:0) field SYS_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000001c bits 11:0) field SYS_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
        _empei_e_reg_SYS_INTL_OF_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                                b,
                                                                h,
                                                                subfield_mask << (EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF + subfield_offset),
                                                                EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF + subfield_offset,
                                                                value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_SYS_Q_OVERFLOW_INT_I_get
#define empei_e_field_range_SYS_Q_OVERFLOW_INT_I_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_SYS_Q_OVERFLOW_INT_I_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_SYS_Q_OVERFLOW_INT_I_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_I_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_I_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000001c bits 11:0) field SYS_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_MSK)
                  >> EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_MSK, EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_OVERFLOW_INT_I_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_OVERFLOW_INT_I_poll
#define empei_e_field_range_SYS_Q_OVERFLOW_INT_I_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_SYS_Q_OVERFLOW_INT_I_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_SYS_Q_OVERFLOW_INT_I_poll( LOG_CALLER_DEFN
                                                                                   empei_e_buffer_t *b,
                                                                                   empei_e_handle_t *h,
                                                                                   UINT32 start_bit,
                                                                                   UINT32 stop_bit,
                                                                                   UINT32 value,
                                                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                                                   UINT32 max_count,
                                                                                   UINT32 *num_failed_polls,
                                                                                   UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_I_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_I_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_OVERFLOW_INT_I_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000001c bits 11:0) field SYS_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000001c bits 11:0) field SYS_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
        return _empei_e_reg_SYS_INTL_OF_INT_poll( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  subfield_mask << (EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF + subfield_offset),
                                                  value << (EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF + subfield_offset),
                                                  cmp,
                                                  max_count,
                                                  num_failed_polls,
                                                  delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_SYS_Q_OVERFLOW_INT_I_poll
#define empei_e_field_SYS_Q_OVERFLOW_INT_I_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_SYS_Q_OVERFLOW_INT_I_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_SYS_Q_OVERFLOW_INT_I_poll( LOG_CALLER_DEFN
                                                                             empei_e_buffer_t *b,
                                                                             empei_e_handle_t *h,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_SYS_Q_OVERFLOW_INT_I_poll", value );

    /* (0x0000001c bits 11:0) field SYS_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    return _empei_e_reg_SYS_INTL_OF_INT_poll( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_MSK,
                                              (value<<EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_INTL_Q_OVERFLOW_INT_I_set_to_clear
#define empei_e_field_INTL_Q_OVERFLOW_INT_I_set_to_clear( b, h, value ) \
       _empei_e_field_INTL_Q_OVERFLOW_INT_I_set_to_clear( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_Q_OVERFLOW_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                      empei_e_buffer_t *b,
                                                                      empei_e_handle_t *h,
                                                                      UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_Q_OVERFLOW_INT_I_set_to_clear", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_Q_OVERFLOW_INT_I_set_to_clear", value );

    /* (0x0000001c bits 23:12) field INTL_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    _empei_e_reg_SYS_INTL_OF_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                            b,
                                                            h,
                                                            EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_MSK,
                                                            EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF,
                                                            value);
}


#ifndef empei_e_field_INTL_Q_OVERFLOW_INT_I_get
#define empei_e_field_INTL_Q_OVERFLOW_INT_I_get( b, h ) \
       _empei_e_field_INTL_Q_OVERFLOW_INT_I_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_Q_OVERFLOW_INT_I_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000001c bits 23:12) field INTL_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_MSK) >> EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_Q_OVERFLOW_INT_I_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_Q_OVERFLOW_INT_I_set_to_clear
#define empei_e_field_range_INTL_Q_OVERFLOW_INT_I_set_to_clear( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_Q_OVERFLOW_INT_I_set_to_clear( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_Q_OVERFLOW_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                            empei_e_buffer_t *b,
                                                                            empei_e_handle_t *h,
                                                                            UINT32 start_bit,
                                                                            UINT32 stop_bit,
                                                                            UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_I_set_to_clear", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_I_set_to_clear", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_OVERFLOW_INT_I_set_to_clear", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000001c bits 23:12) field INTL_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000001c bits 23:12) field INTL_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
        _empei_e_reg_SYS_INTL_OF_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                                b,
                                                                h,
                                                                subfield_mask << (EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF + subfield_offset),
                                                                EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF + subfield_offset,
                                                                value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_Q_OVERFLOW_INT_I_get
#define empei_e_field_range_INTL_Q_OVERFLOW_INT_I_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_Q_OVERFLOW_INT_I_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_Q_OVERFLOW_INT_I_get( LOG_CALLER_DEFN
                                                                     empei_e_buffer_t *b,
                                                                     empei_e_handle_t *h,
                                                                     UINT32 start_bit,
                                                                     UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_I_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_I_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000001c bits 23:12) field INTL_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_MSK)
                  >> EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_MSK, EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_OVERFLOW_INT_I_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_INTL_Q_OVERFLOW_INT_I_poll
#define empei_e_field_range_INTL_Q_OVERFLOW_INT_I_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_INTL_Q_OVERFLOW_INT_I_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_INTL_Q_OVERFLOW_INT_I_poll( LOG_CALLER_DEFN
                                                                                    empei_e_buffer_t *b,
                                                                                    empei_e_handle_t *h,
                                                                                    UINT32 start_bit,
                                                                                    UINT32 stop_bit,
                                                                                    UINT32 value,
                                                                                    PMC_POLL_COMPARISON_TYPE cmp,
                                                                                    UINT32 max_count,
                                                                                    UINT32 *num_failed_polls,
                                                                                    UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_I_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_I_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_OVERFLOW_INT_I_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000001c bits 23:12) field INTL_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000001c bits 23:12) field INTL_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
        return _empei_e_reg_SYS_INTL_OF_INT_poll( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  subfield_mask << (EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF + subfield_offset),
                                                  value << (EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF + subfield_offset),
                                                  cmp,
                                                  max_count,
                                                  num_failed_polls,
                                                  delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_INTL_Q_OVERFLOW_INT_I_poll
#define empei_e_field_INTL_Q_OVERFLOW_INT_I_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_INTL_Q_OVERFLOW_INT_I_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_INTL_Q_OVERFLOW_INT_I_poll( LOG_CALLER_DEFN
                                                                              empei_e_buffer_t *b,
                                                                              empei_e_handle_t *h,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_INTL_Q_OVERFLOW_INT_I_poll", value );

    /* (0x0000001c bits 23:12) field INTL_Q_OVERFLOW_INT_I of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT */
    return _empei_e_reg_SYS_INTL_OF_INT_poll( LOG_CALLER_ARGS
                                              b,
                                              h,
                                              EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_MSK,
                                              (value<<EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_SYS_Q_UNDERRUN_INT_I_set_to_clear
#define empei_e_field_SYS_Q_UNDERRUN_INT_I_set_to_clear( b, h, value ) \
       _empei_e_field_SYS_Q_UNDERRUN_INT_I_set_to_clear( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_SYS_Q_UNDERRUN_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                     empei_e_buffer_t *b,
                                                                     empei_e_handle_t *h,
                                                                     UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_SYS_Q_UNDERRUN_INT_I_set_to_clear", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_SYS_Q_UNDERRUN_INT_I_set_to_clear", value );

    /* (0x00000020 bits 11:0) field SYS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    _empei_e_reg_SYS_INS_UR_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                           b,
                                                           h,
                                                           EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_MSK,
                                                           EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF,
                                                           value);
}


#ifndef empei_e_field_SYS_Q_UNDERRUN_INT_I_get
#define empei_e_field_SYS_Q_UNDERRUN_INT_I_get( b, h ) \
       _empei_e_field_SYS_Q_UNDERRUN_INT_I_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SYS_Q_UNDERRUN_INT_I_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000020 bits 11:0) field SYS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_MSK) >> EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SYS_Q_UNDERRUN_INT_I_get", value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_UNDERRUN_INT_I_set_to_clear
#define empei_e_field_range_SYS_Q_UNDERRUN_INT_I_set_to_clear( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_SYS_Q_UNDERRUN_INT_I_set_to_clear( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_SYS_Q_UNDERRUN_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                           empei_e_buffer_t *b,
                                                                           empei_e_handle_t *h,
                                                                           UINT32 start_bit,
                                                                           UINT32 stop_bit,
                                                                           UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_I_set_to_clear", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_I_set_to_clear", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_UNDERRUN_INT_I_set_to_clear", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000020 bits 11:0) field SYS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000020 bits 11:0) field SYS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
        _empei_e_reg_SYS_INS_UR_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                               b,
                                                               h,
                                                               subfield_mask << (EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF + subfield_offset),
                                                               EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF + subfield_offset,
                                                               value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_SYS_Q_UNDERRUN_INT_I_get
#define empei_e_field_range_SYS_Q_UNDERRUN_INT_I_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_SYS_Q_UNDERRUN_INT_I_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_SYS_Q_UNDERRUN_INT_I_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_I_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_I_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000020 bits 11:0) field SYS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_MSK)
                  >> EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_MSK, EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_UNDERRUN_INT_I_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_UNDERRUN_INT_I_poll
#define empei_e_field_range_SYS_Q_UNDERRUN_INT_I_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_SYS_Q_UNDERRUN_INT_I_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_SYS_Q_UNDERRUN_INT_I_poll( LOG_CALLER_DEFN
                                                                                   empei_e_buffer_t *b,
                                                                                   empei_e_handle_t *h,
                                                                                   UINT32 start_bit,
                                                                                   UINT32 stop_bit,
                                                                                   UINT32 value,
                                                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                                                   UINT32 max_count,
                                                                                   UINT32 *num_failed_polls,
                                                                                   UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_I_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_I_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_UNDERRUN_INT_I_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000020 bits 11:0) field SYS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000020 bits 11:0) field SYS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
        return _empei_e_reg_SYS_INS_UR_INT_poll( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF + subfield_offset),
                                                 value << (EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF + subfield_offset),
                                                 cmp,
                                                 max_count,
                                                 num_failed_polls,
                                                 delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_SYS_Q_UNDERRUN_INT_I_poll
#define empei_e_field_SYS_Q_UNDERRUN_INT_I_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_SYS_Q_UNDERRUN_INT_I_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_SYS_Q_UNDERRUN_INT_I_poll( LOG_CALLER_DEFN
                                                                             empei_e_buffer_t *b,
                                                                             empei_e_handle_t *h,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_SYS_Q_UNDERRUN_INT_I_poll", value );

    /* (0x00000020 bits 11:0) field SYS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    return _empei_e_reg_SYS_INS_UR_INT_poll( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_MSK,
                                             (value<<EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_INS_Q_UNDERRUN_INT_I_set_to_clear
#define empei_e_field_INS_Q_UNDERRUN_INT_I_set_to_clear( b, h, value ) \
       _empei_e_field_INS_Q_UNDERRUN_INT_I_set_to_clear( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INS_Q_UNDERRUN_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                     empei_e_buffer_t *b,
                                                                     empei_e_handle_t *h,
                                                                     UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INS_Q_UNDERRUN_INT_I_set_to_clear", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INS_Q_UNDERRUN_INT_I_set_to_clear", value );

    /* (0x00000020 bits 23:12) field INS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    _empei_e_reg_SYS_INS_UR_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                           b,
                                                           h,
                                                           EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_MSK,
                                                           EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF,
                                                           value);
}


#ifndef empei_e_field_INS_Q_UNDERRUN_INT_I_get
#define empei_e_field_INS_Q_UNDERRUN_INT_I_get( b, h ) \
       _empei_e_field_INS_Q_UNDERRUN_INT_I_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INS_Q_UNDERRUN_INT_I_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000020 bits 23:12) field INS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_MSK) >> EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INS_Q_UNDERRUN_INT_I_get", value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_UNDERRUN_INT_I_set_to_clear
#define empei_e_field_range_INS_Q_UNDERRUN_INT_I_set_to_clear( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INS_Q_UNDERRUN_INT_I_set_to_clear( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INS_Q_UNDERRUN_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                           empei_e_buffer_t *b,
                                                                           empei_e_handle_t *h,
                                                                           UINT32 start_bit,
                                                                           UINT32 stop_bit,
                                                                           UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_UNDERRUN_INT_I_set_to_clear", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_UNDERRUN_INT_I_set_to_clear", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_UNDERRUN_INT_I_set_to_clear", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000020 bits 23:12) field INS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000020 bits 23:12) field INS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
        _empei_e_reg_SYS_INS_UR_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                               b,
                                                               h,
                                                               subfield_mask << (EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF + subfield_offset),
                                                               EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF + subfield_offset,
                                                               value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INS_Q_UNDERRUN_INT_I_get
#define empei_e_field_range_INS_Q_UNDERRUN_INT_I_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INS_Q_UNDERRUN_INT_I_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INS_Q_UNDERRUN_INT_I_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_UNDERRUN_INT_I_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_UNDERRUN_INT_I_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000020 bits 23:12) field INS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_MSK)
                  >> EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_MSK, EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_UNDERRUN_INT_I_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_UNDERRUN_INT_I_poll
#define empei_e_field_range_INS_Q_UNDERRUN_INT_I_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_INS_Q_UNDERRUN_INT_I_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_INS_Q_UNDERRUN_INT_I_poll( LOG_CALLER_DEFN
                                                                                   empei_e_buffer_t *b,
                                                                                   empei_e_handle_t *h,
                                                                                   UINT32 start_bit,
                                                                                   UINT32 stop_bit,
                                                                                   UINT32 value,
                                                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                                                   UINT32 max_count,
                                                                                   UINT32 *num_failed_polls,
                                                                                   UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_UNDERRUN_INT_I_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_UNDERRUN_INT_I_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_UNDERRUN_INT_I_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000020 bits 23:12) field INS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000020 bits 23:12) field INS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
        return _empei_e_reg_SYS_INS_UR_INT_poll( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 subfield_mask << (EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF + subfield_offset),
                                                 value << (EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF + subfield_offset),
                                                 cmp,
                                                 max_count,
                                                 num_failed_polls,
                                                 delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_INS_Q_UNDERRUN_INT_I_poll
#define empei_e_field_INS_Q_UNDERRUN_INT_I_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_INS_Q_UNDERRUN_INT_I_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_INS_Q_UNDERRUN_INT_I_poll( LOG_CALLER_DEFN
                                                                             empei_e_buffer_t *b,
                                                                             empei_e_handle_t *h,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_INS_Q_UNDERRUN_INT_I_poll", value );

    /* (0x00000020 bits 23:12) field INS_Q_UNDERRUN_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT */
    return _empei_e_reg_SYS_INS_UR_INT_poll( LOG_CALLER_ARGS
                                             b,
                                             h,
                                             EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_MSK,
                                             (value<<EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_SYS_Q_RESYNC_INT_I_set_to_clear
#define empei_e_field_SYS_Q_RESYNC_INT_I_set_to_clear( b, h, value ) \
       _empei_e_field_SYS_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_SYS_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_SYS_Q_RESYNC_INT_I_set_to_clear", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_SYS_Q_RESYNC_INT_I_set_to_clear", value );

    /* (0x00000024 bits 11:0) field SYS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    _empei_e_reg_SYS_INS_Q_RSYNC_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                                b,
                                                                h,
                                                                EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_MSK,
                                                                EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF,
                                                                value);
}


#ifndef empei_e_field_SYS_Q_RESYNC_INT_I_get
#define empei_e_field_SYS_Q_RESYNC_INT_I_get( b, h ) \
       _empei_e_field_SYS_Q_RESYNC_INT_I_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SYS_Q_RESYNC_INT_I_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000024 bits 11:0) field SYS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    reg_value = _empei_e_reg_SYS_INS_Q_RSYNC_INT_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_MSK) >> EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SYS_Q_RESYNC_INT_I_get", value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_RESYNC_INT_I_set_to_clear
#define empei_e_field_range_SYS_Q_RESYNC_INT_I_set_to_clear( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_SYS_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_SYS_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                         empei_e_buffer_t *b,
                                                                         empei_e_handle_t *h,
                                                                         UINT32 start_bit,
                                                                         UINT32 stop_bit,
                                                                         UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_RESYNC_INT_I_set_to_clear", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_RESYNC_INT_I_set_to_clear", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_RESYNC_INT_I_set_to_clear", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000024 bits 11:0) field SYS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000024 bits 11:0) field SYS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
        _empei_e_reg_SYS_INS_Q_RSYNC_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                                    b,
                                                                    h,
                                                                    subfield_mask << (EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                                    EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF + subfield_offset,
                                                                    value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_SYS_Q_RESYNC_INT_I_get
#define empei_e_field_range_SYS_Q_RESYNC_INT_I_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_SYS_Q_RESYNC_INT_I_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_SYS_Q_RESYNC_INT_I_get( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_RESYNC_INT_I_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_RESYNC_INT_I_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000024 bits 11:0) field SYS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    reg_value = _empei_e_reg_SYS_INS_Q_RSYNC_INT_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_MSK)
                  >> EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_MSK, EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_RESYNC_INT_I_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_RESYNC_INT_I_poll
#define empei_e_field_range_SYS_Q_RESYNC_INT_I_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_SYS_Q_RESYNC_INT_I_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_SYS_Q_RESYNC_INT_I_poll( LOG_CALLER_DEFN
                                                                                 empei_e_buffer_t *b,
                                                                                 empei_e_handle_t *h,
                                                                                 UINT32 start_bit,
                                                                                 UINT32 stop_bit,
                                                                                 UINT32 value,
                                                                                 PMC_POLL_COMPARISON_TYPE cmp,
                                                                                 UINT32 max_count,
                                                                                 UINT32 *num_failed_polls,
                                                                                 UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_RESYNC_INT_I_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_RESYNC_INT_I_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_RESYNC_INT_I_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000024 bits 11:0) field SYS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000024 bits 11:0) field SYS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
        return _empei_e_reg_SYS_INS_Q_RSYNC_INT_poll( LOG_CALLER_ARGS
                                                      b,
                                                      h,
                                                      subfield_mask << (EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                      value << (EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                      cmp,
                                                      max_count,
                                                      num_failed_polls,
                                                      delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_SYS_Q_RESYNC_INT_I_poll
#define empei_e_field_SYS_Q_RESYNC_INT_I_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_SYS_Q_RESYNC_INT_I_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_SYS_Q_RESYNC_INT_I_poll( LOG_CALLER_DEFN
                                                                           empei_e_buffer_t *b,
                                                                           empei_e_handle_t *h,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_SYS_Q_RESYNC_INT_I_poll", value );

    /* (0x00000024 bits 11:0) field SYS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    return _empei_e_reg_SYS_INS_Q_RSYNC_INT_poll( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_MSK,
                                                  (value<<EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF),
                                                  cmp,
                                                  max_count,
                                                  num_failed_polls,
                                                  delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_INS_Q_RESYNC_INT_I_set_to_clear
#define empei_e_field_INS_Q_RESYNC_INT_I_set_to_clear( b, h, value ) \
       _empei_e_field_INS_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INS_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INS_Q_RESYNC_INT_I_set_to_clear", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INS_Q_RESYNC_INT_I_set_to_clear", value );

    /* (0x00000024 bits 23:12) field INS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    _empei_e_reg_SYS_INS_Q_RSYNC_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                                b,
                                                                h,
                                                                EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_MSK,
                                                                EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF,
                                                                value);
}


#ifndef empei_e_field_INS_Q_RESYNC_INT_I_get
#define empei_e_field_INS_Q_RESYNC_INT_I_get( b, h ) \
       _empei_e_field_INS_Q_RESYNC_INT_I_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INS_Q_RESYNC_INT_I_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000024 bits 23:12) field INS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    reg_value = _empei_e_reg_SYS_INS_Q_RSYNC_INT_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_MSK) >> EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INS_Q_RESYNC_INT_I_get", value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_RESYNC_INT_I_set_to_clear
#define empei_e_field_range_INS_Q_RESYNC_INT_I_set_to_clear( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INS_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INS_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                         empei_e_buffer_t *b,
                                                                         empei_e_handle_t *h,
                                                                         UINT32 start_bit,
                                                                         UINT32 stop_bit,
                                                                         UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_RESYNC_INT_I_set_to_clear", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_RESYNC_INT_I_set_to_clear", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_RESYNC_INT_I_set_to_clear", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000024 bits 23:12) field INS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000024 bits 23:12) field INS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
        _empei_e_reg_SYS_INS_Q_RSYNC_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                                    b,
                                                                    h,
                                                                    subfield_mask << (EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                                    EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF + subfield_offset,
                                                                    value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INS_Q_RESYNC_INT_I_get
#define empei_e_field_range_INS_Q_RESYNC_INT_I_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INS_Q_RESYNC_INT_I_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INS_Q_RESYNC_INT_I_get( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_RESYNC_INT_I_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_RESYNC_INT_I_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000024 bits 23:12) field INS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    reg_value = _empei_e_reg_SYS_INS_Q_RSYNC_INT_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_MSK)
                  >> EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_MSK, EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_RESYNC_INT_I_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_RESYNC_INT_I_poll
#define empei_e_field_range_INS_Q_RESYNC_INT_I_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_INS_Q_RESYNC_INT_I_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_INS_Q_RESYNC_INT_I_poll( LOG_CALLER_DEFN
                                                                                 empei_e_buffer_t *b,
                                                                                 empei_e_handle_t *h,
                                                                                 UINT32 start_bit,
                                                                                 UINT32 stop_bit,
                                                                                 UINT32 value,
                                                                                 PMC_POLL_COMPARISON_TYPE cmp,
                                                                                 UINT32 max_count,
                                                                                 UINT32 *num_failed_polls,
                                                                                 UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_RESYNC_INT_I_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_RESYNC_INT_I_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_RESYNC_INT_I_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000024 bits 23:12) field INS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000024 bits 23:12) field INS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
        return _empei_e_reg_SYS_INS_Q_RSYNC_INT_poll( LOG_CALLER_ARGS
                                                      b,
                                                      h,
                                                      subfield_mask << (EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                      value << (EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                      cmp,
                                                      max_count,
                                                      num_failed_polls,
                                                      delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_INS_Q_RESYNC_INT_I_poll
#define empei_e_field_INS_Q_RESYNC_INT_I_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_INS_Q_RESYNC_INT_I_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_INS_Q_RESYNC_INT_I_poll( LOG_CALLER_DEFN
                                                                           empei_e_buffer_t *b,
                                                                           empei_e_handle_t *h,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_INS_Q_RESYNC_INT_I_poll", value );

    /* (0x00000024 bits 23:12) field INS_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT */
    return _empei_e_reg_SYS_INS_Q_RSYNC_INT_poll( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_MSK,
                                                  (value<<EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF),
                                                  cmp,
                                                  max_count,
                                                  num_failed_polls,
                                                  delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_EXT_Q_RESYNC_INT_I_set_to_clear
#define empei_e_field_EXT_Q_RESYNC_INT_I_set_to_clear( b, h, value ) \
       _empei_e_field_EXT_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_EXT_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_EXT_Q_RESYNC_INT_I_set_to_clear", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_EXT_Q_RESYNC_INT_I_set_to_clear", value );

    /* (0x00000028 bits 11:0) field EXT_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    _empei_e_reg_EXT_Q_RESYNC_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                             b,
                                                             h,
                                                             EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_MSK,
                                                             EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF,
                                                             value);
}


#ifndef empei_e_field_EXT_Q_RESYNC_INT_I_get
#define empei_e_field_EXT_Q_RESYNC_INT_I_get( b, h ) \
       _empei_e_field_EXT_Q_RESYNC_INT_I_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_EXT_Q_RESYNC_INT_I_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000028 bits 11:0) field EXT_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    reg_value = _empei_e_reg_EXT_Q_RESYNC_INT_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_MSK) >> EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_EXT_Q_RESYNC_INT_I_get", value );

    return value;
}

#ifndef empei_e_field_range_EXT_Q_RESYNC_INT_I_set_to_clear
#define empei_e_field_range_EXT_Q_RESYNC_INT_I_set_to_clear( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_EXT_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_EXT_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                         empei_e_buffer_t *b,
                                                                         empei_e_handle_t *h,
                                                                         UINT32 start_bit,
                                                                         UINT32 stop_bit,
                                                                         UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_Q_RESYNC_INT_I_set_to_clear", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_Q_RESYNC_INT_I_set_to_clear", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_Q_RESYNC_INT_I_set_to_clear", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000028 bits 11:0) field EXT_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000028 bits 11:0) field EXT_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
        _empei_e_reg_EXT_Q_RESYNC_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                                 b,
                                                                 h,
                                                                 subfield_mask << (EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                                 EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF + subfield_offset,
                                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_EXT_Q_RESYNC_INT_I_get
#define empei_e_field_range_EXT_Q_RESYNC_INT_I_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_EXT_Q_RESYNC_INT_I_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_EXT_Q_RESYNC_INT_I_get( LOG_CALLER_DEFN
                                                                  empei_e_buffer_t *b,
                                                                  empei_e_handle_t *h,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_Q_RESYNC_INT_I_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_Q_RESYNC_INT_I_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000028 bits 11:0) field EXT_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    reg_value = _empei_e_reg_EXT_Q_RESYNC_INT_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_MSK)
                  >> EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_MSK, EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_Q_RESYNC_INT_I_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_EXT_Q_RESYNC_INT_I_poll
#define empei_e_field_range_EXT_Q_RESYNC_INT_I_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_EXT_Q_RESYNC_INT_I_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_EXT_Q_RESYNC_INT_I_poll( LOG_CALLER_DEFN
                                                                                 empei_e_buffer_t *b,
                                                                                 empei_e_handle_t *h,
                                                                                 UINT32 start_bit,
                                                                                 UINT32 stop_bit,
                                                                                 UINT32 value,
                                                                                 PMC_POLL_COMPARISON_TYPE cmp,
                                                                                 UINT32 max_count,
                                                                                 UINT32 *num_failed_polls,
                                                                                 UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_Q_RESYNC_INT_I_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_Q_RESYNC_INT_I_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_Q_RESYNC_INT_I_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000028 bits 11:0) field EXT_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000028 bits 11:0) field EXT_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
        return _empei_e_reg_EXT_Q_RESYNC_INT_poll( LOG_CALLER_ARGS
                                                   b,
                                                   h,
                                                   subfield_mask << (EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                   value << (EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                   cmp,
                                                   max_count,
                                                   num_failed_polls,
                                                   delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_EXT_Q_RESYNC_INT_I_poll
#define empei_e_field_EXT_Q_RESYNC_INT_I_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_EXT_Q_RESYNC_INT_I_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_EXT_Q_RESYNC_INT_I_poll( LOG_CALLER_DEFN
                                                                           empei_e_buffer_t *b,
                                                                           empei_e_handle_t *h,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_EXT_Q_RESYNC_INT_I_poll", value );

    /* (0x00000028 bits 11:0) field EXT_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    return _empei_e_reg_EXT_Q_RESYNC_INT_poll( LOG_CALLER_ARGS
                                               b,
                                               h,
                                               EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_MSK,
                                               (value<<EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF),
                                               cmp,
                                               max_count,
                                               num_failed_polls,
                                               delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_INTL_Q_RESYNC_INT_I_set_to_clear
#define empei_e_field_INTL_Q_RESYNC_INT_I_set_to_clear( b, h, value ) \
       _empei_e_field_INTL_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_INTL_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_INTL_Q_RESYNC_INT_I_set_to_clear", value, 4095);
    IOLOG( "%s <= 0x%08x", "empei_e_field_INTL_Q_RESYNC_INT_I_set_to_clear", value );

    /* (0x00000028 bits 23:12) field INTL_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    _empei_e_reg_EXT_Q_RESYNC_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                             b,
                                                             h,
                                                             EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_MSK,
                                                             EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_OFF,
                                                             value);
}


#ifndef empei_e_field_INTL_Q_RESYNC_INT_I_get
#define empei_e_field_INTL_Q_RESYNC_INT_I_get( b, h ) \
       _empei_e_field_INTL_Q_RESYNC_INT_I_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_Q_RESYNC_INT_I_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000028 bits 23:12) field INTL_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    reg_value = _empei_e_reg_EXT_Q_RESYNC_INT_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_MSK) >> EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_Q_RESYNC_INT_I_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_Q_RESYNC_INT_I_set_to_clear
#define empei_e_field_range_INTL_Q_RESYNC_INT_I_set_to_clear( b, h, start_bit, stop_bit, value ) \
       _empei_e_field_range_INTL_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER b, h, start_bit, stop_bit, value )
#endif
static INLINE void _empei_e_field_range_INTL_Q_RESYNC_INT_I_set_to_clear( LOG_CALLER_DEFN
                                                                          empei_e_buffer_t *b,
                                                                          empei_e_handle_t *h,
                                                                          UINT32 start_bit,
                                                                          UINT32 stop_bit,
                                                                          UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_RESYNC_INT_I_set_to_clear", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_RESYNC_INT_I_set_to_clear", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_RESYNC_INT_I_set_to_clear", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000028 bits 23:12) field INTL_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift =  12 - start_bit;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000028 bits 23:12) field INTL_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
        _empei_e_reg_EXT_Q_RESYNC_INT_action_on_write_field_set( LOG_CALLER_ARGS
                                                                 b,
                                                                 h,
                                                                 subfield_mask << (EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                                 EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_OFF + subfield_offset,
                                                                 value >> subfield_shift);
    }
}


#ifndef empei_e_field_range_INTL_Q_RESYNC_INT_I_get
#define empei_e_field_range_INTL_Q_RESYNC_INT_I_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_Q_RESYNC_INT_I_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_Q_RESYNC_INT_I_get( LOG_CALLER_DEFN
                                                                   empei_e_buffer_t *b,
                                                                   empei_e_handle_t *h,
                                                                   UINT32 start_bit,
                                                                   UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_RESYNC_INT_I_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_RESYNC_INT_I_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000028 bits 23:12) field INTL_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    reg_value = _empei_e_reg_EXT_Q_RESYNC_INT_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_MSK)
                  >> EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_MSK, EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_RESYNC_INT_I_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_INTL_Q_RESYNC_INT_I_poll
#define empei_e_field_range_INTL_Q_RESYNC_INT_I_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_INTL_Q_RESYNC_INT_I_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_INTL_Q_RESYNC_INT_I_poll( LOG_CALLER_DEFN
                                                                                  empei_e_buffer_t *b,
                                                                                  empei_e_handle_t *h,
                                                                                  UINT32 start_bit,
                                                                                  UINT32 stop_bit,
                                                                                  UINT32 value,
                                                                                  PMC_POLL_COMPARISON_TYPE cmp,
                                                                                  UINT32 max_count,
                                                                                  UINT32 *num_failed_polls,
                                                                                  UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_RESYNC_INT_I_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_RESYNC_INT_I_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_RESYNC_INT_I_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000028 bits 23:12) field INTL_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000028 bits 23:12) field INTL_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
        return _empei_e_reg_EXT_Q_RESYNC_INT_poll( LOG_CALLER_ARGS
                                                   b,
                                                   h,
                                                   subfield_mask << (EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                   value << (EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_OFF + subfield_offset),
                                                   cmp,
                                                   max_count,
                                                   num_failed_polls,
                                                   delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_INTL_Q_RESYNC_INT_I_poll
#define empei_e_field_INTL_Q_RESYNC_INT_I_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_INTL_Q_RESYNC_INT_I_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_INTL_Q_RESYNC_INT_I_poll( LOG_CALLER_DEFN
                                                                            empei_e_buffer_t *b,
                                                                            empei_e_handle_t *h,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_INTL_Q_RESYNC_INT_I_poll", value );

    /* (0x00000028 bits 23:12) field INTL_Q_RESYNC_INT_I of register PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT */
    return _empei_e_reg_EXT_Q_RESYNC_INT_poll( LOG_CALLER_ARGS
                                               b,
                                               h,
                                               EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_MSK,
                                               (value<<EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_OFF),
                                               cmp,
                                               max_count,
                                               num_failed_polls,
                                               delay_between_polls_in_microseconds);
}


/*
 * ==================================================================================
 *                Parameter Access Functions for Paramset int_value
 * ==================================================================================
 */

#ifndef empei_e_field_INS_Q_OVERFLOW_INT_V_get
#define empei_e_field_INS_Q_OVERFLOW_INT_V_get( b, h ) \
       _empei_e_field_INS_Q_OVERFLOW_INT_V_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INS_Q_OVERFLOW_INT_V_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000058 bits 11:0) field INS_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL */
    reg_value = _empei_e_reg_INS_EXT_OF_INT_VAL_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_MSK) >> EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INS_Q_OVERFLOW_INT_V_get", value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_OVERFLOW_INT_V_get
#define empei_e_field_range_INS_Q_OVERFLOW_INT_V_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INS_Q_OVERFLOW_INT_V_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INS_Q_OVERFLOW_INT_V_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_OVERFLOW_INT_V_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_OVERFLOW_INT_V_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000058 bits 11:0) field INS_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL */
    reg_value = _empei_e_reg_INS_EXT_OF_INT_VAL_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_MSK)
                  >> EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_MSK, EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_OVERFLOW_INT_V_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_OVERFLOW_INT_V_poll
#define empei_e_field_range_INS_Q_OVERFLOW_INT_V_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_INS_Q_OVERFLOW_INT_V_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_INS_Q_OVERFLOW_INT_V_poll( LOG_CALLER_DEFN
                                                                                   empei_e_buffer_t *b,
                                                                                   empei_e_handle_t *h,
                                                                                   UINT32 start_bit,
                                                                                   UINT32 stop_bit,
                                                                                   UINT32 value,
                                                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                                                   UINT32 max_count,
                                                                                   UINT32 *num_failed_polls,
                                                                                   UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_OVERFLOW_INT_V_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_OVERFLOW_INT_V_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_OVERFLOW_INT_V_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000058 bits 11:0) field INS_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000058 bits 11:0) field INS_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL */
        return _empei_e_reg_INS_EXT_OF_INT_VAL_poll( LOG_CALLER_ARGS
                                                     b,
                                                     h,
                                                     subfield_mask << (EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_OFF + subfield_offset),
                                                     value << (EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_OFF + subfield_offset),
                                                     cmp,
                                                     max_count,
                                                     num_failed_polls,
                                                     delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_INS_Q_OVERFLOW_INT_V_poll
#define empei_e_field_INS_Q_OVERFLOW_INT_V_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_INS_Q_OVERFLOW_INT_V_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_INS_Q_OVERFLOW_INT_V_poll( LOG_CALLER_DEFN
                                                                             empei_e_buffer_t *b,
                                                                             empei_e_handle_t *h,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_INS_Q_OVERFLOW_INT_V_poll", value );

    /* (0x00000058 bits 11:0) field INS_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL */
    return _empei_e_reg_INS_EXT_OF_INT_VAL_poll( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_MSK,
                                                 (value<<EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_OFF),
                                                 cmp,
                                                 max_count,
                                                 num_failed_polls,
                                                 delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_EXT_Q_OVERFLOW_INT_V_get
#define empei_e_field_EXT_Q_OVERFLOW_INT_V_get( b, h ) \
       _empei_e_field_EXT_Q_OVERFLOW_INT_V_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_EXT_Q_OVERFLOW_INT_V_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000058 bits 23:12) field EXT_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL */
    reg_value = _empei_e_reg_INS_EXT_OF_INT_VAL_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_MSK) >> EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_EXT_Q_OVERFLOW_INT_V_get", value );

    return value;
}

#ifndef empei_e_field_range_EXT_Q_OVERFLOW_INT_V_get
#define empei_e_field_range_EXT_Q_OVERFLOW_INT_V_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_EXT_Q_OVERFLOW_INT_V_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_EXT_Q_OVERFLOW_INT_V_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_Q_OVERFLOW_INT_V_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_Q_OVERFLOW_INT_V_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000058 bits 23:12) field EXT_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL */
    reg_value = _empei_e_reg_INS_EXT_OF_INT_VAL_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_MSK)
                  >> EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_MSK, EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_Q_OVERFLOW_INT_V_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_EXT_Q_OVERFLOW_INT_V_poll
#define empei_e_field_range_EXT_Q_OVERFLOW_INT_V_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_EXT_Q_OVERFLOW_INT_V_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_EXT_Q_OVERFLOW_INT_V_poll( LOG_CALLER_DEFN
                                                                                   empei_e_buffer_t *b,
                                                                                   empei_e_handle_t *h,
                                                                                   UINT32 start_bit,
                                                                                   UINT32 stop_bit,
                                                                                   UINT32 value,
                                                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                                                   UINT32 max_count,
                                                                                   UINT32 *num_failed_polls,
                                                                                   UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_EXT_Q_OVERFLOW_INT_V_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_EXT_Q_OVERFLOW_INT_V_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_EXT_Q_OVERFLOW_INT_V_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000058 bits 23:12) field EXT_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000058 bits 23:12) field EXT_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL */
        return _empei_e_reg_INS_EXT_OF_INT_VAL_poll( LOG_CALLER_ARGS
                                                     b,
                                                     h,
                                                     subfield_mask << (EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_OFF + subfield_offset),
                                                     value << (EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_OFF + subfield_offset),
                                                     cmp,
                                                     max_count,
                                                     num_failed_polls,
                                                     delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_EXT_Q_OVERFLOW_INT_V_poll
#define empei_e_field_EXT_Q_OVERFLOW_INT_V_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_EXT_Q_OVERFLOW_INT_V_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_EXT_Q_OVERFLOW_INT_V_poll( LOG_CALLER_DEFN
                                                                             empei_e_buffer_t *b,
                                                                             empei_e_handle_t *h,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_EXT_Q_OVERFLOW_INT_V_poll", value );

    /* (0x00000058 bits 23:12) field EXT_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL */
    return _empei_e_reg_INS_EXT_OF_INT_VAL_poll( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_MSK,
                                                 (value<<EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_OFF),
                                                 cmp,
                                                 max_count,
                                                 num_failed_polls,
                                                 delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_SYS_Q_OVERFLOW_INT_V_get
#define empei_e_field_SYS_Q_OVERFLOW_INT_V_get( b, h ) \
       _empei_e_field_SYS_Q_OVERFLOW_INT_V_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SYS_Q_OVERFLOW_INT_V_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000005c bits 11:0) field SYS_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_VAL_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_MSK) >> EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SYS_Q_OVERFLOW_INT_V_get", value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_OVERFLOW_INT_V_get
#define empei_e_field_range_SYS_Q_OVERFLOW_INT_V_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_SYS_Q_OVERFLOW_INT_V_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_SYS_Q_OVERFLOW_INT_V_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_V_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_V_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000005c bits 11:0) field SYS_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_VAL_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_MSK)
                  >> EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_MSK, EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_OVERFLOW_INT_V_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_OVERFLOW_INT_V_poll
#define empei_e_field_range_SYS_Q_OVERFLOW_INT_V_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_SYS_Q_OVERFLOW_INT_V_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_SYS_Q_OVERFLOW_INT_V_poll( LOG_CALLER_DEFN
                                                                                   empei_e_buffer_t *b,
                                                                                   empei_e_handle_t *h,
                                                                                   UINT32 start_bit,
                                                                                   UINT32 stop_bit,
                                                                                   UINT32 value,
                                                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                                                   UINT32 max_count,
                                                                                   UINT32 *num_failed_polls,
                                                                                   UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_V_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_OVERFLOW_INT_V_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_OVERFLOW_INT_V_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000005c bits 11:0) field SYS_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000005c bits 11:0) field SYS_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL */
        return _empei_e_reg_SYS_INTL_OF_INT_VAL_poll( LOG_CALLER_ARGS
                                                      b,
                                                      h,
                                                      subfield_mask << (EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_OFF + subfield_offset),
                                                      value << (EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_OFF + subfield_offset),
                                                      cmp,
                                                      max_count,
                                                      num_failed_polls,
                                                      delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_SYS_Q_OVERFLOW_INT_V_poll
#define empei_e_field_SYS_Q_OVERFLOW_INT_V_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_SYS_Q_OVERFLOW_INT_V_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_SYS_Q_OVERFLOW_INT_V_poll( LOG_CALLER_DEFN
                                                                             empei_e_buffer_t *b,
                                                                             empei_e_handle_t *h,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_SYS_Q_OVERFLOW_INT_V_poll", value );

    /* (0x0000005c bits 11:0) field SYS_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL */
    return _empei_e_reg_SYS_INTL_OF_INT_VAL_poll( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_MSK,
                                                  (value<<EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_OFF),
                                                  cmp,
                                                  max_count,
                                                  num_failed_polls,
                                                  delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_INTL_Q_OVERFLOW_INT_V_get
#define empei_e_field_INTL_Q_OVERFLOW_INT_V_get( b, h ) \
       _empei_e_field_INTL_Q_OVERFLOW_INT_V_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INTL_Q_OVERFLOW_INT_V_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000005c bits 23:12) field INTL_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_VAL_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_MSK) >> EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INTL_Q_OVERFLOW_INT_V_get", value );

    return value;
}

#ifndef empei_e_field_range_INTL_Q_OVERFLOW_INT_V_get
#define empei_e_field_range_INTL_Q_OVERFLOW_INT_V_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INTL_Q_OVERFLOW_INT_V_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INTL_Q_OVERFLOW_INT_V_get( LOG_CALLER_DEFN
                                                                     empei_e_buffer_t *b,
                                                                     empei_e_handle_t *h,
                                                                     UINT32 start_bit,
                                                                     UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_V_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_V_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000005c bits 23:12) field INTL_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL */
    reg_value = _empei_e_reg_SYS_INTL_OF_INT_VAL_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_MSK)
                  >> EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_MSK, EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_OVERFLOW_INT_V_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_INTL_Q_OVERFLOW_INT_V_poll
#define empei_e_field_range_INTL_Q_OVERFLOW_INT_V_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_INTL_Q_OVERFLOW_INT_V_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_INTL_Q_OVERFLOW_INT_V_poll( LOG_CALLER_DEFN
                                                                                    empei_e_buffer_t *b,
                                                                                    empei_e_handle_t *h,
                                                                                    UINT32 start_bit,
                                                                                    UINT32 stop_bit,
                                                                                    UINT32 value,
                                                                                    PMC_POLL_COMPARISON_TYPE cmp,
                                                                                    UINT32 max_count,
                                                                                    UINT32 *num_failed_polls,
                                                                                    UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_V_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INTL_Q_OVERFLOW_INT_V_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INTL_Q_OVERFLOW_INT_V_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x0000005c bits 23:12) field INTL_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000005c bits 23:12) field INTL_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL */
        return _empei_e_reg_SYS_INTL_OF_INT_VAL_poll( LOG_CALLER_ARGS
                                                      b,
                                                      h,
                                                      subfield_mask << (EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_OFF + subfield_offset),
                                                      value << (EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_OFF + subfield_offset),
                                                      cmp,
                                                      max_count,
                                                      num_failed_polls,
                                                      delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_INTL_Q_OVERFLOW_INT_V_poll
#define empei_e_field_INTL_Q_OVERFLOW_INT_V_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_INTL_Q_OVERFLOW_INT_V_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_INTL_Q_OVERFLOW_INT_V_poll( LOG_CALLER_DEFN
                                                                              empei_e_buffer_t *b,
                                                                              empei_e_handle_t *h,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_INTL_Q_OVERFLOW_INT_V_poll", value );

    /* (0x0000005c bits 23:12) field INTL_Q_OVERFLOW_INT_V of register PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL */
    return _empei_e_reg_SYS_INTL_OF_INT_VAL_poll( LOG_CALLER_ARGS
                                                  b,
                                                  h,
                                                  EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_MSK,
                                                  (value<<EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_OFF),
                                                  cmp,
                                                  max_count,
                                                  num_failed_polls,
                                                  delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_SYS_Q_UNDERRUN_INT_V_get
#define empei_e_field_SYS_Q_UNDERRUN_INT_V_get( b, h ) \
       _empei_e_field_SYS_Q_UNDERRUN_INT_V_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SYS_Q_UNDERRUN_INT_V_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000060 bits 11:0) field SYS_Q_UNDERRUN_INT_V of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_VAL_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_MSK) >> EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SYS_Q_UNDERRUN_INT_V_get", value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_UNDERRUN_INT_V_get
#define empei_e_field_range_SYS_Q_UNDERRUN_INT_V_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_SYS_Q_UNDERRUN_INT_V_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_SYS_Q_UNDERRUN_INT_V_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_V_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_V_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000060 bits 11:0) field SYS_Q_UNDERRUN_INT_V of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_VAL_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_MSK)
                  >> EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_MSK, EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_UNDERRUN_INT_V_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_SYS_Q_UNDERRUN_INT_V_poll
#define empei_e_field_range_SYS_Q_UNDERRUN_INT_V_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_SYS_Q_UNDERRUN_INT_V_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_SYS_Q_UNDERRUN_INT_V_poll( LOG_CALLER_DEFN
                                                                                   empei_e_buffer_t *b,
                                                                                   empei_e_handle_t *h,
                                                                                   UINT32 start_bit,
                                                                                   UINT32 stop_bit,
                                                                                   UINT32 value,
                                                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                                                   UINT32 max_count,
                                                                                   UINT32 *num_failed_polls,
                                                                                   UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_V_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_SYS_Q_UNDERRUN_INT_V_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_SYS_Q_UNDERRUN_INT_V_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000060 bits 11:0) field SYS_Q_UNDERRUN_INT_V of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000060 bits 11:0) field SYS_Q_UNDERRUN_INT_V of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL */
        return _empei_e_reg_SYS_INS_UR_INT_VAL_poll( LOG_CALLER_ARGS
                                                     b,
                                                     h,
                                                     subfield_mask << (EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_OFF + subfield_offset),
                                                     value << (EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_OFF + subfield_offset),
                                                     cmp,
                                                     max_count,
                                                     num_failed_polls,
                                                     delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_SYS_Q_UNDERRUN_INT_V_poll
#define empei_e_field_SYS_Q_UNDERRUN_INT_V_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_SYS_Q_UNDERRUN_INT_V_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_SYS_Q_UNDERRUN_INT_V_poll( LOG_CALLER_DEFN
                                                                             empei_e_buffer_t *b,
                                                                             empei_e_handle_t *h,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_SYS_Q_UNDERRUN_INT_V_poll", value );

    /* (0x00000060 bits 11:0) field SYS_Q_UNDERRUN_INT_V of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL */
    return _empei_e_reg_SYS_INS_UR_INT_VAL_poll( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_MSK,
                                                 (value<<EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_OFF),
                                                 cmp,
                                                 max_count,
                                                 num_failed_polls,
                                                 delay_between_polls_in_microseconds);
}


#ifndef empei_e_field_INS_Q_UNDERRUN_INT_V_get
#define empei_e_field_INS_Q_UNDERRUN_INT_V_get( b, h ) \
       _empei_e_field_INS_Q_UNDERRUN_INT_V_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_INS_Q_UNDERRUN_INT_V_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000060 bits 23:12) field INS_Q_UNDERRUN_INT_V of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_VAL_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_MSK) >> EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_INS_Q_UNDERRUN_INT_V_get", value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_UNDERRUN_INT_V_get
#define empei_e_field_range_INS_Q_UNDERRUN_INT_V_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_INS_Q_UNDERRUN_INT_V_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_INS_Q_UNDERRUN_INT_V_get( LOG_CALLER_DEFN
                                                                    empei_e_buffer_t *b,
                                                                    empei_e_handle_t *h,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_UNDERRUN_INT_V_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_UNDERRUN_INT_V_get", stop_bit, 11 );
    if (start_bit > 12) {
        subfield_offset = start_bit - 12;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 12 - start_bit;
        subfield_start_bit = 12;
    }
    if (stop_bit < 23) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 23;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000060 bits 23:12) field INS_Q_UNDERRUN_INT_V of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL */
    reg_value = _empei_e_reg_SYS_INS_UR_INT_VAL_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_MSK)
                  >> EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_MSK, EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_UNDERRUN_INT_V_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_range_INS_Q_UNDERRUN_INT_V_poll
#define empei_e_field_range_INS_Q_UNDERRUN_INT_V_poll( b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_range_INS_Q_UNDERRUN_INT_V_poll( LOG_CALLER b, h, start_bit, stop_bit, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_range_INS_Q_UNDERRUN_INT_V_poll( LOG_CALLER_DEFN
                                                                                   empei_e_buffer_t *b,
                                                                                   empei_e_handle_t *h,
                                                                                   UINT32 start_bit,
                                                                                   UINT32 stop_bit,
                                                                                   UINT32 value,
                                                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                                                   UINT32 max_count,
                                                                                   UINT32 *num_failed_polls,
                                                                                   UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_INS_Q_UNDERRUN_INT_V_poll", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_INS_Q_UNDERRUN_INT_V_poll", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_INS_Q_UNDERRUN_INT_V_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b != NULL) {
        l1sys_force_read_modify_write( b->coalesce_handle);
    }

    /* (0x00000060 bits 23:12) field INS_Q_UNDERRUN_INT_V of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 12) {
            subfield_offset = start_bit - 12;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 12;
        }
        if (stop_bit < 23) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 23;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000060 bits 23:12) field INS_Q_UNDERRUN_INT_V of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL */
        return _empei_e_reg_SYS_INS_UR_INT_VAL_poll( LOG_CALLER_ARGS
                                                     b,
                                                     h,
                                                     subfield_mask << (EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_OFF + subfield_offset),
                                                     value << (EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_OFF + subfield_offset),
                                                     cmp,
                                                     max_count,
                                                     num_failed_polls,
                                                     delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}


#ifndef empei_e_field_INS_Q_UNDERRUN_INT_V_poll
#define empei_e_field_INS_Q_UNDERRUN_INT_V_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_INS_Q_UNDERRUN_INT_V_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_INS_Q_UNDERRUN_INT_V_poll( LOG_CALLER_DEFN
                                                                             empei_e_buffer_t *b,
                                                                             empei_e_handle_t *h,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_INS_Q_UNDERRUN_INT_V_poll", value );

    /* (0x00000060 bits 23:12) field INS_Q_UNDERRUN_INT_V of register PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL */
    return _empei_e_reg_SYS_INS_UR_INT_VAL_poll( LOG_CALLER_ARGS
                                                 b,
                                                 h,
                                                 EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_MSK,
                                                 (value<<EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_OFF),
                                                 cmp,
                                                 max_count,
                                                 num_failed_polls,
                                                 delay_between_polls_in_microseconds);
}


/*
 * ==================================================================================
 *                  Parameter Access Functions for Paramset status
 * ==================================================================================
 */

#ifndef empei_e_field_GPI_get
#define empei_e_field_GPI_get( b, h ) \
       _empei_e_field_GPI_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_GPI_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000a4 bits 31:16) field GPI of register PMC_EMPEI120_E_REG_GPIO */
    reg_value = _empei_e_reg_GPIO_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_GPIO_BIT_GPI_MSK) >> EMPEI120_E_REG_GPIO_BIT_GPI_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_GPI_get", value );

    return value;
}

#ifndef empei_e_field_range_GPI_get
#define empei_e_field_range_GPI_get( b, h, start_bit, stop_bit ) \
       _empei_e_field_range_GPI_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_field_range_GPI_get( LOG_CALLER_DEFN
                                                   empei_e_buffer_t *b,
                                                   empei_e_handle_t *h,
                                                   UINT32 start_bit,
                                                   UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "empei_e_field_range_GPI_get", stop_bit, start_bit );
    if (stop_bit > 15) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "empei_e_field_range_GPI_get", stop_bit, 15 );
    if (start_bit > 16) {
        subfield_offset = start_bit - 16;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 16 - start_bit;
        subfield_start_bit = 16;
    }
    if (stop_bit < 31) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 31;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000a4 bits 31:16) field GPI of register PMC_EMPEI120_E_REG_GPIO */
    reg_value = _empei_e_reg_GPIO_read( LOG_CALLER_ARGS b, h);
    field_value = (reg_value & EMPEI120_E_REG_GPIO_BIT_GPI_MSK)
                  >> EMPEI120_E_REG_GPIO_BIT_GPI_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, EMPEI120_E_REG_GPIO_BIT_GPI_MSK, EMPEI120_E_REG_GPIO_BIT_GPI_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "empei_e_field_range_GPI_get", start_bit, stop_bit, value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_BUSY_get
#define empei_e_field_PKT_GEN_BUSY_get( b, h ) \
       _empei_e_field_PKT_GEN_BUSY_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_PKT_GEN_BUSY_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000f4 bits 17) field PKT_GEN_BUSY of register PMC_EMPEI120_E_REG_PKT_GEN_EN */
    reg_value = _empei_e_reg_PKT_GEN_EN_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_BUSY_MSK) >> EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_BUSY_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_PKT_GEN_BUSY_get", value );

    return value;
}

#ifndef empei_e_field_PKT_GEN_BUSY_poll
#define empei_e_field_PKT_GEN_BUSY_poll( b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds ) \
       _empei_e_field_PKT_GEN_BUSY_poll( LOG_CALLER b, h, value, cmp, max_count, num_failed_polls, delay_between_polls_in_microseconds )
#endif
static INLINE PMC_POLL_RETURN_TYPE _empei_e_field_PKT_GEN_BUSY_poll( LOG_CALLER_DEFN
                                                                     empei_e_buffer_t *b,
                                                                     empei_e_handle_t *h,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "empei_e_field_PKT_GEN_BUSY_poll", value );

    /* (0x000000f4 bits 17) field PKT_GEN_BUSY of register PMC_EMPEI120_E_REG_PKT_GEN_EN */
    return _empei_e_reg_PKT_GEN_EN_poll( LOG_CALLER_ARGS
                                         b,
                                         h,
                                         EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_BUSY_MSK,
                                         (value<<EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_BUSY_OFF),
                                         cmp,
                                         max_count,
                                         num_failed_polls,
                                         delay_between_polls_in_microseconds);
}


/*
 * ==================================================================================
 *           Parameter Access Functions for Paramset status_N_burstsize48
 * ==================================================================================
 */

#ifndef empei_e_lfield_INS_PMON_PKT_CNT_get
#define empei_e_lfield_INS_PMON_PKT_CNT_get( b, h, value ) \
       _empei_e_lfield_INS_PMON_PKT_CNT_get( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_lfield_INS_PMON_PKT_CNT_get( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value[48] )
{
    IOLOG( "%s ", "empei_e_lfield_INS_PMON_PKT_CNT_get");
    _empei_e_reg_INS_PMON_PKT_CNT_array_burst_read( LOG_CALLER_ARGS
                                                    b,
                                                    h,
                                                    0,
                                                    48,
                                                    (UINT32 *)value);
}


#ifndef empei_e_lfield_range_INS_PMON_PKT_CNT_get
#define empei_e_lfield_range_INS_PMON_PKT_CNT_get( b, h, start_bit, stop_bit ) \
       _empei_e_lfield_range_INS_PMON_PKT_CNT_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_lfield_range_INS_PMON_PKT_CNT_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value;
    UINT32 word_number;
    UINT32 reg_value;
    UINT32 field_ofs;
    UINT32 num_bits;
    UINT32 mask;

    num_bits = stop_bit - start_bit + 1;
    mask = 0xffffffff >> (32-num_bits);
    word_number = start_bit / 32;
    field_ofs = start_bit % 32;
    if (stop_bit / 32 != word_number) {
        IOLOG( "BUG: %s does not support ranges that span multiple registers -- fix code generator - start_bit=%d, stop_bit=%d", "empei_e_lfield_range_INS_PMON_PKT_CNT_get", start_bit, stop_bit );
    }
    reg_value = _empei_e_reg_INS_PMON_PKT_CNT_array_read( LOG_CALLER_ARGS
                                                          b,
                                                          h,
                                                          word_number);
    value = (reg_value >> field_ofs) & mask;
    IOLOG( "%s -> start_bit=%d stop_bit=%d value=0x%08x", "empei_e_lfield_range_INS_PMON_PKT_CNT_get", start_bit, stop_bit, value );
    return value;
}


/*
 * ==================================================================================
 *           Parameter Access Functions for Paramset status_N_burstsize64
 * ==================================================================================
 */

#ifndef empei_e_lfield_EXT_PMON_PKT_CNT_get
#define empei_e_lfield_EXT_PMON_PKT_CNT_get( b, h, value ) \
       _empei_e_lfield_EXT_PMON_PKT_CNT_get( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_lfield_EXT_PMON_PKT_CNT_get( LOG_CALLER_DEFN
                                                         empei_e_buffer_t *b,
                                                         empei_e_handle_t *h,
                                                         UINT32 value[64] )
{
    IOLOG( "%s ", "empei_e_lfield_EXT_PMON_PKT_CNT_get");
    _empei_e_reg_EXT_PMON_PKT_CNT_array_burst_read( LOG_CALLER_ARGS
                                                    b,
                                                    h,
                                                    0,
                                                    64,
                                                    (UINT32 *)value);
}


#ifndef empei_e_lfield_range_EXT_PMON_PKT_CNT_get
#define empei_e_lfield_range_EXT_PMON_PKT_CNT_get( b, h, start_bit, stop_bit ) \
       _empei_e_lfield_range_EXT_PMON_PKT_CNT_get( LOG_CALLER b, h, start_bit, stop_bit )
#endif
static INLINE UINT32 _empei_e_lfield_range_EXT_PMON_PKT_CNT_get( LOG_CALLER_DEFN
                                                                 empei_e_buffer_t *b,
                                                                 empei_e_handle_t *h,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value;
    UINT32 word_number;
    UINT32 reg_value;
    UINT32 field_ofs;
    UINT32 num_bits;
    UINT32 mask;

    num_bits = stop_bit - start_bit + 1;
    mask = 0xffffffff >> (32-num_bits);
    word_number = start_bit / 32;
    field_ofs = start_bit % 32;
    if (stop_bit / 32 != word_number) {
        IOLOG( "BUG: %s does not support ranges that span multiple registers -- fix code generator - start_bit=%d, stop_bit=%d", "empei_e_lfield_range_EXT_PMON_PKT_CNT_get", start_bit, stop_bit );
    }
    reg_value = _empei_e_reg_EXT_PMON_PKT_CNT_array_read( LOG_CALLER_ARGS
                                                          b,
                                                          h,
                                                          word_number);
    value = (reg_value >> field_ofs) & mask;
    IOLOG( "%s -> start_bit=%d stop_bit=%d value=0x%08x", "empei_e_lfield_range_EXT_PMON_PKT_CNT_get", start_bit, stop_bit, value );
    return value;
}


/*
 * ==================================================================================
 *                 Parameter Access Functions for Paramset sw_reset
 * ==================================================================================
 */

#ifndef empei_e_field_SW_RESET_ECLASS_CORE_set
#define empei_e_field_SW_RESET_ECLASS_CORE_set( b, h, value ) \
       _empei_e_field_SW_RESET_ECLASS_CORE_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_SW_RESET_ECLASS_CORE_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_SW_RESET_ECLASS_CORE_set", value, 1);
    IOLOG( "%s <= 0x%08x", "empei_e_field_SW_RESET_ECLASS_CORE_set", value );

    /* (0x00000000 bits 0) field SW_RESET_ECLASS_CORE of register PMC_EMPEI120_E_REG_SW_RESET */
    _empei_e_reg_SW_RESET_field_set( LOG_CALLER_ARGS
                                     b,
                                     h,
                                     EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_CORE_MSK,
                                     EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_CORE_OFF,
                                     value);
}


#ifndef empei_e_field_SW_RESET_ECLASS_CORE_get
#define empei_e_field_SW_RESET_ECLASS_CORE_get( b, h ) \
       _empei_e_field_SW_RESET_ECLASS_CORE_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SW_RESET_ECLASS_CORE_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000000 bits 0) field SW_RESET_ECLASS_CORE of register PMC_EMPEI120_E_REG_SW_RESET */
    reg_value = _empei_e_reg_SW_RESET_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_CORE_MSK) >> EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_CORE_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SW_RESET_ECLASS_CORE_get", value );

    return value;
}

#ifndef empei_e_field_SW_RESET_ECLASS_NREG_set
#define empei_e_field_SW_RESET_ECLASS_NREG_set( b, h, value ) \
       _empei_e_field_SW_RESET_ECLASS_NREG_set( LOG_CALLER b, h, value )
#endif
static INLINE void _empei_e_field_SW_RESET_ECLASS_NREG_set( LOG_CALLER_DEFN
                                                            empei_e_buffer_t *b,
                                                            empei_e_handle_t *h,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "empei_e_field_SW_RESET_ECLASS_NREG_set", value, 1);
    IOLOG( "%s <= 0x%08x", "empei_e_field_SW_RESET_ECLASS_NREG_set", value );

    /* (0x00000000 bits 1) field SW_RESET_ECLASS_NREG of register PMC_EMPEI120_E_REG_SW_RESET */
    _empei_e_reg_SW_RESET_field_set( LOG_CALLER_ARGS
                                     b,
                                     h,
                                     EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_NREG_MSK,
                                     EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_NREG_OFF,
                                     value);
}


#ifndef empei_e_field_SW_RESET_ECLASS_NREG_get
#define empei_e_field_SW_RESET_ECLASS_NREG_get( b, h ) \
       _empei_e_field_SW_RESET_ECLASS_NREG_get( LOG_CALLER b, h )
#endif
static INLINE UINT32 _empei_e_field_SW_RESET_ECLASS_NREG_get( LOG_CALLER_DEFN empei_e_buffer_t *b, empei_e_handle_t *h )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000000 bits 1) field SW_RESET_ECLASS_NREG of register PMC_EMPEI120_E_REG_SW_RESET */
    reg_value = _empei_e_reg_SW_RESET_read( LOG_CALLER_ARGS b, h);
    value = (reg_value & EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_NREG_MSK) >> EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_NREG_OFF;
    IOLOG( "%s -> 0x%08x", "empei_e_field_SW_RESET_ECLASS_NREG_get", value );

    return value;
}

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _EMPEI_E_IO_INLINE_H */
