// Seed: 3643693887
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_8;
  assign id_4 = 1;
  type_15(
      1, 1, id_1, id_5
  );
  logic id_9 = id_7 >= 1;
  logic id_10;
  initial begin
    wait ((1));
    id_2 <= id_2;
  end
  logic id_11;
  defparam id_12.id_13 = id_8;
endmodule
