Violated 1301: no Escape should be used on < clk >.
Violated 1127: signal name "clk" does not match to regular expression s_.
Violated 1301: no Escape should be used on < datain >.
Violated 1127: signal name "datain" does not match to regular expression s_.
Violated 1301: no Escape should be used on < dataout >.
Violated 1127: signal name "dataout" does not match to regular expression s_.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1003: Clock signals "test.clk" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1168: register ouput name "dataout" does not match to regular expression .*_r.
Violated 1169: register Input name "datain" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "clk".
Violated 1147: State register name "dataout" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "datain" not in library.
Violated 1199: next register name "datain" does not match to regular expression .*_ns.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1138: module name "test" does not match to regular expression .*_module.
Violated 1255: comment is not found following port declaration  input clk, datain; 
Violated 1255: comment is not found following port declaration  output dataout; 
Violated 1257: signals should be declared one per line with a comment at the end datain. File: 1168_Register_Output_Name_Prefix_or_Suffix.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end dataout. File: 1168_Register_Output_Name_Prefix_or_Suffix.v , Line: 0
Violated 1325: Only one statement is allowed per line.
Violated 1307: no comment is found before always
Violated 1269: comment should be on < endmodule >
Violated 1313: port < datain > should be declared by using explicit name.
Violated 1238: 
Violated 1239: 
TOTAL NUMBER OF VIOLATIONS ARE: 27.