-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Fri Jan 26 15:32:49 2018
-- Host        : ESIT044 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_square_check_0_0/fmchc_python1300c_square_check_0_0_sim_netlist.vhdl
-- Design      : fmchc_python1300c_square_check_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z030sbg485-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_Loop_Block_Cols_proc is
  port (
    n_Mat_buff_d0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \col_0_i_i_i_i_reg_160_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    addr0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \exitcond2_i_i_i_i_fu_246_p2__6\ : out STD_LOGIC;
    \count0__1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_Block_Cols_proc_U0_ap_ready : out STD_LOGIC;
    \count0__1_0\ : out STD_LOGIC;
    pop_buf : out STD_LOGIC;
    pop_buf_1 : out STD_LOGIC;
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 : out STD_LOGIC;
    \tmp_i_i_reg_686_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]\ : out STD_LOGIC;
    \tptr_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    row_0_i_i_channel2_dout : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0_in__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    indvar1_reg_134_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rgb1_buff_t_empty_n : in STD_LOGIC;
    rgb1_buff_i_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    rgb2_buff_t_empty_n : in STD_LOGIC;
    row_0_i_i_channel2_empty_n : in STD_LOGIC;
    dataflow_in_loop_Loo_1_U0_done_cnt : in STD_LOGIC;
    rgb2_buff_i_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_2 : in STD_LOGIC;
    \tptr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_Loop_Block_Cols_proc : entity is "Loop_Block_Cols_proc";
end fmchc_python1300c_square_check_0_0_Loop_Block_Cols_proc;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_Loop_Block_Cols_proc is
  signal B : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^loop_block_cols_proc_u0_ap_ready\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_NS_fsm1__0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_715 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_715 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_715 : STD_LOGIC;
  signal col_0_i_i_cast19_i_i_reg_700 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal col_0_i_i_i_i_reg_160 : STD_LOGIC;
  signal \^col_0_i_i_i_i_reg_160_reg[5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal col_fu_252_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal col_reg_695 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dif_2_reg_790 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dif_2_reg_790[1]_i_1_n_2\ : STD_LOGIC;
  signal \dif_2_reg_790[2]_i_1_n_2\ : STD_LOGIC;
  signal \dif_2_reg_790[3]_i_1_n_2\ : STD_LOGIC;
  signal \dif_2_reg_790[4]_i_1_n_2\ : STD_LOGIC;
  signal \dif_2_reg_790[5]_i_1_n_2\ : STD_LOGIC;
  signal \dif_2_reg_790[5]_i_2_n_2\ : STD_LOGIC;
  signal \dif_2_reg_790[6]_i_1_n_2\ : STD_LOGIC;
  signal \dif_2_reg_790[7]_i_1_n_2\ : STD_LOGIC;
  signal \dif_2_reg_790[7]_i_2_n_2\ : STD_LOGIC;
  signal \dif_2_reg_790[7]_i_3_n_2\ : STD_LOGIC;
  signal dif_4_fu_573_p3 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \dif_4_reg_800[5]_i_2_n_2\ : STD_LOGIC;
  signal \dif_4_reg_800[8]_i_2_n_2\ : STD_LOGIC;
  signal \dif_4_reg_800_reg_n_2_[0]\ : STD_LOGIC;
  signal \dif_4_reg_800_reg_n_2_[1]\ : STD_LOGIC;
  signal \dif_4_reg_800_reg_n_2_[2]\ : STD_LOGIC;
  signal \dif_4_reg_800_reg_n_2_[3]\ : STD_LOGIC;
  signal \dif_4_reg_800_reg_n_2_[4]\ : STD_LOGIC;
  signal \dif_4_reg_800_reg_n_2_[5]\ : STD_LOGIC;
  signal \dif_4_reg_800_reg_n_2_[6]\ : STD_LOGIC;
  signal \dif_4_reg_800_reg_n_2_[7]\ : STD_LOGIC;
  signal \dif_4_reg_800_reg_n_2_[8]\ : STD_LOGIC;
  signal dif_reg_780 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dif_reg_780[1]_i_1_n_2\ : STD_LOGIC;
  signal \dif_reg_780[2]_i_1_n_2\ : STD_LOGIC;
  signal \dif_reg_780[3]_i_1_n_2\ : STD_LOGIC;
  signal \dif_reg_780[4]_i_1_n_2\ : STD_LOGIC;
  signal \dif_reg_780[5]_i_1_n_2\ : STD_LOGIC;
  signal \dif_reg_780[5]_i_2_n_2\ : STD_LOGIC;
  signal \dif_reg_780[6]_i_1_n_2\ : STD_LOGIC;
  signal \dif_reg_780[7]_i_1_n_2\ : STD_LOGIC;
  signal \dif_reg_780[7]_i_2_n_2\ : STD_LOGIC;
  signal \dif_reg_780[7]_i_3_n_2\ : STD_LOGIC;
  signal \^exitcond2_i_i_i_i_fu_246_p2__6\ : STD_LOGIC;
  signal exitcond_flatten_fu_322_p2 : STD_LOGIC;
  signal exitcond_flatten_reg_715 : STD_LOGIC;
  signal \exitcond_flatten_reg_715[0]_i_2_n_2\ : STD_LOGIC;
  signal exitcond_i_i_i_i_reg_724 : STD_LOGIC;
  signal indvar_flatten_next_fu_328_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal indvar_flatten_reg_171 : STD_LOGIC;
  signal indvar_flatten_reg_1710 : STD_LOGIC;
  signal \indvar_flatten_reg_171[6]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_171_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_reg_811_reg_n_100 : STD_LOGIC;
  signal mul_reg_811_reg_n_101 : STD_LOGIC;
  signal mul_reg_811_reg_n_102 : STD_LOGIC;
  signal mul_reg_811_reg_n_103 : STD_LOGIC;
  signal mul_reg_811_reg_n_104 : STD_LOGIC;
  signal mul_reg_811_reg_n_105 : STD_LOGIC;
  signal mul_reg_811_reg_n_106 : STD_LOGIC;
  signal mul_reg_811_reg_n_107 : STD_LOGIC;
  signal mul_reg_811_reg_n_83 : STD_LOGIC;
  signal mul_reg_811_reg_n_84 : STD_LOGIC;
  signal mul_reg_811_reg_n_85 : STD_LOGIC;
  signal mul_reg_811_reg_n_86 : STD_LOGIC;
  signal mul_reg_811_reg_n_87 : STD_LOGIC;
  signal mul_reg_811_reg_n_88 : STD_LOGIC;
  signal mul_reg_811_reg_n_89 : STD_LOGIC;
  signal mul_reg_811_reg_n_90 : STD_LOGIC;
  signal mul_reg_811_reg_n_91 : STD_LOGIC;
  signal mul_reg_811_reg_n_92 : STD_LOGIC;
  signal mul_reg_811_reg_n_93 : STD_LOGIC;
  signal mul_reg_811_reg_n_94 : STD_LOGIC;
  signal mul_reg_811_reg_n_95 : STD_LOGIC;
  signal mul_reg_811_reg_n_96 : STD_LOGIC;
  signal mul_reg_811_reg_n_97 : STD_LOGIC;
  signal mul_reg_811_reg_n_98 : STD_LOGIC;
  signal mul_reg_811_reg_n_99 : STD_LOGIC;
  signal n_1_i_i_i_i_reg_193 : STD_LOGIC;
  signal n_1_i_i_i_i_reg_1930 : STD_LOGIC;
  signal n_Mat_buff_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal n_fu_648_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \n_fu_648_p2__2_carry__0_i_10_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_11_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_12_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_13_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_14_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_15_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_16_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_17_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_18_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_i_9_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_n_3\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_n_4\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__0_n_5\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_i_6_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_i_7_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_i_8_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_i_9_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_n_3\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_n_4\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__1_n_5\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__2_i_2_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__2_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__2_n_3\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__2_n_4\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__2_n_5\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry__3_i_1_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_10_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_11_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_12_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_13_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_14_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_15_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_16_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_17_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_1_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_2_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_3_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_4_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_5_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_6_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_7_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_8_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_i_9_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_n_2\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_n_3\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_n_4\ : STD_LOGIC;
  signal \n_fu_648_p2__2_carry_n_5\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_shl4_i_i_fu_270_p3 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \ram_reg_0_i_10__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_11__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_12__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_13__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_14__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_15__0_n_2\ : STD_LOGIC;
  signal ram_reg_0_i_4_n_2 : STD_LOGIC;
  signal ram_reg_0_i_4_n_3 : STD_LOGIC;
  signal ram_reg_0_i_4_n_4 : STD_LOGIC;
  signal ram_reg_0_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_i_5_n_2 : STD_LOGIC;
  signal ram_reg_0_i_5_n_3 : STD_LOGIC;
  signal ram_reg_0_i_5_n_4 : STD_LOGIC;
  signal ram_reg_0_i_5_n_5 : STD_LOGIC;
  signal tmp_11_i_i_i_fu_491_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_11_i_i_i_fu_491_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_11_i_i_i_fu_491_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_11_i_i_i_fu_491_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_11_i_i_i_fu_491_p2_carry__0_n_5\ : STD_LOGIC;
  signal tmp_11_i_i_i_fu_491_p2_carry_n_2 : STD_LOGIC;
  signal tmp_11_i_i_i_fu_491_p2_carry_n_3 : STD_LOGIC;
  signal tmp_11_i_i_i_fu_491_p2_carry_n_4 : STD_LOGIC;
  signal tmp_11_i_i_i_fu_491_p2_carry_n_5 : STD_LOGIC;
  signal tmp_11_i_i_i_reg_766 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_12_i_i_i_fu_534_p2 : STD_LOGIC;
  signal tmp_12_i_i_i_reg_785 : STD_LOGIC;
  signal \tmp_12_i_i_i_reg_785[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_12_i_i_i_reg_785[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_12_i_i_i_reg_785[0]_i_4_n_2\ : STD_LOGIC;
  signal tmp_15_i_i_i_fu_511_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_15_i_i_i_fu_511_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_15_i_i_i_fu_511_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_15_i_i_i_fu_511_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_15_i_i_i_fu_511_p2_carry__0_n_5\ : STD_LOGIC;
  signal tmp_15_i_i_i_fu_511_p2_carry_n_2 : STD_LOGIC;
  signal tmp_15_i_i_i_fu_511_p2_carry_n_3 : STD_LOGIC;
  signal tmp_15_i_i_i_fu_511_p2_carry_n_4 : STD_LOGIC;
  signal tmp_15_i_i_i_fu_511_p2_carry_n_5 : STD_LOGIC;
  signal tmp_15_i_i_i_reg_773 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_15_i_i_i_reg_773[8]_i_1_n_2\ : STD_LOGIC;
  signal tmp_16_i_i_i_fu_557_p2 : STD_LOGIC;
  signal tmp_16_i_i_i_reg_795 : STD_LOGIC;
  signal \tmp_16_i_i_i_reg_795[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_i_i_i_reg_795[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_16_i_i_i_reg_795[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_16_i_i_i_reg_795[0]_i_5_n_2\ : STD_LOGIC;
  signal tmp_19_i_i_i_fu_443_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_19_i_i_i_fu_443_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_19_i_i_i_fu_443_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_19_i_i_i_fu_443_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_19_i_i_i_fu_443_p2_carry__0_n_5\ : STD_LOGIC;
  signal tmp_19_i_i_i_fu_443_p2_carry_n_2 : STD_LOGIC;
  signal tmp_19_i_i_i_fu_443_p2_carry_n_3 : STD_LOGIC;
  signal tmp_19_i_i_i_fu_443_p2_carry_n_4 : STD_LOGIC;
  signal tmp_19_i_i_i_fu_443_p2_carry_n_5 : STD_LOGIC;
  signal tmp_19_i_i_i_reg_759 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_2_i_cast_i_i_cas_reg_705 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \tmp_2_i_cast_i_i_cas_reg_705[5]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705[5]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705[5]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705[5]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705[8]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705[8]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal tmp_4_i_i_i_fu_658_p2 : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \tmp_4_i_i_i_reg_816[10]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816[10]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816[10]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816[10]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816[6]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816[6]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816[6]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816[6]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal tmp_6_i_i_i_fu_316_p2 : STD_LOGIC_VECTOR ( 12 downto 6 );
  signal tmp_6_i_i_i_mid1_fu_378_p2 : STD_LOGIC_VECTOR ( 12 downto 6 );
  signal tmp_6_i_i_i_mid1_reg_729 : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal \tmp_6_i_i_i_mid1_reg_729[5]_i_1_n_2\ : STD_LOGIC;
  signal tmp_6_i_i_i_mid2_fu_407_p3 : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal tmp_6_i_i_i_reg_710 : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal tmp_fu_396_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_i_i_fu_240_p2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \tmp_i_i_fu_240_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_i_i_fu_240_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_i_i_fu_240_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_i_i_fu_240_p2_carry__0_n_5\ : STD_LOGIC;
  signal tmp_i_i_fu_240_p2_carry_n_2 : STD_LOGIC;
  signal tmp_i_i_fu_240_p2_carry_n_3 : STD_LOGIC;
  signal tmp_i_i_fu_240_p2_carry_n_4 : STD_LOGIC;
  signal tmp_i_i_fu_240_p2_carry_n_5 : STD_LOGIC;
  signal tmp_i_i_reg_686 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \^tmp_i_i_reg_686_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_reg_739 : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \tmp_reg_739[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_reg_739[3]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_reg_739[3]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_reg_739[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg_739[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_reg_739[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_reg_739[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_reg_739[9]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg_739_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_739_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_739_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_reg_739_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_reg_739_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_739_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_739_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_reg_739_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal x_0_i_i_i_i_reg_182 : STD_LOGIC;
  signal \x_0_i_i_i_i_reg_182_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \x_0_i_i_i_i_reg_182_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_fu_348_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal y_0_i_i_i_i_mid2_fu_340_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal y_0_i_i_i_i_reg_205 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal y_fu_401_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_811_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_811_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_811_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_811_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_811_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_811_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_reg_811_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_reg_811_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_reg_811_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_reg_811_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_mul_reg_811_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_n_fu_648_p2__2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_n_fu_648_p2__2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_11_i_i_i_fu_491_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_i_i_i_fu_491_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_15_i_i_i_fu_511_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_15_i_i_i_fu_511_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_19_i_i_i_fu_443_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_19_i_i_i_fu_443_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_4_i_i_i_reg_816_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_4_i_i_i_reg_816_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_i_i_fu_240_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_i_i_fu_240_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_i_i_fu_240_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_reg_739_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_reg_739_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair15";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \col_reg_695[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \col_reg_695[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \col_reg_695[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \col_reg_695[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count[0]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count[1]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count[1]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dif_2_reg_790[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dif_2_reg_790[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dif_2_reg_790[5]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dif_2_reg_790[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dif_2_reg_790[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dif_4_reg_800[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dif_4_reg_800[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dif_4_reg_800[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dif_4_reg_800[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dif_4_reg_800[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \dif_4_reg_800[8]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \dif_reg_780[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dif_reg_780[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dif_reg_780[5]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \dif_reg_780[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dif_reg_780[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_715[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_715[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_171[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_171[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_171[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_171[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_171[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_171[6]_i_2\ : label is "soft_lutpair10";
  attribute HLUTNM : string;
  attribute HLUTNM of \n_fu_648_p2__2_carry__0_i_1\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__0_i_10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__0_i_11\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__0_i_12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__0_i_13\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__0_i_14\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__0_i_16\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__0_i_17\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__0_i_18\ : label is "soft_lutpair2";
  attribute HLUTNM of \n_fu_648_p2__2_carry__0_i_6\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__0_i_9\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__1_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__1_i_8\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry__1_i_9\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry_i_10\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry_i_11\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry_i_12\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry_i_13\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry_i_14\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry_i_15\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry_i_16\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \n_fu_648_p2__2_carry_i_9\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_12_i_i_i_reg_785[0]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_16_i_i_i_reg_795[0]_i_5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_mid1_reg_729[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_mid1_reg_729[11]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_mid1_reg_729[12]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_mid1_reg_729[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_mid1_reg_729[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_reg_710[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_reg_710[11]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_reg_710[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_reg_710[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_reg_710[7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_reg_710[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_6_i_i_i_reg_710[9]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tptr[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \x_0_i_i_i_i_reg_182[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \x_0_i_i_i_i_reg_182[3]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \y_0_i_i_i_i_reg_205[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \y_0_i_i_i_i_reg_205[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \y_0_i_i_i_i_reg_205[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \y_0_i_i_i_i_reg_205[3]_i_3\ : label is "soft_lutpair17";
begin
  Loop_Block_Cols_proc_U0_ap_ready <= \^loop_block_cols_proc_u0_ap_ready\;
  \col_0_i_i_i_i_reg_160_reg[5]_0\(2 downto 0) <= \^col_0_i_i_i_i_reg_160_reg[5]_0\(2 downto 0);
  \exitcond2_i_i_i_i_fu_246_p2__6\ <= \^exitcond2_i_i_i_i_fu_246_p2__6\;
  \tmp_i_i_reg_686_reg[11]_0\(0) <= \^tmp_i_i_reg_686_reg[11]_0\(0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF44444444"
    )
        port map (
      I0 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I1 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      I2 => rgb2_buff_t_empty_n,
      I3 => rgb1_buff_t_empty_n,
      I4 => row_0_i_i_channel2_empty_n,
      I5 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => rgb2_buff_t_empty_n,
      I1 => rgb1_buff_t_empty_n,
      I2 => row_0_i_i_channel2_empty_n,
      I3 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(0),
      I4 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(2),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \ap_NS_fsm1__0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I3 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB0BBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter0_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => exitcond_flatten_fu_322_p2,
      O => \ap_NS_fsm1__0\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800AAAA0800"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_322_p2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0_0,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => ap_enable_reg_pp0_iter3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^col_0_i_i_i_i_reg_160_reg[5]_0\(0),
      S => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ARESET
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state8,
      R => ARESET
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => \^col_0_i_i_i_i_reg_160_reg[5]_0\(2),
      R => ARESET
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F800F800F800"
    )
        port map (
      I0 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I1 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      I2 => ap_enable_reg_pp0_iter0_0,
      I3 => ap_rst_n,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => exitcond_flatten_fu_322_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter0_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F770F00"
    )
        port map (
      I0 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I1 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      I2 => exitcond_flatten_fu_322_p2,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_2\,
      Q => ap_enable_reg_pp0_iter1,
      R => ARESET
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ARESET
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ARESET
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ARESET
    );
\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => exitcond_flatten_reg_715,
      Q => ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_715,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_715,
      Q => ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_715,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_715,
      Q => ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_715,
      R => '0'
    );
\col_0_i_i_cast19_i_i_reg_700[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I1 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      O => ap_enable_reg_pp0_iter00
    );
\col_0_i_i_cast19_i_i_reg_700[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(6),
      I1 => p_shl4_i_i_fu_270_p3(5),
      I2 => p_shl4_i_i_fu_270_p3(4),
      I3 => p_shl4_i_i_fu_270_p3(3),
      I4 => p_shl4_i_i_fu_270_p3(1),
      I5 => p_shl4_i_i_fu_270_p3(2),
      O => \^exitcond2_i_i_i_i_fu_246_p2__6\
    );
\col_0_i_i_cast19_i_i_reg_700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => p_shl4_i_i_fu_270_p3(1),
      Q => col_0_i_i_cast19_i_i_reg_700(0),
      R => '0'
    );
\col_0_i_i_cast19_i_i_reg_700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => p_shl4_i_i_fu_270_p3(2),
      Q => col_0_i_i_cast19_i_i_reg_700(1),
      R => '0'
    );
\col_0_i_i_cast19_i_i_reg_700_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => p_shl4_i_i_fu_270_p3(3),
      Q => col_0_i_i_cast19_i_i_reg_700(2),
      R => '0'
    );
\col_0_i_i_cast19_i_i_reg_700_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => p_shl4_i_i_fu_270_p3(4),
      Q => col_0_i_i_cast19_i_i_reg_700(3),
      R => '0'
    );
\col_0_i_i_cast19_i_i_reg_700_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => p_shl4_i_i_fu_270_p3(5),
      Q => col_0_i_i_cast19_i_i_reg_700(4),
      R => '0'
    );
\col_0_i_i_cast19_i_i_reg_700_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => p_shl4_i_i_fu_270_p3(6),
      Q => col_0_i_i_cast19_i_i_reg_700(5),
      R => '0'
    );
\col_0_i_i_i_i_reg_160[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => rgb2_buff_t_empty_n,
      I1 => rgb1_buff_t_empty_n,
      I2 => row_0_i_i_channel2_empty_n,
      I3 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(0),
      I4 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(2),
      O => col_0_i_i_i_i_reg_160
    );
\col_0_i_i_i_i_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(2),
      D => col_reg_695(0),
      Q => p_shl4_i_i_fu_270_p3(1),
      R => col_0_i_i_i_i_reg_160
    );
\col_0_i_i_i_i_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(2),
      D => col_reg_695(1),
      Q => p_shl4_i_i_fu_270_p3(2),
      R => col_0_i_i_i_i_reg_160
    );
\col_0_i_i_i_i_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(2),
      D => col_reg_695(2),
      Q => p_shl4_i_i_fu_270_p3(3),
      R => col_0_i_i_i_i_reg_160
    );
\col_0_i_i_i_i_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(2),
      D => col_reg_695(3),
      Q => p_shl4_i_i_fu_270_p3(4),
      R => col_0_i_i_i_i_reg_160
    );
\col_0_i_i_i_i_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(2),
      D => col_reg_695(4),
      Q => p_shl4_i_i_fu_270_p3(5),
      R => col_0_i_i_i_i_reg_160
    );
\col_0_i_i_i_i_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(2),
      D => col_reg_695(5),
      Q => p_shl4_i_i_fu_270_p3(6),
      R => col_0_i_i_i_i_reg_160
    );
\col_reg_695[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(1),
      O => col_fu_252_p2(0)
    );
\col_reg_695[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(1),
      I1 => p_shl4_i_i_fu_270_p3(2),
      O => col_fu_252_p2(1)
    );
\col_reg_695[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(1),
      I1 => p_shl4_i_i_fu_270_p3(2),
      I2 => p_shl4_i_i_fu_270_p3(3),
      O => col_fu_252_p2(2)
    );
\col_reg_695[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(2),
      I1 => p_shl4_i_i_fu_270_p3(1),
      I2 => p_shl4_i_i_fu_270_p3(3),
      I3 => p_shl4_i_i_fu_270_p3(4),
      O => col_fu_252_p2(3)
    );
\col_reg_695[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(3),
      I1 => p_shl4_i_i_fu_270_p3(1),
      I2 => p_shl4_i_i_fu_270_p3(2),
      I3 => p_shl4_i_i_fu_270_p3(4),
      I4 => p_shl4_i_i_fu_270_p3(5),
      O => col_fu_252_p2(4)
    );
\col_reg_695[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(4),
      I1 => p_shl4_i_i_fu_270_p3(2),
      I2 => p_shl4_i_i_fu_270_p3(1),
      I3 => p_shl4_i_i_fu_270_p3(3),
      I4 => p_shl4_i_i_fu_270_p3(5),
      I5 => p_shl4_i_i_fu_270_p3(6),
      O => col_fu_252_p2(5)
    );
\col_reg_695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      D => col_fu_252_p2(0),
      Q => col_reg_695(0),
      R => '0'
    );
\col_reg_695_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      D => col_fu_252_p2(1),
      Q => col_reg_695(1),
      R => '0'
    );
\col_reg_695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      D => col_fu_252_p2(2),
      Q => col_reg_695(2),
      R => '0'
    );
\col_reg_695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      D => col_fu_252_p2(3),
      Q => col_reg_695(3),
      R => '0'
    );
\col_reg_695_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      D => col_fu_252_p2(4),
      Q => col_reg_695(4),
      R => '0'
    );
\col_reg_695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      D => col_fu_252_p2(5),
      Q => col_reg_695(5),
      R => '0'
    );
\count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      I1 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      O => \^loop_block_cols_proc_u0_ap_ready\
    );
\count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => rgb2_buff_t_empty_n,
      I1 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I2 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      O => pop_buf
    );
\count[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => rgb1_buff_t_empty_n,
      I1 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I2 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      O => pop_buf_1
    );
\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^loop_block_cols_proc_u0_ap_ready\,
      I1 => dataflow_in_loop_Loo_1_U0_done_cnt,
      O => E(0)
    );
\dif_2_reg_790[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(0),
      I1 => tmp_15_i_i_i_reg_773(8),
      I2 => tmp_15_i_i_i_reg_773(1),
      O => \dif_2_reg_790[1]_i_1_n_2\
    );
\dif_2_reg_790[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(0),
      I1 => tmp_15_i_i_i_reg_773(1),
      I2 => tmp_15_i_i_i_reg_773(8),
      I3 => tmp_15_i_i_i_reg_773(2),
      O => \dif_2_reg_790[2]_i_1_n_2\
    );
\dif_2_reg_790[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(0),
      I1 => tmp_15_i_i_i_reg_773(1),
      I2 => tmp_15_i_i_i_reg_773(2),
      I3 => tmp_15_i_i_i_reg_773(8),
      I4 => tmp_15_i_i_i_reg_773(3),
      O => \dif_2_reg_790[3]_i_1_n_2\
    );
\dif_2_reg_790[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(2),
      I1 => tmp_15_i_i_i_reg_773(1),
      I2 => tmp_15_i_i_i_reg_773(0),
      I3 => tmp_15_i_i_i_reg_773(3),
      I4 => tmp_15_i_i_i_reg_773(8),
      I5 => tmp_15_i_i_i_reg_773(4),
      O => \dif_2_reg_790[4]_i_1_n_2\
    );
\dif_2_reg_790[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(3),
      I1 => \dif_2_reg_790[5]_i_2_n_2\,
      I2 => tmp_15_i_i_i_reg_773(2),
      I3 => tmp_15_i_i_i_reg_773(4),
      I4 => tmp_15_i_i_i_reg_773(8),
      I5 => tmp_15_i_i_i_reg_773(5),
      O => \dif_2_reg_790[5]_i_1_n_2\
    );
\dif_2_reg_790[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(1),
      I1 => tmp_15_i_i_i_reg_773(0),
      O => \dif_2_reg_790[5]_i_2_n_2\
    );
\dif_2_reg_790[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFC0"
    )
        port map (
      I0 => \dif_2_reg_790[7]_i_2_n_2\,
      I1 => \dif_2_reg_790[7]_i_3_n_2\,
      I2 => tmp_15_i_i_i_reg_773(8),
      I3 => tmp_15_i_i_i_reg_773(6),
      O => \dif_2_reg_790[6]_i_1_n_2\
    );
\dif_2_reg_790[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFFFC00"
    )
        port map (
      I0 => \dif_2_reg_790[7]_i_2_n_2\,
      I1 => \dif_2_reg_790[7]_i_3_n_2\,
      I2 => tmp_15_i_i_i_reg_773(6),
      I3 => tmp_15_i_i_i_reg_773(8),
      I4 => tmp_15_i_i_i_reg_773(7),
      O => \dif_2_reg_790[7]_i_1_n_2\
    );
\dif_2_reg_790[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(4),
      I1 => tmp_15_i_i_i_reg_773(2),
      I2 => tmp_15_i_i_i_reg_773(0),
      I3 => tmp_15_i_i_i_reg_773(1),
      I4 => tmp_15_i_i_i_reg_773(3),
      I5 => tmp_15_i_i_i_reg_773(5),
      O => \dif_2_reg_790[7]_i_2_n_2\
    );
\dif_2_reg_790[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(4),
      I1 => tmp_15_i_i_i_reg_773(2),
      I2 => tmp_15_i_i_i_reg_773(1),
      I3 => tmp_15_i_i_i_reg_773(0),
      I4 => tmp_15_i_i_i_reg_773(3),
      I5 => tmp_15_i_i_i_reg_773(5),
      O => \dif_2_reg_790[7]_i_3_n_2\
    );
\dif_2_reg_790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => tmp_15_i_i_i_reg_773(0),
      Q => dif_2_reg_790(0),
      R => '0'
    );
\dif_2_reg_790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_2_reg_790[1]_i_1_n_2\,
      Q => dif_2_reg_790(1),
      R => '0'
    );
\dif_2_reg_790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_2_reg_790[2]_i_1_n_2\,
      Q => dif_2_reg_790(2),
      R => '0'
    );
\dif_2_reg_790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_2_reg_790[3]_i_1_n_2\,
      Q => dif_2_reg_790(3),
      R => '0'
    );
\dif_2_reg_790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_2_reg_790[4]_i_1_n_2\,
      Q => dif_2_reg_790(4),
      R => '0'
    );
\dif_2_reg_790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_2_reg_790[5]_i_1_n_2\,
      Q => dif_2_reg_790(5),
      R => '0'
    );
\dif_2_reg_790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_2_reg_790[6]_i_1_n_2\,
      Q => dif_2_reg_790(6),
      R => '0'
    );
\dif_2_reg_790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_2_reg_790[7]_i_1_n_2\,
      Q => dif_2_reg_790(7),
      R => '0'
    );
\dif_4_reg_800[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_19_i_i_i_reg_759(8),
      I1 => tmp_19_i_i_i_reg_759(0),
      I2 => tmp_19_i_i_i_reg_759(1),
      O => dif_4_fu_573_p3(1)
    );
\dif_4_reg_800[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => tmp_19_i_i_i_reg_759(8),
      I1 => tmp_19_i_i_i_reg_759(0),
      I2 => tmp_19_i_i_i_reg_759(1),
      I3 => tmp_19_i_i_i_reg_759(2),
      O => dif_4_fu_573_p3(2)
    );
\dif_4_reg_800[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => tmp_19_i_i_i_reg_759(8),
      I1 => tmp_19_i_i_i_reg_759(1),
      I2 => tmp_19_i_i_i_reg_759(0),
      I3 => tmp_19_i_i_i_reg_759(2),
      I4 => tmp_19_i_i_i_reg_759(3),
      O => dif_4_fu_573_p3(3)
    );
\dif_4_reg_800[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557AAAAAAA8"
    )
        port map (
      I0 => tmp_19_i_i_i_reg_759(8),
      I1 => tmp_19_i_i_i_reg_759(2),
      I2 => tmp_19_i_i_i_reg_759(0),
      I3 => tmp_19_i_i_i_reg_759(1),
      I4 => tmp_19_i_i_i_reg_759(3),
      I5 => tmp_19_i_i_i_reg_759(4),
      O => dif_4_fu_573_p3(4)
    );
\dif_4_reg_800[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_19_i_i_i_reg_759(8),
      I1 => \dif_4_reg_800[5]_i_2_n_2\,
      I2 => tmp_19_i_i_i_reg_759(5),
      O => dif_4_fu_573_p3(5)
    );
\dif_4_reg_800[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_19_i_i_i_reg_759(3),
      I1 => tmp_19_i_i_i_reg_759(1),
      I2 => tmp_19_i_i_i_reg_759(0),
      I3 => tmp_19_i_i_i_reg_759(2),
      I4 => tmp_19_i_i_i_reg_759(4),
      O => \dif_4_reg_800[5]_i_2_n_2\
    );
\dif_4_reg_800[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_19_i_i_i_reg_759(8),
      I1 => \dif_4_reg_800[8]_i_2_n_2\,
      I2 => tmp_19_i_i_i_reg_759(6),
      O => dif_4_fu_573_p3(6)
    );
\dif_4_reg_800[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => tmp_19_i_i_i_reg_759(8),
      I1 => \dif_4_reg_800[8]_i_2_n_2\,
      I2 => tmp_19_i_i_i_reg_759(6),
      I3 => tmp_19_i_i_i_reg_759(7),
      O => dif_4_fu_573_p3(7)
    );
\dif_4_reg_800[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => tmp_19_i_i_i_reg_759(7),
      I1 => tmp_19_i_i_i_reg_759(8),
      I2 => tmp_19_i_i_i_reg_759(6),
      I3 => \dif_4_reg_800[8]_i_2_n_2\,
      O => dif_4_fu_573_p3(8)
    );
\dif_4_reg_800[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_19_i_i_i_reg_759(4),
      I1 => tmp_19_i_i_i_reg_759(2),
      I2 => tmp_19_i_i_i_reg_759(0),
      I3 => tmp_19_i_i_i_reg_759(1),
      I4 => tmp_19_i_i_i_reg_759(3),
      I5 => tmp_19_i_i_i_reg_759(5),
      O => \dif_4_reg_800[8]_i_2_n_2\
    );
\dif_4_reg_800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => tmp_19_i_i_i_reg_759(0),
      Q => \dif_4_reg_800_reg_n_2_[0]\,
      R => '0'
    );
\dif_4_reg_800_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => dif_4_fu_573_p3(1),
      Q => \dif_4_reg_800_reg_n_2_[1]\,
      R => '0'
    );
\dif_4_reg_800_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => dif_4_fu_573_p3(2),
      Q => \dif_4_reg_800_reg_n_2_[2]\,
      R => '0'
    );
\dif_4_reg_800_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => dif_4_fu_573_p3(3),
      Q => \dif_4_reg_800_reg_n_2_[3]\,
      R => '0'
    );
\dif_4_reg_800_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => dif_4_fu_573_p3(4),
      Q => \dif_4_reg_800_reg_n_2_[4]\,
      R => '0'
    );
\dif_4_reg_800_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => dif_4_fu_573_p3(5),
      Q => \dif_4_reg_800_reg_n_2_[5]\,
      R => '0'
    );
\dif_4_reg_800_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => dif_4_fu_573_p3(6),
      Q => \dif_4_reg_800_reg_n_2_[6]\,
      R => '0'
    );
\dif_4_reg_800_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => dif_4_fu_573_p3(7),
      Q => \dif_4_reg_800_reg_n_2_[7]\,
      R => '0'
    );
\dif_4_reg_800_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => dif_4_fu_573_p3(8),
      Q => \dif_4_reg_800_reg_n_2_[8]\,
      R => '0'
    );
\dif_reg_780[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(0),
      I1 => tmp_11_i_i_i_reg_766(8),
      I2 => tmp_11_i_i_i_reg_766(1),
      O => \dif_reg_780[1]_i_1_n_2\
    );
\dif_reg_780[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(0),
      I1 => tmp_11_i_i_i_reg_766(1),
      I2 => tmp_11_i_i_i_reg_766(8),
      I3 => tmp_11_i_i_i_reg_766(2),
      O => \dif_reg_780[2]_i_1_n_2\
    );
\dif_reg_780[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(0),
      I1 => tmp_11_i_i_i_reg_766(1),
      I2 => tmp_11_i_i_i_reg_766(2),
      I3 => tmp_11_i_i_i_reg_766(8),
      I4 => tmp_11_i_i_i_reg_766(3),
      O => \dif_reg_780[3]_i_1_n_2\
    );
\dif_reg_780[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(2),
      I1 => tmp_11_i_i_i_reg_766(1),
      I2 => tmp_11_i_i_i_reg_766(0),
      I3 => tmp_11_i_i_i_reg_766(3),
      I4 => tmp_11_i_i_i_reg_766(8),
      I5 => tmp_11_i_i_i_reg_766(4),
      O => \dif_reg_780[4]_i_1_n_2\
    );
\dif_reg_780[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(3),
      I1 => \dif_reg_780[5]_i_2_n_2\,
      I2 => tmp_11_i_i_i_reg_766(2),
      I3 => tmp_11_i_i_i_reg_766(4),
      I4 => tmp_11_i_i_i_reg_766(8),
      I5 => tmp_11_i_i_i_reg_766(5),
      O => \dif_reg_780[5]_i_1_n_2\
    );
\dif_reg_780[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(1),
      I1 => tmp_11_i_i_i_reg_766(0),
      O => \dif_reg_780[5]_i_2_n_2\
    );
\dif_reg_780[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFC0"
    )
        port map (
      I0 => \dif_reg_780[7]_i_2_n_2\,
      I1 => \dif_reg_780[7]_i_3_n_2\,
      I2 => tmp_11_i_i_i_reg_766(8),
      I3 => tmp_11_i_i_i_reg_766(6),
      O => \dif_reg_780[6]_i_1_n_2\
    );
\dif_reg_780[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFFFC00"
    )
        port map (
      I0 => \dif_reg_780[7]_i_2_n_2\,
      I1 => \dif_reg_780[7]_i_3_n_2\,
      I2 => tmp_11_i_i_i_reg_766(6),
      I3 => tmp_11_i_i_i_reg_766(8),
      I4 => tmp_11_i_i_i_reg_766(7),
      O => \dif_reg_780[7]_i_1_n_2\
    );
\dif_reg_780[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(4),
      I1 => tmp_11_i_i_i_reg_766(2),
      I2 => tmp_11_i_i_i_reg_766(0),
      I3 => tmp_11_i_i_i_reg_766(1),
      I4 => tmp_11_i_i_i_reg_766(3),
      I5 => tmp_11_i_i_i_reg_766(5),
      O => \dif_reg_780[7]_i_2_n_2\
    );
\dif_reg_780[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(4),
      I1 => tmp_11_i_i_i_reg_766(2),
      I2 => tmp_11_i_i_i_reg_766(1),
      I3 => tmp_11_i_i_i_reg_766(0),
      I4 => tmp_11_i_i_i_reg_766(3),
      I5 => tmp_11_i_i_i_reg_766(5),
      O => \dif_reg_780[7]_i_3_n_2\
    );
\dif_reg_780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => tmp_11_i_i_i_reg_766(0),
      Q => dif_reg_780(0),
      R => '0'
    );
\dif_reg_780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_reg_780[1]_i_1_n_2\,
      Q => dif_reg_780(1),
      R => '0'
    );
\dif_reg_780_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_reg_780[2]_i_1_n_2\,
      Q => dif_reg_780(2),
      R => '0'
    );
\dif_reg_780_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_reg_780[3]_i_1_n_2\,
      Q => dif_reg_780(3),
      R => '0'
    );
\dif_reg_780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_reg_780[4]_i_1_n_2\,
      Q => dif_reg_780(4),
      R => '0'
    );
\dif_reg_780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_reg_780[5]_i_1_n_2\,
      Q => dif_reg_780(5),
      R => '0'
    );
\dif_reg_780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_reg_780[6]_i_1_n_2\,
      Q => dif_reg_780(6),
      R => '0'
    );
\dif_reg_780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => \dif_reg_780[7]_i_1_n_2\,
      Q => dif_reg_780(7),
      R => '0'
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000202020"
    )
        port map (
      I0 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      I1 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I2 => rgb1_buff_t_empty_n,
      I3 => rgb1_buff_i_full_n,
      I4 => \ap_CS_fsm_reg[10]\(0),
      I5 => ap_done_reg,
      O => \count0__1\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000202020"
    )
        port map (
      I0 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      I1 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I2 => rgb2_buff_t_empty_n,
      I3 => rgb2_buff_i_full_n,
      I4 => \ap_CS_fsm_reg[10]_0\(0),
      I5 => ap_done_reg_2,
      O => \count0__1_0\
    );
\exitcond_flatten_reg_715[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \exitcond_flatten_reg_715[0]_i_2_n_2\,
      I1 => \indvar_flatten_reg_171_reg__0\(0),
      I2 => \indvar_flatten_reg_171_reg__0\(2),
      I3 => \indvar_flatten_reg_171_reg__0\(1),
      O => exitcond_flatten_fu_322_p2
    );
\exitcond_flatten_reg_715[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \indvar_flatten_reg_171_reg__0\(6),
      I1 => \indvar_flatten_reg_171_reg__0\(5),
      I2 => \indvar_flatten_reg_171_reg__0\(4),
      I3 => \indvar_flatten_reg_171_reg__0\(3),
      O => \exitcond_flatten_reg_715[0]_i_2_n_2\
    );
\exitcond_flatten_reg_715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => exitcond_flatten_fu_322_p2,
      Q => exitcond_flatten_reg_715,
      R => '0'
    );
\exitcond_i_i_i_i_reg_724[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(0),
      I1 => y_0_i_i_i_i_reg_205(1),
      I2 => y_0_i_i_i_i_reg_205(2),
      I3 => y_0_i_i_i_i_reg_205(3),
      O => p_1_in
    );
\exitcond_i_i_i_i_reg_724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => p_1_in,
      Q => exitcond_i_i_i_i_reg_724,
      R => '0'
    );
\indvar_flatten_reg_171[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten_reg_171_reg__0\(0),
      O => indvar_flatten_next_fu_328_p2(0)
    );
\indvar_flatten_reg_171[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_171_reg__0\(0),
      I1 => \indvar_flatten_reg_171_reg__0\(1),
      O => indvar_flatten_next_fu_328_p2(1)
    );
\indvar_flatten_reg_171[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_171_reg__0\(0),
      I1 => \indvar_flatten_reg_171_reg__0\(1),
      I2 => \indvar_flatten_reg_171_reg__0\(2),
      O => indvar_flatten_next_fu_328_p2(2)
    );
\indvar_flatten_reg_171[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_reg_171_reg__0\(1),
      I1 => \indvar_flatten_reg_171_reg__0\(0),
      I2 => \indvar_flatten_reg_171_reg__0\(2),
      I3 => \indvar_flatten_reg_171_reg__0\(3),
      O => indvar_flatten_next_fu_328_p2(3)
    );
\indvar_flatten_reg_171[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_reg_171_reg__0\(2),
      I1 => \indvar_flatten_reg_171_reg__0\(0),
      I2 => \indvar_flatten_reg_171_reg__0\(1),
      I3 => \indvar_flatten_reg_171_reg__0\(3),
      I4 => \indvar_flatten_reg_171_reg__0\(4),
      O => indvar_flatten_next_fu_328_p2(4)
    );
\indvar_flatten_reg_171[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten_reg_171_reg__0\(3),
      I1 => \indvar_flatten_reg_171_reg__0\(1),
      I2 => \indvar_flatten_reg_171_reg__0\(0),
      I3 => \indvar_flatten_reg_171_reg__0\(2),
      I4 => \indvar_flatten_reg_171_reg__0\(4),
      I5 => \indvar_flatten_reg_171_reg__0\(5),
      O => indvar_flatten_next_fu_328_p2(5)
    );
\indvar_flatten_reg_171[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_171[6]_i_2_n_2\,
      I1 => \indvar_flatten_reg_171_reg__0\(5),
      I2 => \indvar_flatten_reg_171_reg__0\(6),
      O => indvar_flatten_next_fu_328_p2(6)
    );
\indvar_flatten_reg_171[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \indvar_flatten_reg_171_reg__0\(4),
      I1 => \indvar_flatten_reg_171_reg__0\(2),
      I2 => \indvar_flatten_reg_171_reg__0\(0),
      I3 => \indvar_flatten_reg_171_reg__0\(1),
      I4 => \indvar_flatten_reg_171_reg__0\(3),
      O => \indvar_flatten_reg_171[6]_i_2_n_2\
    );
\indvar_flatten_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => indvar_flatten_next_fu_328_p2(0),
      Q => \indvar_flatten_reg_171_reg__0\(0),
      R => indvar_flatten_reg_171
    );
\indvar_flatten_reg_171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => indvar_flatten_next_fu_328_p2(1),
      Q => \indvar_flatten_reg_171_reg__0\(1),
      R => indvar_flatten_reg_171
    );
\indvar_flatten_reg_171_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => indvar_flatten_next_fu_328_p2(2),
      Q => \indvar_flatten_reg_171_reg__0\(2),
      R => indvar_flatten_reg_171
    );
\indvar_flatten_reg_171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => indvar_flatten_next_fu_328_p2(3),
      Q => \indvar_flatten_reg_171_reg__0\(3),
      R => indvar_flatten_reg_171
    );
\indvar_flatten_reg_171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => indvar_flatten_next_fu_328_p2(4),
      Q => \indvar_flatten_reg_171_reg__0\(4),
      R => indvar_flatten_reg_171
    );
\indvar_flatten_reg_171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => indvar_flatten_next_fu_328_p2(5),
      Q => \indvar_flatten_reg_171_reg__0\(5),
      R => indvar_flatten_reg_171
    );
\indvar_flatten_reg_171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => indvar_flatten_next_fu_328_p2(6),
      Q => \indvar_flatten_reg_171_reg__0\(6),
      R => indvar_flatten_reg_171
    );
mul_reg_811_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001010001111010111001",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_reg_811_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => n_fu_648_p2(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_reg_811_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_reg_811_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_reg_811_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => n_1_i_i_i_i_reg_1930,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_CS_fsm_state8,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_reg_811_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_reg_811_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_mul_reg_811_reg_P_UNCONNECTED(47 downto 36),
      P(35 downto 25) => n_Mat_buff_d0(10 downto 0),
      P(24) => mul_reg_811_reg_n_83,
      P(23) => mul_reg_811_reg_n_84,
      P(22) => mul_reg_811_reg_n_85,
      P(21) => mul_reg_811_reg_n_86,
      P(20) => mul_reg_811_reg_n_87,
      P(19) => mul_reg_811_reg_n_88,
      P(18) => mul_reg_811_reg_n_89,
      P(17) => mul_reg_811_reg_n_90,
      P(16) => mul_reg_811_reg_n_91,
      P(15) => mul_reg_811_reg_n_92,
      P(14) => mul_reg_811_reg_n_93,
      P(13) => mul_reg_811_reg_n_94,
      P(12) => mul_reg_811_reg_n_95,
      P(11) => mul_reg_811_reg_n_96,
      P(10) => mul_reg_811_reg_n_97,
      P(9) => mul_reg_811_reg_n_98,
      P(8) => mul_reg_811_reg_n_99,
      P(7) => mul_reg_811_reg_n_100,
      P(6) => mul_reg_811_reg_n_101,
      P(5) => mul_reg_811_reg_n_102,
      P(4) => mul_reg_811_reg_n_103,
      P(3) => mul_reg_811_reg_n_104,
      P(2) => mul_reg_811_reg_n_105,
      P(1) => mul_reg_811_reg_n_106,
      P(0) => mul_reg_811_reg_n_107,
      PATTERNBDETECT => NLW_mul_reg_811_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_reg_811_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_reg_811_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => n_1_i_i_i_i_reg_193,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_reg_811_reg_UNDERFLOW_UNCONNECTED
    );
\n_1_i_i_i_i_reg_193[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I1 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_715,
      O => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_715,
      O => n_1_i_i_i_i_reg_1930
    );
\n_1_i_i_i_i_reg_193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(0),
      Q => B(0),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(10),
      Q => B(10),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(11),
      Q => B(11),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(12),
      Q => B(12),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(13),
      Q => B(13),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(14),
      Q => B(14),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(15),
      Q => B(15),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(16),
      Q => B(16),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(1),
      Q => B(1),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(2),
      Q => B(2),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(3),
      Q => B(3),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(4),
      Q => B(4),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(5),
      Q => B(5),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(6),
      Q => B(6),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(7),
      Q => B(7),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(8),
      Q => B(8),
      R => n_1_i_i_i_i_reg_193
    );
\n_1_i_i_i_i_reg_193_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => n_1_i_i_i_i_reg_1930,
      D => n_fu_648_p2(9),
      Q => B(9),
      R => n_1_i_i_i_i_reg_193
    );
\n_fu_648_p2__2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \n_fu_648_p2__2_carry_n_2\,
      CO(2) => \n_fu_648_p2__2_carry_n_3\,
      CO(1) => \n_fu_648_p2__2_carry_n_4\,
      CO(0) => \n_fu_648_p2__2_carry_n_5\,
      CYINIT => '0',
      DI(3) => \n_fu_648_p2__2_carry_i_1_n_2\,
      DI(2) => \n_fu_648_p2__2_carry_i_2_n_2\,
      DI(1) => \n_fu_648_p2__2_carry_i_3_n_2\,
      DI(0) => \n_fu_648_p2__2_carry_i_4_n_2\,
      O(3 downto 0) => n_fu_648_p2(3 downto 0),
      S(3) => \n_fu_648_p2__2_carry_i_5_n_2\,
      S(2) => \n_fu_648_p2__2_carry_i_6_n_2\,
      S(1) => \n_fu_648_p2__2_carry_i_7_n_2\,
      S(0) => \n_fu_648_p2__2_carry_i_8_n_2\
    );
\n_fu_648_p2__2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \n_fu_648_p2__2_carry_n_2\,
      CO(3) => \n_fu_648_p2__2_carry__0_n_2\,
      CO(2) => \n_fu_648_p2__2_carry__0_n_3\,
      CO(1) => \n_fu_648_p2__2_carry__0_n_4\,
      CO(0) => \n_fu_648_p2__2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \n_fu_648_p2__2_carry__0_i_1_n_2\,
      DI(2) => \n_fu_648_p2__2_carry__0_i_2_n_2\,
      DI(1) => \n_fu_648_p2__2_carry__0_i_3_n_2\,
      DI(0) => \n_fu_648_p2__2_carry__0_i_4_n_2\,
      O(3 downto 0) => n_fu_648_p2(7 downto 4),
      S(3) => \n_fu_648_p2__2_carry__0_i_5_n_2\,
      S(2) => \n_fu_648_p2__2_carry__0_i_6_n_2\,
      S(1) => \n_fu_648_p2__2_carry__0_i_7_n_2\,
      S(0) => \n_fu_648_p2__2_carry__0_i_8_n_2\
    );
\n_fu_648_p2__2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \dif_4_reg_800_reg_n_2_[6]\,
      I1 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I2 => \n_fu_648_p2__2_carry__0_i_9_n_2\,
      I3 => \n_fu_648_p2__2_carry__0_i_10_n_2\,
      O => \n_fu_648_p2__2_carry__0_i_1_n_2\
    );
\n_fu_648_p2__2_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA808080"
    )
        port map (
      I0 => B(5),
      I1 => tmp_12_i_i_i_reg_785,
      I2 => dif_reg_780(5),
      I3 => tmp_16_i_i_i_reg_795,
      I4 => dif_2_reg_790(5),
      O => \n_fu_648_p2__2_carry__0_i_10_n_2\
    );
\n_fu_648_p2__2_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => B(5),
      I1 => tmp_12_i_i_i_reg_785,
      I2 => dif_reg_780(5),
      I3 => tmp_16_i_i_i_reg_795,
      I4 => dif_2_reg_790(5),
      O => \n_fu_648_p2__2_carry__0_i_11_n_2\
    );
\n_fu_648_p2__2_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA808080"
    )
        port map (
      I0 => B(4),
      I1 => tmp_12_i_i_i_reg_785,
      I2 => dif_reg_780(4),
      I3 => tmp_16_i_i_i_reg_795,
      I4 => dif_2_reg_790(4),
      O => \n_fu_648_p2__2_carry__0_i_12_n_2\
    );
\n_fu_648_p2__2_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => B(4),
      I1 => tmp_12_i_i_i_reg_785,
      I2 => dif_reg_780(4),
      I3 => tmp_16_i_i_i_reg_795,
      I4 => dif_2_reg_790(4),
      O => \n_fu_648_p2__2_carry__0_i_13_n_2\
    );
\n_fu_648_p2__2_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888000"
    )
        port map (
      I0 => dif_2_reg_790(3),
      I1 => tmp_16_i_i_i_reg_795,
      I2 => dif_reg_780(3),
      I3 => tmp_12_i_i_i_reg_785,
      I4 => B(3),
      O => \n_fu_648_p2__2_carry__0_i_14_n_2\
    );
\n_fu_648_p2__2_carry__0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dif_4_reg_800_reg_n_2_[3]\,
      I1 => \n_fu_648_p2__2_carry_i_9_n_2\,
      O => \n_fu_648_p2__2_carry__0_i_15_n_2\
    );
\n_fu_648_p2__2_carry__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_12_i_i_i_reg_785,
      I1 => dif_reg_780(2),
      O => \n_fu_648_p2__2_carry__0_i_16_n_2\
    );
\n_fu_648_p2__2_carry__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => B(7),
      I1 => dif_2_reg_790(7),
      I2 => tmp_16_i_i_i_reg_795,
      I3 => dif_reg_780(7),
      I4 => tmp_12_i_i_i_reg_785,
      O => \n_fu_648_p2__2_carry__0_i_17_n_2\
    );
\n_fu_648_p2__2_carry__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777FFF"
    )
        port map (
      I0 => dif_2_reg_790(6),
      I1 => tmp_16_i_i_i_reg_795,
      I2 => dif_reg_780(6),
      I3 => tmp_12_i_i_i_reg_785,
      I4 => B(6),
      O => \n_fu_648_p2__2_carry__0_i_18_n_2\
    );
\n_fu_648_p2__2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \dif_4_reg_800_reg_n_2_[5]\,
      I1 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I2 => \n_fu_648_p2__2_carry__0_i_11_n_2\,
      I3 => \n_fu_648_p2__2_carry__0_i_12_n_2\,
      O => \n_fu_648_p2__2_carry__0_i_2_n_2\
    );
\n_fu_648_p2__2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \dif_4_reg_800_reg_n_2_[4]\,
      I1 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I2 => \n_fu_648_p2__2_carry__0_i_13_n_2\,
      I3 => \n_fu_648_p2__2_carry__0_i_14_n_2\,
      O => \n_fu_648_p2__2_carry__0_i_3_n_2\
    );
\n_fu_648_p2__2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry__0_i_15_n_2\,
      I1 => \n_fu_648_p2__2_carry_i_13_n_2\,
      I2 => dif_2_reg_790(2),
      I3 => tmp_16_i_i_i_reg_795,
      I4 => \n_fu_648_p2__2_carry__0_i_16_n_2\,
      I5 => B(2),
      O => \n_fu_648_p2__2_carry__0_i_4_n_2\
    );
\n_fu_648_p2__2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry__0_i_1_n_2\,
      I1 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I2 => \dif_4_reg_800_reg_n_2_[7]\,
      I3 => \n_fu_648_p2__2_carry__0_i_17_n_2\,
      I4 => \n_fu_648_p2__2_carry__0_i_18_n_2\,
      O => \n_fu_648_p2__2_carry__0_i_5_n_2\
    );
\n_fu_648_p2__2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \dif_4_reg_800_reg_n_2_[6]\,
      I1 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I2 => \n_fu_648_p2__2_carry__0_i_9_n_2\,
      I3 => \n_fu_648_p2__2_carry__0_i_10_n_2\,
      I4 => \n_fu_648_p2__2_carry__0_i_2_n_2\,
      O => \n_fu_648_p2__2_carry__0_i_6_n_2\
    );
\n_fu_648_p2__2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry__0_i_3_n_2\,
      I1 => \n_fu_648_p2__2_carry__0_i_11_n_2\,
      I2 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I3 => \dif_4_reg_800_reg_n_2_[5]\,
      I4 => \n_fu_648_p2__2_carry__0_i_12_n_2\,
      O => \n_fu_648_p2__2_carry__0_i_7_n_2\
    );
\n_fu_648_p2__2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry__0_i_4_n_2\,
      I1 => \n_fu_648_p2__2_carry__0_i_13_n_2\,
      I2 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I3 => \dif_4_reg_800_reg_n_2_[4]\,
      I4 => \n_fu_648_p2__2_carry__0_i_14_n_2\,
      O => \n_fu_648_p2__2_carry__0_i_8_n_2\
    );
\n_fu_648_p2__2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => B(6),
      I1 => tmp_12_i_i_i_reg_785,
      I2 => dif_reg_780(6),
      I3 => tmp_16_i_i_i_reg_795,
      I4 => dif_2_reg_790(6),
      O => \n_fu_648_p2__2_carry__0_i_9_n_2\
    );
\n_fu_648_p2__2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \n_fu_648_p2__2_carry__0_n_2\,
      CO(3) => \n_fu_648_p2__2_carry__1_n_2\,
      CO(2) => \n_fu_648_p2__2_carry__1_n_3\,
      CO(1) => \n_fu_648_p2__2_carry__1_n_4\,
      CO(0) => \n_fu_648_p2__2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \n_fu_648_p2__2_carry__1_i_1_n_2\,
      DI(0) => \n_fu_648_p2__2_carry__1_i_2_n_2\,
      O(3 downto 0) => n_fu_648_p2(11 downto 8),
      S(3) => \n_fu_648_p2__2_carry__1_i_3_n_2\,
      S(2) => \n_fu_648_p2__2_carry__1_i_4_n_2\,
      S(1) => \n_fu_648_p2__2_carry__1_i_5_n_2\,
      S(0) => \n_fu_648_p2__2_carry__1_i_6_n_2\
    );
\n_fu_648_p2__2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888800080008000"
    )
        port map (
      I0 => B(8),
      I1 => B(7),
      I2 => tmp_12_i_i_i_reg_785,
      I3 => dif_reg_780(7),
      I4 => tmp_16_i_i_i_reg_795,
      I5 => dif_2_reg_790(7),
      O => \n_fu_648_p2__2_carry__1_i_1_n_2\
    );
\n_fu_648_p2__2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB222B2222222"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry__1_i_7_n_2\,
      I1 => \n_fu_648_p2__2_carry__0_i_17_n_2\,
      I2 => dif_2_reg_790(6),
      I3 => tmp_16_i_i_i_reg_795,
      I4 => \n_fu_648_p2__2_carry__1_i_8_n_2\,
      I5 => B(6),
      O => \n_fu_648_p2__2_carry__1_i_2_n_2\
    );
\n_fu_648_p2__2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(11),
      O => \n_fu_648_p2__2_carry__1_i_3_n_2\
    );
\n_fu_648_p2__2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(10),
      O => \n_fu_648_p2__2_carry__1_i_4_n_2\
    );
\n_fu_648_p2__2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry__1_i_1_n_2\,
      I1 => B(9),
      O => \n_fu_648_p2__2_carry__1_i_5_n_2\
    );
\n_fu_648_p2__2_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry__1_i_2_n_2\,
      I1 => \n_fu_648_p2__2_carry__1_i_9_n_2\,
      I2 => B(8),
      O => \n_fu_648_p2__2_carry__1_i_6_n_2\
    );
\n_fu_648_p2__2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dif_4_reg_800_reg_n_2_[7]\,
      I1 => \n_fu_648_p2__2_carry_i_9_n_2\,
      O => \n_fu_648_p2__2_carry__1_i_7_n_2\
    );
\n_fu_648_p2__2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_12_i_i_i_reg_785,
      I1 => dif_reg_780(6),
      O => \n_fu_648_p2__2_carry__1_i_8_n_2\
    );
\n_fu_648_p2__2_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777FFF"
    )
        port map (
      I0 => dif_2_reg_790(7),
      I1 => tmp_16_i_i_i_reg_795,
      I2 => dif_reg_780(7),
      I3 => tmp_12_i_i_i_reg_785,
      I4 => B(7),
      O => \n_fu_648_p2__2_carry__1_i_9_n_2\
    );
\n_fu_648_p2__2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \n_fu_648_p2__2_carry__1_n_2\,
      CO(3) => \n_fu_648_p2__2_carry__2_n_2\,
      CO(2) => \n_fu_648_p2__2_carry__2_n_3\,
      CO(1) => \n_fu_648_p2__2_carry__2_n_4\,
      CO(0) => \n_fu_648_p2__2_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => n_fu_648_p2(15 downto 12),
      S(3) => \n_fu_648_p2__2_carry__2_i_1_n_2\,
      S(2) => \n_fu_648_p2__2_carry__2_i_2_n_2\,
      S(1) => \n_fu_648_p2__2_carry__2_i_3_n_2\,
      S(0) => \n_fu_648_p2__2_carry__2_i_4_n_2\
    );
\n_fu_648_p2__2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(15),
      O => \n_fu_648_p2__2_carry__2_i_1_n_2\
    );
\n_fu_648_p2__2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(14),
      O => \n_fu_648_p2__2_carry__2_i_2_n_2\
    );
\n_fu_648_p2__2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(13),
      O => \n_fu_648_p2__2_carry__2_i_3_n_2\
    );
\n_fu_648_p2__2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(12),
      O => \n_fu_648_p2__2_carry__2_i_4_n_2\
    );
\n_fu_648_p2__2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \n_fu_648_p2__2_carry__2_n_2\,
      CO(3 downto 0) => \NLW_n_fu_648_p2__2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_n_fu_648_p2__2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => n_fu_648_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \n_fu_648_p2__2_carry__3_i_1_n_2\
    );
\n_fu_648_p2__2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B(16),
      O => \n_fu_648_p2__2_carry__3_i_1_n_2\
    );
\n_fu_648_p2__2_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \dif_4_reg_800_reg_n_2_[2]\,
      I1 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I2 => \n_fu_648_p2__2_carry_i_10_n_2\,
      I3 => \n_fu_648_p2__2_carry_i_11_n_2\,
      O => \n_fu_648_p2__2_carry_i_1_n_2\
    );
\n_fu_648_p2__2_carry_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => B(2),
      I1 => tmp_12_i_i_i_reg_785,
      I2 => dif_reg_780(2),
      I3 => tmp_16_i_i_i_reg_795,
      I4 => dif_2_reg_790(2),
      O => \n_fu_648_p2__2_carry_i_10_n_2\
    );
\n_fu_648_p2__2_carry_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888000"
    )
        port map (
      I0 => dif_2_reg_790(1),
      I1 => tmp_16_i_i_i_reg_795,
      I2 => dif_reg_780(1),
      I3 => tmp_12_i_i_i_reg_785,
      I4 => B(1),
      O => \n_fu_648_p2__2_carry_i_11_n_2\
    );
\n_fu_648_p2__2_carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_12_i_i_i_reg_785,
      I1 => dif_reg_780(1),
      O => \n_fu_648_p2__2_carry_i_12_n_2\
    );
\n_fu_648_p2__2_carry_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => B(3),
      I1 => tmp_12_i_i_i_reg_785,
      I2 => dif_reg_780(3),
      I3 => tmp_16_i_i_i_reg_795,
      I4 => dif_2_reg_790(3),
      O => \n_fu_648_p2__2_carry_i_13_n_2\
    );
\n_fu_648_p2__2_carry_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777FFF"
    )
        port map (
      I0 => dif_2_reg_790(2),
      I1 => tmp_16_i_i_i_reg_795,
      I2 => dif_reg_780(2),
      I3 => tmp_12_i_i_i_reg_785,
      I4 => B(2),
      O => \n_fu_648_p2__2_carry_i_14_n_2\
    );
\n_fu_648_p2__2_carry_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => B(1),
      I1 => tmp_12_i_i_i_reg_785,
      I2 => dif_reg_780(1),
      I3 => tmp_16_i_i_i_reg_795,
      I4 => dif_2_reg_790(1),
      O => \n_fu_648_p2__2_carry_i_15_n_2\
    );
\n_fu_648_p2__2_carry_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dif_reg_780(0),
      I1 => tmp_12_i_i_i_reg_785,
      O => \n_fu_648_p2__2_carry_i_16_n_2\
    );
\n_fu_648_p2__2_carry_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005557FFFFFFFF"
    )
        port map (
      I0 => \dif_4_reg_800_reg_n_2_[3]\,
      I1 => \dif_4_reg_800_reg_n_2_[1]\,
      I2 => \dif_4_reg_800_reg_n_2_[0]\,
      I3 => \dif_4_reg_800_reg_n_2_[2]\,
      I4 => \dif_4_reg_800_reg_n_2_[4]\,
      I5 => \dif_4_reg_800_reg_n_2_[5]\,
      O => \n_fu_648_p2__2_carry_i_17_n_2\
    );
\n_fu_648_p2__2_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry_i_11_n_2\,
      I1 => \dif_4_reg_800_reg_n_2_[2]\,
      I2 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I3 => \n_fu_648_p2__2_carry_i_10_n_2\,
      O => \n_fu_648_p2__2_carry_i_2_n_2\
    );
\n_fu_648_p2__2_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788787788778"
    )
        port map (
      I0 => dif_2_reg_790(1),
      I1 => tmp_16_i_i_i_reg_795,
      I2 => \n_fu_648_p2__2_carry_i_12_n_2\,
      I3 => B(1),
      I4 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I5 => \dif_4_reg_800_reg_n_2_[1]\,
      O => \n_fu_648_p2__2_carry_i_3_n_2\
    );
\n_fu_648_p2__2_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => B(0),
      I1 => dif_reg_780(0),
      I2 => tmp_12_i_i_i_reg_785,
      I3 => dif_2_reg_790(0),
      I4 => tmp_16_i_i_i_reg_795,
      O => \n_fu_648_p2__2_carry_i_4_n_2\
    );
\n_fu_648_p2__2_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"659A9A65"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry_i_1_n_2\,
      I1 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I2 => \dif_4_reg_800_reg_n_2_[3]\,
      I3 => \n_fu_648_p2__2_carry_i_13_n_2\,
      I4 => \n_fu_648_p2__2_carry_i_14_n_2\,
      O => \n_fu_648_p2__2_carry_i_5_n_2\
    );
\n_fu_648_p2__2_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A69965A5A9696"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry_i_10_n_2\,
      I1 => \dif_4_reg_800_reg_n_2_[2]\,
      I2 => \n_fu_648_p2__2_carry_i_11_n_2\,
      I3 => \dif_4_reg_800_reg_n_2_[1]\,
      I4 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I5 => \n_fu_648_p2__2_carry_i_15_n_2\,
      O => \n_fu_648_p2__2_carry_i_6_n_2\
    );
\n_fu_648_p2__2_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666AAA6AAA6AAA"
    )
        port map (
      I0 => \n_fu_648_p2__2_carry_i_3_n_2\,
      I1 => B(0),
      I2 => dif_reg_780(0),
      I3 => tmp_12_i_i_i_reg_785,
      I4 => dif_2_reg_790(0),
      I5 => tmp_16_i_i_i_reg_795,
      O => \n_fu_648_p2__2_carry_i_7_n_2\
    );
\n_fu_648_p2__2_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788787788778"
    )
        port map (
      I0 => tmp_16_i_i_i_reg_795,
      I1 => dif_2_reg_790(0),
      I2 => \n_fu_648_p2__2_carry_i_16_n_2\,
      I3 => B(0),
      I4 => \n_fu_648_p2__2_carry_i_9_n_2\,
      I5 => \dif_4_reg_800_reg_n_2_[0]\,
      O => \n_fu_648_p2__2_carry_i_8_n_2\
    );
\n_fu_648_p2__2_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \dif_4_reg_800_reg_n_2_[8]\,
      I1 => \dif_4_reg_800_reg_n_2_[7]\,
      I2 => \dif_4_reg_800_reg_n_2_[6]\,
      I3 => \n_fu_648_p2__2_carry_i_17_n_2\,
      O => \n_fu_648_p2__2_carry_i_9_n_2\
    );
ram_reg_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(4),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(4),
      O => addr0(4)
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => exitcond_i_i_i_i_reg_724,
      I1 => tmp_6_i_i_i_reg_710(9),
      I2 => tmp_6_i_i_i_mid1_reg_729(9),
      I3 => tmp_reg_739(9),
      O => \ram_reg_0_i_10__0_n_2\
    );
ram_reg_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(3),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(3),
      O => addr0(3)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => exitcond_i_i_i_i_reg_724,
      I1 => tmp_6_i_i_i_reg_710(8),
      I2 => tmp_6_i_i_i_mid1_reg_729(8),
      I3 => tmp_reg_739(8),
      O => \ram_reg_0_i_11__0_n_2\
    );
ram_reg_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(2),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(2),
      O => addr0(2)
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => exitcond_i_i_i_i_reg_724,
      I1 => tmp_6_i_i_i_reg_710(7),
      I2 => tmp_6_i_i_i_mid1_reg_729(7),
      I3 => tmp_reg_739(7),
      O => \ram_reg_0_i_12__0_n_2\
    );
ram_reg_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(1),
      O => addr0(1)
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => exitcond_i_i_i_i_reg_724,
      I1 => tmp_6_i_i_i_reg_710(6),
      I2 => tmp_6_i_i_i_mid1_reg_729(6),
      I3 => tmp_reg_739(6),
      O => \ram_reg_0_i_13__0_n_2\
    );
ram_reg_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(0),
      O => addr0(0)
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => exitcond_i_i_i_i_reg_724,
      I1 => tmp_6_i_i_i_reg_710(5),
      I2 => tmp_6_i_i_i_mid1_reg_729(5),
      I3 => tmp_reg_739(5),
      O => \ram_reg_0_i_14__0_n_2\
    );
ram_reg_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(2),
      O => WEA(0)
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_reg_739(4),
      O => \ram_reg_0_i_15__0_n_2\
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      O => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0
    );
ram_reg_0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_4_n_2,
      CO(3 downto 0) => NLW_ram_reg_0_i_3_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_3_O_UNCONNECTED(3 downto 1),
      O(0) => ADDRBWRADDR(12),
      S(3 downto 1) => B"000",
      S(0) => tmp_6_i_i_i_mid2_fu_407_p3(12)
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(11),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(11),
      O => addr0(11)
    );
ram_reg_0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_5_n_2,
      CO(3) => ram_reg_0_i_4_n_2,
      CO(2) => ram_reg_0_i_4_n_3,
      CO(1) => ram_reg_0_i_4_n_4,
      CO(0) => ram_reg_0_i_4_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_reg_739(9 downto 8),
      O(3 downto 0) => ADDRBWRADDR(11 downto 8),
      S(3 downto 2) => tmp_6_i_i_i_mid2_fu_407_p3(11 downto 10),
      S(1) => \ram_reg_0_i_10__0_n_2\,
      S(0) => \ram_reg_0_i_11__0_n_2\
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(10),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(10),
      O => addr0(10)
    );
ram_reg_0_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_5_n_2,
      CO(2) => ram_reg_0_i_5_n_3,
      CO(1) => ram_reg_0_i_5_n_4,
      CO(0) => ram_reg_0_i_5_n_5,
      CYINIT => '0',
      DI(3 downto 1) => tmp_reg_739(7 downto 5),
      DI(0) => '0',
      O(3 downto 0) => ADDRBWRADDR(7 downto 4),
      S(3) => \ram_reg_0_i_12__0_n_2\,
      S(2) => \ram_reg_0_i_13__0_n_2\,
      S(1) => \ram_reg_0_i_14__0_n_2\,
      S(0) => \ram_reg_0_i_15__0_n_2\
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(9),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(9),
      O => addr0(9)
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(8),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(8),
      O => addr0(8)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_6_i_i_i_mid1_reg_729(12),
      I1 => tmp_6_i_i_i_reg_710(12),
      I2 => exitcond_i_i_i_i_reg_724,
      O => tmp_6_i_i_i_mid2_fu_407_p3(12)
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(7),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(7),
      O => addr0(7)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_6_i_i_i_mid1_reg_729(11),
      I1 => tmp_6_i_i_i_reg_710(11),
      I2 => exitcond_i_i_i_i_reg_724,
      O => tmp_6_i_i_i_mid2_fu_407_p3(11)
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(6),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(6),
      O => addr0(6)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_6_i_i_i_mid1_reg_729(10),
      I1 => tmp_6_i_i_i_reg_710(10),
      I2 => exitcond_i_i_i_i_reg_724,
      O => tmp_6_i_i_i_mid2_fu_407_p3(10)
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => indvar1_reg_134_reg(5),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => n_Mat_buff_address0(5),
      O => addr0(5)
    );
tmp_11_i_i_i_fu_491_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_11_i_i_i_fu_491_p2_carry_n_2,
      CO(2) => tmp_11_i_i_i_fu_491_p2_carry_n_3,
      CO(1) => tmp_11_i_i_i_fu_491_p2_carry_n_4,
      CO(0) => tmp_11_i_i_i_fu_491_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => q1(19 downto 16),
      O(3 downto 0) => tmp_11_i_i_i_fu_491_p2(3 downto 0),
      S(3 downto 0) => ram_reg_9(3 downto 0)
    );
\tmp_11_i_i_i_fu_491_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_11_i_i_i_fu_491_p2_carry_n_2,
      CO(3) => \tmp_11_i_i_i_fu_491_p2_carry__0_n_2\,
      CO(2) => \tmp_11_i_i_i_fu_491_p2_carry__0_n_3\,
      CO(1) => \tmp_11_i_i_i_fu_491_p2_carry__0_n_4\,
      CO(0) => \tmp_11_i_i_i_fu_491_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => q1(23 downto 20),
      O(3 downto 0) => tmp_11_i_i_i_fu_491_p2(7 downto 4),
      S(3 downto 0) => ram_reg_11(3 downto 0)
    );
\tmp_11_i_i_i_fu_491_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_i_i_i_fu_491_p2_carry__0_n_2\,
      CO(3 downto 0) => \NLW_tmp_11_i_i_i_fu_491_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_11_i_i_i_fu_491_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_11_i_i_i_fu_491_p2(8),
      S(3 downto 0) => B"0001"
    );
\tmp_11_i_i_i_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_11_i_i_i_fu_491_p2(0),
      Q => tmp_11_i_i_i_reg_766(0),
      R => '0'
    );
\tmp_11_i_i_i_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_11_i_i_i_fu_491_p2(1),
      Q => tmp_11_i_i_i_reg_766(1),
      R => '0'
    );
\tmp_11_i_i_i_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_11_i_i_i_fu_491_p2(2),
      Q => tmp_11_i_i_i_reg_766(2),
      R => '0'
    );
\tmp_11_i_i_i_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_11_i_i_i_fu_491_p2(3),
      Q => tmp_11_i_i_i_reg_766(3),
      R => '0'
    );
\tmp_11_i_i_i_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_11_i_i_i_fu_491_p2(4),
      Q => tmp_11_i_i_i_reg_766(4),
      R => '0'
    );
\tmp_11_i_i_i_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_11_i_i_i_fu_491_p2(5),
      Q => tmp_11_i_i_i_reg_766(5),
      R => '0'
    );
\tmp_11_i_i_i_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_11_i_i_i_fu_491_p2(6),
      Q => tmp_11_i_i_i_reg_766(6),
      R => '0'
    );
\tmp_11_i_i_i_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_11_i_i_i_fu_491_p2(7),
      Q => tmp_11_i_i_i_reg_766(7),
      R => '0'
    );
\tmp_11_i_i_i_reg_766_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_11_i_i_i_fu_491_p2(8),
      Q => tmp_11_i_i_i_reg_766(8),
      R => '0'
    );
\tmp_12_i_i_i_reg_785[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEAAAA"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(6),
      I1 => tmp_11_i_i_i_reg_766(4),
      I2 => \tmp_12_i_i_i_reg_785[0]_i_4_n_2\,
      I3 => tmp_11_i_i_i_reg_766(3),
      I4 => tmp_11_i_i_i_reg_766(5),
      I5 => tmp_11_i_i_i_reg_766(7),
      O => \tmp_12_i_i_i_reg_785[0]_i_2_n_2\
    );
\tmp_12_i_i_i_reg_785[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57577777FFFFFFFE"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(7),
      I1 => tmp_11_i_i_i_reg_766(5),
      I2 => tmp_11_i_i_i_reg_766(3),
      I3 => \tmp_12_i_i_i_reg_785[0]_i_4_n_2\,
      I4 => tmp_11_i_i_i_reg_766(4),
      I5 => tmp_11_i_i_i_reg_766(6),
      O => \tmp_12_i_i_i_reg_785[0]_i_3_n_2\
    );
\tmp_12_i_i_i_reg_785[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tmp_11_i_i_i_reg_766(0),
      I1 => tmp_11_i_i_i_reg_766(1),
      I2 => tmp_11_i_i_i_reg_766(2),
      O => \tmp_12_i_i_i_reg_785[0]_i_4_n_2\
    );
\tmp_12_i_i_i_reg_785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => tmp_12_i_i_i_fu_534_p2,
      Q => tmp_12_i_i_i_reg_785,
      R => '0'
    );
\tmp_12_i_i_i_reg_785_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_12_i_i_i_reg_785[0]_i_2_n_2\,
      I1 => \tmp_12_i_i_i_reg_785[0]_i_3_n_2\,
      O => tmp_12_i_i_i_fu_534_p2,
      S => tmp_11_i_i_i_reg_766(8)
    );
tmp_15_i_i_i_fu_511_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_15_i_i_i_fu_511_p2_carry_n_2,
      CO(2) => tmp_15_i_i_i_fu_511_p2_carry_n_3,
      CO(1) => tmp_15_i_i_i_fu_511_p2_carry_n_4,
      CO(0) => tmp_15_i_i_i_fu_511_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => q1(11 downto 8),
      O(3 downto 0) => tmp_15_i_i_i_fu_511_p2(3 downto 0),
      S(3 downto 0) => ram_reg_5(3 downto 0)
    );
\tmp_15_i_i_i_fu_511_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_15_i_i_i_fu_511_p2_carry_n_2,
      CO(3) => \tmp_15_i_i_i_fu_511_p2_carry__0_n_2\,
      CO(2) => \tmp_15_i_i_i_fu_511_p2_carry__0_n_3\,
      CO(1) => \tmp_15_i_i_i_fu_511_p2_carry__0_n_4\,
      CO(0) => \tmp_15_i_i_i_fu_511_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => q1(15 downto 12),
      O(3 downto 0) => tmp_15_i_i_i_fu_511_p2(7 downto 4),
      S(3 downto 0) => ram_reg_7(3 downto 0)
    );
\tmp_15_i_i_i_fu_511_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_i_i_i_fu_511_p2_carry__0_n_2\,
      CO(3 downto 0) => \NLW_tmp_15_i_i_i_fu_511_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_15_i_i_i_fu_511_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_15_i_i_i_fu_511_p2(8),
      S(3 downto 0) => B"0001"
    );
\tmp_15_i_i_i_reg_773[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_715,
      O => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\
    );
\tmp_15_i_i_i_reg_773_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_15_i_i_i_fu_511_p2(0),
      Q => tmp_15_i_i_i_reg_773(0),
      R => '0'
    );
\tmp_15_i_i_i_reg_773_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_15_i_i_i_fu_511_p2(1),
      Q => tmp_15_i_i_i_reg_773(1),
      R => '0'
    );
\tmp_15_i_i_i_reg_773_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_15_i_i_i_fu_511_p2(2),
      Q => tmp_15_i_i_i_reg_773(2),
      R => '0'
    );
\tmp_15_i_i_i_reg_773_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_15_i_i_i_fu_511_p2(3),
      Q => tmp_15_i_i_i_reg_773(3),
      R => '0'
    );
\tmp_15_i_i_i_reg_773_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_15_i_i_i_fu_511_p2(4),
      Q => tmp_15_i_i_i_reg_773(4),
      R => '0'
    );
\tmp_15_i_i_i_reg_773_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_15_i_i_i_fu_511_p2(5),
      Q => tmp_15_i_i_i_reg_773(5),
      R => '0'
    );
\tmp_15_i_i_i_reg_773_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_15_i_i_i_fu_511_p2(6),
      Q => tmp_15_i_i_i_reg_773(6),
      R => '0'
    );
\tmp_15_i_i_i_reg_773_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_15_i_i_i_fu_511_p2(7),
      Q => tmp_15_i_i_i_reg_773(7),
      R => '0'
    );
\tmp_15_i_i_i_reg_773_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_15_i_i_i_fu_511_p2(8),
      Q => tmp_15_i_i_i_reg_773(8),
      R => '0'
    );
\tmp_16_i_i_i_reg_795[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_715,
      O => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\
    );
\tmp_16_i_i_i_reg_795[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEAAAA"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(6),
      I1 => tmp_15_i_i_i_reg_773(4),
      I2 => \tmp_16_i_i_i_reg_795[0]_i_5_n_2\,
      I3 => tmp_15_i_i_i_reg_773(3),
      I4 => tmp_15_i_i_i_reg_773(5),
      I5 => tmp_15_i_i_i_reg_773(7),
      O => \tmp_16_i_i_i_reg_795[0]_i_3_n_2\
    );
\tmp_16_i_i_i_reg_795[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57577777FFFFFFFE"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(7),
      I1 => tmp_15_i_i_i_reg_773(5),
      I2 => tmp_15_i_i_i_reg_773(3),
      I3 => \tmp_16_i_i_i_reg_795[0]_i_5_n_2\,
      I4 => tmp_15_i_i_i_reg_773(4),
      I5 => tmp_15_i_i_i_reg_773(6),
      O => \tmp_16_i_i_i_reg_795[0]_i_4_n_2\
    );
\tmp_16_i_i_i_reg_795[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tmp_15_i_i_i_reg_773(0),
      I1 => tmp_15_i_i_i_reg_773(1),
      I2 => tmp_15_i_i_i_reg_773(2),
      O => \tmp_16_i_i_i_reg_795[0]_i_5_n_2\
    );
\tmp_16_i_i_i_reg_795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_16_i_i_i_reg_795[0]_i_1_n_2\,
      D => tmp_16_i_i_i_fu_557_p2,
      Q => tmp_16_i_i_i_reg_795,
      R => '0'
    );
\tmp_16_i_i_i_reg_795_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tmp_16_i_i_i_reg_795[0]_i_3_n_2\,
      I1 => \tmp_16_i_i_i_reg_795[0]_i_4_n_2\,
      O => tmp_16_i_i_i_fu_557_p2,
      S => tmp_15_i_i_i_reg_773(8)
    );
tmp_19_i_i_i_fu_443_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_19_i_i_i_fu_443_p2_carry_n_2,
      CO(2) => tmp_19_i_i_i_fu_443_p2_carry_n_3,
      CO(1) => tmp_19_i_i_i_fu_443_p2_carry_n_4,
      CO(0) => tmp_19_i_i_i_fu_443_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => q1(3 downto 0),
      O(3 downto 0) => tmp_19_i_i_i_fu_443_p2(3 downto 0),
      S(3 downto 0) => ram_reg_1(3 downto 0)
    );
\tmp_19_i_i_i_fu_443_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_19_i_i_i_fu_443_p2_carry_n_2,
      CO(3) => \tmp_19_i_i_i_fu_443_p2_carry__0_n_2\,
      CO(2) => \tmp_19_i_i_i_fu_443_p2_carry__0_n_3\,
      CO(1) => \tmp_19_i_i_i_fu_443_p2_carry__0_n_4\,
      CO(0) => \tmp_19_i_i_i_fu_443_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => q1(7 downto 4),
      O(3 downto 0) => tmp_19_i_i_i_fu_443_p2(7 downto 4),
      S(3 downto 0) => ram_reg_3(3 downto 0)
    );
\tmp_19_i_i_i_fu_443_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_i_i_fu_443_p2_carry__0_n_2\,
      CO(3 downto 0) => \NLW_tmp_19_i_i_i_fu_443_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_19_i_i_i_fu_443_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_19_i_i_i_fu_443_p2(8),
      S(3 downto 0) => B"0001"
    );
\tmp_19_i_i_i_reg_759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_19_i_i_i_fu_443_p2(0),
      Q => tmp_19_i_i_i_reg_759(0),
      R => '0'
    );
\tmp_19_i_i_i_reg_759_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_19_i_i_i_fu_443_p2(1),
      Q => tmp_19_i_i_i_reg_759(1),
      R => '0'
    );
\tmp_19_i_i_i_reg_759_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_19_i_i_i_fu_443_p2(2),
      Q => tmp_19_i_i_i_reg_759(2),
      R => '0'
    );
\tmp_19_i_i_i_reg_759_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_19_i_i_i_fu_443_p2(3),
      Q => tmp_19_i_i_i_reg_759(3),
      R => '0'
    );
\tmp_19_i_i_i_reg_759_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_19_i_i_i_fu_443_p2(4),
      Q => tmp_19_i_i_i_reg_759(4),
      R => '0'
    );
\tmp_19_i_i_i_reg_759_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_19_i_i_i_fu_443_p2(5),
      Q => tmp_19_i_i_i_reg_759(5),
      R => '0'
    );
\tmp_19_i_i_i_reg_759_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_19_i_i_i_fu_443_p2(6),
      Q => tmp_19_i_i_i_reg_759(6),
      R => '0'
    );
\tmp_19_i_i_i_reg_759_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_19_i_i_i_fu_443_p2(7),
      Q => tmp_19_i_i_i_reg_759(7),
      R => '0'
    );
\tmp_19_i_i_i_reg_759_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_15_i_i_i_reg_773[8]_i_1_n_2\,
      D => tmp_19_i_i_i_fu_443_p2(8),
      Q => tmp_19_i_i_i_reg_759(8),
      R => '0'
    );
\tmp_2_i_cast_i_i_cas_reg_705[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(5),
      I1 => p_shl4_i_i_fu_270_p3(3),
      O => \tmp_2_i_cast_i_i_cas_reg_705[5]_i_2_n_2\
    );
\tmp_2_i_cast_i_i_cas_reg_705[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(4),
      I1 => p_shl4_i_i_fu_270_p3(2),
      O => \tmp_2_i_cast_i_i_cas_reg_705[5]_i_3_n_2\
    );
\tmp_2_i_cast_i_i_cas_reg_705[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(3),
      I1 => p_shl4_i_i_fu_270_p3(1),
      O => \tmp_2_i_cast_i_i_cas_reg_705[5]_i_4_n_2\
    );
\tmp_2_i_cast_i_i_cas_reg_705[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(2),
      O => \tmp_2_i_cast_i_i_cas_reg_705[5]_i_5_n_2\
    );
\tmp_2_i_cast_i_i_cas_reg_705[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(6),
      O => \tmp_2_i_cast_i_i_cas_reg_705[8]_i_2_n_2\
    );
\tmp_2_i_cast_i_i_cas_reg_705[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(5),
      O => \tmp_2_i_cast_i_i_cas_reg_705[8]_i_3_n_2\
    );
\tmp_2_i_cast_i_i_cas_reg_705[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl4_i_i_fu_270_p3(6),
      I1 => p_shl4_i_i_fu_270_p3(4),
      O => \tmp_2_i_cast_i_i_cas_reg_705[8]_i_4_n_2\
    );
\tmp_2_i_cast_i_i_cas_reg_705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_9\,
      Q => tmp_2_i_cast_i_i_cas_reg_705(2),
      R => '0'
    );
\tmp_2_i_cast_i_i_cas_reg_705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_8\,
      Q => tmp_2_i_cast_i_i_cas_reg_705(3),
      R => '0'
    );
\tmp_2_i_cast_i_i_cas_reg_705_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_7\,
      Q => tmp_2_i_cast_i_i_cas_reg_705(4),
      R => '0'
    );
\tmp_2_i_cast_i_i_cas_reg_705_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_6\,
      Q => tmp_2_i_cast_i_i_cas_reg_705(5),
      R => '0'
    );
\tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_2\,
      CO(2) => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_3\,
      CO(1) => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_4\,
      CO(0) => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => p_shl4_i_i_fu_270_p3(5 downto 3),
      DI(0) => '0',
      O(3) => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_6\,
      O(2) => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_7\,
      O(1) => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_8\,
      O(0) => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_9\,
      S(3) => \tmp_2_i_cast_i_i_cas_reg_705[5]_i_2_n_2\,
      S(2) => \tmp_2_i_cast_i_i_cas_reg_705[5]_i_3_n_2\,
      S(1) => \tmp_2_i_cast_i_i_cas_reg_705[5]_i_4_n_2\,
      S(0) => \tmp_2_i_cast_i_i_cas_reg_705[5]_i_5_n_2\
    );
\tmp_2_i_cast_i_i_cas_reg_705_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_9\,
      Q => tmp_2_i_cast_i_i_cas_reg_705(6),
      R => '0'
    );
\tmp_2_i_cast_i_i_cas_reg_705_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_8\,
      Q => tmp_2_i_cast_i_i_cas_reg_705(7),
      R => '0'
    );
\tmp_2_i_cast_i_i_cas_reg_705_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_7\,
      Q => tmp_2_i_cast_i_i_cas_reg_705(8),
      R => '0'
    );
\tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_i_cast_i_i_cas_reg_705_reg[5]_i_1_n_2\,
      CO(3 downto 2) => \NLW_tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_4\,
      CO(0) => \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_shl4_i_i_fu_270_p3(6),
      O(3) => \NLW_tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2) => \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_7\,
      O(1) => \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_8\,
      O(0) => \tmp_2_i_cast_i_i_cas_reg_705_reg[8]_i_1_n_9\,
      S(3) => '0',
      S(2) => \tmp_2_i_cast_i_i_cas_reg_705[8]_i_2_n_2\,
      S(1) => \tmp_2_i_cast_i_i_cas_reg_705[8]_i_3_n_2\,
      S(0) => \tmp_2_i_cast_i_i_cas_reg_705[8]_i_4_n_2\
    );
\tmp_4_i_i_i_reg_816[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_i_i_reg_686(10),
      O => \tmp_4_i_i_i_reg_816[10]_i_2_n_2\
    );
\tmp_4_i_i_i_reg_816[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_i_i_reg_686(9),
      O => \tmp_4_i_i_i_reg_816[10]_i_3_n_2\
    );
\tmp_4_i_i_i_reg_816[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_i_i_reg_686(8),
      O => \tmp_4_i_i_i_reg_816[10]_i_4_n_2\
    );
\tmp_4_i_i_i_reg_816[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_i_i_reg_686(7),
      O => \tmp_4_i_i_i_reg_816[10]_i_5_n_2\
    );
\tmp_4_i_i_i_reg_816[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_i_i_reg_686(11),
      O => \tmp_4_i_i_i_reg_816[11]_i_2_n_2\
    );
\tmp_4_i_i_i_reg_816[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_i_i_reg_686(6),
      O => \tmp_4_i_i_i_reg_816[6]_i_2_n_2\
    );
\tmp_4_i_i_i_reg_816[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => col_0_i_i_cast19_i_i_reg_700(5),
      I1 => tmp_i_i_reg_686(5),
      O => \tmp_4_i_i_i_reg_816[6]_i_3_n_2\
    );
\tmp_4_i_i_i_reg_816[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => col_0_i_i_cast19_i_i_reg_700(4),
      I1 => tmp_i_i_reg_686(4),
      O => \tmp_4_i_i_i_reg_816[6]_i_4_n_2\
    );
\tmp_4_i_i_i_reg_816[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_0_i_i_cast19_i_i_reg_700(3),
      O => \tmp_4_i_i_i_reg_816[6]_i_5_n_2\
    );
\tmp_4_i_i_i_reg_816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_0_i_i_cast19_i_i_reg_700(0),
      Q => n_Mat_buff_address0(0),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_4_i_i_i_fu_658_p2(10),
      Q => n_Mat_buff_address0(10),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_2\,
      CO(3) => \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_2\,
      CO(2) => \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_3\,
      CO(1) => \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_4\,
      CO(0) => \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_4_i_i_i_fu_658_p2(10 downto 7),
      S(3) => \tmp_4_i_i_i_reg_816[10]_i_2_n_2\,
      S(2) => \tmp_4_i_i_i_reg_816[10]_i_3_n_2\,
      S(1) => \tmp_4_i_i_i_reg_816[10]_i_4_n_2\,
      S(0) => \tmp_4_i_i_i_reg_816[10]_i_5_n_2\
    );
\tmp_4_i_i_i_reg_816_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_4_i_i_i_fu_658_p2(11),
      Q => n_Mat_buff_address0(11),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i_i_i_reg_816_reg[10]_i_1_n_2\,
      CO(3 downto 0) => \NLW_tmp_4_i_i_i_reg_816_reg[11]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_4_i_i_i_reg_816_reg[11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_4_i_i_i_fu_658_p2(11),
      S(3 downto 1) => B"000",
      S(0) => \tmp_4_i_i_i_reg_816[11]_i_2_n_2\
    );
\tmp_4_i_i_i_reg_816_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_0_i_i_cast19_i_i_reg_700(1),
      Q => n_Mat_buff_address0(1),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_0_i_i_cast19_i_i_reg_700(2),
      Q => n_Mat_buff_address0(2),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_4_i_i_i_fu_658_p2(3),
      Q => n_Mat_buff_address0(3),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_4_i_i_i_fu_658_p2(4),
      Q => n_Mat_buff_address0(4),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_4_i_i_i_fu_658_p2(5),
      Q => n_Mat_buff_address0(5),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_4_i_i_i_fu_658_p2(6),
      Q => n_Mat_buff_address0(6),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_2\,
      CO(2) => \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_3\,
      CO(1) => \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_4\,
      CO(0) => \tmp_4_i_i_i_reg_816_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => col_0_i_i_cast19_i_i_reg_700(5 downto 4),
      DI(0) => '0',
      O(3 downto 0) => tmp_4_i_i_i_fu_658_p2(6 downto 3),
      S(3) => \tmp_4_i_i_i_reg_816[6]_i_2_n_2\,
      S(2) => \tmp_4_i_i_i_reg_816[6]_i_3_n_2\,
      S(1) => \tmp_4_i_i_i_reg_816[6]_i_4_n_2\,
      S(0) => \tmp_4_i_i_i_reg_816[6]_i_5_n_2\
    );
\tmp_4_i_i_i_reg_816_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_4_i_i_i_fu_658_p2(7),
      Q => n_Mat_buff_address0(7),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_4_i_i_i_fu_658_p2(8),
      Q => n_Mat_buff_address0(8),
      R => '0'
    );
\tmp_4_i_i_i_reg_816_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_4_i_i_i_fu_658_p2(9),
      Q => n_Mat_buff_address0(9),
      R => '0'
    );
\tmp_6_i_i_i_mid1_reg_729[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      I1 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      I2 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      I3 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      O => tmp_6_i_i_i_mid1_fu_378_p2(10)
    );
\tmp_6_i_i_i_mid1_reg_729[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CCC"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      I1 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      I2 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      I3 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      O => tmp_6_i_i_i_mid1_fu_378_p2(11)
    );
\tmp_6_i_i_i_mid1_reg_729[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_322_p2,
      O => ap_enable_reg_pp0_iter10
    );
\tmp_6_i_i_i_mid1_reg_729[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      I1 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      I2 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      I3 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      O => tmp_6_i_i_i_mid1_fu_378_p2(12)
    );
\tmp_6_i_i_i_mid1_reg_729[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      O => \tmp_6_i_i_i_mid1_reg_729[5]_i_1_n_2\
    );
\tmp_6_i_i_i_mid1_reg_729[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      O => tmp_6_i_i_i_mid1_fu_378_p2(6)
    );
\tmp_6_i_i_i_mid1_reg_729[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      O => tmp_6_i_i_i_mid1_fu_378_p2(7)
    );
\tmp_6_i_i_i_mid1_reg_729[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      O => tmp_6_i_i_i_mid1_fu_378_p2(8)
    );
\tmp_6_i_i_i_mid1_reg_729[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      I1 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      I2 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      I3 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      O => tmp_6_i_i_i_mid1_fu_378_p2(9)
    );
\tmp_6_i_i_i_mid1_reg_729_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_6_i_i_i_mid1_fu_378_p2(10),
      Q => tmp_6_i_i_i_mid1_reg_729(10),
      R => '0'
    );
\tmp_6_i_i_i_mid1_reg_729_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_6_i_i_i_mid1_fu_378_p2(11),
      Q => tmp_6_i_i_i_mid1_reg_729(11),
      R => '0'
    );
\tmp_6_i_i_i_mid1_reg_729_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_6_i_i_i_mid1_fu_378_p2(12),
      Q => tmp_6_i_i_i_mid1_reg_729(12),
      R => '0'
    );
\tmp_6_i_i_i_mid1_reg_729_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \tmp_6_i_i_i_mid1_reg_729[5]_i_1_n_2\,
      Q => tmp_6_i_i_i_mid1_reg_729(5),
      R => '0'
    );
\tmp_6_i_i_i_mid1_reg_729_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_6_i_i_i_mid1_fu_378_p2(6),
      Q => tmp_6_i_i_i_mid1_reg_729(6),
      R => '0'
    );
\tmp_6_i_i_i_mid1_reg_729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_6_i_i_i_mid1_fu_378_p2(7),
      Q => tmp_6_i_i_i_mid1_reg_729(7),
      R => '0'
    );
\tmp_6_i_i_i_mid1_reg_729_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_6_i_i_i_mid1_fu_378_p2(8),
      Q => tmp_6_i_i_i_mid1_reg_729(8),
      R => '0'
    );
\tmp_6_i_i_i_mid1_reg_729_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_6_i_i_i_mid1_fu_378_p2(9),
      Q => tmp_6_i_i_i_mid1_reg_729(9),
      R => '0'
    );
\tmp_6_i_i_i_reg_710[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA54"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      I1 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      I2 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      I3 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      O => tmp_6_i_i_i_fu_316_p2(10)
    );
\tmp_6_i_i_i_reg_710[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA04"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      I1 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      I2 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      I3 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      O => tmp_6_i_i_i_fu_316_p2(11)
    );
\tmp_6_i_i_i_reg_710[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      I1 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      I2 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      I3 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      O => tmp_6_i_i_i_fu_316_p2(12)
    );
\tmp_6_i_i_i_reg_710[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      I1 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      O => tmp_6_i_i_i_fu_316_p2(6)
    );
\tmp_6_i_i_i_reg_710[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      I1 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      I2 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      O => tmp_6_i_i_i_fu_316_p2(7)
    );
\tmp_6_i_i_i_reg_710[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      I1 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      I2 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      I3 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      O => tmp_6_i_i_i_fu_316_p2(8)
    );
\tmp_6_i_i_i_reg_710[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      I1 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      I2 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      I3 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      O => tmp_6_i_i_i_fu_316_p2(9)
    );
\tmp_6_i_i_i_reg_710_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_6_i_i_i_fu_316_p2(10),
      Q => tmp_6_i_i_i_reg_710(10),
      R => '0'
    );
\tmp_6_i_i_i_reg_710_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_6_i_i_i_fu_316_p2(11),
      Q => tmp_6_i_i_i_reg_710(11),
      R => '0'
    );
\tmp_6_i_i_i_reg_710_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_6_i_i_i_fu_316_p2(12),
      Q => tmp_6_i_i_i_reg_710(12),
      R => '0'
    );
\tmp_6_i_i_i_reg_710_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \x_0_i_i_i_i_reg_182_reg__0\(0),
      Q => tmp_6_i_i_i_reg_710(5),
      R => '0'
    );
\tmp_6_i_i_i_reg_710_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_6_i_i_i_fu_316_p2(6),
      Q => tmp_6_i_i_i_reg_710(6),
      R => '0'
    );
\tmp_6_i_i_i_reg_710_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_6_i_i_i_fu_316_p2(7),
      Q => tmp_6_i_i_i_reg_710(7),
      R => '0'
    );
\tmp_6_i_i_i_reg_710_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_6_i_i_i_fu_316_p2(8),
      Q => tmp_6_i_i_i_reg_710(8),
      R => '0'
    );
\tmp_6_i_i_i_reg_710_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_6_i_i_i_fu_316_p2(9),
      Q => tmp_6_i_i_i_reg_710(9),
      R => '0'
    );
tmp_i_i_fu_240_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_i_i_fu_240_p2_carry_n_2,
      CO(2) => tmp_i_i_fu_240_p2_carry_n_3,
      CO(1) => tmp_i_i_fu_240_p2_carry_n_4,
      CO(0) => tmp_i_i_fu_240_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => row_0_i_i_channel2_dout(0),
      DI(2) => '0',
      DI(1) => \p_0_in__1\(0),
      DI(0) => '0',
      O(3 downto 1) => tmp_i_i_fu_240_p2(6 downto 4),
      O(0) => NLW_tmp_i_i_fu_240_p2_carry_O_UNCONNECTED(0),
      S(3) => S(1),
      S(2) => \p_0_in__1\(1),
      S(1) => S(0),
      S(0) => '0'
    );
\tmp_i_i_fu_240_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_i_i_fu_240_p2_carry_n_2,
      CO(3) => \tmp_i_i_fu_240_p2_carry__0_n_2\,
      CO(2) => \tmp_i_i_fu_240_p2_carry__0_n_3\,
      CO(1) => \tmp_i_i_fu_240_p2_carry__0_n_4\,
      CO(0) => \tmp_i_i_fu_240_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => row_0_i_i_channel2_dout(4 downto 1),
      O(3 downto 0) => tmp_i_i_fu_240_p2(10 downto 7),
      S(3 downto 0) => \SRL_SIG_reg[0][4]\(3 downto 0)
    );
\tmp_i_i_fu_240_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_i_i_fu_240_p2_carry__0_n_2\,
      CO(3 downto 0) => \NLW_tmp_i_i_fu_240_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_i_i_fu_240_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_i_i_fu_240_p2(11),
      S(3 downto 1) => B"000",
      S(0) => \SRL_SIG_reg[1][5]\(0)
    );
\tmp_i_i_reg_686[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(0),
      I1 => row_0_i_i_channel2_empty_n,
      I2 => rgb1_buff_t_empty_n,
      I3 => rgb2_buff_t_empty_n,
      O => \^tmp_i_i_reg_686_reg[11]_0\(0)
    );
\tmp_i_i_reg_686_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_i_i_reg_686_reg[11]_0\(0),
      D => tmp_i_i_fu_240_p2(10),
      Q => tmp_i_i_reg_686(10),
      R => '0'
    );
\tmp_i_i_reg_686_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_i_i_reg_686_reg[11]_0\(0),
      D => tmp_i_i_fu_240_p2(11),
      Q => tmp_i_i_reg_686(11),
      R => '0'
    );
\tmp_i_i_reg_686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_i_i_reg_686_reg[11]_0\(0),
      D => tmp_i_i_fu_240_p2(4),
      Q => tmp_i_i_reg_686(4),
      R => '0'
    );
\tmp_i_i_reg_686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_i_i_reg_686_reg[11]_0\(0),
      D => tmp_i_i_fu_240_p2(5),
      Q => tmp_i_i_reg_686(5),
      R => '0'
    );
\tmp_i_i_reg_686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_i_i_reg_686_reg[11]_0\(0),
      D => tmp_i_i_fu_240_p2(6),
      Q => tmp_i_i_reg_686(6),
      R => '0'
    );
\tmp_i_i_reg_686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_i_i_reg_686_reg[11]_0\(0),
      D => tmp_i_i_fu_240_p2(7),
      Q => tmp_i_i_reg_686(7),
      R => '0'
    );
\tmp_i_i_reg_686_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_i_i_reg_686_reg[11]_0\(0),
      D => tmp_i_i_fu_240_p2(8),
      Q => tmp_i_i_reg_686(8),
      R => '0'
    );
\tmp_i_i_reg_686_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_i_i_reg_686_reg[11]_0\(0),
      D => tmp_i_i_fu_240_p2(9),
      Q => tmp_i_i_reg_686(9),
      R => '0'
    );
\tmp_reg_739[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(3),
      I1 => y_0_i_i_i_i_reg_205(2),
      I2 => y_0_i_i_i_i_reg_205(1),
      I3 => y_0_i_i_i_i_reg_205(0),
      O => y_0_i_i_i_i_mid2_fu_340_p3(3)
    );
\tmp_reg_739[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(2),
      O => y_0_i_i_i_i_mid2_fu_340_p3(2)
    );
\tmp_reg_739[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0D0"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(3),
      I1 => y_0_i_i_i_i_reg_205(2),
      I2 => y_0_i_i_i_i_reg_205(1),
      I3 => y_0_i_i_i_i_reg_205(0),
      O => y_0_i_i_i_i_mid2_fu_340_p3(1)
    );
\tmp_reg_739[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(0),
      I1 => y_0_i_i_i_i_reg_205(1),
      I2 => y_0_i_i_i_i_reg_205(2),
      I3 => y_0_i_i_i_i_reg_205(3),
      I4 => tmp_2_i_cast_i_i_cas_reg_705(3),
      O => \tmp_reg_739[3]_i_5_n_2\
    );
\tmp_reg_739[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(2),
      I1 => tmp_2_i_cast_i_i_cas_reg_705(2),
      O => \tmp_reg_739[3]_i_6_n_2\
    );
\tmp_reg_739[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3733C8CC"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(0),
      I1 => y_0_i_i_i_i_reg_205(1),
      I2 => y_0_i_i_i_i_reg_205(2),
      I3 => y_0_i_i_i_i_reg_205(3),
      I4 => col_0_i_i_cast19_i_i_reg_700(0),
      O => \tmp_reg_739[3]_i_7_n_2\
    );
\tmp_reg_739[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(0),
      O => y_0_i_i_i_i_mid2_fu_340_p3(0)
    );
\tmp_reg_739[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_i_cast_i_i_cas_reg_705(7),
      O => \tmp_reg_739[7]_i_2_n_2\
    );
\tmp_reg_739[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_i_cast_i_i_cas_reg_705(6),
      O => \tmp_reg_739[7]_i_3_n_2\
    );
\tmp_reg_739[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_i_cast_i_i_cas_reg_705(5),
      O => \tmp_reg_739[7]_i_4_n_2\
    );
\tmp_reg_739[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_i_cast_i_i_cas_reg_705(4),
      O => \tmp_reg_739[7]_i_5_n_2\
    );
\tmp_reg_739[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_i_cast_i_i_cas_reg_705(8),
      O => \tmp_reg_739[9]_i_2_n_2\
    );
\tmp_reg_739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_fu_396_p2(0),
      Q => ADDRBWRADDR(0),
      R => '0'
    );
\tmp_reg_739_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_fu_396_p2(1),
      Q => ADDRBWRADDR(1),
      R => '0'
    );
\tmp_reg_739_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_fu_396_p2(2),
      Q => ADDRBWRADDR(2),
      R => '0'
    );
\tmp_reg_739_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_fu_396_p2(3),
      Q => ADDRBWRADDR(3),
      R => '0'
    );
\tmp_reg_739_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg_739_reg[3]_i_1_n_2\,
      CO(2) => \tmp_reg_739_reg[3]_i_1_n_3\,
      CO(1) => \tmp_reg_739_reg[3]_i_1_n_4\,
      CO(0) => \tmp_reg_739_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => y_0_i_i_i_i_mid2_fu_340_p3(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => tmp_fu_396_p2(3 downto 0),
      S(3) => \tmp_reg_739[3]_i_5_n_2\,
      S(2) => \tmp_reg_739[3]_i_6_n_2\,
      S(1) => \tmp_reg_739[3]_i_7_n_2\,
      S(0) => y_0_i_i_i_i_mid2_fu_340_p3(0)
    );
\tmp_reg_739_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_fu_396_p2(4),
      Q => tmp_reg_739(4),
      R => '0'
    );
\tmp_reg_739_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_fu_396_p2(5),
      Q => tmp_reg_739(5),
      R => '0'
    );
\tmp_reg_739_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_fu_396_p2(6),
      Q => tmp_reg_739(6),
      R => '0'
    );
\tmp_reg_739_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_fu_396_p2(7),
      Q => tmp_reg_739(7),
      R => '0'
    );
\tmp_reg_739_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_739_reg[3]_i_1_n_2\,
      CO(3) => \tmp_reg_739_reg[7]_i_1_n_2\,
      CO(2) => \tmp_reg_739_reg[7]_i_1_n_3\,
      CO(1) => \tmp_reg_739_reg[7]_i_1_n_4\,
      CO(0) => \tmp_reg_739_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_fu_396_p2(7 downto 4),
      S(3) => \tmp_reg_739[7]_i_2_n_2\,
      S(2) => \tmp_reg_739[7]_i_3_n_2\,
      S(1) => \tmp_reg_739[7]_i_4_n_2\,
      S(0) => \tmp_reg_739[7]_i_5_n_2\
    );
\tmp_reg_739_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_fu_396_p2(8),
      Q => tmp_reg_739(8),
      R => '0'
    );
\tmp_reg_739_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => tmp_fu_396_p2(9),
      Q => tmp_reg_739(9),
      R => '0'
    );
\tmp_reg_739_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_739_reg[7]_i_1_n_2\,
      CO(3 downto 2) => \NLW_tmp_reg_739_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_fu_396_p2(9),
      CO(0) => \NLW_tmp_reg_739_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_reg_739_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_fu_396_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \tmp_reg_739[9]_i_2_n_2\
    );
\tptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      I1 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I2 => rgb2_buff_t_empty_n,
      I3 => \tptr_reg[0]_1\(0),
      O => \tptr_reg[0]\
    );
\tptr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      I1 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I2 => rgb1_buff_t_empty_n,
      I3 => \tptr_reg[0]_2\(0),
      O => \tptr_reg[0]_0\
    );
\x_0_i_i_i_i_reg_182[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      I1 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      I2 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      O => x_fu_348_p2(2)
    );
\x_0_i_i_i_i_reg_182[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_0,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => y_0_i_i_i_i_reg_205(3),
      I3 => y_0_i_i_i_i_reg_205(2),
      I4 => y_0_i_i_i_i_reg_205(1),
      I5 => y_0_i_i_i_i_reg_205(0),
      O => x_0_i_i_i_i_reg_182
    );
\x_0_i_i_i_i_reg_182[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      I1 => \x_0_i_i_i_i_reg_182_reg__0\(0),
      I2 => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      I3 => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      O => x_fu_348_p2(3)
    );
\x_0_i_i_i_i_reg_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_0_i_i_i_i_reg_182,
      D => \tmp_6_i_i_i_mid1_reg_729[5]_i_1_n_2\,
      Q => \x_0_i_i_i_i_reg_182_reg__0\(0),
      R => indvar_flatten_reg_171
    );
\x_0_i_i_i_i_reg_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_0_i_i_i_i_reg_182,
      D => tmp_6_i_i_i_fu_316_p2(6),
      Q => \x_0_i_i_i_i_reg_182_reg__0__0\(1),
      R => indvar_flatten_reg_171
    );
\x_0_i_i_i_i_reg_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_0_i_i_i_i_reg_182,
      D => x_fu_348_p2(2),
      Q => \x_0_i_i_i_i_reg_182_reg__0__0\(2),
      R => indvar_flatten_reg_171
    );
\x_0_i_i_i_i_reg_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_0_i_i_i_i_reg_182,
      D => x_fu_348_p2(3),
      Q => \x_0_i_i_i_i_reg_182_reg__0__0\(3),
      R => indvar_flatten_reg_171
    );
\y_0_i_i_i_i_reg_205[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(0),
      O => y_fu_401_p2(0)
    );
\y_0_i_i_i_i_reg_205[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6266"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(0),
      I1 => y_0_i_i_i_i_reg_205(1),
      I2 => y_0_i_i_i_i_reg_205(2),
      I3 => y_0_i_i_i_i_reg_205(3),
      O => y_fu_401_p2(1)
    );
\y_0_i_i_i_i_reg_205[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(0),
      I1 => y_0_i_i_i_i_reg_205(1),
      I2 => y_0_i_i_i_i_reg_205(2),
      O => y_fu_401_p2(2)
    );
\y_0_i_i_i_i_reg_205[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^exitcond2_i_i_i_i_fu_246_p2__6\,
      I1 => \^col_0_i_i_i_i_reg_160_reg[5]_0\(1),
      I2 => ap_enable_reg_pp0_iter0_0,
      I3 => ap_enable_reg_pp0_iter10,
      O => indvar_flatten_reg_171
    );
\y_0_i_i_i_i_reg_205[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => ap_enable_reg_pp0_iter0_0,
      O => indvar_flatten_reg_1710
    );
\y_0_i_i_i_i_reg_205[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7B80"
    )
        port map (
      I0 => y_0_i_i_i_i_reg_205(0),
      I1 => y_0_i_i_i_i_reg_205(1),
      I2 => y_0_i_i_i_i_reg_205(2),
      I3 => y_0_i_i_i_i_reg_205(3),
      O => y_fu_401_p2(3)
    );
\y_0_i_i_i_i_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => y_fu_401_p2(0),
      Q => y_0_i_i_i_i_reg_205(0),
      R => indvar_flatten_reg_171
    );
\y_0_i_i_i_i_reg_205_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => y_fu_401_p2(1),
      Q => y_0_i_i_i_i_reg_205(1),
      R => indvar_flatten_reg_171
    );
\y_0_i_i_i_i_reg_205_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => y_fu_401_p2(2),
      Q => y_0_i_i_i_i_reg_205(2),
      R => indvar_flatten_reg_171
    );
\y_0_i_i_i_i_reg_205_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1710,
      D => y_fu_401_p2(3),
      Q => y_0_i_i_i_i_reg_205(3),
      R => indvar_flatten_reg_171
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0 : in STD_LOGIC;
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram : entity is "dataflow_in_loop_dEe_memcore_ram";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram is
  signal ram_reg_0_n_53 : STD_LOGIC;
  signal ram_reg_0_n_54 : STD_LOGIC;
  signal ram_reg_10_n_53 : STD_LOGIC;
  signal ram_reg_10_n_54 : STD_LOGIC;
  signal ram_reg_11_n_53 : STD_LOGIC;
  signal ram_reg_11_n_54 : STD_LOGIC;
  signal ram_reg_1_n_53 : STD_LOGIC;
  signal ram_reg_1_n_54 : STD_LOGIC;
  signal ram_reg_2_n_53 : STD_LOGIC;
  signal ram_reg_2_n_54 : STD_LOGIC;
  signal ram_reg_3_n_53 : STD_LOGIC;
  signal ram_reg_3_n_54 : STD_LOGIC;
  signal ram_reg_4_n_53 : STD_LOGIC;
  signal ram_reg_4_n_54 : STD_LOGIC;
  signal ram_reg_5_n_53 : STD_LOGIC;
  signal ram_reg_5_n_54 : STD_LOGIC;
  signal ram_reg_6_n_53 : STD_LOGIC;
  signal ram_reg_6_n_54 : STD_LOGIC;
  signal ram_reg_7_n_53 : STD_LOGIC;
  signal ram_reg_7_n_54 : STD_LOGIC;
  signal ram_reg_8_n_53 : STD_LOGIC;
  signal ram_reg_8_n_54 : STD_LOGIC;
  signal ram_reg_9_n_53 : STD_LOGIC;
  signal ram_reg_9_n_54 : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg_0 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 307200;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 1;
  attribute CLOCK_DOMAINS of ram_reg_1 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 16383;
  attribute bram_slice_begin of ram_reg_1 : label is 2;
  attribute bram_slice_end of ram_reg_1 : label is 3;
  attribute CLOCK_DOMAINS of ram_reg_10 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_10 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_10 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_10 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_10 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_10 : label is "ram";
  attribute bram_addr_begin of ram_reg_10 : label is 0;
  attribute bram_addr_end of ram_reg_10 : label is 16383;
  attribute bram_slice_begin of ram_reg_10 : label is 20;
  attribute bram_slice_end of ram_reg_10 : label is 21;
  attribute CLOCK_DOMAINS of ram_reg_11 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_11 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_11 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_11 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_11 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_11 : label is "ram";
  attribute bram_addr_begin of ram_reg_11 : label is 0;
  attribute bram_addr_end of ram_reg_11 : label is 16383;
  attribute bram_slice_begin of ram_reg_11 : label is 22;
  attribute bram_slice_end of ram_reg_11 : label is 23;
  attribute CLOCK_DOMAINS of ram_reg_2 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 16383;
  attribute bram_slice_begin of ram_reg_2 : label is 4;
  attribute bram_slice_end of ram_reg_2 : label is 5;
  attribute CLOCK_DOMAINS of ram_reg_3 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 16383;
  attribute bram_slice_begin of ram_reg_3 : label is 6;
  attribute bram_slice_end of ram_reg_3 : label is 7;
  attribute CLOCK_DOMAINS of ram_reg_4 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 16383;
  attribute bram_slice_begin of ram_reg_4 : label is 8;
  attribute bram_slice_end of ram_reg_4 : label is 9;
  attribute CLOCK_DOMAINS of ram_reg_5 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_5 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_5 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_5 : label is 0;
  attribute bram_addr_end of ram_reg_5 : label is 16383;
  attribute bram_slice_begin of ram_reg_5 : label is 10;
  attribute bram_slice_end of ram_reg_5 : label is 11;
  attribute CLOCK_DOMAINS of ram_reg_6 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_6 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_6 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_6 : label is 0;
  attribute bram_addr_end of ram_reg_6 : label is 16383;
  attribute bram_slice_begin of ram_reg_6 : label is 12;
  attribute bram_slice_end of ram_reg_6 : label is 13;
  attribute CLOCK_DOMAINS of ram_reg_7 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_7 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_7 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_7 : label is 0;
  attribute bram_addr_end of ram_reg_7 : label is 16383;
  attribute bram_slice_begin of ram_reg_7 : label is 14;
  attribute bram_slice_end of ram_reg_7 : label is 15;
  attribute CLOCK_DOMAINS of ram_reg_8 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_8 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_8 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_8 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_8 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_8 : label is "ram";
  attribute bram_addr_begin of ram_reg_8 : label is 0;
  attribute bram_addr_end of ram_reg_8 : label is 16383;
  attribute bram_slice_begin of ram_reg_8 : label is 16;
  attribute bram_slice_end of ram_reg_8 : label is 17;
  attribute CLOCK_DOMAINS of ram_reg_9 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_9 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_9 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_9 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_9 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_9 : label is "ram";
  attribute bram_addr_begin of ram_reg_9 : label is 0;
  attribute bram_addr_end of ram_reg_9 : label is 16383;
  attribute bram_slice_begin of ram_reg_9 : label is 18;
  attribute bram_slice_end of ram_reg_9 : label is 19;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_0_n_53,
      DOADO(0) => ram_reg_0_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(1 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_1_n_53,
      DOADO(0) => ram_reg_1_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(3 downto 2),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(21 downto 20),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_10_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_10_n_53,
      DOADO(0) => ram_reg_10_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_10_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(21 downto 20),
      DOPADOP(3 downto 0) => NLW_ram_reg_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_10_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(23 downto 22),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_11_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_11_n_53,
      DOADO(0) => ram_reg_11_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_11_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(23 downto 22),
      DOPADOP(3 downto 0) => NLW_ram_reg_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_11_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(5 downto 4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_2_n_53,
      DOADO(0) => ram_reg_2_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(5 downto 4),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(7 downto 6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_3_n_53,
      DOADO(0) => ram_reg_3_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(7 downto 6),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(9 downto 8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_4_n_53,
      DOADO(0) => ram_reg_4_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_4_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(9 downto 8),
      DOPADOP(3 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(11 downto 10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_5_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_5_n_53,
      DOADO(0) => ram_reg_5_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_5_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(11 downto 10),
      DOPADOP(3 downto 0) => NLW_ram_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(13 downto 12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_6_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_6_n_53,
      DOADO(0) => ram_reg_6_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_6_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(13 downto 12),
      DOPADOP(3 downto 0) => NLW_ram_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(15 downto 14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_7_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_7_n_53,
      DOADO(0) => ram_reg_7_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_7_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(15 downto 14),
      DOPADOP(3 downto 0) => NLW_ram_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(17 downto 16),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_8_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_8_n_53,
      DOADO(0) => ram_reg_8_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_8_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(17 downto 16),
      DOPADOP(3 downto 0) => NLW_ram_reg_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_8_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(19 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_9_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_9_n_53,
      DOADO(0) => ram_reg_9_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_9_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => q1(19 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_9_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram_3 is
  port (
    \tmp_15_i_i_i_reg_773_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \tmp_15_i_i_i_reg_773_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_i_i_i_reg_766_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_i_i_i_reg_766_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_i_i_i_reg_759_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_i_i_i_reg_759_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_11_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0 : in STD_LOGIC;
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram_3 : entity is "dataflow_in_loop_dEe_memcore_ram";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram_3;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram_3 is
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ram_reg_0_n_53 : STD_LOGIC;
  signal ram_reg_0_n_54 : STD_LOGIC;
  signal ram_reg_10_n_53 : STD_LOGIC;
  signal ram_reg_10_n_54 : STD_LOGIC;
  signal ram_reg_11_n_53 : STD_LOGIC;
  signal ram_reg_11_n_54 : STD_LOGIC;
  signal ram_reg_1_n_53 : STD_LOGIC;
  signal ram_reg_1_n_54 : STD_LOGIC;
  signal ram_reg_2_n_53 : STD_LOGIC;
  signal ram_reg_2_n_54 : STD_LOGIC;
  signal ram_reg_3_n_53 : STD_LOGIC;
  signal ram_reg_3_n_54 : STD_LOGIC;
  signal ram_reg_4_n_53 : STD_LOGIC;
  signal ram_reg_4_n_54 : STD_LOGIC;
  signal ram_reg_5_n_53 : STD_LOGIC;
  signal ram_reg_5_n_54 : STD_LOGIC;
  signal ram_reg_6_n_53 : STD_LOGIC;
  signal ram_reg_6_n_54 : STD_LOGIC;
  signal ram_reg_7_n_53 : STD_LOGIC;
  signal ram_reg_7_n_54 : STD_LOGIC;
  signal ram_reg_8_n_53 : STD_LOGIC;
  signal ram_reg_8_n_54 : STD_LOGIC;
  signal ram_reg_9_n_53 : STD_LOGIC;
  signal ram_reg_9_n_54 : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg_0 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 307200;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 1;
  attribute CLOCK_DOMAINS of ram_reg_1 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 16383;
  attribute bram_slice_begin of ram_reg_1 : label is 2;
  attribute bram_slice_end of ram_reg_1 : label is 3;
  attribute CLOCK_DOMAINS of ram_reg_10 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_10 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_10 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_10 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_10 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_10 : label is "ram";
  attribute bram_addr_begin of ram_reg_10 : label is 0;
  attribute bram_addr_end of ram_reg_10 : label is 16383;
  attribute bram_slice_begin of ram_reg_10 : label is 20;
  attribute bram_slice_end of ram_reg_10 : label is 21;
  attribute CLOCK_DOMAINS of ram_reg_11 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_11 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_11 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_11 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_11 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_11 : label is "ram";
  attribute bram_addr_begin of ram_reg_11 : label is 0;
  attribute bram_addr_end of ram_reg_11 : label is 16383;
  attribute bram_slice_begin of ram_reg_11 : label is 22;
  attribute bram_slice_end of ram_reg_11 : label is 23;
  attribute CLOCK_DOMAINS of ram_reg_2 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 16383;
  attribute bram_slice_begin of ram_reg_2 : label is 4;
  attribute bram_slice_end of ram_reg_2 : label is 5;
  attribute CLOCK_DOMAINS of ram_reg_3 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 16383;
  attribute bram_slice_begin of ram_reg_3 : label is 6;
  attribute bram_slice_end of ram_reg_3 : label is 7;
  attribute CLOCK_DOMAINS of ram_reg_4 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 16383;
  attribute bram_slice_begin of ram_reg_4 : label is 8;
  attribute bram_slice_end of ram_reg_4 : label is 9;
  attribute CLOCK_DOMAINS of ram_reg_5 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_5 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_5 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_5 : label is 0;
  attribute bram_addr_end of ram_reg_5 : label is 16383;
  attribute bram_slice_begin of ram_reg_5 : label is 10;
  attribute bram_slice_end of ram_reg_5 : label is 11;
  attribute CLOCK_DOMAINS of ram_reg_6 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_6 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_6 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_6 : label is 0;
  attribute bram_addr_end of ram_reg_6 : label is 16383;
  attribute bram_slice_begin of ram_reg_6 : label is 12;
  attribute bram_slice_end of ram_reg_6 : label is 13;
  attribute CLOCK_DOMAINS of ram_reg_7 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_7 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_7 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_7 : label is 0;
  attribute bram_addr_end of ram_reg_7 : label is 16383;
  attribute bram_slice_begin of ram_reg_7 : label is 14;
  attribute bram_slice_end of ram_reg_7 : label is 15;
  attribute CLOCK_DOMAINS of ram_reg_8 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_8 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_8 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_8 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_8 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_8 : label is "ram";
  attribute bram_addr_begin of ram_reg_8 : label is 0;
  attribute bram_addr_end of ram_reg_8 : label is 16383;
  attribute bram_slice_begin of ram_reg_8 : label is 16;
  attribute bram_slice_end of ram_reg_8 : label is 17;
  attribute CLOCK_DOMAINS of ram_reg_9 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_9 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_9 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_9 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_9 : label is 307200;
  attribute RTL_RAM_NAME of ram_reg_9 : label is "ram";
  attribute bram_addr_begin of ram_reg_9 : label is 0;
  attribute bram_addr_end of ram_reg_9 : label is 16383;
  attribute bram_slice_begin of ram_reg_9 : label is 18;
  attribute bram_slice_end of ram_reg_9 : label is 19;
begin
  q1(23 downto 0) <= \^q1\(23 downto 0);
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_0_n_53,
      DOADO(0) => ram_reg_0_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(1 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_1_n_53,
      DOADO(0) => ram_reg_1_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(3 downto 2),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(21 downto 20),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_10_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_10_n_53,
      DOADO(0) => ram_reg_10_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_10_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(21 downto 20),
      DOPADOP(3 downto 0) => NLW_ram_reg_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_10_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(23 downto 22),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_11_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_11_n_53,
      DOADO(0) => ram_reg_11_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_11_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(23 downto 22),
      DOPADOP(3 downto 0) => NLW_ram_reg_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_11_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(5 downto 4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_2_n_53,
      DOADO(0) => ram_reg_2_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(5 downto 4),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(7 downto 6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_3_n_53,
      DOADO(0) => ram_reg_3_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(7 downto 6),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(9 downto 8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_4_n_53,
      DOADO(0) => ram_reg_4_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_4_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(9 downto 8),
      DOPADOP(3 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(11 downto 10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_5_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_5_n_53,
      DOADO(0) => ram_reg_5_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_5_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(11 downto 10),
      DOPADOP(3 downto 0) => NLW_ram_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(13 downto 12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_6_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_6_n_53,
      DOADO(0) => ram_reg_6_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_6_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(13 downto 12),
      DOPADOP(3 downto 0) => NLW_ram_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(15 downto 14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_7_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_7_n_53,
      DOADO(0) => ram_reg_7_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_7_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(15 downto 14),
      DOPADOP(3 downto 0) => NLW_ram_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(17 downto 16),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_8_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_8_n_53,
      DOADO(0) => ram_reg_8_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_8_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(17 downto 16),
      DOPADOP(3 downto 0) => NLW_ram_reg_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_8_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addr0(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addr1(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(19 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_9_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1) => ram_reg_9_n_53,
      DOADO(0) => ram_reg_9_n_54,
      DOBDO(31 downto 2) => NLW_ram_reg_9_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(19 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      ENBWREN => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      INJECTDBITERR => NLW_ram_reg_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_9_SBITERR_UNCONNECTED,
      WEA(3) => we0,
      WEA(2) => we0,
      WEA(1) => we0,
      WEA(0) => we0,
      WEBWE(7 downto 0) => B"00000000"
    );
\tmp_11_i_i_i_fu_491_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(23),
      I1 => ram_reg_11_0(23),
      O => \tmp_11_i_i_i_reg_766_reg[7]\(3)
    );
\tmp_11_i_i_i_fu_491_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(22),
      I1 => ram_reg_11_0(22),
      O => \tmp_11_i_i_i_reg_766_reg[7]\(2)
    );
\tmp_11_i_i_i_fu_491_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(21),
      I1 => ram_reg_11_0(21),
      O => \tmp_11_i_i_i_reg_766_reg[7]\(1)
    );
\tmp_11_i_i_i_fu_491_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(20),
      I1 => ram_reg_11_0(20),
      O => \tmp_11_i_i_i_reg_766_reg[7]\(0)
    );
tmp_11_i_i_i_fu_491_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(19),
      I1 => ram_reg_11_0(19),
      O => \tmp_11_i_i_i_reg_766_reg[3]\(3)
    );
tmp_11_i_i_i_fu_491_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(18),
      I1 => ram_reg_11_0(18),
      O => \tmp_11_i_i_i_reg_766_reg[3]\(2)
    );
tmp_11_i_i_i_fu_491_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(17),
      I1 => ram_reg_11_0(17),
      O => \tmp_11_i_i_i_reg_766_reg[3]\(1)
    );
tmp_11_i_i_i_fu_491_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(16),
      I1 => ram_reg_11_0(16),
      O => \tmp_11_i_i_i_reg_766_reg[3]\(0)
    );
\tmp_15_i_i_i_fu_511_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(15),
      I1 => ram_reg_11_0(15),
      O => \tmp_15_i_i_i_reg_773_reg[7]\(3)
    );
\tmp_15_i_i_i_fu_511_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(14),
      I1 => ram_reg_11_0(14),
      O => \tmp_15_i_i_i_reg_773_reg[7]\(2)
    );
\tmp_15_i_i_i_fu_511_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(13),
      I1 => ram_reg_11_0(13),
      O => \tmp_15_i_i_i_reg_773_reg[7]\(1)
    );
\tmp_15_i_i_i_fu_511_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(12),
      I1 => ram_reg_11_0(12),
      O => \tmp_15_i_i_i_reg_773_reg[7]\(0)
    );
tmp_15_i_i_i_fu_511_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(11),
      I1 => ram_reg_11_0(11),
      O => \tmp_15_i_i_i_reg_773_reg[3]\(3)
    );
tmp_15_i_i_i_fu_511_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(10),
      I1 => ram_reg_11_0(10),
      O => \tmp_15_i_i_i_reg_773_reg[3]\(2)
    );
tmp_15_i_i_i_fu_511_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(9),
      I1 => ram_reg_11_0(9),
      O => \tmp_15_i_i_i_reg_773_reg[3]\(1)
    );
tmp_15_i_i_i_fu_511_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(8),
      I1 => ram_reg_11_0(8),
      O => \tmp_15_i_i_i_reg_773_reg[3]\(0)
    );
\tmp_19_i_i_i_fu_443_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(7),
      I1 => ram_reg_11_0(7),
      O => \tmp_19_i_i_i_reg_759_reg[7]\(3)
    );
\tmp_19_i_i_i_fu_443_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(6),
      I1 => ram_reg_11_0(6),
      O => \tmp_19_i_i_i_reg_759_reg[7]\(2)
    );
\tmp_19_i_i_i_fu_443_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(5),
      I1 => ram_reg_11_0(5),
      O => \tmp_19_i_i_i_reg_759_reg[7]\(1)
    );
\tmp_19_i_i_i_fu_443_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(4),
      I1 => ram_reg_11_0(4),
      O => \tmp_19_i_i_i_reg_759_reg[7]\(0)
    );
tmp_19_i_i_i_fu_443_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(3),
      I1 => ram_reg_11_0(3),
      O => \tmp_19_i_i_i_reg_759_reg[3]\(3)
    );
tmp_19_i_i_i_fu_443_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(2),
      I1 => ram_reg_11_0(2),
      O => \tmp_19_i_i_i_reg_759_reg[3]\(2)
    );
tmp_19_i_i_i_fu_443_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(1),
      I1 => ram_reg_11_0(1),
      O => \tmp_19_i_i_i_reg_759_reg[3]\(1)
    );
tmp_19_i_i_i_fu_443_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q1\(0),
      I1 => ram_reg_11_0(0),
      O => \tmp_19_i_i_i_reg_759_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi_shiftReg : entity is "dataflow_in_loop_fYi_shiftReg";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi_shiftReg;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi_shiftReg is
  signal \SRL_SIG_reg_n_2_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][5]\ : STD_LOGIC;
  signal ce : STD_LOGIC;
begin
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      O => ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(0),
      Q => \SRL_SIG_reg_n_2_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(1),
      Q => \SRL_SIG_reg_n_2_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(2),
      Q => \SRL_SIG_reg_n_2_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(3),
      Q => \SRL_SIG_reg_n_2_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(4),
      Q => \SRL_SIG_reg_n_2_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(5),
      Q => \SRL_SIG_reg_n_2_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][0]\,
      Q => \SRL_SIG_reg_n_2_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][1]\,
      Q => \SRL_SIG_reg_n_2_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][2]\,
      Q => \SRL_SIG_reg_n_2_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][3]\,
      Q => \SRL_SIG_reg_n_2_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][4]\,
      Q => \SRL_SIG_reg_n_2_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][5]\,
      Q => \SRL_SIG_reg_n_2_[1][5]\,
      R => '0'
    );
sum_i_i_reg_213_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][5]\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg_n_2_[0][5]\,
      O => D(5)
    );
sum_i_i_reg_213_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][4]\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg_n_2_[0][4]\,
      O => D(4)
    );
sum_i_i_reg_213_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][3]\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg_n_2_[0][3]\,
      O => D(3)
    );
sum_i_i_reg_213_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][2]\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg_n_2_[0][2]\,
      O => D(2)
    );
sum_i_i_reg_213_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][1]\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg_n_2_[0][1]\,
      O => D(1)
    );
sum_i_i_reg_213_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][0]\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg_n_2_[0][0]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j_shiftReg is
  port (
    A : out STD_LOGIC_VECTOR ( 5 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j_shiftReg : entity is "dataflow_in_loop_g8j_shiftReg";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j_shiftReg;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j_shiftReg is
  signal \SRL_SIG_reg_n_2_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][5]\ : STD_LOGIC;
  signal ce : STD_LOGIC;
begin
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      O => ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(0),
      Q => \SRL_SIG_reg_n_2_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(1),
      Q => \SRL_SIG_reg_n_2_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(2),
      Q => \SRL_SIG_reg_n_2_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(3),
      Q => \SRL_SIG_reg_n_2_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(4),
      Q => \SRL_SIG_reg_n_2_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(5),
      Q => \SRL_SIG_reg_n_2_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][0]\,
      Q => \SRL_SIG_reg_n_2_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][1]\,
      Q => \SRL_SIG_reg_n_2_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][2]\,
      Q => \SRL_SIG_reg_n_2_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][3]\,
      Q => \SRL_SIG_reg_n_2_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][4]\,
      Q => \SRL_SIG_reg_n_2_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][5]\,
      Q => \SRL_SIG_reg_n_2_[1][5]\,
      R => '0'
    );
sum_i_i_reg_189_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][5]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][5]\,
      O => A(5)
    );
sum_i_i_reg_189_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][4]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][4]\,
      O => A(4)
    );
sum_i_i_reg_189_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][3]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][3]\,
      O => A(3)
    );
sum_i_i_reg_189_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][2]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][2]\,
      O => A(2)
    );
sum_i_i_reg_189_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][1]\,
      O => A(1)
    );
sum_i_i_reg_189_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][0]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][0]\,
      O => A(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi_shiftReg is
  port (
    C : out STD_LOGIC_VECTOR ( 29 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \rgb1_in1_reg_230_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi_shiftReg : entity is "dataflow_in_loop_hbi_shiftReg";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi_shiftReg;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi_shiftReg is
  signal \SRL_SIG_reg_n_2_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][9]\ : STD_LOGIC;
  signal ce : STD_LOGIC;
begin
\SRL_SIG[0][29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      O => ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(0),
      Q => \SRL_SIG_reg_n_2_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(10),
      Q => \SRL_SIG_reg_n_2_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(11),
      Q => \SRL_SIG_reg_n_2_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(12),
      Q => \SRL_SIG_reg_n_2_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(13),
      Q => \SRL_SIG_reg_n_2_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(14),
      Q => \SRL_SIG_reg_n_2_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(15),
      Q => \SRL_SIG_reg_n_2_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(16),
      Q => \SRL_SIG_reg_n_2_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(17),
      Q => \SRL_SIG_reg_n_2_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(18),
      Q => \SRL_SIG_reg_n_2_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(19),
      Q => \SRL_SIG_reg_n_2_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(1),
      Q => \SRL_SIG_reg_n_2_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(20),
      Q => \SRL_SIG_reg_n_2_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(21),
      Q => \SRL_SIG_reg_n_2_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(22),
      Q => \SRL_SIG_reg_n_2_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(23),
      Q => \SRL_SIG_reg_n_2_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(24),
      Q => \SRL_SIG_reg_n_2_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(25),
      Q => \SRL_SIG_reg_n_2_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(26),
      Q => \SRL_SIG_reg_n_2_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(27),
      Q => \SRL_SIG_reg_n_2_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(28),
      Q => \SRL_SIG_reg_n_2_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(29),
      Q => \SRL_SIG_reg_n_2_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(2),
      Q => \SRL_SIG_reg_n_2_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(3),
      Q => \SRL_SIG_reg_n_2_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(4),
      Q => \SRL_SIG_reg_n_2_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(5),
      Q => \SRL_SIG_reg_n_2_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(6),
      Q => \SRL_SIG_reg_n_2_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(7),
      Q => \SRL_SIG_reg_n_2_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(8),
      Q => \SRL_SIG_reg_n_2_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb1_in1_reg_230_reg[29]\(9),
      Q => \SRL_SIG_reg_n_2_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][0]\,
      Q => \SRL_SIG_reg_n_2_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][10]\,
      Q => \SRL_SIG_reg_n_2_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][11]\,
      Q => \SRL_SIG_reg_n_2_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][12]\,
      Q => \SRL_SIG_reg_n_2_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][13]\,
      Q => \SRL_SIG_reg_n_2_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][14]\,
      Q => \SRL_SIG_reg_n_2_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][15]\,
      Q => \SRL_SIG_reg_n_2_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][16]\,
      Q => \SRL_SIG_reg_n_2_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][17]\,
      Q => \SRL_SIG_reg_n_2_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][18]\,
      Q => \SRL_SIG_reg_n_2_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][19]\,
      Q => \SRL_SIG_reg_n_2_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][1]\,
      Q => \SRL_SIG_reg_n_2_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][20]\,
      Q => \SRL_SIG_reg_n_2_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][21]\,
      Q => \SRL_SIG_reg_n_2_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][22]\,
      Q => \SRL_SIG_reg_n_2_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][23]\,
      Q => \SRL_SIG_reg_n_2_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][24]\,
      Q => \SRL_SIG_reg_n_2_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][25]\,
      Q => \SRL_SIG_reg_n_2_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][26]\,
      Q => \SRL_SIG_reg_n_2_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][27]\,
      Q => \SRL_SIG_reg_n_2_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][28]\,
      Q => \SRL_SIG_reg_n_2_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][29]\,
      Q => \SRL_SIG_reg_n_2_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][2]\,
      Q => \SRL_SIG_reg_n_2_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][3]\,
      Q => \SRL_SIG_reg_n_2_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][4]\,
      Q => \SRL_SIG_reg_n_2_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][5]\,
      Q => \SRL_SIG_reg_n_2_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][6]\,
      Q => \SRL_SIG_reg_n_2_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][7]\,
      Q => \SRL_SIG_reg_n_2_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][8]\,
      Q => \SRL_SIG_reg_n_2_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][9]\,
      Q => \SRL_SIG_reg_n_2_[1][9]\,
      R => '0'
    );
sum_i_i_reg_213_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][27]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][27]\,
      O => C(27)
    );
sum_i_i_reg_213_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][26]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][26]\,
      O => C(26)
    );
sum_i_i_reg_213_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][25]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][25]\,
      O => C(25)
    );
sum_i_i_reg_213_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][24]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][24]\,
      O => C(24)
    );
sum_i_i_reg_213_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][23]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][23]\,
      O => C(23)
    );
sum_i_i_reg_213_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][22]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][22]\,
      O => C(22)
    );
sum_i_i_reg_213_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][21]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][21]\,
      O => C(21)
    );
sum_i_i_reg_213_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][20]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][20]\,
      O => C(20)
    );
sum_i_i_reg_213_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][19]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][19]\,
      O => C(19)
    );
sum_i_i_reg_213_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][18]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][18]\,
      O => C(18)
    );
sum_i_i_reg_213_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][17]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][17]\,
      O => C(17)
    );
sum_i_i_reg_213_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][16]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][16]\,
      O => C(16)
    );
sum_i_i_reg_213_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][15]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][15]\,
      O => C(15)
    );
sum_i_i_reg_213_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][14]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][14]\,
      O => C(14)
    );
sum_i_i_reg_213_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][13]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][13]\,
      O => C(13)
    );
sum_i_i_reg_213_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][12]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][12]\,
      O => C(12)
    );
sum_i_i_reg_213_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][11]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][11]\,
      O => C(11)
    );
sum_i_i_reg_213_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][10]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][10]\,
      O => C(10)
    );
sum_i_i_reg_213_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][9]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][9]\,
      O => C(9)
    );
sum_i_i_reg_213_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][8]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][8]\,
      O => C(8)
    );
sum_i_i_reg_213_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][7]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][7]\,
      O => C(7)
    );
sum_i_i_reg_213_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][6]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][6]\,
      O => C(6)
    );
sum_i_i_reg_213_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][5]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][5]\,
      O => C(5)
    );
sum_i_i_reg_213_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][4]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][4]\,
      O => C(4)
    );
sum_i_i_reg_213_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][3]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][3]\,
      O => C(3)
    );
sum_i_i_reg_213_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][2]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][2]\,
      O => C(2)
    );
sum_i_i_reg_213_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][1]\,
      O => C(1)
    );
sum_i_i_reg_213_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][0]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][0]\,
      O => C(0)
    );
sum_i_i_reg_213_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][29]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][29]\,
      O => C(29)
    );
sum_i_i_reg_213_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][28]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][28]\,
      O => C(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs_shiftReg is
  port (
    C : out STD_LOGIC_VECTOR ( 29 downto 0 );
    rgb2_in3_channel_full_n : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \rgb2_in3_reg_225_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs_shiftReg : entity is "dataflow_in_loop_ibs_shiftReg";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs_shiftReg;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs_shiftReg is
  signal \SRL_SIG_reg_n_2_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][9]\ : STD_LOGIC;
  signal ce : STD_LOGIC;
begin
\SRL_SIG[0][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rgb2_in3_channel_full_n,
      I1 => internal_full_n_reg,
      O => ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(0),
      Q => \SRL_SIG_reg_n_2_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(10),
      Q => \SRL_SIG_reg_n_2_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(11),
      Q => \SRL_SIG_reg_n_2_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(12),
      Q => \SRL_SIG_reg_n_2_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(13),
      Q => \SRL_SIG_reg_n_2_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(14),
      Q => \SRL_SIG_reg_n_2_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(15),
      Q => \SRL_SIG_reg_n_2_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(16),
      Q => \SRL_SIG_reg_n_2_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(17),
      Q => \SRL_SIG_reg_n_2_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(18),
      Q => \SRL_SIG_reg_n_2_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(19),
      Q => \SRL_SIG_reg_n_2_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(1),
      Q => \SRL_SIG_reg_n_2_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(20),
      Q => \SRL_SIG_reg_n_2_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(21),
      Q => \SRL_SIG_reg_n_2_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(22),
      Q => \SRL_SIG_reg_n_2_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(23),
      Q => \SRL_SIG_reg_n_2_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(24),
      Q => \SRL_SIG_reg_n_2_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(25),
      Q => \SRL_SIG_reg_n_2_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(26),
      Q => \SRL_SIG_reg_n_2_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(27),
      Q => \SRL_SIG_reg_n_2_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(28),
      Q => \SRL_SIG_reg_n_2_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(29),
      Q => \SRL_SIG_reg_n_2_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(2),
      Q => \SRL_SIG_reg_n_2_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(3),
      Q => \SRL_SIG_reg_n_2_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(4),
      Q => \SRL_SIG_reg_n_2_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(5),
      Q => \SRL_SIG_reg_n_2_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(6),
      Q => \SRL_SIG_reg_n_2_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(7),
      Q => \SRL_SIG_reg_n_2_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(8),
      Q => \SRL_SIG_reg_n_2_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \rgb2_in3_reg_225_reg[29]\(9),
      Q => \SRL_SIG_reg_n_2_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][0]\,
      Q => \SRL_SIG_reg_n_2_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][10]\,
      Q => \SRL_SIG_reg_n_2_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][11]\,
      Q => \SRL_SIG_reg_n_2_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][12]\,
      Q => \SRL_SIG_reg_n_2_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][13]\,
      Q => \SRL_SIG_reg_n_2_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][14]\,
      Q => \SRL_SIG_reg_n_2_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][15]\,
      Q => \SRL_SIG_reg_n_2_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][16]\,
      Q => \SRL_SIG_reg_n_2_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][17]\,
      Q => \SRL_SIG_reg_n_2_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][18]\,
      Q => \SRL_SIG_reg_n_2_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][19]\,
      Q => \SRL_SIG_reg_n_2_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][1]\,
      Q => \SRL_SIG_reg_n_2_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][20]\,
      Q => \SRL_SIG_reg_n_2_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][21]\,
      Q => \SRL_SIG_reg_n_2_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][22]\,
      Q => \SRL_SIG_reg_n_2_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][23]\,
      Q => \SRL_SIG_reg_n_2_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][24]\,
      Q => \SRL_SIG_reg_n_2_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][25]\,
      Q => \SRL_SIG_reg_n_2_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][26]\,
      Q => \SRL_SIG_reg_n_2_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][27]\,
      Q => \SRL_SIG_reg_n_2_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][28]\,
      Q => \SRL_SIG_reg_n_2_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][29]\,
      Q => \SRL_SIG_reg_n_2_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][2]\,
      Q => \SRL_SIG_reg_n_2_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][3]\,
      Q => \SRL_SIG_reg_n_2_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][4]\,
      Q => \SRL_SIG_reg_n_2_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][5]\,
      Q => \SRL_SIG_reg_n_2_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][6]\,
      Q => \SRL_SIG_reg_n_2_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][7]\,
      Q => \SRL_SIG_reg_n_2_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][8]\,
      Q => \SRL_SIG_reg_n_2_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][9]\,
      Q => \SRL_SIG_reg_n_2_[1][9]\,
      R => '0'
    );
sum_i_i_reg_189_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][27]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][27]\,
      O => C(27)
    );
sum_i_i_reg_189_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][26]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][26]\,
      O => C(26)
    );
sum_i_i_reg_189_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][25]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][25]\,
      O => C(25)
    );
sum_i_i_reg_189_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][24]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][24]\,
      O => C(24)
    );
sum_i_i_reg_189_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][23]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][23]\,
      O => C(23)
    );
sum_i_i_reg_189_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][22]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][22]\,
      O => C(22)
    );
sum_i_i_reg_189_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][21]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][21]\,
      O => C(21)
    );
sum_i_i_reg_189_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][20]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][20]\,
      O => C(20)
    );
sum_i_i_reg_189_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][19]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][19]\,
      O => C(19)
    );
sum_i_i_reg_189_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][18]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][18]\,
      O => C(18)
    );
sum_i_i_reg_189_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][17]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][17]\,
      O => C(17)
    );
sum_i_i_reg_189_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][16]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][16]\,
      O => C(16)
    );
sum_i_i_reg_189_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][15]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][15]\,
      O => C(15)
    );
sum_i_i_reg_189_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][14]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][14]\,
      O => C(14)
    );
sum_i_i_reg_189_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][13]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][13]\,
      O => C(13)
    );
sum_i_i_reg_189_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][12]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][12]\,
      O => C(12)
    );
sum_i_i_reg_189_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][11]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][11]\,
      O => C(11)
    );
sum_i_i_reg_189_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][10]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][10]\,
      O => C(10)
    );
sum_i_i_reg_189_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][9]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][9]\,
      O => C(9)
    );
sum_i_i_reg_189_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][8]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][8]\,
      O => C(8)
    );
sum_i_i_reg_189_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][7]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][7]\,
      O => C(7)
    );
sum_i_i_reg_189_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][6]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][6]\,
      O => C(6)
    );
sum_i_i_reg_189_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][5]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][5]\,
      O => C(5)
    );
sum_i_i_reg_189_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][4]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][4]\,
      O => C(4)
    );
sum_i_i_reg_189_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][3]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][3]\,
      O => C(3)
    );
sum_i_i_reg_189_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][2]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][2]\,
      O => C(2)
    );
sum_i_i_reg_189_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][1]\,
      O => C(1)
    );
sum_i_i_reg_189_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][0]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][0]\,
      O => C(0)
    );
sum_i_i_reg_189_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][29]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][29]\,
      O => C(29)
    );
sum_i_i_reg_189_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][28]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][28]\,
      O => C(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC_shiftReg is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_i_i_reg_686_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_condition_154 : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    row_0_i_i_channel2_dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_i_i_reg_686_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    row_0_i_i_channel_empty_n : in STD_LOGIC;
    ap_start1_out : in STD_LOGIC;
    rgb1_in1_channel_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC_shiftReg : entity is "dataflow_in_loop_jbC_shiftReg";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC_shiftReg;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC_shiftReg is
  signal \SRL_SIG_reg_n_2_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][5]\ : STD_LOGIC;
  signal \^ap_condition_154\ : STD_LOGIC;
  signal ce : STD_LOGIC;
begin
  ap_condition_154 <= \^ap_condition_154\;
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => \ap_CS_fsm_reg[0]\(0),
      I2 => \^ap_condition_154\,
      O => ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(0),
      Q => \SRL_SIG_reg_n_2_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(1),
      Q => \SRL_SIG_reg_n_2_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(2),
      Q => \SRL_SIG_reg_n_2_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(3),
      Q => \SRL_SIG_reg_n_2_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(4),
      Q => \SRL_SIG_reg_n_2_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(5),
      Q => \SRL_SIG_reg_n_2_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][0]\,
      Q => \SRL_SIG_reg_n_2_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][1]\,
      Q => \SRL_SIG_reg_n_2_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][2]\,
      Q => \SRL_SIG_reg_n_2_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][3]\,
      Q => \SRL_SIG_reg_n_2_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][4]\,
      Q => \SRL_SIG_reg_n_2_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_2_[0][5]\,
      Q => \SRL_SIG_reg_n_2_[1][5]\,
      R => '0'
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
      I1 => internal_full_n_reg,
      I2 => ap_done_reg,
      I3 => row_0_i_i_channel_empty_n,
      I4 => ap_start1_out,
      I5 => rgb1_in1_channel_empty_n,
      O => \^ap_condition_154\
    );
\tmp_i_i_fu_240_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][4]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][4]\,
      O => row_0_i_i_channel2_dout(4)
    );
\tmp_i_i_fu_240_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][3]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][3]\,
      O => row_0_i_i_channel2_dout(3)
    );
\tmp_i_i_fu_240_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][2]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][2]\,
      O => row_0_i_i_channel2_dout(2)
    );
\tmp_i_i_fu_240_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][1]\,
      O => row_0_i_i_channel2_dout(1)
    );
\tmp_i_i_fu_240_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[0][4]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_2_[1][4]\,
      O => \tmp_i_i_reg_686_reg[10]\(3)
    );
\tmp_i_i_fu_240_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[0][3]\,
      I1 => \SRL_SIG_reg_n_2_[1][3]\,
      I2 => \SRL_SIG_reg_n_2_[0][5]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_2_[1][5]\,
      O => \tmp_i_i_reg_686_reg[10]\(2)
    );
\tmp_i_i_fu_240_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[0][2]\,
      I1 => \SRL_SIG_reg_n_2_[1][2]\,
      I2 => \SRL_SIG_reg_n_2_[0][4]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_2_[1][4]\,
      O => \tmp_i_i_reg_686_reg[10]\(1)
    );
\tmp_i_i_fu_240_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[0][1]\,
      I1 => \SRL_SIG_reg_n_2_[1][1]\,
      I2 => \SRL_SIG_reg_n_2_[0][3]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_2_[1][3]\,
      O => \tmp_i_i_reg_686_reg[10]\(0)
    );
\tmp_i_i_fu_240_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][5]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][5]\,
      O => \tmp_i_i_reg_686_reg[11]\(0)
    );
tmp_i_i_fu_240_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][0]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][0]\,
      O => row_0_i_i_channel2_dout(0)
    );
tmp_i_i_fu_240_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[0][0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_2_[1][0]\,
      O => \p_0_in__1\(0)
    );
tmp_i_i_fu_240_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[0][0]\,
      I1 => \SRL_SIG_reg_n_2_[1][0]\,
      I2 => \SRL_SIG_reg_n_2_[0][2]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_2_[1][2]\,
      O => S(1)
    );
tmp_i_i_fu_240_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[0][1]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_2_[1][1]\,
      O => \p_0_in__1\(1)
    );
tmp_i_i_fu_240_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][0]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_2_[0][0]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_memcpy_rgb1_buff_rgb is
  port (
    m_axi_rgb1_in_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready : out STD_LOGIC;
    we0 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_done_reg : out STD_LOGIC;
    ram_reg_11_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ARESET : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_Lite_RGB_1_N_ARREADY : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_condition_154 : in STD_LOGIC;
    rgb1_in1_channel_empty_n : in STD_LOGIC;
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0]\ : in STD_LOGIC;
    dataflow_in_loop_Loo_1_U0_start_state : in STD_LOGIC;
    internal_empty_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready : in STD_LOGIC;
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write : in STD_LOGIC;
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rgb1_buff_i_full_n : in STD_LOGIC;
    \data_p1_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_memcpy_rgb1_buff_rgb : entity is "memcpy_rgb1_buff_rgb";
end fmchc_python1300c_square_check_0_0_memcpy_rgb1_buff_rgb;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_memcpy_rgb1_buff_rgb is
  signal \ap_CS_fsm[1]_i_2__0_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ap_NS_fsm6__0\ : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_2 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_224 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_rgb1_in_ARREADY : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_rgb1_in_ARREADY_i_1_n_2 : STD_LOGIC;
  signal \^ap_sync_memcpy_rgb1_buff_rgb_u0_ap_ready\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal exitcond_i_i_i_i_i_fu_178_p2 : STD_LOGIC;
  signal \exitcond_i_i_i_i_i_reg_224[0]_i_10_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_i_reg_224[0]_i_11_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_i_reg_224[0]_i_2_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_i_reg_224[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_i_reg_224[0]_i_4_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_i_reg_224[0]_i_5_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_i_reg_224[0]_i_6_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_i_reg_224[0]_i_7_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_i_reg_224[0]_i_9_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\ : STD_LOGIC;
  signal indvar_i_i_i_i_i_reg_150 : STD_LOGIC;
  signal indvar_next_i_i_i_i_s_reg_2280 : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[0]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[0]_i_4_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[0]_i_5_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[0]_i_6_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[12]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[4]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[4]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[4]_i_4_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[4]_i_5_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[8]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[8]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[8]_i_4_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228[8]_i_5_n_2\ : STD_LOGIC;
  signal indvar_next_i_i_i_i_s_reg_228_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal m_axi_rgb1_in_RREADY : STD_LOGIC;
  signal \^memcpy_rgb1_buff_rgb_u0_rgb1_buff_ce0\ : STD_LOGIC;
  signal \^memcpy_rgb1_buff_rgb_u0_row_0_i_i_channel2_write\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal rgb1_in_addr_read_reg_2330 : STD_LOGIC;
  signal sum_i_i_reg_213_reg_n_77 : STD_LOGIC;
  signal \NLW_indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_i_i_reg_213_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_213_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_213_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_213_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_213_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_213_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_213_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum_i_i_reg_213_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum_i_i_reg_213_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_i_i_reg_213_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_sum_i_i_reg_213_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair37";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_5\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \exitcond_i_i_i_i_i_reg_224[0]_i_11\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \exitcond_i_i_i_i_i_reg_224[0]_i_8\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1__0\ : label is "soft_lutpair37";
begin
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0(1 downto 0) <= \^ap_done_reg_reg_0\(1 downto 0);
  ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready <= \^ap_sync_memcpy_rgb1_buff_rgb_u0_ap_ready\;
  memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0 <= \^memcpy_rgb1_buff_rgb_u0_rgb1_buff_ce0\;
  memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write <= \^memcpy_rgb1_buff_rgb_u0_row_0_i_i_channel2_write\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_condition_154,
      I1 => \^ap_done_reg_reg_0\(0),
      I2 => \^ap_done_reg_reg_0\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022002000200020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_NS_fsm6__0\,
      I2 => ap_enable_reg_pp0_iter2_reg_n_2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => exitcond_i_i_i_i_i_fu_178_p2,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_NS_fsm6__0\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => \ap_CS_fsm_reg_n_2_[4]\,
      I3 => \ap_CS_fsm_reg_n_2_[3]\,
      I4 => \ap_CS_fsm[1]_i_2__0_n_2\,
      I5 => ap_condition_154,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[5]\,
      I1 => \ap_CS_fsm_reg_n_2_[6]\,
      I2 => \ap_CS_fsm_reg_n_2_[7]\,
      I3 => ap_CS_fsm_state9,
      I4 => \^ap_done_reg_reg_0\(1),
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[1]_i_2__0_n_2\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_rgb1_in_ARREADY,
      I1 => AXI_Lite_RGB_1_N_ARREADY,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => AXI_Lite_RGB_1_N_ARREADY,
      I2 => ap_reg_ioackin_m_axi_rgb1_in_ARREADY,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCDF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => exitcond_i_i_i_i_i_fu_178_p2,
      I3 => \^memcpy_rgb1_buff_rgb_u0_rgb1_buff_ce0\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_CS_fsm_state9,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_done_reg_reg_0\(0),
      S => ARESET
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => \^ap_done_reg_reg_0\(1),
      R => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ARESET
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_2_[3]\,
      R => ARESET
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[3]\,
      Q => \ap_CS_fsm_reg_n_2_[4]\,
      R => ARESET
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[4]\,
      Q => \ap_CS_fsm_reg_n_2_[5]\,
      R => ARESET
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[5]\,
      Q => \ap_CS_fsm_reg_n_2_[6]\,
      R => ARESET
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[6]\,
      Q => \ap_CS_fsm_reg_n_2_[7]\,
      R => ARESET
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[7]\,
      Q => ap_CS_fsm_state9,
      R => ARESET
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_pp0_stage0,
      R => ARESET
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^ap_done_reg_reg_0\(1),
      I2 => ap_rst_n,
      I3 => rgb1_buff_i_full_n,
      O => ap_done_reg_i_1_n_2
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_2,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state9,
      I2 => ap_rst_n,
      I3 => p_6_in,
      I4 => exitcond_i_i_i_i_i_fu_178_p2,
      O => ap_enable_reg_pp0_iter0_i_1_n_2
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_2,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5553555533330000"
    )
        port map (
      I0 => exitcond_i_i_i_i_i_fu_178_p2,
      I1 => ap_CS_fsm_state9,
      I2 => \state_reg[0]\(0),
      I3 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter1_i_1_n_2
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_2,
      Q => ap_enable_reg_pp0_iter1,
      R => ARESET
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C000C0C0C080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_2,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I4 => \state_reg[0]\(0),
      I5 => ap_CS_fsm_state9,
      O => ap_enable_reg_pp0_iter2_i_1_n_2
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_2,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      Q => ap_pipeline_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_224,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I3 => \state_reg[0]\(0),
      O => p_6_in
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(0),
      Q => ram_reg_11(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(10),
      Q => ram_reg_11(10),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(11),
      Q => ram_reg_11(11),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(12),
      Q => ram_reg_11(12),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(1),
      Q => ram_reg_11(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(2),
      Q => ram_reg_11(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(3),
      Q => ram_reg_11(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(4),
      Q => ram_reg_11(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(5),
      Q => ram_reg_11(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(6),
      Q => ram_reg_11(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(7),
      Q => ram_reg_11(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(8),
      Q => ram_reg_11(8),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => data(9),
      Q => ram_reg_11(9),
      R => '0'
    );
ap_reg_ioackin_m_axi_rgb1_in_ARREADY_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_reg_ioackin_m_axi_rgb1_in_ARREADY,
      I2 => ap_CS_fsm_state3,
      O => ap_reg_ioackin_m_axi_rgb1_in_ARREADY_i_1_n_2
    );
ap_reg_ioackin_m_axi_rgb1_in_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_rgb1_in_ARREADY_i_1_n_2,
      Q => ap_reg_ioackin_m_axi_rgb1_in_ARREADY,
      R => '0'
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A80000000000"
    )
        port map (
      I0 => \^ap_sync_memcpy_rgb1_buff_rgb_u0_ap_ready\,
      I1 => \ap_CS_fsm_reg[10]_0\(0),
      I2 => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
      I3 => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
      I4 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I5 => dataflow_in_loop_Loo_1_U0_start_state,
      O => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]\(0)
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\(1),
      I1 => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
      O => \^ap_sync_memcpy_rgb1_buff_rgb_u0_ap_ready\
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \exitcond_i_i_i_i_i_reg_224[0]_i_2_n_2\,
      I1 => \exitcond_i_i_i_i_i_reg_224[0]_i_3_n_2\,
      I2 => \exitcond_i_i_i_i_i_reg_224[0]_i_4_n_2\,
      I3 => \exitcond_i_i_i_i_i_reg_224[0]_i_5_n_2\,
      I4 => \exitcond_i_i_i_i_i_reg_224[0]_i_6_n_2\,
      I5 => \exitcond_i_i_i_i_i_reg_224[0]_i_7_n_2\,
      O => exitcond_i_i_i_i_i_fu_178_p2
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(11),
      I1 => p_11_in,
      I2 => data(11),
      I3 => indvar_next_i_i_i_i_s_reg_228_reg(3),
      I4 => data(3),
      I5 => \exitcond_i_i_i_i_i_reg_224[0]_i_11_n_2\,
      O => \exitcond_i_i_i_i_i_reg_224[0]_i_10_n_2\
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(0),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(0),
      O => \exitcond_i_i_i_i_i_reg_224[0]_i_11_n_2\
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(5),
      I1 => indvar_next_i_i_i_i_s_reg_228_reg(2),
      I2 => indvar_next_i_i_i_i_s_reg_228_reg(7),
      I3 => indvar_next_i_i_i_i_s_reg_228_reg(6),
      I4 => p_11_in,
      I5 => \exitcond_i_i_i_i_i_reg_224[0]_i_9_n_2\,
      O => \exitcond_i_i_i_i_i_reg_224[0]_i_2_n_2\
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(4),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(4),
      O => \exitcond_i_i_i_i_i_reg_224[0]_i_3_n_2\
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(12),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(12),
      O => \exitcond_i_i_i_i_i_reg_224[0]_i_4_n_2\
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(8),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(8),
      O => \exitcond_i_i_i_i_i_reg_224[0]_i_5_n_2\
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(1),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(1),
      O => \exitcond_i_i_i_i_i_reg_224[0]_i_6_n_2\
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFAFFBABF"
    )
        port map (
      I0 => \exitcond_i_i_i_i_i_reg_224[0]_i_10_n_2\,
      I1 => indvar_next_i_i_i_i_s_reg_228_reg(9),
      I2 => p_11_in,
      I3 => data(9),
      I4 => indvar_next_i_i_i_i_s_reg_228_reg(10),
      I5 => data(10),
      O => \exitcond_i_i_i_i_i_reg_224[0]_i_7_n_2\
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      O => p_11_in
    );
\exitcond_i_i_i_i_i_reg_224[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => data(5),
      I1 => data(2),
      I2 => data(7),
      I3 => data(6),
      O => \exitcond_i_i_i_i_i_reg_224[0]_i_9_n_2\
    );
\exitcond_i_i_i_i_i_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => exitcond_i_i_i_i_i_fu_178_p2,
      Q => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      R => '0'
    );
\indvar_i_i_i_i_i_reg_150[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \state_reg[0]\(0),
      I4 => ap_CS_fsm_state9,
      O => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \state_reg[0]\(0),
      O => m_axi_rgb1_in_RREADY
    );
\indvar_i_i_i_i_i_reg_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(0),
      Q => data(0),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(10),
      Q => data(10),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(11),
      Q => data(11),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(12),
      Q => data(12),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(1),
      Q => data(1),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(2),
      Q => data(2),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(3),
      Q => data(3),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(4),
      Q => data(4),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(5),
      Q => data(5),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(6),
      Q => data(6),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(7),
      Q => data(7),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(8),
      Q => data(8),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_i_i_i_i_i_reg_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb1_in_RREADY,
      D => indvar_next_i_i_i_i_s_reg_228_reg(9),
      Q => data(9),
      R => indvar_i_i_i_i_i_reg_150
    );
\indvar_next_i_i_i_i_s_reg_228[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF000000"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0,
      O => indvar_next_i_i_i_i_s_reg_2280
    );
\indvar_next_i_i_i_i_s_reg_228[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(3),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(3),
      O => \indvar_next_i_i_i_i_s_reg_228[0]_i_3_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(2),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(2),
      O => \indvar_next_i_i_i_i_s_reg_228[0]_i_4_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(1),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(1),
      O => \indvar_next_i_i_i_i_s_reg_228[0]_i_5_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551555D5"
    )
        port map (
      I0 => data(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I4 => indvar_next_i_i_i_i_s_reg_228_reg(0),
      O => \indvar_next_i_i_i_i_s_reg_228[0]_i_6_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => data(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I4 => indvar_next_i_i_i_i_s_reg_228_reg(12),
      O => \indvar_next_i_i_i_i_s_reg_228[12]_i_2_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(7),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(7),
      O => \indvar_next_i_i_i_i_s_reg_228[4]_i_2_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(6),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(6),
      O => \indvar_next_i_i_i_i_s_reg_228[4]_i_3_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(5),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(5),
      O => \indvar_next_i_i_i_i_s_reg_228[4]_i_4_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(4),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(4),
      O => \indvar_next_i_i_i_i_s_reg_228[4]_i_5_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(11),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(11),
      O => \indvar_next_i_i_i_i_s_reg_228[8]_i_2_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(10),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(10),
      O => \indvar_next_i_i_i_i_s_reg_228[8]_i_3_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => data(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I4 => indvar_next_i_i_i_i_s_reg_228_reg(9),
      O => \indvar_next_i_i_i_i_s_reg_228[8]_i_4_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next_i_i_i_i_s_reg_228_reg(8),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => data(8),
      O => \indvar_next_i_i_i_i_s_reg_228[8]_i_5_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_9\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(0),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_2\,
      CO(2) => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_3\,
      CO(1) => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_4\,
      CO(0) => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_6\,
      O(2) => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_7\,
      O(1) => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_8\,
      O(0) => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_9\,
      S(3) => \indvar_next_i_i_i_i_s_reg_228[0]_i_3_n_2\,
      S(2) => \indvar_next_i_i_i_i_s_reg_228[0]_i_4_n_2\,
      S(1) => \indvar_next_i_i_i_i_s_reg_228[0]_i_5_n_2\,
      S(0) => \indvar_next_i_i_i_i_s_reg_228[0]_i_6_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_7\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(10),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_6\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(11),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_n_9\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(12),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_2\,
      CO(3 downto 0) => \NLW_indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \indvar_next_i_i_i_i_s_reg_228_reg[12]_i_1_n_9\,
      S(3 downto 1) => B"000",
      S(0) => \indvar_next_i_i_i_i_s_reg_228[12]_i_2_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_8\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(1),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_7\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(2),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_6\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(3),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_9\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(4),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_next_i_i_i_i_s_reg_228_reg[0]_i_2_n_2\,
      CO(3) => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_2\,
      CO(2) => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_3\,
      CO(1) => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_4\,
      CO(0) => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_6\,
      O(2) => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_7\,
      O(1) => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_8\,
      O(0) => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_9\,
      S(3) => \indvar_next_i_i_i_i_s_reg_228[4]_i_2_n_2\,
      S(2) => \indvar_next_i_i_i_i_s_reg_228[4]_i_3_n_2\,
      S(1) => \indvar_next_i_i_i_i_s_reg_228[4]_i_4_n_2\,
      S(0) => \indvar_next_i_i_i_i_s_reg_228[4]_i_5_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_8\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(5),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_7\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(6),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_6\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(7),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_9\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(8),
      R => '0'
    );
\indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_next_i_i_i_i_s_reg_228_reg[4]_i_1_n_2\,
      CO(3) => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_2\,
      CO(2) => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_3\,
      CO(1) => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_4\,
      CO(0) => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_6\,
      O(2) => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_7\,
      O(1) => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_8\,
      O(0) => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_9\,
      S(3) => \indvar_next_i_i_i_i_s_reg_228[8]_i_2_n_2\,
      S(2) => \indvar_next_i_i_i_i_s_reg_228[8]_i_3_n_2\,
      S(1) => \indvar_next_i_i_i_i_s_reg_228[8]_i_4_n_2\,
      S(0) => \indvar_next_i_i_i_i_s_reg_228[8]_i_5_n_2\
    );
\indvar_next_i_i_i_i_s_reg_228_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_i_i_i_i_s_reg_2280,
      D => \indvar_next_i_i_i_i_s_reg_228_reg[8]_i_1_n_8\,
      Q => indvar_next_i_i_i_i_s_reg_228_reg(9),
      R => '0'
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_reg_ioackin_m_axi_rgb1_in_ARREADY,
      I2 => Q(0),
      I3 => Q(1),
      I4 => AXI_Lite_RGB_1_N_ARREADY,
      O => push_0
    );
ram_reg_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I3 => \state_reg[0]\(0),
      O => \^memcpy_rgb1_buff_rgb_u0_rgb1_buff_ce0\
    );
ram_reg_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter2_reg_n_2,
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_224,
      O => WEA(0)
    );
\ram_reg_6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter2_reg_n_2,
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_224,
      O => we0
    );
\rgb1_in_addr_read_reg_233[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      O => rgb1_in_addr_read_reg_2330
    );
\rgb1_in_addr_read_reg_233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(0),
      Q => ram_reg_11_0(0),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(10),
      Q => ram_reg_11_0(10),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(11),
      Q => ram_reg_11_0(11),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(12),
      Q => ram_reg_11_0(12),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(13),
      Q => ram_reg_11_0(13),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(14),
      Q => ram_reg_11_0(14),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(15),
      Q => ram_reg_11_0(15),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(16),
      Q => ram_reg_11_0(16),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(17),
      Q => ram_reg_11_0(17),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(18),
      Q => ram_reg_11_0(18),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(19),
      Q => ram_reg_11_0(19),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(1),
      Q => ram_reg_11_0(1),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(20),
      Q => ram_reg_11_0(20),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(21),
      Q => ram_reg_11_0(21),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(22),
      Q => ram_reg_11_0(22),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(23),
      Q => ram_reg_11_0(23),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(2),
      Q => ram_reg_11_0(2),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(3),
      Q => ram_reg_11_0(3),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(4),
      Q => ram_reg_11_0(4),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(5),
      Q => ram_reg_11_0(5),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(6),
      Q => ram_reg_11_0(6),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(7),
      Q => ram_reg_11_0(7),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(8),
      Q => ram_reg_11_0(8),
      R => '0'
    );
\rgb1_in_addr_read_reg_233_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb1_in_addr_read_reg_2330,
      D => \data_p1_reg[23]\(9),
      Q => ram_reg_11_0(9),
      R => '0'
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \exitcond_i_i_i_i_i_reg_224_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \state_reg[0]\(0),
      O => s_ready_t_reg
    );
sum_i_i_reg_213_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => D(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum_i_i_reg_213_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000001001011000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum_i_i_reg_213_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 30) => B"000000000000000000",
      C(29 downto 0) => C(29 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum_i_i_reg_213_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum_i_i_reg_213_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^memcpy_rgb1_buff_rgb_u0_row_0_i_i_channel2_write\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^memcpy_rgb1_buff_rgb_u0_row_0_i_i_channel2_write\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum_i_i_reg_213_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_sum_i_i_reg_213_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_sum_i_i_reg_213_reg_P_UNCONNECTED(47 downto 31),
      P(30) => sum_i_i_reg_213_reg_n_77,
      P(29 downto 0) => m_axi_rgb1_in_ARADDR(29 downto 0),
      PATTERNBDETECT => NLW_sum_i_i_reg_213_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum_i_i_reg_213_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sum_i_i_reg_213_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_sum_i_i_reg_213_reg_UNDERFLOW_UNCONNECTED
    );
sum_i_i_reg_213_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\(0),
      I1 => rgb1_in1_channel_empty_n,
      I2 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0]\,
      I3 => dataflow_in_loop_Loo_1_U0_start_state,
      I4 => internal_empty_n_reg,
      O => \^memcpy_rgb1_buff_rgb_u0_row_0_i_i_channel2_write\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_memcpy_rgb2_buff_rgb is
  port (
    m_axi_rgb2_in_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg : out STD_LOGIC;
    ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready : out STD_LOGIC;
    we0 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_reg_11_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ARESET : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_Lite_RGB_2_ARREADY : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_condition_147 : in STD_LOGIC;
    ap_start1_out : in STD_LOGIC;
    rgb2_in3_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg : in STD_LOGIC;
    row_0_i_i_channel1_empty_n : in STD_LOGIC;
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    rgb2_buff_i_full_n : in STD_LOGIC;
    \data_p1_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_memcpy_rgb2_buff_rgb : entity is "memcpy_rgb2_buff_rgb";
end fmchc_python1300c_square_check_0_0_memcpy_rgb2_buff_rgb;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_memcpy_rgb2_buff_rgb is
  signal \ap_CS_fsm[1]_i_2__1_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ap_NS_fsm6__0\ : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_2 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_exitcond2_i_i_i_i_i_reg_200 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_rgb2_in_ARREADY : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_rgb2_in_ARREADY_i_1_n_2 : STD_LOGIC;
  signal exitcond2_i_i_i_i_i_fu_154_p2 : STD_LOGIC;
  signal \exitcond2_i_i_i_i_i_reg_200[0]_i_10_n_2\ : STD_LOGIC;
  signal \exitcond2_i_i_i_i_i_reg_200[0]_i_11_n_2\ : STD_LOGIC;
  signal \exitcond2_i_i_i_i_i_reg_200[0]_i_2_n_2\ : STD_LOGIC;
  signal \exitcond2_i_i_i_i_i_reg_200[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond2_i_i_i_i_i_reg_200[0]_i_4_n_2\ : STD_LOGIC;
  signal \exitcond2_i_i_i_i_i_reg_200[0]_i_5_n_2\ : STD_LOGIC;
  signal \exitcond2_i_i_i_i_i_reg_200[0]_i_6_n_2\ : STD_LOGIC;
  signal \exitcond2_i_i_i_i_i_reg_200[0]_i_7_n_2\ : STD_LOGIC;
  signal \exitcond2_i_i_i_i_i_reg_200[0]_i_9_n_2\ : STD_LOGIC;
  signal \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\ : STD_LOGIC;
  signal indvar2_i_i_i_i_i_reg_126 : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[0]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[10]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[11]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[12]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[1]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[2]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[3]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[4]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[5]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[6]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[7]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[8]\ : STD_LOGIC;
  signal \indvar2_i_i_i_i_i_reg_126_reg_n_2_[9]\ : STD_LOGIC;
  signal indvar_next2_i_i_i_i_reg_2040 : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[0]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[0]_i_4_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[0]_i_5_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[0]_i_6_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[12]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[4]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[4]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[4]_i_4_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[4]_i_5_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[8]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[8]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[8]_i_4_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204[8]_i_5_n_2\ : STD_LOGIC;
  signal indvar_next2_i_i_i_i_reg_204_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal m_axi_rgb2_in_RREADY : STD_LOGIC;
  signal \^memcpy_rgb2_buff_rgb_u0_rgb2_buff_ce0\ : STD_LOGIC;
  signal \^memcpy_rgb2_buff_rgb_u0_row_0_i_i_channel1_read\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal rgb2_in_addr_read_reg_2090 : STD_LOGIC;
  signal sum_i_i_reg_189_reg_n_77 : STD_LOGIC;
  signal \NLW_indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_i_i_reg_189_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_189_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_189_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_189_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_189_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_189_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_i_i_reg_189_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum_i_i_reg_189_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum_i_i_reg_189_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_i_i_reg_189_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_sum_i_i_reg_189_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair40";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_i_2 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \exitcond2_i_i_i_i_i_reg_200[0]_i_5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \exitcond2_i_i_i_i_i_reg_200[0]_i_8\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1__1\ : label is "soft_lutpair40";
begin
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0(0) <= \^ap_done_reg_reg_0\(0);
  memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0 <= \^memcpy_rgb2_buff_rgb_u0_rgb2_buff_ce0\;
  memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read <= \^memcpy_rgb2_buff_rgb_u0_row_0_i_i_channel1_read\;
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_condition_147,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => \^ap_done_reg_reg_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022002000200020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_NS_fsm6__0\,
      I2 => ap_enable_reg_pp0_iter2_reg_n_2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => exitcond2_i_i_i_i_i_fu_154_p2,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_NS_fsm6__0\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm_reg_n_2_[1]\,
      I2 => \ap_CS_fsm_reg_n_2_[4]\,
      I3 => \ap_CS_fsm_reg_n_2_[3]\,
      I4 => \ap_CS_fsm[1]_i_2__1_n_2\,
      I5 => ap_condition_147,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[5]\,
      I1 => \ap_CS_fsm_reg_n_2_[6]\,
      I2 => \ap_CS_fsm_reg_n_2_[7]\,
      I3 => ap_CS_fsm_state9,
      I4 => \^ap_done_reg_reg_0\(0),
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[1]_i_2__1_n_2\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_rgb2_in_ARREADY,
      I1 => AXI_Lite_RGB_2_ARREADY,
      I2 => ap_CS_fsm_state3,
      I3 => \ap_CS_fsm_reg_n_2_[1]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => AXI_Lite_RGB_2_ARREADY,
      I2 => ap_reg_ioackin_m_axi_rgb2_in_ARREADY,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCDF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => exitcond2_i_i_i_i_i_fu_154_p2,
      I3 => \^memcpy_rgb2_buff_rgb_u0_rgb2_buff_ce0\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_CS_fsm_state9,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ARESET
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => \^ap_done_reg_reg_0\(0),
      R => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_2_[1]\,
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ARESET
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_2_[3]\,
      R => ARESET
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[3]\,
      Q => \ap_CS_fsm_reg_n_2_[4]\,
      R => ARESET
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[4]\,
      Q => \ap_CS_fsm_reg_n_2_[5]\,
      R => ARESET
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[5]\,
      Q => \ap_CS_fsm_reg_n_2_[6]\,
      R => ARESET
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[6]\,
      Q => \ap_CS_fsm_reg_n_2_[7]\,
      R => ARESET
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[7]\,
      Q => ap_CS_fsm_state9,
      R => ARESET
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_pp0_stage0,
      R => ARESET
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^ap_done_reg_reg_0\(0),
      I2 => ap_rst_n,
      I3 => rgb2_buff_i_full_n,
      O => ap_done_reg_i_1_n_2
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_2,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state9,
      I2 => ap_rst_n,
      I3 => p_6_in,
      I4 => exitcond2_i_i_i_i_i_fu_154_p2,
      O => ap_enable_reg_pp0_iter0_i_1_n_2
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_2,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5553555533330000"
    )
        port map (
      I0 => exitcond2_i_i_i_i_i_fu_154_p2,
      I1 => ap_CS_fsm_state9,
      I2 => \state_reg[0]\(0),
      I3 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter1,
      R => ARESET
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C000C0C0C080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_2,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I4 => \state_reg[0]\(0),
      I5 => ap_CS_fsm_state9,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_exitcond2_i_i_i_i_i_reg_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      Q => ap_pipeline_reg_pp0_iter1_exitcond2_i_i_i_i_i_reg_200,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I3 => \state_reg[0]\(0),
      O => p_6_in
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[0]\,
      Q => ram_reg_11(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[10]\,
      Q => ram_reg_11(10),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[11]\,
      Q => ram_reg_11(11),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[12]\,
      Q => ram_reg_11(12),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[1]\,
      Q => ram_reg_11(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[2]\,
      Q => ram_reg_11(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[3]\,
      Q => ram_reg_11(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[4]\,
      Q => ram_reg_11(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[5]\,
      Q => ram_reg_11(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[6]\,
      Q => ram_reg_11(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[7]\,
      Q => ram_reg_11(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[8]\,
      Q => ram_reg_11(8),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[9]\,
      Q => ram_reg_11(9),
      R => '0'
    );
ap_reg_ioackin_m_axi_rgb2_in_ARREADY_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_reg_ioackin_m_axi_rgb2_in_ARREADY,
      I2 => ap_CS_fsm_state3,
      O => ap_reg_ioackin_m_axi_rgb2_in_ARREADY_i_1_n_2
    );
ap_reg_ioackin_m_axi_rgb2_in_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_rgb2_in_ARREADY_i_1_n_2,
      Q => ap_reg_ioackin_m_axi_rgb2_in_ARREADY,
      R => '0'
    );
ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\(0),
      I1 => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
      O => ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
      I1 => \^ap_done_reg_reg_0\(0),
      I2 => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
      I3 => \ap_CS_fsm_reg[10]_0\(0),
      O => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \exitcond2_i_i_i_i_i_reg_200[0]_i_2_n_2\,
      I1 => \exitcond2_i_i_i_i_i_reg_200[0]_i_3_n_2\,
      I2 => \exitcond2_i_i_i_i_i_reg_200[0]_i_4_n_2\,
      I3 => \exitcond2_i_i_i_i_i_reg_200[0]_i_5_n_2\,
      I4 => \exitcond2_i_i_i_i_i_reg_200[0]_i_6_n_2\,
      I5 => \exitcond2_i_i_i_i_i_reg_200[0]_i_7_n_2\,
      O => exitcond2_i_i_i_i_i_fu_154_p2
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(11),
      I1 => p_11_in,
      I2 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[11]\,
      I3 => indvar_next2_i_i_i_i_reg_204_reg(3),
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[3]\,
      I5 => \exitcond2_i_i_i_i_i_reg_200[0]_i_11_n_2\,
      O => \exitcond2_i_i_i_i_i_reg_200[0]_i_10_n_2\
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(0),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[0]\,
      O => \exitcond2_i_i_i_i_i_reg_200[0]_i_11_n_2\
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(5),
      I1 => indvar_next2_i_i_i_i_reg_204_reg(2),
      I2 => indvar_next2_i_i_i_i_reg_204_reg(7),
      I3 => indvar_next2_i_i_i_i_reg_204_reg(6),
      I4 => p_11_in,
      I5 => \exitcond2_i_i_i_i_i_reg_200[0]_i_9_n_2\,
      O => \exitcond2_i_i_i_i_i_reg_200[0]_i_2_n_2\
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(4),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[4]\,
      O => \exitcond2_i_i_i_i_i_reg_200[0]_i_3_n_2\
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(12),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[12]\,
      O => \exitcond2_i_i_i_i_i_reg_200[0]_i_4_n_2\
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(8),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[8]\,
      O => \exitcond2_i_i_i_i_i_reg_200[0]_i_5_n_2\
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(1),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[1]\,
      O => \exitcond2_i_i_i_i_i_reg_200[0]_i_6_n_2\
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFAFFBABF"
    )
        port map (
      I0 => \exitcond2_i_i_i_i_i_reg_200[0]_i_10_n_2\,
      I1 => indvar_next2_i_i_i_i_reg_204_reg(9),
      I2 => p_11_in,
      I3 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[9]\,
      I4 => indvar_next2_i_i_i_i_reg_204_reg(10),
      I5 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[10]\,
      O => \exitcond2_i_i_i_i_i_reg_200[0]_i_7_n_2\
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      O => p_11_in
    );
\exitcond2_i_i_i_i_i_reg_200[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[5]\,
      I1 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[2]\,
      I2 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[7]\,
      I3 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[6]\,
      O => \exitcond2_i_i_i_i_i_reg_200[0]_i_9_n_2\
    );
\exitcond2_i_i_i_i_i_reg_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => exitcond2_i_i_i_i_i_fu_154_p2,
      Q => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      R => '0'
    );
\indvar2_i_i_i_i_i_reg_126[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \state_reg[0]\(0),
      I4 => ap_CS_fsm_state9,
      O => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \state_reg[0]\(0),
      O => m_axi_rgb2_in_RREADY
    );
\indvar2_i_i_i_i_i_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(0),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[0]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(10),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[10]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(11),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[11]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(12),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[12]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(1),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[1]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(2),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[2]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(3),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[3]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(4),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[4]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(5),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[5]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(6),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[6]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(7),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[7]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(8),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[8]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar2_i_i_i_i_i_reg_126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => m_axi_rgb2_in_RREADY,
      D => indvar_next2_i_i_i_i_reg_204_reg(9),
      Q => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[9]\,
      R => indvar2_i_i_i_i_i_reg_126
    );
\indvar_next2_i_i_i_i_reg_204[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF000000"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0,
      O => indvar_next2_i_i_i_i_reg_2040
    );
\indvar_next2_i_i_i_i_reg_204[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(3),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[3]\,
      O => \indvar_next2_i_i_i_i_reg_204[0]_i_3_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(2),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[2]\,
      O => \indvar_next2_i_i_i_i_reg_204[0]_i_4_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(1),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[1]\,
      O => \indvar_next2_i_i_i_i_reg_204[0]_i_5_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551555D5"
    )
        port map (
      I0 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I4 => indvar_next2_i_i_i_i_reg_204_reg(0),
      O => \indvar_next2_i_i_i_i_reg_204[0]_i_6_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[12]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I4 => indvar_next2_i_i_i_i_reg_204_reg(12),
      O => \indvar_next2_i_i_i_i_reg_204[12]_i_2_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(7),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[7]\,
      O => \indvar_next2_i_i_i_i_reg_204[4]_i_2_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(6),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[6]\,
      O => \indvar_next2_i_i_i_i_reg_204[4]_i_3_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(5),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[5]\,
      O => \indvar_next2_i_i_i_i_reg_204[4]_i_4_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(4),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[4]\,
      O => \indvar_next2_i_i_i_i_reg_204[4]_i_5_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(11),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[11]\,
      O => \indvar_next2_i_i_i_i_reg_204[8]_i_2_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(10),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[10]\,
      O => \indvar_next2_i_i_i_i_reg_204[8]_i_3_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[9]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I4 => indvar_next2_i_i_i_i_reg_204_reg(9),
      O => \indvar_next2_i_i_i_i_reg_204[8]_i_4_n_2\
    );
\indvar_next2_i_i_i_i_reg_204[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_next2_i_i_i_i_reg_204_reg(8),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \indvar2_i_i_i_i_i_reg_126_reg_n_2_[8]\,
      O => \indvar_next2_i_i_i_i_reg_204[8]_i_5_n_2\
    );
\indvar_next2_i_i_i_i_reg_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_9\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(0),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_2\,
      CO(2) => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_3\,
      CO(1) => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_4\,
      CO(0) => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_6\,
      O(2) => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_7\,
      O(1) => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_8\,
      O(0) => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_9\,
      S(3) => \indvar_next2_i_i_i_i_reg_204[0]_i_3_n_2\,
      S(2) => \indvar_next2_i_i_i_i_reg_204[0]_i_4_n_2\,
      S(1) => \indvar_next2_i_i_i_i_reg_204[0]_i_5_n_2\,
      S(0) => \indvar_next2_i_i_i_i_reg_204[0]_i_6_n_2\
    );
\indvar_next2_i_i_i_i_reg_204_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_7\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(10),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_6\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(11),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_n_9\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(12),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_2\,
      CO(3 downto 0) => \NLW_indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \indvar_next2_i_i_i_i_reg_204_reg[12]_i_1_n_9\,
      S(3 downto 1) => B"000",
      S(0) => \indvar_next2_i_i_i_i_reg_204[12]_i_2_n_2\
    );
\indvar_next2_i_i_i_i_reg_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_8\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(1),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_7\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(2),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_6\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(3),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_9\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(4),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_next2_i_i_i_i_reg_204_reg[0]_i_2_n_2\,
      CO(3) => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_2\,
      CO(2) => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_3\,
      CO(1) => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_4\,
      CO(0) => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_6\,
      O(2) => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_7\,
      O(1) => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_8\,
      O(0) => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_9\,
      S(3) => \indvar_next2_i_i_i_i_reg_204[4]_i_2_n_2\,
      S(2) => \indvar_next2_i_i_i_i_reg_204[4]_i_3_n_2\,
      S(1) => \indvar_next2_i_i_i_i_reg_204[4]_i_4_n_2\,
      S(0) => \indvar_next2_i_i_i_i_reg_204[4]_i_5_n_2\
    );
\indvar_next2_i_i_i_i_reg_204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_8\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(5),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_7\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(6),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_6\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(7),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_9\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(8),
      R => '0'
    );
\indvar_next2_i_i_i_i_reg_204_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_next2_i_i_i_i_reg_204_reg[4]_i_1_n_2\,
      CO(3) => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_2\,
      CO(2) => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_3\,
      CO(1) => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_4\,
      CO(0) => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_6\,
      O(2) => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_7\,
      O(1) => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_8\,
      O(0) => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_9\,
      S(3) => \indvar_next2_i_i_i_i_reg_204[8]_i_2_n_2\,
      S(2) => \indvar_next2_i_i_i_i_reg_204[8]_i_3_n_2\,
      S(1) => \indvar_next2_i_i_i_i_reg_204[8]_i_4_n_2\,
      S(0) => \indvar_next2_i_i_i_i_reg_204[8]_i_5_n_2\
    );
\indvar_next2_i_i_i_i_reg_204_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next2_i_i_i_i_reg_2040,
      D => \indvar_next2_i_i_i_i_reg_204_reg[8]_i_1_n_8\,
      Q => indvar_next2_i_i_i_i_reg_204_reg(9),
      R => '0'
    );
internal_full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => ap_start1_out,
      I1 => rgb2_in3_channel_empty_n,
      I2 => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
      I3 => \^ap_done_reg\,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      I5 => row_0_i_i_channel1_empty_n,
      O => internal_full_n_reg
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => ap_start1_out,
      I1 => row_0_i_i_channel1_empty_n,
      I2 => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
      I3 => \^ap_done_reg\,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      I5 => rgb2_in3_channel_empty_n,
      O => internal_full_n_reg_0
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_reg_ioackin_m_axi_rgb2_in_ARREADY,
      I2 => Q(0),
      I3 => Q(1),
      I4 => AXI_Lite_RGB_2_ARREADY,
      O => push_1
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I3 => \state_reg[0]\(0),
      O => \^memcpy_rgb2_buff_rgb_u0_rgb2_buff_ce0\
    );
ram_reg_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter2_reg_n_2,
      I4 => ap_pipeline_reg_pp0_iter1_exitcond2_i_i_i_i_i_reg_200,
      O => WEA(0)
    );
ram_reg_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter2_reg_n_2,
      I4 => ap_pipeline_reg_pp0_iter1_exitcond2_i_i_i_i_i_reg_200,
      O => we0
    );
\rgb2_in_addr_read_reg_209[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      O => rgb2_in_addr_read_reg_2090
    );
\rgb2_in_addr_read_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(0),
      Q => ram_reg_11_0(0),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(10),
      Q => ram_reg_11_0(10),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(11),
      Q => ram_reg_11_0(11),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(12),
      Q => ram_reg_11_0(12),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(13),
      Q => ram_reg_11_0(13),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(14),
      Q => ram_reg_11_0(14),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(15),
      Q => ram_reg_11_0(15),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(16),
      Q => ram_reg_11_0(16),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(17),
      Q => ram_reg_11_0(17),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(18),
      Q => ram_reg_11_0(18),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(19),
      Q => ram_reg_11_0(19),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(1),
      Q => ram_reg_11_0(1),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(20),
      Q => ram_reg_11_0(20),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(21),
      Q => ram_reg_11_0(21),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(22),
      Q => ram_reg_11_0(22),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(23),
      Q => ram_reg_11_0(23),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(2),
      Q => ram_reg_11_0(2),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(3),
      Q => ram_reg_11_0(3),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(4),
      Q => ram_reg_11_0(4),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(5),
      Q => ram_reg_11_0(5),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(6),
      Q => ram_reg_11_0(6),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(7),
      Q => ram_reg_11_0(7),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(8),
      Q => ram_reg_11_0(8),
      R => '0'
    );
\rgb2_in_addr_read_reg_209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb2_in_addr_read_reg_2090,
      D => \data_p1_reg[23]\(9),
      Q => ram_reg_11_0(9),
      R => '0'
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \exitcond2_i_i_i_i_i_reg_200_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \state_reg[0]\(0),
      O => s_ready_t_reg
    );
sum_i_i_reg_189_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => A(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum_i_i_reg_189_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000001001011000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum_i_i_reg_189_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 30) => B"000000000000000000",
      C(29 downto 0) => C(29 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum_i_i_reg_189_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum_i_i_reg_189_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^memcpy_rgb2_buff_rgb_u0_row_0_i_i_channel1_read\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^memcpy_rgb2_buff_rgb_u0_row_0_i_i_channel1_read\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \ap_CS_fsm_reg_n_2_[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum_i_i_reg_189_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_sum_i_i_reg_189_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_sum_i_i_reg_189_reg_P_UNCONNECTED(47 downto 31),
      P(30) => sum_i_i_reg_189_reg_n_77,
      P(29 downto 0) => m_axi_rgb2_in_ARADDR(29 downto 0),
      PATTERNBDETECT => NLW_sum_i_i_reg_189_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum_i_i_reg_189_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sum_i_i_reg_189_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_sum_i_i_reg_189_reg_UNDERFLOW_UNCONNECTED
    );
sum_i_i_reg_189_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
      I3 => rgb2_in3_channel_empty_n,
      I4 => row_0_i_i_channel1_empty_n,
      I5 => ap_start1_out,
      O => \^memcpy_rgb2_buff_rgb_u0_row_0_i_i_channel1_read\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer is
  port (
    \q_tmp_reg[0]_0\ : out STD_LOGIC;
    p_11_in : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    indvar1_reg_1340 : out STD_LOGIC;
    \exitcond1_reg_240_reg[0]\ : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    n_Mat_buff_load_reg_2540 : out STD_LOGIC;
    \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0]\ : out STD_LOGIC;
    \exitcond1_reg_240_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WREADY : in STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    exitcond1_fu_199_p2 : in STD_LOGIC;
    n_Mat_buff_ce0 : in STD_LOGIC;
    exitcond1_reg_240 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_buffer";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer is
  signal AXI_Lite_RGB_1_N_WREADY : STD_LOGIC;
  signal I_WVALID : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal ap_NS_fsm3 : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[35]_i_2_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal dout_valid_i_1_n_2 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n0 : STD_LOGIC;
  signal empty_n_i_3_n_2 : STD_LOGIC;
  signal empty_n_i_4_n_2 : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal \^exitcond1_reg_240_reg[0]\ : STD_LOGIC;
  signal full_n0 : STD_LOGIC;
  signal \full_n_i_2__0_n_2\ : STD_LOGIC;
  signal full_n_i_3_n_2 : STD_LOGIC;
  signal if_empty_n : STD_LOGIC;
  signal mem_reg_i_10_n_2 : STD_LOGIC;
  signal mem_reg_i_11_n_2 : STD_LOGIC;
  signal mem_reg_i_1_n_2 : STD_LOGIC;
  signal mem_reg_i_2_n_2 : STD_LOGIC;
  signal mem_reg_i_3_n_2 : STD_LOGIC;
  signal mem_reg_i_4_n_2 : STD_LOGIC;
  signal mem_reg_i_5_n_2 : STD_LOGIC;
  signal mem_reg_i_6_n_2 : STD_LOGIC;
  signal mem_reg_i_7_n_2 : STD_LOGIC;
  signal mem_reg_i_8_n_2 : STD_LOGIC;
  signal \^p_11_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \^q_tmp_reg[0]_0\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal usedw15_out : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_3_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_4_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_5_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_6_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_2_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_3_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_4_n_2\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[6]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_2\ : STD_LOGIC;
  signal wnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_usedw_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of dout_valid_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \indvar1_reg_134[0]_i_2\ : label is "soft_lutpair117";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of mem_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of ram_reg_0_i_16 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair116";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair127";
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \exitcond1_reg_240_reg[0]\ <= \^exitcond1_reg_240_reg[0]\;
  p_11_in <= \^p_11_in\;
  \q_tmp_reg[0]_0\ <= \^q_tmp_reg[0]_0\;
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54550000"
    )
        port map (
      I0 => ap_NS_fsm3,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^ap_cs_fsm_reg[2]\,
      I3 => p_0_in(1),
      I4 => \ap_CS_fsm_reg[2]_0\(1),
      I5 => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => exitcond1_fu_199_p2,
      O => ap_NS_fsm3
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => p_0_in(0),
      I1 => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      I2 => AXI_Lite_RGB_1_N_WREADY,
      I3 => p_0_in(1),
      O => \^ap_cs_fsm_reg[2]\
    );
\ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0800000808"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \ap_CS_fsm_reg[2]_0\(1),
      I2 => \^ap_cs_fsm_reg[2]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => exitcond1_fu_199_p2,
      O => ap_NS_fsm(1)
    );
\ap_pipeline_reg_pp0_iter1_exitcond1_reg_240[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888808"
    )
        port map (
      I0 => exitcond1_reg_240,
      I1 => \ap_CS_fsm_reg[2]_0\(1),
      I2 => p_0_in(1),
      I3 => AXI_Lite_RGB_1_N_WREADY,
      I4 => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      I5 => p_0_in(0),
      O => \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0]\
    );
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => if_empty_n,
      I1 => burst_valid,
      I2 => m_axi_AXI_Lite_RGB_1_N_WREADY,
      I3 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      O => \bus_equal_gen.WVALID_Dummy_reg\
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_AXI_Lite_RGB_1_N_WREADY,
      I2 => if_empty_n,
      I3 => burst_valid,
      O => \^p_11_in\
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^q_tmp_reg[0]_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(11),
      I1 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(12),
      I1 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(13),
      I1 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(14),
      I1 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(15),
      I1 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(16),
      I1 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(17),
      I1 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(18),
      I1 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(19),
      I1 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(20),
      I1 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(21),
      I1 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(22),
      I1 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(23),
      I1 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(24),
      I1 => show_ahead,
      O => \dout_buf[24]_i_1_n_2\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(25),
      I1 => show_ahead,
      O => \dout_buf[25]_i_1_n_2\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(26),
      I1 => show_ahead,
      O => \dout_buf[26]_i_1_n_2\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(27),
      I1 => show_ahead,
      O => \dout_buf[27]_i_1_n_2\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(28),
      I1 => show_ahead,
      O => \dout_buf[28]_i_1_n_2\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(29),
      I1 => show_ahead,
      O => \dout_buf[29]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(30),
      I1 => show_ahead,
      O => \dout_buf[30]_i_1_n_2\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(31),
      I1 => show_ahead,
      O => \dout_buf[31]_i_1_n_2\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_2\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_2\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_2\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA00AA"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_AXI_Lite_RGB_1_N_WREADY,
      I3 => if_empty_n,
      I4 => burst_valid,
      O => pop
    );
\dout_buf[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_2_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => Q(0),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => Q(10),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => Q(11),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => Q(12),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => Q(13),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => Q(14),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => Q(15),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => Q(16),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => Q(17),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => Q(18),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => Q(19),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => Q(1),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => Q(20),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => Q(21),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => Q(22),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => Q(23),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_2\,
      Q => Q(24),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_2\,
      Q => Q(25),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_2\,
      Q => Q(26),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_2\,
      Q => Q(27),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_2\,
      Q => Q(28),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_2\,
      Q => Q(29),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => Q(2),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_2\,
      Q => Q(30),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_2\,
      Q => Q(31),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_2\,
      Q => Q(32),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_2\,
      Q => Q(33),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_2\,
      Q => Q(34),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_2_n_2\,
      Q => Q(35),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => Q(3),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => Q(4),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => Q(5),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => Q(6),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => Q(7),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => Q(8),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => Q(9),
      R => \^q_tmp_reg[0]_0\
    );
dout_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4C44"
    )
        port map (
      I0 => burst_valid,
      I1 => if_empty_n,
      I2 => m_axi_AXI_Lite_RGB_1_N_WREADY,
      I3 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I4 => empty_n_reg_n_2,
      O => dout_valid_i_1_n_2
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_2,
      Q => if_empty_n,
      R => \^q_tmp_reg[0]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AAAAA"
    )
        port map (
      I0 => pop,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      I4 => AXI_Lite_RGB_1_N_WREADY,
      O => empty_n
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7500FFFF"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^p_11_in\,
      I2 => if_empty_n,
      I3 => push,
      I4 => \usedw_reg__0\(0),
      I5 => empty_n_i_3_n_2,
      O => empty_n0
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(4),
      I2 => \usedw_reg__0\(3),
      I3 => empty_n_i_4_n_2,
      O => empty_n_i_3_n_2
    );
empty_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(2),
      O => empty_n_i_4_n_2
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => empty_n0,
      Q => empty_n_reg_n_2,
      R => \^q_tmp_reg[0]_0\
    );
\exitcond1_reg_240[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond1_fu_199_p2,
      I1 => \^exitcond1_reg_240_reg[0]\,
      I2 => exitcond1_reg_240,
      O => \exitcond1_reg_240_reg[0]_0\
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DF00FF00FF00FF0"
    )
        port map (
      I0 => \full_n_i_2__0_n_2\,
      I1 => full_n_i_3_n_2,
      I2 => pop,
      I3 => push,
      I4 => \usedw_reg__0\(6),
      I5 => \usedw_reg__0\(7),
      O => full_n0
    );
\full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      I1 => \usedw_reg__0\(1),
      I2 => \usedw_reg__0\(3),
      I3 => \usedw_reg__0\(2),
      O => \full_n_i_2__0_n_2\
    );
full_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => full_n_i_3_n_2
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => full_n0,
      Q => AXI_Lite_RGB_1_N_WREADY,
      S => \^q_tmp_reg[0]_0\
    );
\indvar1_reg_134[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^exitcond1_reg_240_reg[0]\,
      I2 => exitcond1_fu_199_p2,
      O => indvar1_reg_1340
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12) => mem_reg_i_1_n_2,
      ADDRARDADDR(11) => mem_reg_i_2_n_2,
      ADDRARDADDR(10) => mem_reg_i_3_n_2,
      ADDRARDADDR(9) => mem_reg_i_4_n_2,
      ADDRARDADDR(8) => mem_reg_i_5_n_2,
      ADDRARDADDR(7) => mem_reg_i_6_n_2,
      ADDRARDADDR(6) => mem_reg_i_7_n_2,
      ADDRARDADDR(5) => mem_reg_i_8_n_2,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 11) => B"00000",
      DIADI(10 downto 0) => D(10 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => q_buf(33 downto 32),
      DOPBDOP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => AXI_Lite_RGB_1_N_WREADY,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => I_WVALID,
      WEBWE(2) => I_WVALID,
      WEBWE(1) => I_WVALID,
      WEBWE(0) => I_WVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(5),
      I2 => raddr(3),
      I3 => mem_reg_i_10_n_2,
      I4 => raddr(4),
      I5 => raddr(6),
      O => mem_reg_i_1_n_2
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808000000000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => if_empty_n,
      I3 => \^p_11_in\,
      I4 => empty_n_reg_n_2,
      I5 => raddr(1),
      O => mem_reg_i_10_n_2
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0A8A8A00000000"
    )
        port map (
      I0 => raddr(0),
      I1 => burst_valid,
      I2 => if_empty_n,
      I3 => m_axi_AXI_Lite_RGB_1_N_WREADY,
      I4 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I5 => empty_n_reg_n_2,
      O => mem_reg_i_11_n_2
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(4),
      I2 => mem_reg_i_10_n_2,
      I3 => raddr(3),
      I4 => raddr(5),
      O => mem_reg_i_2_n_2
    );
mem_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => mem_reg_i_11_n_2,
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_3_n_2
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => pop,
      I4 => raddr(1),
      I5 => raddr(3),
      O => mem_reg_i_4_n_2
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => pop,
      I3 => raddr(0),
      I4 => raddr(2),
      O => mem_reg_i_5_n_2
    );
mem_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A6AAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => if_empty_n,
      I3 => \^p_11_in\,
      I4 => empty_n_reg_n_2,
      I5 => raddr(1),
      O => mem_reg_i_6_n_2
    );
mem_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A66AAAA"
    )
        port map (
      I0 => raddr(1),
      I1 => empty_n_reg_n_2,
      I2 => \^p_11_in\,
      I3 => if_empty_n,
      I4 => raddr(0),
      O => mem_reg_i_7_n_2
    );
mem_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A56565AAAAAAAA"
    )
        port map (
      I0 => raddr(0),
      I1 => burst_valid,
      I2 => if_empty_n,
      I3 => m_axi_AXI_Lite_RGB_1_N_WREADY,
      I4 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I5 => empty_n_reg_n_2,
      O => mem_reg_i_8_n_2
    );
\mem_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      O => I_WVALID
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(35),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_8_n_2,
      Q => raddr(0),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_7_n_2,
      Q => raddr(1),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_6_n_2,
      Q => raddr(2),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_5_n_2,
      Q => raddr(3),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_4_n_2,
      Q => raddr(4),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_3_n_2,
      Q => raddr(5),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_2_n_2,
      Q => raddr(6),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_1_n_2,
      Q => raddr(7),
      R => \^q_tmp_reg[0]_0\
    );
ram_reg_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\(1),
      I1 => p_0_in(1),
      I2 => AXI_Lite_RGB_1_N_WREADY,
      I3 => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      I4 => p_0_in(0),
      O => \^exitcond1_reg_240_reg[0]\
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^exitcond1_reg_240_reg[0]\,
      I2 => \ap_CS_fsm_reg[2]_0\(0),
      I3 => n_Mat_buff_ce0,
      O => ce0
    );
\ram_reg_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFF0000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      I2 => AXI_Lite_RGB_1_N_WREADY,
      I3 => p_0_in(1),
      I4 => \ap_CS_fsm_reg[2]_0\(1),
      I5 => exitcond1_reg_240,
      O => n_Mat_buff_load_reg_2540
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5DD0000"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      I1 => empty_n_reg_n_2,
      I2 => \^p_11_in\,
      I3 => if_empty_n,
      I4 => push,
      I5 => empty_n_i_3_n_2,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^q_tmp_reg[0]_0\
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__0_n_2\
    );
\usedw[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      I3 => AXI_Lite_RGB_1_N_WREADY,
      I4 => pop,
      O => usedw15_out
    );
\usedw[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3_n_2\
    );
\usedw[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4_n_2\
    );
\usedw[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5_n_2\
    );
\usedw[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555655555"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => AXI_Lite_RGB_1_N_WREADY,
      I3 => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \usedw[4]_i_6_n_2\
    );
\usedw[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_2_n_2\
    );
\usedw[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_3_n_2\
    );
\usedw[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_4_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw[0]_i_1__0_n_2\,
      Q => \usedw_reg__0\(0),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1_n_9\,
      Q => \usedw_reg__0\(1),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1_n_8\,
      Q => \usedw_reg__0\(2),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1_n_7\,
      Q => \usedw_reg__0\(3),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1_n_6\,
      Q => \usedw_reg__0\(4),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1_n_2\,
      CO(2) => \usedw_reg[4]_i_1_n_3\,
      CO(1) => \usedw_reg[4]_i_1_n_4\,
      CO(0) => \usedw_reg[4]_i_1_n_5\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => usedw15_out,
      O(3) => \usedw_reg[4]_i_1_n_6\,
      O(2) => \usedw_reg[4]_i_1_n_7\,
      O(1) => \usedw_reg[4]_i_1_n_8\,
      O(0) => \usedw_reg[4]_i_1_n_9\,
      S(3) => \usedw[4]_i_3_n_2\,
      S(2) => \usedw[4]_i_4_n_2\,
      S(1) => \usedw[4]_i_5_n_2\,
      S(0) => \usedw[4]_i_6_n_2\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1_n_9\,
      Q => \usedw_reg__0\(5),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1_n_8\,
      Q => \usedw_reg__0\(6),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1_n_7\,
      Q => \usedw_reg__0\(7),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1_n_2\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_1_n_4\,
      CO(0) => \usedw_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_1_n_7\,
      O(1) => \usedw_reg[7]_i_1_n_8\,
      O(0) => \usedw_reg[7]_i_1_n_9\,
      S(3) => '0',
      S(2) => \usedw[7]_i_2_n_2\,
      S(1) => \usedw[7]_i_3_n_2\,
      S(0) => \usedw[7]_i_4_n_2\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => wnext(0)
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => wnext(1)
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => wnext(2)
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => wnext(3)
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => wnext(4)
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => wnext(5)
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => wnext(6)
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_2\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => AXI_Lite_RGB_1_N_WREADY,
      I1 => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_2\,
      I3 => waddr(6),
      O => wnext(7)
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_2\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(0),
      Q => waddr(0),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(1),
      Q => waddr(1),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(2),
      Q => waddr(2),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(3),
      Q => waddr(3),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(4),
      Q => waddr(4),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(5),
      Q => waddr(5),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(6),
      Q => waddr(6),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(7),
      Q => waddr(7),
      R => \^q_tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1\ is
  port (
    m_axi_AXI_Lite_RGB_1_N_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_RLAST : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1\ : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_buffer";
end \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1\;

architecture STRUCTURE of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1\ is
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_2\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__0_n_2\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal full_n_i_2_n_2 : STD_LOGIC;
  signal \full_n_i_3__0_n_2\ : STD_LOGIC;
  signal full_n_i_4_n_2 : STD_LOGIC;
  signal \^m_axi_axi_lite_rgb_1_n_rready\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_1__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_4__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_5__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_6__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_7__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_8__0_n_2\ : STD_LOGIC;
  signal mem_reg_i_9_n_2 : STD_LOGIC;
  signal mem_reg_n_18 : STD_LOGIC;
  signal mem_reg_n_19 : STD_LOGIC;
  signal mem_reg_n_20 : STD_LOGIC;
  signal mem_reg_n_21 : STD_LOGIC;
  signal mem_reg_n_22 : STD_LOGIC;
  signal mem_reg_n_23 : STD_LOGIC;
  signal mem_reg_n_24 : STD_LOGIC;
  signal mem_reg_n_25 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_2_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[10]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[11]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[12]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[13]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[14]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[15]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[23]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[7]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[8]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[9]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[7]\ : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_reg_n_2 : STD_LOGIC;
  signal usedw15_out : STD_LOGIC;
  signal \usedw[0]_i_1_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_4__0_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_5__0_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_6__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__0_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_2\ : STD_LOGIC;
  signal wnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[23]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair59";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of mem_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair56";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair72";
begin
  beat_valid <= \^beat_valid\;
  m_axi_AXI_Lite_RGB_1_N_RREADY <= \^m_axi_axi_lite_rgb_1_n_rready\;
\bus_equal_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => s_ready,
      O => E(0)
    );
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => s_ready,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[10]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[11]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[12]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[13]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[14]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[15]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => s_ready,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => \^beat_valid\,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[34]_i_2_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[8]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[9]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => Q(0),
      R => SR(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => Q(10),
      R => SR(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => Q(11),
      R => SR(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => Q(12),
      R => SR(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => Q(13),
      R => SR(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => Q(14),
      R => SR(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => Q(15),
      R => SR(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => Q(16),
      R => SR(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => Q(17),
      R => SR(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => Q(18),
      R => SR(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => Q(19),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => Q(1),
      R => SR(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => Q(20),
      R => SR(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => Q(21),
      R => SR(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => Q(22),
      R => SR(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => Q(23),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => Q(2),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_2\,
      Q => Q(24),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => Q(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => Q(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => Q(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => Q(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => Q(7),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => Q(8),
      R => SR(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => Q(9),
      R => SR(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => s_ready,
      I3 => empty_n_reg_n_2,
      O => \dout_valid_i_1__0_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_2\,
      Q => \^beat_valid\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF40FF"
    )
        port map (
      I0 => pop,
      I1 => \^m_axi_axi_lite_rgb_1_n_rready\,
      I2 => m_axi_AXI_Lite_RGB_1_N_RVALID,
      I3 => \usedw_reg__0\(0),
      I4 => \empty_n_i_2__0_n_2\,
      O => \empty_n_i_1__0_n_2\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(3),
      I2 => \usedw_reg__0\(5),
      I3 => \empty_n_i_3__0_n_2\,
      O => \empty_n_i_2__0_n_2\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(4),
      I3 => \usedw_reg__0\(2),
      O => \empty_n_i_3__0_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \empty_n_i_1__0_n_2\,
      Q => empty_n_reg_n_2,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFF700F700F700"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => s_ready,
      I3 => empty_n_reg_n_2,
      I4 => m_axi_AXI_Lite_RGB_1_N_RVALID,
      I5 => \^m_axi_axi_lite_rgb_1_n_rready\,
      O => empty_n
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404444446A666666"
    )
        port map (
      I0 => push,
      I1 => empty_n_reg_n_2,
      I2 => s_ready,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => \full_n_i_3__0_n_2\,
      O => full_n_i_2_n_2
    );
\full_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(3),
      I3 => \usedw_reg__0\(0),
      I4 => full_n_i_4_n_2,
      O => \full_n_i_3__0_n_2\
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(4),
      O => full_n_i_4_n_2
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => full_n_i_2_n_2,
      Q => \^m_axi_axi_lite_rgb_1_n_rready\,
      S => SR(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12) => \mem_reg_i_1__0_n_2\,
      ADDRARDADDR(11) => \mem_reg_i_2__0_n_2\,
      ADDRARDADDR(10) => \mem_reg_i_3__0_n_2\,
      ADDRARDADDR(9) => \mem_reg_i_4__0_n_2\,
      ADDRARDADDR(8) => \mem_reg_i_5__0_n_2\,
      ADDRARDADDR(7) => \mem_reg_i_6__0_n_2\,
      ADDRARDADDR(6) => \mem_reg_i_7__0_n_2\,
      ADDRARDADDR(5) => \mem_reg_i_8__0_n_2\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => m_axi_AXI_Lite_RGB_1_N_RDATA(15 downto 0),
      DIBDI(15 downto 0) => m_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => m_axi_AXI_Lite_RGB_1_N_RLAST,
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15) => mem_reg_n_18,
      DOBDO(14) => mem_reg_n_19,
      DOBDO(13) => mem_reg_n_20,
      DOBDO(12) => mem_reg_n_21,
      DOBDO(11) => mem_reg_n_22,
      DOBDO(10) => mem_reg_n_23,
      DOBDO(9) => mem_reg_n_24,
      DOBDO(8) => mem_reg_n_25,
      DOBDO(7 downto 0) => q_buf(23 downto 16),
      DOPADOP(1) => mem_reg_n_34,
      DOPADOP(0) => mem_reg_n_35,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_axi_lite_rgb_1_n_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_AXI_Lite_RGB_1_N_RVALID,
      WEBWE(2) => m_axi_AXI_Lite_RGB_1_N_RVALID,
      WEBWE(1) => m_axi_AXI_Lite_RGB_1_N_RVALID,
      WEBWE(0) => m_axi_AXI_Lite_RGB_1_N_RVALID
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888800000000"
    )
        port map (
      I0 => \raddr_reg_n_2_[1]\,
      I1 => empty_n_reg_n_2,
      I2 => s_ready,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => \raddr_reg_n_2_[0]\,
      O => \mem_reg_i_10__0_n_2\
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[7]\,
      I1 => \raddr_reg_n_2_[5]\,
      I2 => mem_reg_i_9_n_2,
      I3 => \raddr_reg_n_2_[6]\,
      O => \mem_reg_i_1__0_n_2\
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[6]\,
      I1 => \raddr_reg_n_2_[4]\,
      I2 => \raddr_reg_n_2_[2]\,
      I3 => \mem_reg_i_10__0_n_2\,
      I4 => \raddr_reg_n_2_[3]\,
      I5 => \raddr_reg_n_2_[5]\,
      O => \mem_reg_i_2__0_n_2\
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[5]\,
      I1 => \raddr_reg_n_2_[3]\,
      I2 => \mem_reg_i_10__0_n_2\,
      I3 => \raddr_reg_n_2_[2]\,
      I4 => \raddr_reg_n_2_[4]\,
      O => \mem_reg_i_3__0_n_2\
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[4]\,
      I1 => \raddr_reg_n_2_[2]\,
      I2 => \raddr_reg_n_2_[0]\,
      I3 => pop,
      I4 => \raddr_reg_n_2_[1]\,
      I5 => \raddr_reg_n_2_[3]\,
      O => \mem_reg_i_4__0_n_2\
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[3]\,
      I1 => \raddr_reg_n_2_[1]\,
      I2 => pop,
      I3 => \raddr_reg_n_2_[0]\,
      I4 => \raddr_reg_n_2_[2]\,
      O => \mem_reg_i_5__0_n_2\
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[2]\,
      I1 => \raddr_reg_n_2_[0]\,
      I2 => pop,
      I3 => \raddr_reg_n_2_[1]\,
      O => \mem_reg_i_6__0_n_2\
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A666666AAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[1]\,
      I1 => empty_n_reg_n_2,
      I2 => s_ready,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => \raddr_reg_n_2_[0]\,
      O => \mem_reg_i_7__0_n_2\
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[0]\,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => s_ready,
      I4 => empty_n_reg_n_2,
      O => \mem_reg_i_8__0_n_2\
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \raddr_reg_n_2_[4]\,
      I1 => \raddr_reg_n_2_[2]\,
      I2 => \raddr_reg_n_2_[0]\,
      I3 => pop,
      I4 => \raddr_reg_n_2_[1]\,
      I5 => \raddr_reg_n_2_[3]\,
      O => mem_reg_i_9_n_2
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(0),
      Q => \q_tmp_reg_n_2_[0]\,
      R => SR(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(10),
      Q => \q_tmp_reg_n_2_[10]\,
      R => SR(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(11),
      Q => \q_tmp_reg_n_2_[11]\,
      R => SR(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(12),
      Q => \q_tmp_reg_n_2_[12]\,
      R => SR(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(13),
      Q => \q_tmp_reg_n_2_[13]\,
      R => SR(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(14),
      Q => \q_tmp_reg_n_2_[14]\,
      R => SR(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(15),
      Q => \q_tmp_reg_n_2_[15]\,
      R => SR(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(16),
      Q => \q_tmp_reg_n_2_[16]\,
      R => SR(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(17),
      Q => \q_tmp_reg_n_2_[17]\,
      R => SR(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(18),
      Q => \q_tmp_reg_n_2_[18]\,
      R => SR(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(19),
      Q => \q_tmp_reg_n_2_[19]\,
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(1),
      Q => \q_tmp_reg_n_2_[1]\,
      R => SR(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(20),
      Q => \q_tmp_reg_n_2_[20]\,
      R => SR(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(21),
      Q => \q_tmp_reg_n_2_[21]\,
      R => SR(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(22),
      Q => \q_tmp_reg_n_2_[22]\,
      R => SR(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(23),
      Q => \q_tmp_reg_n_2_[23]\,
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(2),
      Q => \q_tmp_reg_n_2_[2]\,
      R => SR(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RLAST,
      Q => \q_tmp_reg_n_2_[34]\,
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(3),
      Q => \q_tmp_reg_n_2_[3]\,
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(4),
      Q => \q_tmp_reg_n_2_[4]\,
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(5),
      Q => \q_tmp_reg_n_2_[5]\,
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(6),
      Q => \q_tmp_reg_n_2_[6]\,
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(7),
      Q => \q_tmp_reg_n_2_[7]\,
      R => SR(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(8),
      Q => \q_tmp_reg_n_2_[8]\,
      R => SR(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_1_N_RDATA(9),
      Q => \q_tmp_reg_n_2_[9]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__0_n_2\,
      Q => \raddr_reg_n_2_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_7__0_n_2\,
      Q => \raddr_reg_n_2_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_6__0_n_2\,
      Q => \raddr_reg_n_2_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_5__0_n_2\,
      Q => \raddr_reg_n_2_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_4__0_n_2\,
      Q => \raddr_reg_n_2_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_3__0_n_2\,
      Q => \raddr_reg_n_2_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_2__0_n_2\,
      Q => \raddr_reg_n_2_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_1__0_n_2\,
      Q => \raddr_reg_n_2_[7]\,
      R => SR(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      I1 => pop,
      I2 => \^m_axi_axi_lite_rgb_1_n_rready\,
      I3 => m_axi_AXI_Lite_RGB_1_N_RVALID,
      I4 => \empty_n_i_2__0_n_2\,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_2,
      R => SR(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1_n_2\
    );
\usedw[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800088888888"
    )
        port map (
      I0 => m_axi_AXI_Lite_RGB_1_N_RVALID,
      I1 => \^m_axi_axi_lite_rgb_1_n_rready\,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => s_ready,
      I5 => empty_n_reg_n_2,
      O => usedw15_out
    );
\usedw[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3__0_n_2\
    );
\usedw[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4__0_n_2\
    );
\usedw[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5__0_n_2\
    );
\usedw[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66666655555555"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => empty_n_reg_n_2,
      I2 => s_ready,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => push,
      O => \usedw[4]_i_6__0_n_2\
    );
\usedw[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_2__0_n_2\
    );
\usedw[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_3__0_n_2\
    );
\usedw[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_4__0_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw[0]_i_1_n_2\,
      Q => \usedw_reg__0\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1__0_n_9\,
      Q => \usedw_reg__0\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1__0_n_8\,
      Q => \usedw_reg__0\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1__0_n_7\,
      Q => \usedw_reg__0\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1__0_n_6\,
      Q => \usedw_reg__0\(4),
      R => SR(0)
    );
\usedw_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__0_n_2\,
      CO(2) => \usedw_reg[4]_i_1__0_n_3\,
      CO(1) => \usedw_reg[4]_i_1__0_n_4\,
      CO(0) => \usedw_reg[4]_i_1__0_n_5\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => usedw15_out,
      O(3) => \usedw_reg[4]_i_1__0_n_6\,
      O(2) => \usedw_reg[4]_i_1__0_n_7\,
      O(1) => \usedw_reg[4]_i_1__0_n_8\,
      O(0) => \usedw_reg[4]_i_1__0_n_9\,
      S(3) => \usedw[4]_i_3__0_n_2\,
      S(2) => \usedw[4]_i_4__0_n_2\,
      S(1) => \usedw[4]_i_5__0_n_2\,
      S(0) => \usedw[4]_i_6__0_n_2\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1__0_n_9\,
      Q => \usedw_reg__0\(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1__0_n_8\,
      Q => \usedw_reg__0\(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1__0_n_7\,
      Q => \usedw_reg__0\(7),
      R => SR(0)
    );
\usedw_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__0_n_2\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_1__0_n_4\,
      CO(0) => \usedw_reg[7]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_1__0_n_7\,
      O(1) => \usedw_reg[7]_i_1__0_n_8\,
      O(0) => \usedw_reg[7]_i_1__0_n_9\,
      S(3) => '0',
      S(2) => \usedw[7]_i_2__0_n_2\,
      S(1) => \usedw[7]_i_3__0_n_2\,
      S(0) => \usedw[7]_i_4__0_n_2\
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => wnext(0)
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => wnext(1)
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => wnext(2)
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => wnext(3)
    );
\waddr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => wnext(4)
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => wnext(5)
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => wnext(6)
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_2\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_rready\,
      I1 => m_axi_AXI_Lite_RGB_1_N_RVALID,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_2\,
      I3 => waddr(6),
      O => wnext(7)
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_2\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(0),
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(1),
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(2),
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(3),
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(4),
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(5),
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(6),
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(7),
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreq_handling_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wreq_handling_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg_0__s_port_]\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_Lite_RGB_1_N_AWREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC;
    ap_rst_n_0 : in STD_LOGIC;
    wreq_handling_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    last_sect_buf : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_2 : in STD_LOGIC;
    push : in STD_LOGIC;
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    wreq_handling_reg_3 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \n_Mat_out5_reg_220_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_fifo";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo is
  signal \^axi_lite_rgb_1_n_awready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_vld_i_1_n_2 : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal full_n_tmp_i_1_n_2 : STD_LOGIC;
  signal full_n_tmp_i_2_n_2 : STD_LOGIC;
  signal full_n_tmp_i_3_n_2 : STD_LOGIC;
  signal full_n_tmp_i_4_n_2 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_0__s_net_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \invalid_len_event_i_1__1\ : label is "soft_lutpair152";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
begin
  AXI_Lite_RGB_1_N_AWREADY <= \^axi_lite_rgb_1_n_awready\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  \sect_cnt_reg_0__s_port_]\ <= \sect_cnt_reg_0__s_net_1\;
\align_len[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^fifo_wreq_valid\,
      I2 => \^q\(31),
      I3 => wreq_handling_reg_3,
      I4 => ap_rst_n,
      O => SR(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02AA02AA02AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
      I2 => \^axi_lite_rgb_1_n_awready\,
      I3 => ap_done,
      I4 => \ap_CS_fsm_reg[1]\(0),
      I5 => ap_start,
      O => ap_NS_fsm(0)
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => data_vld_reg_n_2,
      I4 => wreq_handling_reg_1,
      I5 => push,
      O => data_vld_i_1_n_2
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_2,
      Q => data_vld_reg_n_2,
      R => ap_rst_n_0
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => data_vld_reg_n_2,
      Q => \^fifo_wreq_valid\,
      R => ap_rst_n_0
    );
full_n_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FFFF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => full_n_tmp_i_2_n_2,
      I2 => full_n_tmp_i_3_n_2,
      I3 => \^axi_lite_rgb_1_n_awready\,
      I4 => ap_rst_n,
      I5 => full_n_tmp_i_4_n_2,
      O => full_n_tmp_i_1_n_2
    );
full_n_tmp_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      O => full_n_tmp_i_2_n_2
    );
full_n_tmp_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => last_sect_buf,
      I2 => CO(0),
      I3 => wreq_handling_reg_2,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => full_n_tmp_i_3_n_2
    );
full_n_tmp_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222AAAA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \^fifo_wreq_valid\,
      I2 => last_sect_buf,
      I3 => CO(0),
      I4 => wreq_handling_reg_2,
      O => full_n_tmp_i_4_n_2
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_tmp_i_1_n_2,
      Q => \^axi_lite_rgb_1_n_awready\,
      R => '0'
    );
\invalid_len_event_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^fifo_wreq_valid\,
      I2 => \^q\(31),
      O => invalid_len_event_reg
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(19),
      I1 => sect_cnt_reg(19),
      I2 => \end_addr_buf_reg[31]\(18),
      I3 => sect_cnt_reg(18),
      O => wreq_handling_reg_0(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(17),
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(15),
      I3 => \end_addr_buf_reg[31]\(15),
      I4 => sect_cnt_reg(16),
      I5 => \end_addr_buf_reg[31]\(16),
      O => wreq_handling_reg_0(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(14),
      I1 => \end_addr_buf_reg[31]\(14),
      I2 => sect_cnt_reg(12),
      I3 => \end_addr_buf_reg[31]\(12),
      I4 => \end_addr_buf_reg[31]\(13),
      I5 => sect_cnt_reg(13),
      O => wreq_handling_reg_0(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(11),
      I1 => \end_addr_buf_reg[31]\(11),
      I2 => sect_cnt_reg(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \end_addr_buf_reg[31]\(10),
      I5 => sect_cnt_reg(10),
      O => wreq_handling_reg(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(8),
      I1 => \end_addr_buf_reg[31]\(8),
      I2 => sect_cnt_reg(6),
      I3 => \end_addr_buf_reg[31]\(6),
      I4 => \end_addr_buf_reg[31]\(7),
      I5 => sect_cnt_reg(7),
      O => wreq_handling_reg(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(4),
      I1 => sect_cnt_reg(4),
      I2 => sect_cnt_reg(5),
      I3 => \end_addr_buf_reg[31]\(5),
      I4 => sect_cnt_reg(3),
      I5 => \end_addr_buf_reg[31]\(3),
      O => wreq_handling_reg(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(2),
      I1 => sect_cnt_reg(2),
      I2 => sect_cnt_reg(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => sect_cnt_reg(1),
      I5 => \end_addr_buf_reg[31]\(1),
      O => wreq_handling_reg(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][42]_srl5_n_2\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][43]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \n_Mat_out5_reg_220_reg[29]\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(31),
      O => S(1)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(30),
      O => S(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFFFF0EF00000"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => push,
      I3 => wreq_handling_reg_1,
      I4 => data_vld_reg_n_2,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFF72008DFF72000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => wreq_handling_reg_1,
      I2 => push,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFF720000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => wreq_handling_reg_1,
      I2 => push,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ap_rst_n_0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^q\(0),
      R => ap_rst_n_0
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^q\(10),
      R => ap_rst_n_0
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^q\(11),
      R => ap_rst_n_0
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^q\(12),
      R => ap_rst_n_0
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^q\(13),
      R => ap_rst_n_0
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^q\(14),
      R => ap_rst_n_0
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^q\(15),
      R => ap_rst_n_0
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^q\(16),
      R => ap_rst_n_0
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^q\(17),
      R => ap_rst_n_0
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^q\(18),
      R => ap_rst_n_0
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^q\(19),
      R => ap_rst_n_0
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^q\(1),
      R => ap_rst_n_0
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^q\(20),
      R => ap_rst_n_0
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^q\(21),
      R => ap_rst_n_0
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^q\(22),
      R => ap_rst_n_0
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^q\(23),
      R => ap_rst_n_0
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^q\(24),
      R => ap_rst_n_0
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^q\(25),
      R => ap_rst_n_0
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^q\(26),
      R => ap_rst_n_0
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^q\(27),
      R => ap_rst_n_0
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^q\(28),
      R => ap_rst_n_0
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^q\(29),
      R => ap_rst_n_0
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^q\(2),
      R => ap_rst_n_0
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^q\(3),
      R => ap_rst_n_0
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][42]_srl5_n_2\,
      Q => \^q\(30),
      R => ap_rst_n_0
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][43]_srl5_n_2\,
      Q => \^q\(31),
      R => ap_rst_n_0
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^q\(4),
      R => ap_rst_n_0
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^q\(5),
      R => ap_rst_n_0
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^q\(6),
      R => ap_rst_n_0
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^q\(7),
      R => ap_rst_n_0
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^q\(8),
      R => ap_rst_n_0
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg_1,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^q\(9),
      R => ap_rst_n_0
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FE"
    )
        port map (
      I0 => fifo_wreq_valid_buf_reg,
      I1 => \^fifo_wreq_valid\,
      I2 => last_sect_buf,
      I3 => wreq_handling_reg_2,
      O => \sect_cnt_reg_0__s_net_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo_0 is
  port (
    p_23_in : out STD_LOGIC;
    empty_n_tmp_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_rreq : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \align_len_reg[14]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \align_len_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_tmp_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_tmp_reg_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg_0__s_port_]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    invalid_len_event_reg : out STD_LOGIC;
    fifo_rreq_valid_buf_reg : out STD_LOGIC;
    AXI_Lite_RGB_1_N_ARREADY : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    p_13_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg_0 : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo_0 : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_fifo";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo_0;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo_0 is
  signal \^axi_lite_rgb_1_n_arready\ : STD_LOGIC;
  signal \^align_len_reg[14]\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_4_n_2\ : STD_LOGIC;
  signal \data_vld_i_1__3_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal empty_n_tmp_i_1_n_2 : STD_LOGIC;
  signal empty_n_tmp_i_2_n_2 : STD_LOGIC;
  signal \^empty_n_tmp_reg_0\ : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf : STD_LOGIC;
  signal full_n_tmp_i_1_n_2 : STD_LOGIC;
  signal \full_n_tmp_i_2__1_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_3__0_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_4__0_n_2\ : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \^p_23_in\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_cnt[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_4__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_5__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_6__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_7__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_4__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_5__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_4__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_5__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_4__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_5__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_4__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_5__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg_0__s_net_1\ : STD_LOGIC;
  signal \NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_tmp_i_2 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of invalid_len_event_i_3 : label is "soft_lutpair75";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair74";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  AXI_Lite_RGB_1_N_ARREADY <= \^axi_lite_rgb_1_n_arready\;
  \align_len_reg[14]\(33 downto 0) <= \^align_len_reg[14]\(33 downto 0);
  empty_n_tmp_reg_0 <= \^empty_n_tmp_reg_0\;
  next_rreq <= \^next_rreq\;
  p_23_in <= \^p_23_in\;
  \sect_cnt_reg_0__s_port_]\ <= \sect_cnt_reg_0__s_net_1\;
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => fifo_rreq_valid,
      I1 => rreq_handling_reg,
      I2 => \^p_23_in\,
      I3 => CO(0),
      O => E(0)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_4_n_2\,
      O => \^empty_n_tmp_reg_0\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(3),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \sect_len_buf_reg[9]\(4),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_2\
    );
\could_multi_bursts.arlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(0),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => \sect_len_buf_reg[9]\(1),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \could_multi_bursts.arlen_buf[3]_i_4_n_2\
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => data_vld_reg_n_2,
      I4 => empty_n_tmp_i_1_n_2,
      I5 => push_0,
      O => \data_vld_i_1__3_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
empty_n_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F775555"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => \^empty_n_tmp_reg_0\,
      I3 => p_13_in,
      I4 => CO(0),
      I5 => empty_n_tmp_i_2_n_2,
      O => empty_n_tmp_i_1_n_2
    );
empty_n_tmp_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => invalid_len_event,
      I1 => fifo_rreq_valid,
      O => empty_n_tmp_i_2_n_2
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => data_vld_reg_n_2,
      Q => fifo_rreq_valid,
      R => SR(0)
    );
\end_addr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5D5D500"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => \^p_23_in\,
      I2 => CO(0),
      I3 => fifo_rreq_valid_buf_reg_0,
      I4 => fifo_rreq_valid,
      I5 => invalid_len_event,
      O => \^next_rreq\
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2AD500"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => \^p_23_in\,
      I2 => CO(0),
      I3 => fifo_rreq_valid,
      I4 => fifo_rreq_valid_buf_reg_0,
      O => fifo_rreq_valid_buf_reg
    );
full_n_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FFFF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \full_n_tmp_i_2__1_n_2\,
      I2 => \full_n_tmp_i_3__0_n_2\,
      I3 => \^axi_lite_rgb_1_n_arready\,
      I4 => ap_rst_n,
      I5 => \full_n_tmp_i_4__0_n_2\,
      O => full_n_tmp_i_1_n_2
    );
\full_n_tmp_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      O => \full_n_tmp_i_2__1_n_2\
    );
\full_n_tmp_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => empty_n_tmp_i_1_n_2,
      I1 => push_0,
      I2 => data_vld_reg_n_2,
      O => \full_n_tmp_i_3__0_n_2\
    );
\full_n_tmp_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A8A8AAAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => invalid_len_event,
      I2 => fifo_rreq_valid,
      I3 => CO(0),
      I4 => \^p_23_in\,
      I5 => rreq_handling_reg,
      O => \full_n_tmp_i_4__0_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_tmp_i_1_n_2,
      Q => \^axi_lite_rgb_1_n_arready\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => invalid_len_event0,
      I1 => fifo_rreq_valid_buf,
      I2 => invalid_len_event,
      O => invalid_len_event_reg
    );
invalid_len_event_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^align_len_reg[14]\(31),
      I1 => fifo_rreq_valid,
      I2 => \^align_len_reg[14]\(32),
      I3 => \^align_len_reg[14]\(30),
      I4 => \^align_len_reg[14]\(33),
      O => invalid_len_event0
    );
invalid_len_event_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D500"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => \^p_23_in\,
      I2 => CO(0),
      I3 => fifo_rreq_valid,
      I4 => fifo_rreq_valid_buf_reg_0,
      O => fifo_rreq_valid_buf
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(19),
      I1 => sect_cnt_reg(19),
      I2 => \end_addr_buf_reg[31]\(18),
      I3 => sect_cnt_reg(18),
      O => empty_n_tmp_reg_2(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(17),
      I1 => \end_addr_buf_reg[31]\(17),
      I2 => sect_cnt_reg(15),
      I3 => \end_addr_buf_reg[31]\(15),
      I4 => \end_addr_buf_reg[31]\(16),
      I5 => sect_cnt_reg(16),
      O => empty_n_tmp_reg_2(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(14),
      I1 => sect_cnt_reg(14),
      I2 => sect_cnt_reg(12),
      I3 => \end_addr_buf_reg[31]\(12),
      I4 => sect_cnt_reg(13),
      I5 => \end_addr_buf_reg[31]\(13),
      O => empty_n_tmp_reg_2(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(11),
      I1 => \end_addr_buf_reg[31]\(11),
      I2 => sect_cnt_reg(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \end_addr_buf_reg[31]\(10),
      I5 => sect_cnt_reg(10),
      O => empty_n_tmp_reg_1(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(8),
      I1 => \end_addr_buf_reg[31]\(8),
      I2 => sect_cnt_reg(6),
      I3 => \end_addr_buf_reg[31]\(6),
      I4 => \end_addr_buf_reg[31]\(7),
      I5 => sect_cnt_reg(7),
      O => empty_n_tmp_reg_1(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(5),
      I1 => \end_addr_buf_reg[31]\(5),
      I2 => sect_cnt_reg(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => \end_addr_buf_reg[31]\(4),
      I5 => sect_cnt_reg(4),
      O => empty_n_tmp_reg_1(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(2),
      I1 => sect_cnt_reg(2),
      I2 => sect_cnt_reg(1),
      I3 => \end_addr_buf_reg[31]\(1),
      I4 => sect_cnt_reg(0),
      I5 => \end_addr_buf_reg[31]\(0),
      O => empty_n_tmp_reg_1(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][38]_srl5_n_2\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][39]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][41]_srl5_n_2\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][44]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[14]\(33),
      O => S(1)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[14]\(32),
      O => S(0)
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[14]\(31),
      O => \align_len_reg[9]\(1)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[14]\(30),
      O => \align_len_reg[9]\(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFFFF0EF00000"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => push_0,
      I3 => empty_n_tmp_i_1_n_2,
      I4 => data_vld_reg_n_2,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFF72008DFF72000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => empty_n_tmp_i_1_n_2,
      I2 => push_0,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFF720000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => empty_n_tmp_i_1_n_2,
      I2 => push_0,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^align_len_reg[14]\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^align_len_reg[14]\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^align_len_reg[14]\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^align_len_reg[14]\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^align_len_reg[14]\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^align_len_reg[14]\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^align_len_reg[14]\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^align_len_reg[14]\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^align_len_reg[14]\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^align_len_reg[14]\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^align_len_reg[14]\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^align_len_reg[14]\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^align_len_reg[14]\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^align_len_reg[14]\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^align_len_reg[14]\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^align_len_reg[14]\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^align_len_reg[14]\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^align_len_reg[14]\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^align_len_reg[14]\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^align_len_reg[14]\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^align_len_reg[14]\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^align_len_reg[14]\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^align_len_reg[14]\(2),
      R => SR(0)
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][38]_srl5_n_2\,
      Q => \^align_len_reg[14]\(30),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][39]_srl5_n_2\,
      Q => \^align_len_reg[14]\(31),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^align_len_reg[14]\(3),
      R => SR(0)
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][41]_srl5_n_2\,
      Q => \^align_len_reg[14]\(32),
      R => SR(0)
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][44]_srl5_n_2\,
      Q => \^align_len_reg[14]\(33),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^align_len_reg[14]\(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^align_len_reg[14]\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^align_len_reg[14]\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^align_len_reg[14]\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^align_len_reg[14]\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_n_tmp_i_1_n_2,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^align_len_reg[14]\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF54"
    )
        port map (
      I0 => invalid_len_event,
      I1 => fifo_rreq_valid,
      I2 => fifo_rreq_valid_buf_reg_0,
      I3 => \^p_23_in\,
      I4 => rreq_handling_reg,
      O => \sect_cnt_reg_0__s_net_1\
    );
\sect_cnt[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(0),
      O => \sect_cnt[0]_i_3__0_n_2\
    );
\sect_cnt[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(3),
      O => \sect_cnt[0]_i_4__0_n_2\
    );
\sect_cnt[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(2),
      O => \sect_cnt[0]_i_5__0_n_2\
    );
\sect_cnt[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(1),
      O => \sect_cnt[0]_i_6__0_n_2\
    );
\sect_cnt[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => Q(0),
      I2 => \^next_rreq\,
      O => \sect_cnt[0]_i_7__0_n_2\
    );
\sect_cnt[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(15),
      O => \sect_cnt[12]_i_2__0_n_2\
    );
\sect_cnt[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(14),
      O => \sect_cnt[12]_i_3__0_n_2\
    );
\sect_cnt[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(13),
      O => \sect_cnt[12]_i_4__0_n_2\
    );
\sect_cnt[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(12),
      O => \sect_cnt[12]_i_5__0_n_2\
    );
\sect_cnt[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(19),
      O => \sect_cnt[16]_i_2__0_n_2\
    );
\sect_cnt[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(18),
      O => \sect_cnt[16]_i_3__0_n_2\
    );
\sect_cnt[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(17),
      O => \sect_cnt[16]_i_4__0_n_2\
    );
\sect_cnt[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(16),
      O => \sect_cnt[16]_i_5__0_n_2\
    );
\sect_cnt[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(7),
      O => \sect_cnt[4]_i_2__0_n_2\
    );
\sect_cnt[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(6),
      O => \sect_cnt[4]_i_3__0_n_2\
    );
\sect_cnt[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(5),
      O => \sect_cnt[4]_i_4__0_n_2\
    );
\sect_cnt[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(4),
      O => \sect_cnt[4]_i_5__0_n_2\
    );
\sect_cnt[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(11),
      O => \sect_cnt[8]_i_2__0_n_2\
    );
\sect_cnt[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(10),
      O => \sect_cnt[8]_i_3__0_n_2\
    );
\sect_cnt[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(9),
      O => \sect_cnt[8]_i_4__0_n_2\
    );
\sect_cnt[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(8),
      O => \sect_cnt[8]_i_5__0_n_2\
    );
\sect_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[0]_i_2__0_n_2\,
      CO(2) => \sect_cnt_reg[0]_i_2__0_n_3\,
      CO(1) => \sect_cnt_reg[0]_i_2__0_n_4\,
      CO(0) => \sect_cnt_reg[0]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sect_cnt[0]_i_3__0_n_2\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \sect_cnt[0]_i_4__0_n_2\,
      S(2) => \sect_cnt[0]_i_5__0_n_2\,
      S(1) => \sect_cnt[0]_i_6__0_n_2\,
      S(0) => \sect_cnt[0]_i_7__0_n_2\
    );
\sect_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_1__0_n_2\,
      CO(3) => \sect_cnt_reg[12]_i_1__0_n_2\,
      CO(2) => \sect_cnt_reg[12]_i_1__0_n_3\,
      CO(1) => \sect_cnt_reg[12]_i_1__0_n_4\,
      CO(0) => \sect_cnt_reg[12]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[15]\(3 downto 0),
      S(3) => \sect_cnt[12]_i_2__0_n_2\,
      S(2) => \sect_cnt[12]_i_3__0_n_2\,
      S(1) => \sect_cnt[12]_i_4__0_n_2\,
      S(0) => \sect_cnt[12]_i_5__0_n_2\
    );
\sect_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_1__0_n_2\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_1__0_n_3\,
      CO(1) => \sect_cnt_reg[16]_i_1__0_n_4\,
      CO(0) => \sect_cnt_reg[16]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[19]\(3 downto 0),
      S(3) => \sect_cnt[16]_i_2__0_n_2\,
      S(2) => \sect_cnt[16]_i_3__0_n_2\,
      S(1) => \sect_cnt[16]_i_4__0_n_2\,
      S(0) => \sect_cnt[16]_i_5__0_n_2\
    );
\sect_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[0]_i_2__0_n_2\,
      CO(3) => \sect_cnt_reg[4]_i_1__0_n_2\,
      CO(2) => \sect_cnt_reg[4]_i_1__0_n_3\,
      CO(1) => \sect_cnt_reg[4]_i_1__0_n_4\,
      CO(0) => \sect_cnt_reg[4]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[7]\(3 downto 0),
      S(3) => \sect_cnt[4]_i_2__0_n_2\,
      S(2) => \sect_cnt[4]_i_3__0_n_2\,
      S(1) => \sect_cnt[4]_i_4__0_n_2\,
      S(0) => \sect_cnt[4]_i_5__0_n_2\
    );
\sect_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_1__0_n_2\,
      CO(3) => \sect_cnt_reg[8]_i_1__0_n_2\,
      CO(2) => \sect_cnt_reg[8]_i_1__0_n_3\,
      CO(1) => \sect_cnt_reg[8]_i_1__0_n_4\,
      CO(0) => \sect_cnt_reg[8]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[11]\(3 downto 0),
      S(3) => \sect_cnt[8]_i_2__0_n_2\,
      S(2) => \sect_cnt[8]_i_3__0_n_2\,
      S(1) => \sect_cnt[8]_i_4__0_n_2\,
      S(0) => \sect_cnt[8]_i_5__0_n_2\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => p_13_in,
      I2 => \^empty_n_tmp_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg\,
      O => \^p_23_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1\ is
  port (
    burst_valid : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC;
    \bus_equal_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_burst_ready : out STD_LOGIC;
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \bus_equal_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrreq : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WREADY : in STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WLAST : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1\ : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_fifo";
end \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1\ is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_3_n_2\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_4_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__0_n_2\ : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal full_n_tmp_i_1_n_2 : STD_LOGIC;
  signal \full_n_tmp_i_2__6_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_3__2_n_2\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdreq : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \full_n_tmp_i_2__6\ : label is "soft_lutpair139";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_2__0\ : label is "soft_lutpair139";
begin
  burst_valid <= \^burst_valid\;
  \could_multi_bursts.awlen_buf_reg[3]\ <= \^could_multi_bursts.awlen_buf_reg[3]\;
  \could_multi_bursts.awlen_buf_reg[3]_0\ <= \^could_multi_bursts.awlen_buf_reg[3]_0\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => rdreq,
      I1 => m_axi_AXI_Lite_RGB_1_N_WREADY,
      I2 => \bus_equal_gen.WVALID_Dummy_reg\,
      I3 => m_axi_AXI_Lite_RGB_1_N_WLAST,
      O => \bus_equal_gen.WLAST_Dummy_reg\
    );
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004100"
    )
        port map (
      I0 => \bus_equal_gen.WLAST_Dummy_i_3_n_2\,
      I1 => \bus_equal_gen.len_cnt_reg[7]\(0),
      I2 => \^q\(0),
      I3 => E(0),
      I4 => \bus_equal_gen.WLAST_Dummy_i_4_n_2\,
      O => rdreq
    );
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \bus_equal_gen.len_cnt_reg[7]\(2),
      I2 => \bus_equal_gen.len_cnt_reg[7]\(4),
      I3 => \bus_equal_gen.len_cnt_reg[7]\(7),
      I4 => \bus_equal_gen.len_cnt_reg[7]\(5),
      I5 => \bus_equal_gen.len_cnt_reg[7]\(6),
      O => \bus_equal_gen.WLAST_Dummy_i_3_n_2\
    );
\bus_equal_gen.WLAST_Dummy_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \bus_equal_gen.len_cnt_reg[7]\(3),
      I2 => \^q\(1),
      I3 => \bus_equal_gen.len_cnt_reg[7]\(1),
      O => \bus_equal_gen.WLAST_Dummy_i_4_n_2\
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rdreq,
      I1 => ap_rst_n,
      O => SR(0)
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => Q(0),
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => Q(1),
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => Q(2),
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => Q(3),
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(7),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I3 => Q(9),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I5 => Q(8),
      O => \^could_multi_bursts.awlen_buf_reg[3]_0\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => Q(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => Q(6),
      O => \^could_multi_bursts.awlen_buf_reg[3]\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => wrreq,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout[2]_i_2__0_n_2\,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__2_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_2\,
      Q => data_vld_reg_n_2,
      R => ap_rst_n_0
    );
\empty_n_tmp_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rdreq,
      I1 => \^burst_valid\,
      O => \empty_n_tmp_i_1__0_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__0_n_2\,
      D => data_vld_reg_n_2,
      Q => \^burst_valid\,
      R => ap_rst_n_0
    );
full_n_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB00FFFF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \full_n_tmp_i_2__6_n_2\,
      I2 => \full_n_tmp_i_3__2_n_2\,
      I3 => \^fifo_burst_ready\,
      I4 => ap_rst_n,
      I5 => \pout[2]_i_2__0_n_2\,
      O => full_n_tmp_i_1_n_2
    );
\full_n_tmp_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rdreq,
      I1 => \^burst_valid\,
      I2 => wrreq,
      I3 => data_vld_reg_n_2,
      O => \full_n_tmp_i_2__6_n_2\
    );
\full_n_tmp_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      O => \full_n_tmp_i_3__2_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_tmp_i_1_n_2,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => wrreq,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => wrreq,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => wrreq,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => wrreq,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFF0F0FE000E0"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout[2]_i_2__0_n_2\,
      I3 => wrreq,
      I4 => data_vld_reg_n_2,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CF0830F7CF0800"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => wrreq,
      I2 => \pout[2]_i_2__0_n_2\,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFCF08000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => wrreq,
      I2 => \pout[2]_i_2__0_n_2\,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rdreq,
      I1 => \^burst_valid\,
      I2 => data_vld_reg_n_2,
      O => \pout[2]_i_2__0_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ap_rst_n_0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__0_n_2\,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^q\(0),
      R => ap_rst_n_0
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__0_n_2\,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^q\(1),
      R => ap_rst_n_0
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__0_n_2\,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^q\(2),
      R => ap_rst_n_0
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_tmp_i_1__0_n_2\,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^q\(3),
      R => ap_rst_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3\ is
  port (
    rdreq28_out : out STD_LOGIC;
    last_sect_buf : out STD_LOGIC;
    wrreq : out STD_LOGIC;
    push : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_tmp_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]\ : out STD_LOGIC;
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    wreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid : in STD_LOGIC;
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    \throttl_cnt_reg[7]\ : in STD_LOGIC;
    \throttl_cnt_reg[1]\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    full_n_tmp_reg_0 : in STD_LOGIC;
    \throttl_cnt_reg[7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    \start_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[7]\ : in STD_LOGIC;
    \sect_len_buf_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3\ : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_fifo";
end \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3\ is
  signal aw2b_awdata1 : STD_LOGIC;
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_5_n_2\ : STD_LOGIC;
  signal \data_vld_i_1__0_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__3_n_2\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal full_n_tmp_i_1_n_2 : STD_LOGIC;
  signal \full_n_tmp_i_2__3_n_2\ : STD_LOGIC;
  signal \^last_sect_buf\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_2\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_2\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3_n_2\ : STD_LOGIC;
  signal \pout[3]_i_4_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q[1]_i_1_n_2\ : STD_LOGIC;
  signal \^rdreq28_out\ : STD_LOGIC;
  signal \sect_cnt[0]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_4_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_5_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_6_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_7_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_4_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_5_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_4_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_5_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_4_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_5_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_4_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_5_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \^wrreq\ : STD_LOGIC;
  signal \NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data_vld_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \empty_n_tmp_i_1__6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair143";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "U0/\square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair148";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair146";
begin
  last_sect_buf <= \^last_sect_buf\;
  rdreq28_out <= \^rdreq28_out\;
  wrreq <= \^wrreq\;
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \^last_sect_buf\,
      I3 => fifo_wreq_valid,
      O => E(0)
    );
\align_len[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^last_sect_buf\,
      I1 => CO(0),
      I2 => wreq_handling_reg_0,
      O => \align_len_reg[31]\
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CE00"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I1 => \^wrreq\,
      I2 => \throttl_cnt_reg[7]_0\,
      I3 => ap_rst_n,
      I4 => \in\(0),
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000555D"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I1 => m_axi_AXI_Lite_RGB_1_N_AWREADY,
      I2 => \throttl_cnt_reg[7]\,
      I3 => \throttl_cnt_reg[1]\,
      I4 => \could_multi_bursts.awaddr_buf[31]_i_5_n_2\,
      O => \^wrreq\
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => full_n,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => fifo_burst_ready,
      O => \could_multi_bursts.awaddr_buf[31]_i_5_n_2\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^last_sect_buf\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^last_sect_buf\,
      I1 => ap_rst_n,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFF0"
    )
        port map (
      I0 => \sect_len_buf_reg[7]\,
      I1 => \sect_len_buf_reg[4]\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => wreq_handling_reg_0,
      I4 => \^wrreq\,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => \^wrreq\,
      I1 => \pout[3]_i_3_n_2\,
      I2 => data_vld_reg_n_2,
      I3 => need_wrsp,
      I4 => next_resp,
      O => \data_vld_i_1__0_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_2\,
      Q => data_vld_reg_n_2,
      R => ap_rst_n_0
    );
\empty_n_tmp_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_tmp_i_1__3_n_2\
    );
\empty_n_tmp_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \^last_sect_buf\,
      I3 => fifo_wreq_valid,
      O => empty_n_tmp_reg_0
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_tmp_i_1__3_n_2\,
      Q => need_wrsp,
      R => ap_rst_n_0
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D500"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \^last_sect_buf\,
      I3 => fifo_wreq_valid,
      I4 => fifo_wreq_valid_buf_reg,
      O => \^rdreq28_out\
    );
full_n_tmp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBBBFB"
    )
        port map (
      I0 => \full_n_tmp_i_2__3_n_2\,
      I1 => ap_rst_n,
      I2 => data_vld_reg_n_2,
      I3 => need_wrsp,
      I4 => next_resp,
      O => full_n_tmp_i_1_n_2
    );
\full_n_tmp_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
        port map (
      I0 => full_n,
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(0),
      I5 => \pout[3]_i_4_n_2\,
      O => \full_n_tmp_i_2__3_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_tmp_i_1_n_2,
      Q => full_n,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \^wrreq\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_2\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \^wrreq\,
      CLK => ap_clk,
      D => aw2b_awdata1,
      Q => \mem_reg[14][1]_srl15_n_2\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sect_len_buf_reg[7]\,
      I1 => \sect_len_buf_reg[4]\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => aw2b_awdata1
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF08000800F7FF"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => \^wrreq\,
      I4 => \pout_reg__0\(0),
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A96AA9A9A9A9A9"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(0),
      I3 => \^wrreq\,
      I4 => \q[1]_i_1_n_2\,
      I5 => data_vld_reg_n_2,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => next_resp,
      I1 => aw2b_bdata(1),
      I2 => aw2b_bdata(0),
      I3 => need_wrsp,
      I4 => full_n_tmp_reg_0,
      O => push
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20006500"
    )
        port map (
      I0 => \^wrreq\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_2,
      I4 => \pout[3]_i_3_n_2\,
      O => \pout[3]_i_1_n_2\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(0),
      I2 => \pout[3]_i_4_n_2\,
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2_n_2\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3_n_2\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^wrreq\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_2,
      O => \pout[3]_i_4_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg__0\(0),
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg__0\(1),
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg__0\(2),
      R => ap_rst_n_0
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[3]_i_2_n_2\,
      Q => \pout_reg__0\(3),
      R => ap_rst_n_0
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => \q[1]_i_1_n_2\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[1]_i_1_n_2\,
      D => \mem_reg[14][0]_srl15_n_2\,
      Q => aw2b_bdata(0),
      R => ap_rst_n_0
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q[1]_i_1_n_2\,
      D => \mem_reg[14][1]_srl15_n_2\,
      Q => aw2b_bdata(1),
      R => ap_rst_n_0
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \start_addr_buf_reg[31]\(0),
      I1 => \^last_sect_buf\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_cnt[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(0),
      O => \sect_cnt[0]_i_3_n_2\
    );
\sect_cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(3),
      O => \sect_cnt[0]_i_4_n_2\
    );
\sect_cnt[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(2),
      O => \sect_cnt[0]_i_5_n_2\
    );
\sect_cnt[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(1),
      O => \sect_cnt[0]_i_6_n_2\
    );
\sect_cnt[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => Q(0),
      I2 => \^rdreq28_out\,
      O => \sect_cnt[0]_i_7_n_2\
    );
\sect_cnt[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(15),
      O => \sect_cnt[12]_i_2_n_2\
    );
\sect_cnt[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(14),
      O => \sect_cnt[12]_i_3_n_2\
    );
\sect_cnt[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(13),
      O => \sect_cnt[12]_i_4_n_2\
    );
\sect_cnt[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(12),
      O => \sect_cnt[12]_i_5_n_2\
    );
\sect_cnt[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(19),
      O => \sect_cnt[16]_i_2_n_2\
    );
\sect_cnt[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(18),
      O => \sect_cnt[16]_i_3_n_2\
    );
\sect_cnt[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(17),
      O => \sect_cnt[16]_i_4_n_2\
    );
\sect_cnt[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(16),
      O => \sect_cnt[16]_i_5_n_2\
    );
\sect_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(7),
      O => \sect_cnt[4]_i_2_n_2\
    );
\sect_cnt[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(6),
      O => \sect_cnt[4]_i_3_n_2\
    );
\sect_cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(5),
      O => \sect_cnt[4]_i_4_n_2\
    );
\sect_cnt[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(4),
      O => \sect_cnt[4]_i_5_n_2\
    );
\sect_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(11),
      O => \sect_cnt[8]_i_2_n_2\
    );
\sect_cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(10),
      O => \sect_cnt[8]_i_3_n_2\
    );
\sect_cnt[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(9),
      O => \sect_cnt[8]_i_4_n_2\
    );
\sect_cnt[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^rdreq28_out\,
      I2 => sect_cnt_reg(8),
      O => \sect_cnt[8]_i_5_n_2\
    );
\sect_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[0]_i_2_n_2\,
      CO(2) => \sect_cnt_reg[0]_i_2_n_3\,
      CO(1) => \sect_cnt_reg[0]_i_2_n_4\,
      CO(0) => \sect_cnt_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sect_cnt[0]_i_3_n_2\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \sect_cnt[0]_i_4_n_2\,
      S(2) => \sect_cnt[0]_i_5_n_2\,
      S(1) => \sect_cnt[0]_i_6_n_2\,
      S(0) => \sect_cnt[0]_i_7_n_2\
    );
\sect_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_1_n_2\,
      CO(3) => \sect_cnt_reg[12]_i_1_n_2\,
      CO(2) => \sect_cnt_reg[12]_i_1_n_3\,
      CO(1) => \sect_cnt_reg[12]_i_1_n_4\,
      CO(0) => \sect_cnt_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[15]\(3 downto 0),
      S(3) => \sect_cnt[12]_i_2_n_2\,
      S(2) => \sect_cnt[12]_i_3_n_2\,
      S(1) => \sect_cnt[12]_i_4_n_2\,
      S(0) => \sect_cnt[12]_i_5_n_2\
    );
\sect_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_1_n_2\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_1_n_3\,
      CO(1) => \sect_cnt_reg[16]_i_1_n_4\,
      CO(0) => \sect_cnt_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[19]\(3 downto 0),
      S(3) => \sect_cnt[16]_i_2_n_2\,
      S(2) => \sect_cnt[16]_i_3_n_2\,
      S(1) => \sect_cnt[16]_i_4_n_2\,
      S(0) => \sect_cnt[16]_i_5_n_2\
    );
\sect_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[0]_i_2_n_2\,
      CO(3) => \sect_cnt_reg[4]_i_1_n_2\,
      CO(2) => \sect_cnt_reg[4]_i_1_n_3\,
      CO(1) => \sect_cnt_reg[4]_i_1_n_4\,
      CO(0) => \sect_cnt_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[7]\(3 downto 0),
      S(3) => \sect_cnt[4]_i_2_n_2\,
      S(2) => \sect_cnt[4]_i_3_n_2\,
      S(1) => \sect_cnt[4]_i_4_n_2\,
      S(0) => \sect_cnt[4]_i_5_n_2\
    );
\sect_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_1_n_2\,
      CO(3) => \sect_cnt_reg[8]_i_1_n_2\,
      CO(2) => \sect_cnt_reg[8]_i_1_n_3\,
      CO(1) => \sect_cnt_reg[8]_i_1_n_4\,
      CO(0) => \sect_cnt_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[11]\(3 downto 0),
      S(3) => \sect_cnt[8]_i_2_n_2\,
      S(2) => \sect_cnt[8]_i_3_n_2\,
      S(1) => \sect_cnt[8]_i_4_n_2\,
      S(0) => \sect_cnt[8]_i_5_n_2\
    );
\sect_len_buf[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000F0F0"
    )
        port map (
      I0 => \sect_len_buf_reg[7]\,
      I1 => \sect_len_buf_reg[4]\,
      I2 => wreq_handling_reg_0,
      I3 => \^wrreq\,
      I4 => \could_multi_bursts.sect_handling_reg_0\,
      O => \^last_sect_buf\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => CO(0),
      I3 => \^last_sect_buf\,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5\ is
  port (
    empty_n_tmp_reg_0 : out STD_LOGIC;
    \rdata_data_reg[3]\ : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_BREADY : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_BVALID : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5\ : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_fifo";
end \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5\;

architecture STRUCTURE of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5\ is
  signal I_BREADY : STD_LOGIC;
  signal \data_vld_i_1__1_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__1_n_2\ : STD_LOGIC;
  signal \^empty_n_tmp_reg_0\ : STD_LOGIC;
  signal full_n_tmp_i_1_n_2 : STD_LOGIC;
  signal \full_n_tmp_i_2__0_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_3__1_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_4__1_n_2\ : STD_LOGIC;
  signal \^m_axi_axi_lite_rgb_1_n_bready\ : STD_LOGIC;
  signal \pout[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_3_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \full_n_tmp_i_3__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \full_n_tmp_i_4__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pout[2]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rdata_data[3]_i_3\ : label is "soft_lutpair149";
begin
  empty_n_tmp_reg_0 <= \^empty_n_tmp_reg_0\;
  m_axi_AXI_Lite_RGB_1_N_BREADY <= \^m_axi_axi_lite_rgb_1_n_bready\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^empty_n_tmp_reg_0\,
      I1 => \ap_CS_fsm_reg[7]\(1),
      I2 => ap_start,
      I3 => \ap_CS_fsm_reg[7]\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^empty_n_tmp_reg_0\,
      I1 => \ap_CS_fsm_reg[7]\(1),
      I2 => \ap_CS_fsm_reg[6]\,
      O => ap_NS_fsm(1)
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \full_n_tmp_i_4__1_n_2\,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__1_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_2\,
      Q => data_vld_reg_n_2,
      R => ap_rst_n_0
    );
\empty_n_tmp_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \ap_CS_fsm_reg[7]\(1),
      I2 => \^empty_n_tmp_reg_0\,
      O => \empty_n_tmp_i_1__1_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_tmp_i_1__1_n_2\,
      Q => \^empty_n_tmp_reg_0\,
      R => ap_rst_n_0
    );
full_n_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FFFF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \full_n_tmp_i_2__0_n_2\,
      I2 => \full_n_tmp_i_3__1_n_2\,
      I3 => \^m_axi_axi_lite_rgb_1_n_bready\,
      I4 => ap_rst_n,
      I5 => \full_n_tmp_i_4__1_n_2\,
      O => full_n_tmp_i_1_n_2
    );
\full_n_tmp_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      O => \full_n_tmp_i_2__0_n_2\
    );
\full_n_tmp_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => push,
      I1 => \ap_CS_fsm_reg[7]\(1),
      I2 => \^empty_n_tmp_reg_0\,
      I3 => data_vld_reg_n_2,
      O => \full_n_tmp_i_3__1_n_2\
    );
\full_n_tmp_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \^empty_n_tmp_reg_0\,
      I2 => \ap_CS_fsm_reg[7]\(1),
      O => \full_n_tmp_i_4__1_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_tmp_i_1_n_2,
      Q => \^m_axi_axi_lite_rgb_1_n_bready\,
      R => '0'
    );
next_resp_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_bready\,
      I1 => m_axi_AXI_Lite_RGB_1_N_BVALID,
      O => next_resp0
    );
\pout[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F609F609F609F20"
    )
        port map (
      I0 => push,
      I1 => \pout[2]_i_3_n_2\,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[0]_i_1__2_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBF2040DFBF2000"
    )
        port map (
      I0 => push,
      I1 => \pout[2]_i_3_n_2\,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFBF20000000"
    )
        port map (
      I0 => push,
      I1 => \pout[2]_i_3_n_2\,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]\(1),
      I1 => \^empty_n_tmp_reg_0\,
      O => \pout[2]_i_3_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__2_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ap_rst_n_0
    );
\rdata_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => I_BREADY,
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(1),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(0),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I5 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      O => \rdata_data_reg[3]\
    );
\rdata_data[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_tmp_reg_0\,
      I1 => \ap_CS_fsm_reg[7]\(1),
      O => I_BREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8\ is
  port (
    \could_multi_bursts.araddr_buf_reg[2]\ : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_13_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    throttl_cnt : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8\ : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_fifo";
end \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8\;

architecture STRUCTURE of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8\ is
  signal \data_vld_i_1__4_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__2_n_2\ : STD_LOGIC;
  signal empty_n_tmp_reg_n_2 : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal full_n_tmp_i_1_n_2 : STD_LOGIC;
  signal \full_n_tmp_i_2__4_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_4__0_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.ARVALID_Dummy_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \empty_n_tmp_i_1__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pout[1]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pout[2]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair52";
begin
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => full_n,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => throttl_cnt,
      I3 => m_axi_AXI_Lite_RGB_1_N_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => full_n,
      I1 => \could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.araddr_buf_reg[2]\
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => p_13_in,
      I1 => \pout[3]_i_3__0_n_2\,
      I2 => beat_valid,
      I3 => Q(0),
      I4 => empty_n_tmp_reg_n_2,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__4_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_tmp_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => empty_n_tmp_reg_n_2,
      I2 => Q(0),
      I3 => beat_valid,
      O => \empty_n_tmp_i_1__2_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_tmp_i_1__2_n_2\,
      Q => empty_n_tmp_reg_n_2,
      R => SR(0)
    );
full_n_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFFBBBBBBBB"
    )
        port map (
      I0 => \full_n_tmp_i_2__4_n_2\,
      I1 => ap_rst_n,
      I2 => beat_valid,
      I3 => Q(0),
      I4 => empty_n_tmp_reg_n_2,
      I5 => data_vld_reg_n_2,
      O => full_n_tmp_i_1_n_2
    );
\full_n_tmp_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => full_n,
      I1 => \pout[3]_i_4__0_n_2\,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(3),
      I5 => \pout_reg__0\(2),
      O => \full_n_tmp_i_2__4_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_tmp_i_1_n_2,
      Q => full_n,
      R => '0'
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__0_n_2\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_4__0_n_2\,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      O => \pout[1]_i_1__0_n_2\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(0),
      I3 => \pout[3]_i_4__0_n_2\,
      O => \pout[2]_i_1__0_n_2\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808044848484"
    )
        port map (
      I0 => p_13_in,
      I1 => data_vld_reg_n_2,
      I2 => empty_n_tmp_reg_n_2,
      I3 => Q(0),
      I4 => beat_valid,
      I5 => \pout[3]_i_3__0_n_2\,
      O => \pout[3]_i_1__0_n_2\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout[3]_i_4__0_n_2\,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__0_n_2\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3__0_n_2\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777FFFF"
    )
        port map (
      I0 => p_13_in,
      I1 => empty_n_tmp_reg_n_2,
      I2 => Q(0),
      I3 => beat_valid,
      I4 => data_vld_reg_n_2,
      O => \pout[3]_i_4__0_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[0]_i_1__0_n_2\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[1]_i_1__0_n_2\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[2]_i_1__0_n_2\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[3]_i_2__0_n_2\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice is
  port (
    s_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb1_in_addr_read_reg_233_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \bus_equal_gen.data_buf_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \^s_ready\ : STD_LOGIC;
  signal s_ready_t_i_1_n_2 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_2\ : STD_LOGIC;
  signal \state[1]_i_1_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair76";
begin
  Q(0) <= \^q\(0);
  s_ready <= \^s_ready\;
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(0),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1_n_2\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(10),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1_n_2\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(11),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1_n_2\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(12),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1_n_2\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(13),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1_n_2\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(14),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1_n_2\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(15),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1_n_2\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(16),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1_n_2\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(17),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1_n_2\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(18),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1_n_2\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(19),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1_n_2\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(1),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1_n_2\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(20),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1_n_2\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(21),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1_n_2\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(22),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1_n_2\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D088"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => \bus_equal_gen.rdata_valid_t_reg\,
      I3 => state(1),
      O => load_p1
    );
\data_p1[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(23),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_2_n_2\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(2),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1_n_2\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(3),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1_n_2\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(4),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1_n_2\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(5),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1_n_2\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(6),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1_n_2\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(7),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1_n_2\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(8),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1_n_2\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(9),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_2_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_2\,
      Q => \rgb1_in_addr_read_reg_233_reg[23]\(9),
      R => '0'
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(9),
      Q => data_p2(9),
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF0FC0"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => \^q\(0),
      I3 => state(1),
      I4 => \^s_ready\,
      O => s_ready_t_i_1_n_2
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_2,
      Q => \^s_ready\,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0CCECCC"
    )
        port map (
      I0 => \^s_ready\,
      I1 => \^q\(0),
      I2 => \bus_equal_gen.rdata_valid_t_reg\,
      I3 => state(1),
      I4 => \ap_CS_fsm_reg[1]\,
      O => \state[0]_i_1_n_2\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^q\(0),
      O => \state[1]_i_1_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_2\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl is
  port (
    \throttl_cnt_reg[6]_0\ : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWVALID : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    \throttl_cnt_reg[7]_0\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.awlen_buf_reg[1]\ : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_throttl";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl is
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \throttl_cnt[5]_i_2_n_2\ : STD_LOGIC;
  signal \throttl_cnt[7]_i_5_n_2\ : STD_LOGIC;
  signal \throttl_cnt[7]_i_7_n_2\ : STD_LOGIC;
  signal \throttl_cnt[7]_i_8_n_2\ : STD_LOGIC;
  signal \^throttl_cnt_reg[6]_0\ : STD_LOGIC;
  signal \throttl_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \throttl_cnt[0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \throttl_cnt[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \throttl_cnt[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \throttl_cnt[5]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_3\ : label is "soft_lutpair191";
begin
  \throttl_cnt_reg[6]_0\ <= \^throttl_cnt_reg[6]_0\;
\could_multi_bursts.AWVALID_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => m_axi_AXI_Lite_RGB_1_N_AWREADY,
      I1 => \throttl_cnt_reg__0\(7),
      I2 => \throttl_cnt_reg__0\(6),
      I3 => \throttl_cnt_reg__0\(5),
      I4 => \throttl_cnt_reg__0\(4),
      I5 => \^throttl_cnt_reg[6]_0\,
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(7),
      I1 => \throttl_cnt_reg__0\(6),
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \throttl_cnt_reg__0\(4),
      O => \could_multi_bursts.loop_cnt_reg[5]\
    );
m_axi_AXI_Lite_RGB_1_N_AWVALID_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \throttl_cnt_reg__0\(7),
      I2 => \throttl_cnt_reg__0\(6),
      I3 => \throttl_cnt_reg__0\(5),
      I4 => \throttl_cnt_reg__0\(4),
      I5 => \^throttl_cnt_reg[6]_0\,
      O => m_axi_AXI_Lite_RGB_1_N_AWVALID
    );
m_axi_AXI_Lite_RGB_1_N_AWVALID_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(1),
      I1 => \throttl_cnt_reg__0\(0),
      I2 => \throttl_cnt_reg__0\(3),
      I3 => \throttl_cnt_reg__0\(2),
      O => \^throttl_cnt_reg[6]_0\
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \throttl_cnt[7]_i_5_n_2\,
      I2 => \throttl_cnt_reg__0\(0),
      O => p_0_in_0(0)
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(1),
      I1 => \throttl_cnt[7]_i_5_n_2\,
      I2 => \throttl_cnt_reg__0\(0),
      I3 => \throttl_cnt_reg__0\(1),
      O => p_0_in_0(1)
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0000D"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I1 => Q(2),
      I2 => \throttl_cnt_reg__0\(0),
      I3 => \throttl_cnt_reg__0\(1),
      I4 => \throttl_cnt_reg__0\(2),
      O => p_0_in_0(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD00000000D"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I1 => Q(3),
      I2 => \throttl_cnt_reg__0\(2),
      I3 => \throttl_cnt_reg__0\(1),
      I4 => \throttl_cnt_reg__0\(0),
      I5 => \throttl_cnt_reg__0\(3),
      O => p_0_in_0(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(1),
      I1 => \throttl_cnt_reg__0\(0),
      I2 => \throttl_cnt_reg__0\(3),
      I3 => \throttl_cnt_reg__0\(2),
      I4 => \throttl_cnt_reg__0\(4),
      I5 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      O => p_0_in_0(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => \throttl_cnt_reg__0\(2),
      I2 => \throttl_cnt_reg__0\(3),
      I3 => \throttl_cnt[5]_i_2_n_2\,
      I4 => \throttl_cnt_reg__0\(5),
      I5 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      O => p_0_in_0(5)
    );
\throttl_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(0),
      I1 => \throttl_cnt_reg__0\(1),
      O => \throttl_cnt[5]_i_2_n_2\
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => \^throttl_cnt_reg[6]_0\,
      I1 => \throttl_cnt_reg__0\(4),
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      O => p_0_in_0(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \throttl_cnt[7]_i_5_n_2\,
      I1 => \throttl_cnt_reg__0\(6),
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \throttl_cnt_reg__0\(4),
      I4 => \^throttl_cnt_reg[6]_0\,
      I5 => \throttl_cnt_reg__0\(7),
      O => p_0_in_0(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^throttl_cnt_reg[6]_0\,
      I1 => \throttl_cnt_reg__0\(4),
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \throttl_cnt_reg__0\(7),
      O => \throttl_cnt_reg[7]_0\
    );
\throttl_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[1]\,
      I1 => AWVALID_Dummy,
      I2 => m_axi_AXI_Lite_RGB_1_N_AWREADY,
      I3 => \throttl_cnt[5]_i_2_n_2\,
      I4 => \throttl_cnt[7]_i_7_n_2\,
      I5 => \throttl_cnt[7]_i_8_n_2\,
      O => \throttl_cnt[7]_i_5_n_2\
    );
\throttl_cnt[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(3),
      I1 => \throttl_cnt_reg__0\(2),
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \throttl_cnt_reg__0\(4),
      O => \throttl_cnt[7]_i_7_n_2\
    );
\throttl_cnt[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(6),
      I1 => \throttl_cnt_reg__0\(7),
      O => \throttl_cnt[7]_i_8_n_2\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(0),
      Q => \throttl_cnt_reg__0\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(1),
      Q => \throttl_cnt_reg__0\(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(2),
      Q => \throttl_cnt_reg__0\(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(3),
      Q => \throttl_cnt_reg__0\(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(4),
      Q => \throttl_cnt_reg__0\(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(5),
      Q => \throttl_cnt_reg__0\(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(6),
      Q => \throttl_cnt_reg__0\(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(7),
      Q => \throttl_cnt_reg__0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1\ is
  port (
    p_13_in : out STD_LOGIC;
    throttl_cnt : out STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_ARREADY : in STD_LOGIC;
    full_n_tmp_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    throttl_cnt1 : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1\ : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_throttl";
end \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1\;

architecture STRUCTURE of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1\ is
  signal \could_multi_bursts.araddr_buf[31]_i_3_n_2\ : STD_LOGIC;
  signal m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2_n_2 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \^throttl_cnt\ : STD_LOGIC;
  signal \throttl_cnt[0]_i_1_n_2\ : STD_LOGIC;
  signal \throttl_cnt[1]_i_1_n_2\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[0]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[1]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[2]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[3]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[4]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[5]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[6]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \throttl_cnt[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \throttl_cnt[3]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \throttl_cnt[4]_i_1__0\ : label is "soft_lutpair188";
begin
  throttl_cnt <= \^throttl_cnt\;
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555555D"
    )
        port map (
      I0 => ARVALID_Dummy,
      I1 => m_axi_AXI_Lite_RGB_1_N_ARREADY,
      I2 => \could_multi_bursts.araddr_buf[31]_i_3_n_2\,
      I3 => \throttl_cnt_reg_n_2_[7]\,
      I4 => \throttl_cnt_reg_n_2_[6]\,
      I5 => full_n_tmp_reg,
      O => p_13_in
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[4]\,
      I1 => \throttl_cnt_reg_n_2_[5]\,
      I2 => \throttl_cnt_reg_n_2_[3]\,
      I3 => \throttl_cnt_reg_n_2_[0]\,
      I4 => \throttl_cnt_reg_n_2_[1]\,
      I5 => \throttl_cnt_reg_n_2_[2]\,
      O => \could_multi_bursts.araddr_buf[31]_i_3_n_2\
    );
m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[6]\,
      I1 => \throttl_cnt_reg_n_2_[7]\,
      I2 => m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2_n_2,
      I3 => \throttl_cnt_reg_n_2_[3]\,
      I4 => \throttl_cnt_reg_n_2_[5]\,
      I5 => \throttl_cnt_reg_n_2_[4]\,
      O => \^throttl_cnt\
    );
m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[2]\,
      I1 => \throttl_cnt_reg_n_2_[1]\,
      I2 => \throttl_cnt_reg_n_2_[0]\,
      O => m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2_n_2
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFFA800"
    )
        port map (
      I0 => m_axi_AXI_Lite_RGB_1_N_ARREADY,
      I1 => \could_multi_bursts.arlen_buf_reg[3]\(1),
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(0),
      I3 => ARVALID_Dummy,
      I4 => \^throttl_cnt\,
      I5 => \throttl_cnt_reg_n_2_[0]\,
      O => \throttl_cnt[0]_i_1_n_2\
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF4"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[0]\,
      I1 => \^throttl_cnt\,
      I2 => throttl_cnt1,
      I3 => \throttl_cnt_reg_n_2_[1]\,
      O => \throttl_cnt[1]_i_1_n_2\
    );
\throttl_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[0]\,
      I1 => \throttl_cnt_reg_n_2_[1]\,
      I2 => \throttl_cnt_reg_n_2_[2]\,
      O => minusOp(2)
    );
\throttl_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[3]\,
      I1 => \throttl_cnt_reg_n_2_[0]\,
      I2 => \throttl_cnt_reg_n_2_[1]\,
      I3 => \throttl_cnt_reg_n_2_[2]\,
      O => minusOp(3)
    );
\throttl_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[4]\,
      I1 => \throttl_cnt_reg_n_2_[3]\,
      I2 => \throttl_cnt_reg_n_2_[2]\,
      I3 => \throttl_cnt_reg_n_2_[1]\,
      I4 => \throttl_cnt_reg_n_2_[0]\,
      O => minusOp(4)
    );
\throttl_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[5]\,
      I1 => \throttl_cnt_reg_n_2_[4]\,
      I2 => \throttl_cnt_reg_n_2_[0]\,
      I3 => \throttl_cnt_reg_n_2_[1]\,
      I4 => \throttl_cnt_reg_n_2_[2]\,
      I5 => \throttl_cnt_reg_n_2_[3]\,
      O => minusOp(5)
    );
\throttl_cnt[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[4]\,
      I1 => \throttl_cnt_reg_n_2_[5]\,
      I2 => \throttl_cnt_reg_n_2_[3]\,
      I3 => m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2_n_2,
      I4 => \throttl_cnt_reg_n_2_[6]\,
      O => minusOp(6)
    );
\throttl_cnt[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA9AAAA"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[7]\,
      I1 => \throttl_cnt_reg_n_2_[4]\,
      I2 => \throttl_cnt_reg_n_2_[5]\,
      I3 => \throttl_cnt_reg_n_2_[3]\,
      I4 => m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0_i_2_n_2,
      I5 => \throttl_cnt_reg_n_2_[6]\,
      O => minusOp(7)
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \throttl_cnt[0]_i_1_n_2\,
      Q => \throttl_cnt_reg_n_2_[0]\,
      R => ap_rst_n(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \throttl_cnt[1]_i_1_n_2\,
      Q => \throttl_cnt_reg_n_2_[1]\,
      R => ap_rst_n(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(2),
      Q => \throttl_cnt_reg_n_2_[2]\,
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(3),
      Q => \throttl_cnt_reg_n_2_[3]\,
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(4),
      Q => \throttl_cnt_reg_n_2_[4]\,
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(5),
      Q => \throttl_cnt_reg_n_2_[5]\,
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(6),
      Q => \throttl_cnt_reg_n_2_[6]\,
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(7),
      Q => \throttl_cnt_reg_n_2_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_s_axi is
  port (
    s_axi_AXI_Lite_RGB_1_N_RVALID : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_WREADY : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    \rgb1_in1_reg_230_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \n_Mat_out5_reg_220_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_BVALID : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXI_Lite_RGB_1_N_AWREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_ARREADY : out STD_LOGIC;
    ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_AWVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_WVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_RREADY : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_ARVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_BREADY : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_n_tmp_reg : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I_BVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_dataflow_parent_loop_1_fu_145_ap_ready : in STD_LOGIC;
    ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg : in STD_LOGIC;
    ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_0 : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_s_axi : entity is "square_check_AXI_Lite_RGB_1_N_s_axi";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_s_axi;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_s_axi is
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_2 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_2 : STD_LOGIC;
  signal int_auto_restart_i_1_n_2 : STD_LOGIC;
  signal int_auto_restart_reg_n_2 : STD_LOGIC;
  signal int_gie_i_1_n_2 : STD_LOGIC;
  signal int_gie_reg_n_2 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_3_n_2\ : STD_LOGIC;
  signal \int_ier_reg_n_2_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_n_Mat_out_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_n_Mat_out_reg_n_2_[1]\ : STD_LOGIC;
  signal \int_rgb1_in_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_rgb1_in_reg_n_2_[1]\ : STD_LOGIC;
  signal \^n_mat_out5_reg_220_reg[29]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \or\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_out : STD_LOGIC;
  signal p_0_in13_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata_data : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \rdata_data[0]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[0]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_data[0]_i_3_n_2\ : STD_LOGIC;
  signal \rdata_data[1]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_data[1]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_data[1]_i_3_n_2\ : STD_LOGIC;
  signal \rdata_data[1]_i_4_n_2\ : STD_LOGIC;
  signal \rdata_data[2]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_data[2]_i_3_n_2\ : STD_LOGIC;
  signal \rdata_data[31]_i_3_n_2\ : STD_LOGIC;
  signal \rdata_data[7]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_data[7]_i_3_n_2\ : STD_LOGIC;
  signal \^rgb1_in1_reg_230_reg[29]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rstate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rstate[0]_i_1_n_2\ : STD_LOGIC;
  signal \rstate[2]_i_1_n_2\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[4]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_2\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \int_ier[1]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_n_Mat_out[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_n_Mat_out[10]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_n_Mat_out[11]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_n_Mat_out[12]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_n_Mat_out[13]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_n_Mat_out[14]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_n_Mat_out[15]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_n_Mat_out[16]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_n_Mat_out[17]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_n_Mat_out[18]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_n_Mat_out[19]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_n_Mat_out[1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_n_Mat_out[20]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_n_Mat_out[21]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_n_Mat_out[22]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_n_Mat_out[23]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_n_Mat_out[24]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_n_Mat_out[25]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_n_Mat_out[26]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_n_Mat_out[27]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_n_Mat_out[28]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_n_Mat_out[29]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_n_Mat_out[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_n_Mat_out[30]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_n_Mat_out[31]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_n_Mat_out[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_n_Mat_out[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_n_Mat_out[5]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_n_Mat_out[6]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_n_Mat_out[7]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_n_Mat_out[8]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_n_Mat_out[9]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_rgb1_in[0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_rgb1_in[10]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_rgb1_in[11]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_rgb1_in[12]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_rgb1_in[13]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_rgb1_in[14]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_rgb1_in[15]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_rgb1_in[16]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_rgb1_in[17]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_rgb1_in[18]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_rgb1_in[19]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_rgb1_in[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_rgb1_in[20]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_rgb1_in[21]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_rgb1_in[22]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_rgb1_in[23]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_rgb1_in[24]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_rgb1_in[25]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_rgb1_in[26]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_rgb1_in[27]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_rgb1_in[28]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_rgb1_in[29]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_rgb1_in[2]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_rgb1_in[30]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_rgb1_in[31]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_rgb1_in[3]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_rgb1_in[4]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_rgb1_in[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_rgb1_in[6]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_rgb1_in[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_rgb1_in[8]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_rgb1_in[9]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rdata_data[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rdata_data[0]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rdata_data[1]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rdata_data[2]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \rdata_data[31]_i_3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \rdata_data[7]_i_3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rstate[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of s_axi_AXI_Lite_RGB_1_N_ARREADY_INST_0 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of s_axi_AXI_Lite_RGB_1_N_AWREADY_INST_0 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of s_axi_AXI_Lite_RGB_1_N_BVALID_INST_0 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of s_axi_AXI_Lite_RGB_1_N_RVALID_INST_0 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of s_axi_AXI_Lite_RGB_1_N_WREADY_INST_0 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair198";
begin
  ap_start <= \^ap_start\;
  \n_Mat_out5_reg_220_reg[29]\(29 downto 0) <= \^n_mat_out5_reg_220_reg[29]\(29 downto 0);
  \rgb1_in1_reg_230_reg[29]\(29 downto 0) <= \^rgb1_in1_reg_230_reg[29]\(29 downto 0);
ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8F888F8888"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => grp_dataflow_parent_loop_1_fu_145_ap_ready,
      I3 => ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg,
      I4 => Q(1),
      I5 => ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_0,
      O => ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => Q(2),
      I1 => I_BVALID,
      I2 => \rdata_data[2]_i_2_n_2\,
      I3 => ar_hs,
      I4 => int_ap_done,
      O => int_ap_done_i_1_n_2
    );
int_ap_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_2,
      Q => int_ap_done,
      R => ARESET
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBFFF808080"
    )
        port map (
      I0 => int_auto_restart_reg_n_2,
      I1 => Q(2),
      I2 => I_BVALID,
      I3 => int_ap_start1,
      I4 => s_axi_AXI_Lite_RGB_1_N_WDATA(0),
      I5 => \^ap_start\,
      O => int_ap_start_i_1_n_2
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_2\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => s_axi_AXI_Lite_RGB_1_N_WVALID,
      I3 => wstate(1),
      I4 => wstate(0),
      I5 => \waddr_reg_n_2_[3]\,
      O => int_ap_start1
    );
int_ap_start_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_2,
      Q => \^ap_start\,
      R => ARESET
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(7),
      I1 => \int_ier[1]_i_2_n_2\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \int_ier[1]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => int_auto_restart_reg_n_2,
      O => int_auto_restart_i_1_n_2
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_2,
      Q => int_auto_restart_reg_n_2,
      R => ARESET
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(0),
      I1 => \int_ier[1]_i_2_n_2\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => \waddr_reg_n_2_[2]\,
      I4 => \int_ier[1]_i_3_n_2\,
      I5 => int_gie_reg_n_2,
      O => int_gie_i_1_n_2
    );
int_gie_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_2,
      Q => int_gie_reg_n_2,
      R => ARESET
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(0),
      I1 => \int_ier[1]_i_2_n_2\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \int_ier[1]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => \int_ier_reg_n_2_[0]\,
      O => \int_ier[0]_i_1_n_2\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(1),
      I1 => \int_ier[1]_i_2_n_2\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \int_ier[1]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_2\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_2_[1]\,
      I1 => \waddr_reg_n_2_[0]\,
      I2 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I3 => \waddr_reg_n_2_[4]\,
      O => \int_ier[1]_i_2_n_2\
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      I2 => s_axi_AXI_Lite_RGB_1_N_WVALID,
      O => \int_ier[1]_i_3_n_2\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_2\,
      Q => \int_ier_reg_n_2_[0]\,
      R => ARESET
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_2\,
      Q => p_0_in,
      R => ARESET
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_2_[0]\,
      I3 => I_BVALID,
      I4 => Q(2),
      I5 => \int_isr_reg_n_2_[0]\,
      O => \int_isr[0]_i_1_n_2\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_2\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_AXI_Lite_RGB_1_N_WVALID,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => I_BVALID,
      I4 => Q(2),
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_2\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_2\,
      Q => \int_isr_reg_n_2_[0]\,
      R => ARESET
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_2\,
      Q => p_1_in,
      R => ARESET
    );
\int_n_Mat_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(0),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \int_n_Mat_out_reg_n_2_[0]\,
      O => \or\(0)
    );
\int_n_Mat_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(10),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^n_mat_out5_reg_220_reg[29]\(8),
      O => \or\(10)
    );
\int_n_Mat_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(11),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^n_mat_out5_reg_220_reg[29]\(9),
      O => \or\(11)
    );
\int_n_Mat_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(12),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^n_mat_out5_reg_220_reg[29]\(10),
      O => \or\(12)
    );
\int_n_Mat_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(13),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^n_mat_out5_reg_220_reg[29]\(11),
      O => \or\(13)
    );
\int_n_Mat_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(14),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^n_mat_out5_reg_220_reg[29]\(12),
      O => \or\(14)
    );
\int_n_Mat_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(15),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^n_mat_out5_reg_220_reg[29]\(13),
      O => \or\(15)
    );
\int_n_Mat_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(16),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^n_mat_out5_reg_220_reg[29]\(14),
      O => \or\(16)
    );
\int_n_Mat_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(17),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^n_mat_out5_reg_220_reg[29]\(15),
      O => \or\(17)
    );
\int_n_Mat_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(18),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^n_mat_out5_reg_220_reg[29]\(16),
      O => \or\(18)
    );
\int_n_Mat_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(19),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^n_mat_out5_reg_220_reg[29]\(17),
      O => \or\(19)
    );
\int_n_Mat_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(1),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \int_n_Mat_out_reg_n_2_[1]\,
      O => \or\(1)
    );
\int_n_Mat_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(20),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^n_mat_out5_reg_220_reg[29]\(18),
      O => \or\(20)
    );
\int_n_Mat_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(21),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^n_mat_out5_reg_220_reg[29]\(19),
      O => \or\(21)
    );
\int_n_Mat_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(22),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^n_mat_out5_reg_220_reg[29]\(20),
      O => \or\(22)
    );
\int_n_Mat_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(23),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^n_mat_out5_reg_220_reg[29]\(21),
      O => \or\(23)
    );
\int_n_Mat_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(24),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^n_mat_out5_reg_220_reg[29]\(22),
      O => \or\(24)
    );
\int_n_Mat_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(25),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^n_mat_out5_reg_220_reg[29]\(23),
      O => \or\(25)
    );
\int_n_Mat_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(26),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^n_mat_out5_reg_220_reg[29]\(24),
      O => \or\(26)
    );
\int_n_Mat_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(27),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^n_mat_out5_reg_220_reg[29]\(25),
      O => \or\(27)
    );
\int_n_Mat_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(28),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^n_mat_out5_reg_220_reg[29]\(26),
      O => \or\(28)
    );
\int_n_Mat_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(29),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^n_mat_out5_reg_220_reg[29]\(27),
      O => \or\(29)
    );
\int_n_Mat_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(2),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^n_mat_out5_reg_220_reg[29]\(0),
      O => \or\(2)
    );
\int_n_Mat_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(30),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^n_mat_out5_reg_220_reg[29]\(28),
      O => \or\(30)
    );
\int_n_Mat_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => \int_ier[1]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[0]\,
      I5 => \waddr_reg_n_2_[1]\,
      O => p_0_in11_out
    );
\int_n_Mat_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(31),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^n_mat_out5_reg_220_reg[29]\(29),
      O => \or\(31)
    );
\int_n_Mat_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(3),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^n_mat_out5_reg_220_reg[29]\(1),
      O => \or\(3)
    );
\int_n_Mat_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(4),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^n_mat_out5_reg_220_reg[29]\(2),
      O => \or\(4)
    );
\int_n_Mat_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(5),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^n_mat_out5_reg_220_reg[29]\(3),
      O => \or\(5)
    );
\int_n_Mat_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(6),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^n_mat_out5_reg_220_reg[29]\(4),
      O => \or\(6)
    );
\int_n_Mat_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(7),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^n_mat_out5_reg_220_reg[29]\(5),
      O => \or\(7)
    );
\int_n_Mat_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(8),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^n_mat_out5_reg_220_reg[29]\(6),
      O => \or\(8)
    );
\int_n_Mat_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(9),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^n_mat_out5_reg_220_reg[29]\(7),
      O => \or\(9)
    );
\int_n_Mat_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(0),
      Q => \int_n_Mat_out_reg_n_2_[0]\,
      R => '0'
    );
\int_n_Mat_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(10),
      Q => \^n_mat_out5_reg_220_reg[29]\(8),
      R => '0'
    );
\int_n_Mat_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(11),
      Q => \^n_mat_out5_reg_220_reg[29]\(9),
      R => '0'
    );
\int_n_Mat_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(12),
      Q => \^n_mat_out5_reg_220_reg[29]\(10),
      R => '0'
    );
\int_n_Mat_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(13),
      Q => \^n_mat_out5_reg_220_reg[29]\(11),
      R => '0'
    );
\int_n_Mat_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(14),
      Q => \^n_mat_out5_reg_220_reg[29]\(12),
      R => '0'
    );
\int_n_Mat_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(15),
      Q => \^n_mat_out5_reg_220_reg[29]\(13),
      R => '0'
    );
\int_n_Mat_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(16),
      Q => \^n_mat_out5_reg_220_reg[29]\(14),
      R => '0'
    );
\int_n_Mat_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(17),
      Q => \^n_mat_out5_reg_220_reg[29]\(15),
      R => '0'
    );
\int_n_Mat_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(18),
      Q => \^n_mat_out5_reg_220_reg[29]\(16),
      R => '0'
    );
\int_n_Mat_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(19),
      Q => \^n_mat_out5_reg_220_reg[29]\(17),
      R => '0'
    );
\int_n_Mat_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(1),
      Q => \int_n_Mat_out_reg_n_2_[1]\,
      R => '0'
    );
\int_n_Mat_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(20),
      Q => \^n_mat_out5_reg_220_reg[29]\(18),
      R => '0'
    );
\int_n_Mat_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(21),
      Q => \^n_mat_out5_reg_220_reg[29]\(19),
      R => '0'
    );
\int_n_Mat_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(22),
      Q => \^n_mat_out5_reg_220_reg[29]\(20),
      R => '0'
    );
\int_n_Mat_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(23),
      Q => \^n_mat_out5_reg_220_reg[29]\(21),
      R => '0'
    );
\int_n_Mat_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(24),
      Q => \^n_mat_out5_reg_220_reg[29]\(22),
      R => '0'
    );
\int_n_Mat_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(25),
      Q => \^n_mat_out5_reg_220_reg[29]\(23),
      R => '0'
    );
\int_n_Mat_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(26),
      Q => \^n_mat_out5_reg_220_reg[29]\(24),
      R => '0'
    );
\int_n_Mat_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(27),
      Q => \^n_mat_out5_reg_220_reg[29]\(25),
      R => '0'
    );
\int_n_Mat_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(28),
      Q => \^n_mat_out5_reg_220_reg[29]\(26),
      R => '0'
    );
\int_n_Mat_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(29),
      Q => \^n_mat_out5_reg_220_reg[29]\(27),
      R => '0'
    );
\int_n_Mat_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(2),
      Q => \^n_mat_out5_reg_220_reg[29]\(0),
      R => '0'
    );
\int_n_Mat_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(30),
      Q => \^n_mat_out5_reg_220_reg[29]\(28),
      R => '0'
    );
\int_n_Mat_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(31),
      Q => \^n_mat_out5_reg_220_reg[29]\(29),
      R => '0'
    );
\int_n_Mat_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(3),
      Q => \^n_mat_out5_reg_220_reg[29]\(1),
      R => '0'
    );
\int_n_Mat_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(4),
      Q => \^n_mat_out5_reg_220_reg[29]\(2),
      R => '0'
    );
\int_n_Mat_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(5),
      Q => \^n_mat_out5_reg_220_reg[29]\(3),
      R => '0'
    );
\int_n_Mat_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(6),
      Q => \^n_mat_out5_reg_220_reg[29]\(4),
      R => '0'
    );
\int_n_Mat_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(7),
      Q => \^n_mat_out5_reg_220_reg[29]\(5),
      R => '0'
    );
\int_n_Mat_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(8),
      Q => \^n_mat_out5_reg_220_reg[29]\(6),
      R => '0'
    );
\int_n_Mat_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(9),
      Q => \^n_mat_out5_reg_220_reg[29]\(7),
      R => '0'
    );
\int_rgb1_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(0),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \int_rgb1_in_reg_n_2_[0]\,
      O => or0_out(0)
    );
\int_rgb1_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(10),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^rgb1_in1_reg_230_reg[29]\(8),
      O => or0_out(10)
    );
\int_rgb1_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(11),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^rgb1_in1_reg_230_reg[29]\(9),
      O => or0_out(11)
    );
\int_rgb1_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(12),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^rgb1_in1_reg_230_reg[29]\(10),
      O => or0_out(12)
    );
\int_rgb1_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(13),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^rgb1_in1_reg_230_reg[29]\(11),
      O => or0_out(13)
    );
\int_rgb1_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(14),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^rgb1_in1_reg_230_reg[29]\(12),
      O => or0_out(14)
    );
\int_rgb1_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(15),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^rgb1_in1_reg_230_reg[29]\(13),
      O => or0_out(15)
    );
\int_rgb1_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(16),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^rgb1_in1_reg_230_reg[29]\(14),
      O => or0_out(16)
    );
\int_rgb1_in[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(17),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^rgb1_in1_reg_230_reg[29]\(15),
      O => or0_out(17)
    );
\int_rgb1_in[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(18),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^rgb1_in1_reg_230_reg[29]\(16),
      O => or0_out(18)
    );
\int_rgb1_in[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(19),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^rgb1_in1_reg_230_reg[29]\(17),
      O => or0_out(19)
    );
\int_rgb1_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(1),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \int_rgb1_in_reg_n_2_[1]\,
      O => or0_out(1)
    );
\int_rgb1_in[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(20),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^rgb1_in1_reg_230_reg[29]\(18),
      O => or0_out(20)
    );
\int_rgb1_in[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(21),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^rgb1_in1_reg_230_reg[29]\(19),
      O => or0_out(21)
    );
\int_rgb1_in[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(22),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^rgb1_in1_reg_230_reg[29]\(20),
      O => or0_out(22)
    );
\int_rgb1_in[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(23),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      I2 => \^rgb1_in1_reg_230_reg[29]\(21),
      O => or0_out(23)
    );
\int_rgb1_in[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(24),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^rgb1_in1_reg_230_reg[29]\(22),
      O => or0_out(24)
    );
\int_rgb1_in[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(25),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^rgb1_in1_reg_230_reg[29]\(23),
      O => or0_out(25)
    );
\int_rgb1_in[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(26),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^rgb1_in1_reg_230_reg[29]\(24),
      O => or0_out(26)
    );
\int_rgb1_in[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(27),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^rgb1_in1_reg_230_reg[29]\(25),
      O => or0_out(27)
    );
\int_rgb1_in[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(28),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^rgb1_in1_reg_230_reg[29]\(26),
      O => or0_out(28)
    );
\int_rgb1_in[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(29),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^rgb1_in1_reg_230_reg[29]\(27),
      O => or0_out(29)
    );
\int_rgb1_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(2),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^rgb1_in1_reg_230_reg[29]\(0),
      O => or0_out(2)
    );
\int_rgb1_in[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(30),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^rgb1_in1_reg_230_reg[29]\(28),
      O => or0_out(30)
    );
\int_rgb1_in[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => \int_ier[1]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[0]\,
      I5 => \waddr_reg_n_2_[1]\,
      O => p_0_in13_out
    );
\int_rgb1_in[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(31),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      I2 => \^rgb1_in1_reg_230_reg[29]\(29),
      O => or0_out(31)
    );
\int_rgb1_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(3),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^rgb1_in1_reg_230_reg[29]\(1),
      O => or0_out(3)
    );
\int_rgb1_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(4),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^rgb1_in1_reg_230_reg[29]\(2),
      O => or0_out(4)
    );
\int_rgb1_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(5),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^rgb1_in1_reg_230_reg[29]\(3),
      O => or0_out(5)
    );
\int_rgb1_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(6),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^rgb1_in1_reg_230_reg[29]\(4),
      O => or0_out(6)
    );
\int_rgb1_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(7),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      I2 => \^rgb1_in1_reg_230_reg[29]\(5),
      O => or0_out(7)
    );
\int_rgb1_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(8),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^rgb1_in1_reg_230_reg[29]\(6),
      O => or0_out(8)
    );
\int_rgb1_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WDATA(9),
      I1 => s_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      I2 => \^rgb1_in1_reg_230_reg[29]\(7),
      O => or0_out(9)
    );
\int_rgb1_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(0),
      Q => \int_rgb1_in_reg_n_2_[0]\,
      R => '0'
    );
\int_rgb1_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(10),
      Q => \^rgb1_in1_reg_230_reg[29]\(8),
      R => '0'
    );
\int_rgb1_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(11),
      Q => \^rgb1_in1_reg_230_reg[29]\(9),
      R => '0'
    );
\int_rgb1_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(12),
      Q => \^rgb1_in1_reg_230_reg[29]\(10),
      R => '0'
    );
\int_rgb1_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(13),
      Q => \^rgb1_in1_reg_230_reg[29]\(11),
      R => '0'
    );
\int_rgb1_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(14),
      Q => \^rgb1_in1_reg_230_reg[29]\(12),
      R => '0'
    );
\int_rgb1_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(15),
      Q => \^rgb1_in1_reg_230_reg[29]\(13),
      R => '0'
    );
\int_rgb1_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(16),
      Q => \^rgb1_in1_reg_230_reg[29]\(14),
      R => '0'
    );
\int_rgb1_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(17),
      Q => \^rgb1_in1_reg_230_reg[29]\(15),
      R => '0'
    );
\int_rgb1_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(18),
      Q => \^rgb1_in1_reg_230_reg[29]\(16),
      R => '0'
    );
\int_rgb1_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(19),
      Q => \^rgb1_in1_reg_230_reg[29]\(17),
      R => '0'
    );
\int_rgb1_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(1),
      Q => \int_rgb1_in_reg_n_2_[1]\,
      R => '0'
    );
\int_rgb1_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(20),
      Q => \^rgb1_in1_reg_230_reg[29]\(18),
      R => '0'
    );
\int_rgb1_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(21),
      Q => \^rgb1_in1_reg_230_reg[29]\(19),
      R => '0'
    );
\int_rgb1_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(22),
      Q => \^rgb1_in1_reg_230_reg[29]\(20),
      R => '0'
    );
\int_rgb1_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(23),
      Q => \^rgb1_in1_reg_230_reg[29]\(21),
      R => '0'
    );
\int_rgb1_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(24),
      Q => \^rgb1_in1_reg_230_reg[29]\(22),
      R => '0'
    );
\int_rgb1_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(25),
      Q => \^rgb1_in1_reg_230_reg[29]\(23),
      R => '0'
    );
\int_rgb1_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(26),
      Q => \^rgb1_in1_reg_230_reg[29]\(24),
      R => '0'
    );
\int_rgb1_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(27),
      Q => \^rgb1_in1_reg_230_reg[29]\(25),
      R => '0'
    );
\int_rgb1_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(28),
      Q => \^rgb1_in1_reg_230_reg[29]\(26),
      R => '0'
    );
\int_rgb1_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(29),
      Q => \^rgb1_in1_reg_230_reg[29]\(27),
      R => '0'
    );
\int_rgb1_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(2),
      Q => \^rgb1_in1_reg_230_reg[29]\(0),
      R => '0'
    );
\int_rgb1_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(30),
      Q => \^rgb1_in1_reg_230_reg[29]\(28),
      R => '0'
    );
\int_rgb1_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(31),
      Q => \^rgb1_in1_reg_230_reg[29]\(29),
      R => '0'
    );
\int_rgb1_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(3),
      Q => \^rgb1_in1_reg_230_reg[29]\(1),
      R => '0'
    );
\int_rgb1_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(4),
      Q => \^rgb1_in1_reg_230_reg[29]\(2),
      R => '0'
    );
\int_rgb1_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(5),
      Q => \^rgb1_in1_reg_230_reg[29]\(3),
      R => '0'
    );
\int_rgb1_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(6),
      Q => \^rgb1_in1_reg_230_reg[29]\(4),
      R => '0'
    );
\int_rgb1_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(7),
      Q => \^rgb1_in1_reg_230_reg[29]\(5),
      R => '0'
    );
\int_rgb1_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(8),
      Q => \^rgb1_in1_reg_230_reg[29]\(6),
      R => '0'
    );
\int_rgb1_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(9),
      Q => \^rgb1_in1_reg_230_reg[29]\(7),
      R => '0'
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_2,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_2_[0]\,
      O => interrupt
    );
\n_Mat_out5_reg_220[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      O => E(0)
    );
\rdata_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_ARADDR(0),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(1),
      I2 => \rdata_data[0]_i_2_n_2\,
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \rdata_data[0]_i_3_n_2\,
      O => \rdata_data[0]_i_1_n_2\
    );
\rdata_data[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \int_n_Mat_out_reg_n_2_[0]\,
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \int_rgb1_in_reg_n_2_[0]\,
      O => \rdata_data[0]_i_2_n_2\
    );
\rdata_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_2_[0]\,
      I1 => int_gie_reg_n_2,
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => \int_ier_reg_n_2_[0]\,
      I4 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata_data[0]_i_3_n_2\
    );
\rdata_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(8),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(8),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(10)
    );
\rdata_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(9),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(9),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(11)
    );
\rdata_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(10),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(10),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(12)
    );
\rdata_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(11),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(11),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(13)
    );
\rdata_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(12),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(12),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(14)
    );
\rdata_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(13),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(13),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(15)
    );
\rdata_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(14),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(14),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(16)
    );
\rdata_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(15),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(15),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(17)
    );
\rdata_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(16),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(16),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(18)
    );
\rdata_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(17),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(17),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(19)
    );
\rdata_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151510101015101"
    )
        port map (
      I0 => \rdata_data[1]_i_2_n_2\,
      I1 => \rdata_data[1]_i_3_n_2\,
      I2 => \rdata_data[1]_i_4_n_2\,
      I3 => \int_n_Mat_out_reg_n_2_[1]\,
      I4 => \rdata_data[7]_i_3_n_2\,
      I5 => \int_rgb1_in_reg_n_2_[1]\,
      O => \rdata_data[1]_i_1_n_2\
    );
\rdata_data[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_ARADDR(1),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(0),
      O => \rdata_data[1]_i_2_n_2\
    );
\rdata_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF0BFBFFFF0BFB"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I1 => int_ap_done,
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I3 => p_0_in,
      I4 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I5 => p_1_in,
      O => \rdata_data[1]_i_3_n_2\
    );
\rdata_data[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      O => \rdata_data[1]_i_4_n_2\
    );
\rdata_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(18),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(18),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(20)
    );
\rdata_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(19),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(19),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(21)
    );
\rdata_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(20),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(20),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(22)
    );
\rdata_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(21),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(21),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(23)
    );
\rdata_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(22),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(22),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(24)
    );
\rdata_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(23),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(23),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(25)
    );
\rdata_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(24),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(24),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(26)
    );
\rdata_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(25),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(25),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(27)
    );
\rdata_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(26),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(26),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(28)
    );
\rdata_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(27),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(27),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(29)
    );
\rdata_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404FF04FF"
    )
        port map (
      I0 => \rdata_data[2]_i_2_n_2\,
      I1 => Q(0),
      I2 => \^ap_start\,
      I3 => \rdata_data[2]_i_3_n_2\,
      I4 => \^rgb1_in1_reg_230_reg[29]\(0),
      I5 => \rdata_data[7]_i_3_n_2\,
      O => rdata_data(2)
    );
\rdata_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(0),
      I4 => s_axi_AXI_Lite_RGB_1_N_ARADDR(1),
      O => \rdata_data[2]_i_2_n_2\
    );
\rdata_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(1),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(0),
      I4 => \^n_mat_out5_reg_220_reg[29]\(0),
      I5 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      O => \rdata_data[2]_i_3_n_2\
    );
\rdata_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(28),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(28),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(30)
    );
\rdata_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_ARVALID,
      I1 => rstate(0),
      I2 => rstate(2),
      O => ar_hs
    );
\rdata_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(29),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(29),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(31)
    );
\rdata_data[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_ARADDR(0),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(1),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      O => \rdata_data[31]_i_3_n_2\
    );
\rdata_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAAABABBBABB"
    )
        port map (
      I0 => empty_n_tmp_reg,
      I1 => \rdata_data[31]_i_3_n_2\,
      I2 => \^n_mat_out5_reg_220_reg[29]\(1),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I4 => \^rgb1_in1_reg_230_reg[29]\(1),
      I5 => \rdata_data[7]_i_3_n_2\,
      O => rdata_data(3)
    );
\rdata_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(2),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(2),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(4)
    );
\rdata_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(3),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(3),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(5)
    );
\rdata_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(4),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(4),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(6)
    );
\rdata_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAAABABBBABB"
    )
        port map (
      I0 => \rdata_data[7]_i_2_n_2\,
      I1 => \rdata_data[31]_i_3_n_2\,
      I2 => \^n_mat_out5_reg_220_reg[29]\(5),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I4 => \^rgb1_in1_reg_230_reg[29]\(5),
      I5 => \rdata_data[7]_i_3_n_2\,
      O => rdata_data(7)
    );
\rdata_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => int_auto_restart_reg_n_2,
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(1),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(0),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I5 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      O => \rdata_data[7]_i_2_n_2\
    );
\rdata_data[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      O => \rdata_data[7]_i_3_n_2\
    );
\rdata_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(6),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(6),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(8)
    );
\rdata_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^n_mat_out5_reg_220_reg[29]\(7),
      I1 => s_axi_AXI_Lite_RGB_1_N_ARADDR(3),
      I2 => s_axi_AXI_Lite_RGB_1_N_ARADDR(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARADDR(4),
      I4 => \^rgb1_in1_reg_230_reg[29]\(7),
      I5 => \rdata_data[31]_i_3_n_2\,
      O => rdata_data(9)
    );
\rdata_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[0]_i_1_n_2\,
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(0),
      R => '0'
    );
\rdata_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(10),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(10),
      R => '0'
    );
\rdata_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(11),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(11),
      R => '0'
    );
\rdata_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(12),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(12),
      R => '0'
    );
\rdata_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(13),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(13),
      R => '0'
    );
\rdata_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(14),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(14),
      R => '0'
    );
\rdata_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(15),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(15),
      R => '0'
    );
\rdata_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(16),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(16),
      R => '0'
    );
\rdata_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(17),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(17),
      R => '0'
    );
\rdata_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(18),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(18),
      R => '0'
    );
\rdata_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(19),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(19),
      R => '0'
    );
\rdata_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[1]_i_1_n_2\,
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(1),
      R => '0'
    );
\rdata_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(20),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(20),
      R => '0'
    );
\rdata_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(21),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(21),
      R => '0'
    );
\rdata_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(22),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(22),
      R => '0'
    );
\rdata_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(23),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(23),
      R => '0'
    );
\rdata_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(24),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(24),
      R => '0'
    );
\rdata_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(25),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(25),
      R => '0'
    );
\rdata_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(26),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(26),
      R => '0'
    );
\rdata_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(27),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(27),
      R => '0'
    );
\rdata_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(28),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(28),
      R => '0'
    );
\rdata_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(29),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(29),
      R => '0'
    );
\rdata_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(2),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(2),
      R => '0'
    );
\rdata_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(30),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(30),
      R => '0'
    );
\rdata_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(31),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(31),
      R => '0'
    );
\rdata_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(3),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(3),
      R => '0'
    );
\rdata_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(4),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(4),
      R => '0'
    );
\rdata_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(5),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(5),
      R => '0'
    );
\rdata_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(6),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(6),
      R => '0'
    );
\rdata_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(7),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(7),
      R => '0'
    );
\rdata_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(8),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(8),
      R => '0'
    );
\rdata_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(9),
      Q => s_axi_AXI_Lite_RGB_1_N_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7C7"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_ARVALID,
      I1 => rstate(0),
      I2 => rstate(2),
      I3 => s_axi_AXI_Lite_RGB_1_N_RREADY,
      O => \rstate[0]_i_1_n_2\
    );
\rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3404"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_RREADY,
      I1 => rstate(2),
      I2 => rstate(0),
      I3 => s_axi_AXI_Lite_RGB_1_N_ARVALID,
      O => \rstate[2]_i_1_n_2\
    );
\rstate_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_2\,
      Q => rstate(0),
      S => ARESET
    );
\rstate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[2]_i_1_n_2\,
      Q => rstate(2),
      R => ARESET
    );
s_axi_AXI_Lite_RGB_1_N_ARREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => rstate(0),
      I2 => rstate(2),
      O => s_axi_AXI_Lite_RGB_1_N_ARREADY
    );
s_axi_AXI_Lite_RGB_1_N_AWREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_rst_n,
      I1 => wstate(1),
      I2 => wstate(0),
      O => s_axi_AXI_Lite_RGB_1_N_AWREADY
    );
s_axi_AXI_Lite_RGB_1_N_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_AXI_Lite_RGB_1_N_BVALID
    );
s_axi_AXI_Lite_RGB_1_N_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(2),
      I1 => rstate(0),
      O => s_axi_AXI_Lite_RGB_1_N_RVALID
    );
s_axi_AXI_Lite_RGB_1_N_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_AXI_Lite_RGB_1_N_WREADY
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_AWVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXI_Lite_RGB_1_N_AWADDR(0),
      Q => \waddr_reg_n_2_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXI_Lite_RGB_1_N_AWADDR(1),
      Q => \waddr_reg_n_2_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXI_Lite_RGB_1_N_AWADDR(2),
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXI_Lite_RGB_1_N_AWADDR(3),
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXI_Lite_RGB_1_N_AWADDR(4),
      Q => \waddr_reg_n_2_[4]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0232"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_AWVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_AXI_Lite_RGB_1_N_WVALID,
      O => \wstate[0]_i_1_n_2\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202C"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_1_N_WVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_AXI_Lite_RGB_1_N_BREADY,
      O => \wstate[1]_i_1_n_2\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_2\,
      Q => wstate(0),
      R => ARESET
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_2\,
      Q => wstate(1),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1\ is
  port (
    m_axi_AXI_Lite_RGB_2_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_RLAST : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RVALID : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    s_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1\ : entity is "square_check_AXI_Lite_RGB_2_m_axi_buffer";
end \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1\;

architecture STRUCTURE of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1\ is
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_2\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__1_n_2\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal \full_n_i_2__1_n_2\ : STD_LOGIC;
  signal \full_n_i_3__1_n_2\ : STD_LOGIC;
  signal \full_n_i_4__0_n_2\ : STD_LOGIC;
  signal \^m_axi_axi_lite_rgb_2_rready\ : STD_LOGIC;
  signal \mem_reg_i_10__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_1__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_4__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_5__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_6__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_7__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_8__1_n_2\ : STD_LOGIC;
  signal \mem_reg_i_9__0_n_2\ : STD_LOGIC;
  signal mem_reg_n_18 : STD_LOGIC;
  signal mem_reg_n_19 : STD_LOGIC;
  signal mem_reg_n_20 : STD_LOGIC;
  signal mem_reg_n_21 : STD_LOGIC;
  signal mem_reg_n_22 : STD_LOGIC;
  signal mem_reg_n_23 : STD_LOGIC;
  signal mem_reg_n_24 : STD_LOGIC;
  signal mem_reg_n_25 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_2_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[10]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[11]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[12]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[13]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[14]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[15]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[23]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[7]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[8]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[9]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[7]\ : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_reg_n_2 : STD_LOGIC;
  signal usedw15_out : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_3__1_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_4__1_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_5__1_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_6__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_2__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_3__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_4__1_n_2\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__1_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_1__1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[6]_i_2__1_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3__1_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4__1_n_2\ : STD_LOGIC;
  signal wnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[23]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair244";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of mem_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair241";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair257";
begin
  beat_valid <= \^beat_valid\;
  m_axi_AXI_Lite_RGB_2_RREADY <= \^m_axi_axi_lite_rgb_2_rready\;
\bus_equal_gen.data_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => s_ready,
      O => E(0)
    );
\bus_equal_gen.rdata_valid_t_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => s_ready,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[10]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[11]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[12]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[13]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[14]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[15]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => s_ready,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => \^beat_valid\,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[34]_i_2_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[8]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[9]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => Q(0),
      R => ARESET
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => Q(10),
      R => ARESET
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => Q(11),
      R => ARESET
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => Q(12),
      R => ARESET
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => Q(13),
      R => ARESET
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => Q(14),
      R => ARESET
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => Q(15),
      R => ARESET
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => Q(16),
      R => ARESET
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => Q(17),
      R => ARESET
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => Q(18),
      R => ARESET
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => Q(19),
      R => ARESET
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => Q(1),
      R => ARESET
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => Q(20),
      R => ARESET
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => Q(21),
      R => ARESET
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => Q(22),
      R => ARESET
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => Q(23),
      R => ARESET
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => Q(2),
      R => ARESET
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_2\,
      Q => Q(24),
      R => ARESET
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => Q(3),
      R => ARESET
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => Q(4),
      R => ARESET
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => Q(5),
      R => ARESET
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => Q(6),
      R => ARESET
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => Q(7),
      R => ARESET
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => Q(8),
      R => ARESET
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => Q(9),
      R => ARESET
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => s_ready,
      I3 => empty_n_reg_n_2,
      O => \dout_valid_i_1__1_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_2\,
      Q => \^beat_valid\,
      R => ARESET
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF40FF"
    )
        port map (
      I0 => pop,
      I1 => \^m_axi_axi_lite_rgb_2_rready\,
      I2 => m_axi_AXI_Lite_RGB_2_RVALID,
      I3 => usedw_reg(0),
      I4 => \empty_n_i_2__1_n_2\,
      O => \empty_n_i_1__1_n_2\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(3),
      I2 => usedw_reg(5),
      I3 => \empty_n_i_3__1_n_2\,
      O => \empty_n_i_2__1_n_2\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => usedw_reg(4),
      I3 => usedw_reg(2),
      O => \empty_n_i_3__1_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \empty_n_i_1__1_n_2\,
      Q => empty_n_reg_n_2,
      R => ARESET
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFF700F700F700"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => s_ready,
      I3 => empty_n_reg_n_2,
      I4 => m_axi_AXI_Lite_RGB_2_RVALID,
      I5 => \^m_axi_axi_lite_rgb_2_rready\,
      O => empty_n
    );
\full_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333433344444444"
    )
        port map (
      I0 => \full_n_i_3__1_n_2\,
      I1 => push,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => s_ready,
      I5 => empty_n_reg_n_2,
      O => \full_n_i_2__1_n_2\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      I2 => usedw_reg(1),
      I3 => usedw_reg(0),
      I4 => \full_n_i_4__0_n_2\,
      O => \full_n_i_3__1_n_2\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => usedw_reg(5),
      I3 => usedw_reg(4),
      O => \full_n_i_4__0_n_2\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \full_n_i_2__1_n_2\,
      Q => \^m_axi_axi_lite_rgb_2_rready\,
      S => ARESET
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12) => \mem_reg_i_1__1_n_2\,
      ADDRARDADDR(11) => \mem_reg_i_2__1_n_2\,
      ADDRARDADDR(10) => \mem_reg_i_3__1_n_2\,
      ADDRARDADDR(9) => \mem_reg_i_4__1_n_2\,
      ADDRARDADDR(8) => \mem_reg_i_5__1_n_2\,
      ADDRARDADDR(7) => \mem_reg_i_6__1_n_2\,
      ADDRARDADDR(6) => \mem_reg_i_7__1_n_2\,
      ADDRARDADDR(5) => \mem_reg_i_8__1_n_2\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => m_axi_AXI_Lite_RGB_2_RDATA(15 downto 0),
      DIBDI(15 downto 0) => m_axi_AXI_Lite_RGB_2_RDATA(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_AXI_Lite_RGB_2_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => m_axi_AXI_Lite_RGB_2_RLAST,
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15) => mem_reg_n_18,
      DOBDO(14) => mem_reg_n_19,
      DOBDO(13) => mem_reg_n_20,
      DOBDO(12) => mem_reg_n_21,
      DOBDO(11) => mem_reg_n_22,
      DOBDO(10) => mem_reg_n_23,
      DOBDO(9) => mem_reg_n_24,
      DOBDO(8) => mem_reg_n_25,
      DOBDO(7 downto 0) => q_buf(23 downto 16),
      DOPADOP(1) => mem_reg_n_34,
      DOPADOP(0) => mem_reg_n_35,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_axi_lite_rgb_2_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_AXI_Lite_RGB_2_RVALID,
      WEBWE(2) => m_axi_AXI_Lite_RGB_2_RVALID,
      WEBWE(1) => m_axi_AXI_Lite_RGB_2_RVALID,
      WEBWE(0) => m_axi_AXI_Lite_RGB_2_RVALID
    );
\mem_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888800000000"
    )
        port map (
      I0 => \raddr_reg_n_2_[1]\,
      I1 => empty_n_reg_n_2,
      I2 => s_ready,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => \raddr_reg_n_2_[0]\,
      O => \mem_reg_i_10__1_n_2\
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[7]\,
      I1 => \raddr_reg_n_2_[5]\,
      I2 => \mem_reg_i_9__0_n_2\,
      I3 => \raddr_reg_n_2_[6]\,
      O => \mem_reg_i_1__1_n_2\
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[6]\,
      I1 => \raddr_reg_n_2_[4]\,
      I2 => \raddr_reg_n_2_[2]\,
      I3 => \mem_reg_i_10__1_n_2\,
      I4 => \raddr_reg_n_2_[3]\,
      I5 => \raddr_reg_n_2_[5]\,
      O => \mem_reg_i_2__1_n_2\
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[5]\,
      I1 => \raddr_reg_n_2_[3]\,
      I2 => \mem_reg_i_10__1_n_2\,
      I3 => \raddr_reg_n_2_[2]\,
      I4 => \raddr_reg_n_2_[4]\,
      O => \mem_reg_i_3__1_n_2\
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[4]\,
      I1 => \raddr_reg_n_2_[2]\,
      I2 => \raddr_reg_n_2_[0]\,
      I3 => pop,
      I4 => \raddr_reg_n_2_[1]\,
      I5 => \raddr_reg_n_2_[3]\,
      O => \mem_reg_i_4__1_n_2\
    );
\mem_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[3]\,
      I1 => \raddr_reg_n_2_[1]\,
      I2 => pop,
      I3 => \raddr_reg_n_2_[0]\,
      I4 => \raddr_reg_n_2_[2]\,
      O => \mem_reg_i_5__1_n_2\
    );
\mem_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[2]\,
      I1 => \raddr_reg_n_2_[0]\,
      I2 => pop,
      I3 => \raddr_reg_n_2_[1]\,
      O => \mem_reg_i_6__1_n_2\
    );
\mem_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A666666AAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[1]\,
      I1 => empty_n_reg_n_2,
      I2 => s_ready,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => \raddr_reg_n_2_[0]\,
      O => \mem_reg_i_7__1_n_2\
    );
\mem_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[0]\,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => s_ready,
      I4 => empty_n_reg_n_2,
      O => \mem_reg_i_8__1_n_2\
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \raddr_reg_n_2_[4]\,
      I1 => \raddr_reg_n_2_[2]\,
      I2 => \raddr_reg_n_2_[0]\,
      I3 => pop,
      I4 => \raddr_reg_n_2_[1]\,
      I5 => \raddr_reg_n_2_[3]\,
      O => \mem_reg_i_9__0_n_2\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(0),
      Q => \q_tmp_reg_n_2_[0]\,
      R => ARESET
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(10),
      Q => \q_tmp_reg_n_2_[10]\,
      R => ARESET
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(11),
      Q => \q_tmp_reg_n_2_[11]\,
      R => ARESET
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(12),
      Q => \q_tmp_reg_n_2_[12]\,
      R => ARESET
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(13),
      Q => \q_tmp_reg_n_2_[13]\,
      R => ARESET
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(14),
      Q => \q_tmp_reg_n_2_[14]\,
      R => ARESET
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(15),
      Q => \q_tmp_reg_n_2_[15]\,
      R => ARESET
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(16),
      Q => \q_tmp_reg_n_2_[16]\,
      R => ARESET
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(17),
      Q => \q_tmp_reg_n_2_[17]\,
      R => ARESET
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(18),
      Q => \q_tmp_reg_n_2_[18]\,
      R => ARESET
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(19),
      Q => \q_tmp_reg_n_2_[19]\,
      R => ARESET
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(1),
      Q => \q_tmp_reg_n_2_[1]\,
      R => ARESET
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(20),
      Q => \q_tmp_reg_n_2_[20]\,
      R => ARESET
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(21),
      Q => \q_tmp_reg_n_2_[21]\,
      R => ARESET
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(22),
      Q => \q_tmp_reg_n_2_[22]\,
      R => ARESET
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(23),
      Q => \q_tmp_reg_n_2_[23]\,
      R => ARESET
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(2),
      Q => \q_tmp_reg_n_2_[2]\,
      R => ARESET
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RLAST,
      Q => \q_tmp_reg_n_2_[34]\,
      R => ARESET
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(3),
      Q => \q_tmp_reg_n_2_[3]\,
      R => ARESET
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(4),
      Q => \q_tmp_reg_n_2_[4]\,
      R => ARESET
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(5),
      Q => \q_tmp_reg_n_2_[5]\,
      R => ARESET
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(6),
      Q => \q_tmp_reg_n_2_[6]\,
      R => ARESET
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(7),
      Q => \q_tmp_reg_n_2_[7]\,
      R => ARESET
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(8),
      Q => \q_tmp_reg_n_2_[8]\,
      R => ARESET
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_AXI_Lite_RGB_2_RDATA(9),
      Q => \q_tmp_reg_n_2_[9]\,
      R => ARESET
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__1_n_2\,
      Q => \raddr_reg_n_2_[0]\,
      R => ARESET
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_7__1_n_2\,
      Q => \raddr_reg_n_2_[1]\,
      R => ARESET
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_6__1_n_2\,
      Q => \raddr_reg_n_2_[2]\,
      R => ARESET
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_5__1_n_2\,
      Q => \raddr_reg_n_2_[3]\,
      R => ARESET
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_4__1_n_2\,
      Q => \raddr_reg_n_2_[4]\,
      R => ARESET
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_3__1_n_2\,
      Q => \raddr_reg_n_2_[5]\,
      R => ARESET
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_2__1_n_2\,
      Q => \raddr_reg_n_2_[6]\,
      R => ARESET
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_1__1_n_2\,
      Q => \raddr_reg_n_2_[7]\,
      R => ARESET
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => pop,
      I2 => \^m_axi_axi_lite_rgb_2_rready\,
      I3 => m_axi_AXI_Lite_RGB_2_RVALID,
      I4 => \empty_n_i_2__1_n_2\,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_2,
      R => ARESET
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__1_n_2\
    );
\usedw[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800088888888"
    )
        port map (
      I0 => m_axi_AXI_Lite_RGB_2_RVALID,
      I1 => \^m_axi_axi_lite_rgb_2_rready\,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => s_ready,
      I5 => empty_n_reg_n_2,
      O => usedw15_out
    );
\usedw[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[4]_i_3__1_n_2\
    );
\usedw[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[4]_i_4__1_n_2\
    );
\usedw[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[4]_i_5__1_n_2\
    );
\usedw[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66666655555555"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => empty_n_reg_n_2,
      I2 => s_ready,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => push,
      O => \usedw[4]_i_6__1_n_2\
    );
\usedw[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[7]_i_2__1_n_2\
    );
\usedw[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_3__1_n_2\
    );
\usedw[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_4__1_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw[0]_i_1__1_n_2\,
      Q => usedw_reg(0),
      R => ARESET
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1__1_n_9\,
      Q => usedw_reg(1),
      R => ARESET
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1__1_n_8\,
      Q => usedw_reg(2),
      R => ARESET
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1__1_n_7\,
      Q => usedw_reg(3),
      R => ARESET
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[4]_i_1__1_n_6\,
      Q => usedw_reg(4),
      R => ARESET
    );
\usedw_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__1_n_2\,
      CO(2) => \usedw_reg[4]_i_1__1_n_3\,
      CO(1) => \usedw_reg[4]_i_1__1_n_4\,
      CO(0) => \usedw_reg[4]_i_1__1_n_5\,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw15_out,
      O(3) => \usedw_reg[4]_i_1__1_n_6\,
      O(2) => \usedw_reg[4]_i_1__1_n_7\,
      O(1) => \usedw_reg[4]_i_1__1_n_8\,
      O(0) => \usedw_reg[4]_i_1__1_n_9\,
      S(3) => \usedw[4]_i_3__1_n_2\,
      S(2) => \usedw[4]_i_4__1_n_2\,
      S(1) => \usedw[4]_i_5__1_n_2\,
      S(0) => \usedw[4]_i_6__1_n_2\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1__1_n_9\,
      Q => usedw_reg(5),
      R => ARESET
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1__1_n_8\,
      Q => usedw_reg(6),
      R => ARESET
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \usedw_reg[7]_i_1__1_n_7\,
      Q => usedw_reg(7),
      R => ARESET
    );
\usedw_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__1_n_2\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_1__1_n_4\,
      CO(0) => \usedw_reg[7]_i_1__1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_1__1_n_7\,
      O(1) => \usedw_reg[7]_i_1__1_n_8\,
      O(0) => \usedw_reg[7]_i_1__1_n_9\,
      S(3) => '0',
      S(2) => \usedw[7]_i_2__1_n_2\,
      S(1) => \usedw[7]_i_3__1_n_2\,
      S(0) => \usedw[7]_i_4__1_n_2\
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => wnext(0)
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => wnext(1)
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => wnext(2)
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => wnext(3)
    );
\waddr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => wnext(4)
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => wnext(5)
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__1_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => wnext(6)
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__1_n_2\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_rready\,
      I1 => m_axi_AXI_Lite_RGB_2_RVALID,
      O => push
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__1_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__1_n_2\,
      I3 => waddr(6),
      O => wnext(7)
    );
\waddr[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__1_n_2\
    );
\waddr[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__1_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(0),
      Q => waddr(0),
      R => ARESET
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(1),
      Q => waddr(1),
      R => ARESET
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(2),
      Q => waddr(2),
      R => ARESET
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(3),
      Q => waddr(3),
      R => ARESET
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(4),
      Q => waddr(4),
      R => ARESET
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(5),
      Q => waddr(5),
      R => ARESET
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(6),
      Q => waddr(6),
      R => ARESET
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => wnext(7),
      Q => waddr(7),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    empty_n_tmp_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \align_len_reg[14]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \align_len_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \start_addr_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \start_addr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg_0__s_port_]\ : out STD_LOGIC;
    invalid_len_event_reg : out STD_LOGIC;
    AXI_Lite_RGB_2_ARREADY : out STD_LOGIC;
    ARESET : in STD_LOGIC;
    rreq_handling_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_23_in : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    push : in STD_LOGIC;
    fifo_rreq_valid_buf : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    data_vld_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo : entity is "square_check_AXI_Lite_RGB_2_m_axi_fifo";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo is
  signal \^axi_lite_rgb_2_arready\ : STD_LOGIC;
  signal \^align_len_reg[14]\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \could_multi_bursts.arlen_buf[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_4__0_n_2\ : STD_LOGIC;
  signal \data_vld_i_1__5_n_2\ : STD_LOGIC;
  signal \^empty_n_tmp_reg_0\ : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_tmp_i_1__0_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__2_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_4__2_n_2\ : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_0__s_net_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_tmp_i_2__0\ : label is "soft_lutpair259";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "U0/\square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__1\ : label is "soft_lutpair259";
begin
  AXI_Lite_RGB_2_ARREADY <= \^axi_lite_rgb_2_arready\;
  \align_len_reg[14]\(33 downto 0) <= \^align_len_reg[14]\(33 downto 0);
  empty_n_tmp_reg_0 <= \^empty_n_tmp_reg_0\;
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  \sect_cnt_reg_0__s_port_]\ <= \sect_cnt_reg_0__s_net_1\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => rreq_handling_reg_0,
      I2 => p_23_in,
      I3 => CO(0),
      O => E(0)
    );
\could_multi_bursts.arlen_buf[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3__0_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_4__0_n_2\,
      O => \q_reg[0]_1\
    );
\could_multi_bursts.arlen_buf[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(3),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => Q(4),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => Q(5),
      O => \could_multi_bursts.arlen_buf[3]_i_3__0_n_2\
    );
\could_multi_bursts.arlen_buf[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => Q(1),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => Q(2),
      O => \could_multi_bursts.arlen_buf[3]_i_4__0_n_2\
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \^empty_n_tmp_reg_0\,
      I4 => rreq_handling_reg,
      I5 => push,
      O => \data_vld_i_1__5_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_2\,
      Q => \^empty_n_tmp_reg_0\,
      R => ARESET
    );
\empty_n_tmp_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      O => \q_reg[0]_0\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \^empty_n_tmp_reg_0\,
      Q => \^fifo_rreq_valid\,
      R => ARESET
    );
\full_n_tmp_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FFFF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \full_n_tmp_i_2__2_n_2\,
      I2 => data_vld_reg_0,
      I3 => \^axi_lite_rgb_2_arready\,
      I4 => ap_rst_n,
      I5 => \full_n_tmp_i_4__2_n_2\,
      O => \full_n_tmp_i_1__0_n_2\
    );
\full_n_tmp_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      O => \full_n_tmp_i_2__2_n_2\
    );
\full_n_tmp_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A8A8AAAAAAAAA"
    )
        port map (
      I0 => \^empty_n_tmp_reg_0\,
      I1 => invalid_len_event,
      I2 => \^fifo_rreq_valid\,
      I3 => CO(0),
      I4 => p_23_in,
      I5 => rreq_handling_reg_0,
      O => \full_n_tmp_i_4__2_n_2\
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__0_n_2\,
      Q => \^axi_lite_rgb_2_arready\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => invalid_len_event0,
      I1 => fifo_rreq_valid_buf,
      I2 => invalid_len_event,
      O => invalid_len_event_reg
    );
\invalid_len_event_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^align_len_reg[14]\(31),
      I1 => \^fifo_rreq_valid\,
      I2 => \^align_len_reg[14]\(32),
      I3 => \^align_len_reg[14]\(30),
      I4 => \^align_len_reg[14]\(33),
      O => invalid_len_event0
    );
\last_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(19),
      I1 => sect_cnt_reg(19),
      I2 => \end_addr_buf_reg[31]\(18),
      I3 => sect_cnt_reg(18),
      O => \start_addr_reg[2]_0\(2)
    );
\last_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(17),
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(15),
      I3 => \end_addr_buf_reg[31]\(15),
      I4 => sect_cnt_reg(16),
      I5 => \end_addr_buf_reg[31]\(16),
      O => \start_addr_reg[2]_0\(1)
    );
\last_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(14),
      I1 => \end_addr_buf_reg[31]\(14),
      I2 => sect_cnt_reg(12),
      I3 => \end_addr_buf_reg[31]\(12),
      I4 => \end_addr_buf_reg[31]\(13),
      I5 => sect_cnt_reg(13),
      O => \start_addr_reg[2]_0\(0)
    );
\last_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(11),
      I1 => \end_addr_buf_reg[31]\(11),
      I2 => sect_cnt_reg(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \end_addr_buf_reg[31]\(10),
      I5 => sect_cnt_reg(10),
      O => \start_addr_reg[2]\(3)
    );
\last_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(8),
      I1 => \end_addr_buf_reg[31]\(8),
      I2 => sect_cnt_reg(6),
      I3 => \end_addr_buf_reg[31]\(6),
      I4 => \end_addr_buf_reg[31]\(7),
      I5 => sect_cnt_reg(7),
      O => \start_addr_reg[2]\(2)
    );
\last_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(5),
      I1 => \end_addr_buf_reg[31]\(5),
      I2 => sect_cnt_reg(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => \end_addr_buf_reg[31]\(4),
      I5 => sect_cnt_reg(4),
      O => \start_addr_reg[2]\(1)
    );
\last_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(2),
      I1 => sect_cnt_reg(2),
      I2 => sect_cnt_reg(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => sect_cnt_reg(1),
      I5 => \end_addr_buf_reg[31]\(1),
      O => \start_addr_reg[2]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][38]_srl5_n_2\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][39]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][41]_srl5_n_2\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][44]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[14]\(33),
      O => S(1)
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[14]\(32),
      O => S(0)
    );
\minusOp_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[14]\(31),
      O => \align_len_reg[9]\(1)
    );
\minusOp_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[14]\(30),
      O => \align_len_reg[9]\(0)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFFFF0EF00000"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => push,
      I3 => rreq_handling_reg,
      I4 => \^empty_n_tmp_reg_0\,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1__0_n_2\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFF72008DFF72000"
    )
        port map (
      I0 => \^empty_n_tmp_reg_0\,
      I1 => rreq_handling_reg,
      I2 => push,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[1]_i_1__0_n_2\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFF720000000"
    )
        port map (
      I0 => \^empty_n_tmp_reg_0\,
      I1 => rreq_handling_reg,
      I2 => push,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[2]_i_1__0_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ARESET
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ARESET
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ARESET
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^align_len_reg[14]\(0),
      R => ARESET
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^align_len_reg[14]\(10),
      R => ARESET
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^align_len_reg[14]\(11),
      R => ARESET
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^align_len_reg[14]\(12),
      R => ARESET
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^align_len_reg[14]\(13),
      R => ARESET
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^align_len_reg[14]\(14),
      R => ARESET
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^align_len_reg[14]\(15),
      R => ARESET
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^align_len_reg[14]\(16),
      R => ARESET
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^align_len_reg[14]\(17),
      R => ARESET
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^align_len_reg[14]\(18),
      R => ARESET
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^align_len_reg[14]\(19),
      R => ARESET
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^align_len_reg[14]\(1),
      R => ARESET
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^align_len_reg[14]\(20),
      R => ARESET
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^align_len_reg[14]\(21),
      R => ARESET
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^align_len_reg[14]\(22),
      R => ARESET
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^align_len_reg[14]\(23),
      R => ARESET
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^align_len_reg[14]\(24),
      R => ARESET
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^align_len_reg[14]\(25),
      R => ARESET
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^align_len_reg[14]\(26),
      R => ARESET
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^align_len_reg[14]\(27),
      R => ARESET
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^align_len_reg[14]\(28),
      R => ARESET
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^align_len_reg[14]\(29),
      R => ARESET
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^align_len_reg[14]\(2),
      R => ARESET
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][38]_srl5_n_2\,
      Q => \^align_len_reg[14]\(30),
      R => ARESET
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][39]_srl5_n_2\,
      Q => \^align_len_reg[14]\(31),
      R => ARESET
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^align_len_reg[14]\(3),
      R => ARESET
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][41]_srl5_n_2\,
      Q => \^align_len_reg[14]\(32),
      R => ARESET
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][44]_srl5_n_2\,
      Q => \^align_len_reg[14]\(33),
      R => ARESET
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^align_len_reg[14]\(4),
      R => ARESET
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^align_len_reg[14]\(5),
      R => ARESET
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^align_len_reg[14]\(6),
      R => ARESET
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^align_len_reg[14]\(7),
      R => ARESET
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^align_len_reg[14]\(8),
      R => ARESET
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^align_len_reg[14]\(9),
      R => ARESET
    );
\sect_cnt[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF54"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      I2 => fifo_rreq_valid_buf_reg,
      I3 => p_23_in,
      I4 => rreq_handling_reg_0,
      O => \sect_cnt_reg_0__s_net_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8\ is
  port (
    full_n_tmp_reg_0 : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    p_23_in : out STD_LOGIC;
    fifo_rreq_valid_buf : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    fifo_rreq_valid_buf_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[2]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    \sect_len_buf_reg[7]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg_0 : in STD_LOGIC;
    fifo_rreq_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_ARREADY : in STD_LOGIC;
    \throttl_cnt_reg[6]\ : in STD_LOGIC;
    \throttl_cnt_reg[1]\ : in STD_LOGIC;
    throttl_cnt : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \start_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8\ : entity is "square_check_AXI_Lite_RGB_2_m_axi_fifo";
end \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8\;

architecture STRUCTURE of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8\ is
  signal \data_vld_i_1__6_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_tmp_i_1__5_n_2\ : STD_LOGIC;
  signal empty_n_tmp_reg_n_2 : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_tmp_i_1__0_n_2\ : STD_LOGIC;
  signal \full_n_tmp_i_2__5_n_2\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \^p_13_in\ : STD_LOGIC;
  signal \^p_23_in\ : STD_LOGIC;
  signal \pout[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2__1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3__1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_4__1_n_2\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg[0]\ : STD_LOGIC;
  signal \sect_cnt[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_4__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_5__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_6__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_7__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_3__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_4__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_5__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_2__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_3__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_4__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_5__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_3__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_4__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_5__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_3__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_4__1_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_5__1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \NLW_sect_cnt_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \empty_n_tmp_i_1__5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \fifo_rreq_valid_buf_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \invalid_len_event_i_3__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \pout[1]_i_1__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \pout[2]_i_1__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \pout[3]_i_2__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \pout[3]_i_3__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \pout[3]_i_4__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__1\ : label is "soft_lutpair239";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[0]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair236";
begin
  next_rreq <= \^next_rreq\;
  p_13_in <= \^p_13_in\;
  p_23_in <= \^p_23_in\;
  \q_reg[0]\ <= \^q_reg[0]\;
\could_multi_bursts.ARVALID_Dummy_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => full_n,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => throttl_cnt,
      I3 => m_axi_AXI_Lite_RGB_2_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D000000000000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_AXI_Lite_RGB_2_ARREADY,
      I2 => \throttl_cnt_reg[6]\,
      I3 => \throttl_cnt_reg[1]\,
      I4 => \could_multi_bursts.sect_handling_reg_0\,
      I5 => full_n,
      O => \^p_13_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => \sect_len_buf_reg[7]\,
      I2 => \sect_len_buf_reg[3]\(0),
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => \sect_len_buf_reg[7]\,
      I2 => \sect_len_buf_reg[3]\(1),
      O => \could_multi_bursts.arlen_buf_reg[1]\
    );
\could_multi_bursts.arlen_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => \sect_len_buf_reg[7]\,
      I2 => \sect_len_buf_reg[3]\(2),
      O => \could_multi_bursts.arlen_buf_reg[2]\
    );
\could_multi_bursts.arlen_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => \sect_len_buf_reg[7]\,
      I2 => \sect_len_buf_reg[3]\(3),
      O => \could_multi_bursts.arlen_buf_reg[3]\
    );
\could_multi_bursts.loop_cnt[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_23_in\,
      I1 => ap_rst_n,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => \sect_len_buf_reg[7]\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => \pout[3]_i_3__1_n_2\,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => empty_n_tmp_reg_n_2,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__6_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__6_n_2\,
      Q => data_vld_reg_n_2,
      R => ARESET
    );
\empty_n_tmp_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F775555"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => \sect_len_buf_reg[7]\,
      I3 => \^p_13_in\,
      I4 => CO(0),
      I5 => invalid_len_event_reg,
      O => \^q_reg[0]\
    );
\empty_n_tmp_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => empty_n_tmp_reg_n_2,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      O => \empty_n_tmp_i_1__5_n_2\
    );
empty_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_tmp_i_1__5_n_2\,
      Q => empty_n_tmp_reg_n_2,
      R => ARESET
    );
\end_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5D5D500"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_23_in\,
      I2 => CO(0),
      I3 => fifo_rreq_valid_buf_reg_0,
      I4 => fifo_rreq_valid,
      I5 => invalid_len_event,
      O => \^next_rreq\
    );
\fifo_rreq_valid_buf_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2AD500"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_23_in\,
      I2 => CO(0),
      I3 => fifo_rreq_valid,
      I4 => fifo_rreq_valid_buf_reg_0,
      O => fifo_rreq_valid_buf_reg
    );
\full_n_tmp_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFFBBBBBBBB"
    )
        port map (
      I0 => \full_n_tmp_i_2__5_n_2\,
      I1 => ap_rst_n,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => empty_n_tmp_reg_n_2,
      I5 => data_vld_reg_n_2,
      O => \full_n_tmp_i_1__0_n_2\
    );
\full_n_tmp_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => full_n,
      I1 => \pout[3]_i_4__1_n_2\,
      I2 => pout_reg(0),
      I3 => pout_reg(1),
      I4 => pout_reg(3),
      I5 => pout_reg(2),
      O => \full_n_tmp_i_2__5_n_2\
    );
\full_n_tmp_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^q_reg[0]\,
      I1 => push,
      I2 => data_vld_reg_0,
      O => full_n_tmp_reg_0
    );
full_n_tmp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_tmp_i_1__0_n_2\,
      Q => full_n,
      R => '0'
    );
\invalid_len_event_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D500"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_23_in\,
      I2 => CO(0),
      I3 => fifo_rreq_valid,
      I4 => fifo_rreq_valid_buf_reg_0,
      O => fifo_rreq_valid_buf
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__1_n_2\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_4__1_n_2\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      O => \pout[1]_i_1__1_n_2\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(1),
      I2 => pout_reg(0),
      I3 => \pout[3]_i_4__1_n_2\,
      O => \pout[2]_i_1__1_n_2\
    );
\pout[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808044848484"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => data_vld_reg_n_2,
      I2 => empty_n_tmp_reg_n_2,
      I3 => \dout_buf_reg[34]\(0),
      I4 => beat_valid,
      I5 => \pout[3]_i_3__1_n_2\,
      O => \pout[3]_i_1__1_n_2\
    );
\pout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => pout_reg(3),
      I1 => \pout[3]_i_4__1_n_2\,
      I2 => pout_reg(0),
      I3 => pout_reg(1),
      I4 => pout_reg(2),
      O => \pout[3]_i_2__1_n_2\
    );
\pout[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3__1_n_2\
    );
\pout[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777FFFF"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => empty_n_tmp_reg_n_2,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      I4 => data_vld_reg_n_2,
      O => \pout[3]_i_4__1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_2\,
      D => \pout[0]_i_1__1_n_2\,
      Q => pout_reg(0),
      R => ARESET
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_2\,
      D => \pout[1]_i_1__1_n_2\,
      Q => pout_reg(1),
      R => ARESET
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_2\,
      D => \pout[2]_i_1__1_n_2\,
      Q => pout_reg(2),
      R => ARESET
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_2\,
      D => \pout[3]_i_2__1_n_2\,
      Q => pout_reg(3),
      R => ARESET
    );
\rreq_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAEAEAE"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => fifo_rreq_valid_buf_reg_0,
      I2 => invalid_len_event,
      I3 => \^p_23_in\,
      I4 => CO(0),
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \start_addr_buf_reg[31]\(0),
      I1 => \^p_23_in\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_cnt[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(0),
      O => \sect_cnt[0]_i_3__1_n_2\
    );
\sect_cnt[0]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(3),
      O => \sect_cnt[0]_i_4__1_n_2\
    );
\sect_cnt[0]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(2),
      O => \sect_cnt[0]_i_5__1_n_2\
    );
\sect_cnt[0]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(1),
      O => \sect_cnt[0]_i_6__1_n_2\
    );
\sect_cnt[0]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => Q(0),
      I2 => \^next_rreq\,
      O => \sect_cnt[0]_i_7__1_n_2\
    );
\sect_cnt[12]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(15),
      O => \sect_cnt[12]_i_2__1_n_2\
    );
\sect_cnt[12]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(14),
      O => \sect_cnt[12]_i_3__1_n_2\
    );
\sect_cnt[12]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(13),
      O => \sect_cnt[12]_i_4__1_n_2\
    );
\sect_cnt[12]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(12),
      O => \sect_cnt[12]_i_5__1_n_2\
    );
\sect_cnt[16]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(19),
      O => \sect_cnt[16]_i_2__1_n_2\
    );
\sect_cnt[16]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(18),
      O => \sect_cnt[16]_i_3__1_n_2\
    );
\sect_cnt[16]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(17),
      O => \sect_cnt[16]_i_4__1_n_2\
    );
\sect_cnt[16]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(16),
      O => \sect_cnt[16]_i_5__1_n_2\
    );
\sect_cnt[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(7),
      O => \sect_cnt[4]_i_2__1_n_2\
    );
\sect_cnt[4]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(6),
      O => \sect_cnt[4]_i_3__1_n_2\
    );
\sect_cnt[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(5),
      O => \sect_cnt[4]_i_4__1_n_2\
    );
\sect_cnt[4]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(4),
      O => \sect_cnt[4]_i_5__1_n_2\
    );
\sect_cnt[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(11),
      O => \sect_cnt[8]_i_2__1_n_2\
    );
\sect_cnt[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(10),
      O => \sect_cnt[8]_i_3__1_n_2\
    );
\sect_cnt[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(9),
      O => \sect_cnt[8]_i_4__1_n_2\
    );
\sect_cnt[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(8),
      O => \sect_cnt[8]_i_5__1_n_2\
    );
\sect_cnt_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[0]_i_2__1_n_2\,
      CO(2) => \sect_cnt_reg[0]_i_2__1_n_3\,
      CO(1) => \sect_cnt_reg[0]_i_2__1_n_4\,
      CO(0) => \sect_cnt_reg[0]_i_2__1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sect_cnt[0]_i_3__1_n_2\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \sect_cnt[0]_i_4__1_n_2\,
      S(2) => \sect_cnt[0]_i_5__1_n_2\,
      S(1) => \sect_cnt[0]_i_6__1_n_2\,
      S(0) => \sect_cnt[0]_i_7__1_n_2\
    );
\sect_cnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_1__1_n_2\,
      CO(3) => \sect_cnt_reg[12]_i_1__1_n_2\,
      CO(2) => \sect_cnt_reg[12]_i_1__1_n_3\,
      CO(1) => \sect_cnt_reg[12]_i_1__1_n_4\,
      CO(0) => \sect_cnt_reg[12]_i_1__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[15]\(3 downto 0),
      S(3) => \sect_cnt[12]_i_2__1_n_2\,
      S(2) => \sect_cnt[12]_i_3__1_n_2\,
      S(1) => \sect_cnt[12]_i_4__1_n_2\,
      S(0) => \sect_cnt[12]_i_5__1_n_2\
    );
\sect_cnt_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_1__1_n_2\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_1__1_n_3\,
      CO(1) => \sect_cnt_reg[16]_i_1__1_n_4\,
      CO(0) => \sect_cnt_reg[16]_i_1__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[19]\(3 downto 0),
      S(3) => \sect_cnt[16]_i_2__1_n_2\,
      S(2) => \sect_cnt[16]_i_3__1_n_2\,
      S(1) => \sect_cnt[16]_i_4__1_n_2\,
      S(0) => \sect_cnt[16]_i_5__1_n_2\
    );
\sect_cnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[0]_i_2__1_n_2\,
      CO(3) => \sect_cnt_reg[4]_i_1__1_n_2\,
      CO(2) => \sect_cnt_reg[4]_i_1__1_n_3\,
      CO(1) => \sect_cnt_reg[4]_i_1__1_n_4\,
      CO(0) => \sect_cnt_reg[4]_i_1__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[7]\(3 downto 0),
      S(3) => \sect_cnt[4]_i_2__1_n_2\,
      S(2) => \sect_cnt[4]_i_3__1_n_2\,
      S(1) => \sect_cnt[4]_i_4__1_n_2\,
      S(0) => \sect_cnt[4]_i_5__1_n_2\
    );
\sect_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_1__1_n_2\,
      CO(3) => \sect_cnt_reg[8]_i_1__1_n_2\,
      CO(2) => \sect_cnt_reg[8]_i_1__1_n_3\,
      CO(1) => \sect_cnt_reg[8]_i_1__1_n_4\,
      CO(0) => \sect_cnt_reg[8]_i_1__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[11]\(3 downto 0),
      S(3) => \sect_cnt[8]_i_2__1_n_2\,
      S(2) => \sect_cnt[8]_i_3__1_n_2\,
      S(1) => \sect_cnt[8]_i_4__1_n_2\,
      S(0) => \sect_cnt[8]_i_5__1_n_2\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_13_in\,
      I2 => \sect_len_buf_reg[7]\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      O => \^p_23_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_reg_slice is
  port (
    s_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb2_in_addr_read_reg_209_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \bus_equal_gen.data_buf_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_reg_slice : entity is "square_check_AXI_Lite_RGB_2_m_axi_reg_slice";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_reg_slice;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_2__0_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \^s_ready\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair260";
begin
  Q(0) <= \^q\(0);
  s_ready <= \^s_ready\;
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(0),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__0_n_2\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(10),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__0_n_2\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(11),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1__0_n_2\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(12),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1__0_n_2\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(13),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1__0_n_2\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(14),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1__0_n_2\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(15),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1__0_n_2\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(16),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1__0_n_2\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(17),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1__0_n_2\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(18),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1__0_n_2\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(19),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1__0_n_2\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(1),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__0_n_2\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(20),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1__0_n_2\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(21),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1__0_n_2\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(22),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1__0_n_2\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D088"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => \bus_equal_gen.rdata_valid_t_reg\,
      I3 => state(1),
      O => load_p1
    );
\data_p1[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(23),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_2__0_n_2\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(2),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__0_n_2\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(3),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__0_n_2\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(4),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__0_n_2\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(5),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__0_n_2\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(6),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__0_n_2\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(7),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__0_n_2\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(8),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__0_n_2\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_equal_gen.data_buf_reg[23]\(9),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__0_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_2__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_2\,
      Q => \rgb2_in_addr_read_reg_209_reg[23]\(9),
      R => '0'
    );
\data_p2[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[23]\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF0FC0"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => \^q\(0),
      I3 => state(1),
      I4 => \^s_ready\,
      O => \s_ready_t_i_1__0_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_2\,
      Q => \^s_ready\,
      R => ARESET
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0CCECCC"
    )
        port map (
      I0 => \^s_ready\,
      I1 => \^q\(0),
      I2 => \bus_equal_gen.rdata_valid_t_reg\,
      I3 => state(1),
      I4 => \ap_CS_fsm_reg[1]\,
      O => \state[0]_i_1__0_n_2\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^q\(0),
      O => \state[1]_i_1__0_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_2\,
      Q => \^q\(0),
      R => ARESET
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_2\,
      Q => state(1),
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1\ is
  port (
    \throttl_cnt_reg[6]_0\ : out STD_LOGIC;
    throttl_cnt : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    throttl_cnt1 : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ARVALID_Dummy : in STD_LOGIC;
    ARESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1\ : entity is "square_check_AXI_Lite_RGB_2_m_axi_throttl";
end \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1\;

architecture STRUCTURE of \fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1\ is
  signal minusOp : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \^throttl_cnt\ : STD_LOGIC;
  signal \throttl_cnt[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \throttl_cnt[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \^throttl_cnt_reg[6]_0\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[0]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[1]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[2]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[3]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[4]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[5]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[6]\ : STD_LOGIC;
  signal \throttl_cnt_reg_n_2_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_3__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of m_axi_AXI_Lite_RGB_2_ARVALID_INST_0_i_2 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \throttl_cnt[2]_i_1__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \throttl_cnt[3]_i_1__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \throttl_cnt[4]_i_1__1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_2__1\ : label is "soft_lutpair294";
begin
  throttl_cnt <= \^throttl_cnt\;
  \throttl_cnt_reg[6]_0\ <= \^throttl_cnt_reg[6]_0\;
\could_multi_bursts.araddr_buf[31]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[6]\,
      I1 => \throttl_cnt_reg_n_2_[7]\,
      I2 => \throttl_cnt_reg_n_2_[5]\,
      I3 => \throttl_cnt_reg_n_2_[4]\,
      O => \could_multi_bursts.arlen_buf_reg[3]\
    );
m_axi_AXI_Lite_RGB_2_ARVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^throttl_cnt_reg[6]_0\,
      I1 => \throttl_cnt_reg_n_2_[4]\,
      I2 => \throttl_cnt_reg_n_2_[5]\,
      I3 => \throttl_cnt_reg_n_2_[7]\,
      I4 => \throttl_cnt_reg_n_2_[6]\,
      O => \^throttl_cnt\
    );
m_axi_AXI_Lite_RGB_2_ARVALID_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[1]\,
      I1 => \throttl_cnt_reg_n_2_[0]\,
      I2 => \throttl_cnt_reg_n_2_[3]\,
      I3 => \throttl_cnt_reg_n_2_[2]\,
      O => \^throttl_cnt_reg[6]_0\
    );
\throttl_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFFA800"
    )
        port map (
      I0 => m_axi_AXI_Lite_RGB_2_ARREADY,
      I1 => Q(1),
      I2 => Q(0),
      I3 => ARVALID_Dummy,
      I4 => \^throttl_cnt\,
      I5 => \throttl_cnt_reg_n_2_[0]\,
      O => \throttl_cnt[0]_i_1__0_n_2\
    );
\throttl_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF4"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[0]\,
      I1 => \^throttl_cnt\,
      I2 => throttl_cnt1,
      I3 => \throttl_cnt_reg_n_2_[1]\,
      O => \throttl_cnt[1]_i_1__0_n_2\
    );
\throttl_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[0]\,
      I1 => \throttl_cnt_reg_n_2_[1]\,
      I2 => \throttl_cnt_reg_n_2_[2]\,
      O => minusOp(2)
    );
\throttl_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[3]\,
      I1 => \throttl_cnt_reg_n_2_[0]\,
      I2 => \throttl_cnt_reg_n_2_[1]\,
      I3 => \throttl_cnt_reg_n_2_[2]\,
      O => minusOp(3)
    );
\throttl_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[1]\,
      I1 => \throttl_cnt_reg_n_2_[0]\,
      I2 => \throttl_cnt_reg_n_2_[3]\,
      I3 => \throttl_cnt_reg_n_2_[2]\,
      I4 => \throttl_cnt_reg_n_2_[4]\,
      O => minusOp(4)
    );
\throttl_cnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[5]\,
      I1 => \throttl_cnt_reg_n_2_[1]\,
      I2 => \throttl_cnt_reg_n_2_[0]\,
      I3 => \throttl_cnt_reg_n_2_[3]\,
      I4 => \throttl_cnt_reg_n_2_[2]\,
      I5 => \throttl_cnt_reg_n_2_[4]\,
      O => minusOp(5)
    );
\throttl_cnt[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[6]\,
      I1 => \throttl_cnt_reg_n_2_[4]\,
      I2 => \throttl_cnt_reg_n_2_[5]\,
      I3 => \^throttl_cnt_reg[6]_0\,
      O => minusOp(6)
    );
\throttl_cnt[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \throttl_cnt_reg_n_2_[7]\,
      I1 => \throttl_cnt_reg_n_2_[6]\,
      I2 => \^throttl_cnt_reg[6]_0\,
      I3 => \throttl_cnt_reg_n_2_[5]\,
      I4 => \throttl_cnt_reg_n_2_[4]\,
      O => minusOp(7)
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \throttl_cnt[0]_i_1__0_n_2\,
      Q => \throttl_cnt_reg_n_2_[0]\,
      R => ARESET
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \throttl_cnt[1]_i_1__0_n_2\,
      Q => \throttl_cnt_reg_n_2_[1]\,
      R => ARESET
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(2),
      Q => \throttl_cnt_reg_n_2_[2]\,
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(3),
      Q => \throttl_cnt_reg_n_2_[3]\,
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(4),
      Q => \throttl_cnt_reg_n_2_[4]\,
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(5),
      Q => \throttl_cnt_reg_n_2_[5]\,
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(6),
      Q => \throttl_cnt_reg_n_2_[6]\,
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^throttl_cnt\,
      D => minusOp(7),
      Q => \throttl_cnt_reg_n_2_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_s_axi is
  port (
    s_axi_AXI_Lite_RGB_2_AWREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_WREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_RVALID : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_ARREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_BVALID : out STD_LOGIC;
    rgb2_in : out STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_AXI_Lite_RGB_2_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_AWVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_WVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXI_Lite_RGB_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXI_Lite_RGB_2_RREADY : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_ARVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXI_Lite_RGB_2_BREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_s_axi : entity is "square_check_AXI_Lite_RGB_2_s_axi";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_s_axi;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_s_axi is
  signal ar_hs : STD_LOGIC;
  signal \int_rgb2_in[31]_i_3_n_2\ : STD_LOGIC;
  signal \int_rgb2_in_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_rgb2_in_reg_n_2_[1]\ : STD_LOGIC;
  signal \or\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \rdata_data[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \^rgb2_in\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rstate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rstate[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \rstate[2]_i_1__0_n_2\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[4]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \wstate[1]_i_1__0_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \int_rgb2_in[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_rgb2_in[10]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_rgb2_in[11]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_rgb2_in[12]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_rgb2_in[13]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_rgb2_in[14]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_rgb2_in[15]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_rgb2_in[16]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_rgb2_in[17]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_rgb2_in[18]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_rgb2_in[19]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_rgb2_in[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_rgb2_in[20]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_rgb2_in[21]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_rgb2_in[22]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_rgb2_in[23]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_rgb2_in[24]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_rgb2_in[25]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_rgb2_in[26]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_rgb2_in[27]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_rgb2_in[28]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_rgb2_in[29]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_rgb2_in[2]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_rgb2_in[30]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_rgb2_in[31]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_rgb2_in[31]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_rgb2_in[3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_rgb2_in[4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_rgb2_in[5]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_rgb2_in[6]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_rgb2_in[7]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_rgb2_in[8]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_rgb2_in[9]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \rstate[0]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \rstate[2]_i_1__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of s_axi_AXI_Lite_RGB_2_ARREADY_INST_0 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of s_axi_AXI_Lite_RGB_2_AWREADY_INST_0 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of s_axi_AXI_Lite_RGB_2_BVALID_INST_0 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of s_axi_AXI_Lite_RGB_2_RVALID_INST_0 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of s_axi_AXI_Lite_RGB_2_WREADY_INST_0 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \wstate[0]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \wstate[1]_i_1__0\ : label is "soft_lutpair298";
begin
  rgb2_in(29 downto 0) <= \^rgb2_in\(29 downto 0);
\int_rgb2_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(0),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(0),
      I2 => \int_rgb2_in_reg_n_2_[0]\,
      O => \or\(0)
    );
\int_rgb2_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(10),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(1),
      I2 => \^rgb2_in\(8),
      O => \or\(10)
    );
\int_rgb2_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(11),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(1),
      I2 => \^rgb2_in\(9),
      O => \or\(11)
    );
\int_rgb2_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(12),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(1),
      I2 => \^rgb2_in\(10),
      O => \or\(12)
    );
\int_rgb2_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(13),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(1),
      I2 => \^rgb2_in\(11),
      O => \or\(13)
    );
\int_rgb2_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(14),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(1),
      I2 => \^rgb2_in\(12),
      O => \or\(14)
    );
\int_rgb2_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(15),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(1),
      I2 => \^rgb2_in\(13),
      O => \or\(15)
    );
\int_rgb2_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(16),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(2),
      I2 => \^rgb2_in\(14),
      O => \or\(16)
    );
\int_rgb2_in[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(17),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(2),
      I2 => \^rgb2_in\(15),
      O => \or\(17)
    );
\int_rgb2_in[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(18),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(2),
      I2 => \^rgb2_in\(16),
      O => \or\(18)
    );
\int_rgb2_in[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(19),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(2),
      I2 => \^rgb2_in\(17),
      O => \or\(19)
    );
\int_rgb2_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(1),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(0),
      I2 => \int_rgb2_in_reg_n_2_[1]\,
      O => \or\(1)
    );
\int_rgb2_in[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(20),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(2),
      I2 => \^rgb2_in\(18),
      O => \or\(20)
    );
\int_rgb2_in[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(21),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(2),
      I2 => \^rgb2_in\(19),
      O => \or\(21)
    );
\int_rgb2_in[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(22),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(2),
      I2 => \^rgb2_in\(20),
      O => \or\(22)
    );
\int_rgb2_in[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(23),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(2),
      I2 => \^rgb2_in\(21),
      O => \or\(23)
    );
\int_rgb2_in[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(24),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(3),
      I2 => \^rgb2_in\(22),
      O => \or\(24)
    );
\int_rgb2_in[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(25),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(3),
      I2 => \^rgb2_in\(23),
      O => \or\(25)
    );
\int_rgb2_in[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(26),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(3),
      I2 => \^rgb2_in\(24),
      O => \or\(26)
    );
\int_rgb2_in[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(27),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(3),
      I2 => \^rgb2_in\(25),
      O => \or\(27)
    );
\int_rgb2_in[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(28),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(3),
      I2 => \^rgb2_in\(26),
      O => \or\(28)
    );
\int_rgb2_in[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(29),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(3),
      I2 => \^rgb2_in\(27),
      O => \or\(29)
    );
\int_rgb2_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(2),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(0),
      I2 => \^rgb2_in\(0),
      O => \or\(2)
    );
\int_rgb2_in[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(30),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(3),
      I2 => \^rgb2_in\(28),
      O => \or\(30)
    );
\int_rgb2_in[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[0]\,
      I2 => s_axi_AXI_Lite_RGB_2_WVALID,
      I3 => \int_rgb2_in[31]_i_3_n_2\,
      O => p_0_in
    );
\int_rgb2_in[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(31),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(3),
      I2 => \^rgb2_in\(29),
      O => \or\(31)
    );
\int_rgb2_in[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_2_[1]\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => \waddr_reg_n_2_[4]\,
      O => \int_rgb2_in[31]_i_3_n_2\
    );
\int_rgb2_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(3),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(0),
      I2 => \^rgb2_in\(1),
      O => \or\(3)
    );
\int_rgb2_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(4),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(0),
      I2 => \^rgb2_in\(2),
      O => \or\(4)
    );
\int_rgb2_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(5),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(0),
      I2 => \^rgb2_in\(3),
      O => \or\(5)
    );
\int_rgb2_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(6),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(0),
      I2 => \^rgb2_in\(4),
      O => \or\(6)
    );
\int_rgb2_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(7),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(0),
      I2 => \^rgb2_in\(5),
      O => \or\(7)
    );
\int_rgb2_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(8),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(1),
      I2 => \^rgb2_in\(6),
      O => \or\(8)
    );
\int_rgb2_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_WDATA(9),
      I1 => s_axi_AXI_Lite_RGB_2_WSTRB(1),
      I2 => \^rgb2_in\(7),
      O => \or\(9)
    );
\int_rgb2_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(0),
      Q => \int_rgb2_in_reg_n_2_[0]\,
      R => '0'
    );
\int_rgb2_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(10),
      Q => \^rgb2_in\(8),
      R => '0'
    );
\int_rgb2_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(11),
      Q => \^rgb2_in\(9),
      R => '0'
    );
\int_rgb2_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(12),
      Q => \^rgb2_in\(10),
      R => '0'
    );
\int_rgb2_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(13),
      Q => \^rgb2_in\(11),
      R => '0'
    );
\int_rgb2_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(14),
      Q => \^rgb2_in\(12),
      R => '0'
    );
\int_rgb2_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(15),
      Q => \^rgb2_in\(13),
      R => '0'
    );
\int_rgb2_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(16),
      Q => \^rgb2_in\(14),
      R => '0'
    );
\int_rgb2_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(17),
      Q => \^rgb2_in\(15),
      R => '0'
    );
\int_rgb2_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(18),
      Q => \^rgb2_in\(16),
      R => '0'
    );
\int_rgb2_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(19),
      Q => \^rgb2_in\(17),
      R => '0'
    );
\int_rgb2_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(1),
      Q => \int_rgb2_in_reg_n_2_[1]\,
      R => '0'
    );
\int_rgb2_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(20),
      Q => \^rgb2_in\(18),
      R => '0'
    );
\int_rgb2_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(21),
      Q => \^rgb2_in\(19),
      R => '0'
    );
\int_rgb2_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(22),
      Q => \^rgb2_in\(20),
      R => '0'
    );
\int_rgb2_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(23),
      Q => \^rgb2_in\(21),
      R => '0'
    );
\int_rgb2_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(24),
      Q => \^rgb2_in\(22),
      R => '0'
    );
\int_rgb2_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(25),
      Q => \^rgb2_in\(23),
      R => '0'
    );
\int_rgb2_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(26),
      Q => \^rgb2_in\(24),
      R => '0'
    );
\int_rgb2_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(27),
      Q => \^rgb2_in\(25),
      R => '0'
    );
\int_rgb2_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(28),
      Q => \^rgb2_in\(26),
      R => '0'
    );
\int_rgb2_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(29),
      Q => \^rgb2_in\(27),
      R => '0'
    );
\int_rgb2_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(2),
      Q => \^rgb2_in\(0),
      R => '0'
    );
\int_rgb2_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(30),
      Q => \^rgb2_in\(28),
      R => '0'
    );
\int_rgb2_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(31),
      Q => \^rgb2_in\(29),
      R => '0'
    );
\int_rgb2_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(3),
      Q => \^rgb2_in\(1),
      R => '0'
    );
\int_rgb2_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(4),
      Q => \^rgb2_in\(2),
      R => '0'
    );
\int_rgb2_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(5),
      Q => \^rgb2_in\(3),
      R => '0'
    );
\int_rgb2_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(6),
      Q => \^rgb2_in\(4),
      R => '0'
    );
\int_rgb2_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(7),
      Q => \^rgb2_in\(5),
      R => '0'
    );
\int_rgb2_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(8),
      Q => \^rgb2_in\(6),
      R => '0'
    );
\int_rgb2_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \or\(9),
      Q => \^rgb2_in\(7),
      R => '0'
    );
\rdata_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_AXI_Lite_RGB_2_ARADDR(2),
      I2 => s_axi_AXI_Lite_RGB_2_ARADDR(3),
      I3 => s_axi_AXI_Lite_RGB_2_ARADDR(0),
      I4 => s_axi_AXI_Lite_RGB_2_ARADDR(1),
      I5 => s_axi_AXI_Lite_RGB_2_ARADDR(4),
      O => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_ARVALID,
      I1 => rstate(2),
      I2 => rstate(0),
      O => ar_hs
    );
\rdata_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_rgb2_in_reg_n_2_[0]\,
      Q => s_axi_AXI_Lite_RGB_2_RDATA(0),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(8),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(10),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(9),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(11),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(10),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(12),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(11),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(13),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(12),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(14),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(13),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(15),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(14),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(16),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(15),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(17),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(16),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(18),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(17),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(19),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_rgb2_in_reg_n_2_[1]\,
      Q => s_axi_AXI_Lite_RGB_2_RDATA(1),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(18),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(20),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(19),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(21),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(20),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(22),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(21),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(23),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(22),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(24),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(23),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(25),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(24),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(26),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(25),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(27),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(26),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(28),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(27),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(29),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(0),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(2),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(28),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(30),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(29),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(31),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(1),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(3),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(2),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(4),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(3),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(5),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(4),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(6),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(5),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(7),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(6),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(8),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rdata_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^rgb2_in\(7),
      Q => s_axi_AXI_Lite_RGB_2_RDATA(9),
      R => \rdata_data[31]_i_1__0_n_2\
    );
\rstate[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD3"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_ARVALID,
      I1 => rstate(2),
      I2 => rstate(0),
      I3 => s_axi_AXI_Lite_RGB_2_RREADY,
      O => \rstate[0]_i_1__0_n_2\
    );
\rstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5202"
    )
        port map (
      I0 => rstate(2),
      I1 => s_axi_AXI_Lite_RGB_2_RREADY,
      I2 => rstate(0),
      I3 => s_axi_AXI_Lite_RGB_2_ARVALID,
      O => \rstate[2]_i_1__0_n_2\
    );
\rstate_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1__0_n_2\,
      Q => rstate(0),
      S => ARESET
    );
\rstate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[2]_i_1__0_n_2\,
      Q => rstate(2),
      R => ARESET
    );
s_axi_AXI_Lite_RGB_2_ARREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_rst_n,
      I1 => rstate(2),
      I2 => rstate(0),
      O => s_axi_AXI_Lite_RGB_2_ARREADY
    );
s_axi_AXI_Lite_RGB_2_AWREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_rst_n,
      I1 => wstate(0),
      I2 => wstate(1),
      O => s_axi_AXI_Lite_RGB_2_AWREADY
    );
s_axi_AXI_Lite_RGB_2_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_AXI_Lite_RGB_2_BVALID
    );
s_axi_AXI_Lite_RGB_2_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(2),
      I1 => rstate(0),
      O => s_axi_AXI_Lite_RGB_2_RVALID
    );
s_axi_AXI_Lite_RGB_2_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_AXI_Lite_RGB_2_WREADY
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_AWVALID,
      I1 => wstate(0),
      I2 => wstate(1),
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXI_Lite_RGB_2_AWADDR(0),
      Q => \waddr_reg_n_2_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXI_Lite_RGB_2_AWADDR(1),
      Q => \waddr_reg_n_2_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXI_Lite_RGB_2_AWADDR(2),
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXI_Lite_RGB_2_AWADDR(3),
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXI_Lite_RGB_2_AWADDR(4),
      Q => \waddr_reg_n_2_[4]\,
      R => '0'
    );
\wstate[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => s_axi_AXI_Lite_RGB_2_AWVALID,
      I1 => wstate(0),
      I2 => s_axi_AXI_Lite_RGB_2_WVALID,
      I3 => wstate(1),
      O => \wstate[0]_i_1__0_n_2\
    );
\wstate[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5202"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_AXI_Lite_RGB_2_BREADY,
      I2 => wstate(0),
      I3 => s_axi_AXI_Lite_RGB_2_WVALID,
      O => \wstate[1]_i_1__0_n_2\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1__0_n_2\,
      Q => wstate(0),
      R => ARESET
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1__0_n_2\,
      Q => wstate(1),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_n_MakbM_ram is
  port (
    q0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    n_Mat_buff_load_reg_2540 : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_n_MakbM_ram : entity is "square_check_n_MakbM_ram";
end fmchc_python1300c_square_check_0_0_square_check_n_MakbM_ram;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_n_MakbM_ram is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg_0 : label is "INDEPENDENT";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 55296;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "n_Mat_buff_U/square_check_n_MakbM_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 8;
  attribute CLOCK_DOMAINS of ram_reg_1 : label is "INDEPENDENT";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 55296;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "n_Mat_buff_U/square_check_n_MakbM_ram_U/ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 4095;
  attribute bram_slice_begin of ram_reg_1 : label is 9;
  attribute bram_slice_end of ram_reg_1 : label is 10;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addr0(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d0(7 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d0(8),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7 downto 0) => q0(7 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 1) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 1),
      DOPADOP(0) => q0(8),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => n_Mat_buff_load_reg_2540,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 2) => addr0(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => d0(10 downto 9),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 2),
      DOADO(1 downto 0) => q0(10 downto 9),
      DOBDO(15 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ce0,
      ENBWREN => '0',
      REGCEAREGCE => n_Mat_buff_load_reg_2540,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0 : in STD_LOGIC;
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore : entity is "dataflow_in_loop_dEe_memcore";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore is
begin
dataflow_in_loop_dEe_memcore_ram_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram
     port map (
      Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      WEA(0) => WEA(0),
      addr0(13 downto 0) => addr0(13 downto 0),
      addr1(13 downto 0) => addr1(13 downto 0),
      ap_clk => ap_clk,
      d0(23 downto 0) => d0(23 downto 0),
      memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0 => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      q1(23 downto 0) => q1(23 downto 0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_2 is
  port (
    \tmp_15_i_i_i_reg_773_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \tmp_15_i_i_i_reg_773_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_i_i_i_reg_766_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_i_i_i_reg_766_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_i_i_i_reg_759_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_i_i_i_reg_759_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0 : in STD_LOGIC;
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_2 : entity is "dataflow_in_loop_dEe_memcore";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_2;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_2 is
begin
dataflow_in_loop_dEe_memcore_ram_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_ram_3
     port map (
      Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      WEA(0) => WEA(0),
      addr0(13 downto 0) => addr0(13 downto 0),
      addr1(13 downto 0) => addr1(13 downto 0),
      ap_clk => ap_clk,
      d0(23 downto 0) => d0(23 downto 0),
      memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0 => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_11_0(23 downto 0) => ram_reg_11(23 downto 0),
      \tmp_11_i_i_i_reg_766_reg[3]\(3 downto 0) => \tmp_11_i_i_i_reg_766_reg[3]\(3 downto 0),
      \tmp_11_i_i_i_reg_766_reg[7]\(3 downto 0) => \tmp_11_i_i_i_reg_766_reg[7]\(3 downto 0),
      \tmp_15_i_i_i_reg_773_reg[3]\(3 downto 0) => \tmp_15_i_i_i_reg_773_reg[3]\(3 downto 0),
      \tmp_15_i_i_i_reg_773_reg[7]\(3 downto 0) => \tmp_15_i_i_i_reg_773_reg[7]\(3 downto 0),
      \tmp_19_i_i_i_reg_759_reg[3]\(3 downto 0) => \tmp_19_i_i_i_reg_759_reg[3]\(3 downto 0),
      \tmp_19_i_i_i_reg_759_reg[7]\(3 downto 0) => \tmp_19_i_i_i_reg_759_reg[7]\(3 downto 0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi is
  port (
    row_0_i_i_channel_full_n : out STD_LOGIC;
    sum_i_i_reg_213_reg : out STD_LOGIC;
    row_0_i_i_channel_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    row_0_i_i_channel2_full_n : in STD_LOGIC;
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready : in STD_LOGIC;
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_condition_154 : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi : entity is "dataflow_in_loop_fYi";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi is
  signal internal_empty_n_i_1_n_2 : STD_LOGIC;
  signal internal_full_n_i_1_n_2 : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_2\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \^row_0_i_i_channel_empty_n\ : STD_LOGIC;
  signal \^row_0_i_i_channel_full_n\ : STD_LOGIC;
begin
  row_0_i_i_channel_empty_n <= \^row_0_i_i_channel_empty_n\;
  row_0_i_i_channel_full_n <= \^row_0_i_i_channel_full_n\;
U_dataflow_in_loop_fYi_shiftReg: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi_shiftReg
     port map (
      D(5 downto 0) => D(5 downto 0),
      ap_clk => ap_clk,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(5 downto 0) => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(5 downto 0),
      dataflow_in_loop_Loo_U0_rgb2_in3_out_write => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      internal_full_n_reg => \^row_0_i_i_channel_full_n\,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0)
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A002A002A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__2_n_2\,
      I2 => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      I3 => \^row_0_i_i_channel_empty_n\,
      I4 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I5 => \^row_0_i_i_channel_full_n\,
      O => internal_empty_n_i_1_n_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_2,
      Q => \^row_0_i_i_channel_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF73F373F373F3"
    )
        port map (
      I0 => \internal_full_n_i_2__2_n_2\,
      I1 => ap_rst_n,
      I2 => \^row_0_i_i_channel_full_n\,
      I3 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I4 => \^row_0_i_i_channel_empty_n\,
      I5 => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      O => internal_full_n_i_1_n_2
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \internal_full_n_i_2__2_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_2,
      Q => \^row_0_i_i_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7F7F7F7080808"
    )
        port map (
      I0 => \^row_0_i_i_channel_empty_n\,
      I1 => \ap_CS_fsm_reg[0]\(0),
      I2 => ap_condition_154,
      I3 => \^row_0_i_i_channel_full_n\,
      I4 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I2 => \^row_0_i_i_channel_full_n\,
      I3 => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      I4 => \^row_0_i_i_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => mOutPtr(0),
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => mOutPtr(1),
      S => ARESET
    );
sum_i_i_reg_213_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^row_0_i_i_channel_empty_n\,
      I1 => ap_done_reg,
      I2 => row_0_i_i_channel2_full_n,
      I3 => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
      O => sum_i_i_reg_213_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j is
  port (
    ap_condition_147 : out STD_LOGIC;
    row_0_i_i_channel1_empty_n : out STD_LOGIC;
    row_0_i_i_channel1_full_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dataflow_in_loop_Loo_1_U0_start_state : in STD_LOGIC;
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0]\ : in STD_LOGIC;
    rgb2_in3_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write : in STD_LOGIC;
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j : entity is "dataflow_in_loop_g8j";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j is
  signal internal_empty_n_i_1_n_2 : STD_LOGIC;
  signal internal_empty_n_i_2_n_2 : STD_LOGIC;
  signal internal_full_n_i_1_n_2 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^row_0_i_i_channel1_empty_n\ : STD_LOGIC;
  signal \^row_0_i_i_channel1_full_n\ : STD_LOGIC;
begin
  row_0_i_i_channel1_empty_n <= \^row_0_i_i_channel1_empty_n\;
  row_0_i_i_channel1_full_n <= \^row_0_i_i_channel1_full_n\;
U_dataflow_in_loop_g8j_shiftReg: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j_shiftReg
     port map (
      A(5 downto 0) => A(5 downto 0),
      ap_clk => ap_clk,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(5 downto 0) => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(5 downto 0),
      dataflow_in_loop_Loo_U0_rgb2_in3_out_write => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      internal_full_n_reg => \^row_0_i_i_channel1_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_2_[1]\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => dataflow_in_loop_Loo_1_U0_start_state,
      I1 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0]\,
      I2 => \^row_0_i_i_channel1_empty_n\,
      I3 => rgb2_in3_channel_empty_n,
      I4 => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg,
      I5 => ap_done_reg,
      O => ap_condition_147
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A002A002A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_i_2_n_2,
      I2 => memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
      I3 => \^row_0_i_i_channel1_empty_n\,
      I4 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I5 => \^row_0_i_i_channel1_full_n\,
      O => internal_empty_n_i_1_n_2
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => internal_empty_n_i_2_n_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_2,
      Q => \^row_0_i_i_channel1_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0FFF0FFFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => ap_rst_n,
      I3 => \^row_0_i_i_channel1_full_n\,
      I4 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I5 => internal_empty_n_reg_0,
      O => internal_full_n_i_1_n_2
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_2,
      Q => \^row_0_i_i_channel1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^row_0_i_i_channel1_empty_n\,
      I1 => memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
      I2 => \^row_0_i_i_channel1_full_n\,
      I3 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I2 => \^row_0_i_i_channel1_full_n\,
      I3 => memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
      I4 => \^row_0_i_i_channel1_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi is
  port (
    rgb1_in1_channel_full_n : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 29 downto 0 );
    rgb1_in1_channel_empty_n : out STD_LOGIC;
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write : in STD_LOGIC;
    memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_condition_154 : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \rgb1_in1_reg_230_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi : entity is "dataflow_in_loop_hbi";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi is
  signal internal_empty_n_i_1_n_2 : STD_LOGIC;
  signal internal_full_n_i_1_n_2 : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^rgb1_in1_channel_empty_n\ : STD_LOGIC;
  signal \^rgb1_in1_channel_full_n\ : STD_LOGIC;
begin
  rgb1_in1_channel_empty_n <= \^rgb1_in1_channel_empty_n\;
  rgb1_in1_channel_full_n <= \^rgb1_in1_channel_full_n\;
U_dataflow_in_loop_hbi_shiftReg: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi_shiftReg
     port map (
      C(29 downto 0) => C(29 downto 0),
      ap_clk => ap_clk,
      dataflow_in_loop_Loo_U0_rgb2_in3_out_write => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      internal_full_n_reg => \^rgb1_in1_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_2_[1]\,
      \rgb1_in1_reg_230_reg[29]\(29 downto 0) => \rgb1_in1_reg_230_reg[29]\(29 downto 0)
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A002A002A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__3_n_2\,
      I2 => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      I3 => \^rgb1_in1_channel_empty_n\,
      I4 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I5 => \^rgb1_in1_channel_full_n\,
      O => internal_empty_n_i_1_n_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_2,
      Q => \^rgb1_in1_channel_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF73F373F373F3"
    )
        port map (
      I0 => \internal_full_n_i_2__3_n_2\,
      I1 => ap_rst_n,
      I2 => \^rgb1_in1_channel_full_n\,
      I3 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I4 => \^rgb1_in1_channel_empty_n\,
      I5 => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      O => internal_full_n_i_1_n_2
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => \internal_full_n_i_2__3_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_2,
      Q => \^rgb1_in1_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7F7F7F7080808"
    )
        port map (
      I0 => \^rgb1_in1_channel_empty_n\,
      I1 => \ap_CS_fsm_reg[0]\(0),
      I2 => ap_condition_154,
      I3 => \^rgb1_in1_channel_full_n\,
      I4 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      I2 => \^rgb1_in1_channel_full_n\,
      I3 => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      I4 => \^rgb1_in1_channel_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dataflow_in_loop_Loo_U0_rgb2_in3_out_write : out STD_LOGIC;
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]\ : out STD_LOGIC;
    ap_start1_out : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_reg : out STD_LOGIC;
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg : out STD_LOGIC;
    ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg : out STD_LOGIC;
    rgb2_in3_channel_empty_n : out STD_LOGIC;
    dataflow_in_loop_Loo_1_U0_start_state : in STD_LOGIC;
    ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    row_0_i_i_channel1_full_n : in STD_LOGIC;
    rgb1_in1_channel_full_n : in STD_LOGIC;
    row_0_i_i_channel_full_n : in STD_LOGIC;
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready : in STD_LOGIC;
    ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready : in STD_LOGIC;
    memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \rgb2_in3_reg_225_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    internal_empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs : entity is "dataflow_in_loop_ibs";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs is
  signal \^ap_start1_out\ : STD_LOGIC;
  signal \^dataflow_in_loop_loo_1_u0_start_cnt_reg[6]\ : STD_LOGIC;
  signal \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_2 : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_2\ : STD_LOGIC;
  signal internal_full_n_i_1_n_2 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^rgb2_in3_channel_empty_n\ : STD_LOGIC;
  signal rgb2_in3_channel_full_n : STD_LOGIC;
  signal sum_i_i_reg_213_reg_i_40_n_2 : STD_LOGIC;
begin
  ap_start1_out <= \^ap_start1_out\;
  \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]\ <= \^dataflow_in_loop_loo_1_u0_start_cnt_reg[6]\;
  dataflow_in_loop_Loo_U0_rgb2_in3_out_write <= \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\;
  rgb2_in3_channel_empty_n <= \^rgb2_in3_channel_empty_n\;
U_dataflow_in_loop_ibs_shiftReg: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs_shiftReg
     port map (
      C(29 downto 0) => C(29 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_2_[1]\,
      rgb2_in3_channel_full_n => rgb2_in3_channel_full_n,
      \rgb2_in3_reg_225_reg[29]\(29 downto 0) => \rgb2_in3_reg_225_reg[29]\(29 downto 0)
    );
ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220AAA0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_start1_out\,
      I2 => \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\,
      I3 => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
      I4 => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_0,
      O => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg
    );
ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAAA00000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_start1_out\,
      I2 => \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\,
      I3 => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
      I4 => ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready,
      I5 => ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready,
      O => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_reg
    );
ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A0000AAAA0000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_start1_out\,
      I2 => \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\,
      I3 => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
      I4 => ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready,
      I5 => ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready,
      O => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA0000FFFFFFFF"
    )
        port map (
      I0 => dataflow_in_loop_Loo_1_U0_start_state,
      I1 => \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\,
      I2 => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
      I3 => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_0,
      I4 => \^dataflow_in_loop_loo_1_u0_start_cnt_reg[6]\,
      I5 => ap_rst_n,
      O => SR(0)
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A002A002A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_empty_n_i_2__0_n_2\,
      I2 => memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
      I3 => \^rgb2_in3_channel_empty_n\,
      I4 => \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\,
      I5 => rgb2_in3_channel_full_n,
      O => internal_empty_n_i_1_n_2
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => \internal_empty_n_i_2__0_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_2,
      Q => \^rgb2_in3_channel_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0FFF0FFFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => ap_rst_n,
      I3 => rgb2_in3_channel_full_n,
      I4 => \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\,
      I5 => internal_empty_n_reg_0,
      O => internal_full_n_i_1_n_2
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_2,
      Q => rgb2_in3_channel_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^rgb2_in3_channel_empty_n\,
      I1 => memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
      I2 => rgb2_in3_channel_full_n,
      I3 => \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\,
      I2 => rgb2_in3_channel_full_n,
      I3 => memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
      I4 => \^rgb2_in3_channel_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => rgb2_in3_channel_full_n,
      I1 => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
      I2 => row_0_i_i_channel1_full_n,
      I3 => rgb1_in1_channel_full_n,
      I4 => row_0_i_i_channel_full_n,
      I5 => \^ap_start1_out\,
      O => \^dataflow_in_loop_loo_u0_rgb2_in3_out_write\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ARESET
    );
sum_i_i_reg_189_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dataflow_in_loop_Loo_1_U0_start_state,
      I1 => \^dataflow_in_loop_loo_1_u0_start_cnt_reg[6]\,
      O => \^ap_start1_out\
    );
sum_i_i_reg_213_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sum_i_i_reg_213_reg_i_40_n_2,
      I1 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\(0),
      I2 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\(1),
      I3 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\(2),
      O => \^dataflow_in_loop_loo_1_u0_start_cnt_reg[6]\
    );
sum_i_i_reg_213_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\(5),
      I1 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\(6),
      I2 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\(4),
      I3 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\(3),
      O => sum_i_i_reg_213_reg_i_40_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_i_i_reg_686_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    row_0_i_i_channel2_full_n : out STD_LOGIC;
    ap_condition_154 : out STD_LOGIC;
    row_0_i_i_channel2_empty_n : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    row_0_i_i_channel2_dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_i_i_reg_686_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb1_buff_t_empty_n : in STD_LOGIC;
    rgb2_buff_t_empty_n : in STD_LOGIC;
    ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    row_0_i_i_channel_empty_n : in STD_LOGIC;
    ap_start1_out : in STD_LOGIC;
    rgb1_in1_channel_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ARESET : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC : entity is "dataflow_in_loop_jbC";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC is
  signal \^ap_condition_154\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_2 : STD_LOGIC;
  signal internal_full_n_i_1_n_2 : STD_LOGIC;
  signal \mOutPtr0__1\ : STD_LOGIC;
  signal mOutPtr19_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^row_0_i_i_channel2_empty_n\ : STD_LOGIC;
  signal \^row_0_i_i_channel2_full_n\ : STD_LOGIC;
begin
  ap_condition_154 <= \^ap_condition_154\;
  row_0_i_i_channel2_empty_n <= \^row_0_i_i_channel2_empty_n\;
  row_0_i_i_channel2_full_n <= \^row_0_i_i_channel2_full_n\;
U_dataflow_in_loop_jbC_shiftReg: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC_shiftReg
     port map (
      D(5 downto 0) => D(5 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg[0]\(0),
      ap_clk => ap_clk,
      ap_condition_154 => \^ap_condition_154\,
      ap_done_reg => ap_done_reg,
      ap_start1_out => ap_start1_out,
      ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
      internal_full_n_reg => \^row_0_i_i_channel2_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_2_[1]\,
      \p_0_in__1\(1 downto 0) => \p_0_in__1\(1 downto 0),
      rgb1_in1_channel_empty_n => rgb1_in1_channel_empty_n,
      row_0_i_i_channel2_dout(4 downto 0) => row_0_i_i_channel2_dout(4 downto 0),
      row_0_i_i_channel_empty_n => row_0_i_i_channel_empty_n,
      \tmp_i_i_reg_686_reg[10]\(3 downto 0) => \tmp_i_i_reg_686_reg[10]\(3 downto 0),
      \tmp_i_i_reg_686_reg[11]\(0) => \tmp_i_i_reg_686_reg[11]\(0)
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A000E0E0E0E0"
    )
        port map (
      I0 => \^row_0_i_i_channel2_empty_n\,
      I1 => \mOutPtr0__1\,
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg_n_2_[1]\,
      I4 => \mOutPtr_reg_n_2_[0]\,
      I5 => mOutPtr19_out,
      O => internal_empty_n_i_1_n_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_2,
      Q => \^row_0_i_i_channel2_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => \mOutPtr0__1\,
      I3 => \^row_0_i_i_channel2_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr19_out,
      O => internal_full_n_i_1_n_2
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^row_0_i_i_channel2_empty_n\,
      I1 => \ap_CS_fsm_reg[0]_0\(0),
      I2 => rgb1_buff_t_empty_n,
      I3 => rgb2_buff_t_empty_n,
      I4 => \^row_0_i_i_channel2_full_n\,
      I5 => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      O => \mOutPtr0__1\
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => \^row_0_i_i_channel2_full_n\,
      I1 => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      I2 => \^row_0_i_i_channel2_empty_n\,
      I3 => \ap_CS_fsm_reg[0]_0\(0),
      I4 => rgb1_buff_t_empty_n,
      I5 => rgb2_buff_t_empty_n,
      O => mOutPtr19_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_2,
      Q => \^row_0_i_i_channel2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^row_0_i_i_channel2_empty_n\,
      I1 => \ap_CS_fsm_reg[0]_1\(0),
      I2 => \^row_0_i_i_channel2_full_n\,
      I3 => \ap_CS_fsm_reg[0]\(0),
      I4 => \^ap_condition_154\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      I2 => \^row_0_i_i_channel2_full_n\,
      I3 => \ap_CS_fsm_reg[0]_1\(0),
      I4 => \^row_0_i_i_channel2_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_read is
  port (
    m_axi_AXI_Lite_RGB_1_N_RREADY : out STD_LOGIC;
    ARVALID_Dummy : out STD_LOGIC;
    throttl_cnt1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARVALID : out STD_LOGIC;
    \could_multi_bursts.araddr_buf_reg[2]_0\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \throttl_cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_Lite_RGB_1_N_ARREADY : out STD_LOGIC;
    \rgb1_in_addr_read_reg_233_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_RLAST : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    throttl_cnt : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_ARREADY : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    p_13_in : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_read : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_read";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_read;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_read is
  signal \^arvalid_dummy\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal align_len : STD_LOGIC;
  signal \align_len_reg_n_2_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[13]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[14]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[9]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_7_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_8_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_9_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_6_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_6_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_6_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_n_9\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_2\ : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rdata_n_10 : STD_LOGIC;
  signal fifo_rdata_n_11 : STD_LOGIC;
  signal fifo_rdata_n_12 : STD_LOGIC;
  signal fifo_rdata_n_13 : STD_LOGIC;
  signal fifo_rdata_n_14 : STD_LOGIC;
  signal fifo_rdata_n_15 : STD_LOGIC;
  signal fifo_rdata_n_16 : STD_LOGIC;
  signal fifo_rdata_n_17 : STD_LOGIC;
  signal fifo_rdata_n_18 : STD_LOGIC;
  signal fifo_rdata_n_19 : STD_LOGIC;
  signal fifo_rdata_n_20 : STD_LOGIC;
  signal fifo_rdata_n_21 : STD_LOGIC;
  signal fifo_rdata_n_22 : STD_LOGIC;
  signal fifo_rdata_n_23 : STD_LOGIC;
  signal fifo_rdata_n_24 : STD_LOGIC;
  signal fifo_rdata_n_25 : STD_LOGIC;
  signal fifo_rdata_n_26 : STD_LOGIC;
  signal fifo_rdata_n_27 : STD_LOGIC;
  signal fifo_rdata_n_28 : STD_LOGIC;
  signal fifo_rdata_n_29 : STD_LOGIC;
  signal fifo_rdata_n_30 : STD_LOGIC;
  signal fifo_rdata_n_5 : STD_LOGIC;
  signal fifo_rdata_n_7 : STD_LOGIC;
  signal fifo_rdata_n_8 : STD_LOGIC;
  signal fifo_rdata_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 44 downto 38 );
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_73 : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_2\ : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal if_read : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal \^m_axi_axi_lite_rgb_1_n_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__0_n_8\ : STD_LOGIC;
  signal \minusOp_carry__0_n_9\ : STD_LOGIC;
  signal \minusOp_carry__1_n_9\ : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal minusOp_carry_n_8 : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rreq_handling_i_1_n_2 : STD_LOGIC;
  signal rreq_handling_reg_n_2 : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal s_ready : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal sect_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_len_buf[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_minusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair86";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair78";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0 : label is "soft_lutpair77";
  attribute METHODOLOGY_DRC_VIOS of minusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \minusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \minusOp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \throttl_cnt[1]_i_2\ : label is "soft_lutpair77";
begin
  ARVALID_Dummy <= \^arvalid_dummy\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  m_axi_AXI_Lite_RGB_1_N_ARADDR(29 downto 0) <= \^m_axi_axi_lite_rgb_1_n_araddr\(29 downto 0);
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_9\,
      Q => \align_len_reg_n_2_[10]\,
      R => SR(0)
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_8\,
      Q => \align_len_reg_n_2_[11]\,
      R => SR(0)
    );
\align_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_7\,
      Q => \align_len_reg_n_2_[13]\,
      R => SR(0)
    );
\align_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_6\,
      Q => \align_len_reg_n_2_[14]\,
      R => SR(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__1_n_9\,
      Q => \align_len_reg_n_2_[31]\,
      R => SR(0)
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp_carry_n_8,
      Q => \align_len_reg_n_2_[7]\,
      R => SR(0)
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp_carry_n_7,
      Q => \align_len_reg_n_2_[8]\,
      R => SR(0)
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp_carry_n_6,
      Q => \align_len_reg_n_2_[9]\,
      R => SR(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[7]\,
      Q => \beat_len_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[8]\,
      Q => \beat_len_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[9]\,
      Q => \beat_len_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[10]\,
      Q => \beat_len_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[11]\,
      Q => \beat_len_buf_reg_n_2_[9]\,
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_30,
      Q => s_data(0),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_20,
      Q => s_data(10),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_19,
      Q => s_data(11),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_18,
      Q => s_data(12),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_17,
      Q => s_data(13),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_16,
      Q => s_data(14),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_15,
      Q => s_data(15),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_14,
      Q => s_data(16),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_13,
      Q => s_data(17),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_12,
      Q => s_data(18),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_11,
      Q => s_data(19),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_29,
      Q => s_data(1),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_10,
      Q => s_data(20),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_9,
      Q => s_data(21),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_8,
      Q => s_data(22),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_7,
      Q => s_data(23),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_28,
      Q => s_data(2),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_27,
      Q => s_data(3),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_26,
      Q => s_data(4),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_25,
      Q => s_data(5),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_24,
      Q => s_data(6),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_23,
      Q => s_data(7),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_22,
      Q => s_data(8),
      R => SR(0)
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_21,
      Q => s_data(9),
      R => SR(0)
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rdata_n_5,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_3,
      Q => \^arvalid_dummy\,
      R => SR(0)
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(10),
      O => \could_multi_bursts.araddr_buf[12]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(9),
      O => \could_multi_bursts.araddr_buf[12]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(8),
      O => \could_multi_bursts.araddr_buf[12]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(7),
      O => \could_multi_bursts.araddr_buf[12]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(14),
      O => \could_multi_bursts.araddr_buf[16]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(13),
      O => \could_multi_bursts.araddr_buf[16]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(12),
      O => \could_multi_bursts.araddr_buf[16]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(11),
      O => \could_multi_bursts.araddr_buf[16]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(18),
      O => \could_multi_bursts.araddr_buf[20]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(17),
      O => \could_multi_bursts.araddr_buf[20]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(16),
      O => \could_multi_bursts.araddr_buf[20]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(15),
      O => \could_multi_bursts.araddr_buf[20]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(22),
      O => \could_multi_bursts.araddr_buf[24]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(21),
      O => \could_multi_bursts.araddr_buf[24]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(20),
      O => \could_multi_bursts.araddr_buf[24]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(19),
      O => \could_multi_bursts.araddr_buf[24]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(26),
      O => \could_multi_bursts.araddr_buf[28]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(25),
      O => \could_multi_bursts.araddr_buf[28]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(24),
      O => \could_multi_bursts.araddr_buf[28]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(23),
      O => \could_multi_bursts.araddr_buf[28]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_6_n_9\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[2]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_6_n_8\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_6_n_7\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \could_multi_bursts.araddr_buf[31]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(29),
      O => \could_multi_bursts.araddr_buf[31]_i_7_n_2\
    );
\could_multi_bursts.araddr_buf[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(28),
      O => \could_multi_bursts.araddr_buf[31]_i_8_n_2\
    );
\could_multi_bursts.araddr_buf[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(27),
      O => \could_multi_bursts.araddr_buf[31]_i_9_n_2\
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(6),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(5),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_araddr\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(10),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(11),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(12),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_axi_lite_rgb_1_n_araddr\(8 downto 7),
      O(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[12]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[12]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[12]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[12]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(13),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(14),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(15),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(16),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[16]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[16]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[16]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[16]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(17),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(18),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(19),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(20),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[20]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[20]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[20]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[20]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(21),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(22),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(23),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(24),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[24]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[24]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[24]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[24]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(25),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(26),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(27),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(28),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[28]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[28]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[28]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[28]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(29),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(2),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(30),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(31),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_6_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_6_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_6_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_6_n_9\,
      S(3) => '0',
      S(2) => \could_multi_bursts.araddr_buf[31]_i_7_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[31]_i_8_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[31]_i_9_n_2\
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(3),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(4),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_axi_lite_rgb_1_n_araddr\(2 downto 0),
      DI(0) => '0',
      O(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(5),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(6),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(7),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(8),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_axi_lite_rgb_1_n_araddr\(6 downto 3),
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[8]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[8]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[8]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(9),
      Q => \^m_axi_axi_lite_rgb_1_n_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_13_in,
      I1 => fifo_rreq_n_3,
      I2 => \sect_len_buf_reg_n_2_[0]\,
      O => \could_multi_bursts.arlen_buf[0]_i_1_n_2\
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_13_in,
      I1 => fifo_rreq_n_3,
      I2 => \sect_len_buf_reg_n_2_[1]\,
      O => \could_multi_bursts.arlen_buf[1]_i_1_n_2\
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_13_in,
      I1 => fifo_rreq_n_3,
      I2 => \sect_len_buf_reg_n_2_[2]\,
      O => \could_multi_bursts.arlen_buf[2]_i_1_n_2\
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_13_in,
      I1 => fifo_rreq_n_3,
      I2 => \sect_len_buf_reg_n_2_[3]\,
      O => \could_multi_bursts.arlen_buf[3]_i_1_n_2\
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \could_multi_bursts.arlen_buf[0]_i_1_n_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \could_multi_bursts.arlen_buf[1]_i_1_n_2\,
      Q => \^q\(1),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \could_multi_bursts.arlen_buf[2]_i_1_n_2\,
      Q => \^q\(2),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \could_multi_bursts.arlen_buf[3]_i_1_n_2\,
      Q => \^q\(3),
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \plusOp__1\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \plusOp__1\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \plusOp__1\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \plusOp__1\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \plusOp__1\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \plusOp__1\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \plusOp__1\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => p_13_in,
      I1 => fifo_rreq_n_3,
      I2 => \could_multi_bursts.sect_handling_reg_n_2\,
      I3 => rreq_handling_reg_n_2,
      O => \could_multi_bursts.sect_handling_i_1_n_2\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1_n_2\,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => SR(0)
    );
\end_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_buf[2]_i_1__0_n_2\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_9\,
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => SR(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_8\,
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => SR(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_7\,
      Q => \end_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_6\,
      Q => \end_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_9\,
      Q => \end_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_8\,
      Q => \end_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_7\,
      Q => \end_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_6\,
      Q => \end_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_9\,
      Q => \end_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_8\,
      Q => \end_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_7\,
      Q => \end_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_6\,
      Q => \end_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_9\,
      Q => \end_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_8\,
      Q => \end_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_7\,
      Q => \end_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_6\,
      Q => \end_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_9\,
      Q => \end_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_8\,
      Q => \end_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_7\,
      Q => \end_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_6\,
      Q => \end_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[2]_i_1__0_n_2\,
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_9\,
      Q => \end_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_8\,
      Q => \end_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_8,
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_7,
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_6,
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_9\,
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_8\,
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_7\,
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_6\,
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => SR(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[5]\,
      DI(2) => \start_addr_reg_n_2_[4]\,
      DI(1) => \start_addr_reg_n_2_[3]\,
      DI(0) => \start_addr_reg_n_2_[2]\,
      O(3) => end_addr_carry_n_6,
      O(2) => end_addr_carry_n_7,
      O(1) => end_addr_carry_n_8,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__0_n_2\,
      S(2) => \end_addr_carry_i_2__0_n_2\,
      S(1) => \end_addr_carry_i_3__0_n_2\,
      S(0) => \end_addr_carry_i_4__0_n_2\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[9]\,
      DI(2) => \start_addr_reg_n_2_[8]\,
      DI(1) => \start_addr_reg_n_2_[7]\,
      DI(0) => \start_addr_reg_n_2_[6]\,
      O(3) => \end_addr_carry__0_n_6\,
      O(2) => \end_addr_carry__0_n_7\,
      O(1) => \end_addr_carry__0_n_8\,
      O(0) => \end_addr_carry__0_n_9\,
      S(3) => \end_addr_carry__0_i_1__0_n_2\,
      S(2) => \end_addr_carry__0_i_2__0_n_2\,
      S(1) => \end_addr_carry__0_i_3__0_n_2\,
      S(0) => \end_addr_carry__0_i_4__0_n_2\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry__0_i_1__0_n_2\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[8]\,
      O => \end_addr_carry__0_i_2__0_n_2\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry__0_i_3__0_n_2\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry__0_i_4__0_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[13]\,
      DI(2) => \start_addr_reg_n_2_[12]\,
      DI(1) => \start_addr_reg_n_2_[11]\,
      DI(0) => \start_addr_reg_n_2_[10]\,
      O(3) => \end_addr_carry__1_n_6\,
      O(2) => \end_addr_carry__1_n_7\,
      O(1) => \end_addr_carry__1_n_8\,
      O(0) => \end_addr_carry__1_n_9\,
      S(3) => \end_addr_carry__1_i_1__0_n_2\,
      S(2) => \end_addr_carry__1_i_2__0_n_2\,
      S(1) => \end_addr_carry__1_i_3__0_n_2\,
      S(0) => \end_addr_carry__1_i_4__0_n_2\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[13]\,
      O => \end_addr_carry__1_i_1__0_n_2\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[13]\,
      O => \end_addr_carry__1_i_2__0_n_2\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__1_i_3__0_n_2\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[10]\,
      O => \end_addr_carry__1_i_4__0_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[17]\,
      DI(2) => \start_addr_reg_n_2_[16]\,
      DI(1) => \start_addr_reg_n_2_[15]\,
      DI(0) => \start_addr_reg_n_2_[14]\,
      O(3) => \end_addr_carry__2_n_6\,
      O(2) => \end_addr_carry__2_n_7\,
      O(1) => \end_addr_carry__2_n_8\,
      O(0) => \end_addr_carry__2_n_9\,
      S(3) => \end_addr_carry__2_i_1__0_n_2\,
      S(2) => \end_addr_carry__2_i_2__0_n_2\,
      S(1) => \end_addr_carry__2_i_3__0_n_2\,
      S(0) => \end_addr_carry__2_i_4__0_n_2\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1__0_n_2\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2__0_n_2\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3__0_n_2\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[14]\,
      O => \end_addr_carry__2_i_4__0_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[21]\,
      DI(2) => \start_addr_reg_n_2_[20]\,
      DI(1) => \start_addr_reg_n_2_[19]\,
      DI(0) => \start_addr_reg_n_2_[18]\,
      O(3) => \end_addr_carry__3_n_6\,
      O(2) => \end_addr_carry__3_n_7\,
      O(1) => \end_addr_carry__3_n_8\,
      O(0) => \end_addr_carry__3_n_9\,
      S(3) => \end_addr_carry__3_i_1__0_n_2\,
      S(2) => \end_addr_carry__3_i_2__0_n_2\,
      S(1) => \end_addr_carry__3_i_3__0_n_2\,
      S(0) => \end_addr_carry__3_i_4__0_n_2\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_1__0_n_2\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_2__0_n_2\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_3__0_n_2\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_4__0_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[25]\,
      DI(2) => \start_addr_reg_n_2_[24]\,
      DI(1) => \start_addr_reg_n_2_[23]\,
      DI(0) => \start_addr_reg_n_2_[22]\,
      O(3) => \end_addr_carry__4_n_6\,
      O(2) => \end_addr_carry__4_n_7\,
      O(1) => \end_addr_carry__4_n_8\,
      O(0) => \end_addr_carry__4_n_9\,
      S(3) => \end_addr_carry__4_i_1__0_n_2\,
      S(2) => \end_addr_carry__4_i_2__0_n_2\,
      S(1) => \end_addr_carry__4_i_3__0_n_2\,
      S(0) => \end_addr_carry__4_i_4__0_n_2\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_1__0_n_2\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_2__0_n_2\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_3__0_n_2\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_4__0_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[29]\,
      DI(2) => \start_addr_reg_n_2_[28]\,
      DI(1) => \start_addr_reg_n_2_[27]\,
      DI(0) => \start_addr_reg_n_2_[26]\,
      O(3) => \end_addr_carry__5_n_6\,
      O(2) => \end_addr_carry__5_n_7\,
      O(1) => \end_addr_carry__5_n_8\,
      O(0) => \end_addr_carry__5_n_9\,
      S(3) => \end_addr_carry__5_i_1__0_n_2\,
      S(2) => \end_addr_carry__5_i_2__0_n_2\,
      S(1) => \end_addr_carry__5_i_3__0_n_2\,
      S(0) => \end_addr_carry__5_i_4__0_n_2\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_1__0_n_2\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_2__0_n_2\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_3__0_n_2\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_4__0_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_2_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \end_addr_carry__6_n_8\,
      O(0) => \end_addr_carry__6_n_9\,
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__0_n_2\,
      S(0) => \end_addr_carry__6_i_2__0_n_2\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1__0_n_2\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_2__0_n_2\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry_i_1__0_n_2\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry_i_2__0_n_2\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry_i_3__0_n_2\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry_i_4__0_n_2\
    );
fifo_rctl: entity work.\fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8\
     port map (
      Q(0) => data_pack(34),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_3,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^arvalid_dummy\,
      \could_multi_bursts.araddr_buf_reg[2]\ => \could_multi_bursts.araddr_buf_reg[2]_0\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_2\,
      m_axi_AXI_Lite_RGB_1_N_ARREADY => m_axi_AXI_Lite_RGB_1_N_ARREADY,
      p_13_in => p_13_in,
      throttl_cnt => throttl_cnt
    );
fifo_rdata: entity work.\fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1\
     port map (
      E(0) => if_read,
      Q(24) => data_pack(34),
      Q(23) => fifo_rdata_n_7,
      Q(22) => fifo_rdata_n_8,
      Q(21) => fifo_rdata_n_9,
      Q(20) => fifo_rdata_n_10,
      Q(19) => fifo_rdata_n_11,
      Q(18) => fifo_rdata_n_12,
      Q(17) => fifo_rdata_n_13,
      Q(16) => fifo_rdata_n_14,
      Q(15) => fifo_rdata_n_15,
      Q(14) => fifo_rdata_n_16,
      Q(13) => fifo_rdata_n_17,
      Q(12) => fifo_rdata_n_18,
      Q(11) => fifo_rdata_n_19,
      Q(10) => fifo_rdata_n_20,
      Q(9) => fifo_rdata_n_21,
      Q(8) => fifo_rdata_n_22,
      Q(7) => fifo_rdata_n_23,
      Q(6) => fifo_rdata_n_24,
      Q(5) => fifo_rdata_n_25,
      Q(4) => fifo_rdata_n_26,
      Q(3) => fifo_rdata_n_27,
      Q(2) => fifo_rdata_n_28,
      Q(1) => fifo_rdata_n_29,
      Q(0) => fifo_rdata_n_30,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => fifo_rdata_n_5,
      \bus_equal_gen.rdata_valid_t_reg_0\ => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      m_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0) => m_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_1_N_RLAST => m_axi_AXI_Lite_RGB_1_N_RLAST,
      m_axi_AXI_Lite_RGB_1_N_RREADY => m_axi_AXI_Lite_RGB_1_N_RREADY,
      m_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0) => m_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0),
      m_axi_AXI_Lite_RGB_1_N_RVALID => m_axi_AXI_Lite_RGB_1_N_RVALID,
      s_ready => s_ready
    );
fifo_rreq: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo_0
     port map (
      AXI_Lite_RGB_1_N_ARREADY => AXI_Lite_RGB_1_N_ARREADY,
      CO(0) => last_sect,
      E(0) => align_len,
      O(3) => fifo_rreq_n_52,
      O(2) => fifo_rreq_n_53,
      O(1) => fifo_rreq_n_54,
      O(0) => fifo_rreq_n_55,
      Q(19) => \start_addr_reg_n_2_[31]\,
      Q(18) => \start_addr_reg_n_2_[30]\,
      Q(17) => \start_addr_reg_n_2_[29]\,
      Q(16) => \start_addr_reg_n_2_[28]\,
      Q(15) => \start_addr_reg_n_2_[27]\,
      Q(14) => \start_addr_reg_n_2_[26]\,
      Q(13) => \start_addr_reg_n_2_[25]\,
      Q(12) => \start_addr_reg_n_2_[24]\,
      Q(11) => \start_addr_reg_n_2_[23]\,
      Q(10) => \start_addr_reg_n_2_[22]\,
      Q(9) => \start_addr_reg_n_2_[21]\,
      Q(8) => \start_addr_reg_n_2_[20]\,
      Q(7) => \start_addr_reg_n_2_[19]\,
      Q(6) => \start_addr_reg_n_2_[18]\,
      Q(5) => \start_addr_reg_n_2_[17]\,
      Q(4) => \start_addr_reg_n_2_[16]\,
      Q(3) => \start_addr_reg_n_2_[15]\,
      Q(2) => \start_addr_reg_n_2_[14]\,
      Q(1) => \start_addr_reg_n_2_[13]\,
      Q(0) => \start_addr_reg_n_2_[12]\,
      S(1) => fifo_rreq_n_6,
      S(0) => fifo_rreq_n_7,
      SR(0) => SR(0),
      \align_len_reg[14]\(33) => fifo_rreq_data(44),
      \align_len_reg[14]\(32) => fifo_rreq_data(41),
      \align_len_reg[14]\(31 downto 30) => fifo_rreq_data(39 downto 38),
      \align_len_reg[14]\(29) => fifo_rreq_n_12,
      \align_len_reg[14]\(28) => fifo_rreq_n_13,
      \align_len_reg[14]\(27) => fifo_rreq_n_14,
      \align_len_reg[14]\(26) => fifo_rreq_n_15,
      \align_len_reg[14]\(25) => fifo_rreq_n_16,
      \align_len_reg[14]\(24) => fifo_rreq_n_17,
      \align_len_reg[14]\(23) => fifo_rreq_n_18,
      \align_len_reg[14]\(22) => fifo_rreq_n_19,
      \align_len_reg[14]\(21) => fifo_rreq_n_20,
      \align_len_reg[14]\(20) => fifo_rreq_n_21,
      \align_len_reg[14]\(19) => fifo_rreq_n_22,
      \align_len_reg[14]\(18) => fifo_rreq_n_23,
      \align_len_reg[14]\(17) => fifo_rreq_n_24,
      \align_len_reg[14]\(16) => fifo_rreq_n_25,
      \align_len_reg[14]\(15) => fifo_rreq_n_26,
      \align_len_reg[14]\(14) => fifo_rreq_n_27,
      \align_len_reg[14]\(13) => fifo_rreq_n_28,
      \align_len_reg[14]\(12) => fifo_rreq_n_29,
      \align_len_reg[14]\(11) => fifo_rreq_n_30,
      \align_len_reg[14]\(10) => fifo_rreq_n_31,
      \align_len_reg[14]\(9) => fifo_rreq_n_32,
      \align_len_reg[14]\(8) => fifo_rreq_n_33,
      \align_len_reg[14]\(7) => fifo_rreq_n_34,
      \align_len_reg[14]\(6) => fifo_rreq_n_35,
      \align_len_reg[14]\(5) => fifo_rreq_n_36,
      \align_len_reg[14]\(4) => fifo_rreq_n_37,
      \align_len_reg[14]\(3) => fifo_rreq_n_38,
      \align_len_reg[14]\(2) => fifo_rreq_n_39,
      \align_len_reg[14]\(1) => fifo_rreq_n_40,
      \align_len_reg[14]\(0) => fifo_rreq_n_41,
      \align_len_reg[9]\(1) => fifo_rreq_n_42,
      \align_len_reg[9]\(0) => fifo_rreq_n_43,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_2\,
      empty_n_tmp_reg_0 => fifo_rreq_n_3,
      empty_n_tmp_reg_1(3) => fifo_rreq_n_44,
      empty_n_tmp_reg_1(2) => fifo_rreq_n_45,
      empty_n_tmp_reg_1(1) => fifo_rreq_n_46,
      empty_n_tmp_reg_1(0) => fifo_rreq_n_47,
      empty_n_tmp_reg_2(2) => fifo_rreq_n_48,
      empty_n_tmp_reg_2(1) => fifo_rreq_n_49,
      empty_n_tmp_reg_2(0) => fifo_rreq_n_50,
      \end_addr_buf_reg[31]\(19) => \end_addr_buf_reg_n_2_[31]\,
      \end_addr_buf_reg[31]\(18) => \end_addr_buf_reg_n_2_[30]\,
      \end_addr_buf_reg[31]\(17) => \end_addr_buf_reg_n_2_[29]\,
      \end_addr_buf_reg[31]\(16) => \end_addr_buf_reg_n_2_[28]\,
      \end_addr_buf_reg[31]\(15) => \end_addr_buf_reg_n_2_[27]\,
      \end_addr_buf_reg[31]\(14) => \end_addr_buf_reg_n_2_[26]\,
      \end_addr_buf_reg[31]\(13) => \end_addr_buf_reg_n_2_[25]\,
      \end_addr_buf_reg[31]\(12) => \end_addr_buf_reg_n_2_[24]\,
      \end_addr_buf_reg[31]\(11) => \end_addr_buf_reg_n_2_[23]\,
      \end_addr_buf_reg[31]\(10) => \end_addr_buf_reg_n_2_[22]\,
      \end_addr_buf_reg[31]\(9) => \end_addr_buf_reg_n_2_[21]\,
      \end_addr_buf_reg[31]\(8) => \end_addr_buf_reg_n_2_[20]\,
      \end_addr_buf_reg[31]\(7) => \end_addr_buf_reg_n_2_[19]\,
      \end_addr_buf_reg[31]\(6) => \end_addr_buf_reg_n_2_[18]\,
      \end_addr_buf_reg[31]\(5) => \end_addr_buf_reg_n_2_[17]\,
      \end_addr_buf_reg[31]\(4) => \end_addr_buf_reg_n_2_[16]\,
      \end_addr_buf_reg[31]\(3) => \end_addr_buf_reg_n_2_[15]\,
      \end_addr_buf_reg[31]\(2) => \end_addr_buf_reg_n_2_[14]\,
      \end_addr_buf_reg[31]\(1) => \end_addr_buf_reg_n_2_[13]\,
      \end_addr_buf_reg[31]\(0) => \end_addr_buf_reg_n_2_[12]\,
      fifo_rreq_valid_buf_reg => fifo_rreq_n_73,
      fifo_rreq_valid_buf_reg_0 => fifo_rreq_valid_buf_reg_n_2,
      \in\(29 downto 0) => \in\(29 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg => fifo_rreq_n_72,
      next_rreq => next_rreq,
      p_13_in => p_13_in,
      p_23_in => p_23_in,
      push_0 => push_0,
      rreq_handling_reg => rreq_handling_reg_n_2,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg[11]\(3) => fifo_rreq_n_60,
      \sect_cnt_reg[11]\(2) => fifo_rreq_n_61,
      \sect_cnt_reg[11]\(1) => fifo_rreq_n_62,
      \sect_cnt_reg[11]\(0) => fifo_rreq_n_63,
      \sect_cnt_reg[15]\(3) => fifo_rreq_n_64,
      \sect_cnt_reg[15]\(2) => fifo_rreq_n_65,
      \sect_cnt_reg[15]\(1) => fifo_rreq_n_66,
      \sect_cnt_reg[15]\(0) => fifo_rreq_n_67,
      \sect_cnt_reg[19]\(3) => fifo_rreq_n_68,
      \sect_cnt_reg[19]\(2) => fifo_rreq_n_69,
      \sect_cnt_reg[19]\(1) => fifo_rreq_n_70,
      \sect_cnt_reg[19]\(0) => fifo_rreq_n_71,
      \sect_cnt_reg[7]\(3) => fifo_rreq_n_56,
      \sect_cnt_reg[7]\(2) => fifo_rreq_n_57,
      \sect_cnt_reg[7]\(1) => fifo_rreq_n_58,
      \sect_cnt_reg[7]\(0) => fifo_rreq_n_59,
      \sect_cnt_reg_0__s_port_]\ => fifo_rreq_n_51,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_2_[9]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_2_[8]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_2_[7]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_2_[6]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_2_[5]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_2_[4]\
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_73,
      Q => fifo_rreq_valid_buf_reg_n_2,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_2\,
      S(2) => \first_sect_carry_i_2__0_n_2\,
      S(1) => \first_sect_carry_i_3__0_n_2\,
      S(0) => \first_sect_carry_i_4__0_n_2\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_2\,
      S(1) => \first_sect_carry__0_i_2__0_n_2\,
      S(0) => \first_sect_carry__0_i_3__0_n_2\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => sect_cnt_reg(19),
      I2 => \start_addr_buf_reg_n_2_[30]\,
      I3 => sect_cnt_reg(18),
      O => \first_sect_carry__0_i_1__0_n_2\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(15),
      I1 => \start_addr_buf_reg_n_2_[27]\,
      I2 => sect_cnt_reg(16),
      I3 => \start_addr_buf_reg_n_2_[28]\,
      I4 => \start_addr_buf_reg_n_2_[29]\,
      I5 => sect_cnt_reg(17),
      O => \first_sect_carry__0_i_2__0_n_2\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[26]\,
      I1 => sect_cnt_reg(14),
      I2 => sect_cnt_reg(12),
      I3 => \start_addr_buf_reg_n_2_[24]\,
      I4 => sect_cnt_reg(13),
      I5 => \start_addr_buf_reg_n_2_[25]\,
      O => \first_sect_carry__0_i_3__0_n_2\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(9),
      I1 => \start_addr_buf_reg_n_2_[21]\,
      I2 => sect_cnt_reg(10),
      I3 => \start_addr_buf_reg_n_2_[22]\,
      I4 => \start_addr_buf_reg_n_2_[23]\,
      I5 => sect_cnt_reg(11),
      O => \first_sect_carry_i_1__0_n_2\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => \start_addr_buf_reg_n_2_[19]\,
      I2 => sect_cnt_reg(6),
      I3 => \start_addr_buf_reg_n_2_[18]\,
      I4 => \start_addr_buf_reg_n_2_[20]\,
      I5 => sect_cnt_reg(8),
      O => \first_sect_carry_i_2__0_n_2\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => \start_addr_buf_reg_n_2_[16]\,
      I2 => sect_cnt_reg(3),
      I3 => \start_addr_buf_reg_n_2_[15]\,
      I4 => \start_addr_buf_reg_n_2_[17]\,
      I5 => sect_cnt_reg(5),
      O => \first_sect_carry_i_3__0_n_2\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => sect_cnt_reg(2),
      I2 => sect_cnt_reg(1),
      I3 => \start_addr_buf_reg_n_2_[13]\,
      I4 => sect_cnt_reg(0),
      I5 => \start_addr_buf_reg_n_2_[12]\,
      O => \first_sect_carry_i_4__0_n_2\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_72,
      Q => invalid_len_event,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_44,
      S(2) => fifo_rreq_n_45,
      S(1) => fifo_rreq_n_46,
      S(0) => fifo_rreq_n_47
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_48,
      S(1) => fifo_rreq_n_49,
      S(0) => fifo_rreq_n_50
    );
m_axi_AXI_Lite_RGB_1_N_ARVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^arvalid_dummy\,
      I1 => throttl_cnt,
      O => m_axi_AXI_Lite_RGB_1_N_ARVALID
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_2,
      CO(2) => minusOp_carry_n_3,
      CO(1) => minusOp_carry_n_4,
      CO(0) => minusOp_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => fifo_rreq_data(39 downto 38),
      DI(1 downto 0) => B"00",
      O(3) => minusOp_carry_n_6,
      O(2) => minusOp_carry_n_7,
      O(1) => minusOp_carry_n_8,
      O(0) => NLW_minusOp_carry_O_UNCONNECTED(0),
      S(3) => fifo_rreq_n_42,
      S(2) => fifo_rreq_n_43,
      S(1 downto 0) => B"11"
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_2,
      CO(3) => \minusOp_carry__0_n_2\,
      CO(2) => \minusOp_carry__0_n_3\,
      CO(1) => \minusOp_carry__0_n_4\,
      CO(0) => \minusOp_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => fifo_rreq_data(44),
      DI(2) => '0',
      DI(1) => fifo_rreq_data(41),
      DI(0) => '0',
      O(3) => \minusOp_carry__0_n_6\,
      O(2) => \minusOp_carry__0_n_7\,
      O(1) => \minusOp_carry__0_n_8\,
      O(0) => \minusOp_carry__0_n_9\,
      S(3) => fifo_rreq_n_6,
      S(2) => '1',
      S(1) => fifo_rreq_n_7,
      S(0) => '1'
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_2\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__1_n_9\,
      S(3 downto 0) => B"0001"
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAEAEAE"
    )
        port map (
      I0 => rreq_handling_reg_n_2,
      I1 => fifo_rreq_valid_buf_reg_n_2,
      I2 => invalid_len_event,
      I3 => p_23_in,
      I4 => last_sect,
      O => rreq_handling_i_1_n_2
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rreq_handling_i_1_n_2,
      Q => rreq_handling_reg_n_2,
      R => SR(0)
    );
rs_rdata: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice
     port map (
      Q(0) => s_ready_t_reg(0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      \bus_equal_gen.data_buf_reg[23]\(23 downto 0) => s_data(23 downto 0),
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      \rgb1_in_addr_read_reg_233_reg[23]\(23 downto 0) => \rgb1_in_addr_read_reg_233_reg[23]\(23 downto 0),
      s_ready => s_ready
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[10]\,
      O => \sect_addr_buf[10]_i_1__0_n_2\
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect,
      I1 => p_23_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[11]\,
      O => \sect_addr_buf[11]_i_2__0_n_2\
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[12]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(0),
      O => \sect_addr_buf[12]_i_1__0_n_2\
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[13]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(1),
      O => \sect_addr_buf[13]_i_1__0_n_2\
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(2),
      O => \sect_addr_buf[14]_i_1__0_n_2\
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[15]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(3),
      O => \sect_addr_buf[15]_i_1__0_n_2\
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[16]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(4),
      O => \sect_addr_buf[16]_i_1__0_n_2\
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[17]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(5),
      O => \sect_addr_buf[17]_i_1__0_n_2\
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[18]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(6),
      O => \sect_addr_buf[18]_i_1__0_n_2\
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[19]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(7),
      O => \sect_addr_buf[19]_i_1__0_n_2\
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[20]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(8),
      O => \sect_addr_buf[20]_i_1__0_n_2\
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[21]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(9),
      O => \sect_addr_buf[21]_i_1__0_n_2\
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[22]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(10),
      O => \sect_addr_buf[22]_i_1__0_n_2\
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[23]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(11),
      O => \sect_addr_buf[23]_i_1__0_n_2\
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[24]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(12),
      O => \sect_addr_buf[24]_i_1__0_n_2\
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[25]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(13),
      O => \sect_addr_buf[25]_i_1__0_n_2\
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[26]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(14),
      O => \sect_addr_buf[26]_i_1__0_n_2\
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[27]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(15),
      O => \sect_addr_buf[27]_i_1__0_n_2\
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[28]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(16),
      O => \sect_addr_buf[28]_i_1__0_n_2\
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[29]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(17),
      O => \sect_addr_buf[29]_i_1__0_n_2\
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[2]\,
      O => \sect_addr_buf[2]_i_1__0_n_2\
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[30]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(18),
      O => \sect_addr_buf[30]_i_1__0_n_2\
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(19),
      O => \sect_addr_buf[31]_i_1__0_n_2\
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[3]\,
      O => \sect_addr_buf[3]_i_1__0_n_2\
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[4]\,
      O => \sect_addr_buf[4]_i_1__0_n_2\
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[5]\,
      O => \sect_addr_buf[5]_i_1__0_n_2\
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[6]\,
      O => \sect_addr_buf[6]_i_1__0_n_2\
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[7]\,
      O => \sect_addr_buf[7]_i_1__0_n_2\
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      O => \sect_addr_buf[8]_i_1__0_n_2\
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      O => \sect_addr_buf[9]_i_1__0_n_2\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[10]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[11]_i_2__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[12]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[13]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[14]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[15]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[16]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[17]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[18]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[19]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[20]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[21]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[22]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[23]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[24]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[25]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[26]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[27]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[28]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[29]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[2]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[2]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[30]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[31]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[3]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[4]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[5]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[6]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[7]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[8]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[9]_i_1__0_n_2\,
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_55,
      Q => sect_cnt_reg(0),
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_61,
      Q => sect_cnt_reg(10),
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_60,
      Q => sect_cnt_reg(11),
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_67,
      Q => sect_cnt_reg(12),
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_66,
      Q => sect_cnt_reg(13),
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_65,
      Q => sect_cnt_reg(14),
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_64,
      Q => sect_cnt_reg(15),
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_71,
      Q => sect_cnt_reg(16),
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_70,
      Q => sect_cnt_reg(17),
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_69,
      Q => sect_cnt_reg(18),
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_68,
      Q => sect_cnt_reg(19),
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_54,
      Q => sect_cnt_reg(1),
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_53,
      Q => sect_cnt_reg(2),
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_52,
      Q => sect_cnt_reg(3),
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_59,
      Q => sect_cnt_reg(4),
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_58,
      Q => sect_cnt_reg(5),
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_57,
      Q => sect_cnt_reg(6),
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_56,
      Q => sect_cnt_reg(7),
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_63,
      Q => sect_cnt_reg(8),
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_51,
      D => fifo_rreq_n_62,
      Q => sect_cnt_reg(9),
      R => SR(0)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[2]\,
      I3 => \end_addr_buf_reg_n_2_[2]\,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1__0_n_2\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[3]\,
      I3 => \end_addr_buf_reg_n_2_[3]\,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1__0_n_2\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[4]\,
      I3 => \end_addr_buf_reg_n_2_[4]\,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1__0_n_2\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[5]\,
      I3 => \end_addr_buf_reg_n_2_[5]\,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1__0_n_2\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[6]\,
      I3 => \end_addr_buf_reg_n_2_[6]\,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1__0_n_2\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[7]\,
      I3 => \end_addr_buf_reg_n_2_[7]\,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1__0_n_2\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[6]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[8]\,
      I3 => \end_addr_buf_reg_n_2_[8]\,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1__0_n_2\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF3FA03F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[7]\,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      I2 => first_sect,
      I3 => last_sect,
      I4 => \end_addr_buf_reg_n_2_[9]\,
      O => \sect_len_buf[7]_i_1__0_n_2\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B33"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[8]\,
      I1 => last_sect,
      I2 => \start_addr_buf_reg_n_2_[10]\,
      I3 => first_sect,
      I4 => \end_addr_buf_reg_n_2_[10]\,
      O => \sect_len_buf[8]_i_1__0_n_2\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[9]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[11]\,
      I3 => \end_addr_buf_reg_n_2_[11]\,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2__0_n_2\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[0]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[0]\,
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[1]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[1]\,
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[2]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[3]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[4]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[5]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[6]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[7]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[8]_i_1__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[9]_i_2__0_n_2\,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => SR(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[10]\,
      Q => \start_addr_buf_reg_n_2_[10]\,
      R => SR(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[11]\,
      Q => \start_addr_buf_reg_n_2_[11]\,
      R => SR(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[12]\,
      Q => \start_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[13]\,
      Q => \start_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[14]\,
      Q => \start_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[15]\,
      Q => \start_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[16]\,
      Q => \start_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[17]\,
      Q => \start_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[18]\,
      Q => \start_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[19]\,
      Q => \start_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[20]\,
      Q => \start_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[21]\,
      Q => \start_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[22]\,
      Q => \start_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[23]\,
      Q => \start_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[24]\,
      Q => \start_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[25]\,
      Q => \start_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[26]\,
      Q => \start_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[27]\,
      Q => \start_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[28]\,
      Q => \start_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[29]\,
      Q => \start_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[2]\,
      Q => \start_addr_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[30]\,
      Q => \start_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[31]\,
      Q => \start_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[3]\,
      Q => \start_addr_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[4]\,
      Q => \start_addr_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[5]\,
      Q => \start_addr_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[6]\,
      Q => \start_addr_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[7]\,
      Q => \start_addr_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[8]\,
      Q => \start_addr_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[9]\,
      Q => \start_addr_buf_reg_n_2_[9]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_2_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_2_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_2_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_2_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_29,
      Q => \start_addr_reg_n_2_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_28,
      Q => \start_addr_reg_n_2_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_27,
      Q => \start_addr_reg_n_2_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_26,
      Q => \start_addr_reg_n_2_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_25,
      Q => \start_addr_reg_n_2_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_24,
      Q => \start_addr_reg_n_2_[19]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_23,
      Q => \start_addr_reg_n_2_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_22,
      Q => \start_addr_reg_n_2_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_21,
      Q => \start_addr_reg_n_2_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_20,
      Q => \start_addr_reg_n_2_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_19,
      Q => \start_addr_reg_n_2_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_18,
      Q => \start_addr_reg_n_2_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_17,
      Q => \start_addr_reg_n_2_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_16,
      Q => \start_addr_reg_n_2_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_15,
      Q => \start_addr_reg_n_2_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_14,
      Q => \start_addr_reg_n_2_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_2_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_13,
      Q => \start_addr_reg_n_2_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_12,
      Q => \start_addr_reg_n_2_[31]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_2_[3]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_2_[4]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_2_[5]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_2_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_2_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_2_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_2_[9]\,
      R => SR(0)
    );
\throttl_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400000"
    )
        port map (
      I0 => throttl_cnt,
      I1 => \^arvalid_dummy\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => m_axi_AXI_Lite_RGB_1_N_ARREADY,
      O => throttl_cnt1
    );
\throttl_cnt[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A800FFFFFFFF"
    )
        port map (
      I0 => m_axi_AXI_Lite_RGB_1_N_ARREADY,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^arvalid_dummy\,
      I4 => throttl_cnt,
      I5 => ap_rst_n,
      O => \throttl_cnt_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_write is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_tmp_reg : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WLAST : out STD_LOGIC;
    \rdata_data_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[7]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \throttl_cnt_reg[7]_0\ : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_BREADY : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    AXI_Lite_RGB_1_N_AWREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    indvar1_reg_1340 : out STD_LOGIC;
    \exitcond1_reg_240_reg[0]\ : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    n_Mat_buff_load_reg_2540 : out STD_LOGIC;
    \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0]\ : out STD_LOGIC;
    \exitcond1_reg_240_reg[0]_0\ : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_WREADY : in STD_LOGIC;
    \throttl_cnt_reg[4]\ : in STD_LOGIC;
    \throttl_cnt_reg[7]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    \throttl_cnt_reg[7]_2\ : in STD_LOGIC;
    \throttl_cnt_reg[1]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_BVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    exitcond1_fu_199_p2 : in STD_LOGIC;
    n_Mat_buff_ce0 : in STD_LOGIC;
    exitcond1_reg_240 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    \n_Mat_out5_reg_220_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_write : entity is "square_check_AXI_Lite_RGB_1_N_m_axi_write";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_write;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \align_len_reg_n_2_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[13]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 3 to 3 );
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_20 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_4 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_44 : STD_LOGIC;
  signal buff_wdata_n_45 : STD_LOGIC;
  signal buff_wdata_n_46 : STD_LOGIC;
  signal buff_wdata_n_47 : STD_LOGIC;
  signal buff_wdata_n_48 : STD_LOGIC;
  signal buff_wdata_n_49 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_2\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \could_multi_bursts.awaddr_buf[12]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_10_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_8_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_9_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_5\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_2 : STD_LOGIC;
  signal end_addr_carry_i_2_n_2 : STD_LOGIC;
  signal end_addr_carry_i_3_n_2 : STD_LOGIC;
  signal end_addr_carry_i_4_n_2 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_10 : STD_LOGIC;
  signal fifo_resp_n_11 : STD_LOGIC;
  signal fifo_resp_n_12 : STD_LOGIC;
  signal fifo_resp_n_13 : STD_LOGIC;
  signal fifo_resp_n_14 : STD_LOGIC;
  signal fifo_resp_n_15 : STD_LOGIC;
  signal fifo_resp_n_16 : STD_LOGIC;
  signal fifo_resp_n_17 : STD_LOGIC;
  signal fifo_resp_n_18 : STD_LOGIC;
  signal fifo_resp_n_19 : STD_LOGIC;
  signal fifo_resp_n_20 : STD_LOGIC;
  signal fifo_resp_n_21 : STD_LOGIC;
  signal fifo_resp_n_22 : STD_LOGIC;
  signal fifo_resp_n_23 : STD_LOGIC;
  signal fifo_resp_n_24 : STD_LOGIC;
  signal fifo_resp_n_25 : STD_LOGIC;
  signal fifo_resp_n_26 : STD_LOGIC;
  signal fifo_resp_n_27 : STD_LOGIC;
  signal fifo_resp_n_28 : STD_LOGIC;
  signal fifo_resp_n_29 : STD_LOGIC;
  signal fifo_resp_n_30 : STD_LOGIC;
  signal fifo_resp_n_31 : STD_LOGIC;
  signal fifo_resp_n_32 : STD_LOGIC;
  signal fifo_resp_n_33 : STD_LOGIC;
  signal fifo_resp_n_34 : STD_LOGIC;
  signal fifo_resp_n_6 : STD_LOGIC;
  signal fifo_resp_n_7 : STD_LOGIC;
  signal fifo_resp_n_8 : STD_LOGIC;
  signal fifo_resp_n_9 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 43 downto 42 );
  signal fifo_wreq_n_3 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_4 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_2 : STD_LOGIC;
  signal first_sect_carry_i_2_n_2 : STD_LOGIC;
  signal first_sect_carry_i_3_n_2 : STD_LOGIC;
  signal first_sect_carry_i_4_n_2 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_1 : STD_LOGIC;
  signal invalid_len_event_2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal \^m_axi_axi_lite_rgb_1_n_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_axi_lite_rgb_1_n_bready\ : STD_LOGIC;
  signal \^m_axi_axi_lite_rgb_1_n_wlast\ : STD_LOGIC;
  signal \^m_axi_axi_lite_rgb_1_n_wvalid\ : STD_LOGIC;
  signal \minusOp_carry__0_n_9\ : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal minusOp_carry_n_8 : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_11_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal push_0 : STD_LOGIC;
  signal \q__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rdreq28_out : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal sect_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_len_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sect_len_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_2\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal start_addr_buf : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal \^throttl_cnt_reg[7]\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_reg_n_2 : STD_LOGIC;
  signal wrreq : STD_LOGIC;
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_minusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair159";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair153";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of minusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \minusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair185";
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  SR(0) <= \^sr\(0);
  m_axi_AXI_Lite_RGB_1_N_AWADDR(29 downto 0) <= \^m_axi_axi_lite_rgb_1_n_awaddr\(29 downto 0);
  m_axi_AXI_Lite_RGB_1_N_BREADY <= \^m_axi_axi_lite_rgb_1_n_bready\;
  m_axi_AXI_Lite_RGB_1_N_WLAST <= \^m_axi_axi_lite_rgb_1_n_wlast\;
  m_axi_AXI_Lite_RGB_1_N_WVALID <= \^m_axi_axi_lite_rgb_1_n_wvalid\;
  \throttl_cnt_reg[7]\ <= \^throttl_cnt_reg[7]\;
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => minusOp_carry_n_8,
      Q => \align_len_reg_n_2_[11]\,
      R => fifo_wreq_n_47
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => minusOp_carry_n_7,
      Q => \align_len_reg_n_2_[12]\,
      R => fifo_wreq_n_47
    );
\align_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => minusOp_carry_n_6,
      Q => \align_len_reg_n_2_[13]\,
      R => fifo_wreq_n_47
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \minusOp_carry__0_n_9\,
      Q => \align_len_reg_n_2_[31]\,
      R => fifo_wreq_n_47
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \align_len_reg_n_2_[11]\,
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
buff_wdata: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_buffer
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(35 downto 32) => tmp_strb(3 downto 0),
      Q(31) => buff_wdata_n_18,
      Q(30) => buff_wdata_n_19,
      Q(29) => buff_wdata_n_20,
      Q(28) => buff_wdata_n_21,
      Q(27) => buff_wdata_n_22,
      Q(26) => buff_wdata_n_23,
      Q(25) => buff_wdata_n_24,
      Q(24) => buff_wdata_n_25,
      Q(23) => buff_wdata_n_26,
      Q(22) => buff_wdata_n_27,
      Q(21) => buff_wdata_n_28,
      Q(20) => buff_wdata_n_29,
      Q(19) => buff_wdata_n_30,
      Q(18) => buff_wdata_n_31,
      Q(17) => buff_wdata_n_32,
      Q(16) => buff_wdata_n_33,
      Q(15) => buff_wdata_n_34,
      Q(14) => buff_wdata_n_35,
      Q(13) => buff_wdata_n_36,
      Q(12) => buff_wdata_n_37,
      Q(11) => buff_wdata_n_38,
      Q(10) => buff_wdata_n_39,
      Q(9) => buff_wdata_n_40,
      Q(8) => buff_wdata_n_41,
      Q(7) => buff_wdata_n_42,
      Q(6) => buff_wdata_n_43,
      Q(5) => buff_wdata_n_44,
      Q(4) => buff_wdata_n_45,
      Q(3) => buff_wdata_n_46,
      Q(2) => buff_wdata_n_47,
      Q(1) => buff_wdata_n_48,
      Q(0) => buff_wdata_n_49,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\(1 downto 0) => \ap_CS_fsm_reg[7]\(2 downto 1),
      ap_NS_fsm(1 downto 0) => ap_NS_fsm(3 downto 2),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0]\ => \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0]\,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_equal_gen.WVALID_Dummy_reg\ => buff_wdata_n_4,
      \bus_equal_gen.WVALID_Dummy_reg_0\ => \^m_axi_axi_lite_rgb_1_n_wvalid\,
      ce0 => ce0,
      exitcond1_fu_199_p2 => exitcond1_fu_199_p2,
      exitcond1_reg_240 => exitcond1_reg_240,
      \exitcond1_reg_240_reg[0]\ => \exitcond1_reg_240_reg[0]\,
      \exitcond1_reg_240_reg[0]_0\ => \exitcond1_reg_240_reg[0]_0\,
      indvar1_reg_1340 => indvar1_reg_1340,
      m_axi_AXI_Lite_RGB_1_N_WREADY => m_axi_AXI_Lite_RGB_1_N_WREADY,
      n_Mat_buff_ce0 => n_Mat_buff_ce0,
      n_Mat_buff_load_reg_2540 => n_Mat_buff_load_reg_2540,
      p_0_in(1 downto 0) => p_0_in(1 downto 0),
      p_11_in => p_11_in,
      \q_tmp_reg[0]_0\ => \^sr\(0)
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_5\,
      Q => \^m_axi_axi_lite_rgb_1_n_wlast\,
      R => \^sr\(0)
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_4,
      Q => \^m_axi_axi_lite_rgb_1_n_wvalid\,
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_49,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(0),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_39,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(10),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_38,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(11),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_37,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(12),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_36,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(13),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_35,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(14),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_34,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(15),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_33,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(16),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_32,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(17),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_31,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(18),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_30,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(19),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_48,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(1),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_29,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(20),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_28,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(21),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_27,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(22),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_26,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(23),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_25,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(24),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_24,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(25),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_23,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(26),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_22,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(27),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_21,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(28),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_20,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(29),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_47,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(2),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_19,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(30),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_18,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(31),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_46,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(3),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_45,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(4),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_44,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(5),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_43,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(6),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_42,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(7),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_41,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(8),
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => buff_wdata_n_40,
      Q => m_axi_AXI_Lite_RGB_1_N_WDATA(9),
      R => \^sr\(0)
    );
\bus_equal_gen.fifo_burst\: entity work.\fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1\
     port map (
      E(0) => p_11_in,
      Q(9) => \sect_len_buf_reg_n_2_[9]\,
      Q(8) => \sect_len_buf_reg_n_2_[8]\,
      Q(7) => \sect_len_buf_reg_n_2_[7]\,
      Q(6) => \sect_len_buf_reg_n_2_[6]\,
      Q(5) => \sect_len_buf_reg_n_2_[5]\,
      Q(4) => \sect_len_buf_reg_n_2_[4]\,
      Q(3 downto 0) => sect_len_buf(3 downto 0),
      SR(0) => \bus_equal_gen.fifo_burst_n_6\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_reg\ => \bus_equal_gen.fifo_burst_n_5\,
      \bus_equal_gen.WVALID_Dummy_reg\ => \^m_axi_axi_lite_rgb_1_n_wvalid\,
      \bus_equal_gen.len_cnt_reg[7]\(7 downto 0) => \bus_equal_gen.len_cnt_reg__0\(7 downto 0),
      \could_multi_bursts.awlen_buf_reg[3]\ => \bus_equal_gen.fifo_burst_n_3\,
      \could_multi_bursts.awlen_buf_reg[3]_0\ => \bus_equal_gen.fifo_burst_n_4\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      fifo_burst_ready => fifo_burst_ready,
      \in\(3 downto 0) => data(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_WLAST => \^m_axi_axi_lite_rgb_1_n_wlast\,
      m_axi_AXI_Lite_RGB_1_N_WREADY => m_axi_AXI_Lite_RGB_1_N_WREADY,
      wrreq => wrreq
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => plusOp(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      O => plusOp(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(2),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => plusOp(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(3),
      I1 => \bus_equal_gen.len_cnt_reg__0\(0),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(2),
      O => plusOp(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(4),
      I1 => \bus_equal_gen.len_cnt_reg__0\(2),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(0),
      I4 => \bus_equal_gen.len_cnt_reg__0\(3),
      O => plusOp(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(3),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(1),
      I4 => \bus_equal_gen.len_cnt_reg__0\(2),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => plusOp(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(6),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_2\,
      O => plusOp(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(7),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_2\,
      I2 => \bus_equal_gen.len_cnt_reg__0\(6),
      O => plusOp(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(3),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(1),
      I4 => \bus_equal_gen.len_cnt_reg__0\(2),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_2\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => plusOp(0),
      Q => \bus_equal_gen.len_cnt_reg__0\(0),
      R => \bus_equal_gen.fifo_burst_n_6\
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => plusOp(1),
      Q => \bus_equal_gen.len_cnt_reg__0\(1),
      R => \bus_equal_gen.fifo_burst_n_6\
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => plusOp(2),
      Q => \bus_equal_gen.len_cnt_reg__0\(2),
      R => \bus_equal_gen.fifo_burst_n_6\
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => plusOp(3),
      Q => \bus_equal_gen.len_cnt_reg__0\(3),
      R => \bus_equal_gen.fifo_burst_n_6\
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => plusOp(4),
      Q => \bus_equal_gen.len_cnt_reg__0\(4),
      R => \bus_equal_gen.fifo_burst_n_6\
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => plusOp(5),
      Q => \bus_equal_gen.len_cnt_reg__0\(5),
      R => \bus_equal_gen.fifo_burst_n_6\
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => plusOp(6),
      Q => \bus_equal_gen.len_cnt_reg__0\(6),
      R => \bus_equal_gen.fifo_burst_n_6\
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => plusOp(7),
      Q => \bus_equal_gen.len_cnt_reg__0\(7),
      R => \bus_equal_gen.fifo_burst_n_6\
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp_strb(0),
      Q => m_axi_AXI_Lite_RGB_1_N_WSTRB(0),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp_strb(1),
      Q => m_axi_AXI_Lite_RGB_1_N_WSTRB(1),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp_strb(2),
      Q => m_axi_AXI_Lite_RGB_1_N_WSTRB(2),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp_strb(3),
      Q => m_axi_AXI_Lite_RGB_1_N_WSTRB(3),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_27,
      Q => \^awvalid_dummy\,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(10),
      O => \could_multi_bursts.awaddr_buf[12]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(9),
      O => \could_multi_bursts.awaddr_buf[12]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(8),
      O => \could_multi_bursts.awaddr_buf[12]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(7),
      O => \could_multi_bursts.awaddr_buf[12]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(14),
      O => \could_multi_bursts.awaddr_buf[16]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(13),
      O => \could_multi_bursts.awaddr_buf[16]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(12),
      O => \could_multi_bursts.awaddr_buf[16]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(11),
      O => \could_multi_bursts.awaddr_buf[16]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(18),
      O => \could_multi_bursts.awaddr_buf[20]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(17),
      O => \could_multi_bursts.awaddr_buf[20]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(16),
      O => \could_multi_bursts.awaddr_buf[20]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(15),
      O => \could_multi_bursts.awaddr_buf[20]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(22),
      O => \could_multi_bursts.awaddr_buf[24]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(21),
      O => \could_multi_bursts.awaddr_buf[24]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(20),
      O => \could_multi_bursts.awaddr_buf[24]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(19),
      O => \could_multi_bursts.awaddr_buf[24]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(26),
      O => \could_multi_bursts.awaddr_buf[28]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(25),
      O => \could_multi_bursts.awaddr_buf[28]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(24),
      O => \could_multi_bursts.awaddr_buf[28]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(23),
      O => \could_multi_bursts.awaddr_buf[28]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(2),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(27),
      O => \could_multi_bursts.awaddr_buf[31]_i_10_n_2\
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(29),
      O => \could_multi_bursts.awaddr_buf[31]_i_8_n_2\
    );
\could_multi_bursts.awaddr_buf[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(28),
      O => \could_multi_bursts.awaddr_buf[31]_i_9_n_2\
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(3),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(4),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(5),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(6),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(6),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(5),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_awaddr\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_2\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(10),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(11),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(12),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(12 downto 9),
      S(3) => \could_multi_bursts.awaddr_buf[12]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[12]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[12]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[12]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(13),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(14),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(15),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(16),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3) => \could_multi_bursts.awaddr_buf[16]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[16]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[16]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[16]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(17),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(18),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(19),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(20),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3) => \could_multi_bursts.awaddr_buf[20]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[20]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[20]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[20]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(21),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(22),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(23),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(24),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3) => \could_multi_bursts.awaddr_buf[24]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[24]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[24]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[24]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(25),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(26),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(27),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(28),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3) => \could_multi_bursts.awaddr_buf[28]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[28]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[28]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[28]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(29),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(2),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(30),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(31),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2) => \could_multi_bursts.awaddr_buf[31]_i_8_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[31]_i_9_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[31]_i_10_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(3),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(4),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_axi_lite_rgb_1_n_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(5),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(6),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(7),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(8),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_axi_lite_rgb_1_n_awaddr\(4 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \could_multi_bursts.awaddr_buf[8]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[8]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => awaddr_tmp(9),
      Q => \^m_axi_axi_lite_rgb_1_n_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => data(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => data(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => data(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => data(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_28,
      Q => \could_multi_bursts.last_sect_buf_reg_n_2\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \plusOp__0\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \plusOp__0\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \plusOp__0\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \plusOp__0\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \plusOp__0\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \plusOp__0\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__0\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_resp_n_29
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__0\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_resp_n_29
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__0\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_resp_n_29
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__0\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_resp_n_29
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__0\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_resp_n_29
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wrreq,
      D => \plusOp__0\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_resp_n_29
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_34,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => \^sr\(0)
    );
\end_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => end_addr(2)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[5]\,
      DI(2) => \start_addr_reg_n_2_[4]\,
      DI(1) => \start_addr_reg_n_2_[3]\,
      DI(0) => \start_addr_reg_n_2_[2]\,
      O(3 downto 1) => end_addr(5 downto 3),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => end_addr_carry_i_1_n_2,
      S(2) => end_addr_carry_i_2_n_2,
      S(1) => end_addr_carry_i_3_n_2,
      S(0) => end_addr_carry_i_4_n_2
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[9]\,
      DI(2) => \start_addr_reg_n_2_[8]\,
      DI(1) => \start_addr_reg_n_2_[7]\,
      DI(0) => \start_addr_reg_n_2_[6]\,
      O(3 downto 0) => end_addr(9 downto 6),
      S(3) => \end_addr_carry__0_i_1_n_2\,
      S(2) => \end_addr_carry__0_i_2_n_2\,
      S(1) => \end_addr_carry__0_i_3_n_2\,
      S(0) => \end_addr_carry__0_i_4_n_2\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__0_i_1_n_2\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__0_i_2_n_2\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__0_i_3_n_2\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__0_i_4_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[13]\,
      DI(2) => \start_addr_reg_n_2_[12]\,
      DI(1) => \start_addr_reg_n_2_[11]\,
      DI(0) => \start_addr_reg_n_2_[10]\,
      O(3 downto 0) => end_addr(13 downto 10),
      S(3) => \end_addr_carry__1_i_1_n_2\,
      S(2) => \end_addr_carry__1_i_2_n_2\,
      S(1) => \end_addr_carry__1_i_3_n_2\,
      S(0) => \end_addr_carry__1_i_4_n_2\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[13]\,
      O => \end_addr_carry__1_i_1_n_2\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[12]\,
      O => \end_addr_carry__1_i_2_n_2\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__1_i_3_n_2\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__1_i_4_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[17]\,
      DI(2) => \start_addr_reg_n_2_[16]\,
      DI(1) => \start_addr_reg_n_2_[15]\,
      DI(0) => \start_addr_reg_n_2_[14]\,
      O(3 downto 0) => end_addr(17 downto 14),
      S(3) => \end_addr_carry__2_i_1_n_2\,
      S(2) => \end_addr_carry__2_i_2_n_2\,
      S(1) => \end_addr_carry__2_i_3_n_2\,
      S(0) => \end_addr_carry__2_i_4_n_2\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1_n_2\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2_n_2\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3_n_2\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_4_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[21]\,
      DI(2) => \start_addr_reg_n_2_[20]\,
      DI(1) => \start_addr_reg_n_2_[19]\,
      DI(0) => \start_addr_reg_n_2_[18]\,
      O(3 downto 0) => end_addr(21 downto 18),
      S(3) => \end_addr_carry__3_i_1_n_2\,
      S(2) => \end_addr_carry__3_i_2_n_2\,
      S(1) => \end_addr_carry__3_i_3_n_2\,
      S(0) => \end_addr_carry__3_i_4_n_2\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_1_n_2\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_2_n_2\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_3_n_2\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_4_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[25]\,
      DI(2) => \start_addr_reg_n_2_[24]\,
      DI(1) => \start_addr_reg_n_2_[23]\,
      DI(0) => \start_addr_reg_n_2_[22]\,
      O(3 downto 0) => end_addr(25 downto 22),
      S(3) => \end_addr_carry__4_i_1_n_2\,
      S(2) => \end_addr_carry__4_i_2_n_2\,
      S(1) => \end_addr_carry__4_i_3_n_2\,
      S(0) => \end_addr_carry__4_i_4_n_2\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_1_n_2\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_2_n_2\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_3_n_2\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_4_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[29]\,
      DI(2) => \start_addr_reg_n_2_[28]\,
      DI(1) => \start_addr_reg_n_2_[27]\,
      DI(0) => \start_addr_reg_n_2_[26]\,
      O(3 downto 0) => end_addr(29 downto 26),
      S(3) => \end_addr_carry__5_i_1_n_2\,
      S(2) => \end_addr_carry__5_i_2_n_2\,
      S(1) => \end_addr_carry__5_i_3_n_2\,
      S(0) => \end_addr_carry__5_i_4_n_2\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_1_n_2\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_2_n_2\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_3_n_2\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_4_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_2_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => end_addr(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1_n_2\,
      S(0) => \end_addr_carry__6_i_2_n_2\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1_n_2\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_2_n_2\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => end_addr_carry_i_1_n_2
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => end_addr_carry_i_2_n_2
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => end_addr_carry_i_3_n_2
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => end_addr_carry_i_4_n_2
    );
fifo_resp: entity work.\fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3\
     port map (
      CO(0) => last_sect,
      E(0) => fifo_resp_n_31,
      O(3) => fifo_resp_n_6,
      O(2) => fifo_resp_n_7,
      O(1) => fifo_resp_n_8,
      O(0) => fifo_resp_n_9,
      Q(19) => \start_addr_reg_n_2_[31]\,
      Q(18) => \start_addr_reg_n_2_[30]\,
      Q(17) => \start_addr_reg_n_2_[29]\,
      Q(16) => \start_addr_reg_n_2_[28]\,
      Q(15) => \start_addr_reg_n_2_[27]\,
      Q(14) => \start_addr_reg_n_2_[26]\,
      Q(13) => \start_addr_reg_n_2_[25]\,
      Q(12) => \start_addr_reg_n_2_[24]\,
      Q(11) => \start_addr_reg_n_2_[23]\,
      Q(10) => \start_addr_reg_n_2_[22]\,
      Q(9) => \start_addr_reg_n_2_[21]\,
      Q(8) => \start_addr_reg_n_2_[20]\,
      Q(7) => \start_addr_reg_n_2_[19]\,
      Q(6) => \start_addr_reg_n_2_[18]\,
      Q(5) => \start_addr_reg_n_2_[17]\,
      Q(4) => \start_addr_reg_n_2_[16]\,
      Q(3) => \start_addr_reg_n_2_[15]\,
      Q(2) => \start_addr_reg_n_2_[14]\,
      Q(1) => \start_addr_reg_n_2_[13]\,
      Q(0) => \start_addr_reg_n_2_[12]\,
      SR(0) => fifo_resp_n_29,
      \align_len_reg[31]\ => fifo_resp_n_32,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \could_multi_bursts.AWVALID_Dummy_reg\ => fifo_resp_n_27,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => \^awvalid_dummy\,
      \could_multi_bursts.last_sect_buf_reg\ => fifo_resp_n_28,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_2\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_34,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_2\,
      empty_n_tmp_reg_0 => fifo_resp_n_30,
      fifo_burst_ready => fifo_burst_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_2,
      full_n_tmp_reg_0 => \^m_axi_axi_lite_rgb_1_n_bready\,
      \in\(0) => invalid_len_event_2,
      last_sect_buf => last_sect_buf,
      m_axi_AXI_Lite_RGB_1_N_AWREADY => m_axi_AXI_Lite_RGB_1_N_AWREADY,
      next_resp => next_resp,
      push => push_0,
      rdreq28_out => rdreq28_out,
      \sect_addr_buf_reg[2]\(0) => fifo_resp_n_33,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg[11]\(3) => fifo_resp_n_14,
      \sect_cnt_reg[11]\(2) => fifo_resp_n_15,
      \sect_cnt_reg[11]\(1) => fifo_resp_n_16,
      \sect_cnt_reg[11]\(0) => fifo_resp_n_17,
      \sect_cnt_reg[15]\(3) => fifo_resp_n_18,
      \sect_cnt_reg[15]\(2) => fifo_resp_n_19,
      \sect_cnt_reg[15]\(1) => fifo_resp_n_20,
      \sect_cnt_reg[15]\(0) => fifo_resp_n_21,
      \sect_cnt_reg[19]\(3) => fifo_resp_n_22,
      \sect_cnt_reg[19]\(2) => fifo_resp_n_23,
      \sect_cnt_reg[19]\(1) => fifo_resp_n_24,
      \sect_cnt_reg[19]\(0) => fifo_resp_n_25,
      \sect_cnt_reg[7]\(3) => fifo_resp_n_10,
      \sect_cnt_reg[7]\(2) => fifo_resp_n_11,
      \sect_cnt_reg[7]\(1) => fifo_resp_n_12,
      \sect_cnt_reg[7]\(0) => fifo_resp_n_13,
      \sect_len_buf_reg[4]\ => \bus_equal_gen.fifo_burst_n_3\,
      \sect_len_buf_reg[7]\ => \bus_equal_gen.fifo_burst_n_4\,
      \start_addr_buf_reg[31]\(0) => first_sect,
      \throttl_cnt_reg[1]\ => \throttl_cnt_reg[1]\,
      \throttl_cnt_reg[7]\ => \throttl_cnt_reg[7]_2\,
      \throttl_cnt_reg[7]_0\ => \throttl_cnt_reg[7]_1\,
      wreq_handling_reg => fifo_resp_n_26,
      wreq_handling_reg_0 => wreq_handling_reg_n_2,
      wrreq => wrreq
    );
fifo_resp_to_user: entity work.\fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5\
     port map (
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[7]\(1) => \ap_CS_fsm_reg[7]\(3),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_NS_fsm(1) => ap_NS_fsm(4),
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      ap_start => ap_start,
      empty_n_tmp_reg_0 => empty_n_tmp_reg,
      m_axi_AXI_Lite_RGB_1_N_BREADY => \^m_axi_axi_lite_rgb_1_n_bready\,
      m_axi_AXI_Lite_RGB_1_N_BVALID => m_axi_AXI_Lite_RGB_1_N_BVALID,
      next_resp0 => next_resp0,
      push => push_0,
      \rdata_data_reg[3]\ => \rdata_data_reg[3]\,
      s_axi_AXI_Lite_RGB_1_N_ARADDR(4 downto 0) => s_axi_AXI_Lite_RGB_1_N_ARADDR(4 downto 0)
    );
fifo_wreq: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_fifo
     port map (
      AXI_Lite_RGB_1_N_AWREADY => AXI_Lite_RGB_1_N_AWREADY,
      CO(0) => last_sect,
      Q(31 downto 30) => fifo_wreq_data(43 downto 42),
      Q(29 downto 0) => \q__0\(29 downto 0),
      S(1) => fifo_wreq_n_3,
      S(0) => fifo_wreq_n_4,
      SR(0) => fifo_wreq_n_47,
      \ap_CS_fsm_reg[1]\(1 downto 0) => \ap_CS_fsm_reg[7]\(1 downto 0),
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      ap_start => ap_start,
      \end_addr_buf_reg[31]\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_2,
      invalid_len_event_reg => fifo_wreq_n_48,
      last_sect_buf => last_sect_buf,
      \n_Mat_out5_reg_220_reg[29]\(29 downto 0) => \n_Mat_out5_reg_220_reg[29]\(29 downto 0),
      push => push,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg_0__s_port_]\ => fifo_wreq_n_44,
      wreq_handling_reg(3) => fifo_wreq_n_37,
      wreq_handling_reg(2) => fifo_wreq_n_38,
      wreq_handling_reg(1) => fifo_wreq_n_39,
      wreq_handling_reg(0) => fifo_wreq_n_40,
      wreq_handling_reg_0(2) => fifo_wreq_n_41,
      wreq_handling_reg_0(1) => fifo_wreq_n_42,
      wreq_handling_reg_0(0) => fifo_wreq_n_43,
      wreq_handling_reg_1 => fifo_resp_n_30,
      wreq_handling_reg_2 => wreq_handling_reg_n_2,
      wreq_handling_reg_3 => fifo_resp_n_32
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_2,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_2,
      S(2) => first_sect_carry_i_2_n_2,
      S(1) => first_sect_carry_i_3_n_2,
      S(0) => first_sect_carry_i_4_n_2
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_2\,
      S(1) => \first_sect_carry__0_i_2_n_2\,
      S(0) => \first_sect_carry__0_i_3_n_2\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => sect_cnt_reg(19),
      I2 => start_addr_buf(30),
      I3 => sect_cnt_reg(18),
      O => \first_sect_carry__0_i_1_n_2\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(29),
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(15),
      I3 => start_addr_buf(27),
      I4 => sect_cnt_reg(16),
      I5 => start_addr_buf(28),
      O => \first_sect_carry__0_i_2_n_2\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(12),
      I1 => start_addr_buf(24),
      I2 => sect_cnt_reg(13),
      I3 => start_addr_buf(25),
      I4 => start_addr_buf(26),
      I5 => sect_cnt_reg(14),
      O => \first_sect_carry__0_i_3_n_2\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(9),
      I1 => start_addr_buf(21),
      I2 => sect_cnt_reg(10),
      I3 => start_addr_buf(22),
      I4 => start_addr_buf(23),
      I5 => sect_cnt_reg(11),
      O => first_sect_carry_i_1_n_2
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(6),
      I1 => start_addr_buf(18),
      I2 => sect_cnt_reg(7),
      I3 => start_addr_buf(19),
      I4 => start_addr_buf(20),
      I5 => sect_cnt_reg(8),
      O => first_sect_carry_i_2_n_2
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(16),
      I1 => sect_cnt_reg(4),
      I2 => sect_cnt_reg(5),
      I3 => start_addr_buf(17),
      I4 => sect_cnt_reg(3),
      I5 => start_addr_buf(15),
      O => first_sect_carry_i_3_n_2
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(14),
      I1 => sect_cnt_reg(2),
      I2 => sect_cnt_reg(1),
      I3 => start_addr_buf(13),
      I4 => sect_cnt_reg(0),
      I5 => start_addr_buf(12),
      O => first_sect_carry_i_4_n_2
    );
invalid_len_event_1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => invalid_len_event,
      Q => invalid_len_event_1,
      R => \^sr\(0)
    );
invalid_len_event_2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => invalid_len_event_1,
      Q => invalid_len_event_2,
      R => \^sr\(0)
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => fifo_wreq_n_48,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_37,
      S(2) => fifo_wreq_n_38,
      S(1) => fifo_wreq_n_39,
      S(0) => fifo_wreq_n_40
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_41,
      S(1) => fifo_wreq_n_42,
      S(0) => fifo_wreq_n_43
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_2,
      CO(2) => minusOp_carry_n_3,
      CO(1) => minusOp_carry_n_4,
      CO(0) => minusOp_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => fifo_wreq_data(43 downto 42),
      DI(1 downto 0) => B"00",
      O(3) => minusOp_carry_n_6,
      O(2) => minusOp_carry_n_7,
      O(1) => minusOp_carry_n_8,
      O(0) => NLW_minusOp_carry_O_UNCONNECTED(0),
      S(3) => fifo_wreq_n_3,
      S(2) => fifo_wreq_n_4,
      S(1 downto 0) => B"11"
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_2,
      CO(3 downto 0) => \NLW_minusOp_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__0_n_9\,
      S(3 downto 0) => B"0001"
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(10),
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(11),
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(12),
      I1 => first_sect,
      I2 => sect_cnt_reg(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(13),
      I1 => first_sect,
      I2 => sect_cnt_reg(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(14),
      I1 => first_sect,
      I2 => sect_cnt_reg(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(15),
      I1 => first_sect,
      I2 => sect_cnt_reg(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(16),
      I1 => first_sect,
      I2 => sect_cnt_reg(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => first_sect,
      I2 => sect_cnt_reg(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(18),
      I1 => first_sect,
      I2 => sect_cnt_reg(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(19),
      I1 => first_sect,
      I2 => sect_cnt_reg(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(20),
      I1 => first_sect,
      I2 => sect_cnt_reg(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(21),
      I1 => first_sect,
      I2 => sect_cnt_reg(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(22),
      I1 => first_sect,
      I2 => sect_cnt_reg(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(23),
      I1 => first_sect,
      I2 => sect_cnt_reg(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(24),
      I1 => first_sect,
      I2 => sect_cnt_reg(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(25),
      I1 => first_sect,
      I2 => sect_cnt_reg(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(26),
      I1 => first_sect,
      I2 => sect_cnt_reg(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(27),
      I1 => first_sect,
      I2 => sect_cnt_reg(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(28),
      I1 => first_sect,
      I2 => sect_cnt_reg(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(29),
      I1 => first_sect,
      I2 => sect_cnt_reg(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(2),
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(30),
      I1 => first_sect,
      I2 => sect_cnt_reg(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => first_sect,
      I2 => sect_cnt_reg(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(3),
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(4),
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(5),
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(6),
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(7),
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(8),
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(9),
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => fifo_resp_n_33
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => fifo_resp_n_33
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => fifo_resp_n_33
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => fifo_resp_n_33
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => fifo_resp_n_33
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => fifo_resp_n_33
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => fifo_resp_n_33
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => fifo_resp_n_33
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => fifo_resp_n_33
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => fifo_resp_n_33
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_9,
      Q => sect_cnt_reg(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_15,
      Q => sect_cnt_reg(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_14,
      Q => sect_cnt_reg(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_21,
      Q => sect_cnt_reg(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_20,
      Q => sect_cnt_reg(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_19,
      Q => sect_cnt_reg(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_18,
      Q => sect_cnt_reg(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_25,
      Q => sect_cnt_reg(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_24,
      Q => sect_cnt_reg(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_23,
      Q => sect_cnt_reg(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_22,
      Q => sect_cnt_reg(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_8,
      Q => sect_cnt_reg(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_7,
      Q => sect_cnt_reg(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_6,
      Q => sect_cnt_reg(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_13,
      Q => sect_cnt_reg(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_12,
      Q => sect_cnt_reg(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_11,
      Q => sect_cnt_reg(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_10,
      Q => sect_cnt_reg(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_17,
      Q => sect_cnt_reg(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => fifo_resp_n_16,
      Q => sect_cnt_reg(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => first_sect,
      I2 => start_addr_buf(2),
      I3 => \end_addr_buf_reg_n_2_[2]\,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1_n_2\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => first_sect,
      I2 => start_addr_buf(3),
      I3 => \end_addr_buf_reg_n_2_[3]\,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1_n_2\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => first_sect,
      I2 => start_addr_buf(4),
      I3 => \end_addr_buf_reg_n_2_[4]\,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1_n_2\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => first_sect,
      I2 => start_addr_buf(5),
      I3 => \end_addr_buf_reg_n_2_[5]\,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1_n_2\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => first_sect,
      I2 => start_addr_buf(6),
      I3 => \end_addr_buf_reg_n_2_[6]\,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1_n_2\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => first_sect,
      I2 => start_addr_buf(7),
      I3 => \end_addr_buf_reg_n_2_[7]\,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1_n_2\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => first_sect,
      I2 => start_addr_buf(8),
      I3 => \end_addr_buf_reg_n_2_[8]\,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1_n_2\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => first_sect,
      I2 => start_addr_buf(9),
      I3 => \end_addr_buf_reg_n_2_[9]\,
      I4 => last_sect,
      O => \sect_len_buf[7]_i_1_n_2\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => first_sect,
      I2 => start_addr_buf(10),
      I3 => \end_addr_buf_reg_n_2_[10]\,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1_n_2\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF3FA03F"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => start_addr_buf(11),
      I2 => first_sect,
      I3 => last_sect,
      I4 => \end_addr_buf_reg_n_2_[11]\,
      O => \sect_len_buf[9]_i_2_n_2\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[0]_i_1_n_2\,
      Q => sect_len_buf(0),
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[1]_i_1_n_2\,
      Q => sect_len_buf(1),
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[2]_i_1_n_2\,
      Q => sect_len_buf(2),
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[3]_i_1_n_2\,
      Q => sect_len_buf(3),
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[4]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[5]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[6]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[7]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[8]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[9]_i_2_n_2\,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[10]\,
      Q => start_addr_buf(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[11]\,
      Q => start_addr_buf(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[12]\,
      Q => start_addr_buf(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[13]\,
      Q => start_addr_buf(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[14]\,
      Q => start_addr_buf(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[15]\,
      Q => start_addr_buf(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[16]\,
      Q => start_addr_buf(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[17]\,
      Q => start_addr_buf(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[18]\,
      Q => start_addr_buf(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[19]\,
      Q => start_addr_buf(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[20]\,
      Q => start_addr_buf(20),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[21]\,
      Q => start_addr_buf(21),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[22]\,
      Q => start_addr_buf(22),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[23]\,
      Q => start_addr_buf(23),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[24]\,
      Q => start_addr_buf(24),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[25]\,
      Q => start_addr_buf(25),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[26]\,
      Q => start_addr_buf(26),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[27]\,
      Q => start_addr_buf(27),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[28]\,
      Q => start_addr_buf(28),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[29]\,
      Q => start_addr_buf(29),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[2]\,
      Q => start_addr_buf(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[30]\,
      Q => start_addr_buf(30),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[31]\,
      Q => start_addr_buf(31),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[3]\,
      Q => start_addr_buf(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[4]\,
      Q => start_addr_buf(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[5]\,
      Q => start_addr_buf(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[6]\,
      Q => start_addr_buf(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[7]\,
      Q => start_addr_buf(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[8]\,
      Q => start_addr_buf(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdreq28_out,
      D => \start_addr_reg_n_2_[9]\,
      Q => start_addr_buf(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(8),
      Q => \start_addr_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(9),
      Q => \start_addr_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(10),
      Q => \start_addr_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(11),
      Q => \start_addr_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(12),
      Q => \start_addr_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(13),
      Q => \start_addr_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(14),
      Q => \start_addr_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(15),
      Q => \start_addr_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(16),
      Q => \start_addr_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(17),
      Q => \start_addr_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(18),
      Q => \start_addr_reg_n_2_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(19),
      Q => \start_addr_reg_n_2_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(20),
      Q => \start_addr_reg_n_2_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(21),
      Q => \start_addr_reg_n_2_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(22),
      Q => \start_addr_reg_n_2_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(23),
      Q => \start_addr_reg_n_2_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(24),
      Q => \start_addr_reg_n_2_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(25),
      Q => \start_addr_reg_n_2_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(26),
      Q => \start_addr_reg_n_2_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(27),
      Q => \start_addr_reg_n_2_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(0),
      Q => \start_addr_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(28),
      Q => \start_addr_reg_n_2_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(29),
      Q => \start_addr_reg_n_2_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(1),
      Q => \start_addr_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(2),
      Q => \start_addr_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(3),
      Q => \start_addr_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(4),
      Q => \start_addr_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(5),
      Q => \start_addr_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(6),
      Q => \start_addr_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_31,
      D => \q__0\(7),
      Q => \start_addr_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_1_n_wvalid\,
      I1 => m_axi_AXI_Lite_RGB_1_N_WREADY,
      I2 => \throttl_cnt_reg[4]\,
      I3 => \^throttl_cnt_reg[7]\,
      O => E(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \throttl_cnt_reg[7]_1\,
      I1 => \^awvalid_dummy\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \^throttl_cnt_reg[7]\
    );
\throttl_cnt[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \throttl_cnt_reg[7]_0\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_26,
      Q => wreq_handling_reg_n_2,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_read is
  port (
    m_axi_AXI_Lite_RGB_2_RREADY : out STD_LOGIC;
    ARVALID_Dummy : out STD_LOGIC;
    throttl_cnt1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_Lite_RGB_2_ARREADY : out STD_LOGIC;
    \rgb2_in_addr_read_reg_209_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_RLAST : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RVALID : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    throttl_cnt : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_ARREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    \throttl_cnt_reg[6]\ : in STD_LOGIC;
    \throttl_cnt_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_read : entity is "square_check_AXI_Lite_RGB_2_m_axi_read";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_read;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_read is
  signal \^arvalid_dummy\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal align_len : STD_LOGIC;
  signal \align_len_reg_n_2_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[13]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[14]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[9]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_5__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_6__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_5__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_6__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_5__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_6__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_5__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_6__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_5__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_6__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_7__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_8__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_5__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_6__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_n_9\ : STD_LOGIC;
  signal \end_addr_carry_i_1__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_2__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_3__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_4__1_n_2\ : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_2 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_27 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rdata_n_10 : STD_LOGIC;
  signal fifo_rdata_n_11 : STD_LOGIC;
  signal fifo_rdata_n_12 : STD_LOGIC;
  signal fifo_rdata_n_13 : STD_LOGIC;
  signal fifo_rdata_n_14 : STD_LOGIC;
  signal fifo_rdata_n_15 : STD_LOGIC;
  signal fifo_rdata_n_16 : STD_LOGIC;
  signal fifo_rdata_n_17 : STD_LOGIC;
  signal fifo_rdata_n_18 : STD_LOGIC;
  signal fifo_rdata_n_19 : STD_LOGIC;
  signal fifo_rdata_n_20 : STD_LOGIC;
  signal fifo_rdata_n_21 : STD_LOGIC;
  signal fifo_rdata_n_22 : STD_LOGIC;
  signal fifo_rdata_n_23 : STD_LOGIC;
  signal fifo_rdata_n_24 : STD_LOGIC;
  signal fifo_rdata_n_25 : STD_LOGIC;
  signal fifo_rdata_n_26 : STD_LOGIC;
  signal fifo_rdata_n_27 : STD_LOGIC;
  signal fifo_rdata_n_28 : STD_LOGIC;
  signal fifo_rdata_n_29 : STD_LOGIC;
  signal fifo_rdata_n_30 : STD_LOGIC;
  signal fifo_rdata_n_5 : STD_LOGIC;
  signal fifo_rdata_n_7 : STD_LOGIC;
  signal fifo_rdata_n_8 : STD_LOGIC;
  signal fifo_rdata_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 44 downto 38 );
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry_i_1__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_2__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_3__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_4__1_n_2\ : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal if_read : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal \^m_axi_axi_lite_rgb_2_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__0_n_8\ : STD_LOGIC;
  signal \minusOp_carry__0_n_9\ : STD_LOGIC;
  signal \minusOp_carry__1_n_9\ : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal minusOp_carry_n_8 : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rreq_handling_reg_n_2 : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal s_ready : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal sect_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_len_buf[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2__1_n_2\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_minusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__0\ : label is "soft_lutpair270";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__1\ : label is "soft_lutpair262";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of m_axi_AXI_Lite_RGB_2_ARVALID_INST_0 : label is "soft_lutpair261";
  attribute METHODOLOGY_DRC_VIOS of minusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \minusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \minusOp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \throttl_cnt[1]_i_2__0\ : label is "soft_lutpair261";
begin
  ARVALID_Dummy <= \^arvalid_dummy\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  m_axi_AXI_Lite_RGB_2_ARADDR(29 downto 0) <= \^m_axi_axi_lite_rgb_2_araddr\(29 downto 0);
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_9\,
      Q => \align_len_reg_n_2_[10]\,
      R => ARESET
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_8\,
      Q => \align_len_reg_n_2_[11]\,
      R => ARESET
    );
\align_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_7\,
      Q => \align_len_reg_n_2_[13]\,
      R => ARESET
    );
\align_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__0_n_6\,
      Q => \align_len_reg_n_2_[14]\,
      R => ARESET
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \minusOp_carry__1_n_9\,
      Q => \align_len_reg_n_2_[31]\,
      R => ARESET
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp_carry_n_8,
      Q => \align_len_reg_n_2_[7]\,
      R => ARESET
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp_carry_n_7,
      Q => \align_len_reg_n_2_[8]\,
      R => ARESET
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => minusOp_carry_n_6,
      Q => \align_len_reg_n_2_[9]\,
      R => ARESET
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[7]\,
      Q => \beat_len_buf_reg_n_2_[5]\,
      R => ARESET
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[8]\,
      Q => \beat_len_buf_reg_n_2_[6]\,
      R => ARESET
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[9]\,
      Q => \beat_len_buf_reg_n_2_[7]\,
      R => ARESET
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[10]\,
      Q => \beat_len_buf_reg_n_2_[8]\,
      R => ARESET
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[11]\,
      Q => \beat_len_buf_reg_n_2_[9]\,
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_30,
      Q => s_data(0),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_20,
      Q => s_data(10),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_19,
      Q => s_data(11),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_18,
      Q => s_data(12),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_17,
      Q => s_data(13),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_16,
      Q => s_data(14),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_15,
      Q => s_data(15),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_14,
      Q => s_data(16),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_13,
      Q => s_data(17),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_12,
      Q => s_data(18),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_11,
      Q => s_data(19),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_29,
      Q => s_data(1),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_10,
      Q => s_data(20),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_9,
      Q => s_data(21),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_8,
      Q => s_data(22),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_7,
      Q => s_data(23),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_28,
      Q => s_data(2),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_27,
      Q => s_data(3),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_26,
      Q => s_data(4),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_25,
      Q => s_data(5),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_24,
      Q => s_data(6),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_23,
      Q => s_data(7),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_22,
      Q => s_data(8),
      R => ARESET
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read,
      D => fifo_rdata_n_21,
      Q => s_data(9),
      R => ARESET
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rdata_n_5,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      R => ARESET
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_28,
      Q => \^arvalid_dummy\,
      R => ARESET
    );
\could_multi_bursts.araddr_buf[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(10),
      O => \could_multi_bursts.araddr_buf[12]_i_3__0_n_2\
    );
\could_multi_bursts.araddr_buf[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(9),
      O => \could_multi_bursts.araddr_buf[12]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(8),
      O => \could_multi_bursts.araddr_buf[12]_i_5__0_n_2\
    );
\could_multi_bursts.araddr_buf[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(7),
      O => \could_multi_bursts.araddr_buf[12]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(14),
      O => \could_multi_bursts.araddr_buf[16]_i_3__0_n_2\
    );
\could_multi_bursts.araddr_buf[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(13),
      O => \could_multi_bursts.araddr_buf[16]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(12),
      O => \could_multi_bursts.araddr_buf[16]_i_5__0_n_2\
    );
\could_multi_bursts.araddr_buf[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(11),
      O => \could_multi_bursts.araddr_buf[16]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(18),
      O => \could_multi_bursts.araddr_buf[20]_i_3__0_n_2\
    );
\could_multi_bursts.araddr_buf[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(17),
      O => \could_multi_bursts.araddr_buf[20]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(16),
      O => \could_multi_bursts.araddr_buf[20]_i_5__0_n_2\
    );
\could_multi_bursts.araddr_buf[20]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(15),
      O => \could_multi_bursts.araddr_buf[20]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(22),
      O => \could_multi_bursts.araddr_buf[24]_i_3__0_n_2\
    );
\could_multi_bursts.araddr_buf[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(21),
      O => \could_multi_bursts.araddr_buf[24]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(20),
      O => \could_multi_bursts.araddr_buf[24]_i_5__0_n_2\
    );
\could_multi_bursts.araddr_buf[24]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(19),
      O => \could_multi_bursts.araddr_buf[24]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(26),
      O => \could_multi_bursts.araddr_buf[28]_i_3__0_n_2\
    );
\could_multi_bursts.araddr_buf[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(25),
      O => \could_multi_bursts.araddr_buf[28]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(24),
      O => \could_multi_bursts.araddr_buf[28]_i_5__0_n_2\
    );
\could_multi_bursts.araddr_buf[28]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(23),
      O => \could_multi_bursts.araddr_buf[28]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[2]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_8\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(29),
      O => \could_multi_bursts.araddr_buf[31]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[31]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(28),
      O => \could_multi_bursts.araddr_buf[31]_i_7__0_n_2\
    );
\could_multi_bursts.araddr_buf[31]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(27),
      O => \could_multi_bursts.araddr_buf[31]_i_8__0_n_2\
    );
\could_multi_bursts.araddr_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3__0_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5__0_n_2\
    );
\could_multi_bursts.araddr_buf[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(6),
      O => \could_multi_bursts.araddr_buf[8]_i_3__0_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(5),
      O => \could_multi_bursts.araddr_buf[8]_i_4__0_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_5__0_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_axi_lite_rgb_2_araddr\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4__0_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(10),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(8),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(11),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(9),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(12),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(10),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_axi_lite_rgb_2_araddr\(8 downto 7),
      O(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[12]_i_3__0_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[12]_i_4__0_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[12]_i_5__0_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[12]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(13),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(11),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(14),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(12),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(15),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(13),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(16),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(14),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[16]_i_3__0_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[16]_i_4__0_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[16]_i_5__0_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[16]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(17),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(15),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(18),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(16),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(19),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(17),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(20),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(18),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[20]_i_3__0_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[20]_i_4__0_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[20]_i_5__0_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[20]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(21),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(19),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(22),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(20),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(23),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(21),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(24),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(22),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[24]_i_3__0_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[24]_i_4__0_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[24]_i_5__0_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[24]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(25),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(23),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(26),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(24),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(27),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(25),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(28),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(26),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[28]_i_3__0_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[28]_i_4__0_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[28]_i_5__0_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[28]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(29),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(27),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(2),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(0),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(30),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(28),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(31),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(29),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9\,
      S(3) => '0',
      S(2) => \could_multi_bursts.araddr_buf[31]_i_6_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[31]_i_7__0_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[31]_i_8__0_n_2\
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(3),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(1),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(4),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(2),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_axi_lite_rgb_2_araddr\(2 downto 0),
      DI(0) => '0',
      O(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__0_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__0_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__0_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(5),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(3),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(6),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(4),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(7),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(5),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(8),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(6),
      R => ARESET
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_axi_lite_rgb_2_araddr\(6 downto 3),
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\,
      O(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\,
      S(3) => \could_multi_bursts.araddr_buf[8]_i_3__0_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[8]_i_4__0_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[8]_i_5__0_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_6__0_n_2\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(9),
      Q => \^m_axi_axi_lite_rgb_2_araddr\(7),
      R => ARESET
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => fifo_rctl_n_34,
      Q => \^q\(0),
      R => ARESET
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => fifo_rctl_n_35,
      Q => \^q\(1),
      R => ARESET
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => fifo_rctl_n_36,
      Q => \^q\(2),
      R => ARESET
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => fifo_rctl_n_37,
      Q => \^q\(3),
      R => ARESET
    );
\could_multi_bursts.loop_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => plusOp(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => plusOp(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => plusOp(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => plusOp(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => plusOp(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => plusOp(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => plusOp(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_31
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => plusOp(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_31
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => plusOp(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_31
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => plusOp(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_31
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => plusOp(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_31
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => plusOp(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_31
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_33,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => ARESET
    );
\end_addr_buf[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_buf[2]_i_1__1_n_2\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_9\,
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => ARESET
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_8\,
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => ARESET
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_7\,
      Q => \end_addr_buf_reg_n_2_[12]\,
      R => ARESET
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_6\,
      Q => \end_addr_buf_reg_n_2_[13]\,
      R => ARESET
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_9\,
      Q => \end_addr_buf_reg_n_2_[14]\,
      R => ARESET
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_8\,
      Q => \end_addr_buf_reg_n_2_[15]\,
      R => ARESET
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_7\,
      Q => \end_addr_buf_reg_n_2_[16]\,
      R => ARESET
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_6\,
      Q => \end_addr_buf_reg_n_2_[17]\,
      R => ARESET
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_9\,
      Q => \end_addr_buf_reg_n_2_[18]\,
      R => ARESET
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_8\,
      Q => \end_addr_buf_reg_n_2_[19]\,
      R => ARESET
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_7\,
      Q => \end_addr_buf_reg_n_2_[20]\,
      R => ARESET
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_6\,
      Q => \end_addr_buf_reg_n_2_[21]\,
      R => ARESET
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_9\,
      Q => \end_addr_buf_reg_n_2_[22]\,
      R => ARESET
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_8\,
      Q => \end_addr_buf_reg_n_2_[23]\,
      R => ARESET
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_7\,
      Q => \end_addr_buf_reg_n_2_[24]\,
      R => ARESET
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_6\,
      Q => \end_addr_buf_reg_n_2_[25]\,
      R => ARESET
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_9\,
      Q => \end_addr_buf_reg_n_2_[26]\,
      R => ARESET
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_8\,
      Q => \end_addr_buf_reg_n_2_[27]\,
      R => ARESET
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_7\,
      Q => \end_addr_buf_reg_n_2_[28]\,
      R => ARESET
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_6\,
      Q => \end_addr_buf_reg_n_2_[29]\,
      R => ARESET
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[2]_i_1__1_n_2\,
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => ARESET
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_9\,
      Q => \end_addr_buf_reg_n_2_[30]\,
      R => ARESET
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_8\,
      Q => \end_addr_buf_reg_n_2_[31]\,
      R => ARESET
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_8,
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => ARESET
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_7,
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => ARESET
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_6,
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => ARESET
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_9\,
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => ARESET
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_8\,
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => ARESET
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_7\,
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => ARESET
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_6\,
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => ARESET
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[5]\,
      DI(2) => \start_addr_reg_n_2_[4]\,
      DI(1) => \start_addr_reg_n_2_[3]\,
      DI(0) => \start_addr_reg_n_2_[2]\,
      O(3) => end_addr_carry_n_6,
      O(2) => end_addr_carry_n_7,
      O(1) => end_addr_carry_n_8,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__1_n_2\,
      S(2) => \end_addr_carry_i_2__1_n_2\,
      S(1) => \end_addr_carry_i_3__1_n_2\,
      S(0) => \end_addr_carry_i_4__1_n_2\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[9]\,
      DI(2) => \start_addr_reg_n_2_[8]\,
      DI(1) => \start_addr_reg_n_2_[7]\,
      DI(0) => \start_addr_reg_n_2_[6]\,
      O(3) => \end_addr_carry__0_n_6\,
      O(2) => \end_addr_carry__0_n_7\,
      O(1) => \end_addr_carry__0_n_8\,
      O(0) => \end_addr_carry__0_n_9\,
      S(3) => \end_addr_carry__0_i_1__1_n_2\,
      S(2) => \end_addr_carry__0_i_2__1_n_2\,
      S(1) => \end_addr_carry__0_i_3__1_n_2\,
      S(0) => \end_addr_carry__0_i_4__1_n_2\
    );
\end_addr_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry__0_i_1__1_n_2\
    );
\end_addr_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[8]\,
      O => \end_addr_carry__0_i_2__1_n_2\
    );
\end_addr_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry__0_i_3__1_n_2\
    );
\end_addr_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry__0_i_4__1_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[13]\,
      DI(2) => \start_addr_reg_n_2_[12]\,
      DI(1) => \start_addr_reg_n_2_[11]\,
      DI(0) => \start_addr_reg_n_2_[10]\,
      O(3) => \end_addr_carry__1_n_6\,
      O(2) => \end_addr_carry__1_n_7\,
      O(1) => \end_addr_carry__1_n_8\,
      O(0) => \end_addr_carry__1_n_9\,
      S(3) => \end_addr_carry__1_i_1__1_n_2\,
      S(2) => \end_addr_carry__1_i_2__1_n_2\,
      S(1) => \end_addr_carry__1_i_3__1_n_2\,
      S(0) => \end_addr_carry__1_i_4__1_n_2\
    );
\end_addr_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[13]\,
      O => \end_addr_carry__1_i_1__1_n_2\
    );
\end_addr_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[13]\,
      O => \end_addr_carry__1_i_2__1_n_2\
    );
\end_addr_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__1_i_3__1_n_2\
    );
\end_addr_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[10]\,
      O => \end_addr_carry__1_i_4__1_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[17]\,
      DI(2) => \start_addr_reg_n_2_[16]\,
      DI(1) => \start_addr_reg_n_2_[15]\,
      DI(0) => \start_addr_reg_n_2_[14]\,
      O(3) => \end_addr_carry__2_n_6\,
      O(2) => \end_addr_carry__2_n_7\,
      O(1) => \end_addr_carry__2_n_8\,
      O(0) => \end_addr_carry__2_n_9\,
      S(3) => \end_addr_carry__2_i_1__1_n_2\,
      S(2) => \end_addr_carry__2_i_2__1_n_2\,
      S(1) => \end_addr_carry__2_i_3__1_n_2\,
      S(0) => \end_addr_carry__2_i_4__1_n_2\
    );
\end_addr_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1__1_n_2\
    );
\end_addr_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2__1_n_2\
    );
\end_addr_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3__1_n_2\
    );
\end_addr_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[14]\,
      O => \end_addr_carry__2_i_4__1_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[21]\,
      DI(2) => \start_addr_reg_n_2_[20]\,
      DI(1) => \start_addr_reg_n_2_[19]\,
      DI(0) => \start_addr_reg_n_2_[18]\,
      O(3) => \end_addr_carry__3_n_6\,
      O(2) => \end_addr_carry__3_n_7\,
      O(1) => \end_addr_carry__3_n_8\,
      O(0) => \end_addr_carry__3_n_9\,
      S(3) => \end_addr_carry__3_i_1__1_n_2\,
      S(2) => \end_addr_carry__3_i_2__1_n_2\,
      S(1) => \end_addr_carry__3_i_3__1_n_2\,
      S(0) => \end_addr_carry__3_i_4__1_n_2\
    );
\end_addr_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_1__1_n_2\
    );
\end_addr_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_2__1_n_2\
    );
\end_addr_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_3__1_n_2\
    );
\end_addr_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_4__1_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[25]\,
      DI(2) => \start_addr_reg_n_2_[24]\,
      DI(1) => \start_addr_reg_n_2_[23]\,
      DI(0) => \start_addr_reg_n_2_[22]\,
      O(3) => \end_addr_carry__4_n_6\,
      O(2) => \end_addr_carry__4_n_7\,
      O(1) => \end_addr_carry__4_n_8\,
      O(0) => \end_addr_carry__4_n_9\,
      S(3) => \end_addr_carry__4_i_1__1_n_2\,
      S(2) => \end_addr_carry__4_i_2__1_n_2\,
      S(1) => \end_addr_carry__4_i_3__1_n_2\,
      S(0) => \end_addr_carry__4_i_4__1_n_2\
    );
\end_addr_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_1__1_n_2\
    );
\end_addr_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_2__1_n_2\
    );
\end_addr_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_3__1_n_2\
    );
\end_addr_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_4__1_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[29]\,
      DI(2) => \start_addr_reg_n_2_[28]\,
      DI(1) => \start_addr_reg_n_2_[27]\,
      DI(0) => \start_addr_reg_n_2_[26]\,
      O(3) => \end_addr_carry__5_n_6\,
      O(2) => \end_addr_carry__5_n_7\,
      O(1) => \end_addr_carry__5_n_8\,
      O(0) => \end_addr_carry__5_n_9\,
      S(3) => \end_addr_carry__5_i_1__1_n_2\,
      S(2) => \end_addr_carry__5_i_2__1_n_2\,
      S(1) => \end_addr_carry__5_i_3__1_n_2\,
      S(0) => \end_addr_carry__5_i_4__1_n_2\
    );
\end_addr_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_1__1_n_2\
    );
\end_addr_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_2__1_n_2\
    );
\end_addr_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_3__1_n_2\
    );
\end_addr_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_4__1_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_2_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \end_addr_carry__6_n_8\,
      O(0) => \end_addr_carry__6_n_9\,
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__1_n_2\,
      S(0) => \end_addr_carry__6_i_2__1_n_2\
    );
\end_addr_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1__1_n_2\
    );
\end_addr_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_2__1_n_2\
    );
\end_addr_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry_i_1__1_n_2\
    );
\end_addr_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry_i_2__1_n_2\
    );
\end_addr_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry_i_3__1_n_2\
    );
\end_addr_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry_i_4__1_n_2\
    );
fifo_rctl: entity work.\fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8\
     port map (
      ARESET => ARESET,
      CO(0) => last_sect,
      O(3) => fifo_rctl_n_8,
      O(2) => fifo_rctl_n_9,
      O(1) => fifo_rctl_n_10,
      O(0) => fifo_rctl_n_11,
      Q(19) => \start_addr_reg_n_2_[31]\,
      Q(18) => \start_addr_reg_n_2_[30]\,
      Q(17) => \start_addr_reg_n_2_[29]\,
      Q(16) => \start_addr_reg_n_2_[28]\,
      Q(15) => \start_addr_reg_n_2_[27]\,
      Q(14) => \start_addr_reg_n_2_[26]\,
      Q(13) => \start_addr_reg_n_2_[25]\,
      Q(12) => \start_addr_reg_n_2_[24]\,
      Q(11) => \start_addr_reg_n_2_[23]\,
      Q(10) => \start_addr_reg_n_2_[22]\,
      Q(9) => \start_addr_reg_n_2_[21]\,
      Q(8) => \start_addr_reg_n_2_[20]\,
      Q(7) => \start_addr_reg_n_2_[19]\,
      Q(6) => \start_addr_reg_n_2_[18]\,
      Q(5) => \start_addr_reg_n_2_[17]\,
      Q(4) => \start_addr_reg_n_2_[16]\,
      Q(3) => \start_addr_reg_n_2_[15]\,
      Q(2) => \start_addr_reg_n_2_[14]\,
      Q(1) => \start_addr_reg_n_2_[13]\,
      Q(0) => \start_addr_reg_n_2_[12]\,
      SR(0) => fifo_rctl_n_31,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_28,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^arvalid_dummy\,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rctl_n_34,
      \could_multi_bursts.arlen_buf_reg[1]\ => fifo_rctl_n_35,
      \could_multi_bursts.arlen_buf_reg[2]\ => fifo_rctl_n_36,
      \could_multi_bursts.arlen_buf_reg[3]\ => fifo_rctl_n_37,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_33,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_2\,
      data_vld_reg_0 => fifo_rreq_n_3,
      \dout_buf_reg[34]\(0) => data_pack(34),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf => fifo_rreq_valid_buf,
      fifo_rreq_valid_buf_reg => fifo_rctl_n_30,
      fifo_rreq_valid_buf_reg_0 => fifo_rreq_valid_buf_reg_n_2,
      full_n_tmp_reg_0 => fifo_rctl_n_2,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg => fifo_rreq_n_5,
      m_axi_AXI_Lite_RGB_2_ARREADY => m_axi_AXI_Lite_RGB_2_ARREADY,
      next_rreq => next_rreq,
      p_13_in => p_13_in,
      p_23_in => p_23_in,
      push => push,
      \q_reg[0]\ => fifo_rctl_n_3,
      rreq_handling_reg => fifo_rctl_n_29,
      rreq_handling_reg_0 => rreq_handling_reg_n_2,
      \sect_addr_buf_reg[2]\(0) => fifo_rctl_n_32,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg[11]\(3) => fifo_rctl_n_16,
      \sect_cnt_reg[11]\(2) => fifo_rctl_n_17,
      \sect_cnt_reg[11]\(1) => fifo_rctl_n_18,
      \sect_cnt_reg[11]\(0) => fifo_rctl_n_19,
      \sect_cnt_reg[15]\(3) => fifo_rctl_n_20,
      \sect_cnt_reg[15]\(2) => fifo_rctl_n_21,
      \sect_cnt_reg[15]\(1) => fifo_rctl_n_22,
      \sect_cnt_reg[15]\(0) => fifo_rctl_n_23,
      \sect_cnt_reg[19]\(3) => fifo_rctl_n_24,
      \sect_cnt_reg[19]\(2) => fifo_rctl_n_25,
      \sect_cnt_reg[19]\(1) => fifo_rctl_n_26,
      \sect_cnt_reg[19]\(0) => fifo_rctl_n_27,
      \sect_cnt_reg[7]\(3) => fifo_rctl_n_12,
      \sect_cnt_reg[7]\(2) => fifo_rctl_n_13,
      \sect_cnt_reg[7]\(1) => fifo_rctl_n_14,
      \sect_cnt_reg[7]\(0) => fifo_rctl_n_15,
      \sect_len_buf_reg[3]\(3) => \sect_len_buf_reg_n_2_[3]\,
      \sect_len_buf_reg[3]\(2) => \sect_len_buf_reg_n_2_[2]\,
      \sect_len_buf_reg[3]\(1) => \sect_len_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[3]\(0) => \sect_len_buf_reg_n_2_[0]\,
      \sect_len_buf_reg[7]\ => fifo_rreq_n_6,
      \start_addr_buf_reg[31]\(0) => first_sect,
      throttl_cnt => throttl_cnt,
      \throttl_cnt_reg[1]\ => \throttl_cnt_reg[1]\,
      \throttl_cnt_reg[6]\ => \throttl_cnt_reg[6]\
    );
fifo_rdata: entity work.\fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1\
     port map (
      ARESET => ARESET,
      E(0) => if_read,
      Q(24) => data_pack(34),
      Q(23) => fifo_rdata_n_7,
      Q(22) => fifo_rdata_n_8,
      Q(21) => fifo_rdata_n_9,
      Q(20) => fifo_rdata_n_10,
      Q(19) => fifo_rdata_n_11,
      Q(18) => fifo_rdata_n_12,
      Q(17) => fifo_rdata_n_13,
      Q(16) => fifo_rdata_n_14,
      Q(15) => fifo_rdata_n_15,
      Q(14) => fifo_rdata_n_16,
      Q(13) => fifo_rdata_n_17,
      Q(12) => fifo_rdata_n_18,
      Q(11) => fifo_rdata_n_19,
      Q(10) => fifo_rdata_n_20,
      Q(9) => fifo_rdata_n_21,
      Q(8) => fifo_rdata_n_22,
      Q(7) => fifo_rdata_n_23,
      Q(6) => fifo_rdata_n_24,
      Q(5) => fifo_rdata_n_25,
      Q(4) => fifo_rdata_n_26,
      Q(3) => fifo_rdata_n_27,
      Q(2) => fifo_rdata_n_28,
      Q(1) => fifo_rdata_n_29,
      Q(0) => fifo_rdata_n_30,
      ap_clk => ap_clk,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => fifo_rdata_n_5,
      \bus_equal_gen.rdata_valid_t_reg_0\ => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      m_axi_AXI_Lite_RGB_2_RDATA(31 downto 0) => m_axi_AXI_Lite_RGB_2_RDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_2_RLAST => m_axi_AXI_Lite_RGB_2_RLAST,
      m_axi_AXI_Lite_RGB_2_RREADY => m_axi_AXI_Lite_RGB_2_RREADY,
      m_axi_AXI_Lite_RGB_2_RRESP(1 downto 0) => m_axi_AXI_Lite_RGB_2_RRESP(1 downto 0),
      m_axi_AXI_Lite_RGB_2_RVALID => m_axi_AXI_Lite_RGB_2_RVALID,
      s_ready => s_ready
    );
fifo_rreq: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_fifo
     port map (
      ARESET => ARESET,
      AXI_Lite_RGB_2_ARREADY => AXI_Lite_RGB_2_ARREADY,
      CO(0) => last_sect,
      E(0) => align_len,
      Q(5) => \sect_len_buf_reg_n_2_[9]\,
      Q(4) => \sect_len_buf_reg_n_2_[8]\,
      Q(3) => \sect_len_buf_reg_n_2_[7]\,
      Q(2) => \sect_len_buf_reg_n_2_[6]\,
      Q(1) => \sect_len_buf_reg_n_2_[5]\,
      Q(0) => \sect_len_buf_reg_n_2_[4]\,
      S(1) => fifo_rreq_n_7,
      S(0) => fifo_rreq_n_8,
      \align_len_reg[14]\(33) => fifo_rreq_data(44),
      \align_len_reg[14]\(32) => fifo_rreq_data(41),
      \align_len_reg[14]\(31 downto 30) => fifo_rreq_data(39 downto 38),
      \align_len_reg[14]\(29) => fifo_rreq_n_13,
      \align_len_reg[14]\(28) => fifo_rreq_n_14,
      \align_len_reg[14]\(27) => fifo_rreq_n_15,
      \align_len_reg[14]\(26) => fifo_rreq_n_16,
      \align_len_reg[14]\(25) => fifo_rreq_n_17,
      \align_len_reg[14]\(24) => fifo_rreq_n_18,
      \align_len_reg[14]\(23) => fifo_rreq_n_19,
      \align_len_reg[14]\(22) => fifo_rreq_n_20,
      \align_len_reg[14]\(21) => fifo_rreq_n_21,
      \align_len_reg[14]\(20) => fifo_rreq_n_22,
      \align_len_reg[14]\(19) => fifo_rreq_n_23,
      \align_len_reg[14]\(18) => fifo_rreq_n_24,
      \align_len_reg[14]\(17) => fifo_rreq_n_25,
      \align_len_reg[14]\(16) => fifo_rreq_n_26,
      \align_len_reg[14]\(15) => fifo_rreq_n_27,
      \align_len_reg[14]\(14) => fifo_rreq_n_28,
      \align_len_reg[14]\(13) => fifo_rreq_n_29,
      \align_len_reg[14]\(12) => fifo_rreq_n_30,
      \align_len_reg[14]\(11) => fifo_rreq_n_31,
      \align_len_reg[14]\(10) => fifo_rreq_n_32,
      \align_len_reg[14]\(9) => fifo_rreq_n_33,
      \align_len_reg[14]\(8) => fifo_rreq_n_34,
      \align_len_reg[14]\(7) => fifo_rreq_n_35,
      \align_len_reg[14]\(6) => fifo_rreq_n_36,
      \align_len_reg[14]\(5) => fifo_rreq_n_37,
      \align_len_reg[14]\(4) => fifo_rreq_n_38,
      \align_len_reg[14]\(3) => fifo_rreq_n_39,
      \align_len_reg[14]\(2) => fifo_rreq_n_40,
      \align_len_reg[14]\(1) => fifo_rreq_n_41,
      \align_len_reg[14]\(0) => fifo_rreq_n_42,
      \align_len_reg[9]\(1) => fifo_rreq_n_43,
      \align_len_reg[9]\(0) => fifo_rreq_n_44,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      data_vld_reg_0 => fifo_rctl_n_2,
      empty_n_tmp_reg_0 => fifo_rreq_n_3,
      \end_addr_buf_reg[31]\(19) => \end_addr_buf_reg_n_2_[31]\,
      \end_addr_buf_reg[31]\(18) => \end_addr_buf_reg_n_2_[30]\,
      \end_addr_buf_reg[31]\(17) => \end_addr_buf_reg_n_2_[29]\,
      \end_addr_buf_reg[31]\(16) => \end_addr_buf_reg_n_2_[28]\,
      \end_addr_buf_reg[31]\(15) => \end_addr_buf_reg_n_2_[27]\,
      \end_addr_buf_reg[31]\(14) => \end_addr_buf_reg_n_2_[26]\,
      \end_addr_buf_reg[31]\(13) => \end_addr_buf_reg_n_2_[25]\,
      \end_addr_buf_reg[31]\(12) => \end_addr_buf_reg_n_2_[24]\,
      \end_addr_buf_reg[31]\(11) => \end_addr_buf_reg_n_2_[23]\,
      \end_addr_buf_reg[31]\(10) => \end_addr_buf_reg_n_2_[22]\,
      \end_addr_buf_reg[31]\(9) => \end_addr_buf_reg_n_2_[21]\,
      \end_addr_buf_reg[31]\(8) => \end_addr_buf_reg_n_2_[20]\,
      \end_addr_buf_reg[31]\(7) => \end_addr_buf_reg_n_2_[19]\,
      \end_addr_buf_reg[31]\(6) => \end_addr_buf_reg_n_2_[18]\,
      \end_addr_buf_reg[31]\(5) => \end_addr_buf_reg_n_2_[17]\,
      \end_addr_buf_reg[31]\(4) => \end_addr_buf_reg_n_2_[16]\,
      \end_addr_buf_reg[31]\(3) => \end_addr_buf_reg_n_2_[15]\,
      \end_addr_buf_reg[31]\(2) => \end_addr_buf_reg_n_2_[14]\,
      \end_addr_buf_reg[31]\(1) => \end_addr_buf_reg_n_2_[13]\,
      \end_addr_buf_reg[31]\(0) => \end_addr_buf_reg_n_2_[12]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf => fifo_rreq_valid_buf,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_2,
      \in\(29 downto 0) => \in\(29 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg => fifo_rreq_n_53,
      p_23_in => p_23_in,
      push => push,
      \q_reg[0]_0\ => fifo_rreq_n_5,
      \q_reg[0]_1\ => fifo_rreq_n_6,
      rreq_handling_reg => fifo_rctl_n_3,
      rreq_handling_reg_0 => rreq_handling_reg_n_2,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg_0__s_port_]\ => fifo_rreq_n_52,
      \start_addr_reg[2]\(3) => fifo_rreq_n_45,
      \start_addr_reg[2]\(2) => fifo_rreq_n_46,
      \start_addr_reg[2]\(1) => fifo_rreq_n_47,
      \start_addr_reg[2]\(0) => fifo_rreq_n_48,
      \start_addr_reg[2]_0\(2) => fifo_rreq_n_49,
      \start_addr_reg[2]_0\(1) => fifo_rreq_n_50,
      \start_addr_reg[2]_0\(0) => fifo_rreq_n_51
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_30,
      Q => fifo_rreq_valid_buf_reg_n_2,
      R => ARESET
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__1_n_2\,
      S(2) => \first_sect_carry_i_2__1_n_2\,
      S(1) => \first_sect_carry_i_3__1_n_2\,
      S(0) => \first_sect_carry_i_4__1_n_2\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__1_n_2\,
      S(1) => \first_sect_carry__0_i_2__1_n_2\,
      S(0) => \first_sect_carry__0_i_3__1_n_2\
    );
\first_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => sect_cnt_reg(19),
      I2 => \start_addr_buf_reg_n_2_[30]\,
      I3 => sect_cnt_reg(18),
      O => \first_sect_carry__0_i_1__1_n_2\
    );
\first_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[29]\,
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(16),
      I3 => \start_addr_buf_reg_n_2_[28]\,
      I4 => sect_cnt_reg(15),
      I5 => \start_addr_buf_reg_n_2_[27]\,
      O => \first_sect_carry__0_i_2__1_n_2\
    );
\first_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(12),
      I1 => \start_addr_buf_reg_n_2_[24]\,
      I2 => sect_cnt_reg(13),
      I3 => \start_addr_buf_reg_n_2_[25]\,
      I4 => \start_addr_buf_reg_n_2_[26]\,
      I5 => sect_cnt_reg(14),
      O => \first_sect_carry__0_i_3__1_n_2\
    );
\first_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(9),
      I1 => \start_addr_buf_reg_n_2_[21]\,
      I2 => sect_cnt_reg(10),
      I3 => \start_addr_buf_reg_n_2_[22]\,
      I4 => \start_addr_buf_reg_n_2_[23]\,
      I5 => sect_cnt_reg(11),
      O => \first_sect_carry_i_1__1_n_2\
    );
\first_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(6),
      I1 => \start_addr_buf_reg_n_2_[18]\,
      I2 => sect_cnt_reg(7),
      I3 => \start_addr_buf_reg_n_2_[19]\,
      I4 => \start_addr_buf_reg_n_2_[20]\,
      I5 => sect_cnt_reg(8),
      O => \first_sect_carry_i_2__1_n_2\
    );
\first_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => \start_addr_buf_reg_n_2_[16]\,
      I2 => sect_cnt_reg(3),
      I3 => \start_addr_buf_reg_n_2_[15]\,
      I4 => \start_addr_buf_reg_n_2_[17]\,
      I5 => sect_cnt_reg(5),
      O => \first_sect_carry_i_3__1_n_2\
    );
\first_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => sect_cnt_reg(2),
      I2 => sect_cnt_reg(1),
      I3 => \start_addr_buf_reg_n_2_[13]\,
      I4 => sect_cnt_reg(0),
      I5 => \start_addr_buf_reg_n_2_[12]\,
      O => \first_sect_carry_i_4__1_n_2\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_53,
      Q => invalid_len_event,
      R => ARESET
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_45,
      S(2) => fifo_rreq_n_46,
      S(1) => fifo_rreq_n_47,
      S(0) => fifo_rreq_n_48
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_49,
      S(1) => fifo_rreq_n_50,
      S(0) => fifo_rreq_n_51
    );
m_axi_AXI_Lite_RGB_2_ARVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^arvalid_dummy\,
      I1 => throttl_cnt,
      O => m_axi_AXI_Lite_RGB_2_ARVALID
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_2,
      CO(2) => minusOp_carry_n_3,
      CO(1) => minusOp_carry_n_4,
      CO(0) => minusOp_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => fifo_rreq_data(39 downto 38),
      DI(1 downto 0) => B"00",
      O(3) => minusOp_carry_n_6,
      O(2) => minusOp_carry_n_7,
      O(1) => minusOp_carry_n_8,
      O(0) => NLW_minusOp_carry_O_UNCONNECTED(0),
      S(3) => fifo_rreq_n_43,
      S(2) => fifo_rreq_n_44,
      S(1 downto 0) => B"11"
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_2,
      CO(3) => \minusOp_carry__0_n_2\,
      CO(2) => \minusOp_carry__0_n_3\,
      CO(1) => \minusOp_carry__0_n_4\,
      CO(0) => \minusOp_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => fifo_rreq_data(44),
      DI(2) => '0',
      DI(1) => fifo_rreq_data(41),
      DI(0) => '0',
      O(3) => \minusOp_carry__0_n_6\,
      O(2) => \minusOp_carry__0_n_7\,
      O(1) => \minusOp_carry__0_n_8\,
      O(0) => \minusOp_carry__0_n_9\,
      S(3) => fifo_rreq_n_7,
      S(2) => '1',
      S(1) => fifo_rreq_n_8,
      S(0) => '1'
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_2\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__1_n_9\,
      S(3 downto 0) => B"0001"
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_29,
      Q => rreq_handling_reg_n_2,
      R => ARESET
    );
rs_rdata: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_reg_slice
     port map (
      ARESET => ARESET,
      Q(0) => s_ready_t_reg(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      \bus_equal_gen.data_buf_reg[23]\(23 downto 0) => s_data(23 downto 0),
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      \rgb2_in_addr_read_reg_209_reg[23]\(23 downto 0) => \rgb2_in_addr_read_reg_209_reg[23]\(23 downto 0),
      s_ready => s_ready
    );
\sect_addr_buf[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[10]\,
      O => \sect_addr_buf[10]_i_1__1_n_2\
    );
\sect_addr_buf[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[11]\,
      O => \sect_addr_buf[11]_i_2__1_n_2\
    );
\sect_addr_buf[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[12]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(0),
      O => \sect_addr_buf[12]_i_1__1_n_2\
    );
\sect_addr_buf[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[13]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(1),
      O => \sect_addr_buf[13]_i_1__1_n_2\
    );
\sect_addr_buf[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(2),
      O => \sect_addr_buf[14]_i_1__1_n_2\
    );
\sect_addr_buf[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[15]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(3),
      O => \sect_addr_buf[15]_i_1__1_n_2\
    );
\sect_addr_buf[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[16]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(4),
      O => \sect_addr_buf[16]_i_1__1_n_2\
    );
\sect_addr_buf[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[17]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(5),
      O => \sect_addr_buf[17]_i_1__1_n_2\
    );
\sect_addr_buf[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[18]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(6),
      O => \sect_addr_buf[18]_i_1__1_n_2\
    );
\sect_addr_buf[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[19]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(7),
      O => \sect_addr_buf[19]_i_1__1_n_2\
    );
\sect_addr_buf[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[20]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(8),
      O => \sect_addr_buf[20]_i_1__1_n_2\
    );
\sect_addr_buf[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[21]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(9),
      O => \sect_addr_buf[21]_i_1__1_n_2\
    );
\sect_addr_buf[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[22]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(10),
      O => \sect_addr_buf[22]_i_1__1_n_2\
    );
\sect_addr_buf[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[23]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(11),
      O => \sect_addr_buf[23]_i_1__1_n_2\
    );
\sect_addr_buf[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[24]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(12),
      O => \sect_addr_buf[24]_i_1__1_n_2\
    );
\sect_addr_buf[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[25]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(13),
      O => \sect_addr_buf[25]_i_1__1_n_2\
    );
\sect_addr_buf[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[26]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(14),
      O => \sect_addr_buf[26]_i_1__1_n_2\
    );
\sect_addr_buf[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[27]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(15),
      O => \sect_addr_buf[27]_i_1__1_n_2\
    );
\sect_addr_buf[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[28]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(16),
      O => \sect_addr_buf[28]_i_1__1_n_2\
    );
\sect_addr_buf[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[29]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(17),
      O => \sect_addr_buf[29]_i_1__1_n_2\
    );
\sect_addr_buf[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[2]\,
      O => \sect_addr_buf[2]_i_1__1_n_2\
    );
\sect_addr_buf[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[30]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(18),
      O => \sect_addr_buf[30]_i_1__1_n_2\
    );
\sect_addr_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(19),
      O => \sect_addr_buf[31]_i_1__1_n_2\
    );
\sect_addr_buf[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[3]\,
      O => \sect_addr_buf[3]_i_1__1_n_2\
    );
\sect_addr_buf[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[4]\,
      O => \sect_addr_buf[4]_i_1__1_n_2\
    );
\sect_addr_buf[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[5]\,
      O => \sect_addr_buf[5]_i_1__1_n_2\
    );
\sect_addr_buf[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[6]\,
      O => \sect_addr_buf[6]_i_1__1_n_2\
    );
\sect_addr_buf[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[7]\,
      O => \sect_addr_buf[7]_i_1__1_n_2\
    );
\sect_addr_buf[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      O => \sect_addr_buf[8]_i_1__1_n_2\
    );
\sect_addr_buf[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      O => \sect_addr_buf[9]_i_1__1_n_2\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[10]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => fifo_rctl_n_32
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[11]_i_2__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => fifo_rctl_n_32
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[12]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => ARESET
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[13]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => ARESET
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[14]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => ARESET
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[15]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => ARESET
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[16]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => ARESET
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[17]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => ARESET
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[18]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => ARESET
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[19]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => ARESET
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[20]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => ARESET
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[21]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => ARESET
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[22]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => ARESET
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[23]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => ARESET
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[24]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => ARESET
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[25]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => ARESET
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[26]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => ARESET
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[27]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => ARESET
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[28]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => ARESET
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[29]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => ARESET
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[2]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[2]\,
      R => fifo_rctl_n_32
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[30]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => ARESET
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[31]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => ARESET
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[3]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => fifo_rctl_n_32
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[4]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => fifo_rctl_n_32
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[5]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => fifo_rctl_n_32
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[6]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => fifo_rctl_n_32
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[7]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => fifo_rctl_n_32
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[8]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => fifo_rctl_n_32
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_addr_buf[9]_i_1__1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => fifo_rctl_n_32
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_11,
      Q => sect_cnt_reg(0),
      R => ARESET
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_17,
      Q => sect_cnt_reg(10),
      R => ARESET
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_16,
      Q => sect_cnt_reg(11),
      R => ARESET
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_23,
      Q => sect_cnt_reg(12),
      R => ARESET
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_22,
      Q => sect_cnt_reg(13),
      R => ARESET
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_21,
      Q => sect_cnt_reg(14),
      R => ARESET
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_20,
      Q => sect_cnt_reg(15),
      R => ARESET
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_27,
      Q => sect_cnt_reg(16),
      R => ARESET
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_26,
      Q => sect_cnt_reg(17),
      R => ARESET
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_25,
      Q => sect_cnt_reg(18),
      R => ARESET
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_24,
      Q => sect_cnt_reg(19),
      R => ARESET
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_10,
      Q => sect_cnt_reg(1),
      R => ARESET
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_9,
      Q => sect_cnt_reg(2),
      R => ARESET
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_8,
      Q => sect_cnt_reg(3),
      R => ARESET
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_15,
      Q => sect_cnt_reg(4),
      R => ARESET
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_14,
      Q => sect_cnt_reg(5),
      R => ARESET
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_13,
      Q => sect_cnt_reg(6),
      R => ARESET
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_12,
      Q => sect_cnt_reg(7),
      R => ARESET
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_19,
      Q => sect_cnt_reg(8),
      R => ARESET
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_52,
      D => fifo_rctl_n_18,
      Q => sect_cnt_reg(9),
      R => ARESET
    );
\sect_len_buf[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[2]\,
      I3 => \end_addr_buf_reg_n_2_[2]\,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1__1_n_2\
    );
\sect_len_buf[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[3]\,
      I3 => \end_addr_buf_reg_n_2_[3]\,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1__1_n_2\
    );
\sect_len_buf[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[4]\,
      I3 => \end_addr_buf_reg_n_2_[4]\,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1__1_n_2\
    );
\sect_len_buf[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[5]\,
      I3 => \end_addr_buf_reg_n_2_[5]\,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1__1_n_2\
    );
\sect_len_buf[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[6]\,
      I3 => \end_addr_buf_reg_n_2_[6]\,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1__1_n_2\
    );
\sect_len_buf[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B33"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[5]\,
      I1 => last_sect,
      I2 => \start_addr_buf_reg_n_2_[7]\,
      I3 => first_sect,
      I4 => \end_addr_buf_reg_n_2_[7]\,
      O => \sect_len_buf[5]_i_1__1_n_2\
    );
\sect_len_buf[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B33"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[6]\,
      I1 => last_sect,
      I2 => \start_addr_buf_reg_n_2_[8]\,
      I3 => first_sect,
      I4 => \end_addr_buf_reg_n_2_[8]\,
      O => \sect_len_buf[6]_i_1__1_n_2\
    );
\sect_len_buf[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF3FA03F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[7]\,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      I2 => first_sect,
      I3 => last_sect,
      I4 => \end_addr_buf_reg_n_2_[9]\,
      O => \sect_len_buf[7]_i_1__1_n_2\
    );
\sect_len_buf[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[8]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[10]\,
      I3 => \end_addr_buf_reg_n_2_[10]\,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1__1_n_2\
    );
\sect_len_buf[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883F3F"
    )
        port map (
      I0 => \beat_len_buf_reg_n_2_[9]\,
      I1 => first_sect,
      I2 => \start_addr_buf_reg_n_2_[11]\,
      I3 => \end_addr_buf_reg_n_2_[11]\,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2__1_n_2\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[0]_i_1__1_n_2\,
      Q => \sect_len_buf_reg_n_2_[0]\,
      R => ARESET
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[1]_i_1__1_n_2\,
      Q => \sect_len_buf_reg_n_2_[1]\,
      R => ARESET
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[2]_i_1__1_n_2\,
      Q => \sect_len_buf_reg_n_2_[2]\,
      R => ARESET
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[3]_i_1__1_n_2\,
      Q => \sect_len_buf_reg_n_2_[3]\,
      R => ARESET
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[4]_i_1__1_n_2\,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => ARESET
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[5]_i_1__1_n_2\,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => ARESET
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[6]_i_1__1_n_2\,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => ARESET
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[7]_i_1__1_n_2\,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => ARESET
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[8]_i_1__1_n_2\,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => ARESET
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \sect_len_buf[9]_i_2__1_n_2\,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => ARESET
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[10]\,
      Q => \start_addr_buf_reg_n_2_[10]\,
      R => ARESET
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[11]\,
      Q => \start_addr_buf_reg_n_2_[11]\,
      R => ARESET
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[12]\,
      Q => \start_addr_buf_reg_n_2_[12]\,
      R => ARESET
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[13]\,
      Q => \start_addr_buf_reg_n_2_[13]\,
      R => ARESET
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[14]\,
      Q => \start_addr_buf_reg_n_2_[14]\,
      R => ARESET
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[15]\,
      Q => \start_addr_buf_reg_n_2_[15]\,
      R => ARESET
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[16]\,
      Q => \start_addr_buf_reg_n_2_[16]\,
      R => ARESET
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[17]\,
      Q => \start_addr_buf_reg_n_2_[17]\,
      R => ARESET
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[18]\,
      Q => \start_addr_buf_reg_n_2_[18]\,
      R => ARESET
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[19]\,
      Q => \start_addr_buf_reg_n_2_[19]\,
      R => ARESET
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[20]\,
      Q => \start_addr_buf_reg_n_2_[20]\,
      R => ARESET
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[21]\,
      Q => \start_addr_buf_reg_n_2_[21]\,
      R => ARESET
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[22]\,
      Q => \start_addr_buf_reg_n_2_[22]\,
      R => ARESET
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[23]\,
      Q => \start_addr_buf_reg_n_2_[23]\,
      R => ARESET
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[24]\,
      Q => \start_addr_buf_reg_n_2_[24]\,
      R => ARESET
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[25]\,
      Q => \start_addr_buf_reg_n_2_[25]\,
      R => ARESET
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[26]\,
      Q => \start_addr_buf_reg_n_2_[26]\,
      R => ARESET
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[27]\,
      Q => \start_addr_buf_reg_n_2_[27]\,
      R => ARESET
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[28]\,
      Q => \start_addr_buf_reg_n_2_[28]\,
      R => ARESET
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[29]\,
      Q => \start_addr_buf_reg_n_2_[29]\,
      R => ARESET
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[2]\,
      Q => \start_addr_buf_reg_n_2_[2]\,
      R => ARESET
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[30]\,
      Q => \start_addr_buf_reg_n_2_[30]\,
      R => ARESET
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[31]\,
      Q => \start_addr_buf_reg_n_2_[31]\,
      R => ARESET
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[3]\,
      Q => \start_addr_buf_reg_n_2_[3]\,
      R => ARESET
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[4]\,
      Q => \start_addr_buf_reg_n_2_[4]\,
      R => ARESET
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[5]\,
      Q => \start_addr_buf_reg_n_2_[5]\,
      R => ARESET
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[6]\,
      Q => \start_addr_buf_reg_n_2_[6]\,
      R => ARESET
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[7]\,
      Q => \start_addr_buf_reg_n_2_[7]\,
      R => ARESET
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[8]\,
      Q => \start_addr_buf_reg_n_2_[8]\,
      R => ARESET
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[9]\,
      Q => \start_addr_buf_reg_n_2_[9]\,
      R => ARESET
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_2_[10]\,
      R => ARESET
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_2_[11]\,
      R => ARESET
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_2_[12]\,
      R => ARESET
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_2_[13]\,
      R => ARESET
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_2_[14]\,
      R => ARESET
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_29,
      Q => \start_addr_reg_n_2_[15]\,
      R => ARESET
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_28,
      Q => \start_addr_reg_n_2_[16]\,
      R => ARESET
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_27,
      Q => \start_addr_reg_n_2_[17]\,
      R => ARESET
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_26,
      Q => \start_addr_reg_n_2_[18]\,
      R => ARESET
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_25,
      Q => \start_addr_reg_n_2_[19]\,
      R => ARESET
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_24,
      Q => \start_addr_reg_n_2_[20]\,
      R => ARESET
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_23,
      Q => \start_addr_reg_n_2_[21]\,
      R => ARESET
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_22,
      Q => \start_addr_reg_n_2_[22]\,
      R => ARESET
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_21,
      Q => \start_addr_reg_n_2_[23]\,
      R => ARESET
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_20,
      Q => \start_addr_reg_n_2_[24]\,
      R => ARESET
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_19,
      Q => \start_addr_reg_n_2_[25]\,
      R => ARESET
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_18,
      Q => \start_addr_reg_n_2_[26]\,
      R => ARESET
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_17,
      Q => \start_addr_reg_n_2_[27]\,
      R => ARESET
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_16,
      Q => \start_addr_reg_n_2_[28]\,
      R => ARESET
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_15,
      Q => \start_addr_reg_n_2_[29]\,
      R => ARESET
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_2_[2]\,
      R => ARESET
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_14,
      Q => \start_addr_reg_n_2_[30]\,
      R => ARESET
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_13,
      Q => \start_addr_reg_n_2_[31]\,
      R => ARESET
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_2_[3]\,
      R => ARESET
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_2_[4]\,
      R => ARESET
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_2_[5]\,
      R => ARESET
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_2_[6]\,
      R => ARESET
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_2_[7]\,
      R => ARESET
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_2_[8]\,
      R => ARESET
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_2_[9]\,
      R => ARESET
    );
\throttl_cnt[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400000"
    )
        port map (
      I0 => throttl_cnt,
      I1 => \^arvalid_dummy\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => m_axi_AXI_Lite_RGB_2_ARREADY,
      O => throttl_cnt1
    );
\throttl_cnt[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A800FFFFFFFF"
    )
        port map (
      I0 => m_axi_AXI_Lite_RGB_2_ARREADY,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^arvalid_dummy\,
      I4 => throttl_cnt,
      I5 => ap_rst_n,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_n_MakbM is
  port (
    q0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    n_Mat_buff_load_reg_2540 : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_n_MakbM : entity is "square_check_n_MakbM";
end fmchc_python1300c_square_check_0_0_square_check_n_MakbM;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_n_MakbM is
begin
square_check_n_MakbM_ram_U: entity work.fmchc_python1300c_square_check_0_0_square_check_n_MakbM_ram
     port map (
      WEA(0) => WEA(0),
      addr0(11 downto 0) => addr0(11 downto 0),
      ap_clk => ap_clk,
      ce0 => ce0,
      d0(10 downto 0) => d0(10 downto 0),
      n_Mat_buff_load_reg_2540 => n_Mat_buff_load_reg_2540,
      q0(10 downto 0) => q0(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe is
  port (
    rgb1_buff_t_empty_n : out STD_LOGIC;
    rgb1_buff_i_full_n : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_15_i_i_i_reg_773_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \tmp_15_i_i_i_reg_773_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_i_i_i_reg_766_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_i_i_i_reg_766_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_i_i_i_reg_759_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_i_i_i_reg_759_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ram_reg_11_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond2_i_i_i_i_fu_246_p2__6\ : in STD_LOGIC;
    \count0__1\ : in STD_LOGIC;
    pop_buf : in STD_LOGIC;
    memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0 : in STD_LOGIC;
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC;
    Loop_Block_Cols_proc_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe : entity is "dataflow_in_loop_dEe";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe is
  signal address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count16_out : STD_LOGIC;
  signal \count[0]_i_1_n_2\ : STD_LOGIC;
  signal \count[1]_i_1_n_2\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_2\ : STD_LOGIC;
  signal \full_n_i_1__2_n_2\ : STD_LOGIC;
  signal \iptr[0]_i_1_n_2\ : STD_LOGIC;
  signal \^ram_reg_11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rgb1_buff_i_full_n\ : STD_LOGIC;
  signal \^rgb1_buff_t_empty_n\ : STD_LOGIC;
begin
  ram_reg_11(0) <= \^ram_reg_11\(0);
  rgb1_buff_i_full_n <= \^rgb1_buff_i_full_n\;
  rgb1_buff_t_empty_n <= \^rgb1_buff_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787877778787888"
    )
        port map (
      I0 => Loop_Block_Cols_proc_U0_ap_ready,
      I1 => \^rgb1_buff_t_empty_n\,
      I2 => \^rgb1_buff_i_full_n\,
      I3 => \ap_CS_fsm_reg[10]\(0),
      I4 => ap_done_reg,
      I5 => count(0),
      O => \count[0]_i_1_n_2\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA57FF0155A800"
    )
        port map (
      I0 => count(0),
      I1 => ap_done_reg,
      I2 => \ap_CS_fsm_reg[10]\(0),
      I3 => \^rgb1_buff_i_full_n\,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_2\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_2\,
      Q => count(0),
      R => ARESET
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_2\,
      Q => count(1),
      R => ARESET
    );
dataflow_in_loop_dEe_memcore_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore_2
     port map (
      Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      WEA(0) => WEA(0),
      addr0(13 downto 1) => \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[12]\(12 downto 0),
      addr0(0) => address0(0),
      addr1(13 downto 1) => ADDRBWRADDR(12 downto 0),
      addr1(0) => \^ram_reg_11\(0),
      ap_clk => ap_clk,
      d0(23 downto 0) => d0(23 downto 0),
      memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0 => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_11(23 downto 0) => ram_reg_11_0(23 downto 0),
      \tmp_11_i_i_i_reg_766_reg[3]\(3 downto 0) => \tmp_11_i_i_i_reg_766_reg[3]\(3 downto 0),
      \tmp_11_i_i_i_reg_766_reg[7]\(3 downto 0) => \tmp_11_i_i_i_reg_766_reg[7]\(3 downto 0),
      \tmp_15_i_i_i_reg_773_reg[3]\(3 downto 0) => \tmp_15_i_i_i_reg_773_reg[3]\(3 downto 0),
      \tmp_15_i_i_i_reg_773_reg[7]\(3 downto 0) => \tmp_15_i_i_i_reg_773_reg[7]\(3 downto 0),
      \tmp_19_i_i_i_reg_759_reg[3]\(3 downto 0) => \tmp_19_i_i_i_reg_759_reg[3]\(3 downto 0),
      \tmp_19_i_i_i_reg_759_reg[7]\(3 downto 0) => \tmp_19_i_i_i_reg_759_reg[7]\(3 downto 0),
      we0 => we0
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FF00"
    )
        port map (
      I0 => \count0__1\,
      I1 => count(0),
      I2 => count(1),
      I3 => count16_out,
      I4 => \^rgb1_buff_t_empty_n\,
      O => \empty_n_i_1__2_n_2\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A800A8A8A8A8A8"
    )
        port map (
      I0 => \^rgb1_buff_i_full_n\,
      I1 => \ap_CS_fsm_reg[10]\(0),
      I2 => ap_done_reg,
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      I4 => \exitcond2_i_i_i_i_fu_246_p2__6\,
      I5 => \^rgb1_buff_t_empty_n\,
      O => count16_out
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_2\,
      Q => \^rgb1_buff_t_empty_n\,
      R => ARESET
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEF0000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => ap_done_reg,
      I3 => \ap_CS_fsm_reg[10]\(0),
      I4 => \^rgb1_buff_i_full_n\,
      I5 => pop_buf,
      O => \full_n_i_1__2_n_2\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_2\,
      Q => \^rgb1_buff_i_full_n\,
      S => ARESET
    );
\iptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => \^rgb1_buff_i_full_n\,
      I1 => \ap_CS_fsm_reg[10]\(0),
      I2 => ap_done_reg,
      I3 => address0(0),
      O => \iptr[0]_i_1_n_2\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1_n_2\,
      Q => address0(0),
      R => ARESET
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]\,
      Q => \^ram_reg_11\(0),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_1 is
  port (
    rgb2_buff_t_empty_n : out STD_LOGIC;
    rgb2_buff_i_full_n : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond2_i_i_i_i_fu_246_p2__6\ : in STD_LOGIC;
    \count0__1\ : in STD_LOGIC;
    pop_buf : in STD_LOGIC;
    memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0 : in STD_LOGIC;
    Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC;
    Loop_Block_Cols_proc_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_1 : entity is "dataflow_in_loop_dEe";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_1;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_1 is
  signal address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count16_out : STD_LOGIC;
  signal \count[0]_i_1_n_2\ : STD_LOGIC;
  signal \count[1]_i_1_n_2\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_2\ : STD_LOGIC;
  signal \full_n_i_1__3_n_2\ : STD_LOGIC;
  signal \iptr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \^ram_reg_11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rgb2_buff_i_full_n\ : STD_LOGIC;
  signal \^rgb2_buff_t_empty_n\ : STD_LOGIC;
begin
  ram_reg_11(0) <= \^ram_reg_11\(0);
  rgb2_buff_i_full_n <= \^rgb2_buff_i_full_n\;
  rgb2_buff_t_empty_n <= \^rgb2_buff_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787877778787888"
    )
        port map (
      I0 => Loop_Block_Cols_proc_U0_ap_ready,
      I1 => \^rgb2_buff_t_empty_n\,
      I2 => \^rgb2_buff_i_full_n\,
      I3 => \ap_CS_fsm_reg[10]\(0),
      I4 => ap_done_reg,
      I5 => count(0),
      O => \count[0]_i_1_n_2\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA57FF0155A800"
    )
        port map (
      I0 => count(0),
      I1 => ap_done_reg,
      I2 => \ap_CS_fsm_reg[10]\(0),
      I3 => \^rgb2_buff_i_full_n\,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_2\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_2\,
      Q => count(0),
      R => ARESET
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_2\,
      Q => count(1),
      R => ARESET
    );
dataflow_in_loop_dEe_memcore_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_memcore
     port map (
      Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      WEA(0) => WEA(0),
      addr0(13 downto 1) => \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[12]\(12 downto 0),
      addr0(0) => address0(0),
      addr1(13 downto 1) => ADDRBWRADDR(12 downto 0),
      addr1(0) => \^ram_reg_11\(0),
      ap_clk => ap_clk,
      d0(23 downto 0) => d0(23 downto 0),
      memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0 => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      q1(23 downto 0) => q1(23 downto 0),
      we0 => we0
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FF00"
    )
        port map (
      I0 => \count0__1\,
      I1 => count(0),
      I2 => count(1),
      I3 => count16_out,
      I4 => \^rgb2_buff_t_empty_n\,
      O => \empty_n_i_1__3_n_2\
    );
\empty_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A800A8A8A8A8A8"
    )
        port map (
      I0 => \^rgb2_buff_i_full_n\,
      I1 => \ap_CS_fsm_reg[10]\(0),
      I2 => ap_done_reg,
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      I4 => \exitcond2_i_i_i_i_fu_246_p2__6\,
      I5 => \^rgb2_buff_t_empty_n\,
      O => count16_out
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_2\,
      Q => \^rgb2_buff_t_empty_n\,
      R => ARESET
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEF0000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => ap_done_reg,
      I3 => \ap_CS_fsm_reg[10]\(0),
      I4 => \^rgb2_buff_i_full_n\,
      I5 => pop_buf,
      O => \full_n_i_1__3_n_2\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_2\,
      Q => \^rgb2_buff_i_full_n\,
      S => ARESET
    );
\iptr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => \^rgb2_buff_i_full_n\,
      I1 => \ap_CS_fsm_reg[10]\(0),
      I2 => ap_done_reg,
      I3 => address0(0),
      O => \iptr[0]_i_1__0_n_2\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__0_n_2\,
      Q => address0(0),
      R => ARESET
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]\,
      Q => \^ram_reg_11\(0),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi is
  port (
    m_axi_AXI_Lite_RGB_1_N_RREADY : out STD_LOGIC;
    ARESET : out STD_LOGIC;
    I_BVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WLAST : out STD_LOGIC;
    \rdata_data_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWVALID : out STD_LOGIC;
    \m_axi_AXI_Lite_RGB_1_N_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_BREADY : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    AXI_Lite_RGB_1_N_AWREADY : out STD_LOGIC;
    ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY : out STD_LOGIC;
    indvar1_reg_1340 : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    n_Mat_buff_load_reg_2540 : out STD_LOGIC;
    \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0]\ : out STD_LOGIC;
    \exitcond1_reg_240_reg[0]\ : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_Lite_RGB_1_N_ARREADY : out STD_LOGIC;
    \rgb1_in_addr_read_reg_233_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_RLAST : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_WREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_ARREADY : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_BVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    exitcond1_fu_199_p2 : in STD_LOGIC;
    n_Mat_buff_ce0 : in STD_LOGIC;
    exitcond1_reg_240 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    \n_Mat_out5_reg_220_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi : entity is "square_check_AXI_Lite_RGB_1_N_m_axi";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi is
  signal \^areset\ : STD_LOGIC;
  signal ARVALID_Dummy : STD_LOGIC;
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bus_read_n_10 : STD_LOGIC;
  signal bus_read_n_42 : STD_LOGIC;
  signal bus_write_n_14 : STD_LOGIC;
  signal bus_write_n_8 : STD_LOGIC;
  signal bus_write_n_9 : STD_LOGIC;
  signal \^m_axi_axi_lite_rgb_1_n_arlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal throttl_cnt : STD_LOGIC;
  signal throttl_cnt1 : STD_LOGIC;
  signal wreq_throttl_n_2 : STD_LOGIC;
  signal wreq_throttl_n_4 : STD_LOGIC;
  signal wreq_throttl_n_5 : STD_LOGIC;
  signal wreq_throttl_n_6 : STD_LOGIC;
begin
  ARESET <= \^areset\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  \m_axi_AXI_Lite_RGB_1_N_ARLEN[3]\(3 downto 0) <= \^m_axi_axi_lite_rgb_1_n_arlen[3]\(3 downto 0);
bus_read: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_read
     port map (
      ARVALID_Dummy => ARVALID_Dummy,
      AXI_Lite_RGB_1_N_ARREADY => AXI_Lite_RGB_1_N_ARREADY,
      Q(3 downto 0) => \^m_axi_axi_lite_rgb_1_n_arlen[3]\(3 downto 0),
      SR(0) => \^areset\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.araddr_buf_reg[2]_0\ => bus_read_n_10,
      \in\(29 downto 0) => \in\(29 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARADDR(29 downto 0) => m_axi_AXI_Lite_RGB_1_N_ARADDR(29 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARREADY => m_axi_AXI_Lite_RGB_1_N_ARREADY,
      m_axi_AXI_Lite_RGB_1_N_ARVALID => m_axi_AXI_Lite_RGB_1_N_ARVALID,
      m_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0) => m_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_1_N_RLAST => m_axi_AXI_Lite_RGB_1_N_RLAST,
      m_axi_AXI_Lite_RGB_1_N_RREADY => m_axi_AXI_Lite_RGB_1_N_RREADY,
      m_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0) => m_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0),
      m_axi_AXI_Lite_RGB_1_N_RVALID => m_axi_AXI_Lite_RGB_1_N_RVALID,
      p_13_in => p_13_in,
      push_0 => push_0,
      \rgb1_in_addr_read_reg_233_reg[23]\(23 downto 0) => \rgb1_in_addr_read_reg_233_reg[23]\(23 downto 0),
      s_ready_t_reg(0) => s_ready_t_reg(0),
      throttl_cnt => throttl_cnt,
      throttl_cnt1 => throttl_cnt1,
      \throttl_cnt_reg[2]\(0) => bus_read_n_42
    );
bus_write: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      AXI_Lite_RGB_1_N_AWREADY => AXI_Lite_RGB_1_N_AWREADY,
      D(10 downto 0) => D(10 downto 0),
      E(0) => bus_write_n_8,
      Q(3 downto 0) => \^q\(3 downto 0),
      SR(0) => \^areset\,
      \ap_CS_fsm_reg[2]\ => ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[7]\(3 downto 0) => \ap_CS_fsm_reg[7]\(3 downto 0),
      ap_NS_fsm(4 downto 0) => ap_NS_fsm(4 downto 0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0]\ => \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0]\,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ce0 => ce0,
      empty_n_tmp_reg => I_BVALID,
      exitcond1_fu_199_p2 => exitcond1_fu_199_p2,
      exitcond1_reg_240 => exitcond1_reg_240,
      \exitcond1_reg_240_reg[0]\ => p_10_in,
      \exitcond1_reg_240_reg[0]_0\ => \exitcond1_reg_240_reg[0]\,
      indvar1_reg_1340 => indvar1_reg_1340,
      m_axi_AXI_Lite_RGB_1_N_AWADDR(29 downto 0) => m_axi_AXI_Lite_RGB_1_N_AWADDR(29 downto 0),
      m_axi_AXI_Lite_RGB_1_N_AWREADY => m_axi_AXI_Lite_RGB_1_N_AWREADY,
      m_axi_AXI_Lite_RGB_1_N_BREADY => m_axi_AXI_Lite_RGB_1_N_BREADY,
      m_axi_AXI_Lite_RGB_1_N_BVALID => m_axi_AXI_Lite_RGB_1_N_BVALID,
      m_axi_AXI_Lite_RGB_1_N_WDATA(31 downto 0) => m_axi_AXI_Lite_RGB_1_N_WDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_1_N_WLAST => m_axi_AXI_Lite_RGB_1_N_WLAST,
      m_axi_AXI_Lite_RGB_1_N_WREADY => m_axi_AXI_Lite_RGB_1_N_WREADY,
      m_axi_AXI_Lite_RGB_1_N_WSTRB(3 downto 0) => m_axi_AXI_Lite_RGB_1_N_WSTRB(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_WVALID => m_axi_AXI_Lite_RGB_1_N_WVALID,
      n_Mat_buff_ce0 => n_Mat_buff_ce0,
      n_Mat_buff_load_reg_2540 => n_Mat_buff_load_reg_2540,
      \n_Mat_out5_reg_220_reg[29]\(29 downto 0) => \n_Mat_out5_reg_220_reg[29]\(29 downto 0),
      p_0_in(1 downto 0) => p_0_in(1 downto 0),
      push => push,
      \rdata_data_reg[3]\ => \rdata_data_reg[3]\,
      s_axi_AXI_Lite_RGB_1_N_ARADDR(4 downto 0) => s_axi_AXI_Lite_RGB_1_N_ARADDR(4 downto 0),
      \throttl_cnt_reg[1]\ => wreq_throttl_n_2,
      \throttl_cnt_reg[4]\ => wreq_throttl_n_5,
      \throttl_cnt_reg[7]\ => bus_write_n_9,
      \throttl_cnt_reg[7]_0\ => bus_write_n_14,
      \throttl_cnt_reg[7]_1\ => wreq_throttl_n_4,
      \throttl_cnt_reg[7]_2\ => wreq_throttl_n_6
    );
rreq_throttl: entity work.\fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1\
     port map (
      ARVALID_Dummy => ARVALID_Dummy,
      SR(0) => bus_read_n_42,
      ap_clk => ap_clk,
      ap_rst_n(0) => \^areset\,
      \could_multi_bursts.arlen_buf_reg[3]\(1 downto 0) => \^m_axi_axi_lite_rgb_1_n_arlen[3]\(3 downto 2),
      full_n_tmp_reg => bus_read_n_10,
      m_axi_AXI_Lite_RGB_1_N_ARREADY => m_axi_AXI_Lite_RGB_1_N_ARREADY,
      p_13_in => p_13_in,
      throttl_cnt => throttl_cnt,
      throttl_cnt1 => throttl_cnt1
    );
wreq_throttl: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi_throttl
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      E(0) => bus_write_n_8,
      Q(3 downto 0) => \^q\(3 downto 0),
      SR(0) => \^areset\,
      ap_clk => ap_clk,
      \could_multi_bursts.AWVALID_Dummy_reg\ => wreq_throttl_n_4,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => bus_write_n_9,
      \could_multi_bursts.awlen_buf_reg[1]\ => bus_write_n_14,
      \could_multi_bursts.loop_cnt_reg[5]\ => wreq_throttl_n_6,
      m_axi_AXI_Lite_RGB_1_N_AWREADY => m_axi_AXI_Lite_RGB_1_N_AWREADY,
      m_axi_AXI_Lite_RGB_1_N_AWVALID => m_axi_AXI_Lite_RGB_1_N_AWVALID,
      \throttl_cnt_reg[6]_0\ => wreq_throttl_n_2,
      \throttl_cnt_reg[7]_0\ => wreq_throttl_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi is
  port (
    m_axi_AXI_Lite_RGB_2_RREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    AXI_Lite_RGB_2_ARREADY : out STD_LOGIC;
    \rgb2_in_addr_read_reg_209_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_RLAST : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RVALID : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_ARREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi : entity is "square_check_AXI_Lite_RGB_2_m_axi";
end fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi is
  signal ARVALID_Dummy : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bus_read_n_41 : STD_LOGIC;
  signal rreq_throttl_n_2 : STD_LOGIC;
  signal rreq_throttl_n_4 : STD_LOGIC;
  signal throttl_cnt : STD_LOGIC;
  signal throttl_cnt1 : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
bus_read: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_read
     port map (
      ARESET => ARESET,
      ARVALID_Dummy => ARVALID_Dummy,
      AXI_Lite_RGB_2_ARREADY => AXI_Lite_RGB_2_ARREADY,
      Q(3 downto 0) => \^q\(3 downto 0),
      SR(0) => bus_read_n_41,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(29 downto 0) => \in\(29 downto 0),
      m_axi_AXI_Lite_RGB_2_ARADDR(29 downto 0) => m_axi_AXI_Lite_RGB_2_ARADDR(29 downto 0),
      m_axi_AXI_Lite_RGB_2_ARREADY => m_axi_AXI_Lite_RGB_2_ARREADY,
      m_axi_AXI_Lite_RGB_2_ARVALID => m_axi_AXI_Lite_RGB_2_ARVALID,
      m_axi_AXI_Lite_RGB_2_RDATA(31 downto 0) => m_axi_AXI_Lite_RGB_2_RDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_2_RLAST => m_axi_AXI_Lite_RGB_2_RLAST,
      m_axi_AXI_Lite_RGB_2_RREADY => m_axi_AXI_Lite_RGB_2_RREADY,
      m_axi_AXI_Lite_RGB_2_RRESP(1 downto 0) => m_axi_AXI_Lite_RGB_2_RRESP(1 downto 0),
      m_axi_AXI_Lite_RGB_2_RVALID => m_axi_AXI_Lite_RGB_2_RVALID,
      push => push,
      \rgb2_in_addr_read_reg_209_reg[23]\(23 downto 0) => \rgb2_in_addr_read_reg_209_reg[23]\(23 downto 0),
      s_ready_t_reg(0) => s_ready_t_reg(0),
      throttl_cnt => throttl_cnt,
      throttl_cnt1 => throttl_cnt1,
      \throttl_cnt_reg[1]\ => rreq_throttl_n_2,
      \throttl_cnt_reg[6]\ => rreq_throttl_n_4
    );
rreq_throttl: entity work.\fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1\
     port map (
      ARESET => ARESET,
      ARVALID_Dummy => ARVALID_Dummy,
      Q(1 downto 0) => \^q\(3 downto 2),
      SR(0) => bus_read_n_41,
      ap_clk => ap_clk,
      \could_multi_bursts.arlen_buf_reg[3]\ => rreq_throttl_n_4,
      m_axi_AXI_Lite_RGB_2_ARREADY => m_axi_AXI_Lite_RGB_2_ARREADY,
      throttl_cnt => throttl_cnt,
      throttl_cnt1 => throttl_cnt1,
      \throttl_cnt_reg[6]_0\ => rreq_throttl_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_in_loop_Loo_1 is
  port (
    m_axi_rgb1_in_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_rgb2_in_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    n_Mat_buff_d0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    push_0 : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \col_0_i_i_i_i_reg_160_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_ready_t_reg : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_Lite_RGB_1_N_ARREADY : in STD_LOGIC;
    AXI_Lite_RGB_2_ARREADY : in STD_LOGIC;
    indvar1_reg_134_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dataflow_in_loop_Loo_1_U0_start_state : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dataflow_in_loop_Loo_1_U0_done_cnt : in STD_LOGIC;
    \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rgb1_in1_reg_230_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \rgb2_in3_reg_225_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_in_loop_Loo_1 : entity is "dataflow_in_loop_Loo_1";
end fmchc_python1300c_square_check_0_0_dataflow_in_loop_Loo_1;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_in_loop_Loo_1 is
  signal Loop_Block_Cols_proc_U0_ap_ready : STD_LOGIC;
  signal Loop_Block_Cols_proc_U0_n_16 : STD_LOGIC;
  signal Loop_Block_Cols_proc_U0_n_51 : STD_LOGIC;
  signal Loop_Block_Cols_proc_U0_n_52 : STD_LOGIC;
  signal Loop_Block_Cols_proc_U0_rgb2_buff2_address0 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 : STD_LOGIC;
  signal Loop_Block_Cols_proc_U0_row_0_i_i_read : STD_LOGIC;
  signal address1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal address1_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_condition_147 : STD_LOGIC;
  signal ap_condition_154 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_2 : STD_LOGIC;
  signal ap_start1_out : STD_LOGIC;
  signal ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready : STD_LOGIC;
  signal ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_n_2 : STD_LOGIC;
  signal \count0__1\ : STD_LOGIC;
  signal \count0__1_1\ : STD_LOGIC;
  signal \^dataflow_in_loop_loo_1_u0_start_cnt_reg[6]\ : STD_LOGIC;
  signal dataflow_in_loop_Loo_U0_rgb2_in3_out_write : STD_LOGIC;
  signal \exitcond2_i_i_i_i_fu_246_p2__6\ : STD_LOGIC;
  signal memcpy_rgb1_buff_rgb_U0_ap_ready : STD_LOGIC;
  signal memcpy_rgb1_buff_rgb_U0_n_38 : STD_LOGIC;
  signal memcpy_rgb1_buff_rgb_U0_n_41 : STD_LOGIC;
  signal memcpy_rgb1_buff_rgb_U0_rgb1_buff_address0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0 : STD_LOGIC;
  signal memcpy_rgb1_buff_rgb_U0_rgb1_buff_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal memcpy_rgb1_buff_rgb_U0_rgb1_buff_we0 : STD_LOGIC;
  signal memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write : STD_LOGIC;
  signal memcpy_rgb2_buff_rgb_U0_ap_ready : STD_LOGIC;
  signal memcpy_rgb2_buff_rgb_U0_n_38 : STD_LOGIC;
  signal memcpy_rgb2_buff_rgb_U0_n_40 : STD_LOGIC;
  signal memcpy_rgb2_buff_rgb_U0_n_41 : STD_LOGIC;
  signal memcpy_rgb2_buff_rgb_U0_n_43 : STD_LOGIC;
  signal memcpy_rgb2_buff_rgb_U0_rgb2_buff_address0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0 : STD_LOGIC;
  signal memcpy_rgb2_buff_rgb_U0_rgb2_buff_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal memcpy_rgb2_buff_rgb_U0_rgb2_buff_we0 : STD_LOGIC;
  signal memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal pop_buf : STD_LOGIC;
  signal pop_buf_0 : STD_LOGIC;
  signal rgb1_buff_U_n_33 : STD_LOGIC;
  signal rgb1_buff_U_n_34 : STD_LOGIC;
  signal rgb1_buff_U_n_35 : STD_LOGIC;
  signal rgb1_buff_U_n_36 : STD_LOGIC;
  signal rgb1_buff_U_n_37 : STD_LOGIC;
  signal rgb1_buff_U_n_38 : STD_LOGIC;
  signal rgb1_buff_U_n_39 : STD_LOGIC;
  signal rgb1_buff_U_n_40 : STD_LOGIC;
  signal rgb1_buff_U_n_41 : STD_LOGIC;
  signal rgb1_buff_U_n_42 : STD_LOGIC;
  signal rgb1_buff_U_n_43 : STD_LOGIC;
  signal rgb1_buff_U_n_44 : STD_LOGIC;
  signal rgb1_buff_U_n_45 : STD_LOGIC;
  signal rgb1_buff_U_n_46 : STD_LOGIC;
  signal rgb1_buff_U_n_47 : STD_LOGIC;
  signal rgb1_buff_U_n_48 : STD_LOGIC;
  signal rgb1_buff_U_n_49 : STD_LOGIC;
  signal rgb1_buff_U_n_5 : STD_LOGIC;
  signal rgb1_buff_U_n_50 : STD_LOGIC;
  signal rgb1_buff_U_n_51 : STD_LOGIC;
  signal rgb1_buff_U_n_52 : STD_LOGIC;
  signal rgb1_buff_U_n_6 : STD_LOGIC;
  signal rgb1_buff_U_n_7 : STD_LOGIC;
  signal rgb1_buff_U_n_8 : STD_LOGIC;
  signal rgb1_buff_i_full_n : STD_LOGIC;
  signal rgb1_buff_t_empty_n : STD_LOGIC;
  signal rgb1_buff_t_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rgb1_in1_channel_U_n_10 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_11 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_12 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_13 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_14 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_15 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_16 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_17 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_18 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_19 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_20 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_21 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_22 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_23 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_24 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_25 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_26 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_27 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_28 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_29 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_3 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_30 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_31 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_32 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_4 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_5 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_6 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_7 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_8 : STD_LOGIC;
  signal rgb1_in1_channel_U_n_9 : STD_LOGIC;
  signal rgb1_in1_channel_empty_n : STD_LOGIC;
  signal rgb1_in1_channel_full_n : STD_LOGIC;
  signal rgb2_buff_i_full_n : STD_LOGIC;
  signal rgb2_buff_t_empty_n : STD_LOGIC;
  signal rgb2_buff_t_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rgb2_in3_channel_U_n_10 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_11 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_12 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_13 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_14 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_15 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_16 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_17 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_18 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_19 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_20 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_21 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_22 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_23 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_24 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_25 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_26 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_27 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_28 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_29 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_30 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_31 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_32 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_33 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_34 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_35 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_36 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_37 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_38 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_6 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_7 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_8 : STD_LOGIC;
  signal rgb2_in3_channel_U_n_9 : STD_LOGIC;
  signal rgb2_in3_channel_empty_n : STD_LOGIC;
  signal row_0_i_i_channel1_dout : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal row_0_i_i_channel1_empty_n : STD_LOGIC;
  signal row_0_i_i_channel1_full_n : STD_LOGIC;
  signal row_0_i_i_channel2_U_n_18 : STD_LOGIC;
  signal row_0_i_i_channel2_U_n_2 : STD_LOGIC;
  signal row_0_i_i_channel2_U_n_3 : STD_LOGIC;
  signal row_0_i_i_channel2_U_n_4 : STD_LOGIC;
  signal row_0_i_i_channel2_U_n_5 : STD_LOGIC;
  signal row_0_i_i_channel2_U_n_6 : STD_LOGIC;
  signal row_0_i_i_channel2_U_n_7 : STD_LOGIC;
  signal row_0_i_i_channel2_dout : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal row_0_i_i_channel2_empty_n : STD_LOGIC;
  signal row_0_i_i_channel2_full_n : STD_LOGIC;
  signal row_0_i_i_channel_U_n_3 : STD_LOGIC;
  signal row_0_i_i_channel_dout : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal row_0_i_i_channel_empty_n : STD_LOGIC;
  signal row_0_i_i_channel_full_n : STD_LOGIC;
  signal tmp_reg_739 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]\ <= \^dataflow_in_loop_loo_1_u0_start_cnt_reg[6]\;
Loop_Block_Cols_proc_U0: entity work.fmchc_python1300c_square_check_0_0_Loop_Block_Cols_proc
     port map (
      ADDRBWRADDR(12 downto 4) => Loop_Block_Cols_proc_U0_rgb2_buff2_address0(12 downto 4),
      ADDRBWRADDR(3 downto 0) => tmp_reg_739(3 downto 0),
      ARESET => ARESET,
      E(0) => E(0),
      Loop_Block_Cols_proc_U0_ap_ready => Loop_Block_Cols_proc_U0_ap_ready,
      Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      Q(1 downto 0) => Q(2 downto 1),
      S(1) => row_0_i_i_channel2_U_n_2,
      S(0) => row_0_i_i_channel2_U_n_3,
      \SRL_SIG_reg[0][4]\(3) => row_0_i_i_channel2_U_n_4,
      \SRL_SIG_reg[0][4]\(2) => row_0_i_i_channel2_U_n_5,
      \SRL_SIG_reg[0][4]\(1) => row_0_i_i_channel2_U_n_6,
      \SRL_SIG_reg[0][4]\(0) => row_0_i_i_channel2_U_n_7,
      \SRL_SIG_reg[1][5]\(0) => row_0_i_i_channel2_U_n_18,
      WEA(0) => WEA(0),
      addr0(11 downto 0) => addr0(11 downto 0),
      \ap_CS_fsm_reg[10]\(0) => memcpy_rgb1_buff_rgb_U0_ap_ready,
      \ap_CS_fsm_reg[10]_0\(0) => memcpy_rgb2_buff_rgb_U0_ap_ready,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_2 => ap_done_reg_2,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_rst_n => ap_rst_n,
      \col_0_i_i_i_i_reg_160_reg[5]_0\(2) => \col_0_i_i_i_i_reg_160_reg[5]\(0),
      \col_0_i_i_i_i_reg_160_reg[5]_0\(1) => ap_CS_fsm_state2,
      \col_0_i_i_i_i_reg_160_reg[5]_0\(0) => Loop_Block_Cols_proc_U0_n_16,
      \count0__1\ => \count0__1_1\,
      \count0__1_0\ => \count0__1\,
      dataflow_in_loop_Loo_1_U0_done_cnt => dataflow_in_loop_Loo_1_U0_done_cnt,
      \exitcond2_i_i_i_i_fu_246_p2__6\ => \exitcond2_i_i_i_i_fu_246_p2__6\,
      indvar1_reg_134_reg(11 downto 0) => indvar1_reg_134_reg(11 downto 0),
      n_Mat_buff_d0(10 downto 0) => n_Mat_buff_d0(10 downto 0),
      \p_0_in__1\(1 downto 0) => \p_0_in__1\(5 downto 4),
      pop_buf => pop_buf_0,
      pop_buf_1 => pop_buf,
      q1(23 downto 0) => rgb1_buff_t_q0(23 downto 0),
      ram_reg_1(3) => rgb1_buff_U_n_45,
      ram_reg_1(2) => rgb1_buff_U_n_46,
      ram_reg_1(1) => rgb1_buff_U_n_47,
      ram_reg_1(0) => rgb1_buff_U_n_48,
      ram_reg_11(3) => rgb1_buff_U_n_41,
      ram_reg_11(2) => rgb1_buff_U_n_42,
      ram_reg_11(1) => rgb1_buff_U_n_43,
      ram_reg_11(0) => rgb1_buff_U_n_44,
      ram_reg_3(3) => rgb1_buff_U_n_49,
      ram_reg_3(2) => rgb1_buff_U_n_50,
      ram_reg_3(1) => rgb1_buff_U_n_51,
      ram_reg_3(0) => rgb1_buff_U_n_52,
      ram_reg_5(3) => rgb1_buff_U_n_5,
      ram_reg_5(2) => rgb1_buff_U_n_6,
      ram_reg_5(1) => rgb1_buff_U_n_7,
      ram_reg_5(0) => rgb1_buff_U_n_8,
      ram_reg_7(3) => rgb1_buff_U_n_33,
      ram_reg_7(2) => rgb1_buff_U_n_34,
      ram_reg_7(1) => rgb1_buff_U_n_35,
      ram_reg_7(0) => rgb1_buff_U_n_36,
      ram_reg_9(3) => rgb1_buff_U_n_37,
      ram_reg_9(2) => rgb1_buff_U_n_38,
      ram_reg_9(1) => rgb1_buff_U_n_39,
      ram_reg_9(0) => rgb1_buff_U_n_40,
      rgb1_buff_i_full_n => rgb1_buff_i_full_n,
      rgb1_buff_t_empty_n => rgb1_buff_t_empty_n,
      rgb2_buff_i_full_n => rgb2_buff_i_full_n,
      rgb2_buff_t_empty_n => rgb2_buff_t_empty_n,
      row_0_i_i_channel2_dout(4 downto 0) => row_0_i_i_channel2_dout(4 downto 0),
      row_0_i_i_channel2_empty_n => row_0_i_i_channel2_empty_n,
      \tmp_i_i_reg_686_reg[11]_0\(0) => Loop_Block_Cols_proc_U0_row_0_i_i_read,
      \tptr_reg[0]\ => Loop_Block_Cols_proc_U0_n_51,
      \tptr_reg[0]_0\ => Loop_Block_Cols_proc_U0_n_52,
      \tptr_reg[0]_1\(0) => address1_3(0),
      \tptr_reg[0]_2\(0) => address1(0)
    );
ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rgb2_in3_channel_U_n_38,
      Q => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rgb2_in3_channel_U_n_36,
      Q => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rgb2_in3_channel_U_n_37,
      Q => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_n_2,
      R => '0'
    );
memcpy_rgb1_buff_rgb_U0: entity work.fmchc_python1300c_square_check_0_0_memcpy_rgb1_buff_rgb
     port map (
      ARESET => ARESET,
      AXI_Lite_RGB_1_N_ARREADY => AXI_Lite_RGB_1_N_ARREADY,
      C(29) => rgb1_in1_channel_U_n_3,
      C(28) => rgb1_in1_channel_U_n_4,
      C(27) => rgb1_in1_channel_U_n_5,
      C(26) => rgb1_in1_channel_U_n_6,
      C(25) => rgb1_in1_channel_U_n_7,
      C(24) => rgb1_in1_channel_U_n_8,
      C(23) => rgb1_in1_channel_U_n_9,
      C(22) => rgb1_in1_channel_U_n_10,
      C(21) => rgb1_in1_channel_U_n_11,
      C(20) => rgb1_in1_channel_U_n_12,
      C(19) => rgb1_in1_channel_U_n_13,
      C(18) => rgb1_in1_channel_U_n_14,
      C(17) => rgb1_in1_channel_U_n_15,
      C(16) => rgb1_in1_channel_U_n_16,
      C(15) => rgb1_in1_channel_U_n_17,
      C(14) => rgb1_in1_channel_U_n_18,
      C(13) => rgb1_in1_channel_U_n_19,
      C(12) => rgb1_in1_channel_U_n_20,
      C(11) => rgb1_in1_channel_U_n_21,
      C(10) => rgb1_in1_channel_U_n_22,
      C(9) => rgb1_in1_channel_U_n_23,
      C(8) => rgb1_in1_channel_U_n_24,
      C(7) => rgb1_in1_channel_U_n_25,
      C(6) => rgb1_in1_channel_U_n_26,
      C(5) => rgb1_in1_channel_U_n_27,
      C(4) => rgb1_in1_channel_U_n_28,
      C(3) => rgb1_in1_channel_U_n_29,
      C(2) => rgb1_in1_channel_U_n_30,
      C(1) => rgb1_in1_channel_U_n_31,
      C(0) => rgb1_in1_channel_U_n_32,
      D(5 downto 0) => row_0_i_i_channel_dout(5 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => memcpy_rgb1_buff_rgb_U0_rgb1_buff_we0,
      \ap_CS_fsm_reg[10]_0\(0) => memcpy_rgb2_buff_rgb_U0_ap_ready,
      ap_clk => ap_clk,
      ap_condition_154 => ap_condition_154,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0(1) => memcpy_rgb1_buff_rgb_U0_ap_ready,
      ap_done_reg_reg_0(0) => memcpy_rgb1_buff_rgb_U0_n_38,
      ap_rst_n => ap_rst_n,
      ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready => ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready,
      ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
      ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
      ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_n_2,
      \data_p1_reg[23]\(23 downto 0) => \data_p1_reg[23]\(23 downto 0),
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0]\ => \^dataflow_in_loop_loo_1_u0_start_cnt_reg[6]\,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]\(0) => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\(0),
      dataflow_in_loop_Loo_1_U0_start_state => dataflow_in_loop_Loo_1_U0_start_state,
      dataflow_in_loop_Loo_U0_rgb2_in3_out_write => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      internal_empty_n_reg => row_0_i_i_channel_U_n_3,
      m_axi_rgb1_in_ARADDR(29 downto 0) => m_axi_rgb1_in_ARADDR(29 downto 0),
      memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0 => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      push_0 => push_0,
      ram_reg_11(12 downto 0) => memcpy_rgb1_buff_rgb_U0_rgb1_buff_address0(12 downto 0),
      ram_reg_11_0(23 downto 0) => memcpy_rgb1_buff_rgb_U0_rgb1_buff_d0(23 downto 0),
      rgb1_buff_i_full_n => rgb1_buff_i_full_n,
      rgb1_in1_channel_empty_n => rgb1_in1_channel_empty_n,
      s_ready_t_reg => s_ready_t_reg,
      \state_reg[0]\(0) => \state_reg[0]\(0),
      we0 => memcpy_rgb1_buff_rgb_U0_n_41
    );
memcpy_rgb2_buff_rgb_U0: entity work.fmchc_python1300c_square_check_0_0_memcpy_rgb2_buff_rgb
     port map (
      A(5 downto 0) => row_0_i_i_channel1_dout(5 downto 0),
      ARESET => ARESET,
      AXI_Lite_RGB_2_ARREADY => AXI_Lite_RGB_2_ARREADY,
      C(29) => rgb2_in3_channel_U_n_6,
      C(28) => rgb2_in3_channel_U_n_7,
      C(27) => rgb2_in3_channel_U_n_8,
      C(26) => rgb2_in3_channel_U_n_9,
      C(25) => rgb2_in3_channel_U_n_10,
      C(24) => rgb2_in3_channel_U_n_11,
      C(23) => rgb2_in3_channel_U_n_12,
      C(22) => rgb2_in3_channel_U_n_13,
      C(21) => rgb2_in3_channel_U_n_14,
      C(20) => rgb2_in3_channel_U_n_15,
      C(19) => rgb2_in3_channel_U_n_16,
      C(18) => rgb2_in3_channel_U_n_17,
      C(17) => rgb2_in3_channel_U_n_18,
      C(16) => rgb2_in3_channel_U_n_19,
      C(15) => rgb2_in3_channel_U_n_20,
      C(14) => rgb2_in3_channel_U_n_21,
      C(13) => rgb2_in3_channel_U_n_22,
      C(12) => rgb2_in3_channel_U_n_23,
      C(11) => rgb2_in3_channel_U_n_24,
      C(10) => rgb2_in3_channel_U_n_25,
      C(9) => rgb2_in3_channel_U_n_26,
      C(8) => rgb2_in3_channel_U_n_27,
      C(7) => rgb2_in3_channel_U_n_28,
      C(6) => rgb2_in3_channel_U_n_29,
      C(5) => rgb2_in3_channel_U_n_30,
      C(4) => rgb2_in3_channel_U_n_31,
      C(3) => rgb2_in3_channel_U_n_32,
      C(2) => rgb2_in3_channel_U_n_33,
      C(1) => rgb2_in3_channel_U_n_34,
      C(0) => rgb2_in3_channel_U_n_35,
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => memcpy_rgb2_buff_rgb_U0_rgb2_buff_we0,
      \ap_CS_fsm_reg[10]_0\(0) => memcpy_rgb1_buff_rgb_U0_ap_ready,
      ap_clk => ap_clk,
      ap_condition_147 => ap_condition_147,
      ap_done_reg => ap_done_reg_2,
      ap_done_reg_reg_0(0) => memcpy_rgb2_buff_rgb_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start1_out => ap_start1_out,
      ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready => ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready,
      ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg => memcpy_rgb2_buff_rgb_U0_n_41,
      ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
      ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_n_2,
      \data_p1_reg[23]\(23 downto 0) => \data_p1_reg[23]_0\(23 downto 0),
      internal_full_n_reg => memcpy_rgb2_buff_rgb_U0_n_38,
      internal_full_n_reg_0 => memcpy_rgb2_buff_rgb_U0_n_40,
      m_axi_rgb2_in_ARADDR(29 downto 0) => m_axi_rgb2_in_ARADDR(29 downto 0),
      memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0 => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read => memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
      push_1 => push_1,
      ram_reg_11(12 downto 0) => memcpy_rgb2_buff_rgb_U0_rgb2_buff_address0(12 downto 0),
      ram_reg_11_0(23 downto 0) => memcpy_rgb2_buff_rgb_U0_rgb2_buff_d0(23 downto 0),
      rgb2_buff_i_full_n => rgb2_buff_i_full_n,
      rgb2_in3_channel_empty_n => rgb2_in3_channel_empty_n,
      row_0_i_i_channel1_empty_n => row_0_i_i_channel1_empty_n,
      s_ready_t_reg => s_ready_t_reg_0,
      \state_reg[0]\(0) => \state_reg[0]_0\(0),
      we0 => memcpy_rgb2_buff_rgb_U0_n_43
    );
rgb1_buff_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe
     port map (
      ADDRBWRADDR(12 downto 4) => Loop_Block_Cols_proc_U0_rgb2_buff2_address0(12 downto 4),
      ADDRBWRADDR(3 downto 0) => tmp_reg_739(3 downto 0),
      ARESET => ARESET,
      Loop_Block_Cols_proc_U0_ap_ready => Loop_Block_Cols_proc_U0_ap_ready,
      Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      WEA(0) => memcpy_rgb1_buff_rgb_U0_rgb1_buff_we0,
      \ap_CS_fsm_reg[10]\(0) => memcpy_rgb1_buff_rgb_U0_ap_ready,
      \ap_CS_fsm_reg[1]\ => Loop_Block_Cols_proc_U0_n_52,
      \ap_CS_fsm_reg[1]_0\(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      \ap_pipeline_reg_pp0_iter1_indvar_i_i_i_i_i_reg_150_reg[12]\(12 downto 0) => memcpy_rgb1_buff_rgb_U0_rgb1_buff_address0(12 downto 0),
      \count0__1\ => \count0__1_1\,
      d0(23 downto 0) => memcpy_rgb1_buff_rgb_U0_rgb1_buff_d0(23 downto 0),
      \exitcond2_i_i_i_i_fu_246_p2__6\ => \exitcond2_i_i_i_i_fu_246_p2__6\,
      memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0 => memcpy_rgb1_buff_rgb_U0_rgb1_buff_ce0,
      pop_buf => pop_buf,
      q1(23 downto 0) => rgb1_buff_t_q0(23 downto 0),
      ram_reg_11(0) => address1(0),
      ram_reg_11_0(23 downto 0) => rgb2_buff_t_q0(23 downto 0),
      rgb1_buff_i_full_n => rgb1_buff_i_full_n,
      rgb1_buff_t_empty_n => rgb1_buff_t_empty_n,
      \tmp_11_i_i_i_reg_766_reg[3]\(3) => rgb1_buff_U_n_37,
      \tmp_11_i_i_i_reg_766_reg[3]\(2) => rgb1_buff_U_n_38,
      \tmp_11_i_i_i_reg_766_reg[3]\(1) => rgb1_buff_U_n_39,
      \tmp_11_i_i_i_reg_766_reg[3]\(0) => rgb1_buff_U_n_40,
      \tmp_11_i_i_i_reg_766_reg[7]\(3) => rgb1_buff_U_n_41,
      \tmp_11_i_i_i_reg_766_reg[7]\(2) => rgb1_buff_U_n_42,
      \tmp_11_i_i_i_reg_766_reg[7]\(1) => rgb1_buff_U_n_43,
      \tmp_11_i_i_i_reg_766_reg[7]\(0) => rgb1_buff_U_n_44,
      \tmp_15_i_i_i_reg_773_reg[3]\(3) => rgb1_buff_U_n_5,
      \tmp_15_i_i_i_reg_773_reg[3]\(2) => rgb1_buff_U_n_6,
      \tmp_15_i_i_i_reg_773_reg[3]\(1) => rgb1_buff_U_n_7,
      \tmp_15_i_i_i_reg_773_reg[3]\(0) => rgb1_buff_U_n_8,
      \tmp_15_i_i_i_reg_773_reg[7]\(3) => rgb1_buff_U_n_33,
      \tmp_15_i_i_i_reg_773_reg[7]\(2) => rgb1_buff_U_n_34,
      \tmp_15_i_i_i_reg_773_reg[7]\(1) => rgb1_buff_U_n_35,
      \tmp_15_i_i_i_reg_773_reg[7]\(0) => rgb1_buff_U_n_36,
      \tmp_19_i_i_i_reg_759_reg[3]\(3) => rgb1_buff_U_n_45,
      \tmp_19_i_i_i_reg_759_reg[3]\(2) => rgb1_buff_U_n_46,
      \tmp_19_i_i_i_reg_759_reg[3]\(1) => rgb1_buff_U_n_47,
      \tmp_19_i_i_i_reg_759_reg[3]\(0) => rgb1_buff_U_n_48,
      \tmp_19_i_i_i_reg_759_reg[7]\(3) => rgb1_buff_U_n_49,
      \tmp_19_i_i_i_reg_759_reg[7]\(2) => rgb1_buff_U_n_50,
      \tmp_19_i_i_i_reg_759_reg[7]\(1) => rgb1_buff_U_n_51,
      \tmp_19_i_i_i_reg_759_reg[7]\(0) => rgb1_buff_U_n_52,
      we0 => memcpy_rgb1_buff_rgb_U0_n_41
    );
rgb1_in1_channel_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_hbi
     port map (
      ARESET => ARESET,
      C(29) => rgb1_in1_channel_U_n_3,
      C(28) => rgb1_in1_channel_U_n_4,
      C(27) => rgb1_in1_channel_U_n_5,
      C(26) => rgb1_in1_channel_U_n_6,
      C(25) => rgb1_in1_channel_U_n_7,
      C(24) => rgb1_in1_channel_U_n_8,
      C(23) => rgb1_in1_channel_U_n_9,
      C(22) => rgb1_in1_channel_U_n_10,
      C(21) => rgb1_in1_channel_U_n_11,
      C(20) => rgb1_in1_channel_U_n_12,
      C(19) => rgb1_in1_channel_U_n_13,
      C(18) => rgb1_in1_channel_U_n_14,
      C(17) => rgb1_in1_channel_U_n_15,
      C(16) => rgb1_in1_channel_U_n_16,
      C(15) => rgb1_in1_channel_U_n_17,
      C(14) => rgb1_in1_channel_U_n_18,
      C(13) => rgb1_in1_channel_U_n_19,
      C(12) => rgb1_in1_channel_U_n_20,
      C(11) => rgb1_in1_channel_U_n_21,
      C(10) => rgb1_in1_channel_U_n_22,
      C(9) => rgb1_in1_channel_U_n_23,
      C(8) => rgb1_in1_channel_U_n_24,
      C(7) => rgb1_in1_channel_U_n_25,
      C(6) => rgb1_in1_channel_U_n_26,
      C(5) => rgb1_in1_channel_U_n_27,
      C(4) => rgb1_in1_channel_U_n_28,
      C(3) => rgb1_in1_channel_U_n_29,
      C(2) => rgb1_in1_channel_U_n_30,
      C(1) => rgb1_in1_channel_U_n_31,
      C(0) => rgb1_in1_channel_U_n_32,
      \ap_CS_fsm_reg[0]\(0) => memcpy_rgb1_buff_rgb_U0_n_38,
      ap_clk => ap_clk,
      ap_condition_154 => ap_condition_154,
      ap_rst_n => ap_rst_n,
      dataflow_in_loop_Loo_U0_rgb2_in3_out_write => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      rgb1_in1_channel_empty_n => rgb1_in1_channel_empty_n,
      rgb1_in1_channel_full_n => rgb1_in1_channel_full_n,
      \rgb1_in1_reg_230_reg[29]\(29 downto 0) => \rgb1_in1_reg_230_reg[29]\(29 downto 0)
    );
rgb2_buff_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_dEe_1
     port map (
      ADDRBWRADDR(12 downto 4) => Loop_Block_Cols_proc_U0_rgb2_buff2_address0(12 downto 4),
      ADDRBWRADDR(3 downto 0) => tmp_reg_739(3 downto 0),
      ARESET => ARESET,
      Loop_Block_Cols_proc_U0_ap_ready => Loop_Block_Cols_proc_U0_ap_ready,
      Loop_Block_Cols_proc_U0_rgb2_buff2_ce0 => Loop_Block_Cols_proc_U0_rgb2_buff2_ce0,
      WEA(0) => memcpy_rgb2_buff_rgb_U0_rgb2_buff_we0,
      \ap_CS_fsm_reg[10]\(0) => memcpy_rgb2_buff_rgb_U0_ap_ready,
      \ap_CS_fsm_reg[1]\ => Loop_Block_Cols_proc_U0_n_51,
      \ap_CS_fsm_reg[1]_0\(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_2,
      \ap_pipeline_reg_pp0_iter1_indvar2_i_i_i_i_i_reg_126_reg[12]\(12 downto 0) => memcpy_rgb2_buff_rgb_U0_rgb2_buff_address0(12 downto 0),
      \count0__1\ => \count0__1\,
      d0(23 downto 0) => memcpy_rgb2_buff_rgb_U0_rgb2_buff_d0(23 downto 0),
      \exitcond2_i_i_i_i_fu_246_p2__6\ => \exitcond2_i_i_i_i_fu_246_p2__6\,
      memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0 => memcpy_rgb2_buff_rgb_U0_rgb2_buff_ce0,
      pop_buf => pop_buf_0,
      q1(23 downto 0) => rgb2_buff_t_q0(23 downto 0),
      ram_reg_11(0) => address1_3(0),
      rgb2_buff_i_full_n => rgb2_buff_i_full_n,
      rgb2_buff_t_empty_n => rgb2_buff_t_empty_n,
      we0 => memcpy_rgb2_buff_rgb_U0_n_43
    );
rgb2_in3_channel_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_ibs
     port map (
      ARESET => ARESET,
      C(29) => rgb2_in3_channel_U_n_6,
      C(28) => rgb2_in3_channel_U_n_7,
      C(27) => rgb2_in3_channel_U_n_8,
      C(26) => rgb2_in3_channel_U_n_9,
      C(25) => rgb2_in3_channel_U_n_10,
      C(24) => rgb2_in3_channel_U_n_11,
      C(23) => rgb2_in3_channel_U_n_12,
      C(22) => rgb2_in3_channel_U_n_13,
      C(21) => rgb2_in3_channel_U_n_14,
      C(20) => rgb2_in3_channel_U_n_15,
      C(19) => rgb2_in3_channel_U_n_16,
      C(18) => rgb2_in3_channel_U_n_17,
      C(17) => rgb2_in3_channel_U_n_18,
      C(16) => rgb2_in3_channel_U_n_19,
      C(15) => rgb2_in3_channel_U_n_20,
      C(14) => rgb2_in3_channel_U_n_21,
      C(13) => rgb2_in3_channel_U_n_22,
      C(12) => rgb2_in3_channel_U_n_23,
      C(11) => rgb2_in3_channel_U_n_24,
      C(10) => rgb2_in3_channel_U_n_25,
      C(9) => rgb2_in3_channel_U_n_26,
      C(8) => rgb2_in3_channel_U_n_27,
      C(7) => rgb2_in3_channel_U_n_28,
      C(6) => rgb2_in3_channel_U_n_29,
      C(5) => rgb2_in3_channel_U_n_30,
      C(4) => rgb2_in3_channel_U_n_31,
      C(3) => rgb2_in3_channel_U_n_32,
      C(2) => rgb2_in3_channel_U_n_33,
      C(1) => rgb2_in3_channel_U_n_34,
      C(0) => rgb2_in3_channel_U_n_35,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start1_out => ap_start1_out,
      ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready => ap_sync_memcpy_rgb1_buff_rgb_U0_ap_ready,
      ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready => ap_sync_memcpy_rgb2_buff_rgb_U0_ap_ready,
      ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready => ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready,
      ap_sync_reg_dataflow_in_loop_Loo_U0_ap_ready_reg => rgb2_in3_channel_U_n_38,
      ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready_reg => rgb2_in3_channel_U_n_36,
      ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg => rgb2_in3_channel_U_n_37,
      ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_0 => memcpy_rgb2_buff_rgb_U0_n_41,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]\ => \^dataflow_in_loop_loo_1_u0_start_cnt_reg[6]\,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\(6 downto 0) => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1\(6 downto 0),
      dataflow_in_loop_Loo_1_U0_start_state => dataflow_in_loop_Loo_1_U0_start_state,
      dataflow_in_loop_Loo_U0_rgb2_in3_out_write => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      internal_empty_n_reg_0 => memcpy_rgb2_buff_rgb_U0_n_40,
      memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read => memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
      rgb1_in1_channel_full_n => rgb1_in1_channel_full_n,
      rgb2_in3_channel_empty_n => rgb2_in3_channel_empty_n,
      \rgb2_in3_reg_225_reg[29]\(29 downto 0) => \rgb2_in3_reg_225_reg[29]\(29 downto 0),
      row_0_i_i_channel1_full_n => row_0_i_i_channel1_full_n,
      row_0_i_i_channel_full_n => row_0_i_i_channel_full_n
    );
row_0_i_i_channel1_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_g8j
     port map (
      A(5 downto 0) => row_0_i_i_channel1_dout(5 downto 0),
      ARESET => ARESET,
      ap_clk => ap_clk,
      ap_condition_147 => ap_condition_147,
      ap_done_reg => ap_done_reg_2,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg => ap_sync_reg_memcpy_rgb2_buff_rgb_U0_ap_ready_reg_n_2,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[0]\ => \^dataflow_in_loop_loo_1_u0_start_cnt_reg[6]\,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(5 downto 0) => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1\(5 downto 0),
      dataflow_in_loop_Loo_1_U0_start_state => dataflow_in_loop_Loo_1_U0_start_state,
      dataflow_in_loop_Loo_U0_rgb2_in3_out_write => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      internal_empty_n_reg_0 => memcpy_rgb2_buff_rgb_U0_n_38,
      memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read => memcpy_rgb2_buff_rgb_U0_row_0_i_i_channel1_read,
      rgb2_in3_channel_empty_n => rgb2_in3_channel_empty_n,
      row_0_i_i_channel1_empty_n => row_0_i_i_channel1_empty_n,
      row_0_i_i_channel1_full_n => row_0_i_i_channel1_full_n
    );
row_0_i_i_channel2_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_jbC
     port map (
      ARESET => ARESET,
      D(5 downto 0) => row_0_i_i_channel_dout(5 downto 0),
      S(1) => row_0_i_i_channel2_U_n_2,
      S(0) => row_0_i_i_channel2_U_n_3,
      \ap_CS_fsm_reg[0]\(0) => memcpy_rgb1_buff_rgb_U0_n_38,
      \ap_CS_fsm_reg[0]_0\(0) => Loop_Block_Cols_proc_U0_n_16,
      \ap_CS_fsm_reg[0]_1\(0) => Loop_Block_Cols_proc_U0_row_0_i_i_read,
      ap_clk => ap_clk,
      ap_condition_154 => ap_condition_154,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_start1_out => ap_start1_out,
      ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
      memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      \p_0_in__1\(1 downto 0) => \p_0_in__1\(5 downto 4),
      rgb1_buff_t_empty_n => rgb1_buff_t_empty_n,
      rgb1_in1_channel_empty_n => rgb1_in1_channel_empty_n,
      rgb2_buff_t_empty_n => rgb2_buff_t_empty_n,
      row_0_i_i_channel2_dout(4 downto 0) => row_0_i_i_channel2_dout(4 downto 0),
      row_0_i_i_channel2_empty_n => row_0_i_i_channel2_empty_n,
      row_0_i_i_channel2_full_n => row_0_i_i_channel2_full_n,
      row_0_i_i_channel_empty_n => row_0_i_i_channel_empty_n,
      \tmp_i_i_reg_686_reg[10]\(3) => row_0_i_i_channel2_U_n_4,
      \tmp_i_i_reg_686_reg[10]\(2) => row_0_i_i_channel2_U_n_5,
      \tmp_i_i_reg_686_reg[10]\(1) => row_0_i_i_channel2_U_n_6,
      \tmp_i_i_reg_686_reg[10]\(0) => row_0_i_i_channel2_U_n_7,
      \tmp_i_i_reg_686_reg[11]\(0) => row_0_i_i_channel2_U_n_18
    );
row_0_i_i_channel_U: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_fYi
     port map (
      ARESET => ARESET,
      D(5 downto 0) => row_0_i_i_channel_dout(5 downto 0),
      \ap_CS_fsm_reg[0]\(0) => memcpy_rgb1_buff_rgb_U0_n_38,
      ap_clk => ap_clk,
      ap_condition_154 => ap_condition_154,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready => ap_sync_reg_memcpy_rgb1_buff_rgb_U0_ap_ready,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\(5 downto 0) => \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1\(5 downto 0),
      dataflow_in_loop_Loo_U0_rgb2_in3_out_write => dataflow_in_loop_Loo_U0_rgb2_in3_out_write,
      memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write => memcpy_rgb1_buff_rgb_U0_row_0_i_i_channel2_write,
      row_0_i_i_channel2_full_n => row_0_i_i_channel2_full_n,
      row_0_i_i_channel_empty_n => row_0_i_i_channel_empty_n,
      row_0_i_i_channel_full_n => row_0_i_i_channel_full_n,
      sum_i_i_reg_213_reg => row_0_i_i_channel_U_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_dataflow_parent_loop_1 is
  port (
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    n_Mat_buff_ce0 : out STD_LOGIC;
    addr0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_ready_t_reg : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    grp_dataflow_parent_loop_1_fu_145_ap_ready : out STD_LOGIC;
    ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_reg : out STD_LOGIC;
    m_axi_rgb1_in_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_rgb2_in_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    n_Mat_buff_d0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    AXI_Lite_RGB_1_N_ARREADY : in STD_LOGIC;
    AXI_Lite_RGB_2_ARREADY : in STD_LOGIC;
    indvar1_reg_134_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY : in STD_LOGIC;
    exitcond1_fu_199_p2 : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    \rgb1_in1_reg_230_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \rgb2_in3_reg_225_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_dataflow_parent_loop_1 : entity is "dataflow_parent_loop_1";
end fmchc_python1300c_square_check_0_0_dataflow_parent_loop_1;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_dataflow_parent_loop_1 is
  signal \^ap_done\ : STD_LOGIC;
  signal \^ap_reg_ioackin_axi_lite_rgb_1_n_awready1_out\ : STD_LOGIC;
  signal dataflow_in_loop_Loo_1_U0_CS : STD_LOGIC;
  signal dataflow_in_loop_Loo_1_U0_CS_i_1_n_2 : STD_LOGIC;
  signal dataflow_in_loop_Loo_1_U0_done_cnt : STD_LOGIC;
  signal \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2\ : STD_LOGIC;
  signal \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_4_n_2\ : STD_LOGIC;
  signal \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal dataflow_in_loop_Loo_1_U0_n_91 : STD_LOGIC;
  signal dataflow_in_loop_Loo_1_U0_n_93 : STD_LOGIC;
  signal dataflow_in_loop_Loo_1_U0_n_94 : STD_LOGIC;
  signal \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_6_n_2\ : STD_LOGIC;
  signal \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal dataflow_in_loop_Loo_1_U0_start_state : STD_LOGIC;
  signal dataflow_in_loop_Loo_1_U0_start_state_i_1_n_2 : STD_LOGIC;
  signal \^grp_dataflow_parent_loop_1_fu_145_ap_ready\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_i_3_n_2\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of dataflow_in_loop_Loo_1_U0_CS_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_done_cnt[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_done_cnt[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_done_cnt[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_done_cnt[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_start_cnt[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_start_cnt[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_start_cnt[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_start_cnt[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_start_cnt[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_6\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \indvar1_reg_134[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_3\ : label is "soft_lutpair48";
begin
  ap_done <= \^ap_done\;
  ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out <= \^ap_reg_ioackin_axi_lite_rgb_1_n_awready1_out\;
  grp_dataflow_parent_loop_1_fu_145_ap_ready <= \^grp_dataflow_parent_loop_1_fu_145_ap_ready\;
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dataflow_in_loop_Loo_1_U0_done_cnt,
      I1 => dataflow_in_loop_Loo_1_U0_CS,
      O => \^ap_done\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_reg_ioackin_axi_lite_rgb_1_n_awready1_out\,
      I2 => ap_rst_n,
      I3 => p_10_in,
      I4 => exitcond1_fu_199_p2,
      O => ap_enable_reg_pp0_iter0_reg
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5350"
    )
        port map (
      I0 => exitcond1_fu_199_p2,
      I1 => \^ap_reg_ioackin_axi_lite_rgb_1_n_awready1_out\,
      I2 => p_10_in,
      I3 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => p_0_in(0),
      I2 => ap_rst_n,
      I3 => \^ap_reg_ioackin_axi_lite_rgb_1_n_awready1_out\,
      I4 => ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY,
      O => ap_enable_reg_pp0_iter2_reg
    );
ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(1),
      I2 => \^ap_done\,
      I3 => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
      O => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_reg
    );
ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_0,
      I1 => \^grp_dataflow_parent_loop_1_fu_145_ap_ready\,
      I2 => Q(1),
      I3 => ap_rst_n,
      I4 => \^ap_reg_ioackin_axi_lite_rgb_1_n_awready1_out\,
      O => ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg
    );
dataflow_in_loop_Loo_1_U0: entity work.fmchc_python1300c_square_check_0_0_dataflow_in_loop_Loo_1
     port map (
      ARESET => ARESET,
      AXI_Lite_RGB_1_N_ARREADY => AXI_Lite_RGB_1_N_ARREADY,
      AXI_Lite_RGB_2_ARREADY => AXI_Lite_RGB_2_ARREADY,
      E(0) => dataflow_in_loop_Loo_1_U0_n_93,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => dataflow_in_loop_Loo_1_U0_n_91,
      WEA(0) => WEA(0),
      addr0(11 downto 0) => addr0(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_rst_n => ap_rst_n,
      \col_0_i_i_i_i_reg_160_reg[5]\(0) => n_Mat_buff_ce0,
      \data_p1_reg[23]\(23 downto 0) => \data_p1_reg[23]\(23 downto 0),
      \data_p1_reg[23]_0\(23 downto 0) => \data_p1_reg[23]_0\(23 downto 0),
      dataflow_in_loop_Loo_1_U0_done_cnt => dataflow_in_loop_Loo_1_U0_done_cnt,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]\ => \^grp_dataflow_parent_loop_1_fu_145_ap_ready\,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_0\(0) => dataflow_in_loop_Loo_1_U0_n_94,
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1\(6) => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0__0\(6),
      \dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]_1\(5 downto 0) => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(5 downto 0),
      dataflow_in_loop_Loo_1_U0_start_state => dataflow_in_loop_Loo_1_U0_start_state,
      indvar1_reg_134_reg(11 downto 0) => indvar1_reg_134_reg(11 downto 0),
      m_axi_rgb1_in_ARADDR(29 downto 0) => m_axi_rgb1_in_ARADDR(29 downto 0),
      m_axi_rgb2_in_ARADDR(29 downto 0) => m_axi_rgb2_in_ARADDR(29 downto 0),
      n_Mat_buff_d0(10 downto 0) => n_Mat_buff_d0(10 downto 0),
      push_0 => push_0,
      push_1 => push_1,
      \rgb1_in1_reg_230_reg[29]\(29 downto 0) => \rgb1_in1_reg_230_reg[29]\(29 downto 0),
      \rgb2_in3_reg_225_reg[29]\(29 downto 0) => \rgb2_in3_reg_225_reg[29]\(29 downto 0),
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => s_ready_t_reg_0,
      \state_reg[0]\(0) => \state_reg[0]\(0),
      \state_reg[0]_0\(0) => \state_reg[0]_0\(0)
    );
dataflow_in_loop_Loo_1_U0_CS_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => dataflow_in_loop_Loo_1_U0_CS,
      I1 => ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg,
      I2 => ap_rst_n,
      I3 => dataflow_in_loop_Loo_1_U0_done_cnt,
      I4 => \^ap_reg_ioackin_axi_lite_rgb_1_n_awready1_out\,
      O => dataflow_in_loop_Loo_1_U0_CS_i_1_n_2
    );
dataflow_in_loop_Loo_1_U0_CS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dataflow_in_loop_Loo_1_U0_CS_i_1_n_2,
      Q => dataflow_in_loop_Loo_1_U0_CS,
      R => '0'
    );
\dataflow_in_loop_Loo_1_U0_done_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\dataflow_in_loop_Loo_1_U0_done_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(0),
      I1 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\dataflow_in_loop_Loo_1_U0_done_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(0),
      I1 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(1),
      I2 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\dataflow_in_loop_Loo_1_U0_done_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(1),
      I1 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(0),
      I2 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(2),
      I3 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\dataflow_in_loop_Loo_1_U0_done_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(2),
      I1 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(0),
      I2 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(1),
      I3 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(3),
      I4 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\dataflow_in_loop_Loo_1_U0_done_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(3),
      I1 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(1),
      I2 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(0),
      I3 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(2),
      I4 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(4),
      I5 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => dataflow_in_loop_Loo_1_U0_done_cnt,
      I1 => \^ap_reg_ioackin_axi_lite_rgb_1_n_awready1_out\,
      I2 => ap_rst_n,
      O => \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2\
    );
\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_4_n_2\,
      I1 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(5),
      I2 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(4),
      I1 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(2),
      I2 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(0),
      I3 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(1),
      I4 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(3),
      O => \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_4_n_2\
    );
\dataflow_in_loop_Loo_1_U0_done_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_93,
      D => \p_0_in__0\(0),
      Q => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(0),
      R => \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2\
    );
\dataflow_in_loop_Loo_1_U0_done_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_93,
      D => \p_0_in__0\(1),
      Q => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(1),
      R => \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2\
    );
\dataflow_in_loop_Loo_1_U0_done_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_93,
      D => \p_0_in__0\(2),
      Q => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(2),
      R => \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2\
    );
\dataflow_in_loop_Loo_1_U0_done_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_93,
      D => \p_0_in__0\(3),
      Q => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(3),
      R => \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2\
    );
\dataflow_in_loop_Loo_1_U0_done_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_93,
      D => \p_0_in__0\(4),
      Q => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(4),
      R => \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2\
    );
\dataflow_in_loop_Loo_1_U0_done_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_93,
      D => \p_0_in__0\(5),
      Q => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(5),
      R => \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2\
    );
\dataflow_in_loop_Loo_1_U0_done_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_93,
      D => \p_0_in__0\(6),
      Q => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(6),
      R => \dataflow_in_loop_Loo_1_U0_done_cnt[6]_i_1_n_2\
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(0),
      O => p_0_in_0(0)
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(0),
      I1 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(1),
      O => p_0_in_0(1)
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(0),
      I1 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(1),
      I2 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(2),
      O => p_0_in_0(2)
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(1),
      I1 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(0),
      I2 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(2),
      I3 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(3),
      O => p_0_in_0(3)
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(2),
      I1 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(0),
      I2 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(1),
      I3 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(3),
      I4 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(4),
      O => p_0_in_0(4)
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(3),
      I1 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(1),
      I2 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(0),
      I3 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(2),
      I4 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(4),
      I5 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(5),
      O => p_0_in_0(5)
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_6_n_2\,
      I1 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(5),
      I2 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0__0\(6),
      O => p_0_in_0(6)
    );
\dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(4),
      I1 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(2),
      I2 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(0),
      I3 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(1),
      I4 => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(3),
      O => \dataflow_in_loop_Loo_1_U0_start_cnt[6]_i_6_n_2\
    );
\dataflow_in_loop_Loo_1_U0_start_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_94,
      D => p_0_in_0(0),
      Q => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(0),
      R => dataflow_in_loop_Loo_1_U0_n_91
    );
\dataflow_in_loop_Loo_1_U0_start_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_94,
      D => p_0_in_0(1),
      Q => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(1),
      R => dataflow_in_loop_Loo_1_U0_n_91
    );
\dataflow_in_loop_Loo_1_U0_start_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_94,
      D => p_0_in_0(2),
      Q => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(2),
      R => dataflow_in_loop_Loo_1_U0_n_91
    );
\dataflow_in_loop_Loo_1_U0_start_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_94,
      D => p_0_in_0(3),
      Q => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(3),
      R => dataflow_in_loop_Loo_1_U0_n_91
    );
\dataflow_in_loop_Loo_1_U0_start_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_94,
      D => p_0_in_0(4),
      Q => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(4),
      R => dataflow_in_loop_Loo_1_U0_n_91
    );
\dataflow_in_loop_Loo_1_U0_start_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_94,
      D => p_0_in_0(5),
      Q => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0\(5),
      R => dataflow_in_loop_Loo_1_U0_n_91
    );
\dataflow_in_loop_Loo_1_U0_start_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dataflow_in_loop_Loo_1_U0_n_94,
      D => p_0_in_0(6),
      Q => \dataflow_in_loop_Loo_1_U0_start_cnt_reg__0__0\(6),
      R => dataflow_in_loop_Loo_1_U0_n_91
    );
dataflow_in_loop_Loo_1_U0_start_state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^grp_dataflow_parent_loop_1_fu_145_ap_ready\,
      I1 => dataflow_in_loop_Loo_1_U0_start_state,
      I2 => ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg,
      O => dataflow_in_loop_Loo_1_U0_start_state_i_1_n_2
    );
dataflow_in_loop_Loo_1_U0_start_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dataflow_in_loop_Loo_1_U0_start_state_i_1_n_2,
      Q => dataflow_in_loop_Loo_1_U0_start_state,
      R => ARESET
    );
\indvar1_reg_134[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_done\,
      I2 => AXI_Lite_RGB_1_N_AWREADY,
      I3 => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
      O => \^ap_reg_ioackin_axi_lite_rgb_1_n_awready1_out\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => Q(1),
      I1 => dataflow_in_loop_Loo_1_U0_CS,
      I2 => dataflow_in_loop_Loo_1_U0_done_cnt,
      I3 => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
      I4 => AXI_Lite_RGB_1_N_AWREADY,
      O => push
    );
\mem_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \mem_reg[4][0]_srl5_i_3_n_2\,
      I1 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(0),
      I2 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(1),
      I3 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(2),
      O => dataflow_in_loop_Loo_1_U0_done_cnt
    );
\mem_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(5),
      I1 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(6),
      I2 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(4),
      I3 => \dataflow_in_loop_Loo_1_U0_done_cnt_reg__0\(3),
      O => \mem_reg[4][0]_srl5_i_3_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0_square_check is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_WVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_WLAST : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_ARVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_ARREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_RVALID : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RREADY : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_RLAST : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_BVALID : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_BREADY : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_1_N_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_AWVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_AWREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_WVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_WREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_WLAST : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_ARVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_ARREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_RVALID : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RREADY : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_RLAST : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_BVALID : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_BREADY : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AXI_Lite_RGB_2_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXI_Lite_RGB_1_N_AWVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_AWREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_WVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_WREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_ARVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_ARREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_RVALID : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_RREADY : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_BVALID : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_BREADY : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_AWVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_AWREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXI_Lite_RGB_2_WVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_WREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXI_Lite_RGB_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXI_Lite_RGB_2_ARVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_ARREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXI_Lite_RGB_2_RVALID : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_RREADY : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXI_Lite_RGB_2_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXI_Lite_RGB_2_BVALID : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_BREADY : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 32;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ARUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ARUSER_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_AWUSER_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_BUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_BUSER_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_CACHE_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_CACHE_VALUE of fmchc_python1300c_square_check_0_0_square_check : entity is 3;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 32;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ID_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ID_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_PROT_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_PROT_VALUE of fmchc_python1300c_square_check_0_0_square_check : entity is 0;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_RUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_RUSER_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_USER_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_USER_VALUE of fmchc_python1300c_square_check_0_0_square_check : entity is 0;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_WUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_WUSER_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_ADDR_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_ADDR_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 32;
  attribute C_M_AXI_AXI_LITE_RGB_2_ARUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_ARUSER_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_AWUSER_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_BUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_BUSER_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_CACHE_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_CACHE_VALUE of fmchc_python1300c_square_check_0_0_square_check : entity is 3;
  attribute C_M_AXI_AXI_LITE_RGB_2_DATA_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_DATA_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 32;
  attribute C_M_AXI_AXI_LITE_RGB_2_ID_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_ID_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_PROT_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_PROT_VALUE of fmchc_python1300c_square_check_0_0_square_check : entity is 0;
  attribute C_M_AXI_AXI_LITE_RGB_2_RUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_RUSER_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_USER_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_USER_VALUE of fmchc_python1300c_square_check_0_0_square_check : entity is 0;
  attribute C_M_AXI_AXI_LITE_RGB_2_WUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_WUSER_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 1;
  attribute C_S_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 5;
  attribute C_S_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH : integer;
  attribute C_S_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 32;
  attribute C_S_AXI_AXI_LITE_RGB_2_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXI_LITE_RGB_2_ADDR_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 5;
  attribute C_S_AXI_AXI_LITE_RGB_2_DATA_WIDTH : integer;
  attribute C_S_AXI_AXI_LITE_RGB_2_DATA_WIDTH of fmchc_python1300c_square_check_0_0_square_check : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fmchc_python1300c_square_check_0_0_square_check : entity is "square_check";
end fmchc_python1300c_square_check_0_0_square_check;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0_square_check is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ARESET : STD_LOGIC;
  signal AXI_Lite_RGB_1_N_ARREADY : STD_LOGIC;
  signal AXI_Lite_RGB_1_N_AWREADY : STD_LOGIC;
  signal AXI_Lite_RGB_1_N_RDATA : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_Lite_RGB_1_N_RVALID : STD_LOGIC;
  signal AXI_Lite_RGB_2_ARREADY : STD_LOGIC;
  signal AXI_Lite_RGB_2_RDATA : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_Lite_RGB_2_RVALID : STD_LOGIC;
  signal I_BVALID : STD_LOGIC;
  signal address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_ap_CS_fsm_reg_r_1_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_reg_gate_n_2 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_reg_r_0_n_2 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_1_n_2 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_n_2 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY : STD_LOGIC;
  signal ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out : STD_LOGIC;
  signal ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_i_1_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg_n_2 : STD_LOGIC;
  signal ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_start1 : STD_LOGIC;
  signal ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_n_2 : STD_LOGIC;
  signal \bus_read/fifo_rreq/push\ : STD_LOGIC;
  signal \bus_read/fifo_rreq/push_0\ : STD_LOGIC;
  signal \bus_write/fifo_wreq/push\ : STD_LOGIC;
  signal ce0 : STD_LOGIC;
  signal exitcond1_fu_199_p2 : STD_LOGIC;
  signal exitcond1_reg_240 : STD_LOGIC;
  signal grp_dataflow_parent_loop_1_fu_145_ap_ready : STD_LOGIC;
  signal grp_dataflow_parent_loop_1_fu_145_m_axi_rgb1_in_ARADDR : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal grp_dataflow_parent_loop_1_fu_145_m_axi_rgb2_in_ARADDR : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal grp_dataflow_parent_loop_1_fu_145_n_21 : STD_LOGIC;
  signal grp_dataflow_parent_loop_1_fu_145_n_22 : STD_LOGIC;
  signal grp_dataflow_parent_loop_1_fu_145_n_24 : STD_LOGIC;
  signal grp_dataflow_parent_loop_1_fu_145_n_25 : STD_LOGIC;
  signal grp_dataflow_parent_loop_1_fu_145_n_26 : STD_LOGIC;
  signal grp_dataflow_parent_loop_1_fu_145_n_27 : STD_LOGIC;
  signal grp_dataflow_parent_loop_1_fu_145_n_28 : STD_LOGIC;
  signal grp_dataflow_parent_loop_1_fu_145_n_7 : STD_LOGIC;
  signal grp_dataflow_parent_loop_1_fu_145_n_Mat_buff_d0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal indvar1_reg_1340 : STD_LOGIC;
  signal \indvar1_reg_134[0]_i_10_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[0]_i_5_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[0]_i_6_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[0]_i_7_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[0]_i_8_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[0]_i_9_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[4]_i_2_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[4]_i_3_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[4]_i_4_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[4]_i_5_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[8]_i_2_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[8]_i_3_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[8]_i_4_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134[8]_i_5_n_2\ : STD_LOGIC;
  signal indvar1_reg_134_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \indvar1_reg_134_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar1_reg_134_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^m_axi_axi_lite_rgb_1_n_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_axi_lite_rgb_1_n_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_axi_lite_rgb_1_n_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_axi_lite_rgb_1_n_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_axi_lite_rgb_2_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_axi_lite_rgb_2_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n_Mat_buff_ce0 : STD_LOGIC;
  signal n_Mat_buff_load_reg_254 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal n_Mat_buff_load_reg_2540 : STD_LOGIC;
  signal n_Mat_out : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \n_Mat_out5_reg_220_reg_n_2_[0]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[10]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[11]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[12]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[13]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[14]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[15]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[16]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[17]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[18]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[19]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[1]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[20]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[21]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[22]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[23]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[24]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[25]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[26]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[27]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[28]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[29]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[2]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[3]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[4]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[5]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[6]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[7]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[8]\ : STD_LOGIC;
  signal \n_Mat_out5_reg_220_reg_n_2_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal rgb1_in : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal rgb1_in1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rgb2_in : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal rgb2_in3 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal square_check_AXI_Lite_RGB_1_N_m_axi_U_n_7 : STD_LOGIC;
  signal square_check_AXI_Lite_RGB_1_N_m_axi_U_n_91 : STD_LOGIC;
  signal square_check_AXI_Lite_RGB_1_N_m_axi_U_n_92 : STD_LOGIC;
  signal square_check_AXI_Lite_RGB_1_N_s_axi_U_n_70 : STD_LOGIC;
  signal \NLW_indvar1_reg_134_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0\ : label is "U0/\ap_CS_fsm_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0\ : label is "U0/\ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
begin
  m_axi_AXI_Lite_RGB_1_N_ARADDR(31 downto 2) <= \^m_axi_axi_lite_rgb_1_n_araddr\(31 downto 2);
  m_axi_AXI_Lite_RGB_1_N_ARADDR(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARADDR(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARBURST(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARBURST(0) <= \<const1>\;
  m_axi_AXI_Lite_RGB_1_N_ARCACHE(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARCACHE(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARCACHE(1) <= \<const1>\;
  m_axi_AXI_Lite_RGB_1_N_ARCACHE(0) <= \<const1>\;
  m_axi_AXI_Lite_RGB_1_N_ARID(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARLEN(7) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARLEN(6) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARLEN(5) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARLEN(4) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARLEN(3 downto 0) <= \^m_axi_axi_lite_rgb_1_n_arlen\(3 downto 0);
  m_axi_AXI_Lite_RGB_1_N_ARLOCK(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARLOCK(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARPROT(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARPROT(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARPROT(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARQOS(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARQOS(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARQOS(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARQOS(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARREGION(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARREGION(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARREGION(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARREGION(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARSIZE(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARSIZE(1) <= \<const1>\;
  m_axi_AXI_Lite_RGB_1_N_ARSIZE(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_ARUSER(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWADDR(31 downto 2) <= \^m_axi_axi_lite_rgb_1_n_awaddr\(31 downto 2);
  m_axi_AXI_Lite_RGB_1_N_AWADDR(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWADDR(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWBURST(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWBURST(0) <= \<const1>\;
  m_axi_AXI_Lite_RGB_1_N_AWCACHE(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWCACHE(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWCACHE(1) <= \<const1>\;
  m_axi_AXI_Lite_RGB_1_N_AWCACHE(0) <= \<const1>\;
  m_axi_AXI_Lite_RGB_1_N_AWID(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWLEN(7) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWLEN(6) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWLEN(5) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWLEN(4) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWLEN(3 downto 0) <= \^m_axi_axi_lite_rgb_1_n_awlen\(3 downto 0);
  m_axi_AXI_Lite_RGB_1_N_AWLOCK(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWLOCK(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWPROT(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWPROT(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWPROT(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWQOS(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWQOS(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWQOS(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWQOS(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWREGION(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWREGION(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWREGION(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWREGION(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWSIZE(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWSIZE(1) <= \<const1>\;
  m_axi_AXI_Lite_RGB_1_N_AWSIZE(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_AWUSER(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_WID(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_1_N_WUSER(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARADDR(31 downto 2) <= \^m_axi_axi_lite_rgb_2_araddr\(31 downto 2);
  m_axi_AXI_Lite_RGB_2_ARADDR(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARADDR(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARBURST(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARBURST(0) <= \<const1>\;
  m_axi_AXI_Lite_RGB_2_ARCACHE(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARCACHE(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARCACHE(1) <= \<const1>\;
  m_axi_AXI_Lite_RGB_2_ARCACHE(0) <= \<const1>\;
  m_axi_AXI_Lite_RGB_2_ARID(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARLEN(7) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARLEN(6) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARLEN(5) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARLEN(4) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARLEN(3 downto 0) <= \^m_axi_axi_lite_rgb_2_arlen\(3 downto 0);
  m_axi_AXI_Lite_RGB_2_ARLOCK(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARLOCK(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARPROT(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARPROT(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARPROT(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARQOS(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARQOS(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARQOS(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARQOS(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARREGION(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARREGION(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARREGION(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARREGION(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARSIZE(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARSIZE(1) <= \<const1>\;
  m_axi_AXI_Lite_RGB_2_ARSIZE(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_ARUSER(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(31) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(30) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(29) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(28) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(27) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(26) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(25) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(24) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(23) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(22) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(21) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(20) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(19) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(18) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(17) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(16) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(15) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(14) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(13) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(12) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(11) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(10) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(9) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(8) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(7) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(6) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(5) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(4) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWADDR(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWBURST(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWBURST(0) <= \<const1>\;
  m_axi_AXI_Lite_RGB_2_AWCACHE(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWCACHE(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWCACHE(1) <= \<const1>\;
  m_axi_AXI_Lite_RGB_2_AWCACHE(0) <= \<const1>\;
  m_axi_AXI_Lite_RGB_2_AWID(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWLEN(7) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWLEN(6) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWLEN(5) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWLEN(4) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWLEN(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWLEN(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWLEN(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWLEN(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWLOCK(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWLOCK(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWPROT(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWPROT(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWPROT(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWQOS(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWQOS(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWQOS(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWQOS(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWREGION(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWREGION(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWREGION(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWREGION(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWSIZE(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWSIZE(1) <= \<const1>\;
  m_axi_AXI_Lite_RGB_2_AWSIZE(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWUSER(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_AWVALID <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_BREADY <= \<const1>\;
  m_axi_AXI_Lite_RGB_2_WDATA(31) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(30) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(29) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(28) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(27) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(26) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(25) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(24) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(23) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(22) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(21) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(20) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(19) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(18) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(17) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(16) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(15) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(14) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(13) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(12) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(11) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(10) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(9) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(8) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(7) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(6) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(5) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(4) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WDATA(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WID(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WLAST <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WSTRB(3) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WSTRB(2) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WSTRB(1) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WSTRB(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WUSER(0) <= \<const0>\;
  m_axi_AXI_Lite_RGB_2_WVALID <= \<const0>\;
  s_axi_AXI_Lite_RGB_1_N_BRESP(1) <= \<const0>\;
  s_axi_AXI_Lite_RGB_1_N_BRESP(0) <= \<const0>\;
  s_axi_AXI_Lite_RGB_1_N_RRESP(1) <= \<const0>\;
  s_axi_AXI_Lite_RGB_1_N_RRESP(0) <= \<const0>\;
  s_axi_AXI_Lite_RGB_2_BRESP(1) <= \<const0>\;
  s_axi_AXI_Lite_RGB_2_BRESP(0) <= \<const0>\;
  s_axi_AXI_Lite_RGB_2_RRESP(1) <= \<const0>\;
  s_axi_AXI_Lite_RGB_2_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ARESET
    );
\ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0_n_2\
    );
\ap_CS_fsm_reg[5]_ap_CS_fsm_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[4]_srl2___ap_CS_fsm_reg_r_0_n_2\,
      Q => \ap_CS_fsm_reg[5]_ap_CS_fsm_reg_r_1_n_2\,
      R => '0'
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_gate_n_2,
      Q => \ap_CS_fsm_reg_n_2_[6]\,
      R => ARESET
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state10,
      R => ARESET
    );
ap_CS_fsm_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_ap_CS_fsm_reg_r_1_n_2\,
      I1 => ap_CS_fsm_reg_r_1_n_2,
      O => ap_CS_fsm_reg_gate_n_2
    );
ap_CS_fsm_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '1',
      Q => ap_CS_fsm_reg_r_n_2,
      R => ARESET
    );
ap_CS_fsm_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_n_2,
      Q => ap_CS_fsm_reg_r_0_n_2,
      R => ARESET
    );
ap_CS_fsm_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_0_n_2,
      Q => ap_CS_fsm_reg_r_1_n_2,
      R => ARESET
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_dataflow_parent_loop_1_fu_145_n_27,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_dataflow_parent_loop_1_fu_145_n_26,
      Q => ap_enable_reg_pp0_iter1,
      R => ARESET
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_dataflow_parent_loop_1_fu_145_n_25,
      Q => p_0_in(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => square_check_AXI_Lite_RGB_1_N_m_axi_U_n_91,
      Q => p_0_in(0),
      R => '0'
    );
ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => square_check_AXI_Lite_RGB_1_N_s_axi_U_n_70,
      Q => ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_n_2,
      R => ARESET
    );
ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_dataflow_parent_loop_1_fu_145_n_28,
      Q => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
      R => '0'
    );
ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_0_in(1),
      I2 => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg_n_2,
      I3 => p_0_in(0),
      O => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_i_1_n_2
    );
ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_i_1_n_2,
      Q => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg_n_2,
      R => '0'
    );
ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_dataflow_parent_loop_1_fu_145_n_24,
      Q => ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_n_2,
      R => '0'
    );
\exitcond1_reg_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => square_check_AXI_Lite_RGB_1_N_m_axi_U_n_92,
      Q => exitcond1_reg_240,
      R => '0'
    );
grp_dataflow_parent_loop_1_fu_145: entity work.fmchc_python1300c_square_check_0_0_dataflow_parent_loop_1
     port map (
      ARESET => ARESET,
      AXI_Lite_RGB_1_N_ARREADY => AXI_Lite_RGB_1_N_ARREADY,
      AXI_Lite_RGB_1_N_AWREADY => AXI_Lite_RGB_1_N_AWREADY,
      AXI_Lite_RGB_2_ARREADY => AXI_Lite_RGB_2_ARREADY,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      WEA(0) => grp_dataflow_parent_loop_1_fu_145_n_7,
      addr0(11 downto 0) => address0(11 downto 0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => grp_dataflow_parent_loop_1_fu_145_n_27,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => grp_dataflow_parent_loop_1_fu_145_n_26,
      ap_enable_reg_pp0_iter2_reg => grp_dataflow_parent_loop_1_fu_145_n_25,
      ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg => ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_n_2,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY_reg => grp_dataflow_parent_loop_1_fu_145_n_28,
      ap_rst_n => ap_rst_n,
      ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY => ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY,
      ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg => grp_dataflow_parent_loop_1_fu_145_n_24,
      ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_0 => ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_n_2,
      \data_p1_reg[23]\(23 downto 0) => AXI_Lite_RGB_1_N_RDATA(23 downto 0),
      \data_p1_reg[23]_0\(23 downto 0) => AXI_Lite_RGB_2_RDATA(23 downto 0),
      exitcond1_fu_199_p2 => exitcond1_fu_199_p2,
      grp_dataflow_parent_loop_1_fu_145_ap_ready => grp_dataflow_parent_loop_1_fu_145_ap_ready,
      indvar1_reg_134_reg(11 downto 0) => indvar1_reg_134_reg(11 downto 0),
      m_axi_rgb1_in_ARADDR(29 downto 0) => grp_dataflow_parent_loop_1_fu_145_m_axi_rgb1_in_ARADDR(29 downto 0),
      m_axi_rgb2_in_ARADDR(29 downto 0) => grp_dataflow_parent_loop_1_fu_145_m_axi_rgb2_in_ARADDR(29 downto 0),
      n_Mat_buff_ce0 => n_Mat_buff_ce0,
      n_Mat_buff_d0(10 downto 0) => grp_dataflow_parent_loop_1_fu_145_n_Mat_buff_d0(10 downto 0),
      p_0_in(0) => p_0_in(1),
      p_10_in => p_10_in,
      push => \bus_write/fifo_wreq/push\,
      push_0 => \bus_read/fifo_rreq/push_0\,
      push_1 => \bus_read/fifo_rreq/push\,
      \rgb1_in1_reg_230_reg[29]\(29 downto 0) => rgb1_in1(29 downto 0),
      \rgb2_in3_reg_225_reg[29]\(29 downto 0) => rgb2_in3(29 downto 0),
      s_ready_t_reg => grp_dataflow_parent_loop_1_fu_145_n_21,
      s_ready_t_reg_0 => grp_dataflow_parent_loop_1_fu_145_n_22,
      \state_reg[0]\(0) => AXI_Lite_RGB_1_N_RVALID,
      \state_reg[0]_0\(0) => AXI_Lite_RGB_2_RVALID
    );
\indvar1_reg_134[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar1_reg_134_reg(1),
      I1 => indvar1_reg_134_reg(0),
      I2 => indvar1_reg_134_reg(3),
      I3 => indvar1_reg_134_reg(2),
      O => \indvar1_reg_134[0]_i_10_n_2\
    );
\indvar1_reg_134[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \indvar1_reg_134[0]_i_9_n_2\,
      I1 => indvar1_reg_134_reg(11),
      I2 => indvar1_reg_134_reg(10),
      I3 => indvar1_reg_134_reg(9),
      I4 => indvar1_reg_134_reg(8),
      I5 => \indvar1_reg_134[0]_i_10_n_2\,
      O => exitcond1_fu_199_p2
    );
\indvar1_reg_134[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(3),
      O => \indvar1_reg_134[0]_i_5_n_2\
    );
\indvar1_reg_134[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(2),
      O => \indvar1_reg_134[0]_i_6_n_2\
    );
\indvar1_reg_134[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(1),
      O => \indvar1_reg_134[0]_i_7_n_2\
    );
\indvar1_reg_134[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar1_reg_134_reg(0),
      O => \indvar1_reg_134[0]_i_8_n_2\
    );
\indvar1_reg_134[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar1_reg_134_reg(7),
      I1 => indvar1_reg_134_reg(6),
      I2 => indvar1_reg_134_reg(5),
      I3 => indvar1_reg_134_reg(4),
      O => \indvar1_reg_134[0]_i_9_n_2\
    );
\indvar1_reg_134[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(7),
      O => \indvar1_reg_134[4]_i_2_n_2\
    );
\indvar1_reg_134[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(6),
      O => \indvar1_reg_134[4]_i_3_n_2\
    );
\indvar1_reg_134[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(5),
      O => \indvar1_reg_134[4]_i_4_n_2\
    );
\indvar1_reg_134[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(4),
      O => \indvar1_reg_134[4]_i_5_n_2\
    );
\indvar1_reg_134[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(11),
      O => \indvar1_reg_134[8]_i_2_n_2\
    );
\indvar1_reg_134[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(10),
      O => \indvar1_reg_134[8]_i_3_n_2\
    );
\indvar1_reg_134[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(9),
      O => \indvar1_reg_134[8]_i_4_n_2\
    );
\indvar1_reg_134[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvar1_reg_134_reg(8),
      O => \indvar1_reg_134[8]_i_5_n_2\
    );
\indvar1_reg_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[0]_i_3_n_9\,
      Q => indvar1_reg_134_reg(0),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar1_reg_134_reg[0]_i_3_n_2\,
      CO(2) => \indvar1_reg_134_reg[0]_i_3_n_3\,
      CO(1) => \indvar1_reg_134_reg[0]_i_3_n_4\,
      CO(0) => \indvar1_reg_134_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar1_reg_134_reg[0]_i_3_n_6\,
      O(2) => \indvar1_reg_134_reg[0]_i_3_n_7\,
      O(1) => \indvar1_reg_134_reg[0]_i_3_n_8\,
      O(0) => \indvar1_reg_134_reg[0]_i_3_n_9\,
      S(3) => \indvar1_reg_134[0]_i_5_n_2\,
      S(2) => \indvar1_reg_134[0]_i_6_n_2\,
      S(1) => \indvar1_reg_134[0]_i_7_n_2\,
      S(0) => \indvar1_reg_134[0]_i_8_n_2\
    );
\indvar1_reg_134_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[8]_i_1_n_7\,
      Q => indvar1_reg_134_reg(10),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[8]_i_1_n_6\,
      Q => indvar1_reg_134_reg(11),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[0]_i_3_n_8\,
      Q => indvar1_reg_134_reg(1),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[0]_i_3_n_7\,
      Q => indvar1_reg_134_reg(2),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[0]_i_3_n_6\,
      Q => indvar1_reg_134_reg(3),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[4]_i_1_n_9\,
      Q => indvar1_reg_134_reg(4),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar1_reg_134_reg[0]_i_3_n_2\,
      CO(3) => \indvar1_reg_134_reg[4]_i_1_n_2\,
      CO(2) => \indvar1_reg_134_reg[4]_i_1_n_3\,
      CO(1) => \indvar1_reg_134_reg[4]_i_1_n_4\,
      CO(0) => \indvar1_reg_134_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar1_reg_134_reg[4]_i_1_n_6\,
      O(2) => \indvar1_reg_134_reg[4]_i_1_n_7\,
      O(1) => \indvar1_reg_134_reg[4]_i_1_n_8\,
      O(0) => \indvar1_reg_134_reg[4]_i_1_n_9\,
      S(3) => \indvar1_reg_134[4]_i_2_n_2\,
      S(2) => \indvar1_reg_134[4]_i_3_n_2\,
      S(1) => \indvar1_reg_134[4]_i_4_n_2\,
      S(0) => \indvar1_reg_134[4]_i_5_n_2\
    );
\indvar1_reg_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[4]_i_1_n_8\,
      Q => indvar1_reg_134_reg(5),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[4]_i_1_n_7\,
      Q => indvar1_reg_134_reg(6),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[4]_i_1_n_6\,
      Q => indvar1_reg_134_reg(7),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[8]_i_1_n_9\,
      Q => indvar1_reg_134_reg(8),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
\indvar1_reg_134_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar1_reg_134_reg[4]_i_1_n_2\,
      CO(3) => \NLW_indvar1_reg_134_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar1_reg_134_reg[8]_i_1_n_3\,
      CO(1) => \indvar1_reg_134_reg[8]_i_1_n_4\,
      CO(0) => \indvar1_reg_134_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar1_reg_134_reg[8]_i_1_n_6\,
      O(2) => \indvar1_reg_134_reg[8]_i_1_n_7\,
      O(1) => \indvar1_reg_134_reg[8]_i_1_n_8\,
      O(0) => \indvar1_reg_134_reg[8]_i_1_n_9\,
      S(3) => \indvar1_reg_134[8]_i_2_n_2\,
      S(2) => \indvar1_reg_134[8]_i_3_n_2\,
      S(1) => \indvar1_reg_134[8]_i_4_n_2\,
      S(0) => \indvar1_reg_134[8]_i_5_n_2\
    );
\indvar1_reg_134_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_1340,
      D => \indvar1_reg_134_reg[8]_i_1_n_8\,
      Q => indvar1_reg_134_reg(9),
      R => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out
    );
n_Mat_buff_U: entity work.fmchc_python1300c_square_check_0_0_square_check_n_MakbM
     port map (
      WEA(0) => grp_dataflow_parent_loop_1_fu_145_n_7,
      addr0(11 downto 0) => address0(11 downto 0),
      ap_clk => ap_clk,
      ce0 => ce0,
      d0(10 downto 0) => grp_dataflow_parent_loop_1_fu_145_n_Mat_buff_d0(10 downto 0),
      n_Mat_buff_load_reg_2540 => n_Mat_buff_load_reg_2540,
      q0(10 downto 0) => n_Mat_buff_load_reg_254(10 downto 0)
    );
\n_Mat_out5_reg_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(2),
      Q => \n_Mat_out5_reg_220_reg_n_2_[0]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(12),
      Q => \n_Mat_out5_reg_220_reg_n_2_[10]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(13),
      Q => \n_Mat_out5_reg_220_reg_n_2_[11]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(14),
      Q => \n_Mat_out5_reg_220_reg_n_2_[12]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(15),
      Q => \n_Mat_out5_reg_220_reg_n_2_[13]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(16),
      Q => \n_Mat_out5_reg_220_reg_n_2_[14]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(17),
      Q => \n_Mat_out5_reg_220_reg_n_2_[15]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(18),
      Q => \n_Mat_out5_reg_220_reg_n_2_[16]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(19),
      Q => \n_Mat_out5_reg_220_reg_n_2_[17]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(20),
      Q => \n_Mat_out5_reg_220_reg_n_2_[18]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(21),
      Q => \n_Mat_out5_reg_220_reg_n_2_[19]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(3),
      Q => \n_Mat_out5_reg_220_reg_n_2_[1]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(22),
      Q => \n_Mat_out5_reg_220_reg_n_2_[20]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(23),
      Q => \n_Mat_out5_reg_220_reg_n_2_[21]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(24),
      Q => \n_Mat_out5_reg_220_reg_n_2_[22]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(25),
      Q => \n_Mat_out5_reg_220_reg_n_2_[23]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(26),
      Q => \n_Mat_out5_reg_220_reg_n_2_[24]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(27),
      Q => \n_Mat_out5_reg_220_reg_n_2_[25]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(28),
      Q => \n_Mat_out5_reg_220_reg_n_2_[26]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(29),
      Q => \n_Mat_out5_reg_220_reg_n_2_[27]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(30),
      Q => \n_Mat_out5_reg_220_reg_n_2_[28]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(31),
      Q => \n_Mat_out5_reg_220_reg_n_2_[29]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(4),
      Q => \n_Mat_out5_reg_220_reg_n_2_[2]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(5),
      Q => \n_Mat_out5_reg_220_reg_n_2_[3]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(6),
      Q => \n_Mat_out5_reg_220_reg_n_2_[4]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(7),
      Q => \n_Mat_out5_reg_220_reg_n_2_[5]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(8),
      Q => \n_Mat_out5_reg_220_reg_n_2_[6]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(9),
      Q => \n_Mat_out5_reg_220_reg_n_2_[7]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(10),
      Q => \n_Mat_out5_reg_220_reg_n_2_[8]\,
      R => '0'
    );
\n_Mat_out5_reg_220_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => n_Mat_out(11),
      Q => \n_Mat_out5_reg_220_reg_n_2_[9]\,
      R => '0'
    );
\rgb1_in1_reg_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(2),
      Q => rgb1_in1(0),
      R => '0'
    );
\rgb1_in1_reg_230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(12),
      Q => rgb1_in1(10),
      R => '0'
    );
\rgb1_in1_reg_230_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(13),
      Q => rgb1_in1(11),
      R => '0'
    );
\rgb1_in1_reg_230_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(14),
      Q => rgb1_in1(12),
      R => '0'
    );
\rgb1_in1_reg_230_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(15),
      Q => rgb1_in1(13),
      R => '0'
    );
\rgb1_in1_reg_230_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(16),
      Q => rgb1_in1(14),
      R => '0'
    );
\rgb1_in1_reg_230_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(17),
      Q => rgb1_in1(15),
      R => '0'
    );
\rgb1_in1_reg_230_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(18),
      Q => rgb1_in1(16),
      R => '0'
    );
\rgb1_in1_reg_230_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(19),
      Q => rgb1_in1(17),
      R => '0'
    );
\rgb1_in1_reg_230_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(20),
      Q => rgb1_in1(18),
      R => '0'
    );
\rgb1_in1_reg_230_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(21),
      Q => rgb1_in1(19),
      R => '0'
    );
\rgb1_in1_reg_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(3),
      Q => rgb1_in1(1),
      R => '0'
    );
\rgb1_in1_reg_230_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(22),
      Q => rgb1_in1(20),
      R => '0'
    );
\rgb1_in1_reg_230_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(23),
      Q => rgb1_in1(21),
      R => '0'
    );
\rgb1_in1_reg_230_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(24),
      Q => rgb1_in1(22),
      R => '0'
    );
\rgb1_in1_reg_230_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(25),
      Q => rgb1_in1(23),
      R => '0'
    );
\rgb1_in1_reg_230_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(26),
      Q => rgb1_in1(24),
      R => '0'
    );
\rgb1_in1_reg_230_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(27),
      Q => rgb1_in1(25),
      R => '0'
    );
\rgb1_in1_reg_230_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(28),
      Q => rgb1_in1(26),
      R => '0'
    );
\rgb1_in1_reg_230_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(29),
      Q => rgb1_in1(27),
      R => '0'
    );
\rgb1_in1_reg_230_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(30),
      Q => rgb1_in1(28),
      R => '0'
    );
\rgb1_in1_reg_230_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(31),
      Q => rgb1_in1(29),
      R => '0'
    );
\rgb1_in1_reg_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(4),
      Q => rgb1_in1(2),
      R => '0'
    );
\rgb1_in1_reg_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(5),
      Q => rgb1_in1(3),
      R => '0'
    );
\rgb1_in1_reg_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(6),
      Q => rgb1_in1(4),
      R => '0'
    );
\rgb1_in1_reg_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(7),
      Q => rgb1_in1(5),
      R => '0'
    );
\rgb1_in1_reg_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(8),
      Q => rgb1_in1(6),
      R => '0'
    );
\rgb1_in1_reg_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(9),
      Q => rgb1_in1(7),
      R => '0'
    );
\rgb1_in1_reg_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(10),
      Q => rgb1_in1(8),
      R => '0'
    );
\rgb1_in1_reg_230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb1_in(11),
      Q => rgb1_in1(9),
      R => '0'
    );
\rgb2_in3_reg_225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(2),
      Q => rgb2_in3(0),
      R => '0'
    );
\rgb2_in3_reg_225_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(12),
      Q => rgb2_in3(10),
      R => '0'
    );
\rgb2_in3_reg_225_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(13),
      Q => rgb2_in3(11),
      R => '0'
    );
\rgb2_in3_reg_225_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(14),
      Q => rgb2_in3(12),
      R => '0'
    );
\rgb2_in3_reg_225_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(15),
      Q => rgb2_in3(13),
      R => '0'
    );
\rgb2_in3_reg_225_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(16),
      Q => rgb2_in3(14),
      R => '0'
    );
\rgb2_in3_reg_225_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(17),
      Q => rgb2_in3(15),
      R => '0'
    );
\rgb2_in3_reg_225_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(18),
      Q => rgb2_in3(16),
      R => '0'
    );
\rgb2_in3_reg_225_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(19),
      Q => rgb2_in3(17),
      R => '0'
    );
\rgb2_in3_reg_225_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(20),
      Q => rgb2_in3(18),
      R => '0'
    );
\rgb2_in3_reg_225_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(21),
      Q => rgb2_in3(19),
      R => '0'
    );
\rgb2_in3_reg_225_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(3),
      Q => rgb2_in3(1),
      R => '0'
    );
\rgb2_in3_reg_225_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(22),
      Q => rgb2_in3(20),
      R => '0'
    );
\rgb2_in3_reg_225_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(23),
      Q => rgb2_in3(21),
      R => '0'
    );
\rgb2_in3_reg_225_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(24),
      Q => rgb2_in3(22),
      R => '0'
    );
\rgb2_in3_reg_225_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(25),
      Q => rgb2_in3(23),
      R => '0'
    );
\rgb2_in3_reg_225_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(26),
      Q => rgb2_in3(24),
      R => '0'
    );
\rgb2_in3_reg_225_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(27),
      Q => rgb2_in3(25),
      R => '0'
    );
\rgb2_in3_reg_225_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(28),
      Q => rgb2_in3(26),
      R => '0'
    );
\rgb2_in3_reg_225_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(29),
      Q => rgb2_in3(27),
      R => '0'
    );
\rgb2_in3_reg_225_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(30),
      Q => rgb2_in3(28),
      R => '0'
    );
\rgb2_in3_reg_225_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(31),
      Q => rgb2_in3(29),
      R => '0'
    );
\rgb2_in3_reg_225_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(4),
      Q => rgb2_in3(2),
      R => '0'
    );
\rgb2_in3_reg_225_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(5),
      Q => rgb2_in3(3),
      R => '0'
    );
\rgb2_in3_reg_225_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(6),
      Q => rgb2_in3(4),
      R => '0'
    );
\rgb2_in3_reg_225_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(7),
      Q => rgb2_in3(5),
      R => '0'
    );
\rgb2_in3_reg_225_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(8),
      Q => rgb2_in3(6),
      R => '0'
    );
\rgb2_in3_reg_225_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(9),
      Q => rgb2_in3(7),
      R => '0'
    );
\rgb2_in3_reg_225_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(10),
      Q => rgb2_in3(8),
      R => '0'
    );
\rgb2_in3_reg_225_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_start1,
      D => rgb2_in(11),
      Q => rgb2_in3(9),
      R => '0'
    );
square_check_AXI_Lite_RGB_1_N_m_axi_U: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_m_axi
     port map (
      ARESET => ARESET,
      AXI_Lite_RGB_1_N_ARREADY => AXI_Lite_RGB_1_N_ARREADY,
      AXI_Lite_RGB_1_N_AWREADY => AXI_Lite_RGB_1_N_AWREADY,
      D(10 downto 0) => n_Mat_buff_load_reg_254(10 downto 0),
      I_BVALID => I_BVALID,
      Q(3 downto 0) => \^m_axi_axi_lite_rgb_1_n_awlen\(3 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_dataflow_parent_loop_1_fu_145_n_21,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg_n_2_[6]\,
      \ap_CS_fsm_reg[7]\(3) => ap_CS_fsm_state10,
      \ap_CS_fsm_reg[7]\(2) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[7]\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg_n_2_[0]\,
      ap_NS_fsm(4) => ap_NS_fsm(7),
      ap_NS_fsm(3 downto 0) => ap_NS_fsm(3 downto 0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \ap_pipeline_reg_pp0_iter1_exitcond1_reg_240_reg[0]\ => square_check_AXI_Lite_RGB_1_N_m_axi_U_n_91,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out => ap_reg_ioackin_AXI_Lite_RGB_1_N_AWREADY1_out,
      ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg => ap_reg_ioackin_AXI_Lite_RGB_1_N_WREADY_reg_n_2,
      ap_rst_n => ap_rst_n,
      ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY => ap_sig_ioackin_AXI_Lite_RGB_1_N_WREADY,
      ap_start => ap_start,
      ce0 => ce0,
      exitcond1_fu_199_p2 => exitcond1_fu_199_p2,
      exitcond1_reg_240 => exitcond1_reg_240,
      \exitcond1_reg_240_reg[0]\ => square_check_AXI_Lite_RGB_1_N_m_axi_U_n_92,
      \in\(29 downto 0) => grp_dataflow_parent_loop_1_fu_145_m_axi_rgb1_in_ARADDR(29 downto 0),
      indvar1_reg_1340 => indvar1_reg_1340,
      m_axi_AXI_Lite_RGB_1_N_ARADDR(29 downto 0) => \^m_axi_axi_lite_rgb_1_n_araddr\(31 downto 2),
      \m_axi_AXI_Lite_RGB_1_N_ARLEN[3]\(3 downto 0) => \^m_axi_axi_lite_rgb_1_n_arlen\(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARREADY => m_axi_AXI_Lite_RGB_1_N_ARREADY,
      m_axi_AXI_Lite_RGB_1_N_ARVALID => m_axi_AXI_Lite_RGB_1_N_ARVALID,
      m_axi_AXI_Lite_RGB_1_N_AWADDR(29 downto 0) => \^m_axi_axi_lite_rgb_1_n_awaddr\(31 downto 2),
      m_axi_AXI_Lite_RGB_1_N_AWREADY => m_axi_AXI_Lite_RGB_1_N_AWREADY,
      m_axi_AXI_Lite_RGB_1_N_AWVALID => m_axi_AXI_Lite_RGB_1_N_AWVALID,
      m_axi_AXI_Lite_RGB_1_N_BREADY => m_axi_AXI_Lite_RGB_1_N_BREADY,
      m_axi_AXI_Lite_RGB_1_N_BVALID => m_axi_AXI_Lite_RGB_1_N_BVALID,
      m_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0) => m_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_1_N_RLAST => m_axi_AXI_Lite_RGB_1_N_RLAST,
      m_axi_AXI_Lite_RGB_1_N_RREADY => m_axi_AXI_Lite_RGB_1_N_RREADY,
      m_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0) => m_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0),
      m_axi_AXI_Lite_RGB_1_N_RVALID => m_axi_AXI_Lite_RGB_1_N_RVALID,
      m_axi_AXI_Lite_RGB_1_N_WDATA(31 downto 0) => m_axi_AXI_Lite_RGB_1_N_WDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_1_N_WLAST => m_axi_AXI_Lite_RGB_1_N_WLAST,
      m_axi_AXI_Lite_RGB_1_N_WREADY => m_axi_AXI_Lite_RGB_1_N_WREADY,
      m_axi_AXI_Lite_RGB_1_N_WSTRB(3 downto 0) => m_axi_AXI_Lite_RGB_1_N_WSTRB(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_WVALID => m_axi_AXI_Lite_RGB_1_N_WVALID,
      n_Mat_buff_ce0 => n_Mat_buff_ce0,
      n_Mat_buff_load_reg_2540 => n_Mat_buff_load_reg_2540,
      \n_Mat_out5_reg_220_reg[29]\(29) => \n_Mat_out5_reg_220_reg_n_2_[29]\,
      \n_Mat_out5_reg_220_reg[29]\(28) => \n_Mat_out5_reg_220_reg_n_2_[28]\,
      \n_Mat_out5_reg_220_reg[29]\(27) => \n_Mat_out5_reg_220_reg_n_2_[27]\,
      \n_Mat_out5_reg_220_reg[29]\(26) => \n_Mat_out5_reg_220_reg_n_2_[26]\,
      \n_Mat_out5_reg_220_reg[29]\(25) => \n_Mat_out5_reg_220_reg_n_2_[25]\,
      \n_Mat_out5_reg_220_reg[29]\(24) => \n_Mat_out5_reg_220_reg_n_2_[24]\,
      \n_Mat_out5_reg_220_reg[29]\(23) => \n_Mat_out5_reg_220_reg_n_2_[23]\,
      \n_Mat_out5_reg_220_reg[29]\(22) => \n_Mat_out5_reg_220_reg_n_2_[22]\,
      \n_Mat_out5_reg_220_reg[29]\(21) => \n_Mat_out5_reg_220_reg_n_2_[21]\,
      \n_Mat_out5_reg_220_reg[29]\(20) => \n_Mat_out5_reg_220_reg_n_2_[20]\,
      \n_Mat_out5_reg_220_reg[29]\(19) => \n_Mat_out5_reg_220_reg_n_2_[19]\,
      \n_Mat_out5_reg_220_reg[29]\(18) => \n_Mat_out5_reg_220_reg_n_2_[18]\,
      \n_Mat_out5_reg_220_reg[29]\(17) => \n_Mat_out5_reg_220_reg_n_2_[17]\,
      \n_Mat_out5_reg_220_reg[29]\(16) => \n_Mat_out5_reg_220_reg_n_2_[16]\,
      \n_Mat_out5_reg_220_reg[29]\(15) => \n_Mat_out5_reg_220_reg_n_2_[15]\,
      \n_Mat_out5_reg_220_reg[29]\(14) => \n_Mat_out5_reg_220_reg_n_2_[14]\,
      \n_Mat_out5_reg_220_reg[29]\(13) => \n_Mat_out5_reg_220_reg_n_2_[13]\,
      \n_Mat_out5_reg_220_reg[29]\(12) => \n_Mat_out5_reg_220_reg_n_2_[12]\,
      \n_Mat_out5_reg_220_reg[29]\(11) => \n_Mat_out5_reg_220_reg_n_2_[11]\,
      \n_Mat_out5_reg_220_reg[29]\(10) => \n_Mat_out5_reg_220_reg_n_2_[10]\,
      \n_Mat_out5_reg_220_reg[29]\(9) => \n_Mat_out5_reg_220_reg_n_2_[9]\,
      \n_Mat_out5_reg_220_reg[29]\(8) => \n_Mat_out5_reg_220_reg_n_2_[8]\,
      \n_Mat_out5_reg_220_reg[29]\(7) => \n_Mat_out5_reg_220_reg_n_2_[7]\,
      \n_Mat_out5_reg_220_reg[29]\(6) => \n_Mat_out5_reg_220_reg_n_2_[6]\,
      \n_Mat_out5_reg_220_reg[29]\(5) => \n_Mat_out5_reg_220_reg_n_2_[5]\,
      \n_Mat_out5_reg_220_reg[29]\(4) => \n_Mat_out5_reg_220_reg_n_2_[4]\,
      \n_Mat_out5_reg_220_reg[29]\(3) => \n_Mat_out5_reg_220_reg_n_2_[3]\,
      \n_Mat_out5_reg_220_reg[29]\(2) => \n_Mat_out5_reg_220_reg_n_2_[2]\,
      \n_Mat_out5_reg_220_reg[29]\(1) => \n_Mat_out5_reg_220_reg_n_2_[1]\,
      \n_Mat_out5_reg_220_reg[29]\(0) => \n_Mat_out5_reg_220_reg_n_2_[0]\,
      p_0_in(1 downto 0) => p_0_in(1 downto 0),
      p_10_in => p_10_in,
      push => \bus_write/fifo_wreq/push\,
      push_0 => \bus_read/fifo_rreq/push_0\,
      \rdata_data_reg[3]\ => square_check_AXI_Lite_RGB_1_N_m_axi_U_n_7,
      \rgb1_in_addr_read_reg_233_reg[23]\(23 downto 0) => AXI_Lite_RGB_1_N_RDATA(23 downto 0),
      s_axi_AXI_Lite_RGB_1_N_ARADDR(4 downto 0) => s_axi_AXI_Lite_RGB_1_N_ARADDR(4 downto 0),
      s_ready_t_reg(0) => AXI_Lite_RGB_1_N_RVALID
    );
square_check_AXI_Lite_RGB_1_N_s_axi_U: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_1_N_s_axi
     port map (
      ARESET => ARESET,
      E(0) => ap_start1,
      I_BVALID => I_BVALID,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      ap_clk => ap_clk,
      ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg => square_check_AXI_Lite_RGB_1_N_s_axi_U_n_70,
      ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_0 => ap_reg_grp_dataflow_parent_loop_1_fu_145_ap_start_reg_n_2,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg => ap_sync_reg_grp_dataflow_parent_loop_1_fu_145_ap_ready_reg_n_2,
      empty_n_tmp_reg => square_check_AXI_Lite_RGB_1_N_m_axi_U_n_7,
      grp_dataflow_parent_loop_1_fu_145_ap_ready => grp_dataflow_parent_loop_1_fu_145_ap_ready,
      interrupt => interrupt,
      \n_Mat_out5_reg_220_reg[29]\(29 downto 0) => n_Mat_out(31 downto 2),
      \rgb1_in1_reg_230_reg[29]\(29 downto 0) => rgb1_in(31 downto 2),
      s_axi_AXI_Lite_RGB_1_N_ARADDR(4 downto 0) => s_axi_AXI_Lite_RGB_1_N_ARADDR(4 downto 0),
      s_axi_AXI_Lite_RGB_1_N_ARREADY => s_axi_AXI_Lite_RGB_1_N_ARREADY,
      s_axi_AXI_Lite_RGB_1_N_ARVALID => s_axi_AXI_Lite_RGB_1_N_ARVALID,
      s_axi_AXI_Lite_RGB_1_N_AWADDR(4 downto 0) => s_axi_AXI_Lite_RGB_1_N_AWADDR(4 downto 0),
      s_axi_AXI_Lite_RGB_1_N_AWREADY => s_axi_AXI_Lite_RGB_1_N_AWREADY,
      s_axi_AXI_Lite_RGB_1_N_AWVALID => s_axi_AXI_Lite_RGB_1_N_AWVALID,
      s_axi_AXI_Lite_RGB_1_N_BREADY => s_axi_AXI_Lite_RGB_1_N_BREADY,
      s_axi_AXI_Lite_RGB_1_N_BVALID => s_axi_AXI_Lite_RGB_1_N_BVALID,
      s_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0) => s_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0),
      s_axi_AXI_Lite_RGB_1_N_RREADY => s_axi_AXI_Lite_RGB_1_N_RREADY,
      s_axi_AXI_Lite_RGB_1_N_RVALID => s_axi_AXI_Lite_RGB_1_N_RVALID,
      s_axi_AXI_Lite_RGB_1_N_WDATA(31 downto 0) => s_axi_AXI_Lite_RGB_1_N_WDATA(31 downto 0),
      s_axi_AXI_Lite_RGB_1_N_WREADY => s_axi_AXI_Lite_RGB_1_N_WREADY,
      s_axi_AXI_Lite_RGB_1_N_WSTRB(3 downto 0) => s_axi_AXI_Lite_RGB_1_N_WSTRB(3 downto 0),
      s_axi_AXI_Lite_RGB_1_N_WVALID => s_axi_AXI_Lite_RGB_1_N_WVALID
    );
square_check_AXI_Lite_RGB_2_m_axi_U: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_m_axi
     port map (
      ARESET => ARESET,
      AXI_Lite_RGB_2_ARREADY => AXI_Lite_RGB_2_ARREADY,
      Q(3 downto 0) => \^m_axi_axi_lite_rgb_2_arlen\(3 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_dataflow_parent_loop_1_fu_145_n_22,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(29 downto 0) => grp_dataflow_parent_loop_1_fu_145_m_axi_rgb2_in_ARADDR(29 downto 0),
      m_axi_AXI_Lite_RGB_2_ARADDR(29 downto 0) => \^m_axi_axi_lite_rgb_2_araddr\(31 downto 2),
      m_axi_AXI_Lite_RGB_2_ARREADY => m_axi_AXI_Lite_RGB_2_ARREADY,
      m_axi_AXI_Lite_RGB_2_ARVALID => m_axi_AXI_Lite_RGB_2_ARVALID,
      m_axi_AXI_Lite_RGB_2_RDATA(31 downto 0) => m_axi_AXI_Lite_RGB_2_RDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_2_RLAST => m_axi_AXI_Lite_RGB_2_RLAST,
      m_axi_AXI_Lite_RGB_2_RREADY => m_axi_AXI_Lite_RGB_2_RREADY,
      m_axi_AXI_Lite_RGB_2_RRESP(1 downto 0) => m_axi_AXI_Lite_RGB_2_RRESP(1 downto 0),
      m_axi_AXI_Lite_RGB_2_RVALID => m_axi_AXI_Lite_RGB_2_RVALID,
      push => \bus_read/fifo_rreq/push\,
      \rgb2_in_addr_read_reg_209_reg[23]\(23 downto 0) => AXI_Lite_RGB_2_RDATA(23 downto 0),
      s_ready_t_reg(0) => AXI_Lite_RGB_2_RVALID
    );
square_check_AXI_Lite_RGB_2_s_axi_U: entity work.fmchc_python1300c_square_check_0_0_square_check_AXI_Lite_RGB_2_s_axi
     port map (
      ARESET => ARESET,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      rgb2_in(29 downto 0) => rgb2_in(31 downto 2),
      s_axi_AXI_Lite_RGB_2_ARADDR(4 downto 0) => s_axi_AXI_Lite_RGB_2_ARADDR(4 downto 0),
      s_axi_AXI_Lite_RGB_2_ARREADY => s_axi_AXI_Lite_RGB_2_ARREADY,
      s_axi_AXI_Lite_RGB_2_ARVALID => s_axi_AXI_Lite_RGB_2_ARVALID,
      s_axi_AXI_Lite_RGB_2_AWADDR(4 downto 0) => s_axi_AXI_Lite_RGB_2_AWADDR(4 downto 0),
      s_axi_AXI_Lite_RGB_2_AWREADY => s_axi_AXI_Lite_RGB_2_AWREADY,
      s_axi_AXI_Lite_RGB_2_AWVALID => s_axi_AXI_Lite_RGB_2_AWVALID,
      s_axi_AXI_Lite_RGB_2_BREADY => s_axi_AXI_Lite_RGB_2_BREADY,
      s_axi_AXI_Lite_RGB_2_BVALID => s_axi_AXI_Lite_RGB_2_BVALID,
      s_axi_AXI_Lite_RGB_2_RDATA(31 downto 0) => s_axi_AXI_Lite_RGB_2_RDATA(31 downto 0),
      s_axi_AXI_Lite_RGB_2_RREADY => s_axi_AXI_Lite_RGB_2_RREADY,
      s_axi_AXI_Lite_RGB_2_RVALID => s_axi_AXI_Lite_RGB_2_RVALID,
      s_axi_AXI_Lite_RGB_2_WDATA(31 downto 0) => s_axi_AXI_Lite_RGB_2_WDATA(31 downto 0),
      s_axi_AXI_Lite_RGB_2_WREADY => s_axi_AXI_Lite_RGB_2_WREADY,
      s_axi_AXI_Lite_RGB_2_WSTRB(3 downto 0) => s_axi_AXI_Lite_RGB_2_WSTRB(3 downto 0),
      s_axi_AXI_Lite_RGB_2_WVALID => s_axi_AXI_Lite_RGB_2_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fmchc_python1300c_square_check_0_0 is
  port (
    s_axi_AXI_Lite_RGB_1_N_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_AWVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_AWREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_WVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_WREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_BVALID : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_BREADY : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_ARVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_ARREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXI_Lite_RGB_1_N_RVALID : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_1_N_RREADY : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXI_Lite_RGB_2_AWVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_AWREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXI_Lite_RGB_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXI_Lite_RGB_2_WVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_WREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXI_Lite_RGB_2_BVALID : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_BREADY : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXI_Lite_RGB_2_ARVALID : in STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_ARREADY : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXI_Lite_RGB_2_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXI_Lite_RGB_2_RVALID : out STD_LOGIC;
    s_axi_AXI_Lite_RGB_2_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_AWVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_AWREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_WLAST : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_WREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_BVALID : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_BREADY : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_ARVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_ARREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_1_N_RLAST : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RVALID : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_1_N_RREADY : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_AWVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_AWREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_WLAST : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_WVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_WREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_BVALID : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_BREADY : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AXI_Lite_RGB_2_ARVALID : out STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_ARREADY : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_AXI_Lite_RGB_2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AXI_Lite_RGB_2_RLAST : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RVALID : in STD_LOGIC;
    m_axi_AXI_Lite_RGB_2_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of fmchc_python1300c_square_check_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fmchc_python1300c_square_check_0_0 : entity is "fmchc_python1300c_square_check_0_0,square_check,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fmchc_python1300c_square_check_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fmchc_python1300c_square_check_0_0 : entity is "square_check,Vivado 2016.4";
end fmchc_python1300c_square_check_0_0;

architecture STRUCTURE of fmchc_python1300c_square_check_0_0 is
  signal NLW_U0_m_axi_AXI_Lite_RGB_1_N_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_1_N_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_1_N_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_1_N_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_1_N_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_1_N_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_2_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_2_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_2_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_2_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_2_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_AXI_Lite_RGB_2_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ARUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ARUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_AWUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_BUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_CACHE_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_CACHE_VALUE of U0 : label is 3;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ID_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_PROT_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_PROT_VALUE of U0 : label is 0;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_RUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_USER_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_USER_VALUE of U0 : label is 0;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_WUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_1_N_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_ADDR_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_AXI_LITE_RGB_2_ARUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_ARUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_AWUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_BUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_CACHE_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_CACHE_VALUE of U0 : label is 3;
  attribute C_M_AXI_AXI_LITE_RGB_2_DATA_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_AXI_LITE_RGB_2_ID_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_PROT_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_PROT_VALUE of U0 : label is 0;
  attribute C_M_AXI_AXI_LITE_RGB_2_RUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_AXI_LITE_RGB_2_USER_VALUE : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_USER_VALUE of U0 : label is 0;
  attribute C_M_AXI_AXI_LITE_RGB_2_WUSER_WIDTH : integer;
  attribute C_M_AXI_AXI_LITE_RGB_2_WUSER_WIDTH of U0 : label is 1;
  attribute C_S_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH of U0 : label is 5;
  attribute C_S_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH : integer;
  attribute C_S_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_AXI_LITE_RGB_2_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXI_LITE_RGB_2_ADDR_WIDTH of U0 : label is 5;
  attribute C_S_AXI_AXI_LITE_RGB_2_DATA_WIDTH : integer;
  attribute C_S_AXI_AXI_LITE_RGB_2_DATA_WIDTH of U0 : label is 32;
begin
U0: entity work.fmchc_python1300c_square_check_0_0_square_check
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_AXI_Lite_RGB_1_N_ARADDR(31 downto 0) => m_axi_AXI_Lite_RGB_1_N_ARADDR(31 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARBURST(1 downto 0) => m_axi_AXI_Lite_RGB_1_N_ARBURST(1 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARCACHE(3 downto 0) => m_axi_AXI_Lite_RGB_1_N_ARCACHE(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARID(0) => NLW_U0_m_axi_AXI_Lite_RGB_1_N_ARID_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_1_N_ARLEN(7 downto 0) => m_axi_AXI_Lite_RGB_1_N_ARLEN(7 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARLOCK(1 downto 0) => m_axi_AXI_Lite_RGB_1_N_ARLOCK(1 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARPROT(2 downto 0) => m_axi_AXI_Lite_RGB_1_N_ARPROT(2 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARQOS(3 downto 0) => m_axi_AXI_Lite_RGB_1_N_ARQOS(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARREADY => m_axi_AXI_Lite_RGB_1_N_ARREADY,
      m_axi_AXI_Lite_RGB_1_N_ARREGION(3 downto 0) => m_axi_AXI_Lite_RGB_1_N_ARREGION(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARSIZE(2 downto 0) => m_axi_AXI_Lite_RGB_1_N_ARSIZE(2 downto 0),
      m_axi_AXI_Lite_RGB_1_N_ARUSER(0) => NLW_U0_m_axi_AXI_Lite_RGB_1_N_ARUSER_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_1_N_ARVALID => m_axi_AXI_Lite_RGB_1_N_ARVALID,
      m_axi_AXI_Lite_RGB_1_N_AWADDR(31 downto 0) => m_axi_AXI_Lite_RGB_1_N_AWADDR(31 downto 0),
      m_axi_AXI_Lite_RGB_1_N_AWBURST(1 downto 0) => m_axi_AXI_Lite_RGB_1_N_AWBURST(1 downto 0),
      m_axi_AXI_Lite_RGB_1_N_AWCACHE(3 downto 0) => m_axi_AXI_Lite_RGB_1_N_AWCACHE(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_AWID(0) => NLW_U0_m_axi_AXI_Lite_RGB_1_N_AWID_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_1_N_AWLEN(7 downto 0) => m_axi_AXI_Lite_RGB_1_N_AWLEN(7 downto 0),
      m_axi_AXI_Lite_RGB_1_N_AWLOCK(1 downto 0) => m_axi_AXI_Lite_RGB_1_N_AWLOCK(1 downto 0),
      m_axi_AXI_Lite_RGB_1_N_AWPROT(2 downto 0) => m_axi_AXI_Lite_RGB_1_N_AWPROT(2 downto 0),
      m_axi_AXI_Lite_RGB_1_N_AWQOS(3 downto 0) => m_axi_AXI_Lite_RGB_1_N_AWQOS(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_AWREADY => m_axi_AXI_Lite_RGB_1_N_AWREADY,
      m_axi_AXI_Lite_RGB_1_N_AWREGION(3 downto 0) => m_axi_AXI_Lite_RGB_1_N_AWREGION(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_AWSIZE(2 downto 0) => m_axi_AXI_Lite_RGB_1_N_AWSIZE(2 downto 0),
      m_axi_AXI_Lite_RGB_1_N_AWUSER(0) => NLW_U0_m_axi_AXI_Lite_RGB_1_N_AWUSER_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_1_N_AWVALID => m_axi_AXI_Lite_RGB_1_N_AWVALID,
      m_axi_AXI_Lite_RGB_1_N_BID(0) => '0',
      m_axi_AXI_Lite_RGB_1_N_BREADY => m_axi_AXI_Lite_RGB_1_N_BREADY,
      m_axi_AXI_Lite_RGB_1_N_BRESP(1 downto 0) => m_axi_AXI_Lite_RGB_1_N_BRESP(1 downto 0),
      m_axi_AXI_Lite_RGB_1_N_BUSER(0) => '0',
      m_axi_AXI_Lite_RGB_1_N_BVALID => m_axi_AXI_Lite_RGB_1_N_BVALID,
      m_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0) => m_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_1_N_RID(0) => '0',
      m_axi_AXI_Lite_RGB_1_N_RLAST => m_axi_AXI_Lite_RGB_1_N_RLAST,
      m_axi_AXI_Lite_RGB_1_N_RREADY => m_axi_AXI_Lite_RGB_1_N_RREADY,
      m_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0) => m_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0),
      m_axi_AXI_Lite_RGB_1_N_RUSER(0) => '0',
      m_axi_AXI_Lite_RGB_1_N_RVALID => m_axi_AXI_Lite_RGB_1_N_RVALID,
      m_axi_AXI_Lite_RGB_1_N_WDATA(31 downto 0) => m_axi_AXI_Lite_RGB_1_N_WDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_1_N_WID(0) => NLW_U0_m_axi_AXI_Lite_RGB_1_N_WID_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_1_N_WLAST => m_axi_AXI_Lite_RGB_1_N_WLAST,
      m_axi_AXI_Lite_RGB_1_N_WREADY => m_axi_AXI_Lite_RGB_1_N_WREADY,
      m_axi_AXI_Lite_RGB_1_N_WSTRB(3 downto 0) => m_axi_AXI_Lite_RGB_1_N_WSTRB(3 downto 0),
      m_axi_AXI_Lite_RGB_1_N_WUSER(0) => NLW_U0_m_axi_AXI_Lite_RGB_1_N_WUSER_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_1_N_WVALID => m_axi_AXI_Lite_RGB_1_N_WVALID,
      m_axi_AXI_Lite_RGB_2_ARADDR(31 downto 0) => m_axi_AXI_Lite_RGB_2_ARADDR(31 downto 0),
      m_axi_AXI_Lite_RGB_2_ARBURST(1 downto 0) => m_axi_AXI_Lite_RGB_2_ARBURST(1 downto 0),
      m_axi_AXI_Lite_RGB_2_ARCACHE(3 downto 0) => m_axi_AXI_Lite_RGB_2_ARCACHE(3 downto 0),
      m_axi_AXI_Lite_RGB_2_ARID(0) => NLW_U0_m_axi_AXI_Lite_RGB_2_ARID_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_2_ARLEN(7 downto 0) => m_axi_AXI_Lite_RGB_2_ARLEN(7 downto 0),
      m_axi_AXI_Lite_RGB_2_ARLOCK(1 downto 0) => m_axi_AXI_Lite_RGB_2_ARLOCK(1 downto 0),
      m_axi_AXI_Lite_RGB_2_ARPROT(2 downto 0) => m_axi_AXI_Lite_RGB_2_ARPROT(2 downto 0),
      m_axi_AXI_Lite_RGB_2_ARQOS(3 downto 0) => m_axi_AXI_Lite_RGB_2_ARQOS(3 downto 0),
      m_axi_AXI_Lite_RGB_2_ARREADY => m_axi_AXI_Lite_RGB_2_ARREADY,
      m_axi_AXI_Lite_RGB_2_ARREGION(3 downto 0) => m_axi_AXI_Lite_RGB_2_ARREGION(3 downto 0),
      m_axi_AXI_Lite_RGB_2_ARSIZE(2 downto 0) => m_axi_AXI_Lite_RGB_2_ARSIZE(2 downto 0),
      m_axi_AXI_Lite_RGB_2_ARUSER(0) => NLW_U0_m_axi_AXI_Lite_RGB_2_ARUSER_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_2_ARVALID => m_axi_AXI_Lite_RGB_2_ARVALID,
      m_axi_AXI_Lite_RGB_2_AWADDR(31 downto 0) => m_axi_AXI_Lite_RGB_2_AWADDR(31 downto 0),
      m_axi_AXI_Lite_RGB_2_AWBURST(1 downto 0) => m_axi_AXI_Lite_RGB_2_AWBURST(1 downto 0),
      m_axi_AXI_Lite_RGB_2_AWCACHE(3 downto 0) => m_axi_AXI_Lite_RGB_2_AWCACHE(3 downto 0),
      m_axi_AXI_Lite_RGB_2_AWID(0) => NLW_U0_m_axi_AXI_Lite_RGB_2_AWID_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_2_AWLEN(7 downto 0) => m_axi_AXI_Lite_RGB_2_AWLEN(7 downto 0),
      m_axi_AXI_Lite_RGB_2_AWLOCK(1 downto 0) => m_axi_AXI_Lite_RGB_2_AWLOCK(1 downto 0),
      m_axi_AXI_Lite_RGB_2_AWPROT(2 downto 0) => m_axi_AXI_Lite_RGB_2_AWPROT(2 downto 0),
      m_axi_AXI_Lite_RGB_2_AWQOS(3 downto 0) => m_axi_AXI_Lite_RGB_2_AWQOS(3 downto 0),
      m_axi_AXI_Lite_RGB_2_AWREADY => m_axi_AXI_Lite_RGB_2_AWREADY,
      m_axi_AXI_Lite_RGB_2_AWREGION(3 downto 0) => m_axi_AXI_Lite_RGB_2_AWREGION(3 downto 0),
      m_axi_AXI_Lite_RGB_2_AWSIZE(2 downto 0) => m_axi_AXI_Lite_RGB_2_AWSIZE(2 downto 0),
      m_axi_AXI_Lite_RGB_2_AWUSER(0) => NLW_U0_m_axi_AXI_Lite_RGB_2_AWUSER_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_2_AWVALID => m_axi_AXI_Lite_RGB_2_AWVALID,
      m_axi_AXI_Lite_RGB_2_BID(0) => '0',
      m_axi_AXI_Lite_RGB_2_BREADY => m_axi_AXI_Lite_RGB_2_BREADY,
      m_axi_AXI_Lite_RGB_2_BRESP(1 downto 0) => m_axi_AXI_Lite_RGB_2_BRESP(1 downto 0),
      m_axi_AXI_Lite_RGB_2_BUSER(0) => '0',
      m_axi_AXI_Lite_RGB_2_BVALID => m_axi_AXI_Lite_RGB_2_BVALID,
      m_axi_AXI_Lite_RGB_2_RDATA(31 downto 0) => m_axi_AXI_Lite_RGB_2_RDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_2_RID(0) => '0',
      m_axi_AXI_Lite_RGB_2_RLAST => m_axi_AXI_Lite_RGB_2_RLAST,
      m_axi_AXI_Lite_RGB_2_RREADY => m_axi_AXI_Lite_RGB_2_RREADY,
      m_axi_AXI_Lite_RGB_2_RRESP(1 downto 0) => m_axi_AXI_Lite_RGB_2_RRESP(1 downto 0),
      m_axi_AXI_Lite_RGB_2_RUSER(0) => '0',
      m_axi_AXI_Lite_RGB_2_RVALID => m_axi_AXI_Lite_RGB_2_RVALID,
      m_axi_AXI_Lite_RGB_2_WDATA(31 downto 0) => m_axi_AXI_Lite_RGB_2_WDATA(31 downto 0),
      m_axi_AXI_Lite_RGB_2_WID(0) => NLW_U0_m_axi_AXI_Lite_RGB_2_WID_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_2_WLAST => m_axi_AXI_Lite_RGB_2_WLAST,
      m_axi_AXI_Lite_RGB_2_WREADY => m_axi_AXI_Lite_RGB_2_WREADY,
      m_axi_AXI_Lite_RGB_2_WSTRB(3 downto 0) => m_axi_AXI_Lite_RGB_2_WSTRB(3 downto 0),
      m_axi_AXI_Lite_RGB_2_WUSER(0) => NLW_U0_m_axi_AXI_Lite_RGB_2_WUSER_UNCONNECTED(0),
      m_axi_AXI_Lite_RGB_2_WVALID => m_axi_AXI_Lite_RGB_2_WVALID,
      s_axi_AXI_Lite_RGB_1_N_ARADDR(4 downto 0) => s_axi_AXI_Lite_RGB_1_N_ARADDR(4 downto 0),
      s_axi_AXI_Lite_RGB_1_N_ARREADY => s_axi_AXI_Lite_RGB_1_N_ARREADY,
      s_axi_AXI_Lite_RGB_1_N_ARVALID => s_axi_AXI_Lite_RGB_1_N_ARVALID,
      s_axi_AXI_Lite_RGB_1_N_AWADDR(4 downto 0) => s_axi_AXI_Lite_RGB_1_N_AWADDR(4 downto 0),
      s_axi_AXI_Lite_RGB_1_N_AWREADY => s_axi_AXI_Lite_RGB_1_N_AWREADY,
      s_axi_AXI_Lite_RGB_1_N_AWVALID => s_axi_AXI_Lite_RGB_1_N_AWVALID,
      s_axi_AXI_Lite_RGB_1_N_BREADY => s_axi_AXI_Lite_RGB_1_N_BREADY,
      s_axi_AXI_Lite_RGB_1_N_BRESP(1 downto 0) => s_axi_AXI_Lite_RGB_1_N_BRESP(1 downto 0),
      s_axi_AXI_Lite_RGB_1_N_BVALID => s_axi_AXI_Lite_RGB_1_N_BVALID,
      s_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0) => s_axi_AXI_Lite_RGB_1_N_RDATA(31 downto 0),
      s_axi_AXI_Lite_RGB_1_N_RREADY => s_axi_AXI_Lite_RGB_1_N_RREADY,
      s_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0) => s_axi_AXI_Lite_RGB_1_N_RRESP(1 downto 0),
      s_axi_AXI_Lite_RGB_1_N_RVALID => s_axi_AXI_Lite_RGB_1_N_RVALID,
      s_axi_AXI_Lite_RGB_1_N_WDATA(31 downto 0) => s_axi_AXI_Lite_RGB_1_N_WDATA(31 downto 0),
      s_axi_AXI_Lite_RGB_1_N_WREADY => s_axi_AXI_Lite_RGB_1_N_WREADY,
      s_axi_AXI_Lite_RGB_1_N_WSTRB(3 downto 0) => s_axi_AXI_Lite_RGB_1_N_WSTRB(3 downto 0),
      s_axi_AXI_Lite_RGB_1_N_WVALID => s_axi_AXI_Lite_RGB_1_N_WVALID,
      s_axi_AXI_Lite_RGB_2_ARADDR(4 downto 0) => s_axi_AXI_Lite_RGB_2_ARADDR(4 downto 0),
      s_axi_AXI_Lite_RGB_2_ARREADY => s_axi_AXI_Lite_RGB_2_ARREADY,
      s_axi_AXI_Lite_RGB_2_ARVALID => s_axi_AXI_Lite_RGB_2_ARVALID,
      s_axi_AXI_Lite_RGB_2_AWADDR(4 downto 0) => s_axi_AXI_Lite_RGB_2_AWADDR(4 downto 0),
      s_axi_AXI_Lite_RGB_2_AWREADY => s_axi_AXI_Lite_RGB_2_AWREADY,
      s_axi_AXI_Lite_RGB_2_AWVALID => s_axi_AXI_Lite_RGB_2_AWVALID,
      s_axi_AXI_Lite_RGB_2_BREADY => s_axi_AXI_Lite_RGB_2_BREADY,
      s_axi_AXI_Lite_RGB_2_BRESP(1 downto 0) => s_axi_AXI_Lite_RGB_2_BRESP(1 downto 0),
      s_axi_AXI_Lite_RGB_2_BVALID => s_axi_AXI_Lite_RGB_2_BVALID,
      s_axi_AXI_Lite_RGB_2_RDATA(31 downto 0) => s_axi_AXI_Lite_RGB_2_RDATA(31 downto 0),
      s_axi_AXI_Lite_RGB_2_RREADY => s_axi_AXI_Lite_RGB_2_RREADY,
      s_axi_AXI_Lite_RGB_2_RRESP(1 downto 0) => s_axi_AXI_Lite_RGB_2_RRESP(1 downto 0),
      s_axi_AXI_Lite_RGB_2_RVALID => s_axi_AXI_Lite_RGB_2_RVALID,
      s_axi_AXI_Lite_RGB_2_WDATA(31 downto 0) => s_axi_AXI_Lite_RGB_2_WDATA(31 downto 0),
      s_axi_AXI_Lite_RGB_2_WREADY => s_axi_AXI_Lite_RGB_2_WREADY,
      s_axi_AXI_Lite_RGB_2_WSTRB(3 downto 0) => s_axi_AXI_Lite_RGB_2_WSTRB(3 downto 0),
      s_axi_AXI_Lite_RGB_2_WVALID => s_axi_AXI_Lite_RGB_2_WVALID
    );
end STRUCTURE;
