#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 20 13:33:35 2024
# Process ID: 22160
# Current directory: D:/FPGA_CPU/vivado/Integration
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19204 D:\FPGA_CPU\vivado\Integration\Integration.xpr
# Log file: D:/FPGA_CPU/vivado/Integration/vivado.log
# Journal file: D:/FPGA_CPU/vivado/Integration\vivado.jou
# Running On        :8x8-Bit
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) m3-8100Y CPU @ 1.10GHz
# CPU Frequency     :1608 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8453 MB
# Swap memory       :8844 MB
# Total Virtual     :17298 MB
# Available Virtual :2558 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_CPU/vivado/Integration/Integration.xpr
open_bd_design {D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_ports InstrExec_CLK]
delete_bd_objs [get_bd_ports InstrLoad_CLK]
connect_bd_net [get_bd_pins clockcontroller_0/load_clk] [get_bd_pins Pipelining_Controller_0/InstrLoad_CLK]
connect_bd_net [get_bd_pins clockcontroller_0/load_clk] [get_bd_pins ProgramCounter_0/InstrExec_CLK]
disconnect_bd_net /InstrLoad_CLK_1 [get_bd_pins Pipelining_Controller_0/InstrLoad_CLK]
connect_bd_net [get_bd_pins Pipelining_Controller_0/InstrLoad_CLK] [get_bd_pins clockcontroller_0/load_clk]
undo
disconnect_bd_net /InstrLoad_CLK_1 [get_bd_pins Pipelining_Controller_0/InstrExec_CLK]
connect_bd_net [get_bd_pins Pipelining_Controller_0/InstrLoad_CLK] [get_bd_pins clockcontroller_0/load_clk]
connect_bd_net [get_bd_pins Pipelining_Controller_0/InstrExec_CLK] [get_bd_pins clockcontroller_0/exec_clk]
disconnect_bd_net /InstrLoad_CLK_1 [get_bd_pins RegFile_0/clk]
connect_bd_net [get_bd_pins RegFile_0/clk] [get_bd_pins clockcontroller_0/exec_clk]
disconnect_bd_net /InstrLoad_CLK_1 [get_bd_pins CU_JumpController_0/InstrExec_CLK]
delete_bd_objs [get_bd_nets CU_RAMAddressControl_0_RAM_Address] [get_bd_nets Pipelining_Execution_0_RAM_Write_out] [get_bd_nets Pipelining_Execution_0_RAM_Read_out] [get_bd_nets RAM_Placeholder_0_DataOut] [get_bd_cells RAM_Placeholder_0]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins CU_JumpController_0/InstrExec_CLK] [get_bd_pins clockcontroller_0/exec_clk]
disconnect_bd_net /InstrLoad_CLK_1 [get_bd_pins ProgramCounter_0/InstrExec_CLK]
connect_bd_net [get_bd_pins ProgramCounter_0/InstrExec_CLK] [get_bd_pins clockcontroller_0/exec_clk]
set_property location {11 4190 373} [get_bd_cells CU_JumpController_0]
set_property location {10 3730 694} [get_bd_cells CU_RAMAddressControl_0]
set_property location {10 3723 313} [get_bd_cells CU_JumpDestinationSe_0]
startgroup
set_property location {12 4708 1687} [get_bd_cells mmio_0]
set_property location {12 4708 917} [get_bd_cells iram_bram]
set_property location {12 4708 1467} [get_bd_cells vram_bram]
set_property location {12 4708 1137} [get_bd_cells gram_bram]
set_property location {11 4148 967} [get_bd_cells mmu_0]
endgroup
connect_bd_net [get_bd_pins CU_RAMAddressControl_0/RAM_Address] [get_bd_pins mmu_0/gram_addr]
connect_bd_net [get_bd_pins mmu_0/gram_we] [get_bd_pins Pipelining_Execution_0/RAM_Read_out]
undo
connect_bd_net [get_bd_pins Pipelining_Execution_0/RAM_Write_out] [get_bd_pins mmu_0/gram_we]
connect_bd_net [get_bd_pins mmu_0/gram_din] [get_bd_pins Pipelining_Execution_0/Operand1_out]
connect_bd_net [get_bd_pins mmu_0/gram_dout] [get_bd_pins CU_WriteSelector_0/RAM_Out]
delete_bd_objs [get_bd_nets IROM_0_Data] [get_bd_cells IROM_0]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins ProgramCounter_0/Dout] [get_bd_pins mmu_0/iram_addr]
connect_bd_net [get_bd_pins mmu_0/iram_dout] [get_bd_pins Pipelining_Controller_0/Instruction]
save_bd_design
update_module_reference main_Pipelining_Execution_0_0
update_module_reference main_Pipelining_Execution_0_0
connect_bd_net [get_bd_pins RegFile_0/BankID] [get_bd_pins Pipelining_Execution_0/RAM_BankID]
connect_bd_net [get_bd_pins Pipelining_Execution_0/RAM_BankID_out] [get_bd_pins mmu_0/gram_bank]
save_bd_design
delete_bd_objs [get_bd_nets Pipelining_Execution_0_Use_MA_out]
update_module_reference main_ProgramCounter_0_0
connect_bd_net [get_bd_pins ProgramCounter_0/InstrLoad_CLK] [get_bd_pins clockcontroller_0/load_clk]
disconnect_bd_net /Pipelining_Execution_0_JMP_out [get_bd_pins Pipelining_Controller_0/ResolveStall]
connect_bd_net [get_bd_pins Pipelining_Controller_0/ResolveStall] [get_bd_pins Pipelining_WriteBack_0/JMP_out]
save_bd_design
report_ip_status -name ip_status 
update_module_reference [get_ips  {main_Pipelining_WriteBack_0_0 main_RegFile_0_0 main_ALU_0_0 main_Pipelining_Forwarder_0_0 main_CU_JumpController_0_0 main_Pipelining_Controller_0_0 main_CU_WriteSelector_0_0 main_mmio_0_0 main_CU_JumpDestinationSe_0_0 main_clockcontroller_0_0 main_Decoder_0_0 main_CU_ImmediateManipula_0_0 main_mmu_0_0 main_CU_RAMAddressControl_0_0 main_CU_Decoder_0_0 main_ALU_FLAG_PACKER_0_1}]
generate_target all [get_files  D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects [get_files D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_CPU/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=D:/FPGA_CPU/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=D:/FPGA_CPU/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=D:/FPGA_CPU/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets Pipelining_Execution_0_MA_out]
save_bd_design
