$date
	Tue Jun 10 05:18:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module logic_module_tb $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ w $end
$var wire 1 % v $end
$var reg 1 & a $end
$var reg 1 ' b $end
$scope module lm $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 % v $end
$var wire 1 $ w $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
1%
1$
0#
0"
0!
$end
#5
1"
1!
1'
#10
0$
0'
1&
#15
0%
1#
0!
1'
#20
